-- Copyright (C) 1991-2002 Altera Corporation
-- Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
-- support information,  device programming or simulation file,  and any other
-- associated  documentation or information  provided by  Altera  or a partner
-- under  Altera's   Megafunction   Partnership   Program  may  be  used  only
-- to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
-- other  use  of such  megafunction  design,  netlist,  support  information,
-- device programming or simulation file,  or any other  related documentation
-- or information  is prohibited  for  any  other purpose,  including, but not
-- limited to  modification,  reverse engineering,  de-compiling, or use  with
-- any other  silicon devices,  unless such use is  explicitly  licensed under
-- a separate agreement with  Altera  or a megafunction partner.  Title to the
-- intellectual property,  including patents,  copyrights,  trademarks,  trade
-- secrets,  or maskworks,  embodied in any such megafunction design, netlist,
-- support  information,  device programming or simulation file,  or any other
-- related documentation or information provided by  Altera  or a megafunction
-- partner, remains with Altera, the megafunction partner, or their respective
-- licensors. No other licenses, including any licenses needed under any third
-- party's intellectual property, are provided herein.

-- VENDOR "Altera"
-- PROGRAM "Quartus II"
-- VERSION "Version 2.2 Build 147 12/02/2002 SJ Full Version"

-- DATE "06/09/2003 15:03:37"

--
-- Device: Altera EPXA1F672C2 Package FBGA672
-- 

-- 
-- This VHDL file should be used for MODELSIM (VHDL OUTPUT FROM QUARTUS II) only
-- 

LIBRARY IEEE, apex20ke;
USE IEEE.std_logic_1164.all;
USE apex20ke.apex20ke_components.all;

ENTITY 	simpletest IS
    PORT (
	CLK1p : IN std_logic;
	CLK2p : IN std_logic;
	CLK3p : IN std_logic;
	HDV_Rx : IN std_logic;
	COINC_UP_B : IN std_logic;
	COINC_UP_BBAR : IN std_logic;
	COINC_UP_ABAR : IN std_logic;
	COINC_UP_A : IN std_logic;
	COINC_DOWN_B : IN std_logic;
	COINC_DOWN_BBAR : IN std_logic;
	COINC_DOWN_A : IN std_logic;
	COINC_DOWN_ABAR : IN std_logic;
	CLK4p : IN std_logic;
	OneSPE : IN std_logic;
	COM_AD_D : IN std_logic_vector(9 DOWNTO 0);
	FLASH_AD_D : IN std_logic_vector(9 DOWNTO 0);
	COM_AD_OTR : IN std_logic;
	FLASH_NCO : IN std_logic;
	FL_ATTN : IN std_logic;
	FL_TDO : IN std_logic;
	MultiSPE : IN std_logic;
	ATWD1_D : IN std_logic_vector(9 DOWNTO 0);
	ATWD0_D : IN std_logic_vector(9 DOWNTO 0);
	TriggerComplete_0 : IN std_logic;
	TriggerComplete_1 : IN std_logic;
	UARTRXD : IN std_logic;
	INTEXTPIN : IN std_logic;
	UARTDSRN : IN std_logic;
	UARTCTSN : IN std_logic;
	EBIACK : IN std_logic;
	CLK_REF : IN std_logic;
	nPOR : IN std_logic;
	SDRAMDQS : INOUT std_logic_vector(3 DOWNTO 0);
	SDRAMDQ : INOUT std_logic_vector(31 DOWNTO 0);
	EBIDQ : INOUT std_logic_vector(15 DOWNTO 0);
	UARTRIN : INOUT std_logic;
	UARTDCDN : INOUT std_logic;
	nRESET : INOUT std_logic;
	CLKLK_OUT2p : OUT std_logic;
	COM_TX_SLEEP : OUT std_logic;
	COM_DB : OUT std_logic_vector(13 DOWNTO 6);
	HDV_RxENA : OUT std_logic;
	HDV_TxENA : OUT std_logic;
	HDV_IN : OUT std_logic;
	FLASH_AD_STBY : OUT std_logic;
	ATWDTrigger_0 : OUT std_logic;
	OutputEnable_0 : OUT std_logic;
	CounterClock_0 : OUT std_logic;
	ShiftClock_0 : OUT std_logic;
	RampSet_0 : OUT std_logic;
	ChannelSelect_0 : OUT std_logic_vector(1 DOWNTO 0);
	ReadWrite_0 : OUT std_logic;
	AnalogReset_0 : OUT std_logic;
	DigitalReset_0 : OUT std_logic;
	DigitalSet_0 : OUT std_logic;
	ATWD0VDD_SUP : OUT std_logic;
	ATWDTrigger_1 : OUT std_logic;
	OutputEnable_1 : OUT std_logic;
	CounterClock_1 : OUT std_logic;
	ShiftClock_1 : OUT std_logic;
	RampSet_1 : OUT std_logic;
	ChannelSelect_1 : OUT std_logic_vector(1 DOWNTO 0);
	ReadWrite_1 : OUT std_logic;
	AnalogReset_1 : OUT std_logic;
	DigitalReset_1 : OUT std_logic;
	DigitalSet_1 : OUT std_logic;
	ATWD1VDD_SUP : OUT std_logic;
	MultiSPE_nl : OUT std_logic;
	OneSPE_nl : OUT std_logic;
	FE_TEST_PULSE : OUT std_logic;
	FE_PULSER_P : OUT std_logic_vector(3 DOWNTO 0);
	FE_PULSER_N : OUT std_logic_vector(3 DOWNTO 0);
	R2BUS : OUT std_logic_vector(6 DOWNTO 0);
	SingleLED_TRIGGER : OUT std_logic;
	COINCIDENCE_OUT_DOWN : OUT std_logic;
	COINC_DOWN_ALATCH : OUT std_logic;
	COINC_DOWN_BLATCH : OUT std_logic;
	COINCIDENCE_OUT_UP : OUT std_logic;
	COINC_UP_ALATCH : OUT std_logic;
	COINC_UP_BLATCH : OUT std_logic;
	FL_Trigger : OUT std_logic;
	FL_Trigger_bar : OUT std_logic;
	FL_PRE_TRIG : OUT std_logic;
	FL_TMS : OUT std_logic;
	FL_TCK : OUT std_logic;
	FL_TDI : OUT std_logic;
	PGM : OUT std_logic_vector(15 DOWNTO 0);
	UARTDTRN : OUT std_logic;
	UARTRTSN : OUT std_logic;
	UARTTXD : OUT std_logic;
	EBIBE : OUT std_logic_vector(1 DOWNTO 0);
	EBICSN : OUT std_logic_vector(3 DOWNTO 0);
	EBIADDR : OUT std_logic_vector(24 DOWNTO 0);
	EBICLK : OUT std_logic;
	EBIOEN : OUT std_logic;
	EBIWEN : OUT std_logic;
	SDRAMADDR : OUT std_logic_vector(14 DOWNTO 0);
	SDRAMCSN : OUT std_logic_vector(1 DOWNTO 0);
	SDRAMDQM : OUT std_logic_vector(3 DOWNTO 0);
	SDRAMRASN : OUT std_logic;
	SDRAMCASN : OUT std_logic;
	SDRAMWEN : OUT std_logic;
	SDRAMCLKE : OUT std_logic;
	SDRAMCLKN : OUT std_logic;
	SDRAMCLK : OUT std_logic
	);
END simpletest;

ARCHITECTURE structure OF simpletest IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL devoe : std_logic := '0';
SIGNAL ww_CLK1p : std_logic;
SIGNAL ww_CLK2p : std_logic;
SIGNAL ww_CLK3p : std_logic;
SIGNAL ww_HDV_Rx : std_logic;
SIGNAL ww_COINC_UP_B : std_logic;
SIGNAL ww_COINC_UP_BBAR : std_logic;
SIGNAL ww_COINC_UP_ABAR : std_logic;
SIGNAL ww_COINC_UP_A : std_logic;
SIGNAL ww_COINC_DOWN_B : std_logic;
SIGNAL ww_COINC_DOWN_BBAR : std_logic;
SIGNAL ww_COINC_DOWN_A : std_logic;
SIGNAL ww_COINC_DOWN_ABAR : std_logic;
SIGNAL ww_CLK4p : std_logic;
SIGNAL ww_OneSPE : std_logic;
SIGNAL ww_COM_AD_D : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_FLASH_AD_D : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_COM_AD_OTR : std_logic;
SIGNAL ww_FLASH_NCO : std_logic;
SIGNAL ww_FL_ATTN : std_logic;
SIGNAL ww_FL_TDO : std_logic;
SIGNAL ww_MultiSPE : std_logic;
SIGNAL ww_ATWD1_D : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_ATWD0_D : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_TriggerComplete_0 : std_logic;
SIGNAL ww_TriggerComplete_1 : std_logic;
SIGNAL ww_UARTRXD : std_logic;
SIGNAL ww_INTEXTPIN : std_logic;
SIGNAL ww_UARTDSRN : std_logic;
SIGNAL ww_UARTCTSN : std_logic;
SIGNAL ww_EBIACK : std_logic;
SIGNAL ww_CLK_REF : std_logic;
SIGNAL ww_nPOR : std_logic;
SIGNAL ww_CLKLK_OUT2p : std_logic;
SIGNAL ww_COM_TX_SLEEP : std_logic;
SIGNAL ww_COM_DB : std_logic_vector(13 DOWNTO 6);
SIGNAL ww_HDV_RxENA : std_logic;
SIGNAL ww_HDV_TxENA : std_logic;
SIGNAL ww_HDV_IN : std_logic;
SIGNAL ww_FLASH_AD_STBY : std_logic;
SIGNAL ww_ATWDTrigger_0 : std_logic;
SIGNAL ww_OutputEnable_0 : std_logic;
SIGNAL ww_CounterClock_0 : std_logic;
SIGNAL ww_ShiftClock_0 : std_logic;
SIGNAL ww_RampSet_0 : std_logic;
SIGNAL ww_ChannelSelect_0 : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ReadWrite_0 : std_logic;
SIGNAL ww_AnalogReset_0 : std_logic;
SIGNAL ww_DigitalReset_0 : std_logic;
SIGNAL ww_DigitalSet_0 : std_logic;
SIGNAL ww_ATWD0VDD_SUP : std_logic;
SIGNAL ww_ATWDTrigger_1 : std_logic;
SIGNAL ww_OutputEnable_1 : std_logic;
SIGNAL ww_CounterClock_1 : std_logic;
SIGNAL ww_ShiftClock_1 : std_logic;
SIGNAL ww_RampSet_1 : std_logic;
SIGNAL ww_ChannelSelect_1 : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ReadWrite_1 : std_logic;
SIGNAL ww_AnalogReset_1 : std_logic;
SIGNAL ww_DigitalReset_1 : std_logic;
SIGNAL ww_DigitalSet_1 : std_logic;
SIGNAL ww_ATWD1VDD_SUP : std_logic;
SIGNAL ww_MultiSPE_nl : std_logic;
SIGNAL ww_OneSPE_nl : std_logic;
SIGNAL ww_FE_TEST_PULSE : std_logic;
SIGNAL ww_FE_PULSER_P : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_FE_PULSER_N : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_R2BUS : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_SingleLED_TRIGGER : std_logic;
SIGNAL ww_COINCIDENCE_OUT_DOWN : std_logic;
SIGNAL ww_COINC_DOWN_ALATCH : std_logic;
SIGNAL ww_COINC_DOWN_BLATCH : std_logic;
SIGNAL ww_COINCIDENCE_OUT_UP : std_logic;
SIGNAL ww_COINC_UP_ALATCH : std_logic;
SIGNAL ww_COINC_UP_BLATCH : std_logic;
SIGNAL ww_FL_Trigger : std_logic;
SIGNAL ww_FL_Trigger_bar : std_logic;
SIGNAL ww_FL_PRE_TRIG : std_logic;
SIGNAL ww_FL_TMS : std_logic;
SIGNAL ww_FL_TCK : std_logic;
SIGNAL ww_FL_TDI : std_logic;
SIGNAL ww_PGM : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_UARTDTRN : std_logic;
SIGNAL ww_UARTRTSN : std_logic;
SIGNAL ww_UARTTXD : std_logic;
SIGNAL ww_EBIBE : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_EBICSN : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_EBIADDR : std_logic_vector(24 DOWNTO 0);
SIGNAL ww_EBICLK : std_logic;
SIGNAL ww_EBIOEN : std_logic;
SIGNAL ww_EBIWEN : std_logic;
SIGNAL ww_SDRAMADDR : std_logic_vector(14 DOWNTO 0);
SIGNAL ww_SDRAMCSN : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_SDRAMDQM : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SDRAMRASN : std_logic;
SIGNAL ww_SDRAMCASN : std_logic;
SIGNAL ww_SDRAMWEN : std_logic;
SIGNAL ww_SDRAMCLKE : std_logic;
SIGNAL ww_SDRAMCLKN : std_logic;
SIGNAL ww_SDRAMCLK : std_logic;
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp2_adpram_aaddress : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp2_adpram_adatain : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp2_adpram_adataout : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp0_adpram_aaddress : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp0_adpram_adatain : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp0_adpram_adataout : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_slavehaddr : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_slavehtrans : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_slavehsize : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_slavehburst : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_slavehwdata : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_masterhresp : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_masterhrdata : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_sdramdqsin : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_sdramdqin : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_ebidqin : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_intpld : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_debugextin : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_gpi : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_masterhaddr : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_masterhtrans : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_masterhsize : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_masterhburst : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_masterhwdata : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_sdramcsn : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_sdramdqm : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_sdramaddr : std_logic_vector(14 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_sdramdqout : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_sdramdqsout : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_sdramdqoe : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_ebibe : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_ebidqout : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_ebiaddr : std_logic_vector(24 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_ebicsn : std_logic_vector(3 DOWNTO 0);
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000010000";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000010000";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000010000";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000010000";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000010000";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000010000";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000010000";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000010000";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000010000";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000010000";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000010000";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000010000";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000010000";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000010000";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000010000";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000010000";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_pll4x_aaltclklock_component_apll_a1 : std_logic;
SIGNAL inst_pll4x_aaltclklock_component_a_locked : std_logic;
SIGNAL inst_pll2x_aaltclklock_component_a_locked : std_logic;
SIGNAL atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a4_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a5_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a6_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a7_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a4_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a5_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a6_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a7_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aNRESETOE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHLOCK : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHBUSREQ : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEBUSERRINT : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aINTUART : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aINTTIMER0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aINTTIMER1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aintcommtx : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aintcommrx : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aDEBUGACK : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aDEBUGRNG0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aDEBUGRNG1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aLOCKGRANTDP0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aLOCKGRANTDP1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACECLK : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACESYNC : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aPERRESET : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a11_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a16_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a17_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a20_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a21_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a22_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a23_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a24_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a25_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a26_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a27_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a28_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a29_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a30_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a31_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRESP_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRESP_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a4_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a5_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a6_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a7_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a8_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a9_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a10_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a11_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a12_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a13_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a14_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a15_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a16_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a17_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a18_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a19_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a20_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a21_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a22_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a23_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a24_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a25_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a26_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a27_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a28_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a29_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a30_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a31_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aDEBUGEXTOUT_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aDEBUGEXTOUT_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aDEBUGEXTOUT_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aDEBUGEXTOUT_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPIPESTAT0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPIPESTAT1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPIPESTAT2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT4 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT5 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT6 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT7 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT8 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT9 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT10 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT11 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT12 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT13 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT14 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT15 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aGPO_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aGPO_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aGPO_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aGPO_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aGPO4 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aGPO5 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aGPO6 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aGPO7 : std_logic;
SIGNAL inst_rs486_ai_a627_1 : std_logic;
SIGNAL inst_rs486_ai_a641_1 : std_logic;
SIGNAL inst_rs486_ai_a671_1 : std_logic;
SIGNAL inst_rs486_ai_a717_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a39_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a53_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a83_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a129_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a39_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a53_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a83_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a129_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a39_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a53_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a83_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a129_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a39_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a53_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a83_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a129_1 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a157_1 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a171_1 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a201_1 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a4763_1 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a4865_1 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a44_1 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a58_1 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a88_1 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a134_1 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a44_1 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a58_1 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a88_1 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a134_1 : std_logic;
SIGNAL inst_coinc_ai_a1150_1 : std_logic;
SIGNAL inst_coinc_ai_a1164_1 : std_logic;
SIGNAL inst_coinc_ai_a1194_1 : std_logic;
SIGNAL inst_coinc_ai_a1240_1 : std_logic;
SIGNAL inst_coinc_ai_a1336_1 : std_logic;
SIGNAL inst_coinc_ai_a1350_1 : std_logic;
SIGNAL inst_coinc_ai_a1380_1 : std_logic;
SIGNAL inst_coinc_ai_a1426_1 : std_logic;
SIGNAL CLK1p_apadio : std_logic;
SIGNAL CLK2p_apadio : std_logic;
SIGNAL CLK3p_apadio : std_logic;
SIGNAL HDV_Rx_apadio : std_logic;
SIGNAL COINC_UP_B_apadio : std_logic;
SIGNAL COINC_UP_BBAR_apadio : std_logic;
SIGNAL COINC_UP_ABAR_apadio : std_logic;
SIGNAL COINC_UP_A_apadio : std_logic;
SIGNAL COINC_DOWN_B_apadio : std_logic;
SIGNAL COINC_DOWN_BBAR_apadio : std_logic;
SIGNAL COINC_DOWN_A_apadio : std_logic;
SIGNAL COINC_DOWN_ABAR_apadio : std_logic;
SIGNAL CLK4p_apadio : std_logic;
SIGNAL OneSPE_apadio : std_logic;
SIGNAL COM_AD_D_a0_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a0_a_apadio : std_logic;
SIGNAL COM_AD_D_a1_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a1_a_apadio : std_logic;
SIGNAL COM_AD_D_a2_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a2_a_apadio : std_logic;
SIGNAL COM_AD_D_a3_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a3_a_apadio : std_logic;
SIGNAL COM_AD_D_a4_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a4_a_apadio : std_logic;
SIGNAL COM_AD_D_a5_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a5_a_apadio : std_logic;
SIGNAL COM_AD_D_a6_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a6_a_apadio : std_logic;
SIGNAL COM_AD_D_a7_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a7_a_apadio : std_logic;
SIGNAL COM_AD_D_a8_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a8_a_apadio : std_logic;
SIGNAL COM_AD_D_a9_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a9_a_apadio : std_logic;
SIGNAL COM_AD_OTR_apadio : std_logic;
SIGNAL FLASH_NCO_apadio : std_logic;
SIGNAL FL_ATTN_apadio : std_logic;
SIGNAL FL_TDO_apadio : std_logic;
SIGNAL MultiSPE_apadio : std_logic;
SIGNAL ATWD1_D_a0_a_apadio : std_logic;
SIGNAL ATWD1_D_a3_a_apadio : std_logic;
SIGNAL ATWD1_D_a2_a_apadio : std_logic;
SIGNAL ATWD1_D_a1_a_apadio : std_logic;
SIGNAL ATWD1_D_a5_a_apadio : std_logic;
SIGNAL ATWD1_D_a4_a_apadio : std_logic;
SIGNAL ATWD1_D_a8_a_apadio : std_logic;
SIGNAL ATWD1_D_a9_a_apadio : std_logic;
SIGNAL ATWD1_D_a7_a_apadio : std_logic;
SIGNAL ATWD1_D_a6_a_apadio : std_logic;
SIGNAL ATWD0_D_a0_a_apadio : std_logic;
SIGNAL ATWD0_D_a3_a_apadio : std_logic;
SIGNAL ATWD0_D_a2_a_apadio : std_logic;
SIGNAL ATWD0_D_a1_a_apadio : std_logic;
SIGNAL ATWD0_D_a5_a_apadio : std_logic;
SIGNAL ATWD0_D_a4_a_apadio : std_logic;
SIGNAL ATWD0_D_a8_a_apadio : std_logic;
SIGNAL ATWD0_D_a9_a_apadio : std_logic;
SIGNAL ATWD0_D_a7_a_apadio : std_logic;
SIGNAL ATWD0_D_a6_a_apadio : std_logic;
SIGNAL TriggerComplete_0_apadio : std_logic;
SIGNAL TriggerComplete_1_apadio : std_logic;
SIGNAL CLKLK_OUT2p_apadio : std_logic;
SIGNAL COM_TX_SLEEP_apadio : std_logic;
SIGNAL COM_DB_a13_a_apadio : std_logic;
SIGNAL COM_DB_a12_a_apadio : std_logic;
SIGNAL COM_DB_a11_a_apadio : std_logic;
SIGNAL COM_DB_a10_a_apadio : std_logic;
SIGNAL COM_DB_a9_a_apadio : std_logic;
SIGNAL COM_DB_a8_a_apadio : std_logic;
SIGNAL COM_DB_a7_a_apadio : std_logic;
SIGNAL COM_DB_a6_a_apadio : std_logic;
SIGNAL HDV_RxENA_apadio : std_logic;
SIGNAL HDV_TxENA_apadio : std_logic;
SIGNAL HDV_IN_apadio : std_logic;
SIGNAL FLASH_AD_STBY_apadio : std_logic;
SIGNAL ATWDTrigger_0_apadio : std_logic;
SIGNAL OutputEnable_0_apadio : std_logic;
SIGNAL CounterClock_0_apadio : std_logic;
SIGNAL ShiftClock_0_apadio : std_logic;
SIGNAL RampSet_0_apadio : std_logic;
SIGNAL ChannelSelect_0_a1_a_apadio : std_logic;
SIGNAL ChannelSelect_0_a0_a_apadio : std_logic;
SIGNAL ReadWrite_0_apadio : std_logic;
SIGNAL AnalogReset_0_apadio : std_logic;
SIGNAL DigitalReset_0_apadio : std_logic;
SIGNAL DigitalSet_0_apadio : std_logic;
SIGNAL ATWD0VDD_SUP_apadio : std_logic;
SIGNAL ATWDTrigger_1_apadio : std_logic;
SIGNAL OutputEnable_1_apadio : std_logic;
SIGNAL CounterClock_1_apadio : std_logic;
SIGNAL ShiftClock_1_apadio : std_logic;
SIGNAL RampSet_1_apadio : std_logic;
SIGNAL ChannelSelect_1_a1_a_apadio : std_logic;
SIGNAL ChannelSelect_1_a0_a_apadio : std_logic;
SIGNAL ReadWrite_1_apadio : std_logic;
SIGNAL AnalogReset_1_apadio : std_logic;
SIGNAL DigitalReset_1_apadio : std_logic;
SIGNAL DigitalSet_1_apadio : std_logic;
SIGNAL ATWD1VDD_SUP_apadio : std_logic;
SIGNAL MultiSPE_nl_apadio : std_logic;
SIGNAL OneSPE_nl_apadio : std_logic;
SIGNAL FE_TEST_PULSE_apadio : std_logic;
SIGNAL FE_PULSER_P_a3_a_apadio : std_logic;
SIGNAL FE_PULSER_P_a2_a_apadio : std_logic;
SIGNAL FE_PULSER_P_a1_a_apadio : std_logic;
SIGNAL FE_PULSER_P_a0_a_apadio : std_logic;
SIGNAL FE_PULSER_N_a3_a_apadio : std_logic;
SIGNAL FE_PULSER_N_a2_a_apadio : std_logic;
SIGNAL FE_PULSER_N_a1_a_apadio : std_logic;
SIGNAL FE_PULSER_N_a0_a_apadio : std_logic;
SIGNAL R2BUS_a6_a_apadio : std_logic;
SIGNAL R2BUS_a5_a_apadio : std_logic;
SIGNAL R2BUS_a4_a_apadio : std_logic;
SIGNAL R2BUS_a3_a_apadio : std_logic;
SIGNAL R2BUS_a2_a_apadio : std_logic;
SIGNAL R2BUS_a1_a_apadio : std_logic;
SIGNAL R2BUS_a0_a_apadio : std_logic;
SIGNAL SingleLED_TRIGGER_apadio : std_logic;
SIGNAL COINCIDENCE_OUT_DOWN_apadio : std_logic;
SIGNAL COINC_DOWN_ALATCH_apadio : std_logic;
SIGNAL COINC_DOWN_BLATCH_apadio : std_logic;
SIGNAL COINCIDENCE_OUT_UP_apadio : std_logic;
SIGNAL COINC_UP_ALATCH_apadio : std_logic;
SIGNAL COINC_UP_BLATCH_apadio : std_logic;
SIGNAL FL_Trigger_apadio : std_logic;
SIGNAL FL_Trigger_bar_apadio : std_logic;
SIGNAL FL_PRE_TRIG_apadio : std_logic;
SIGNAL FL_TMS_apadio : std_logic;
SIGNAL FL_TCK_apadio : std_logic;
SIGNAL FL_TDI_apadio : std_logic;
SIGNAL PGM_a15_a_apadio : std_logic;
SIGNAL PGM_a14_a_apadio : std_logic;
SIGNAL PGM_a13_a_apadio : std_logic;
SIGNAL PGM_a12_a_apadio : std_logic;
SIGNAL PGM_a11_a_apadio : std_logic;
SIGNAL PGM_a10_a_apadio : std_logic;
SIGNAL PGM_a9_a_apadio : std_logic;
SIGNAL PGM_a8_a_apadio : std_logic;
SIGNAL PGM_a7_a_apadio : std_logic;
SIGNAL PGM_a6_a_apadio : std_logic;
SIGNAL PGM_a5_a_apadio : std_logic;
SIGNAL PGM_a4_a_apadio : std_logic;
SIGNAL PGM_a3_a_apadio : std_logic;
SIGNAL PGM_a2_a_apadio : std_logic;
SIGNAL PGM_a1_a_apadio : std_logic;
SIGNAL PGM_a0_a_apadio : std_logic;
SIGNAL UARTRXD_apadio : std_logic;
SIGNAL INTEXTPIN_apadio : std_logic;
SIGNAL UARTDSRN_apadio : std_logic;
SIGNAL UARTCTSN_apadio : std_logic;
SIGNAL EBIACK_apadio : std_logic;
SIGNAL SDRAMDQS_a0_a_apadio : std_logic;
SIGNAL SDRAMDQS_a1_a_apadio : std_logic;
SIGNAL SDRAMDQS_a2_a_apadio : std_logic;
SIGNAL SDRAMDQS_a3_a_apadio : std_logic;
SIGNAL SDRAMDQ_a0_a_apadio : std_logic;
SIGNAL SDRAMDQ_a1_a_apadio : std_logic;
SIGNAL SDRAMDQ_a2_a_apadio : std_logic;
SIGNAL SDRAMDQ_a3_a_apadio : std_logic;
SIGNAL SDRAMDQ_a4_a_apadio : std_logic;
SIGNAL SDRAMDQ_a5_a_apadio : std_logic;
SIGNAL SDRAMDQ_a6_a_apadio : std_logic;
SIGNAL SDRAMDQ_a7_a_apadio : std_logic;
SIGNAL SDRAMDQ_a8_a_apadio : std_logic;
SIGNAL SDRAMDQ_a9_a_apadio : std_logic;
SIGNAL SDRAMDQ_a10_a_apadio : std_logic;
SIGNAL SDRAMDQ_a11_a_apadio : std_logic;
SIGNAL SDRAMDQ_a12_a_apadio : std_logic;
SIGNAL SDRAMDQ_a13_a_apadio : std_logic;
SIGNAL SDRAMDQ_a14_a_apadio : std_logic;
SIGNAL SDRAMDQ_a15_a_apadio : std_logic;
SIGNAL SDRAMDQ_a16_a_apadio : std_logic;
SIGNAL SDRAMDQ_a17_a_apadio : std_logic;
SIGNAL SDRAMDQ_a18_a_apadio : std_logic;
SIGNAL SDRAMDQ_a19_a_apadio : std_logic;
SIGNAL SDRAMDQ_a20_a_apadio : std_logic;
SIGNAL SDRAMDQ_a21_a_apadio : std_logic;
SIGNAL SDRAMDQ_a22_a_apadio : std_logic;
SIGNAL SDRAMDQ_a23_a_apadio : std_logic;
SIGNAL SDRAMDQ_a24_a_apadio : std_logic;
SIGNAL SDRAMDQ_a25_a_apadio : std_logic;
SIGNAL SDRAMDQ_a26_a_apadio : std_logic;
SIGNAL SDRAMDQ_a27_a_apadio : std_logic;
SIGNAL SDRAMDQ_a28_a_apadio : std_logic;
SIGNAL SDRAMDQ_a29_a_apadio : std_logic;
SIGNAL SDRAMDQ_a30_a_apadio : std_logic;
SIGNAL SDRAMDQ_a31_a_apadio : std_logic;
SIGNAL EBIDQ_a0_a_apadio : std_logic;
SIGNAL EBIDQ_a1_a_apadio : std_logic;
SIGNAL EBIDQ_a2_a_apadio : std_logic;
SIGNAL EBIDQ_a3_a_apadio : std_logic;
SIGNAL EBIDQ_a4_a_apadio : std_logic;
SIGNAL EBIDQ_a5_a_apadio : std_logic;
SIGNAL EBIDQ_a6_a_apadio : std_logic;
SIGNAL EBIDQ_a7_a_apadio : std_logic;
SIGNAL EBIDQ_a8_a_apadio : std_logic;
SIGNAL EBIDQ_a9_a_apadio : std_logic;
SIGNAL EBIDQ_a10_a_apadio : std_logic;
SIGNAL EBIDQ_a11_a_apadio : std_logic;
SIGNAL EBIDQ_a12_a_apadio : std_logic;
SIGNAL EBIDQ_a13_a_apadio : std_logic;
SIGNAL EBIDQ_a14_a_apadio : std_logic;
SIGNAL EBIDQ_a15_a_apadio : std_logic;
SIGNAL UARTRIN_apadio : std_logic;
SIGNAL UARTDCDN_apadio : std_logic;
SIGNAL UARTDTRN_apadio : std_logic;
SIGNAL UARTRTSN_apadio : std_logic;
SIGNAL UARTTXD_apadio : std_logic;
SIGNAL EBIBE_a0_a_apadio : std_logic;
SIGNAL EBIBE_a1_a_apadio : std_logic;
SIGNAL EBICSN_a0_a_apadio : std_logic;
SIGNAL EBICSN_a1_a_apadio : std_logic;
SIGNAL EBICSN_a2_a_apadio : std_logic;
SIGNAL EBICSN_a3_a_apadio : std_logic;
SIGNAL EBIADDR_a0_a_apadio : std_logic;
SIGNAL EBIADDR_a1_a_apadio : std_logic;
SIGNAL EBIADDR_a2_a_apadio : std_logic;
SIGNAL EBIADDR_a3_a_apadio : std_logic;
SIGNAL EBIADDR_a4_a_apadio : std_logic;
SIGNAL EBIADDR_a5_a_apadio : std_logic;
SIGNAL EBIADDR_a6_a_apadio : std_logic;
SIGNAL EBIADDR_a7_a_apadio : std_logic;
SIGNAL EBIADDR_a8_a_apadio : std_logic;
SIGNAL EBIADDR_a9_a_apadio : std_logic;
SIGNAL EBIADDR_a10_a_apadio : std_logic;
SIGNAL EBIADDR_a11_a_apadio : std_logic;
SIGNAL EBIADDR_a12_a_apadio : std_logic;
SIGNAL EBIADDR_a13_a_apadio : std_logic;
SIGNAL EBIADDR_a14_a_apadio : std_logic;
SIGNAL EBIADDR_a15_a_apadio : std_logic;
SIGNAL EBIADDR_a16_a_apadio : std_logic;
SIGNAL EBIADDR_a17_a_apadio : std_logic;
SIGNAL EBIADDR_a18_a_apadio : std_logic;
SIGNAL EBIADDR_a19_a_apadio : std_logic;
SIGNAL EBIADDR_a20_a_apadio : std_logic;
SIGNAL EBIADDR_a21_a_apadio : std_logic;
SIGNAL EBIADDR_a22_a_apadio : std_logic;
SIGNAL EBIADDR_a23_a_apadio : std_logic;
SIGNAL EBIADDR_a24_a_apadio : std_logic;
SIGNAL EBICLK_apadio : std_logic;
SIGNAL EBIOEN_apadio : std_logic;
SIGNAL EBIWEN_apadio : std_logic;
SIGNAL SDRAMADDR_a0_a_apadio : std_logic;
SIGNAL SDRAMADDR_a1_a_apadio : std_logic;
SIGNAL SDRAMADDR_a2_a_apadio : std_logic;
SIGNAL SDRAMADDR_a3_a_apadio : std_logic;
SIGNAL SDRAMADDR_a4_a_apadio : std_logic;
SIGNAL SDRAMADDR_a5_a_apadio : std_logic;
SIGNAL SDRAMADDR_a6_a_apadio : std_logic;
SIGNAL SDRAMADDR_a7_a_apadio : std_logic;
SIGNAL SDRAMADDR_a8_a_apadio : std_logic;
SIGNAL SDRAMADDR_a9_a_apadio : std_logic;
SIGNAL SDRAMADDR_a10_a_apadio : std_logic;
SIGNAL SDRAMADDR_a11_a_apadio : std_logic;
SIGNAL SDRAMADDR_a12_a_apadio : std_logic;
SIGNAL SDRAMADDR_a13_a_apadio : std_logic;
SIGNAL SDRAMADDR_a14_a_apadio : std_logic;
SIGNAL SDRAMCSN_a0_a_apadio : std_logic;
SIGNAL SDRAMCSN_a1_a_apadio : std_logic;
SIGNAL SDRAMDQM_a0_a_apadio : std_logic;
SIGNAL SDRAMDQM_a1_a_apadio : std_logic;
SIGNAL SDRAMDQM_a2_a_apadio : std_logic;
SIGNAL SDRAMDQM_a3_a_apadio : std_logic;
SIGNAL SDRAMRASN_apadio : std_logic;
SIGNAL SDRAMCASN_apadio : std_logic;
SIGNAL SDRAMWEN_apadio : std_logic;
SIGNAL SDRAMCLKE_apadio : std_logic;
SIGNAL SDRAMCLKN_apadio : std_logic;
SIGNAL SDRAMCLK_apadio : std_logic;
SIGNAL nRESET_apadio : std_logic;
SIGNAL CLK_REF_apadio : std_logic;
SIGNAL nPOR_apadio : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aNRESETO : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWRITE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHREADYO : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCLK : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCLKN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCLKE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMWEN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCASN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMRASN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIWEN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIOEN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBICLK : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTRION : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTDCDON : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTDCDRIOE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTTXD : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTRTSN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTDTRN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a4_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a5_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a6_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a7_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a8_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a9_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a10_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a12_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a13_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a14_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a15_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a18_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a19_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQM0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQM1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQM2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQM3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR4 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR5 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR6 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR7 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR8 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR9 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR10 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR11 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR12 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR13 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR14 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCSN0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCSN1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT4 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT5 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT6 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT7 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT8 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT9 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT10 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT11 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT12 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT13 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT14 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT15 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT16 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT17 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT18 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT19 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT20 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT21 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT22 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT23 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT24 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT25 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT26 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT27 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT28 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT29 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT30 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT31 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT4 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT5 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT6 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT7 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT8 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT9 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT10 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT11 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT12 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT13 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT14 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT15 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIBE0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIBE1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBICSN0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBICSN1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBICSN2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBICSN3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR4 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR5 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR6 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR7 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR8 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR9 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR10 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR11 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR12 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR13 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR14 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR15 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR16 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR17 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR18 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR19 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR20 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR21 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR22 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR23 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR24 : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aATWDTrigger_sig : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aATWDTrigger_sig : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a0_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a1_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a2_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a3_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a0_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a1_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a2_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a3_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a4_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a5_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a6_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a7_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a8_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a9_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a10_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a11_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a12_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a13_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a14_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a15_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a16_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a17_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a18_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a19_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a20_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a21_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a22_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a23_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a24_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a25_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a26_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a27_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a28_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a29_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a30_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a31_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a0_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a1_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a2_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a3_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a4_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a5_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a6_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a7_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a8_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a9_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a10_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a11_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a12_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a13_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a14_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a15_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_auartrin_pbidir_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_auartdcdn_pbidir_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_anreset_pbidir_acombout : std_logic;
SIGNAL CLK4p_acombout : std_logic;
SIGNAL inst_pll2x_aaltclklock_component_aoutclock0 : std_logic;
SIGNAL CLK_REF_acombout : std_logic;
SIGNAL nPOR_acombout : std_logic;
SIGNAL a_aVCC : std_logic;
SIGNAL ahb_slave_inst_areduce_nor_311_rtl_0_a233 : std_logic;
SIGNAL ahb_slave_inst_areduce_nor_404 : std_logic;
SIGNAL ahb_slave_inst_areduce_nor_311_rtl_0_a234 : std_logic;
SIGNAL ahb_slave_inst_aSelect_616_a13 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a662 : std_logic;
SIGNAL inst_ROC_aRST_state_a4 : std_logic;
SIGNAL inst_ROC_aRST_state_a5 : std_logic;
SIGNAL inst_ROC_aRST_state_a6 : std_logic;
SIGNAL inst_ROC_aRST_areg0 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a11 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a667 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a142 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a661 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a664 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a717 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a12 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a718 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a716 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a10 : std_logic;
SIGNAL ahb_slave_inst_areduce_nor_311_rtl_0_a239 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a715 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a666 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a169 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a8 : std_logic;
SIGNAL ahb_slave_inst_areduce_nor_311_rtl_0_a238 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a9 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a665 : std_logic;
SIGNAL ahb_slave_inst_aSelect_616_a328 : std_logic;
SIGNAL ahb_slave_inst_ai_a564 : std_logic;
SIGNAL ahb_slave_inst_aSelect_616_a39 : std_logic;
SIGNAL ahb_slave_inst_amasterhready_areg0 : std_logic;
SIGNAL stripe_inst_alpm_instance_alcell_hgrant : std_logic;
SIGNAL EBIACK_acombout : std_logic;
SIGNAL UARTCTSN_acombout : std_logic;
SIGNAL UARTDSRN_acombout : std_logic;
SIGNAL UARTRXD_acombout : std_logic;
SIGNAL INTEXTPIN_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_adp_feedback_sum_a0 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a201 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a283 : std_logic;
SIGNAL inst_master_data_source_aadd_15_a0 : std_logic;
SIGNAL inst_master_data_source_aadd_15_rtl_1_a256 : std_logic;
SIGNAL inst_master_data_source_adata_a0_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a0COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a1 : std_logic;
SIGNAL inst_master_data_source_aadd_15_rtl_1_a263 : std_logic;
SIGNAL inst_master_data_source_adata_a1_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a1COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a2 : std_logic;
SIGNAL inst_master_data_source_adata_a2_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a2COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a3 : std_logic;
SIGNAL inst_master_data_source_adata_a3_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a3COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a4 : std_logic;
SIGNAL inst_master_data_source_adata_a4_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a4COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a5 : std_logic;
SIGNAL inst_master_data_source_adata_a5_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a5COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a6 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a284 : std_logic;
SIGNAL inst_master_data_source_aadd_15_rtl_1_a1566 : std_logic;
SIGNAL inst_master_data_source_adata_a6_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a6COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a7 : std_logic;
SIGNAL inst_master_data_source_adata_a7_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a7COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a8 : std_logic;
SIGNAL inst_master_data_source_adata_a8_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a8COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a9 : std_logic;
SIGNAL inst_master_data_source_adata_a9_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a9COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a10 : std_logic;
SIGNAL inst_master_data_source_adata_a10_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a10COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a11 : std_logic;
SIGNAL inst_master_data_source_adata_a11_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a11COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a12 : std_logic;
SIGNAL inst_master_data_source_adata_a12_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a12COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a13 : std_logic;
SIGNAL inst_master_data_source_adata_a13_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a13COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a14 : std_logic;
SIGNAL inst_master_data_source_adata_a14_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a14COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a15 : std_logic;
SIGNAL inst_master_data_source_adata_a15_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a15COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a16 : std_logic;
SIGNAL inst_master_data_source_adata_a16_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a16COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a17 : std_logic;
SIGNAL inst_master_data_source_adata_a17_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a17COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a18 : std_logic;
SIGNAL inst_master_data_source_adata_a18_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a18COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a19 : std_logic;
SIGNAL inst_master_data_source_adata_a19_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a19COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a20 : std_logic;
SIGNAL inst_master_data_source_adata_a20_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a20COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a21 : std_logic;
SIGNAL inst_master_data_source_adata_a21_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a21COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a22 : std_logic;
SIGNAL inst_master_data_source_adata_a22_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a22COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a23 : std_logic;
SIGNAL inst_master_data_source_adata_a23_a : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a171 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a282 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a127 : std_logic;
SIGNAL inst_master_data_source_aadd_15_a23COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a24 : std_logic;
SIGNAL inst_master_data_source_adata_a24_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a24COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a25 : std_logic;
SIGNAL inst_master_data_source_adata_a25_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a25COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a26 : std_logic;
SIGNAL inst_master_data_source_adata_a26_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a26COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a27 : std_logic;
SIGNAL inst_master_data_source_adata_a27_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a27COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a28 : std_logic;
SIGNAL inst_master_data_source_adata_a28_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a28COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a29 : std_logic;
SIGNAL inst_master_data_source_adata_a29_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a29COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a30 : std_logic;
SIGNAL inst_master_data_source_adata_a30_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a30COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a31 : std_logic;
SIGNAL inst_master_data_source_adata_a31_a : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a157 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a281 : std_logic;
SIGNAL inst_master_data_source_awdata_a0_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a0_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a1_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a1_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a2_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a2_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a3_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a3_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a4_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a4_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a5_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a5_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a6_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a6_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a7_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a7_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a8_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a8_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a9_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a9_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a10_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a10_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a11_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a11_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a12_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a12_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a13_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a13_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a14_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a14_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a15_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a15_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a16_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a16_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a17_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a17_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a18_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a18_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a19_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a19_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a20_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a20_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a21_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a21_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a22_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a22_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a23_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a23_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a24_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a24_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a25_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a25_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a26_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a26_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a27_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a27_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a28_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a28_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a29_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a29_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a30_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a30_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a31_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a31_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_aSelect_650_a733 : std_logic;
SIGNAL ahb_slave_inst_aSelect_649_a738 : std_logic;
SIGNAL ahb_slave_inst_aSelect_650_a130 : std_logic;
SIGNAL ahb_slave_inst_aSelect_649_a747 : std_logic;
SIGNAL ahb_slave_inst_aSelect_650_a75 : std_logic;
SIGNAL ahb_slave_inst_aSelect_620_a153 : std_logic;
SIGNAL ahb_slave_inst_aSelect_650_a76 : std_logic;
SIGNAL ahb_slave_inst_aSelect_648_a79 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a14_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a719 : std_logic;
SIGNAL ahb_slave_inst_aSelect_654_a540 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a149 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a675 : std_logic;
SIGNAL ahb_slave_inst_aSelect_654_a534 : std_logic;
SIGNAL ahb_slave_inst_areg_write_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a13_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a102331 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a19_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a15_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a18_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a102338 : std_logic;
SIGNAL slaveregister_inst_ai_a24297 : std_logic;
SIGNAL slaveregister_inst_areduce_nor_3 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a12_a_areg0 : std_logic;
SIGNAL slaveregister_inst_areduce_nor_4_a2 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a2_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a3_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a4_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a5_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a6_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a7_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a23482 : std_logic;
SIGNAL slaveregister_inst_ai_a2833 : std_logic;
SIGNAL ahb_slave_inst_areduce_nor_311_rtl_0_a235 : std_logic;
SIGNAL ahb_slave_inst_aSelect_620_a29 : std_logic;
SIGNAL ahb_slave_inst_aSelect_620_a30 : std_logic;
SIGNAL ahb_slave_inst_areg_enable_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a102480 : std_logic;
SIGNAL slaveregister_inst_ai_a102477 : std_logic;
SIGNAL COM_AD_D_a0_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a0_a_a2 : std_logic;
SIGNAL slaveregister_inst_ai_a102479 : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a24_a_a1520 : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a24_a_a1518 : std_logic;
SIGNAL slaveregister_inst_aDecoder_103_a18 : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a11_a_a44 : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a4_a : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a0 : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a0COUT : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a1 : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a1COUT : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a2 : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a2COUT : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a3 : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a3COUT : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a4 : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a4COUT : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a5 : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a5COUT : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a6 : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a6COUT : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a7 : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a7COUT : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a8 : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a8COUT : std_logic;
SIGNAL inst_com_ADC_RC_aadd_7_a9 : std_logic;
SIGNAL inst_com_ADC_RC_awren : std_logic;
SIGNAL rtl_a0 : std_logic;
SIGNAL inst_com_ADC_RC_ai_a21 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a0_a : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a0_a_a2 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a1_a : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a1_a_a5 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a2_a : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a2_a_a8 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a3_a : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a3_a_a11 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a4_a : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a4_a_a14 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a5_a : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a5_a_a17 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a6_a : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a6_a_a20 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a7_a : std_logic;
SIGNAL ahb_slave_inst_areg_address_a9_a_areg0 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a7_a_a23 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a8_a : std_logic;
SIGNAL ahb_slave_inst_areg_address_a10_a_areg0 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a8_a_a26 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a2830 : std_logic;
SIGNAL slaveregister_inst_aMux_1351_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aDecoder_103_a29 : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a0_a_a159 : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a0_a : std_logic;
SIGNAL slaveregister_inst_aDecoder_103_a28 : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a0_a_a154 : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a0_a : std_logic;
SIGNAL slaveregister_inst_aDecoder_103_a30 : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a0_a_a164 : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a0_a : std_logic;
SIGNAL slaveregister_inst_aMux_647_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aDecoder_103_a31 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a0_a_a149 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a0_a : std_logic;
SIGNAL slaveregister_inst_aMux_647_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a24_a_a1519 : std_logic;
SIGNAL slaveregister_inst_aDecoder_103_a23 : std_logic;
SIGNAL slaveregister_inst_ai_a102326 : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a0_a : std_logic;
SIGNAL MultiSPE_acombout : std_logic;
SIGNAL inst_hit_counter_aMultiSPE0 : std_logic;
SIGNAL inst_hit_counter_aMultiSPE1 : std_logic;
SIGNAL inst_hit_counter_aMultiSPE2 : std_logic;
SIGNAL inst_hit_counter_ai_a1 : std_logic;
SIGNAL a_aGND : std_logic;
SIGNAL inst_hit_counter_aadd_6_a1 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a1COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a2 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a2COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a3 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a3COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a4 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a4COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a5 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a5COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a6 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a6COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a7 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a7COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a8 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a8COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a9 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a9COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a10 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a10COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a11 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a11COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a12 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a12COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a13 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a13COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a14 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a14COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a15 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a15COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a16 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a16COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a17 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a17COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a18 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a18COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a19 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a19COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a20 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a20COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a21 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a21COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a22 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a22COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a23 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a23COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a24 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a24COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a25 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a25COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a26 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a26COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a27 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a27COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a28 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a120 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a95 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a74 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a28COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a29 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a29COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a30 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a30COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a31 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a31COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a32 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a149 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a203 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a30 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a35 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a44 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a57 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a198 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a0_a_a0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aDecoder_103_a21 : std_logic;
SIGNAL slaveregister_inst_ai_a21690 : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a0_a : std_logic;
SIGNAL OneSPE_acombout : std_logic;
SIGNAL inst_hit_counter_aOneSPE0 : std_logic;
SIGNAL inst_hit_counter_aOneSPE1 : std_logic;
SIGNAL inst_hit_counter_aOneSPE2 : std_logic;
SIGNAL inst_hit_counter_ai_a19 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aDecoder_103_a20 : std_logic;
SIGNAL slaveregister_inst_ai_a21697 : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a0_a : std_logic;
SIGNAL slaveregister_inst_aDecoder_103_a22 : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a24_a_a4 : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a0_a : std_logic;
SIGNAL slaveregister_inst_aMux_647_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_647_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aDecoder_103_a25 : std_logic;
SIGNAL slaveregister_inst_ai_a21704 : std_logic;
SIGNAL inst_hit_counter_ff_aMultiSPE_latch : std_logic;
SIGNAL inst_hit_counter_ff_aMultiSPE0 : std_logic;
SIGNAL inst_hit_counter_ff_aMultiSPE1 : std_logic;
SIGNAL inst_hit_counter_ff_aMultiSPE2 : std_logic;
SIGNAL inst_hit_counter_ff_ai_a1 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a1 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a1COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a2 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a2COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a3 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a3COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a4 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a4COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a5 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a5COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a6 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a6COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a7 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a7COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a8 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a35 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a8COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a9 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a9COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a10 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a10COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a11 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a11COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a12 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a12COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a13 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a13COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a14 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a14COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a15 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a15COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a16 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a57 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a30 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a44 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a198 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a16COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a17 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a17COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a18 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a18COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a19 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a19COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a20 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a20COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a21 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a21COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a22 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a22COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a23 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a23COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a24 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a24COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a25 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a25COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a26 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a26COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a27 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a27COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a28 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a120 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a28COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a29 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a29COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a30 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a30COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a31 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a31COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a32 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a149 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a74 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a95 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a203 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a0_a_a0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a0_a : std_logic;
SIGNAL inst_hit_counter_ff_aOneSPE_latch : std_logic;
SIGNAL inst_hit_counter_ff_aOneSPE0 : std_logic;
SIGNAL inst_hit_counter_ff_aOneSPE1 : std_logic;
SIGNAL inst_hit_counter_ff_aOneSPE2 : std_logic;
SIGNAL inst_hit_counter_ff_ai_a19 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aDecoder_103_a24 : std_logic;
SIGNAL slaveregister_inst_ai_a21711 : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a0_a : std_logic;
SIGNAL slaveregister_inst_aMux_647_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aDecoder_103_a27 : std_logic;
SIGNAL slaveregister_inst_ai_a102327 : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a0_a : std_logic;
SIGNAL slaveregister_inst_aDecoder_103_a26 : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a0_a_a144 : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a0_a : std_logic;
SIGNAL slaveregister_inst_aMux_647_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aDecoder_103_a19 : std_logic;
SIGNAL slaveregister_inst_ai_a102328 : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a0_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a0_a : std_logic;
SIGNAL slaveregister_inst_aDecoder_103_a17 : std_logic;
SIGNAL slaveregister_inst_ai_a21718 : std_logic;
SIGNAL slaveregister_inst_aDecoder_103_a16 : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a30_a_a29 : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a1_a : std_logic;
SIGNAL inst_pll2x_aaltclklock_component_aoutclock1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a14 : std_logic;
SIGNAL TriggerComplete_0_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aTriggerComplete_in_0 : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_213_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_222_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_222_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_control_achannel_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_223_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_achannel_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_246_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_216_a6 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_246 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a0COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a1COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a2_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a2COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a3 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a3_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a3COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a4 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a4_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a4COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a5_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a5COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a6 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a6_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a6COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a7 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a7_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a129 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a240 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a7COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a8_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a8COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a9 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a9_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a9COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a10_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a10COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a11_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a11COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a12_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a12COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a13_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a13COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a14_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a14COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a15 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a15_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a15COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a16 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a16_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a16COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a17 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a17_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a17COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a18 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a18_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a18COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a19 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a19_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a19COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a20 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a20_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a20COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a21 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a21_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a21COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a22 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a22_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a22COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a23 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a23_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a53 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a238 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a23COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a24 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a24_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a24COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a25 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a25_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a25COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a26 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a26_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a26COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a27 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a27_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a27COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a28 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a28_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a28COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a29 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a29_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a29COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a30 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a30_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a30COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a31 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a31_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a39 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a237 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a83 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a239 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a18 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_310_a6 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a0COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a1COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a2_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a2COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a3 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a3_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a3COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a4 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a4_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a4COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a5_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a5COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a6 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a6_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a6COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a7 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a7_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a7COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a8_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a8COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a9 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a9_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a9COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a10_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a10COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a11_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a11COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a12_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a12COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a13_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a13COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a14_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a14COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a15 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a15_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a83 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a239 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a15COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a16 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a16_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a16COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a17 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a17_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a17COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a18 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a18_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a18COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a19 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a19_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a19COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a20 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a20_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a20COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a21 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a21_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a21COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a22 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a22_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a22COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a23 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a23_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a23COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a24 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a24_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a24COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a25 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a25_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a25COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a26 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a26_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a26COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a27 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a27_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a27COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a28 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a28_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a28COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a29 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a29_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a29COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a30 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a30_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a30COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a31 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a31_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a39 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a237 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a53 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a238 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a129 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a240 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a9 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_arst_divide : std_logic;
SIGNAL atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_or_160_a29 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_or_160 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_or_160_a27 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_rtl_0_a126 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_or_160_a32 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a0COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_rtl_0_a123 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a1COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a2_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a2COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a3 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a3_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a3COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a4 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a4_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a4COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a5_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a5COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a6 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a6_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a6COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a7 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a7_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a7COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a8_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a8COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a9 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a9_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a9COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a10_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a10COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a11_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a11COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a12_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a12COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a13_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a13COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a14_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a14COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a15 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a15_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a15COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a16 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a16_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a16COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a17 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a17_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a17COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a18 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a18_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a18COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a19 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a19_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a19COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a20 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a20_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a20COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a21 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a21_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a21COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a22 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a22_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a22COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a23 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a23_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a58 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a250 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a88 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a251 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a134 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a252 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a23COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a24 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a24_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a24COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a25 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a25_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a25COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a26 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a26_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a26COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a27 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a27_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a27COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a28 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a28_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a28COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a29 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a29_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a29COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a30 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a30_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a30COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a31 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a31_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a44 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a249 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a253 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_213_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_234 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astart_readout_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_75_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a9 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_87_a21 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_done_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a15 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a16 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_199_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a17 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a19 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_231_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_231_a3 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_231_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_control_abusy_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aenable_disc_old : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aenable_disc_sig : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_adone_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a0_a : std_logic;
SIGNAL slaveregister_inst_aMux_647_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_647_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_647_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_647_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a2827 : std_logic;
SIGNAL FLASH_AD_D_a0_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a0_a_a2 : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a17_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a16_a : std_logic;
SIGNAL inst_flash_ADC_ai_a3 : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a0 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a0_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a0COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a1 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a1_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a1COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a2 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a2_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a2COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a3 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a3_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a3COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a4 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a4_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a4COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a5 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a5_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a5COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a6 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a6_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a6COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a7 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a7_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a7COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a8 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a8_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a8COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a9 : std_logic;
SIGNAL inst_flash_ADC_adisc : std_logic;
SIGNAL inst_flash_ADC_ai_a5 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a9_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_a0_a_a39 : std_logic;
SIGNAL inst_flash_ADC_awren : std_logic;
SIGNAL rtl_a1 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a0_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a0_a_a2 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a1_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a1_a_a5 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a2_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a2_a_a8 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a3_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a3_a_a11 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a4_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a4_a_a14 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a5_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a5_a_a17 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a6_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a6_a_a20 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a7_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a7_a_a23 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a8_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a8_a_a26 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a2836 : std_logic;
SIGNAL slaveregister_inst_aMux_1351_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a102318 : std_logic;
SIGNAL slaveregister_inst_ai_a102356 : std_logic;
SIGNAL slaveregister_inst_ai_a14969 : std_logic;
SIGNAL ATWD0_D_a0_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 : std_logic;
SIGNAL ATWD0_D_a1_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 : std_logic;
SIGNAL ATWD0_D_a3_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 : std_logic;
SIGNAL ATWD0_D_a5_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 : std_logic;
SIGNAL ATWD0_D_a6_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 : std_logic;
SIGNAL ATWD0_D_a8_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 : std_logic;
SIGNAL ATWD0_D_a9_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 : std_logic;
SIGNAL ATWD0_D_a7_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 : std_logic;
SIGNAL atwd0_ainst_gray2bin_abin_sig_a6_a : std_logic;
SIGNAL ATWD0_D_a4_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 : std_logic;
SIGNAL atwd0_ainst_gray2bin_abin_sig_a4_a : std_logic;
SIGNAL ATWD0_D_a2_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 : std_logic;
SIGNAL atwd0_ainst_gray2bin_abin_sig_a1_a : std_logic;
SIGNAL atwd0_adata_sig_a0_a_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_adata_valid_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a102366 : std_logic;
SIGNAL rtl_a2 : std_logic;
SIGNAL slaveregister_inst_ai_a102330 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_177_a113 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a0_a : std_logic;
SIGNAL atwd0_awraddress_sig_a0_a_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a0COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_175_a112 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a1_a : std_logic;
SIGNAL atwd0_awraddress_sig_a1_a_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_177_a4 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_173_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a1COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a2_a : std_logic;
SIGNAL atwd0_awraddress_sig_a2_a_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_171_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a2COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a3 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a3_a : std_logic;
SIGNAL atwd0_awraddress_sig_a3_a_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a3COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a4 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_169_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a4_a : std_logic;
SIGNAL atwd0_awraddress_sig_a4_a_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_167_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a4COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a5_a : std_logic;
SIGNAL atwd0_awraddress_sig_a5_a_a17 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a5COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a6 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_165_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a6_a : std_logic;
SIGNAL atwd0_awraddress_sig_a6_a_a20 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_163_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a6COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a7 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a7_a : std_logic;
SIGNAL atwd0_awraddress_sig_a7_a_a23 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_161_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a7COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a8_a : std_logic;
SIGNAL atwd0_awraddress_sig_a8_a_a26 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a14972 : std_logic;
SIGNAL ATWD1_D_a0_a_acombout : std_logic;
SIGNAL TriggerComplete_1_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aTriggerComplete_in_0 : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_222_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_222_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_control_achannel_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_223_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_achannel_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_246_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_310_a6 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a0COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a1COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a2_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a2COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a3 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a3_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a3COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a4_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a4COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a5_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a5COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a6 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a6_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a6COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a7 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a7_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a7COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a8_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a8COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a9_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a9COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a10_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a10COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a11_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a11COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a12_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a12COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a13 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a13_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a13COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a14 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a14_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a14COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a15 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a15_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a83 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a239 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a129 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a240 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a15COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a16 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a16_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a16COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a17 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a17_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a17COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a18 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a18_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a18COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a19 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a19_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a19COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a20 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a20_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a20COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a21 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a21_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a21COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a22 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a22_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a22COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a23 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a23_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a23COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a24 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a24_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a24COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a25 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a25_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a25COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a26 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a26_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a26COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a27 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a27_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a27COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a28 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a28_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a28COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a29 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a29_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a29COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a30 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a30_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a30COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a31 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a31_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a39 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a237 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a53 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a238 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_216_a6 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_246 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a0COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a1COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a2_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a2COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a3 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a3_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a3COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a4_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a4COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a5_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a5COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a6 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a6_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a6COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a7 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a7_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a7COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a8_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a8COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a9_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a9COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a10_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a10COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a11_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a11COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a12_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a12COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a13 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a13_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a13COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a14 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a14_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a14COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a15 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a15_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a83 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a239 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a15COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a16 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a16_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a16COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a17 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a17_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a17COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a18 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a18_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a18COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a19 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a19_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a19COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a20 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a20_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a20COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a21 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a21_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a21COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a22 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a22_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a22COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a23 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a23_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a53 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a238 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a129 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a240 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a23COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a24 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a24_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a24COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a25 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a25_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a25COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a26 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a26_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a26COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a27 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a27_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a27COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a28 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a28_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a28COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a29 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a29_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a29COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a30 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a30_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a30COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a31 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a31_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a39 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a237 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a18 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a13 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a14 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_87_a21 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_arst_divide : std_logic;
SIGNAL atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_or_160_a29 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_or_160 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_or_160_a27 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_rtl_0_a126 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_or_160_a32 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a0COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_rtl_0_a123 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a1COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a2_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a2COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a3 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a3_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a3COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a4_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a4COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a5_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a5COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a6 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a6_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a6COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a7 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a7_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a7COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a8_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a8COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a9_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a9COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a10_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a10COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a11_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a11COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a12_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a12COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a13 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a13_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a13COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a14 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a14_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a14COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a15 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a15_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a88 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a251 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a15COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a16 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a16_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a16COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a17 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a17_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a17COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a18 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a18_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a18COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a19 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a19_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a19COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a20 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a20_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a20COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a21 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a21_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a21COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a22 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a22_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a22COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a23 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a23_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a58 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a250 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a134 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a252 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a23COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a24 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a24_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a24COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a25 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a25_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a25COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a26 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a26_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a26COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a27 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a27_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a27COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a28 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a28_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a28COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a29 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a29_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a29COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a30 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a30_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a30COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a31 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a31_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a44 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a249 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a253 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_done_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a15 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a16 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_199_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a17 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a13 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a19 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_213_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_213_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_234 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astart_readout_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_75_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 : std_logic;
SIGNAL ATWD1_D_a4_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 : std_logic;
SIGNAL ATWD1_D_a5_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 : std_logic;
SIGNAL ATWD1_D_a8_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 : std_logic;
SIGNAL ATWD1_D_a7_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 : std_logic;
SIGNAL ATWD1_D_a6_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 : std_logic;
SIGNAL ATWD1_D_a9_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 : std_logic;
SIGNAL atwd1_ainst_gray2bin_abin_sig_a6_a : std_logic;
SIGNAL atwd1_ainst_gray2bin_abin_sig_a4_a : std_logic;
SIGNAL ATWD1_D_a3_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 : std_logic;
SIGNAL ATWD1_D_a2_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 : std_logic;
SIGNAL ATWD1_D_a1_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 : std_logic;
SIGNAL atwd1_ainst_gray2bin_abin_sig_a1_a : std_logic;
SIGNAL atwd1_adata_sig_a0_a_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_adata_valid_areg0 : std_logic;
SIGNAL rtl_a3 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_231_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_231_a3 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_231_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_control_abusy_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_177_a113 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a0_a : std_logic;
SIGNAL atwd1_awraddress_sig_a0_a_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a0COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_175_a112 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a1_a : std_logic;
SIGNAL atwd1_awraddress_sig_a1_a_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_173_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_177_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a1COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a2_a : std_logic;
SIGNAL atwd1_awraddress_sig_a2_a_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_171_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a2COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a3 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a3_a : std_logic;
SIGNAL atwd1_awraddress_sig_a3_a_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_169_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a3COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a4_a : std_logic;
SIGNAL atwd1_awraddress_sig_a4_a_a14 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_167_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a4COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a5_a : std_logic;
SIGNAL atwd1_awraddress_sig_a5_a_a17 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_165_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a5COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a6 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a6_a : std_logic;
SIGNAL atwd1_awraddress_sig_a6_a_a20 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a6COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a7 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_163_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a7_a : std_logic;
SIGNAL atwd1_awraddress_sig_a7_a_a23 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_161_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a7COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a8_a : std_logic;
SIGNAL atwd1_awraddress_sig_a8_a_a26 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a24293 : std_logic;
SIGNAL slaveregister_inst_ai_a24298 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a : std_logic;
SIGNAL slaveregister_inst_ai_a23492 : std_logic;
SIGNAL slaveregister_inst_ai_a24571 : std_logic;
SIGNAL atwd0_adata_sig_a1_a_a5 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a : std_logic;
SIGNAL atwd1_adata_sig_a1_a_a5 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a : std_logic;
SIGNAL slaveregister_inst_ai_a24567 : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a1_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a1_a : std_logic;
SIGNAL slaveregister_inst_aMux_646_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a1_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a1_a : std_logic;
SIGNAL slaveregister_inst_aMux_646_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a1_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a1_a : std_logic;
SIGNAL slaveregister_inst_ai_a102325 : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a1_a : std_logic;
SIGNAL slaveregister_inst_aMux_646_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_646_rtl_0_a1 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a1_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21739 : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a1_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a1_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a1_a : std_logic;
SIGNAL slaveregister_inst_ai_a21746 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a1_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a1_a : std_logic;
SIGNAL slaveregister_inst_aMux_646_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_646_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_646_rtl_4_a0 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21732 : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a1_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21725 : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a1_a : std_logic;
SIGNAL slaveregister_inst_aMux_646_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a1_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a1_a : std_logic;
SIGNAL slaveregister_inst_aMux_646_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_646_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a2854 : std_logic;
SIGNAL COM_AD_D_a1_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a1_a_a5 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a : std_logic;
SIGNAL slaveregister_inst_ai_a2857 : std_logic;
SIGNAL slaveregister_inst_ai_a2860 : std_logic;
SIGNAL slaveregister_inst_aMux_1350_rtl_1_rtl_1_a0 : std_logic;
SIGNAL FLASH_AD_D_a1_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a1_a_a5 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a : std_logic;
SIGNAL slaveregister_inst_ai_a2863 : std_logic;
SIGNAL slaveregister_inst_aMux_1350_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a24572 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a1_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a24845 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a : std_logic;
SIGNAL slaveregister_inst_ai_a23502 : std_logic;
SIGNAL atwd0_ainst_gray2bin_abin_sig_a3_a : std_logic;
SIGNAL atwd0_adata_sig_a2_a_a8 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a : std_logic;
SIGNAL atwd1_ainst_gray2bin_abin_sig_a3_a : std_logic;
SIGNAL atwd1_adata_sig_a2_a_a8 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a : std_logic;
SIGNAL slaveregister_inst_ai_a24841 : std_logic;
SIGNAL slaveregister_inst_ai_a2887 : std_logic;
SIGNAL COM_AD_D_a2_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a2_a_a8 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a : std_logic;
SIGNAL slaveregister_inst_ai_a2884 : std_logic;
SIGNAL slaveregister_inst_aMux_1349_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a2_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21767 : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a2_a : std_logic;
SIGNAL slaveregister_inst_ai_a21774 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a2_a : std_logic;
SIGNAL slaveregister_inst_aMux_645_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a2_a : std_logic;
SIGNAL slaveregister_inst_aMux_645_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a2_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a2_a : std_logic;
SIGNAL slaveregister_inst_aMux_645_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a2_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a2_a : std_logic;
SIGNAL slaveregister_inst_aMux_645_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_645_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a2_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a2_a : std_logic;
SIGNAL slaveregister_inst_aMux_645_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a2_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a2_a : std_logic;
SIGNAL slaveregister_inst_aMux_645_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a2_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a2_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21753 : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a2_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a2_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21760 : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a2_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a2_a : std_logic;
SIGNAL slaveregister_inst_aMux_645_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_645_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_645_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a2881 : std_logic;
SIGNAL FLASH_AD_D_a2_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a2_a_a8 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a : std_logic;
SIGNAL slaveregister_inst_ai_a2890 : std_logic;
SIGNAL slaveregister_inst_aMux_1349_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a24846 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a2_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a25119 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a : std_logic;
SIGNAL slaveregister_inst_ai_a23512 : std_logic;
SIGNAL atwd0_adata_sig_a3_a_a11 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a : std_logic;
SIGNAL atwd1_adata_sig_a3_a_a11 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a : std_logic;
SIGNAL slaveregister_inst_ai_a25115 : std_logic;
SIGNAL slaveregister_inst_ai_a2914 : std_logic;
SIGNAL COM_AD_D_a3_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a3_a_a11 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a : std_logic;
SIGNAL slaveregister_inst_ai_a2911 : std_logic;
SIGNAL slaveregister_inst_aMux_1348_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_ai_a21802 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a3_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a3_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a3_a : std_logic;
SIGNAL slaveregister_inst_aMux_644_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a3_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a3_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21795 : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a3_a : std_logic;
SIGNAL slaveregister_inst_aMux_644_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a3_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a3_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a3_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a3_a : std_logic;
SIGNAL slaveregister_inst_aMux_644_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_644_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_644_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a3_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a3_a : std_logic;
SIGNAL slaveregister_inst_aMux_644_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a3_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a3_a : std_logic;
SIGNAL slaveregister_inst_aMux_644_rtl_3_a1 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21781 : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a3_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21788 : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a3_a : std_logic;
SIGNAL slaveregister_inst_aMux_644_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a3_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a3_a : std_logic;
SIGNAL slaveregister_inst_aMux_644_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_644_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a2908 : std_logic;
SIGNAL FLASH_AD_D_a3_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a3_a_a11 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a : std_logic;
SIGNAL slaveregister_inst_ai_a2917 : std_logic;
SIGNAL slaveregister_inst_aMux_1348_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a25120 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a3_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a : std_logic;
SIGNAL slaveregister_inst_ai_a23522 : std_logic;
SIGNAL slaveregister_inst_ai_a25393 : std_logic;
SIGNAL slaveregister_inst_ai_a2941 : std_logic;
SIGNAL COM_AD_D_a4_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a4_a_a14 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a : std_logic;
SIGNAL slaveregister_inst_ai_a2938 : std_logic;
SIGNAL slaveregister_inst_aMux_1347_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a4_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a4_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a4_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a4_a : std_logic;
SIGNAL slaveregister_inst_aMux_643_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_643_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a4_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a4_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a4_a : std_logic;
SIGNAL slaveregister_inst_aMux_643_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_643_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a4_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21830 : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a4_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21823 : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a4_a : std_logic;
SIGNAL slaveregister_inst_aMux_643_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a4_a : std_logic;
SIGNAL slaveregister_inst_aMux_643_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_643_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a4_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a4_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21816 : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a4_a : std_logic;
SIGNAL slaveregister_inst_aMux_643_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a4_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a4_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21809 : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a4_a : std_logic;
SIGNAL slaveregister_inst_aMux_643_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_643_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a2935 : std_logic;
SIGNAL FLASH_AD_D_a4_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a4_a_a14 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a : std_logic;
SIGNAL slaveregister_inst_ai_a2944 : std_logic;
SIGNAL slaveregister_inst_aMux_1347_rtl_1_rtl_1_a1 : std_logic;
SIGNAL atwd0_adata_sig_a4_a_a14 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a : std_logic;
SIGNAL atwd1_adata_sig_a4_a_a14 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a : std_logic;
SIGNAL slaveregister_inst_ai_a25389 : std_logic;
SIGNAL slaveregister_inst_ai_a25394 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a4_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a : std_logic;
SIGNAL slaveregister_inst_ai_a23532 : std_logic;
SIGNAL slaveregister_inst_ai_a25667 : std_logic;
SIGNAL atwd0_adata_sig_a5_a_a17 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a : std_logic;
SIGNAL atwd1_adata_sig_a5_a_a17 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a : std_logic;
SIGNAL slaveregister_inst_ai_a25663 : std_logic;
SIGNAL slaveregister_inst_ai_a2968 : std_logic;
SIGNAL COM_AD_D_a5_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a5_a_a17 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a : std_logic;
SIGNAL slaveregister_inst_ai_a2965 : std_logic;
SIGNAL slaveregister_inst_aMux_1346_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a5_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a5_a : std_logic;
SIGNAL slaveregister_inst_ai_a21837 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a5_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21844 : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a5_a : std_logic;
SIGNAL slaveregister_inst_aMux_642_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_642_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a5_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a5_a : std_logic;
SIGNAL slaveregister_inst_aMux_642_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a5_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a5_a : std_logic;
SIGNAL slaveregister_inst_aMux_642_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a21858 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a5_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a5_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a5_a : std_logic;
SIGNAL slaveregister_inst_aMux_642_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a5_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a5_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21851 : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a5_a : std_logic;
SIGNAL slaveregister_inst_aMux_642_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a5_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a5_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a5_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a5_a : std_logic;
SIGNAL slaveregister_inst_aMux_642_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_642_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_642_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_642_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a2962 : std_logic;
SIGNAL FLASH_AD_D_a5_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a5_a_a17 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a : std_logic;
SIGNAL slaveregister_inst_ai_a2971 : std_logic;
SIGNAL slaveregister_inst_aMux_1346_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a25668 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a5_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a : std_logic;
SIGNAL slaveregister_inst_ai_a23542 : std_logic;
SIGNAL slaveregister_inst_ai_a25941 : std_logic;
SIGNAL atwd1_adata_sig_a6_a_a20 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a : std_logic;
SIGNAL atwd0_adata_sig_a6_a_a20 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a : std_logic;
SIGNAL slaveregister_inst_ai_a25937 : std_logic;
SIGNAL COM_AD_D_a6_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a6_a_a20 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a : std_logic;
SIGNAL slaveregister_inst_ai_a2992 : std_logic;
SIGNAL slaveregister_inst_ai_a2995 : std_logic;
SIGNAL slaveregister_inst_aMux_1345_rtl_1_rtl_1_a0 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21886 : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a6_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21879 : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a6_a : std_logic;
SIGNAL slaveregister_inst_aMux_641_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a6_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a6_a : std_logic;
SIGNAL slaveregister_inst_aMux_641_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a6_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a6_a : std_logic;
SIGNAL slaveregister_inst_aMux_641_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a6_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a6_a : std_logic;
SIGNAL slaveregister_inst_aMux_641_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_641_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a6_a : std_logic;
SIGNAL slaveregister_inst_ai_a21865 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a6_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a6_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a6_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21872 : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a6_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a6_a : std_logic;
SIGNAL slaveregister_inst_aMux_641_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_641_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a6_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a6_a : std_logic;
SIGNAL slaveregister_inst_aMux_641_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a6_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a6_a : std_logic;
SIGNAL slaveregister_inst_aMux_641_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_641_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a2989 : std_logic;
SIGNAL FLASH_AD_D_a6_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a6_a_a20 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a : std_logic;
SIGNAL slaveregister_inst_ai_a2998 : std_logic;
SIGNAL slaveregister_inst_aMux_1345_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a25942 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a6_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a : std_logic;
SIGNAL slaveregister_inst_ai_a23552 : std_logic;
SIGNAL slaveregister_inst_ai_a26215 : std_logic;
SIGNAL atwd1_ainst_gray2bin_abin_sig_a7_a : std_logic;
SIGNAL atwd1_adata_sig_a7_a_a23 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a : std_logic;
SIGNAL atwd0_ainst_gray2bin_abin_sig_a7_a : std_logic;
SIGNAL atwd0_adata_sig_a7_a_a23 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a : std_logic;
SIGNAL slaveregister_inst_ai_a26211 : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a7_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a7_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21893 : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a7_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21900 : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a7_a : std_logic;
SIGNAL slaveregister_inst_aMux_640_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_640_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a7_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a7_a : std_logic;
SIGNAL slaveregister_inst_aMux_640_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a7_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a7_a : std_logic;
SIGNAL slaveregister_inst_aMux_640_rtl_0_a1 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a7_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21914 : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a7_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a7_a : std_logic;
SIGNAL slaveregister_inst_aMux_640_rtl_1_a0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a7_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21907 : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a7_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a7_a : std_logic;
SIGNAL slaveregister_inst_aMux_640_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_640_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a7_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a7_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a7_a : std_logic;
SIGNAL slaveregister_inst_aMux_640_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a7_a : std_logic;
SIGNAL slaveregister_inst_aMux_640_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_640_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a3016 : std_logic;
SIGNAL COM_AD_D_a7_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a7_a_a23 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a : std_logic;
SIGNAL slaveregister_inst_ai_a3019 : std_logic;
SIGNAL slaveregister_inst_ai_a3022 : std_logic;
SIGNAL slaveregister_inst_aMux_1344_rtl_1_rtl_1_a0 : std_logic;
SIGNAL FLASH_AD_D_a7_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a7_a_a23 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a : std_logic;
SIGNAL slaveregister_inst_ai_a3025 : std_logic;
SIGNAL slaveregister_inst_aMux_1344_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a26216 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a7_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a : std_logic;
SIGNAL slaveregister_inst_ai_a23562 : std_logic;
SIGNAL slaveregister_inst_ai_a26489 : std_logic;
SIGNAL atwd1_adata_sig_a8_a_a26 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a : std_logic;
SIGNAL atwd0_adata_sig_a8_a_a26 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a : std_logic;
SIGNAL slaveregister_inst_ai_a26485 : std_logic;
SIGNAL slaveregister_inst_ai_a3049 : std_logic;
SIGNAL COM_AD_D_a8_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a8_a_a26 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a : std_logic;
SIGNAL slaveregister_inst_ai_a3046 : std_logic;
SIGNAL slaveregister_inst_aMux_1343_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a8_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21928 : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a8_a : std_logic;
SIGNAL slaveregister_inst_aMux_639_rtl_1_a0 : std_logic;
SIGNAL COINC_DOWN_A_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a21935 : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a8_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21921 : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a8_a : std_logic;
SIGNAL slaveregister_inst_aMux_639_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a8_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a8_a : std_logic;
SIGNAL slaveregister_inst_aMux_639_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a8_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a8_a : std_logic;
SIGNAL slaveregister_inst_aMux_639_rtl_3_a1 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21942 : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a8_a : std_logic;
SIGNAL slaveregister_inst_ai_a21949 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a8_a : std_logic;
SIGNAL slaveregister_inst_aMux_639_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a8_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a8_a : std_logic;
SIGNAL slaveregister_inst_aMux_639_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a8_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a8_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a8_a : std_logic;
SIGNAL slaveregister_inst_ai_a21956 : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a9_a : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aenable_disc_old : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aenable_disc_sig : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_adone_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a8_a : std_logic;
SIGNAL slaveregister_inst_aMux_639_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_639_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_639_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_639_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a3043 : std_logic;
SIGNAL FLASH_AD_D_a8_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a8_a_a26 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a : std_logic;
SIGNAL slaveregister_inst_ai_a3052 : std_logic;
SIGNAL slaveregister_inst_aMux_1343_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a26490 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a : std_logic;
SIGNAL slaveregister_inst_ai_a23572 : std_logic;
SIGNAL slaveregister_inst_ai_a26763 : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a9_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a9_a : std_logic;
SIGNAL slaveregister_inst_aMux_638_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a9_a : std_logic;
SIGNAL slaveregister_inst_aMux_638_rtl_0_a1 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a9_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21977 : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a9_a : std_logic;
SIGNAL COINC_DOWN_ABAR_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a21991 : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a9_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a9_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21984 : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a9_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a9_a : std_logic;
SIGNAL slaveregister_inst_aMux_638_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_638_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_638_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a9_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a9_a : std_logic;
SIGNAL slaveregister_inst_aMux_638_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a9_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a9_a : std_logic;
SIGNAL slaveregister_inst_aMux_638_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a9_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a9_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21970 : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a9_a : std_logic;
SIGNAL slaveregister_inst_ai_a21963 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a9_a : std_logic;
SIGNAL slaveregister_inst_aMux_638_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_638_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_638_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a3070 : std_logic;
SIGNAL slaveregister_inst_ai_a3076 : std_logic;
SIGNAL COM_AD_D_a9_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a9_a_a29 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a : std_logic;
SIGNAL slaveregister_inst_ai_a3073 : std_logic;
SIGNAL slaveregister_inst_aMux_1342_rtl_1_rtl_1_a0 : std_logic;
SIGNAL FLASH_AD_D_a9_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a9_a_a29 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a : std_logic;
SIGNAL slaveregister_inst_ai_a3079 : std_logic;
SIGNAL slaveregister_inst_aMux_1342_rtl_1_rtl_1_a1 : std_logic;
SIGNAL atwd0_adata_sig_a9_a_a29 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a : std_logic;
SIGNAL atwd1_adata_sig_a9_a_a29 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a : std_logic;
SIGNAL slaveregister_inst_ai_a26759 : std_logic;
SIGNAL slaveregister_inst_ai_a26764 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a9_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a : std_logic;
SIGNAL slaveregister_inst_ai_a23582 : std_logic;
SIGNAL slaveregister_inst_ai_a27037 : std_logic;
SIGNAL slaveregister_inst_ai_a3103 : std_logic;
SIGNAL COM_AD_OTR_acombout : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a10_a_a32 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a : std_logic;
SIGNAL slaveregister_inst_ai_a3100 : std_logic;
SIGNAL slaveregister_inst_aMux_1341_rtl_1_rtl_1_a0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a22019 : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a10_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a22026 : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a10_a : std_logic;
SIGNAL slaveregister_inst_aMux_637_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a10_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a10_a : std_logic;
SIGNAL slaveregister_inst_aMux_637_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a10_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a10_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a10_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a10_a : std_logic;
SIGNAL slaveregister_inst_aMux_637_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_637_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_637_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a10_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a10_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a10_a : std_logic;
SIGNAL slaveregister_inst_aMux_637_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a10_a : std_logic;
SIGNAL slaveregister_inst_aMux_637_rtl_3_a1 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a10_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a21998 : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a10_a : std_logic;
SIGNAL COINC_DOWN_B_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a22012 : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a10_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a10_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a10_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a22005 : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a10_a : std_logic;
SIGNAL slaveregister_inst_aMux_637_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_637_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_637_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a3097 : std_logic;
SIGNAL FLASH_NCO_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a10_a_a32 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a : std_logic;
SIGNAL slaveregister_inst_ai_a3106 : std_logic;
SIGNAL slaveregister_inst_aMux_1341_rtl_1_rtl_1_a1 : std_logic;
SIGNAL atwd0_adata_sig_a10_a : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a : std_logic;
SIGNAL atwd1_adata_sig_a10_a : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a : std_logic;
SIGNAL slaveregister_inst_ai_a27033 : std_logic;
SIGNAL slaveregister_inst_ai_a27038 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a10_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a : std_logic;
SIGNAL slaveregister_inst_ai_a23592 : std_logic;
SIGNAL slaveregister_inst_ai_a27311 : std_logic;
SIGNAL atwd1_adata_sig_a11_a : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a : std_logic;
SIGNAL atwd0_adata_sig_a11_a : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a : std_logic;
SIGNAL slaveregister_inst_ai_a27307 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a22040 : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a11_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a22033 : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a11_a : std_logic;
SIGNAL slaveregister_inst_aMux_636_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a11_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a11_a : std_logic;
SIGNAL slaveregister_inst_aMux_636_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a11_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a11_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a11_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a11_a : std_logic;
SIGNAL slaveregister_inst_aMux_636_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_636_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a11_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a11_a : std_logic;
SIGNAL slaveregister_inst_aMux_636_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a11_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a11_a : std_logic;
SIGNAL slaveregister_inst_aMux_636_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a22061 : std_logic;
SIGNAL COINC_DOWN_BBAR_acombout : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a11_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a11_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a22047 : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a11_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a11_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a22054 : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a11_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a11_a : std_logic;
SIGNAL slaveregister_inst_aMux_636_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_636_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_636_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_636_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a3124 : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a11_a : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a : std_logic;
SIGNAL slaveregister_inst_ai_a3127 : std_logic;
SIGNAL slaveregister_inst_ai_a3130 : std_logic;
SIGNAL slaveregister_inst_aMux_1340_rtl_1_rtl_1_a0 : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a11_a : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a : std_logic;
SIGNAL slaveregister_inst_ai_a3133 : std_logic;
SIGNAL slaveregister_inst_aMux_1340_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a27312 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a11_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a : std_logic;
SIGNAL slaveregister_inst_ai_a23602 : std_logic;
SIGNAL slaveregister_inst_ai_a27585 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a12_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a12_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a12_a : std_logic;
SIGNAL slaveregister_inst_aMux_635_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a12_a : std_logic;
SIGNAL slaveregister_inst_aMux_635_rtl_3_a1 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a12_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a22075 : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a12_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a12_a : std_logic;
SIGNAL slaveregister_inst_aMux_635_rtl_1_a0 : std_logic;
SIGNAL COINC_UP_A_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a22082 : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a12_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a12_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a22068 : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a12_a : std_logic;
SIGNAL slaveregister_inst_aMux_635_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a12_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a12_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a12_a : std_logic;
SIGNAL slaveregister_inst_aMux_635_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a12_a : std_logic;
SIGNAL slaveregister_inst_aMux_635_rtl_0_a1 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a22096 : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a12_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a22089 : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a12_a : std_logic;
SIGNAL slaveregister_inst_aMux_635_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a12_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a12_a : std_logic;
SIGNAL slaveregister_inst_aMux_635_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_635_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_635_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a3151 : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a12_a : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a : std_logic;
SIGNAL slaveregister_inst_ai_a3154 : std_logic;
SIGNAL slaveregister_inst_ai_a3157 : std_logic;
SIGNAL slaveregister_inst_aMux_1339_rtl_1_rtl_1_a0 : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a12_a : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a : std_logic;
SIGNAL slaveregister_inst_ai_a3160 : std_logic;
SIGNAL slaveregister_inst_aMux_1339_rtl_1_rtl_1_a1 : std_logic;
SIGNAL atwd0_adata_sig_a12_a : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a : std_logic;
SIGNAL atwd1_adata_sig_a12_a : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a : std_logic;
SIGNAL slaveregister_inst_ai_a27581 : std_logic;
SIGNAL slaveregister_inst_ai_a27586 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a12_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a : std_logic;
SIGNAL slaveregister_inst_ai_a23612 : std_logic;
SIGNAL slaveregister_inst_ai_a27859 : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a13_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a13_a : std_logic;
SIGNAL slaveregister_inst_aMux_634_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a13_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a13_a : std_logic;
SIGNAL slaveregister_inst_aMux_634_rtl_0_a1 : std_logic;
SIGNAL COINC_UP_ABAR_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a22131 : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a13_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a13_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a22124 : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a13_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a13_a : std_logic;
SIGNAL slaveregister_inst_aMux_634_rtl_1_a0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a13_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a22117 : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a13_a : std_logic;
SIGNAL slaveregister_inst_aMux_634_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_634_rtl_4_a0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a22103 : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a13_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a22110 : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a13_a : std_logic;
SIGNAL slaveregister_inst_aMux_634_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a13_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a13_a : std_logic;
SIGNAL slaveregister_inst_aMux_634_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a13_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a13_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a13_a : std_logic;
SIGNAL slaveregister_inst_aMux_634_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a13_a : std_logic;
SIGNAL slaveregister_inst_aMux_634_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_634_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a3178 : std_logic;
SIGNAL slaveregister_inst_ai_a3184 : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a13_a : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a : std_logic;
SIGNAL slaveregister_inst_ai_a3181 : std_logic;
SIGNAL slaveregister_inst_aMux_1338_rtl_1_rtl_1_a0 : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a13_a : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a : std_logic;
SIGNAL slaveregister_inst_ai_a3187 : std_logic;
SIGNAL slaveregister_inst_aMux_1338_rtl_1_rtl_1_a1 : std_logic;
SIGNAL atwd0_adata_sig_a13_a : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a : std_logic;
SIGNAL atwd1_adata_sig_a13_a : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a : std_logic;
SIGNAL slaveregister_inst_ai_a27855 : std_logic;
SIGNAL slaveregister_inst_ai_a27860 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a13_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a : std_logic;
SIGNAL slaveregister_inst_ai_a23622 : std_logic;
SIGNAL slaveregister_inst_ai_a28133 : std_logic;
SIGNAL atwd0_adata_sig_a14_a : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a : std_logic;
SIGNAL atwd1_adata_sig_a14_a : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a : std_logic;
SIGNAL slaveregister_inst_ai_a28129 : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a14_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a14_a : std_logic;
SIGNAL slaveregister_inst_aMux_633_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a14_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a14_a : std_logic;
SIGNAL slaveregister_inst_aMux_633_rtl_3_a1 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a14_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a22145 : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a14_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a14_a : std_logic;
SIGNAL slaveregister_inst_aMux_633_rtl_1_a0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a14_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a22138 : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a14_a : std_logic;
SIGNAL COINC_UP_B_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a22152 : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a14_a : std_logic;
SIGNAL slaveregister_inst_aMux_633_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a14_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a14_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a14_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a14_a : std_logic;
SIGNAL slaveregister_inst_aMux_633_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_633_rtl_0_a1 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a22166 : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a14_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a22159 : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a14_a : std_logic;
SIGNAL slaveregister_inst_aMux_633_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a14_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a14_a : std_logic;
SIGNAL slaveregister_inst_aMux_633_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_633_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_633_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a3205 : std_logic;
SIGNAL slaveregister_inst_ai_a3211 : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a14_a : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a : std_logic;
SIGNAL slaveregister_inst_ai_a3208 : std_logic;
SIGNAL slaveregister_inst_aMux_1337_rtl_1_rtl_1_a0 : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a14_a : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a : std_logic;
SIGNAL slaveregister_inst_ai_a3214 : std_logic;
SIGNAL slaveregister_inst_aMux_1337_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a28134 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a14_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a : std_logic;
SIGNAL slaveregister_inst_ai_a23632 : std_logic;
SIGNAL slaveregister_inst_ai_a28407 : std_logic;
SIGNAL atwd1_adata_sig_a15_a : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a : std_logic;
SIGNAL atwd0_adata_sig_a15_a : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a : std_logic;
SIGNAL slaveregister_inst_ai_a102478 : std_logic;
SIGNAL slaveregister_inst_ai_a102476 : std_logic;
SIGNAL slaveregister_inst_ai_a3238 : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a15_a : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a : std_logic;
SIGNAL slaveregister_inst_ai_a3235 : std_logic;
SIGNAL slaveregister_inst_aMux_1336_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a15_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a15_a : std_logic;
SIGNAL slaveregister_inst_aMux_632_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a15_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a15_a : std_logic;
SIGNAL slaveregister_inst_aMux_632_rtl_3_a1 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a22180 : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a15_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a22173 : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a15_a : std_logic;
SIGNAL slaveregister_inst_aMux_632_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a15_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a15_a : std_logic;
SIGNAL slaveregister_inst_aMux_632_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a15_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a15_a : std_logic;
SIGNAL slaveregister_inst_aMux_632_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a15_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a15_a : std_logic;
SIGNAL slaveregister_inst_aMux_632_rtl_0_a1 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a15_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a22187 : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a15_a : std_logic;
SIGNAL COINC_UP_BBAR_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a22201 : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a15_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a15_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a22194 : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a15_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a15_a : std_logic;
SIGNAL slaveregister_inst_aMux_632_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_632_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_632_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_632_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a3232 : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a15_a : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a : std_logic;
SIGNAL slaveregister_inst_ai_a3241 : std_logic;
SIGNAL slaveregister_inst_aMux_1336_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a28408 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a15_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a28724 : std_logic;
SIGNAL slaveregister_inst_ai_a28833 : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a24_a_a1492 : std_logic;
SIGNAL slaveregister_inst_ai_a102317 : std_logic;
SIGNAL slaveregister_inst_ai_a102323 : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a16_a : std_logic;
SIGNAL slaveregister_inst_ai_a102324 : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a16_a : std_logic;
SIGNAL slaveregister_inst_aMux_631_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a16_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a16_a : std_logic;
SIGNAL slaveregister_inst_aMux_631_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a16_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a16_a : std_logic;
SIGNAL slaveregister_inst_ai_a22208 : std_logic;
SIGNAL inst_flash_ADC_adone_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a16_a : std_logic;
SIGNAL slaveregister_inst_aMux_631_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_631_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_631_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a16_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a16_a : std_logic;
SIGNAL slaveregister_inst_aMux_631_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a16_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a16_a : std_logic;
SIGNAL slaveregister_inst_aMux_631_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a16_a : std_logic;
SIGNAL slaveregister_inst_ai_a102321 : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a16_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a16_a : std_logic;
SIGNAL slaveregister_inst_ai_a102322 : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a16_a : std_logic;
SIGNAL slaveregister_inst_aMux_631_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_631_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_631_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a16_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a17_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a17_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a17_a : std_logic;
SIGNAL slaveregister_inst_aMux_630_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_630_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a17_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a17_a : std_logic;
SIGNAL slaveregister_inst_aMux_630_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a17_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a17_a : std_logic;
SIGNAL slaveregister_inst_aMux_630_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_630_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a17_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a17_a : std_logic;
SIGNAL slaveregister_inst_aMux_630_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a17_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a17_a : std_logic;
SIGNAL slaveregister_inst_aMux_630_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a17_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a17_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a17_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a17_a : std_logic;
SIGNAL slaveregister_inst_aMux_630_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_630_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_630_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a17_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a18_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a18_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a18_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a18_a : std_logic;
SIGNAL slaveregister_inst_aMux_629_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_629_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a18_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a18_a : std_logic;
SIGNAL slaveregister_inst_aMux_629_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a18_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a18_a : std_logic;
SIGNAL slaveregister_inst_aMux_629_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a18_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a18_a : std_logic;
SIGNAL slaveregister_inst_aMux_629_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a18_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a18_a : std_logic;
SIGNAL slaveregister_inst_aMux_629_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_629_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a18_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a18_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a18_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a18_a : std_logic;
SIGNAL slaveregister_inst_aMux_629_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_629_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_629_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a18_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a19_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a19_a : std_logic;
SIGNAL slaveregister_inst_aMux_628_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a19_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a19_a : std_logic;
SIGNAL slaveregister_inst_aMux_628_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a19_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a19_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a19_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a19_a : std_logic;
SIGNAL slaveregister_inst_aMux_628_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_628_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a19_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a19_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a19_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a19_a : std_logic;
SIGNAL slaveregister_inst_aMux_628_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_628_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a19_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a19_a : std_logic;
SIGNAL slaveregister_inst_aMux_628_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a19_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a19_a : std_logic;
SIGNAL slaveregister_inst_aMux_628_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_628_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_628_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a19_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a20_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a20_a : std_logic;
SIGNAL slaveregister_inst_aMux_627_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a20_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a20_a : std_logic;
SIGNAL slaveregister_inst_aMux_627_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a20_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a20_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a20_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a20_a : std_logic;
SIGNAL slaveregister_inst_aMux_627_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_627_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a20_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a20_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a20_a : std_logic;
SIGNAL slaveregister_inst_aMux_627_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a20_a : std_logic;
SIGNAL slaveregister_inst_aMux_627_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_627_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a20_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a20_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a20_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a20_a : std_logic;
SIGNAL slaveregister_inst_aMux_627_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_627_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_627_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a20_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a21_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a21_a : std_logic;
SIGNAL slaveregister_inst_aMux_626_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a21_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a21_a : std_logic;
SIGNAL slaveregister_inst_aMux_626_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a21_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a21_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a21_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a21_a : std_logic;
SIGNAL slaveregister_inst_aMux_626_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_626_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a21_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a21_a : std_logic;
SIGNAL slaveregister_inst_aMux_626_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a21_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a21_a : std_logic;
SIGNAL slaveregister_inst_aMux_626_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a21_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a21_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a21_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a21_a : std_logic;
SIGNAL slaveregister_inst_aMux_626_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_626_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_626_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_626_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a21_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a22_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a22_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a22_a : std_logic;
SIGNAL slaveregister_inst_aMux_625_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a22_a : std_logic;
SIGNAL slaveregister_inst_aMux_625_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a22_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a22_a : std_logic;
SIGNAL slaveregister_inst_aMux_625_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a22_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a22_a : std_logic;
SIGNAL slaveregister_inst_aMux_625_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_625_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a22_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a22_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a22_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a22_a : std_logic;
SIGNAL slaveregister_inst_aMux_625_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_625_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a22_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a22_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a22_a : std_logic;
SIGNAL slaveregister_inst_aMux_625_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a22_a : std_logic;
SIGNAL slaveregister_inst_aMux_625_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_625_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a22_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a23_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a23_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a23_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a23_a : std_logic;
SIGNAL slaveregister_inst_aMux_624_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_624_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a23_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a23_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a23_a : std_logic;
SIGNAL slaveregister_inst_aMux_624_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a23_a : std_logic;
SIGNAL slaveregister_inst_aMux_624_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_624_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a23_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a23_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a23_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a23_a : std_logic;
SIGNAL slaveregister_inst_aMux_624_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_624_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a23_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a23_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a23_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a23_a : std_logic;
SIGNAL slaveregister_inst_aMux_624_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_624_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_624_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a23_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a24_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a24_a : std_logic;
SIGNAL slaveregister_inst_aMux_623_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a24_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a24_a : std_logic;
SIGNAL slaveregister_inst_aMux_623_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a24_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a24_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a24_a : std_logic;
SIGNAL slaveregister_inst_aMux_623_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a24_a : std_logic;
SIGNAL slaveregister_inst_aMux_623_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_623_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a24_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a24_a : std_logic;
SIGNAL slaveregister_inst_aMux_623_rtl_1_a0 : std_logic;
SIGNAL FL_ATTN_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a22215 : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a24_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a24_a : std_logic;
SIGNAL slaveregister_inst_aMux_623_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a24_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a24_a : std_logic;
SIGNAL slaveregister_inst_aMux_623_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a24_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a24_a : std_logic;
SIGNAL slaveregister_inst_aMux_623_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_623_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a24_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a25_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a25_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a25_a : std_logic;
SIGNAL slaveregister_inst_aMux_622_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a25_a : std_logic;
SIGNAL slaveregister_inst_aMux_622_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a25_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a25_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a25_a : std_logic;
SIGNAL slaveregister_inst_aMux_622_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a25_a : std_logic;
SIGNAL slaveregister_inst_aMux_622_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a25_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a25_a : std_logic;
SIGNAL slaveregister_inst_aMux_622_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a25_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a25_a : std_logic;
SIGNAL slaveregister_inst_aMux_622_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a25_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a25_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a25_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a25_a : std_logic;
SIGNAL slaveregister_inst_aMux_622_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_622_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_622_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_622_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a25_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a26_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a26_a : std_logic;
SIGNAL slaveregister_inst_aMux_621_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a26_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a26_a : std_logic;
SIGNAL slaveregister_inst_aMux_621_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a26_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a26_a : std_logic;
SIGNAL slaveregister_inst_aMux_621_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a26_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a26_a : std_logic;
SIGNAL slaveregister_inst_aMux_621_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a26_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a26_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a26_a : std_logic;
SIGNAL slaveregister_inst_aMux_621_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a26_a : std_logic;
SIGNAL slaveregister_inst_aMux_621_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a26_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a26_a : std_logic;
SIGNAL slaveregister_inst_aMux_621_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a26_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a26_a : std_logic;
SIGNAL slaveregister_inst_aMux_621_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_621_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_621_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a26_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a27_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a27_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a27_a : std_logic;
SIGNAL slaveregister_inst_aMux_620_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a27_a : std_logic;
SIGNAL slaveregister_inst_aMux_620_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a27_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a27_a : std_logic;
SIGNAL slaveregister_inst_aMux_620_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a27_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a27_a : std_logic;
SIGNAL slaveregister_inst_aMux_620_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a27_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a27_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a27_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a27_a : std_logic;
SIGNAL slaveregister_inst_aMux_620_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_620_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a27_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a27_a : std_logic;
SIGNAL slaveregister_inst_aMux_620_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a27_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a27_a : std_logic;
SIGNAL slaveregister_inst_aMux_620_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_620_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_620_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a27_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a28_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a28_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a28_a : std_logic;
SIGNAL slaveregister_inst_aMux_619_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a28_a : std_logic;
SIGNAL slaveregister_inst_aMux_619_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a28_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a28_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a28_a : std_logic;
SIGNAL slaveregister_inst_aMux_619_rtl_1_a0 : std_logic;
SIGNAL FL_TDO_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a22222 : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a28_a : std_logic;
SIGNAL slaveregister_inst_aMux_619_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a28_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a28_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a28_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a28_a : std_logic;
SIGNAL slaveregister_inst_aMux_619_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_619_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a28_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a28_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a28_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a28_a : std_logic;
SIGNAL slaveregister_inst_aMux_619_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_619_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_619_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_619_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a28_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a29_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a29_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a29_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a29_a : std_logic;
SIGNAL slaveregister_inst_aMux_618_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_618_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a29_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a29_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a29_a : std_logic;
SIGNAL slaveregister_inst_aMux_618_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a29_a : std_logic;
SIGNAL slaveregister_inst_aMux_618_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_618_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a29_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a29_a : std_logic;
SIGNAL slaveregister_inst_aMux_618_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a29_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a29_a : std_logic;
SIGNAL slaveregister_inst_aMux_618_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a29_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a29_a : std_logic;
SIGNAL slaveregister_inst_aMux_618_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a29_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a29_a : std_logic;
SIGNAL slaveregister_inst_aMux_618_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_618_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a29_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a30_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a30_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a30_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a30_a : std_logic;
SIGNAL slaveregister_inst_aMux_617_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_617_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a30_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a30_a : std_logic;
SIGNAL slaveregister_inst_aMux_617_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a30_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a30_a : std_logic;
SIGNAL slaveregister_inst_aMux_617_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_617_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a30_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a30_a : std_logic;
SIGNAL slaveregister_inst_aMux_617_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a30_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a30_a : std_logic;
SIGNAL slaveregister_inst_aMux_617_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a30_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a30_a : std_logic;
SIGNAL slaveregister_inst_aMux_617_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a30_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a30_a : std_logic;
SIGNAL slaveregister_inst_aMux_617_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_617_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a30_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a11_a_a31_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a10_a_a31_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a8_a_a31_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a9_a_a31_a : std_logic;
SIGNAL slaveregister_inst_aMux_616_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_616_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a2_a_a31_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a3_a_a31_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a1_a_a31_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a0_a_a31_a : std_logic;
SIGNAL slaveregister_inst_aMux_616_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_616_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aregisters_a5_a_a31_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a7_a_a31_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a6_a_a31_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a4_a_a31_a : std_logic;
SIGNAL slaveregister_inst_aMux_616_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_616_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_616_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a13_a_a31_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a12_a_a31_a : std_logic;
SIGNAL slaveregister_inst_aregisters_a14_a_a31_a : std_logic;
SIGNAL slaveregister_inst_aMux_616_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aregisters_a15_a_a31_a : std_logic;
SIGNAL slaveregister_inst_aMux_616_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_616_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a31_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_aSelect_619_a12 : std_logic;
SIGNAL ahb_slave_inst_aSelect_619_a136 : std_logic;
SIGNAL ahb_slave_inst_amasterhresp_a0_a_areg0 : std_logic;
SIGNAL stripe_inst_alpm_instance_alcell_hresp0 : std_logic;
SIGNAL stripe_inst_alpm_instance_alcell_hresp1 : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_TX_SLEEP_areg0 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a222 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a219 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a228 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a231 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a0 : std_logic;
SIGNAL com_DAC_TX_inst_areduce_nor_14_a51 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a725 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a234 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a1 : std_logic;
SIGNAL com_DAC_TX_inst_areduce_nor_26_a11 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a608 : std_logic;
SIGNAL com_DAC_TX_inst_acnt_a0_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a1COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a2 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a600 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a0COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a1 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a716 : std_logic;
SIGNAL com_DAC_TX_inst_acnt_a1_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a2COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a3 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a592 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a1COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a2 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a707 : std_logic;
SIGNAL com_DAC_TX_inst_acnt_a2_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a2COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a3COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a4COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a5COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a6 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a671 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a6COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a7 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a553 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a216 : std_logic;
SIGNAL com_DAC_TX_inst_acnt_a6_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a7COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a8 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a545 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a526 : std_logic;
SIGNAL com_DAC_TX_inst_acnt_a7_a : std_logic;
SIGNAL com_DAC_TX_inst_areduce_nor_14_a46 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a3 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a698 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a225 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a3COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a4 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a584 : std_logic;
SIGNAL com_DAC_TX_inst_acnt_a3_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a4COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a5COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a6 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a568 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a5 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a680 : std_logic;
SIGNAL com_DAC_TX_inst_acnt_a5_a : std_logic;
SIGNAL com_DAC_TX_inst_areduce_nor_26_a6 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_28_a5 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a576 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a4 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a689 : std_logic;
SIGNAL com_DAC_TX_inst_acnt_a4_a : std_logic;
SIGNAL com_DAC_TX_inst_areduce_nor_14_a59 : std_logic;
SIGNAL com_DAC_TX_inst_areduce_nor_14 : std_logic;
SIGNAL com_DAC_TX_inst_aup : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a6COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_a7 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a662 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_146_a103 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a462 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a10_a_a126 : std_logic;
SIGNAL com_DAC_TX_inst_astate_a9 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_147_a103 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_148_a103 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_151_a103 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a1 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_153_a10 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a10_a_a1 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a0_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a1COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a2 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_152_a103 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a1_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a2COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a3 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a2_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a3COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a4 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_150_a103 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a3_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a4COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a5 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_149_a103 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a4_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a5COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a6 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a5_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a6COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a7 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a6_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a7COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a8 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a7_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a8COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a9 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_145_a103 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a8_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a9COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a10 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_144_a103 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a9_a : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_143_a105 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a10COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_a11 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a10_a : std_logic;
SIGNAL com_DAC_TX_inst_ai_a4763 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a4865 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a4864 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a615 : std_logic;
SIGNAL com_DAC_TX_inst_astate_a8 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a628 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a4853 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_97_rtl_1_a397 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_a0_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_50_a10 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a511 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a646 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_a1_a : std_logic;
SIGNAL com_DAC_TX_inst_ai_a4739 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a491 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_a3_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_50_a76 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_139_a10 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_50_a15 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a501 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a637 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_a2_a : std_logic;
SIGNAL com_DAC_TX_inst_ai_a4736 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a472 : std_logic;
SIGNAL com_DAC_TX_inst_astate_a10 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a4755 : std_logic;
SIGNAL com_DAC_TX_inst_anormal_a1 : std_logic;
SIGNAL com_DAC_TX_inst_anormal : std_logic;
SIGNAL com_DAC_TX_inst_ai_a515 : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_DB_a13_a_areg0 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a566 : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_DB_a12_a_areg0 : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_DB_a11_a_areg0 : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_DB_a10_a_areg0 : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_DB_a9_a_areg0 : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_DB_a8_a_areg0 : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_DB_a7_a_areg0 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a210 : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_DB_a6_a_areg0 : std_logic;
SIGNAL inst_rs486_aHDV_RxENA_areg0 : std_logic;
SIGNAL inst_rs486_astate_a8 : std_logic;
SIGNAL inst_rs486_aSelect_229_a19 : std_logic;
SIGNAL inst_rs486_aadd_6_a1 : std_logic;
SIGNAL inst_rs486_acount_a0_a : std_logic;
SIGNAL inst_rs486_aadd_6_a1COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a2 : std_logic;
SIGNAL inst_rs486_acount_a1_a : std_logic;
SIGNAL inst_rs486_aadd_6_a2COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a3 : std_logic;
SIGNAL inst_rs486_acount_a2_a : std_logic;
SIGNAL inst_rs486_aadd_6_a3COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a4 : std_logic;
SIGNAL inst_rs486_acount_a3_a : std_logic;
SIGNAL inst_rs486_aadd_6_a4COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a5 : std_logic;
SIGNAL inst_rs486_acount_a4_a : std_logic;
SIGNAL inst_rs486_aadd_6_a5COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a6 : std_logic;
SIGNAL inst_rs486_acount_a5_a : std_logic;
SIGNAL inst_rs486_aadd_6_a6COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a7 : std_logic;
SIGNAL inst_rs486_acount_a6_a : std_logic;
SIGNAL inst_rs486_aadd_6_a7COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a8 : std_logic;
SIGNAL inst_rs486_acount_a7_a : std_logic;
SIGNAL inst_rs486_aadd_6_a8COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a9 : std_logic;
SIGNAL inst_rs486_acount_a8_a : std_logic;
SIGNAL inst_rs486_aadd_6_a9COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a10 : std_logic;
SIGNAL inst_rs486_acount_a9_a : std_logic;
SIGNAL inst_rs486_aadd_6_a10COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a11 : std_logic;
SIGNAL inst_rs486_acount_a10_a : std_logic;
SIGNAL inst_rs486_aadd_6_a11COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a12 : std_logic;
SIGNAL inst_rs486_acount_a11_a : std_logic;
SIGNAL inst_rs486_aadd_6_a12COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a13 : std_logic;
SIGNAL inst_rs486_acount_a12_a : std_logic;
SIGNAL inst_rs486_aadd_6_a13COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a14 : std_logic;
SIGNAL inst_rs486_acount_a13_a : std_logic;
SIGNAL inst_rs486_aadd_6_a14COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a15 : std_logic;
SIGNAL inst_rs486_acount_a14_a : std_logic;
SIGNAL inst_rs486_aadd_6_a15COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a16 : std_logic;
SIGNAL inst_rs486_acount_a15_a : std_logic;
SIGNAL inst_rs486_ai_a671 : std_logic;
SIGNAL inst_rs486_ai_a828 : std_logic;
SIGNAL inst_rs486_ai_a717 : std_logic;
SIGNAL inst_rs486_ai_a829 : std_logic;
SIGNAL inst_rs486_aadd_6_a16COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a17 : std_logic;
SIGNAL inst_rs486_acount_a16_a : std_logic;
SIGNAL inst_rs486_aadd_6_a17COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a18 : std_logic;
SIGNAL inst_rs486_acount_a17_a : std_logic;
SIGNAL inst_rs486_aadd_6_a18COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a19 : std_logic;
SIGNAL inst_rs486_acount_a18_a : std_logic;
SIGNAL inst_rs486_aadd_6_a19COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a20 : std_logic;
SIGNAL inst_rs486_acount_a19_a : std_logic;
SIGNAL inst_rs486_aadd_6_a20COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a21 : std_logic;
SIGNAL inst_rs486_acount_a20_a : std_logic;
SIGNAL inst_rs486_aadd_6_a21COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a22 : std_logic;
SIGNAL inst_rs486_acount_a21_a : std_logic;
SIGNAL inst_rs486_aadd_6_a22COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a23 : std_logic;
SIGNAL inst_rs486_acount_a22_a : std_logic;
SIGNAL inst_rs486_aadd_6_a23COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a24 : std_logic;
SIGNAL inst_rs486_acount_a23_a : std_logic;
SIGNAL inst_rs486_aadd_6_a24COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a25 : std_logic;
SIGNAL inst_rs486_acount_a24_a : std_logic;
SIGNAL inst_rs486_aadd_6_a25COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a26 : std_logic;
SIGNAL inst_rs486_acount_a25_a : std_logic;
SIGNAL inst_rs486_aadd_6_a26COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a27 : std_logic;
SIGNAL inst_rs486_acount_a26_a : std_logic;
SIGNAL inst_rs486_aadd_6_a27COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a28 : std_logic;
SIGNAL inst_rs486_acount_a27_a : std_logic;
SIGNAL inst_rs486_aadd_6_a28COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a29 : std_logic;
SIGNAL inst_rs486_acount_a28_a : std_logic;
SIGNAL inst_rs486_aadd_6_a29COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a30 : std_logic;
SIGNAL inst_rs486_acount_a29_a : std_logic;
SIGNAL inst_rs486_aadd_6_a30COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a31 : std_logic;
SIGNAL inst_rs486_acount_a30_a : std_logic;
SIGNAL inst_rs486_aadd_6_a31COUT : std_logic;
SIGNAL inst_rs486_aadd_6_a32 : std_logic;
SIGNAL inst_rs486_acount_a31_a : std_logic;
SIGNAL inst_rs486_ai_a627 : std_logic;
SIGNAL inst_rs486_ai_a826 : std_logic;
SIGNAL inst_rs486_ai_a641 : std_logic;
SIGNAL inst_rs486_ai_a827 : std_logic;
SIGNAL inst_rs486_ai_a588 : std_logic;
SIGNAL inst_rs486_astate_a9 : std_logic;
SIGNAL inst_rs486_astate_a10 : std_logic;
SIGNAL inst_rs486_aHDV_TxENA_areg0 : std_logic;
SIGNAL inst_rs486_apulse_a0 : std_logic;
SIGNAL inst_rs486_apulse : std_logic;
SIGNAL inst_rs486_ai_a413 : std_logic;
SIGNAL inst_rs486_ai_a621 : std_logic;
SIGNAL inst_rs486_aHDV_IN_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aenable_old : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aset_sig : std_logic;
SIGNAL atwd0_ainst_atwd_control_areset_trig_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_alaunch_mode_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_adiscFF : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_alaunch_mode_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB : std_logic;
SIGNAL atwd0_ainst_atwd_control_aOutputEnable_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_242_a66 : std_logic;
SIGNAL atwd0_ainst_atwd_control_acounterclk_low : std_logic;
SIGNAL atwd0_ainst_atwd_control_acounterclk_high : std_logic;
SIGNAL inst_pll4x_aaltclklock_component_aoutclock1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_acclk : std_logic;
SIGNAL atwd0_ainst_atwd_control_aCounterClock_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aShiftClock_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_211_a26 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_213_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_220_a26 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aRampSet_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_217_a25 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_217_a21 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aReadWrite_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_220_a46 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_220_a31 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aAnalogReset_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_211_a42 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aDigitalReset_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aDigitalSet_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aenable_old : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aset_sig : std_logic;
SIGNAL atwd1_ainst_atwd_control_areset_trig_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_alaunch_mode_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_adiscFF : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_alaunch_mode_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB : std_logic;
SIGNAL atwd1_ainst_atwd_control_aOutputEnable_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_242_a66 : std_logic;
SIGNAL atwd1_ainst_atwd_control_acounterclk_low : std_logic;
SIGNAL atwd1_ainst_atwd_control_acounterclk_high : std_logic;
SIGNAL atwd1_ainst_atwd_control_acclk : std_logic;
SIGNAL atwd1_ainst_atwd_control_aCounterClock_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aShiftClock_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_211_a26 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_213_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_220_a26 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aRampSet_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_217_a25 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_217_a21 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aReadWrite_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_220_a31 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_220_a46 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aAnalogReset_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_211_a42 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aDigitalReset_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aDigitalSet_areg0 : std_logic;
SIGNAL inst_hit_counter_aMultiSPE_nl_areg0 : std_logic;
SIGNAL inst_hit_counter_aOneSPE_nl_areg0 : std_logic;
SIGNAL inst_fe_testpulse_aFE_TEST_PULSE_areg0 : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_0_a0 : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_0_a1 : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_1_a0 : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_1_a1 : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_4_a0 : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_2_a0 : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_2_a1 : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_3_a0 : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_3_a1 : std_logic;
SIGNAL inst_fe_testpulse_acnt_o : std_logic;
SIGNAL inst_fe_testpulse_acnt_oo : std_logic;
SIGNAL inst_fe_testpulse_atick_old : std_logic;
SIGNAL inst_fe_testpulse_atick_old0 : std_logic;
SIGNAL inst_fe_testpulse_atick_old1 : std_logic;
SIGNAL inst_fe_testpulse_ai_a0 : std_logic;
SIGNAL inst_fe_testpulse_ai_a21 : std_logic;
SIGNAL inst_fe_r2r_aadd_22_a10 : std_logic;
SIGNAL inst_fe_r2r_ai_a205 : std_logic;
SIGNAL inst_fe_r2r_ai_a2808 : std_logic;
SIGNAL inst_fe_r2r_aadd_22_a67 : std_logic;
SIGNAL inst_fe_r2r_aadd_22_a15 : std_logic;
SIGNAL inst_fe_r2r_ai_a99 : std_logic;
SIGNAL inst_fe_r2r_ai_a2755 : std_logic;
SIGNAL inst_fe_r2r_ai_a2796 : std_logic;
SIGNAL inst_fe_r2r_acntp_a2_a : std_logic;
SIGNAL inst_fe_r2r_ai_a2754 : std_logic;
SIGNAL inst_fe_r2r_acntp_a1_a : std_logic;
SIGNAL inst_fe_r2r_ai_a2757 : std_logic;
SIGNAL inst_fe_r2r_astate_a9 : std_logic;
SIGNAL inst_fe_r2r_ai_a254 : std_logic;
SIGNAL inst_fe_r2r_ai_a2758 : std_logic;
SIGNAL inst_fe_r2r_astate_a10 : std_logic;
SIGNAL inst_fe_r2r_ai_a2752 : std_logic;
SIGNAL inst_fe_r2r_ai_a2759 : std_logic;
SIGNAL inst_fe_r2r_ai_a1419 : std_logic;
SIGNAL inst_fe_r2r_ai_a1424 : std_logic;
SIGNAL inst_fe_r2r_acntn_a3_a : std_logic;
SIGNAL inst_fe_r2r_ai_a129 : std_logic;
SIGNAL inst_fe_r2r_aSelect_75_a24 : std_logic;
SIGNAL inst_fe_r2r_aadd_54_a10 : std_logic;
SIGNAL inst_fe_r2r_ai_a239 : std_logic;
SIGNAL inst_fe_r2r_ai_a2861 : std_logic;
SIGNAL inst_fe_r2r_acntn_a1_a : std_logic;
SIGNAL inst_fe_r2r_ai_a135 : std_logic;
SIGNAL inst_fe_r2r_ai_a2873 : std_logic;
SIGNAL inst_fe_r2r_acntn_a0_a : std_logic;
SIGNAL inst_fe_r2r_ai_a123 : std_logic;
SIGNAL inst_fe_r2r_ai_a231 : std_logic;
SIGNAL inst_fe_r2r_aadd_54_a15 : std_logic;
SIGNAL inst_fe_r2r_ai_a2849 : std_logic;
SIGNAL inst_fe_r2r_acntn_a2_a : std_logic;
SIGNAL inst_fe_r2r_aadd_54_a67 : std_logic;
SIGNAL inst_fe_r2r_ai_a2753 : std_logic;
SIGNAL inst_fe_r2r_astate_a11 : std_logic;
SIGNAL inst_fe_r2r_ai_a2750 : std_logic;
SIGNAL inst_fe_r2r_aSelect_75_a4 : std_logic;
SIGNAL inst_fe_r2r_astate_a8 : std_logic;
SIGNAL inst_fe_r2r_ai_a2820 : std_logic;
SIGNAL inst_fe_r2r_acntp_a0_a : std_logic;
SIGNAL inst_fe_r2r_ai_a879 : std_logic;
SIGNAL inst_fe_r2r_ai_a884 : std_logic;
SIGNAL inst_fe_r2r_acntp_a3_a : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_P_a3_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_ai_a59 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_P_a2_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_P_a1_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_P_a0_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_N_a3_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_N_a2_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_N_a1_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_N_a0_a_areg0 : std_logic;
SIGNAL inst_r2r_aadd_23_a1 : std_logic;
SIGNAL inst_r2r_areduce_nor_21_a10 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a109 : std_logic;
SIGNAL inst_r2r_aadd_11_a0 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a161 : std_logic;
SIGNAL inst_r2r_acnt_a0_a : std_logic;
SIGNAL inst_r2r_aadd_23_a1COUT : std_logic;
SIGNAL inst_r2r_aadd_23_a2 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a101 : std_logic;
SIGNAL inst_r2r_aadd_11_a0COUT : std_logic;
SIGNAL inst_r2r_aadd_11_a1 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a152 : std_logic;
SIGNAL inst_r2r_acnt_a1_a : std_logic;
SIGNAL inst_r2r_areduce_nor_10_a55 : std_logic;
SIGNAL inst_r2r_aadd_11_a1COUT : std_logic;
SIGNAL inst_r2r_aadd_11_a2COUT : std_logic;
SIGNAL inst_r2r_aadd_11_a3 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a134 : std_logic;
SIGNAL inst_r2r_aadd_23_a2COUT : std_logic;
SIGNAL inst_r2r_aadd_23_a3COUT : std_logic;
SIGNAL inst_r2r_aadd_23_a4 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a85 : std_logic;
SIGNAL inst_r2r_acnt_a3_a : std_logic;
SIGNAL inst_r2r_aadd_11_a3COUT : std_logic;
SIGNAL inst_r2r_aadd_11_a4 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a125 : std_logic;
SIGNAL inst_r2r_aadd_23_a4COUT : std_logic;
SIGNAL inst_r2r_aadd_23_a5 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a77 : std_logic;
SIGNAL inst_r2r_acnt_a4_a : std_logic;
SIGNAL inst_r2r_areduce_nor_10_a40 : std_logic;
SIGNAL inst_r2r_aadd_11_a2 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a143 : std_logic;
SIGNAL inst_r2r_aadd_23_a3 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a93 : std_logic;
SIGNAL inst_r2r_acnt_a2_a : std_logic;
SIGNAL inst_r2r_aadd_11_a4COUT : std_logic;
SIGNAL inst_r2r_aadd_11_a5 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a116 : std_logic;
SIGNAL inst_r2r_aadd_23_a5COUT : std_logic;
SIGNAL inst_r2r_aadd_23_a6 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a69 : std_logic;
SIGNAL inst_r2r_acnt_a5_a : std_logic;
SIGNAL inst_r2r_areduce_nor_21_a5 : std_logic;
SIGNAL inst_r2r_areduce_nor_21 : std_logic;
SIGNAL inst_r2r_areduce_nor_10 : std_logic;
SIGNAL inst_r2r_aup : std_logic;
SIGNAL inst_r2r_aadd_11_a5COUT : std_logic;
SIGNAL inst_r2r_aadd_11_a6 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a59 : std_logic;
SIGNAL inst_r2r_aadd_23_a6COUT : std_logic;
SIGNAL inst_r2r_aadd_23_a7 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_1_a9 : std_logic;
SIGNAL inst_r2r_acnt_a6_a : std_logic;
SIGNAL inst_r2r_aR2BUS_a6_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a5_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a4_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a3_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a2_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a1_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a0_a_areg0 : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_single_led_acnt_old_a10_a : std_logic;
SIGNAL inst_single_led_atick : std_logic;
SIGNAL inst_single_led_aSingleLED_TRIGGER_areg0 : std_logic;
SIGNAL inst_coinc_ai_a9 : std_logic;
SIGNAL inst_coinc_ai_a483 : std_logic;
SIGNAL inst_coinc_astate_a9 : std_logic;
SIGNAL inst_coinc_astate_a10 : std_logic;
SIGNAL inst_coinc_ai_a462 : std_logic;
SIGNAL inst_coinc_astate_a8 : std_logic;
SIGNAL inst_coinc_aSelect_543_a4 : std_logic;
SIGNAL inst_coinc_aadd_25_a0 : std_logic;
SIGNAL inst_coinc_acnt_a0_a : std_logic;
SIGNAL inst_coinc_aadd_25_a0COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a1 : std_logic;
SIGNAL inst_coinc_acnt_a1_a : std_logic;
SIGNAL inst_coinc_aadd_25_a1COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a2 : std_logic;
SIGNAL inst_coinc_acnt_a2_a : std_logic;
SIGNAL inst_coinc_aadd_25_a2COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a3 : std_logic;
SIGNAL inst_coinc_acnt_a3_a : std_logic;
SIGNAL inst_coinc_aadd_25_a3COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a4 : std_logic;
SIGNAL inst_coinc_aSelect_569_a14 : std_logic;
SIGNAL inst_coinc_acnt_a4_a : std_logic;
SIGNAL inst_coinc_aadd_25_a4COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a5 : std_logic;
SIGNAL inst_coinc_acnt_a5_a : std_logic;
SIGNAL inst_coinc_aadd_25_a5COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a6 : std_logic;
SIGNAL inst_coinc_aSelect_567_a14 : std_logic;
SIGNAL inst_coinc_acnt_a6_a : std_logic;
SIGNAL inst_coinc_aadd_25_a6COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a7 : std_logic;
SIGNAL inst_coinc_aSelect_566_a10 : std_logic;
SIGNAL inst_coinc_acnt_a7_a : std_logic;
SIGNAL inst_coinc_aadd_25_a7COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a8 : std_logic;
SIGNAL inst_coinc_aSelect_565_a10 : std_logic;
SIGNAL inst_coinc_acnt_a8_a : std_logic;
SIGNAL inst_coinc_aadd_25_a8COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a9 : std_logic;
SIGNAL inst_coinc_aSelect_564_a10 : std_logic;
SIGNAL inst_coinc_acnt_a9_a : std_logic;
SIGNAL inst_coinc_aadd_25_a9COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a10 : std_logic;
SIGNAL inst_coinc_aSelect_563_a10 : std_logic;
SIGNAL inst_coinc_acnt_a10_a : std_logic;
SIGNAL inst_coinc_aadd_25_a10COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a11 : std_logic;
SIGNAL inst_coinc_acnt_a11_a : std_logic;
SIGNAL inst_coinc_aadd_25_a11COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a12 : std_logic;
SIGNAL inst_coinc_acnt_a12_a : std_logic;
SIGNAL inst_coinc_aadd_25_a12COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a13 : std_logic;
SIGNAL inst_coinc_acnt_a13_a : std_logic;
SIGNAL inst_coinc_aadd_25_a13COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a14 : std_logic;
SIGNAL inst_coinc_acnt_a14_a : std_logic;
SIGNAL inst_coinc_aadd_25_a14COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a15 : std_logic;
SIGNAL inst_coinc_acnt_a15_a : std_logic;
SIGNAL inst_coinc_ai_a1380 : std_logic;
SIGNAL inst_coinc_ai_a1554 : std_logic;
SIGNAL inst_coinc_aadd_25_a15COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a16 : std_logic;
SIGNAL inst_coinc_acnt_a16_a : std_logic;
SIGNAL inst_coinc_aadd_25_a16COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a17 : std_logic;
SIGNAL inst_coinc_acnt_a17_a : std_logic;
SIGNAL inst_coinc_aadd_25_a17COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a18 : std_logic;
SIGNAL inst_coinc_acnt_a18_a : std_logic;
SIGNAL inst_coinc_aadd_25_a18COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a19 : std_logic;
SIGNAL inst_coinc_acnt_a19_a : std_logic;
SIGNAL inst_coinc_aadd_25_a19COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a20 : std_logic;
SIGNAL inst_coinc_acnt_a20_a : std_logic;
SIGNAL inst_coinc_aadd_25_a20COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a21 : std_logic;
SIGNAL inst_coinc_acnt_a21_a : std_logic;
SIGNAL inst_coinc_aadd_25_a21COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a22 : std_logic;
SIGNAL inst_coinc_acnt_a22_a : std_logic;
SIGNAL inst_coinc_aadd_25_a22COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a23 : std_logic;
SIGNAL inst_coinc_acnt_a23_a : std_logic;
SIGNAL inst_coinc_ai_a1350 : std_logic;
SIGNAL inst_coinc_ai_a1553 : std_logic;
SIGNAL inst_coinc_aadd_25_a23COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a24 : std_logic;
SIGNAL inst_coinc_acnt_a24_a : std_logic;
SIGNAL inst_coinc_aadd_25_a24COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a25 : std_logic;
SIGNAL inst_coinc_acnt_a25_a : std_logic;
SIGNAL inst_coinc_aadd_25_a25COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a26 : std_logic;
SIGNAL inst_coinc_acnt_a26_a : std_logic;
SIGNAL inst_coinc_aadd_25_a26COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a27 : std_logic;
SIGNAL inst_coinc_acnt_a27_a : std_logic;
SIGNAL inst_coinc_aadd_25_a27COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a28 : std_logic;
SIGNAL inst_coinc_acnt_a28_a : std_logic;
SIGNAL inst_coinc_aadd_25_a28COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a29 : std_logic;
SIGNAL inst_coinc_acnt_a29_a : std_logic;
SIGNAL inst_coinc_aadd_25_a29COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a30 : std_logic;
SIGNAL inst_coinc_acnt_a30_a : std_logic;
SIGNAL inst_coinc_aadd_25_a30COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a31 : std_logic;
SIGNAL inst_coinc_acnt_a31_a : std_logic;
SIGNAL inst_coinc_ai_a1336 : std_logic;
SIGNAL inst_coinc_ai_a1552 : std_logic;
SIGNAL inst_coinc_ai_a1426 : std_logic;
SIGNAL inst_coinc_ai_a1555 : std_logic;
SIGNAL inst_coinc_ai_a1073 : std_logic;
SIGNAL inst_coinc_aSelect_540_a13 : std_logic;
SIGNAL inst_coinc_aSelect_509_a13 : std_logic;
SIGNAL inst_coinc_aadd_133_a0 : std_logic;
SIGNAL inst_coinc_await_cnt_a31_a_a0 : std_logic;
SIGNAL inst_coinc_await_cnt_a0_a : std_logic;
SIGNAL inst_coinc_aadd_133_a0COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a1 : std_logic;
SIGNAL inst_coinc_await_cnt_a1_a : std_logic;
SIGNAL inst_coinc_aadd_133_a1COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a2 : std_logic;
SIGNAL inst_coinc_aSelect_538_a24 : std_logic;
SIGNAL inst_coinc_aSelect_538_a23 : std_logic;
SIGNAL inst_coinc_await_cnt_a2_a : std_logic;
SIGNAL inst_coinc_aadd_133_a2COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a3 : std_logic;
SIGNAL inst_coinc_await_cnt_a3_a : std_logic;
SIGNAL inst_coinc_aadd_133_a3COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a4 : std_logic;
SIGNAL inst_coinc_await_cnt_a4_a : std_logic;
SIGNAL inst_coinc_aadd_133_a4COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a5 : std_logic;
SIGNAL inst_coinc_await_cnt_a5_a : std_logic;
SIGNAL inst_coinc_aadd_133_a5COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a6 : std_logic;
SIGNAL inst_coinc_await_cnt_a6_a : std_logic;
SIGNAL inst_coinc_aadd_133_a6COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a7 : std_logic;
SIGNAL inst_coinc_await_cnt_a7_a : std_logic;
SIGNAL inst_coinc_aadd_133_a7COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a8 : std_logic;
SIGNAL inst_coinc_await_cnt_a8_a : std_logic;
SIGNAL inst_coinc_aadd_133_a8COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a9 : std_logic;
SIGNAL inst_coinc_await_cnt_a9_a : std_logic;
SIGNAL inst_coinc_aadd_133_a9COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a10 : std_logic;
SIGNAL inst_coinc_await_cnt_a10_a : std_logic;
SIGNAL inst_coinc_aadd_133_a10COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a11 : std_logic;
SIGNAL inst_coinc_await_cnt_a11_a : std_logic;
SIGNAL inst_coinc_aadd_133_a11COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a12 : std_logic;
SIGNAL inst_coinc_await_cnt_a12_a : std_logic;
SIGNAL inst_coinc_aadd_133_a12COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a13 : std_logic;
SIGNAL inst_coinc_await_cnt_a13_a : std_logic;
SIGNAL inst_coinc_aadd_133_a13COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a14 : std_logic;
SIGNAL inst_coinc_await_cnt_a14_a : std_logic;
SIGNAL inst_coinc_aadd_133_a14COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a15 : std_logic;
SIGNAL inst_coinc_await_cnt_a15_a : std_logic;
SIGNAL inst_coinc_ai_a1194 : std_logic;
SIGNAL inst_coinc_ai_a1550 : std_logic;
SIGNAL inst_coinc_aadd_133_a15COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a16 : std_logic;
SIGNAL inst_coinc_await_cnt_a16_a : std_logic;
SIGNAL inst_coinc_aadd_133_a16COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a17 : std_logic;
SIGNAL inst_coinc_await_cnt_a17_a : std_logic;
SIGNAL inst_coinc_aadd_133_a17COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a18 : std_logic;
SIGNAL inst_coinc_await_cnt_a18_a : std_logic;
SIGNAL inst_coinc_aadd_133_a18COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a19 : std_logic;
SIGNAL inst_coinc_await_cnt_a19_a : std_logic;
SIGNAL inst_coinc_aadd_133_a19COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a20 : std_logic;
SIGNAL inst_coinc_await_cnt_a20_a : std_logic;
SIGNAL inst_coinc_aadd_133_a20COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a21 : std_logic;
SIGNAL inst_coinc_await_cnt_a21_a : std_logic;
SIGNAL inst_coinc_aadd_133_a21COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a22 : std_logic;
SIGNAL inst_coinc_await_cnt_a22_a : std_logic;
SIGNAL inst_coinc_aadd_133_a22COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a23 : std_logic;
SIGNAL inst_coinc_await_cnt_a23_a : std_logic;
SIGNAL inst_coinc_aadd_133_a23COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a24 : std_logic;
SIGNAL inst_coinc_await_cnt_a24_a : std_logic;
SIGNAL inst_coinc_aadd_133_a24COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a25 : std_logic;
SIGNAL inst_coinc_await_cnt_a25_a : std_logic;
SIGNAL inst_coinc_aadd_133_a25COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a26 : std_logic;
SIGNAL inst_coinc_await_cnt_a26_a : std_logic;
SIGNAL inst_coinc_aadd_133_a26COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a27 : std_logic;
SIGNAL inst_coinc_await_cnt_a27_a : std_logic;
SIGNAL inst_coinc_aadd_133_a27COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a28 : std_logic;
SIGNAL inst_coinc_await_cnt_a28_a : std_logic;
SIGNAL inst_coinc_aadd_133_a28COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a29 : std_logic;
SIGNAL inst_coinc_await_cnt_a29_a : std_logic;
SIGNAL inst_coinc_aadd_133_a29COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a30 : std_logic;
SIGNAL inst_coinc_await_cnt_a30_a : std_logic;
SIGNAL inst_coinc_aadd_133_a30COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a31 : std_logic;
SIGNAL inst_coinc_await_cnt_a31_a : std_logic;
SIGNAL inst_coinc_ai_a1150 : std_logic;
SIGNAL inst_coinc_ai_a1548 : std_logic;
SIGNAL inst_coinc_ai_a1164 : std_logic;
SIGNAL inst_coinc_ai_a1549 : std_logic;
SIGNAL inst_coinc_ai_a1240 : std_logic;
SIGNAL inst_coinc_ai_a1551 : std_logic;
SIGNAL inst_coinc_ai_a1072 : std_logic;
SIGNAL inst_coinc_ai_a13 : std_logic;
SIGNAL inst_coinc_alast_down : std_logic;
SIGNAL inst_coinc_alast_down_pol_a8 : std_logic;
SIGNAL inst_coinc_alast_down_pol : std_logic;
SIGNAL inst_coinc_aCOINCIDENCE_OUT_DOWN_areg0 : std_logic;
SIGNAL inst_coinc_aSelect_509_a4 : std_logic;
SIGNAL inst_coinc_ai_a522 : std_logic;
SIGNAL inst_coinc_ai_a315 : std_logic;
SIGNAL inst_coinc_alast_up_pol_a4 : std_logic;
SIGNAL inst_coinc_alast_up_pol : std_logic;
SIGNAL inst_coinc_aCOINCIDENCE_OUT_UP_areg0 : std_logic;
SIGNAL inst_coinc_ai_a345 : std_logic;
SIGNAL inst_coinc_ai_a316 : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a15_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a16_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a16_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a17_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a17_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a18_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a18_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a19_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a19_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a20_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a20_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a21_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a21_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a22_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a22_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a23_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a23_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a24_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a24_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a25_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a25_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a26_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a26_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a27_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a27_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a28_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a28_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a29_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a29_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a30_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a30_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a31_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a31_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a32_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a32_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a33_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a33_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a34_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a34_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a35_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a35_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a36_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a36_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a37_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a37_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a38_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a38_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a39_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a39_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a40_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a40_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a41_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a41_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a42_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a42_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a43_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a43_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a44_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a44_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a45_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a45_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a46_a : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_acounter_cell_a46_a_aCOUT : std_logic;
SIGNAL n2186_rtl_0_awysi_counter_asload_path_a47_a : std_logic;
SIGNAL CNT_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL CNT_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL CNT_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL NOT_stripe_inst_alpm_instance_alcell_hgrant : std_logic;
SIGNAL NOT_stripe_inst_alpm_instance_alcell_hresp0 : std_logic;
SIGNAL NOT_stripe_inst_alpm_instance_alcell_hresp1 : std_logic;
SIGNAL NOT_inst_pll2x_aaltclklock_component_aoutclock0 : std_logic;
SIGNAL NOT_inst_pll2x_aaltclklock_component_aoutclock1 : std_logic;
SIGNAL NOT_com_DAC_TX_inst_aCOM_TX_SLEEP_areg0 : std_logic;
SIGNAL NOT_inst_hit_counter_aMultiSPE_nl_areg0 : std_logic;
SIGNAL NOT_inst_hit_counter_aOneSPE_nl_areg0 : std_logic;
SIGNAL NOT_slaveregister_inst_aregisters_a6_a_a24_a : std_logic;
SIGNAL NOT_ahb_slave_inst_amasterhready_areg0 : std_logic;
SIGNAL NOT_slaveregister_inst_aregisters_a2_a_a0_a : std_logic;
SIGNAL NOT_inst_ROC_aRST_areg0 : std_logic;
SIGNAL NOT_slaveregister_inst_aregisters_a2_a_a11_a : std_logic;
SIGNAL NOT_inst_fe_testpulse_ai_a21 : std_logic;
SIGNAL NOT_inst_fe_r2r_ai_a59 : std_logic;
SIGNAL NOT_slaveregister_inst_aregisters_a0_a_a1_a : std_logic;
SIGNAL NOT_slaveregister_inst_aregisters_a2_a_a4_a : std_logic;
SIGNAL NOT_slaveregister_inst_aregisters_a0_a_a9_a : std_logic;
SIGNAL NOT_slaveregister_inst_aregisters_a0_a_a17_a : std_logic;
SIGNAL NOT_slaveregister_inst_aregisters_a0_a_a26_a : std_logic;
SIGNAL NOT_inst_hit_counter_ff_aMultiSPE1 : std_logic;
SIGNAL NOT_inst_hit_counter_ff_aOneSPE1 : std_logic;

BEGIN

ww_CLK1p <= CLK1p;
ww_CLK2p <= CLK2p;
ww_CLK3p <= CLK3p;
ww_HDV_Rx <= HDV_Rx;
ww_COINC_UP_B <= COINC_UP_B;
ww_COINC_UP_BBAR <= COINC_UP_BBAR;
ww_COINC_UP_ABAR <= COINC_UP_ABAR;
ww_COINC_UP_A <= COINC_UP_A;
ww_COINC_DOWN_B <= COINC_DOWN_B;
ww_COINC_DOWN_BBAR <= COINC_DOWN_BBAR;
ww_COINC_DOWN_A <= COINC_DOWN_A;
ww_COINC_DOWN_ABAR <= COINC_DOWN_ABAR;
ww_CLK4p <= CLK4p;
ww_OneSPE <= OneSPE;
ww_COM_AD_D <= COM_AD_D;
ww_FLASH_AD_D <= FLASH_AD_D;
ww_COM_AD_OTR <= COM_AD_OTR;
ww_FLASH_NCO <= FLASH_NCO;
ww_FL_ATTN <= FL_ATTN;
ww_FL_TDO <= FL_TDO;
ww_MultiSPE <= MultiSPE;
ww_ATWD1_D <= ATWD1_D;
ww_ATWD0_D <= ATWD0_D;
ww_TriggerComplete_0 <= TriggerComplete_0;
ww_TriggerComplete_1 <= TriggerComplete_1;
ww_UARTRXD <= UARTRXD;
ww_INTEXTPIN <= INTEXTPIN;
ww_UARTDSRN <= UARTDSRN;
ww_UARTCTSN <= UARTCTSN;
ww_EBIACK <= EBIACK;
ww_CLK_REF <= CLK_REF;
ww_nPOR <= nPOR;
CLKLK_OUT2p <= ww_CLKLK_OUT2p;
COM_TX_SLEEP <= ww_COM_TX_SLEEP;
COM_DB <= ww_COM_DB;
HDV_RxENA <= ww_HDV_RxENA;
HDV_TxENA <= ww_HDV_TxENA;
HDV_IN <= ww_HDV_IN;
FLASH_AD_STBY <= ww_FLASH_AD_STBY;
ATWDTrigger_0 <= ww_ATWDTrigger_0;
OutputEnable_0 <= ww_OutputEnable_0;
CounterClock_0 <= ww_CounterClock_0;
ShiftClock_0 <= ww_ShiftClock_0;
RampSet_0 <= ww_RampSet_0;
ChannelSelect_0 <= ww_ChannelSelect_0;
ReadWrite_0 <= ww_ReadWrite_0;
AnalogReset_0 <= ww_AnalogReset_0;
DigitalReset_0 <= ww_DigitalReset_0;
DigitalSet_0 <= ww_DigitalSet_0;
ATWD0VDD_SUP <= ww_ATWD0VDD_SUP;
ATWDTrigger_1 <= ww_ATWDTrigger_1;
OutputEnable_1 <= ww_OutputEnable_1;
CounterClock_1 <= ww_CounterClock_1;
ShiftClock_1 <= ww_ShiftClock_1;
RampSet_1 <= ww_RampSet_1;
ChannelSelect_1 <= ww_ChannelSelect_1;
ReadWrite_1 <= ww_ReadWrite_1;
AnalogReset_1 <= ww_AnalogReset_1;
DigitalReset_1 <= ww_DigitalReset_1;
DigitalSet_1 <= ww_DigitalSet_1;
ATWD1VDD_SUP <= ww_ATWD1VDD_SUP;
MultiSPE_nl <= ww_MultiSPE_nl;
OneSPE_nl <= ww_OneSPE_nl;
FE_TEST_PULSE <= ww_FE_TEST_PULSE;
FE_PULSER_P <= ww_FE_PULSER_P;
FE_PULSER_N <= ww_FE_PULSER_N;
R2BUS <= ww_R2BUS;
SingleLED_TRIGGER <= ww_SingleLED_TRIGGER;
COINCIDENCE_OUT_DOWN <= ww_COINCIDENCE_OUT_DOWN;
COINC_DOWN_ALATCH <= ww_COINC_DOWN_ALATCH;
COINC_DOWN_BLATCH <= ww_COINC_DOWN_BLATCH;
COINCIDENCE_OUT_UP <= ww_COINCIDENCE_OUT_UP;
COINC_UP_ALATCH <= ww_COINC_UP_ALATCH;
COINC_UP_BLATCH <= ww_COINC_UP_BLATCH;
FL_Trigger <= ww_FL_Trigger;
FL_Trigger_bar <= ww_FL_Trigger_bar;
FL_PRE_TRIG <= ww_FL_PRE_TRIG;
FL_TMS <= ww_FL_TMS;
FL_TCK <= ww_FL_TCK;
FL_TDI <= ww_FL_TDI;
PGM <= ww_PGM;
UARTDTRN <= ww_UARTDTRN;
UARTRTSN <= ww_UARTRTSN;
UARTTXD <= ww_UARTTXD;
EBIBE <= ww_EBIBE;
EBICSN <= ww_EBICSN;
EBIADDR <= ww_EBIADDR;
EBICLK <= ww_EBICLK;
EBIOEN <= ww_EBIOEN;
EBIWEN <= ww_EBIWEN;
SDRAMADDR <= ww_SDRAMADDR;
SDRAMCSN <= ww_SDRAMCSN;
SDRAMDQM <= ww_SDRAMDQM;
SDRAMRASN <= ww_SDRAMRASN;
SDRAMCASN <= ww_SDRAMCASN;
SDRAMWEN <= ww_SDRAMWEN;
SDRAMCLKE <= ww_SDRAMCLKE;
SDRAMCLKN <= ww_SDRAMCLKN;
SDRAMCLK <= ww_SDRAMCLK;

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_stripe_inst_alpm_instance_adp2_adpram_aaddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_adp2_adpram_adatain <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

stripe_inst_alpm_instance_adp2_aportadataout_a0_a <= ww_stripe_inst_alpm_instance_adp2_adpram_adataout(0);

ww_stripe_inst_alpm_instance_adp0_adpram_aaddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_adp0_adpram_adatain <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

stripe_inst_alpm_instance_adp0_aportadataout_a0_a <= ww_stripe_inst_alpm_instance_adp0_adpram_adataout(0);

ww_stripe_inst_alpm_instance_acore_acore_slavehaddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_acore_acore_slavehtrans <= (gnd & gnd);

ww_stripe_inst_alpm_instance_acore_acore_slavehsize <= (a_aVCC & gnd);

ww_stripe_inst_alpm_instance_acore_acore_slavehburst <= (gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_acore_acore_slavehwdata <= (inst_ahb_master_aslavehwdata_a31_a_areg0 & inst_ahb_master_aslavehwdata_a30_a_areg0 & inst_ahb_master_aslavehwdata_a29_a_areg0 & inst_ahb_master_aslavehwdata_a28_a_areg0 & 
inst_ahb_master_aslavehwdata_a27_a_areg0 & inst_ahb_master_aslavehwdata_a26_a_areg0 & inst_ahb_master_aslavehwdata_a25_a_areg0 & inst_ahb_master_aslavehwdata_a24_a_areg0 & inst_ahb_master_aslavehwdata_a23_a_areg0 & inst_ahb_master_aslavehwdata_a22_a_areg0
& inst_ahb_master_aslavehwdata_a21_a_areg0 & inst_ahb_master_aslavehwdata_a20_a_areg0 & inst_ahb_master_aslavehwdata_a19_a_areg0 & inst_ahb_master_aslavehwdata_a18_a_areg0 & inst_ahb_master_aslavehwdata_a17_a_areg0 & 
inst_ahb_master_aslavehwdata_a16_a_areg0 & inst_ahb_master_aslavehwdata_a15_a_areg0 & inst_ahb_master_aslavehwdata_a14_a_areg0 & inst_ahb_master_aslavehwdata_a13_a_areg0 & inst_ahb_master_aslavehwdata_a12_a_areg0 & inst_ahb_master_aslavehwdata_a11_a_areg0
& inst_ahb_master_aslavehwdata_a10_a_areg0 & inst_ahb_master_aslavehwdata_a9_a_areg0 & inst_ahb_master_aslavehwdata_a8_a_areg0 & inst_ahb_master_aslavehwdata_a7_a_areg0 & inst_ahb_master_aslavehwdata_a6_a_areg0 & inst_ahb_master_aslavehwdata_a5_a_areg0 & 
inst_ahb_master_aslavehwdata_a4_a_areg0 & inst_ahb_master_aslavehwdata_a3_a_areg0 & inst_ahb_master_aslavehwdata_a2_a_areg0 & inst_ahb_master_aslavehwdata_a1_a_areg0 & inst_ahb_master_aslavehwdata_a0_a_areg0);

ww_stripe_inst_alpm_instance_acore_acore_masterhresp <= (NOT stripe_inst_alpm_instance_alcell_hresp1 & NOT stripe_inst_alpm_instance_alcell_hresp0);

ww_stripe_inst_alpm_instance_acore_acore_masterhrdata <= (slaveregister_inst_areg_rdata_a31_a_areg0 & slaveregister_inst_areg_rdata_a30_a_areg0 & slaveregister_inst_areg_rdata_a29_a_areg0 & slaveregister_inst_areg_rdata_a28_a_areg0 & 
slaveregister_inst_areg_rdata_a27_a_areg0 & slaveregister_inst_areg_rdata_a26_a_areg0 & slaveregister_inst_areg_rdata_a25_a_areg0 & slaveregister_inst_areg_rdata_a24_a_areg0 & slaveregister_inst_areg_rdata_a23_a_areg0 & 
slaveregister_inst_areg_rdata_a22_a_areg0 & slaveregister_inst_areg_rdata_a21_a_areg0 & slaveregister_inst_areg_rdata_a20_a_areg0 & slaveregister_inst_areg_rdata_a19_a_areg0 & slaveregister_inst_areg_rdata_a18_a_areg0 & 
slaveregister_inst_areg_rdata_a17_a_areg0 & slaveregister_inst_areg_rdata_a16_a_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0 & slaveregister_inst_areg_rdata_a14_a_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0 & 
slaveregister_inst_areg_rdata_a12_a_areg0 & slaveregister_inst_areg_rdata_a11_a_areg0 & slaveregister_inst_areg_rdata_a10_a_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0 & slaveregister_inst_areg_rdata_a8_a_areg0 & 
slaveregister_inst_areg_rdata_a7_a_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0
& slaveregister_inst_areg_rdata_a1_a_areg0 & slaveregister_inst_areg_rdata_a0_a_areg0);

ww_stripe_inst_alpm_instance_acore_acore_sdramdqsin <= (stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a3_a_acombout & stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a2_a_acombout & stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a1_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a0_a_acombout);

ww_stripe_inst_alpm_instance_acore_acore_sdramdqin <= (stripe_inst_alpm_instance_acore_asdramdq_pbidir_a31_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a30_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a29_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a28_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a27_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a26_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a25_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a24_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a23_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a22_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a21_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a20_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a19_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a18_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a17_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a16_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a15_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a14_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a13_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a12_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a11_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a10_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a9_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a8_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a7_a_acombout
& stripe_inst_alpm_instance_acore_asdramdq_pbidir_a6_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a5_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a4_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a3_a_acombout
& stripe_inst_alpm_instance_acore_asdramdq_pbidir_a2_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a1_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a0_a_acombout);

ww_stripe_inst_alpm_instance_acore_acore_ebidqin <= (stripe_inst_alpm_instance_acore_aebidq_pbidir_a15_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a14_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a13_a_acombout & 
stripe_inst_alpm_instance_acore_aebidq_pbidir_a12_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a11_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a10_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a9_a_acombout & 
stripe_inst_alpm_instance_acore_aebidq_pbidir_a8_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a7_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a6_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a5_a_acombout & 
stripe_inst_alpm_instance_acore_aebidq_pbidir_a4_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a3_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a2_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a1_a_acombout & 
stripe_inst_alpm_instance_acore_aebidq_pbidir_a0_a_acombout);

ww_stripe_inst_alpm_instance_acore_acore_intpld <= (gnd & gnd & gnd & gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_acore_acore_debugextin <= (gnd & gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_acore_acore_gpi <= (gnd & gnd & gnd & gnd);

stripe_inst_alpm_instance_acore_aMASTERHADDR_a2_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(2);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a3_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(3);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a4_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(4);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a5_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(5);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a6_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(6);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a7_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(7);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a8_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(8);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a9_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(9);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a10_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(10);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a12_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(12);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a13_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(13);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a14_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(14);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a15_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(15);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a18_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(18);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a19_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(19);

stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhtrans(0);
stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhtrans(1);

stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhsize(0);
stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhsize(1);

stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhburst(0);
stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhburst(1);
stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhburst(2);

stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(0);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(1);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(2);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(3);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(4);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(5);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(6);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(7);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(8);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(9);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(10);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(11);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(12);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(13);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(14);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(15);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(16);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(17);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(18);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(19);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(20);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(21);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(22);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(23);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(24);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(25);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(26);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(27);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(28);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(29);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(30);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(31);

stripe_inst_alpm_instance_acore_acore_aSDRAMCSN0 <= ww_stripe_inst_alpm_instance_acore_acore_sdramcsn(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMCSN1 <= ww_stripe_inst_alpm_instance_acore_acore_sdramcsn(1);

stripe_inst_alpm_instance_acore_acore_aSDRAMDQM0 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqm(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQM1 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqm(1);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQM2 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqm(2);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQM3 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqm(3);

stripe_inst_alpm_instance_acore_acore_aSDRAMADDR0 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR1 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(1);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR2 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(2);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR3 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(3);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR4 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(4);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR5 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(5);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR6 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(6);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR7 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(7);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR8 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(8);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR9 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(9);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR10 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(10);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR11 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(11);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR12 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(12);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR13 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(13);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR14 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(14);

stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT0 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT1 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(1);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT2 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(2);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT3 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(3);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT4 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(4);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT5 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(5);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT6 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(6);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT7 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(7);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT8 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(8);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT9 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(9);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT10 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(10);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT11 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(11);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT12 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(12);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT13 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(13);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT14 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(14);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT15 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(15);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT16 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(16);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT17 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(17);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT18 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(18);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT19 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(19);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT20 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(20);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT21 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(21);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT22 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(22);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT23 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(23);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT24 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(24);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT25 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(25);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT26 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(26);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT27 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(27);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT28 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(28);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT29 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(29);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT30 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(30);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT31 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(31);

stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT0 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqsout(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT1 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqsout(1);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT2 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqsout(2);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT3 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqsout(3);

stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqoe(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqoe(1);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqoe(2);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqoe(3);

stripe_inst_alpm_instance_acore_acore_aEBIBE0 <= ww_stripe_inst_alpm_instance_acore_acore_ebibe(0);
stripe_inst_alpm_instance_acore_acore_aEBIBE1 <= ww_stripe_inst_alpm_instance_acore_acore_ebibe(1);

stripe_inst_alpm_instance_acore_acore_aEBIDQOUT0 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(0);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT1 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(1);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT2 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(2);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT3 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(3);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT4 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(4);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT5 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(5);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT6 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(6);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT7 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(7);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT8 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(8);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT9 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(9);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT10 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(10);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT11 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(11);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT12 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(12);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT13 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(13);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT14 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(14);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT15 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(15);

stripe_inst_alpm_instance_acore_acore_aEBIADDR0 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(0);
stripe_inst_alpm_instance_acore_acore_aEBIADDR1 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(1);
stripe_inst_alpm_instance_acore_acore_aEBIADDR2 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(2);
stripe_inst_alpm_instance_acore_acore_aEBIADDR3 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(3);
stripe_inst_alpm_instance_acore_acore_aEBIADDR4 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(4);
stripe_inst_alpm_instance_acore_acore_aEBIADDR5 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(5);
stripe_inst_alpm_instance_acore_acore_aEBIADDR6 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(6);
stripe_inst_alpm_instance_acore_acore_aEBIADDR7 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(7);
stripe_inst_alpm_instance_acore_acore_aEBIADDR8 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(8);
stripe_inst_alpm_instance_acore_acore_aEBIADDR9 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(9);
stripe_inst_alpm_instance_acore_acore_aEBIADDR10 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(10);
stripe_inst_alpm_instance_acore_acore_aEBIADDR11 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(11);
stripe_inst_alpm_instance_acore_acore_aEBIADDR12 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(12);
stripe_inst_alpm_instance_acore_acore_aEBIADDR13 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(13);
stripe_inst_alpm_instance_acore_acore_aEBIADDR14 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(14);
stripe_inst_alpm_instance_acore_acore_aEBIADDR15 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(15);
stripe_inst_alpm_instance_acore_acore_aEBIADDR16 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(16);
stripe_inst_alpm_instance_acore_acore_aEBIADDR17 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(17);
stripe_inst_alpm_instance_acore_acore_aEBIADDR18 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(18);
stripe_inst_alpm_instance_acore_acore_aEBIADDR19 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(19);
stripe_inst_alpm_instance_acore_acore_aEBIADDR20 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(20);
stripe_inst_alpm_instance_acore_acore_aEBIADDR21 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(21);
stripe_inst_alpm_instance_acore_acore_aEBIADDR22 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(22);
stripe_inst_alpm_instance_acore_acore_aEBIADDR23 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(23);
stripe_inst_alpm_instance_acore_acore_aEBIADDR24 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(24);

stripe_inst_alpm_instance_acore_acore_aEBICSN0 <= ww_stripe_inst_alpm_instance_acore_acore_ebicsn(0);
stripe_inst_alpm_instance_acore_acore_aEBICSN1 <= ww_stripe_inst_alpm_instance_acore_acore_ebicsn(1);
stripe_inst_alpm_instance_acore_acore_aEBICSN2 <= ww_stripe_inst_alpm_instance_acore_acore_ebicsn(2);
stripe_inst_alpm_instance_acore_acore_aEBICSN3 <= ww_stripe_inst_alpm_instance_acore_acore_ebicsn(3);
NOT_stripe_inst_alpm_instance_alcell_hgrant <= NOT stripe_inst_alpm_instance_alcell_hgrant;
NOT_stripe_inst_alpm_instance_alcell_hresp0 <= NOT stripe_inst_alpm_instance_alcell_hresp0;
NOT_stripe_inst_alpm_instance_alcell_hresp1 <= NOT stripe_inst_alpm_instance_alcell_hresp1;
NOT_inst_pll2x_aaltclklock_component_aoutclock0 <= NOT inst_pll2x_aaltclklock_component_aoutclock0;
NOT_inst_pll2x_aaltclklock_component_aoutclock1 <= NOT inst_pll2x_aaltclklock_component_aoutclock1;
NOT_com_DAC_TX_inst_aCOM_TX_SLEEP_areg0 <= NOT com_DAC_TX_inst_aCOM_TX_SLEEP_areg0;
NOT_inst_hit_counter_aMultiSPE_nl_areg0 <= NOT inst_hit_counter_aMultiSPE_nl_areg0;
NOT_inst_hit_counter_aOneSPE_nl_areg0 <= NOT inst_hit_counter_aOneSPE_nl_areg0;
NOT_slaveregister_inst_aregisters_a6_a_a24_a <= NOT slaveregister_inst_aregisters_a6_a_a24_a;
NOT_ahb_slave_inst_amasterhready_areg0 <= NOT ahb_slave_inst_amasterhready_areg0;
NOT_slaveregister_inst_aregisters_a2_a_a0_a <= NOT slaveregister_inst_aregisters_a2_a_a0_a;
NOT_inst_ROC_aRST_areg0 <= NOT inst_ROC_aRST_areg0;
NOT_slaveregister_inst_aregisters_a2_a_a11_a <= NOT slaveregister_inst_aregisters_a2_a_a11_a;
NOT_inst_fe_testpulse_ai_a21 <= NOT inst_fe_testpulse_ai_a21;
NOT_inst_fe_r2r_ai_a59 <= NOT inst_fe_r2r_ai_a59;
NOT_slaveregister_inst_aregisters_a0_a_a1_a <= NOT slaveregister_inst_aregisters_a0_a_a1_a;
NOT_slaveregister_inst_aregisters_a2_a_a4_a <= NOT slaveregister_inst_aregisters_a2_a_a4_a;
NOT_slaveregister_inst_aregisters_a0_a_a9_a <= NOT slaveregister_inst_aregisters_a0_a_a9_a;
NOT_slaveregister_inst_aregisters_a0_a_a17_a <= NOT slaveregister_inst_aregisters_a0_a_a17_a;
NOT_slaveregister_inst_aregisters_a0_a_a26_a <= NOT slaveregister_inst_aregisters_a0_a_a26_a;
NOT_inst_hit_counter_ff_aMultiSPE1 <= NOT inst_hit_counter_ff_aMultiSPE1;
NOT_inst_hit_counter_ff_aOneSPE1 <= NOT inst_hit_counter_ff_aOneSPE1;

stripe_inst_alpm_instance_adp2_adpram : apex20ke_dpram 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "single_port",
	output_mode => "unreg",
	depth => 8192,
	addrwidth => 13,
	width => 8,
	ramblock => 1)
-- pragma translate_on
PORT MAP (
	portaclk => inst_pll2x_aaltclklock_component_aoutclock0,
	portawe => GND,
	portaaddr => ww_stripe_inst_alpm_instance_adp2_adpram_aaddress,
	portadatain => ww_stripe_inst_alpm_instance_adp2_adpram_adatain,
	portadataout => ww_stripe_inst_alpm_instance_adp2_adpram_adataout);

stripe_inst_alpm_instance_adp0_adpram : apex20ke_dpram 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "single_port",
	output_mode => "unreg",
	depth => 8192,
	addrwidth => 13,
	width => 8,
	ramblock => 0)
-- pragma translate_on
PORT MAP (
	portaclk => inst_pll2x_aaltclklock_component_aoutclock0,
	portawe => GND,
	portaaddr => ww_stripe_inst_alpm_instance_adp0_adpram_aaddress,
	portadatain => ww_stripe_inst_alpm_instance_adp0_adpram_adatain,
	portadataout => ww_stripe_inst_alpm_instance_adp0_adpram_adataout);

stripe_inst_alpm_instance_acore_acore : apex20ke_upcore 
-- pragma translate_off
GENERIC MAP (
	processor => "ARM",
	sdram_width => 32,
	sdramdqm_width => 4,
	gpio_width => 4)
-- pragma translate_on
PORT MAP (
	clkref => CLK_REF_acombout,
	npor => nPOR_acombout,
	nreseti => stripe_inst_alpm_instance_acore_anreset_pbidir_acombout,
	slavehclk => inst_pll2x_aaltclklock_component_aoutclock0,
	slavehwrite => GND,
	slavehreadyi => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	slavehselreg => GND,
	slavehsel => a_aVCC,
	slavehmastlock => GND,
	masterhclk => inst_pll2x_aaltclklock_component_aoutclock0,
	masterhready => NOT_ahb_slave_inst_amasterhready_areg0,
	masterhgrant => NOT_stripe_inst_alpm_instance_alcell_hgrant,
	ebiack => EBIACK_acombout,
	uartctsn => UARTCTSN_acombout,
	uartdcdin => stripe_inst_alpm_instance_acore_auartdcdn_pbidir_acombout,
	uartdsrn => UARTDSRN_acombout,
	uartrxd => UARTRXD_acombout,
	uartriin => stripe_inst_alpm_instance_acore_auartrin_pbidir_acombout,
	intextpin => INTEXTPIN_acombout,
	debugrq => GND,
	debugext0 => GND,
	debugext1 => GND,
	intnmi => stripe_inst_alpm_instance_adp_feedback_sum_a0,
	slavehaddr => ww_stripe_inst_alpm_instance_acore_acore_slavehaddr,
	slavehtrans => ww_stripe_inst_alpm_instance_acore_acore_slavehtrans,
	slavehsize => ww_stripe_inst_alpm_instance_acore_acore_slavehsize,
	slavehburst => ww_stripe_inst_alpm_instance_acore_acore_slavehburst,
	slavehwdata => ww_stripe_inst_alpm_instance_acore_acore_slavehwdata,
	masterhresp => ww_stripe_inst_alpm_instance_acore_acore_masterhresp,
	masterhrdata => ww_stripe_inst_alpm_instance_acore_acore_masterhrdata,
	sdramdqsin => ww_stripe_inst_alpm_instance_acore_acore_sdramdqsin,
	sdramdqin => ww_stripe_inst_alpm_instance_acore_acore_sdramdqin,
	ebidqin => ww_stripe_inst_alpm_instance_acore_acore_ebidqin,
	intpld => ww_stripe_inst_alpm_instance_acore_acore_intpld,
	debugextin => ww_stripe_inst_alpm_instance_acore_acore_debugextin,
	gpi => ww_stripe_inst_alpm_instance_acore_acore_gpi,
	nreseto => stripe_inst_alpm_instance_acore_acore_aNRESETO,
	masterhwrite => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	slavehreadyo => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	sdramclk => stripe_inst_alpm_instance_acore_acore_aSDRAMCLK,
	sdramclkn => stripe_inst_alpm_instance_acore_acore_aSDRAMCLKN,
	sdramclke => stripe_inst_alpm_instance_acore_acore_aSDRAMCLKE,
	sdramwen => stripe_inst_alpm_instance_acore_acore_aSDRAMWEN,
	sdramcasn => stripe_inst_alpm_instance_acore_acore_aSDRAMCASN,
	sdramrasn => stripe_inst_alpm_instance_acore_acore_aSDRAMRASN,
	sdramdqsoe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE,
	ebiwen => stripe_inst_alpm_instance_acore_acore_aEBIWEN,
	ebioen => stripe_inst_alpm_instance_acore_acore_aEBIOEN,
	ebiclk => stripe_inst_alpm_instance_acore_acore_aEBICLK,
	ebidqoe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	uartrion => stripe_inst_alpm_instance_acore_acore_aUARTRION,
	uartdcdon => stripe_inst_alpm_instance_acore_acore_aUARTDCDON,
	uartdcdrioe => stripe_inst_alpm_instance_acore_acore_aUARTDCDRIOE,
	uarttxd => stripe_inst_alpm_instance_acore_acore_aUARTTXD,
	uartrtsn => stripe_inst_alpm_instance_acore_acore_aUARTRTSN,
	uartdtrn => stripe_inst_alpm_instance_acore_acore_aUARTDTRN,
	masterhaddr => ww_stripe_inst_alpm_instance_acore_acore_masterhaddr,
	masterhtrans => ww_stripe_inst_alpm_instance_acore_acore_masterhtrans,
	masterhsize => ww_stripe_inst_alpm_instance_acore_acore_masterhsize,
	masterhburst => ww_stripe_inst_alpm_instance_acore_acore_masterhburst,
	masterhwdata => ww_stripe_inst_alpm_instance_acore_acore_masterhwdata,
	sdramcsn => ww_stripe_inst_alpm_instance_acore_acore_sdramcsn,
	sdramdqm => ww_stripe_inst_alpm_instance_acore_acore_sdramdqm,
	sdramaddr => ww_stripe_inst_alpm_instance_acore_acore_sdramaddr,
	sdramdqout => ww_stripe_inst_alpm_instance_acore_acore_sdramdqout,
	sdramdqsout => ww_stripe_inst_alpm_instance_acore_acore_sdramdqsout,
	sdramdqoe => ww_stripe_inst_alpm_instance_acore_acore_sdramdqoe,
	ebibe => ww_stripe_inst_alpm_instance_acore_acore_ebibe,
	ebidqout => ww_stripe_inst_alpm_instance_acore_acore_ebidqout,
	ebiaddr => ww_stripe_inst_alpm_instance_acore_acore_ebiaddr,
	ebicsn => ww_stripe_inst_alpm_instance_acore_acore_ebicsn);

ATWDTrigger_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "data_in_to_pin",
	feedback_mode => "from_reg",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ATWDTrigger_0,
	regout => atwd0_ainst_atwd_trigger_aATWDTrigger_sig);

ATWDTrigger_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "data_in_to_pin",
	feedback_mode => "from_reg",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ATWDTrigger_1,
	regout => atwd1_ainst_atwd_trigger_aATWDTrigger_sig);

stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT0,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQS(0),
	combout => stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a0_a_acombout);

stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT1,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQS(1),
	combout => stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a1_a_acombout);

stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT2,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQS(2),
	combout => stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a2_a_acombout);

stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT3,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQS(3),
	combout => stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a3_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT0,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(0),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a0_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT1,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(1),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a1_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT2,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(2),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a2_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT3,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(3),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a3_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a4_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT4,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(4),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a4_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a5_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT5,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(5),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a5_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a6_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT6,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(6),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a6_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a7_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT7,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(7),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a7_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a8_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT8,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(8),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a8_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a9_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT9,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(9),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a9_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a10_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT10,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(10),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a10_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a11_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT11,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(11),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a11_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a12_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT12,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(12),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a12_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a13_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT13,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(13),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a13_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a14_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT14,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(14),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a14_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a15_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT15,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(15),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a15_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a16_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT16,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(16),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a16_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a17_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT17,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(17),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a17_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a18_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT18,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(18),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a18_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a19_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT19,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(19),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a19_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a20_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT20,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(20),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a20_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a21_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT21,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(21),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a21_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a22_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT22,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(22),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a22_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a23_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT23,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(23),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a23_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a24_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT24,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(24),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a24_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a25_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT25,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(25),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a25_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a26_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT26,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(26),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a26_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a27_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT27,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(27),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a27_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a28_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT28,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(28),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a28_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a29_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT29,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(29),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a29_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a30_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT30,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(30),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a30_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a31_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT31,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(31),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a31_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT0,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(0),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a0_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT1,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(1),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a1_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT2,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(2),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a2_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT3,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(3),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a3_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a4_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT4,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(4),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a4_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a5_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT5,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(5),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a5_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a6_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT6,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(6),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a6_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a7_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT7,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(7),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a7_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a8_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT8,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(8),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a8_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a9_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT9,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(9),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a9_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a10_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT10,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(10),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a10_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a11_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT11,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(11),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a11_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a12_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT12,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(12),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a12_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a13_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT13,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(13),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a13_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a14_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT14,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(14),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a14_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a15_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT15,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(15),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a15_a_acombout);

stripe_inst_alpm_instance_acore_auartrin_pbidir_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aUARTRION,
	oe => stripe_inst_alpm_instance_acore_acore_aUARTDCDRIOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => UARTRIN,
	combout => stripe_inst_alpm_instance_acore_auartrin_pbidir_acombout);

stripe_inst_alpm_instance_acore_auartdcdn_pbidir_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aUARTDCDON,
	oe => stripe_inst_alpm_instance_acore_acore_aUARTDCDRIOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => UARTDCDN,
	combout => stripe_inst_alpm_instance_acore_auartdcdn_pbidir_acombout);

stripe_inst_alpm_instance_acore_anreset_pbidir_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aNRESETO,
	oe => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => nRESET,
	combout => stripe_inst_alpm_instance_acore_anreset_pbidir_acombout);

CLK4p_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_CLK4p,
	combout => CLK4p_acombout);

inst_pll2x_aaltclklock_component_apll : apex20ke_pll 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	input_frequency => 50000,
	clk0_multiply_by => 1,
	clk1_multiply_by => 2,
	clk0_divide_by => 1,
	clk1_divide_by => 1,
	lock_low => 1,
	lock_high => 5,
	invalid_lock_multiplier => 1,
	valid_lock_multiplier => 5,
	phase_shift => 0,
	simulation_type => "timing",
	effective_phase_shift => -766,
	effective_clk0_delay => 47861,
	effective_clk1_delay => 22861)
-- pragma translate_on
PORT MAP (
	clk => CLK4p_acombout,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1);

stripe_inst_alpm_instance_acore_aclk_ref_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_CLK_REF,
	combout => CLK_REF_acombout);

stripe_inst_alpm_instance_acore_anpor_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_nPOR,
	combout => nPOR_acombout);

a_aVCC_aI : apex20ke_lcell 
-- Equation(s):
-- a_aVCC = VCC

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	combout => a_aVCC);

ahb_slave_inst_areduce_nor_311_rtl_0_a233_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areduce_nor_311_rtl_0_a233 = !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a
-- ahb_slave_inst_areduce_nor_311_rtl_0_a239 = !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_areduce_nor_311_rtl_0_a233,
	cascout => ahb_slave_inst_areduce_nor_311_rtl_0_a239);

ahb_slave_inst_areduce_nor_404_aI : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areduce_nor_404 = stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a # stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a # !stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_areduce_nor_404);

ahb_slave_inst_areduce_nor_311_rtl_0_a234_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areduce_nor_311_rtl_0_a234 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_areduce_nor_311_rtl_0_a234);

ahb_slave_inst_aSelect_616_a13_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_616_a13 = stripe_inst_alpm_instance_acore_aMASTERHWRITE # ahb_slave_inst_areduce_nor_311_rtl_0_a233 # ahb_slave_inst_areduce_nor_404 # ahb_slave_inst_areduce_nor_311_rtl_0_a234

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	datab => ahb_slave_inst_areduce_nor_311_rtl_0_a233,
	datac => ahb_slave_inst_areduce_nor_404,
	datad => ahb_slave_inst_areduce_nor_311_rtl_0_a234,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_616_a13);

ahb_slave_inst_aslave_state_a662_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a662 = !stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a & !stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a & !stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a & stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a
-- ahb_slave_inst_aslave_state_a719 = !stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a & !stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a & !stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a & stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a662,
	cascout => ahb_slave_inst_aslave_state_a719);

inst_ROC_aRST_state_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_ROC_aRST_state_a4 = DFFE(VCC, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ROC_aRST_state_a4);

inst_ROC_aRST_state_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_ROC_aRST_state_a5 = DFFE(!inst_ROC_aRST_state_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_ROC_aRST_state_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ROC_aRST_state_a5);

inst_ROC_aRST_state_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_ROC_aRST_state_a6 = DFFE(inst_ROC_aRST_state_a5 # inst_ROC_aRST_state_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_ROC_aRST_state_a5,
	datad => inst_ROC_aRST_state_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ROC_aRST_state_a6);

inst_ROC_aRST_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ROC_aRST_areg0 = DFFE(!inst_ROC_aRST_state_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_ROC_aRST_state_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ROC_aRST_areg0);

ahb_slave_inst_aslave_state_a11_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a11 = DFFE(!ahb_slave_inst_aslave_state_a662 & !ahb_slave_inst_aslave_state_a8 & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a # stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0302",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datab => ahb_slave_inst_aslave_state_a662,
	datac => ahb_slave_inst_aslave_state_a8,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_aslave_state_a11);

ahb_slave_inst_aslave_state_a667_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a667 = !ahb_slave_inst_aslave_state_a9 & !ahb_slave_inst_aslave_state_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a9,
	datac => ahb_slave_inst_aslave_state_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a667);

ahb_slave_inst_aslave_state_a142_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a142 = !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & !stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a & !ahb_slave_inst_aslave_state_a8 & stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a,
	datac => ahb_slave_inst_aslave_state_a8,
	datad => stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a142);

ahb_slave_inst_aslave_state_a661_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a661 = !stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a & !stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a661);

ahb_slave_inst_aslave_state_a664_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a664 = ahb_slave_inst_aslave_state_a9 & stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_aslave_state_a9,
	datad => stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a664);

ahb_slave_inst_aslave_state_a665_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a665 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & !stripe_inst_alpm_instance_acore_aMASTERHWRITE
-- ahb_slave_inst_aslave_state_a717 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & !stripe_inst_alpm_instance_acore_aMASTERHWRITE

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a665,
	cascout => ahb_slave_inst_aslave_state_a717);

ahb_slave_inst_aslave_state_a12_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a12 = DFFE((ahb_slave_inst_aslave_state_a10 # ahb_slave_inst_aslave_state_a661 & (ahb_slave_inst_aslave_state_a142 # ahb_slave_inst_aslave_state_a664)) & CASCADE(ahb_slave_inst_aslave_state_a717), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a142,
	datab => ahb_slave_inst_aslave_state_a661,
	datac => ahb_slave_inst_aslave_state_a10,
	datad => ahb_slave_inst_aslave_state_a664,
	cascin => ahb_slave_inst_aslave_state_a717,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_aslave_state_a12);

ahb_slave_inst_aslave_state_a675_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a675 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & stripe_inst_alpm_instance_acore_aMASTERHWRITE
-- ahb_slave_inst_aslave_state_a718 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & stripe_inst_alpm_instance_acore_aMASTERHWRITE

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a675,
	cascout => ahb_slave_inst_aslave_state_a718);

ahb_slave_inst_aslave_state_a716_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a716 = (ahb_slave_inst_aslave_state_a10 # ahb_slave_inst_aslave_state_a9 & stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a & ahb_slave_inst_aslave_state_a661) & CASCADE(ahb_slave_inst_aslave_state_a718)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a9,
	datab => stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a,
	datac => ahb_slave_inst_aslave_state_a10,
	datad => ahb_slave_inst_aslave_state_a661,
	cascin => ahb_slave_inst_aslave_state_a718,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a716);

ahb_slave_inst_aslave_state_a10_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a10 = DFFE(ahb_slave_inst_aslave_state_a12 # ahb_slave_inst_aslave_state_a716 # ahb_slave_inst_areduce_nor_311_rtl_0_a234 & !ahb_slave_inst_aslave_state_a667, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areduce_nor_311_rtl_0_a234,
	datab => ahb_slave_inst_aslave_state_a667,
	datac => ahb_slave_inst_aslave_state_a12,
	datad => ahb_slave_inst_aslave_state_a716,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_aslave_state_a10);

ahb_slave_inst_aslave_state_a715_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a715 = (ahb_slave_inst_aslave_state_a9 # ahb_slave_inst_aslave_state_a10 # !ahb_slave_inst_aslave_state_a8) & CASCADE(ahb_slave_inst_areduce_nor_311_rtl_0_a239)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a9,
	datac => ahb_slave_inst_aslave_state_a8,
	datad => ahb_slave_inst_aslave_state_a10,
	cascin => ahb_slave_inst_areduce_nor_311_rtl_0_a239,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a715);

ahb_slave_inst_aslave_state_a666_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a666 = ahb_slave_inst_aslave_state_a9 & (stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a # stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a # !stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a,
	datab => ahb_slave_inst_aslave_state_a9,
	datac => stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a666);

ahb_slave_inst_aslave_state_a169_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a169 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & (ahb_slave_inst_aslave_state_a666 # !ahb_slave_inst_aslave_state_a8 & ahb_slave_inst_aslave_state_a662) # !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & !ahb_slave_inst_aslave_state_a8 & ahb_slave_inst_aslave_state_a662

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8F88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datab => ahb_slave_inst_aslave_state_a666,
	datac => ahb_slave_inst_aslave_state_a8,
	datad => ahb_slave_inst_aslave_state_a662,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a169);

ahb_slave_inst_aslave_state_a8_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a8 = DFFE(!ahb_slave_inst_aslave_state_a11 & !ahb_slave_inst_aslave_state_a715 & (!ahb_slave_inst_aslave_state_a169 # !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0105",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a11,
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datac => ahb_slave_inst_aslave_state_a715,
	datad => ahb_slave_inst_aslave_state_a169,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_aslave_state_a8);

ahb_slave_inst_areduce_nor_311_rtl_0_a235_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areduce_nor_311_rtl_0_a235 = !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a
-- ahb_slave_inst_areduce_nor_311_rtl_0_a238 = !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_areduce_nor_311_rtl_0_a235,
	cascout => ahb_slave_inst_areduce_nor_311_rtl_0_a238);

ahb_slave_inst_aslave_state_a9_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a9 = DFFE((ahb_slave_inst_aslave_state_a666 # !ahb_slave_inst_aslave_state_a8 & stripe_inst_alpm_instance_acore_aMASTERHWRITE & ahb_slave_inst_aslave_state_a662) & CASCADE(ahb_slave_inst_areduce_nor_311_rtl_0_a238), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a8,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	datac => ahb_slave_inst_aslave_state_a666,
	datad => ahb_slave_inst_aslave_state_a662,
	cascin => ahb_slave_inst_areduce_nor_311_rtl_0_a238,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_aslave_state_a9);

ahb_slave_inst_aSelect_616_a328_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_616_a328 = ahb_slave_inst_aslave_state_a12 # ahb_slave_inst_aslave_state_a11 # ahb_slave_inst_aslave_state_a10 & !ahb_slave_inst_aslave_state_a665

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFCE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a10,
	datab => ahb_slave_inst_aslave_state_a12,
	datac => ahb_slave_inst_aslave_state_a665,
	datad => ahb_slave_inst_aslave_state_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_616_a328);

ahb_slave_inst_ai_a564_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_ai_a564 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & !ahb_slave_inst_amasterhready_areg0 # !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & stripe_inst_alpm_instance_acore_aMASTERHWRITE) # !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & !ahb_slave_inst_amasterhready_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2F0D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datac => ahb_slave_inst_amasterhready_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_ai_a564);

ahb_slave_inst_aSelect_616_a39_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_616_a39 = !ahb_slave_inst_aslave_state_a8 & (ahb_slave_inst_areduce_nor_311_rtl_0_a233 # ahb_slave_inst_aslave_state_a662 & ahb_slave_inst_ai_a564)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areduce_nor_311_rtl_0_a233,
	datab => ahb_slave_inst_aslave_state_a662,
	datac => ahb_slave_inst_aslave_state_a8,
	datad => ahb_slave_inst_ai_a564,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_616_a39);

ahb_slave_inst_amasterhready_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_amasterhready_areg0 = DFFE(!ahb_slave_inst_aSelect_616_a328 & !ahb_slave_inst_aSelect_616_a39 & (!ahb_slave_inst_aslave_state_a9 # !ahb_slave_inst_aSelect_616_a13), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0007",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_616_a13,
	datab => ahb_slave_inst_aslave_state_a9,
	datac => ahb_slave_inst_aSelect_616_a328,
	datad => ahb_slave_inst_aSelect_616_a39,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_amasterhready_areg0);

stripe_inst_alpm_instance_alcell_hgrant_aI : apex20ke_lcell 
-- Equation(s):
-- stripe_inst_alpm_instance_alcell_hgrant = GND

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	combout => stripe_inst_alpm_instance_alcell_hgrant);

stripe_inst_alpm_instance_acore_aebiack_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_EBIACK,
	combout => EBIACK_acombout);

stripe_inst_alpm_instance_acore_auartctsn_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_UARTCTSN,
	combout => UARTCTSN_acombout);

stripe_inst_alpm_instance_acore_auartdsrn_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_UARTDSRN,
	combout => UARTDSRN_acombout);

stripe_inst_alpm_instance_acore_auartrxd_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_UARTRXD,
	combout => UARTRXD_acombout);

stripe_inst_alpm_instance_acore_aintextpin_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_INTEXTPIN,
	combout => INTEXTPIN_acombout);

stripe_inst_alpm_instance_adp_feedback_sum_a0_I : apex20ke_lcell 
-- Equation(s):
-- stripe_inst_alpm_instance_adp_feedback_sum_a0 = stripe_inst_alpm_instance_adp0_aportadataout_a0_a & stripe_inst_alpm_instance_adp2_aportadataout_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => stripe_inst_alpm_instance_adp0_aportadataout_a0_a,
	datad => stripe_inst_alpm_instance_adp2_aportadataout_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => stripe_inst_alpm_instance_adp_feedback_sum_a0);

inst_master_data_source_aLessThan_13_a201_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_13_a201 = !inst_master_data_source_adata_a13_a & !inst_master_data_source_adata_a14_a & !inst_master_data_source_adata_a12_a & !inst_master_data_source_adata_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a13_a,
	datab => inst_master_data_source_adata_a14_a,
	datac => inst_master_data_source_adata_a12_a,
	datad => inst_master_data_source_adata_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_master_data_source_aLessThan_13_a201);

inst_master_data_source_aLessThan_13_a283_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_13_a283 = (!inst_master_data_source_adata_a10_a & !inst_master_data_source_adata_a8_a & !inst_master_data_source_adata_a9_a & !inst_master_data_source_adata_a11_a) & CASCADE(inst_master_data_source_aLessThan_13_a201)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a10_a,
	datab => inst_master_data_source_adata_a8_a,
	datac => inst_master_data_source_adata_a9_a,
	datad => inst_master_data_source_adata_a11_a,
	cascin => inst_master_data_source_aLessThan_13_a201,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aLessThan_13_a283);

inst_master_data_source_aadd_15_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a0 = !inst_master_data_source_adata_a0_a
-- inst_master_data_source_aadd_15_a0COUT = CARRY(inst_master_data_source_adata_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a0,
	cout => inst_master_data_source_aadd_15_a0COUT);

inst_master_data_source_aadd_15_rtl_1_a256_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_rtl_1_a256 = inst_master_data_source_adata_a0_a & (inst_master_data_source_aadd_15_a0 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO) # !inst_master_data_source_adata_a0_a & inst_master_data_source_aadd_15_a0 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a0_a,
	datac => inst_master_data_source_aadd_15_a0,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_rtl_1_a256);

inst_master_data_source_adata_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a0_a = DFFE(inst_master_data_source_aLessThan_13_a282 & inst_master_data_source_aLessThan_13_a283 & inst_master_data_source_aLessThan_13_a281 & inst_master_data_source_aadd_15_rtl_1_a256, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a282,
	datab => inst_master_data_source_aLessThan_13_a283,
	datac => inst_master_data_source_aLessThan_13_a281,
	datad => inst_master_data_source_aadd_15_rtl_1_a256,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a0_a);

inst_master_data_source_aadd_15_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a1 = inst_master_data_source_adata_a1_a $ inst_master_data_source_aadd_15_a0COUT
-- inst_master_data_source_aadd_15_a1COUT = CARRY(!inst_master_data_source_aadd_15_a0COUT # !inst_master_data_source_adata_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a1_a,
	cin => inst_master_data_source_aadd_15_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a1,
	cout => inst_master_data_source_aadd_15_a1COUT);

inst_master_data_source_aadd_15_rtl_1_a263_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_rtl_1_a263 = inst_master_data_source_adata_a1_a & (inst_master_data_source_aadd_15_a1 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO) # !inst_master_data_source_adata_a1_a & inst_master_data_source_aadd_15_a1 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a1_a,
	datac => inst_master_data_source_aadd_15_a1,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_rtl_1_a263);

inst_master_data_source_adata_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a1_a = DFFE(inst_master_data_source_aLessThan_13_a282 & inst_master_data_source_aLessThan_13_a283 & inst_master_data_source_aLessThan_13_a281 & inst_master_data_source_aadd_15_rtl_1_a263, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a282,
	datab => inst_master_data_source_aLessThan_13_a283,
	datac => inst_master_data_source_aLessThan_13_a281,
	datad => inst_master_data_source_aadd_15_rtl_1_a263,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a1_a);

inst_master_data_source_aadd_15_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a2 = inst_master_data_source_adata_a2_a $ !inst_master_data_source_aadd_15_a1COUT
-- inst_master_data_source_aadd_15_a2COUT = CARRY(inst_master_data_source_adata_a2_a & !inst_master_data_source_aadd_15_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a2_a,
	cin => inst_master_data_source_aadd_15_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a2,
	cout => inst_master_data_source_aadd_15_a2COUT);

inst_master_data_source_adata_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a2_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a2 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a2_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a2,
	datab => inst_master_data_source_adata_a2_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a2_a);

inst_master_data_source_aadd_15_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a3 = inst_master_data_source_adata_a3_a $ inst_master_data_source_aadd_15_a2COUT
-- inst_master_data_source_aadd_15_a3COUT = CARRY(!inst_master_data_source_aadd_15_a2COUT # !inst_master_data_source_adata_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a3_a,
	cin => inst_master_data_source_aadd_15_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a3,
	cout => inst_master_data_source_aadd_15_a3COUT);

inst_master_data_source_adata_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a3_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a3 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a3_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_adata_a3_a,
	datac => inst_master_data_source_aadd_15_a3,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a3_a);

inst_master_data_source_aadd_15_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a4 = inst_master_data_source_adata_a4_a $ !inst_master_data_source_aadd_15_a3COUT
-- inst_master_data_source_aadd_15_a4COUT = CARRY(inst_master_data_source_adata_a4_a & !inst_master_data_source_aadd_15_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a4_a,
	cin => inst_master_data_source_aadd_15_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a4,
	cout => inst_master_data_source_aadd_15_a4COUT);

inst_master_data_source_adata_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a4_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a4 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a4_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a4_a,
	datab => inst_master_data_source_aadd_15_a4,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a4_a);

inst_master_data_source_aadd_15_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a5 = inst_master_data_source_adata_a5_a $ inst_master_data_source_aadd_15_a4COUT
-- inst_master_data_source_aadd_15_a5COUT = CARRY(!inst_master_data_source_aadd_15_a4COUT # !inst_master_data_source_adata_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a5_a,
	cin => inst_master_data_source_aadd_15_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a5,
	cout => inst_master_data_source_aadd_15_a5COUT);

inst_master_data_source_adata_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a5_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a5 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a5_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_adata_a5_a,
	datac => inst_master_data_source_aadd_15_a5,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a5_a);

inst_master_data_source_aadd_15_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a6 = inst_master_data_source_adata_a6_a $ !inst_master_data_source_aadd_15_a5COUT
-- inst_master_data_source_aadd_15_a6COUT = CARRY(inst_master_data_source_adata_a6_a & !inst_master_data_source_aadd_15_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a6_a,
	cin => inst_master_data_source_aadd_15_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a6,
	cout => inst_master_data_source_aadd_15_a6COUT);

inst_master_data_source_aLessThan_13_a127_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_13_a127 = inst_master_data_source_aLessThan_13_a282 & inst_master_data_source_aLessThan_13_a283 & inst_master_data_source_aLessThan_13_a281
-- inst_master_data_source_aLessThan_13_a284 = inst_master_data_source_aLessThan_13_a282 & inst_master_data_source_aLessThan_13_a283 & inst_master_data_source_aLessThan_13_a281

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a282,
	datab => inst_master_data_source_aLessThan_13_a283,
	datac => inst_master_data_source_aLessThan_13_a281,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aLessThan_13_a127,
	cascout => inst_master_data_source_aLessThan_13_a284);

inst_master_data_source_aadd_15_rtl_1_a1566_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_rtl_1_a1566 = (inst_master_data_source_aadd_15_a6 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO # inst_master_data_source_adata_a6_a) # !inst_master_data_source_aadd_15_a6 & !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a6_a) & CASCADE(inst_master_data_source_aLessThan_13_a284)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aadd_15_a6,
	datac => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datad => inst_master_data_source_adata_a6_a,
	cascin => inst_master_data_source_aLessThan_13_a284,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_rtl_1_a1566);

inst_master_data_source_adata_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a6_a = DFFE(inst_master_data_source_aadd_15_rtl_1_a1566, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_aadd_15_rtl_1_a1566,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a6_a);

inst_master_data_source_aadd_15_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a7 = inst_master_data_source_adata_a7_a $ inst_master_data_source_aadd_15_a6COUT
-- inst_master_data_source_aadd_15_a7COUT = CARRY(!inst_master_data_source_aadd_15_a6COUT # !inst_master_data_source_adata_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a7_a,
	cin => inst_master_data_source_aadd_15_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a7,
	cout => inst_master_data_source_aadd_15_a7COUT);

inst_master_data_source_adata_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a7_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a7 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a7_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_adata_a7_a,
	datac => inst_master_data_source_aadd_15_a7,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a7_a);

inst_master_data_source_aadd_15_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a8 = inst_master_data_source_adata_a8_a $ !inst_master_data_source_aadd_15_a7COUT
-- inst_master_data_source_aadd_15_a8COUT = CARRY(inst_master_data_source_adata_a8_a & !inst_master_data_source_aadd_15_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a8_a,
	cin => inst_master_data_source_aadd_15_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a8,
	cout => inst_master_data_source_aadd_15_a8COUT);

inst_master_data_source_adata_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a8_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a8 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a8_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a8_a,
	datab => inst_master_data_source_aadd_15_a8,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a8_a);

inst_master_data_source_aadd_15_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a9 = inst_master_data_source_adata_a9_a $ inst_master_data_source_aadd_15_a8COUT
-- inst_master_data_source_aadd_15_a9COUT = CARRY(!inst_master_data_source_aadd_15_a8COUT # !inst_master_data_source_adata_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a9_a,
	cin => inst_master_data_source_aadd_15_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a9,
	cout => inst_master_data_source_aadd_15_a9COUT);

inst_master_data_source_adata_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a9_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a9 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a9_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a9,
	datab => inst_master_data_source_adata_a9_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a9_a);

inst_master_data_source_aadd_15_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a10 = inst_master_data_source_adata_a10_a $ !inst_master_data_source_aadd_15_a9COUT
-- inst_master_data_source_aadd_15_a10COUT = CARRY(inst_master_data_source_adata_a10_a & !inst_master_data_source_aadd_15_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a10_a,
	cin => inst_master_data_source_aadd_15_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a10,
	cout => inst_master_data_source_aadd_15_a10COUT);

inst_master_data_source_adata_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a10_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a10 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a10_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a10_a,
	datab => inst_master_data_source_aadd_15_a10,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a10_a);

inst_master_data_source_aadd_15_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a11 = inst_master_data_source_adata_a11_a $ inst_master_data_source_aadd_15_a10COUT
-- inst_master_data_source_aadd_15_a11COUT = CARRY(!inst_master_data_source_aadd_15_a10COUT # !inst_master_data_source_adata_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a11_a,
	cin => inst_master_data_source_aadd_15_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a11,
	cout => inst_master_data_source_aadd_15_a11COUT);

inst_master_data_source_adata_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a11_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a11 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a11_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a11_a,
	datab => inst_master_data_source_aadd_15_a11,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a11_a);

inst_master_data_source_aadd_15_a12_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a12 = inst_master_data_source_adata_a12_a $ !inst_master_data_source_aadd_15_a11COUT
-- inst_master_data_source_aadd_15_a12COUT = CARRY(inst_master_data_source_adata_a12_a & !inst_master_data_source_aadd_15_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a12_a,
	cin => inst_master_data_source_aadd_15_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a12,
	cout => inst_master_data_source_aadd_15_a12COUT);

inst_master_data_source_adata_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a12_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a12 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a12_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a12_a,
	datab => inst_master_data_source_aadd_15_a12,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a12_a);

inst_master_data_source_aadd_15_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a13 = inst_master_data_source_adata_a13_a $ inst_master_data_source_aadd_15_a12COUT
-- inst_master_data_source_aadd_15_a13COUT = CARRY(!inst_master_data_source_aadd_15_a12COUT # !inst_master_data_source_adata_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a13_a,
	cin => inst_master_data_source_aadd_15_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a13,
	cout => inst_master_data_source_aadd_15_a13COUT);

inst_master_data_source_adata_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a13_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a13 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a13_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a13_a,
	datab => inst_master_data_source_aadd_15_a13,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a13_a);

inst_master_data_source_aadd_15_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a14 = inst_master_data_source_adata_a14_a $ !inst_master_data_source_aadd_15_a13COUT
-- inst_master_data_source_aadd_15_a14COUT = CARRY(inst_master_data_source_adata_a14_a & !inst_master_data_source_aadd_15_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a14_a,
	cin => inst_master_data_source_aadd_15_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a14,
	cout => inst_master_data_source_aadd_15_a14COUT);

inst_master_data_source_adata_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a14_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a14 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a14_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a14,
	datab => inst_master_data_source_adata_a14_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a14_a);

inst_master_data_source_aadd_15_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a15 = inst_master_data_source_adata_a15_a $ inst_master_data_source_aadd_15_a14COUT
-- inst_master_data_source_aadd_15_a15COUT = CARRY(!inst_master_data_source_aadd_15_a14COUT # !inst_master_data_source_adata_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a15_a,
	cin => inst_master_data_source_aadd_15_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a15,
	cout => inst_master_data_source_aadd_15_a15COUT);

inst_master_data_source_adata_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a15_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a15 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a15_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a15,
	datab => inst_master_data_source_adata_a15_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a15_a);

inst_master_data_source_aadd_15_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a16 = inst_master_data_source_adata_a16_a $ !inst_master_data_source_aadd_15_a15COUT
-- inst_master_data_source_aadd_15_a16COUT = CARRY(inst_master_data_source_adata_a16_a & !inst_master_data_source_aadd_15_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a16_a,
	cin => inst_master_data_source_aadd_15_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a16,
	cout => inst_master_data_source_aadd_15_a16COUT);

inst_master_data_source_adata_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a16_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a16 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a16_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a16_a,
	datab => inst_master_data_source_aadd_15_a16,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a16_a);

inst_master_data_source_aadd_15_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a17 = inst_master_data_source_adata_a17_a $ inst_master_data_source_aadd_15_a16COUT
-- inst_master_data_source_aadd_15_a17COUT = CARRY(!inst_master_data_source_aadd_15_a16COUT # !inst_master_data_source_adata_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a17_a,
	cin => inst_master_data_source_aadd_15_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a17,
	cout => inst_master_data_source_aadd_15_a17COUT);

inst_master_data_source_adata_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a17_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a17 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a17_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a17,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_adata_a17_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a17_a);

inst_master_data_source_aadd_15_a18_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a18 = inst_master_data_source_adata_a18_a $ !inst_master_data_source_aadd_15_a17COUT
-- inst_master_data_source_aadd_15_a18COUT = CARRY(inst_master_data_source_adata_a18_a & !inst_master_data_source_aadd_15_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a18_a,
	cin => inst_master_data_source_aadd_15_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a18,
	cout => inst_master_data_source_aadd_15_a18COUT);

inst_master_data_source_adata_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a18_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a18 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a18_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a18,
	datab => inst_master_data_source_adata_a18_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a18_a);

inst_master_data_source_aadd_15_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a19 = inst_master_data_source_adata_a19_a $ inst_master_data_source_aadd_15_a18COUT
-- inst_master_data_source_aadd_15_a19COUT = CARRY(!inst_master_data_source_aadd_15_a18COUT # !inst_master_data_source_adata_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a19_a,
	cin => inst_master_data_source_aadd_15_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a19,
	cout => inst_master_data_source_aadd_15_a19COUT);

inst_master_data_source_adata_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a19_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a19 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a19_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a19_a,
	datab => inst_master_data_source_aadd_15_a19,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a19_a);

inst_master_data_source_aadd_15_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a20 = inst_master_data_source_adata_a20_a $ !inst_master_data_source_aadd_15_a19COUT
-- inst_master_data_source_aadd_15_a20COUT = CARRY(inst_master_data_source_adata_a20_a & !inst_master_data_source_aadd_15_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a20_a,
	cin => inst_master_data_source_aadd_15_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a20,
	cout => inst_master_data_source_aadd_15_a20COUT);

inst_master_data_source_adata_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a20_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a20 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a20_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a20,
	datab => inst_master_data_source_adata_a20_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a20_a);

inst_master_data_source_aadd_15_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a21 = inst_master_data_source_adata_a21_a $ inst_master_data_source_aadd_15_a20COUT
-- inst_master_data_source_aadd_15_a21COUT = CARRY(!inst_master_data_source_aadd_15_a20COUT # !inst_master_data_source_adata_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a21_a,
	cin => inst_master_data_source_aadd_15_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a21,
	cout => inst_master_data_source_aadd_15_a21COUT);

inst_master_data_source_adata_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a21_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a21 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a21_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_adata_a21_a,
	datac => inst_master_data_source_aadd_15_a21,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a21_a);

inst_master_data_source_aadd_15_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a22 = inst_master_data_source_adata_a22_a $ !inst_master_data_source_aadd_15_a21COUT
-- inst_master_data_source_aadd_15_a22COUT = CARRY(inst_master_data_source_adata_a22_a & !inst_master_data_source_aadd_15_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a22_a,
	cin => inst_master_data_source_aadd_15_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a22,
	cout => inst_master_data_source_aadd_15_a22COUT);

inst_master_data_source_adata_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a22_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a22 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a22_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_aadd_15_a22,
	datac => inst_master_data_source_adata_a22_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a22_a);

inst_master_data_source_aadd_15_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a23 = inst_master_data_source_adata_a23_a $ inst_master_data_source_aadd_15_a22COUT
-- inst_master_data_source_aadd_15_a23COUT = CARRY(!inst_master_data_source_aadd_15_a22COUT # !inst_master_data_source_adata_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a23_a,
	cin => inst_master_data_source_aadd_15_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a23,
	cout => inst_master_data_source_aadd_15_a23COUT);

inst_master_data_source_adata_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a23_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a23 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a23_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a23,
	datab => inst_master_data_source_adata_a23_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a23_a);

inst_master_data_source_aLessThan_13_a171_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_13_a171 = !inst_master_data_source_adata_a20_a & !inst_master_data_source_adata_a21_a & !inst_master_data_source_adata_a22_a & !inst_master_data_source_adata_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a20_a,
	datab => inst_master_data_source_adata_a21_a,
	datac => inst_master_data_source_adata_a22_a,
	datad => inst_master_data_source_adata_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_master_data_source_aLessThan_13_a171);

inst_master_data_source_aLessThan_13_a282_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_13_a282 = (!inst_master_data_source_adata_a18_a & !inst_master_data_source_adata_a16_a & !inst_master_data_source_adata_a19_a & !inst_master_data_source_adata_a17_a) & CASCADE(inst_master_data_source_aLessThan_13_a171)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a18_a,
	datab => inst_master_data_source_adata_a16_a,
	datac => inst_master_data_source_adata_a19_a,
	datad => inst_master_data_source_adata_a17_a,
	cascin => inst_master_data_source_aLessThan_13_a171,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aLessThan_13_a282);

inst_master_data_source_aadd_15_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a24 = inst_master_data_source_adata_a24_a $ !inst_master_data_source_aadd_15_a23COUT
-- inst_master_data_source_aadd_15_a24COUT = CARRY(inst_master_data_source_adata_a24_a & !inst_master_data_source_aadd_15_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a24_a,
	cin => inst_master_data_source_aadd_15_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a24,
	cout => inst_master_data_source_aadd_15_a24COUT);

inst_master_data_source_adata_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a24_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a24 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a24_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a24,
	datab => inst_master_data_source_adata_a24_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a24_a);

inst_master_data_source_aadd_15_a25_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a25 = inst_master_data_source_adata_a25_a $ inst_master_data_source_aadd_15_a24COUT
-- inst_master_data_source_aadd_15_a25COUT = CARRY(!inst_master_data_source_aadd_15_a24COUT # !inst_master_data_source_adata_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a25_a,
	cin => inst_master_data_source_aadd_15_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a25,
	cout => inst_master_data_source_aadd_15_a25COUT);

inst_master_data_source_adata_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a25_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a25 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a25_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a25,
	datab => inst_master_data_source_adata_a25_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a25_a);

inst_master_data_source_aadd_15_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a26 = inst_master_data_source_adata_a26_a $ !inst_master_data_source_aadd_15_a25COUT
-- inst_master_data_source_aadd_15_a26COUT = CARRY(inst_master_data_source_adata_a26_a & !inst_master_data_source_aadd_15_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a26_a,
	cin => inst_master_data_source_aadd_15_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a26,
	cout => inst_master_data_source_aadd_15_a26COUT);

inst_master_data_source_adata_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a26_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a26 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a26_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_aadd_15_a26,
	datac => inst_master_data_source_adata_a26_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a26_a);

inst_master_data_source_aadd_15_a27_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a27 = inst_master_data_source_adata_a27_a $ inst_master_data_source_aadd_15_a26COUT
-- inst_master_data_source_aadd_15_a27COUT = CARRY(!inst_master_data_source_aadd_15_a26COUT # !inst_master_data_source_adata_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a27_a,
	cin => inst_master_data_source_aadd_15_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a27,
	cout => inst_master_data_source_aadd_15_a27COUT);

inst_master_data_source_adata_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a27_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a27 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a27_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a27,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_adata_a27_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a27_a);

inst_master_data_source_aadd_15_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a28 = inst_master_data_source_adata_a28_a $ !inst_master_data_source_aadd_15_a27COUT
-- inst_master_data_source_aadd_15_a28COUT = CARRY(inst_master_data_source_adata_a28_a & !inst_master_data_source_aadd_15_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a28_a,
	cin => inst_master_data_source_aadd_15_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a28,
	cout => inst_master_data_source_aadd_15_a28COUT);

inst_master_data_source_adata_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a28_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a28 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a28_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a28,
	datab => inst_master_data_source_adata_a28_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a28_a);

inst_master_data_source_aadd_15_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a29 = inst_master_data_source_adata_a29_a $ inst_master_data_source_aadd_15_a28COUT
-- inst_master_data_source_aadd_15_a29COUT = CARRY(!inst_master_data_source_aadd_15_a28COUT # !inst_master_data_source_adata_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a29_a,
	cin => inst_master_data_source_aadd_15_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a29,
	cout => inst_master_data_source_aadd_15_a29COUT);

inst_master_data_source_adata_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a29_a = DFFE(inst_master_data_source_aadd_15_a29 & inst_master_data_source_aLessThan_13_a127 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a29,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a29_a);

inst_master_data_source_aadd_15_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a30 = inst_master_data_source_adata_a30_a $ !inst_master_data_source_aadd_15_a29COUT
-- inst_master_data_source_aadd_15_a30COUT = CARRY(inst_master_data_source_adata_a30_a & !inst_master_data_source_aadd_15_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a30_a,
	cin => inst_master_data_source_aadd_15_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a30,
	cout => inst_master_data_source_aadd_15_a30COUT);

inst_master_data_source_adata_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a30_a = DFFE(inst_master_data_source_aadd_15_a30 & inst_master_data_source_aLessThan_13_a127 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aadd_15_a30,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a30_a);

inst_master_data_source_aadd_15_a31_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a31 = inst_master_data_source_aadd_15_a30COUT $ inst_master_data_source_adata_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_adata_a31_a,
	cin => inst_master_data_source_aadd_15_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a31);

inst_master_data_source_adata_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a31_a = DFFE(inst_master_data_source_aadd_15_a31 & inst_master_data_source_aLessThan_13_a127 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aadd_15_a31,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a31_a);

inst_master_data_source_aLessThan_13_a157_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_13_a157 = !inst_master_data_source_adata_a30_a & !inst_master_data_source_adata_a29_a & !inst_master_data_source_adata_a28_a & !inst_master_data_source_adata_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a30_a,
	datab => inst_master_data_source_adata_a29_a,
	datac => inst_master_data_source_adata_a28_a,
	datad => inst_master_data_source_adata_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_master_data_source_aLessThan_13_a157);

inst_master_data_source_aLessThan_13_a281_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_13_a281 = (!inst_master_data_source_adata_a27_a & !inst_master_data_source_adata_a24_a & !inst_master_data_source_adata_a25_a & !inst_master_data_source_adata_a26_a) & CASCADE(inst_master_data_source_aLessThan_13_a157)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a27_a,
	datab => inst_master_data_source_adata_a24_a,
	datac => inst_master_data_source_adata_a25_a,
	datad => inst_master_data_source_adata_a26_a,
	cascin => inst_master_data_source_aLessThan_13_a157,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aLessThan_13_a281);

inst_master_data_source_awdata_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a0_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a281 & inst_master_data_source_aLessThan_13_a282 & inst_master_data_source_aLessThan_13_a283 & inst_master_data_source_aadd_15_rtl_1_a256, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a281,
	datab => inst_master_data_source_aLessThan_13_a282,
	datac => inst_master_data_source_aLessThan_13_a283,
	datad => inst_master_data_source_aadd_15_rtl_1_a256,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a0_a_areg0);

inst_ahb_master_aslavehwdata_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a0_a_areg0 = DFFE(inst_master_data_source_awdata_a0_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_master_data_source_awdata_a0_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a0_a_areg0);

inst_master_data_source_awdata_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a1_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a281 & inst_master_data_source_aLessThan_13_a282 & inst_master_data_source_aLessThan_13_a283 & inst_master_data_source_aadd_15_rtl_1_a263, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a281,
	datab => inst_master_data_source_aLessThan_13_a282,
	datac => inst_master_data_source_aLessThan_13_a283,
	datad => inst_master_data_source_aadd_15_rtl_1_a263,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a1_a_areg0);

inst_ahb_master_aslavehwdata_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a1_a_areg0 = DFFE(inst_master_data_source_awdata_a1_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a1_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a1_a_areg0);

inst_master_data_source_awdata_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a2_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a2 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a2_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a2,
	datab => inst_master_data_source_adata_a2_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a2_a_areg0);

inst_ahb_master_aslavehwdata_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a2_a_areg0 = DFFE(inst_master_data_source_awdata_a2_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a2_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a2_a_areg0);

inst_master_data_source_awdata_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a3_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a3 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a3_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a3_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a3,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a3_a_areg0);

inst_ahb_master_aslavehwdata_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a3_a_areg0 = DFFE(inst_master_data_source_awdata_a3_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a3_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a3_a_areg0);

inst_master_data_source_awdata_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a4_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a4 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a4_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a4_a,
	datab => inst_master_data_source_aadd_15_a4,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a4_a_areg0);

inst_ahb_master_aslavehwdata_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a4_a_areg0 = DFFE(inst_master_data_source_awdata_a4_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a4_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a4_a_areg0);

inst_master_data_source_awdata_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a5_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a5 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a5_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a5_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a5,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a5_a_areg0);

inst_ahb_master_aslavehwdata_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a5_a_areg0 = DFFE(inst_master_data_source_awdata_a5_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a5_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a5_a_areg0);

inst_master_data_source_awdata_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a6_a_areg0 = DFFE(inst_master_data_source_aadd_15_rtl_1_a1566, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_aadd_15_rtl_1_a1566,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a6_a_areg0);

inst_ahb_master_aslavehwdata_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a6_a_areg0 = DFFE(inst_master_data_source_awdata_a6_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a6_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a6_a_areg0);

inst_master_data_source_awdata_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a7_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a7 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a7_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a7,
	datab => inst_master_data_source_adata_a7_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a7_a_areg0);

inst_ahb_master_aslavehwdata_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a7_a_areg0 = DFFE(inst_master_data_source_awdata_a7_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a7_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a7_a_areg0);

inst_master_data_source_awdata_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a8_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a8 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a8_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a8,
	datab => inst_master_data_source_adata_a8_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a8_a_areg0);

inst_ahb_master_aslavehwdata_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a8_a_areg0 = DFFE(inst_master_data_source_awdata_a8_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a8_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a8_a_areg0);

inst_master_data_source_awdata_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a9_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a9 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a9_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a9,
	datab => inst_master_data_source_adata_a9_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a9_a_areg0);

inst_ahb_master_aslavehwdata_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a9_a_areg0 = DFFE(inst_master_data_source_awdata_a9_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a9_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a9_a_areg0);

inst_master_data_source_awdata_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a10_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a10 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a10_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a10_a,
	datab => inst_master_data_source_aadd_15_a10,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a10_a_areg0);

inst_ahb_master_aslavehwdata_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a10_a_areg0 = DFFE(inst_master_data_source_awdata_a10_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a10_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a10_a_areg0);

inst_master_data_source_awdata_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a11_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a11 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a11_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a11,
	datab => inst_master_data_source_adata_a11_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a11_a_areg0);

inst_ahb_master_aslavehwdata_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a11_a_areg0 = DFFE(inst_master_data_source_awdata_a11_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a11_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a11_a_areg0);

inst_master_data_source_awdata_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a12_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a12 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a12_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a12,
	datab => inst_master_data_source_adata_a12_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a12_a_areg0);

inst_ahb_master_aslavehwdata_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a12_a_areg0 = DFFE(inst_master_data_source_awdata_a12_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a12_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a12_a_areg0);

inst_master_data_source_awdata_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a13_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a13 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a13_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a13_a,
	datab => inst_master_data_source_aadd_15_a13,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a13_a_areg0);

inst_ahb_master_aslavehwdata_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a13_a_areg0 = DFFE(inst_master_data_source_awdata_a13_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a13_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a13_a_areg0);

inst_master_data_source_awdata_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a14_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a14 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a14_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a14_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a14,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a14_a_areg0);

inst_ahb_master_aslavehwdata_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a14_a_areg0 = DFFE(inst_master_data_source_awdata_a14_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a14_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a14_a_areg0);

inst_master_data_source_awdata_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a15_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a15 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a15_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_adata_a15_a,
	datac => inst_master_data_source_aadd_15_a15,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a15_a_areg0);

inst_ahb_master_aslavehwdata_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a15_a_areg0 = DFFE(inst_master_data_source_awdata_a15_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a15_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a15_a_areg0);

inst_master_data_source_awdata_a16_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a16_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a16 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a16_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a16_a,
	datab => inst_master_data_source_aadd_15_a16,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a16_a_areg0);

inst_ahb_master_aslavehwdata_a16_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a16_a_areg0 = DFFE(inst_master_data_source_awdata_a16_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a16_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a16_a_areg0);

inst_master_data_source_awdata_a17_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a17_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a17 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a17_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a17,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_adata_a17_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a17_a_areg0);

inst_ahb_master_aslavehwdata_a17_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a17_a_areg0 = DFFE(inst_master_data_source_awdata_a17_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a17_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a17_a_areg0);

inst_master_data_source_awdata_a18_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a18_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a18 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a18_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a18_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a18,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a18_a_areg0);

inst_ahb_master_aslavehwdata_a18_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a18_a_areg0 = DFFE(inst_master_data_source_awdata_a18_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a18_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a18_a_areg0);

inst_master_data_source_awdata_a19_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a19_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a19 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a19_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a19_a,
	datab => inst_master_data_source_aadd_15_a19,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a19_a_areg0);

inst_ahb_master_aslavehwdata_a19_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a19_a_areg0 = DFFE(inst_master_data_source_awdata_a19_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a19_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a19_a_areg0);

inst_master_data_source_awdata_a20_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a20_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a20 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a20_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a20_a,
	datab => inst_master_data_source_aadd_15_a20,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a20_a_areg0);

inst_ahb_master_aslavehwdata_a20_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a20_a_areg0 = DFFE(inst_master_data_source_awdata_a20_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a20_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a20_a_areg0);

inst_master_data_source_awdata_a21_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a21_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a21 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a21_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a21_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a21,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a21_a_areg0);

inst_ahb_master_aslavehwdata_a21_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a21_a_areg0 = DFFE(inst_master_data_source_awdata_a21_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a21_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a21_a_areg0);

inst_master_data_source_awdata_a22_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a22_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a22 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a22_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a22_a,
	datab => inst_master_data_source_aadd_15_a22,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a22_a_areg0);

inst_ahb_master_aslavehwdata_a22_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a22_a_areg0 = DFFE(inst_master_data_source_awdata_a22_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a22_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a22_a_areg0);

inst_master_data_source_awdata_a23_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a23_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a23 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a23_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a23,
	datab => inst_master_data_source_adata_a23_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a23_a_areg0);

inst_ahb_master_aslavehwdata_a23_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a23_a_areg0 = DFFE(inst_master_data_source_awdata_a23_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a23_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a23_a_areg0);

inst_master_data_source_awdata_a24_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a24_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a24 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a24_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_adata_a24_a,
	datac => inst_master_data_source_aadd_15_a24,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a24_a_areg0);

inst_ahb_master_aslavehwdata_a24_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a24_a_areg0 = DFFE(inst_master_data_source_awdata_a24_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a24_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a24_a_areg0);

inst_master_data_source_awdata_a25_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a25_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a25 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a25_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a25_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a25,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a25_a_areg0);

inst_ahb_master_aslavehwdata_a25_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a25_a_areg0 = DFFE(inst_master_data_source_awdata_a25_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a25_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a25_a_areg0);

inst_master_data_source_awdata_a26_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a26_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a26 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a26_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_aadd_15_a26,
	datac => inst_master_data_source_adata_a26_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a26_a_areg0);

inst_ahb_master_aslavehwdata_a26_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a26_a_areg0 = DFFE(inst_master_data_source_awdata_a26_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a26_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a26_a_areg0);

inst_master_data_source_awdata_a27_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a27_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a27 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a27_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_adata_a27_a,
	datac => inst_master_data_source_aadd_15_a27,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a27_a_areg0);

inst_ahb_master_aslavehwdata_a27_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a27_a_areg0 = DFFE(inst_master_data_source_awdata_a27_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a27_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a27_a_areg0);

inst_master_data_source_awdata_a28_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a28_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a28 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a28_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a28,
	datab => inst_master_data_source_adata_a28_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a28_a_areg0);

inst_ahb_master_aslavehwdata_a28_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a28_a_areg0 = DFFE(inst_master_data_source_awdata_a28_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a28_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a28_a_areg0);

inst_master_data_source_awdata_a29_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a29_a_areg0 = DFFE(inst_master_data_source_aadd_15_a29 & inst_master_data_source_aLessThan_13_a127 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aadd_15_a29,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a29_a_areg0);

inst_ahb_master_aslavehwdata_a29_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a29_a_areg0 = DFFE(inst_master_data_source_awdata_a29_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a29_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a29_a_areg0);

inst_master_data_source_awdata_a30_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a30_a_areg0 = DFFE(inst_master_data_source_aadd_15_a30 & inst_master_data_source_aLessThan_13_a127 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aadd_15_a30,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a30_a_areg0);

inst_ahb_master_aslavehwdata_a30_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a30_a_areg0 = DFFE(inst_master_data_source_awdata_a30_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a30_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a30_a_areg0);

inst_master_data_source_awdata_a31_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a31_a_areg0 = DFFE(inst_master_data_source_aadd_15_a31 & inst_master_data_source_aLessThan_13_a127 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aadd_15_a31,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a31_a_areg0);

inst_ahb_master_aslavehwdata_a31_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a31_a_areg0 = DFFE(inst_master_data_source_awdata_a31_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a31_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a31_a_areg0);

ahb_slave_inst_aSelect_650_a733_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_650_a733 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a # !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_650_a733);

ahb_slave_inst_aSelect_649_a738_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_649_a738 = !ahb_slave_inst_aslave_state_a11 & (ahb_slave_inst_aslave_state_a8 # ahb_slave_inst_aslave_state_a662 & !ahb_slave_inst_aSelect_650_a733)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2232",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a8,
	datab => ahb_slave_inst_aslave_state_a11,
	datac => ahb_slave_inst_aslave_state_a662,
	datad => ahb_slave_inst_aSelect_650_a733,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_649_a738);

ahb_slave_inst_aSelect_650_a130_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_650_a130 = ahb_slave_inst_aslave_state_a9 & (ahb_slave_inst_areduce_nor_311_rtl_0_a233 # ahb_slave_inst_areduce_nor_311_rtl_0_a234 # ahb_slave_inst_areduce_nor_404)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areduce_nor_311_rtl_0_a233,
	datab => ahb_slave_inst_areduce_nor_311_rtl_0_a234,
	datac => ahb_slave_inst_aslave_state_a9,
	datad => ahb_slave_inst_areduce_nor_404,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_650_a130);

ahb_slave_inst_aSelect_649_a747_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_649_a747 = ahb_slave_inst_aSelect_649_a738 & !ahb_slave_inst_aSelect_650_a130 & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a # !ahb_slave_inst_aslave_state_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "008A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_649_a738,
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datac => ahb_slave_inst_aslave_state_a10,
	datad => ahb_slave_inst_aSelect_650_a130,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_649_a747);

ahb_slave_inst_aSelect_650_a75_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_650_a75 = !ahb_slave_inst_areduce_nor_311_rtl_0_a234 & stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a & ahb_slave_inst_aslave_state_a9 & ahb_slave_inst_aslave_state_a661

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areduce_nor_311_rtl_0_a234,
	datab => stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a,
	datac => ahb_slave_inst_aslave_state_a9,
	datad => ahb_slave_inst_aslave_state_a661,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_650_a75);

ahb_slave_inst_aSelect_620_a153_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_620_a153 = !ahb_slave_inst_aslave_state_a12 & (!stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a # !ahb_slave_inst_aslave_state_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0555",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a12,
	datac => ahb_slave_inst_aslave_state_a10,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_620_a153);

ahb_slave_inst_aSelect_650_a76_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_650_a76 = !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & !ahb_slave_inst_aslave_state_a8 & stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & ahb_slave_inst_aslave_state_a662

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datab => ahb_slave_inst_aslave_state_a8,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datad => ahb_slave_inst_aslave_state_a662,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_650_a76);

ahb_slave_inst_aSelect_648_a79_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_648_a79 = !ahb_slave_inst_areduce_nor_311_rtl_0_a233 & (ahb_slave_inst_aSelect_650_a75 # ahb_slave_inst_aSelect_650_a76) # !ahb_slave_inst_aSelect_620_a153

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5F4F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areduce_nor_311_rtl_0_a233,
	datab => ahb_slave_inst_aSelect_650_a75,
	datac => ahb_slave_inst_aSelect_620_a153,
	datad => ahb_slave_inst_aSelect_650_a76,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_648_a79);

ahb_slave_inst_areg_address_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a14_a_areg0 = DFFE(ahb_slave_inst_areg_address_a14_a_areg0 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a14_a & ahb_slave_inst_aSelect_648_a79 # !ahb_slave_inst_aSelect_649_a747) # !ahb_slave_inst_areg_address_a14_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a14_a & ahb_slave_inst_aSelect_648_a79, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHADDR_a14_a,
	datac => ahb_slave_inst_aSelect_649_a747,
	datad => ahb_slave_inst_aSelect_648_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a14_a_areg0);

ahb_slave_inst_aSelect_654_a540_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_654_a540 = (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & !ahb_slave_inst_aslave_state_a8 & !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & stripe_inst_alpm_instance_acore_aMASTERHWRITE) & CASCADE(ahb_slave_inst_aslave_state_a719)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datab => ahb_slave_inst_aslave_state_a8,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	cascin => ahb_slave_inst_aslave_state_a719,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_654_a540);

ahb_slave_inst_aslave_state_a149_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a149 = !stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a & ahb_slave_inst_aslave_state_a9 & !stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a & stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a,
	datab => ahb_slave_inst_aslave_state_a9,
	datac => stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a149);

ahb_slave_inst_aSelect_654_a534_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_654_a534 = ahb_slave_inst_aSelect_654_a540 # ahb_slave_inst_aslave_state_a675 & (ahb_slave_inst_aslave_state_a10 # ahb_slave_inst_aslave_state_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_654_a540,
	datab => ahb_slave_inst_aslave_state_a10,
	datac => ahb_slave_inst_aslave_state_a149,
	datad => ahb_slave_inst_aslave_state_a675,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_654_a534);

ahb_slave_inst_areg_write_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_write_areg0 = DFFE(ahb_slave_inst_aSelect_654_a534 # ahb_slave_inst_areg_write_areg0 & (ahb_slave_inst_aslave_state_a12 # !ahb_slave_inst_aSelect_649_a747), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFB0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a12,
	datab => ahb_slave_inst_aSelect_649_a747,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => ahb_slave_inst_aSelect_654_a534,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_write_areg0);

ahb_slave_inst_areg_address_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a13_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a13_a & (ahb_slave_inst_aSelect_648_a79 # ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_aSelect_649_a747) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a13_a & ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_aSelect_649_a747, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AE0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a13_a,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_aSelect_649_a747,
	datad => ahb_slave_inst_aSelect_648_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a13_a_areg0);

slaveregister_inst_ai_a102331_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a102331 = !ahb_slave_inst_areg_write_areg0 & !ahb_slave_inst_areg_address_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a102331);

ahb_slave_inst_areg_address_a19_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a19_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a19_a & (ahb_slave_inst_aSelect_648_a79 # !ahb_slave_inst_aSelect_649_a747 & ahb_slave_inst_areg_address_a19_a_areg0) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a19_a & !ahb_slave_inst_aSelect_649_a747 & ahb_slave_inst_areg_address_a19_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a19_a,
	datab => ahb_slave_inst_aSelect_649_a747,
	datac => ahb_slave_inst_areg_address_a19_a_areg0,
	datad => ahb_slave_inst_aSelect_648_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a19_a_areg0);

ahb_slave_inst_areg_address_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a15_a_areg0 = DFFE(ahb_slave_inst_aSelect_648_a79 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a15_a # !ahb_slave_inst_aSelect_649_a747 & ahb_slave_inst_areg_address_a15_a_areg0) # !ahb_slave_inst_aSelect_648_a79 & !ahb_slave_inst_aSelect_649_a747 & ahb_slave_inst_areg_address_a15_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_648_a79,
	datab => ahb_slave_inst_aSelect_649_a747,
	datac => ahb_slave_inst_areg_address_a15_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHADDR_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a15_a_areg0);

ahb_slave_inst_areg_address_a18_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a18_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a18_a & (ahb_slave_inst_aSelect_648_a79 # !ahb_slave_inst_aSelect_649_a747 & ahb_slave_inst_areg_address_a18_a_areg0) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a18_a & !ahb_slave_inst_aSelect_649_a747 & ahb_slave_inst_areg_address_a18_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a18_a,
	datab => ahb_slave_inst_aSelect_649_a747,
	datac => ahb_slave_inst_areg_address_a18_a_areg0,
	datad => ahb_slave_inst_aSelect_648_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a18_a_areg0);

slaveregister_inst_ai_a102338_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a102338 = ahb_slave_inst_areg_address_a19_a_areg0 & !ahb_slave_inst_areg_address_a15_a_areg0 & !ahb_slave_inst_areg_address_a18_a_areg0
-- slaveregister_inst_ai_a102479 = ahb_slave_inst_areg_address_a19_a_areg0 & !ahb_slave_inst_areg_address_a15_a_areg0 & !ahb_slave_inst_areg_address_a18_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a19_a_areg0,
	datac => ahb_slave_inst_areg_address_a15_a_areg0,
	datad => ahb_slave_inst_areg_address_a18_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a102338,
	cascout => slaveregister_inst_ai_a102479);

slaveregister_inst_ai_a24297_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a24297 = slaveregister_inst_areg_rdata_a0_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 & !slaveregister_inst_ai_a102331 # !slaveregister_inst_ai_a102338)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "20F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_ai_a102331,
	datac => slaveregister_inst_areg_rdata_a0_a_areg0,
	datad => slaveregister_inst_ai_a102338,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a24297);

slaveregister_inst_areduce_nor_3_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areduce_nor_3 = ahb_slave_inst_areg_address_a19_a_areg0 # ahb_slave_inst_areg_address_a18_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_address_a19_a_areg0,
	datad => ahb_slave_inst_areg_address_a18_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_areduce_nor_3);

ahb_slave_inst_areg_address_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a12_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a12_a & (ahb_slave_inst_aSelect_648_a79 # ahb_slave_inst_areg_address_a12_a_areg0 & !ahb_slave_inst_aSelect_649_a747) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a12_a & ahb_slave_inst_areg_address_a12_a_areg0 & !ahb_slave_inst_aSelect_649_a747, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AE0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a12_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_aSelect_649_a747,
	datad => ahb_slave_inst_aSelect_648_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a12_a_areg0);

slaveregister_inst_areduce_nor_4_a2_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areduce_nor_4_a2 = ahb_slave_inst_areg_address_a12_a_areg0 # ahb_slave_inst_areg_address_a14_a_areg0 # ahb_slave_inst_areg_address_a13_a_areg0 # ahb_slave_inst_areg_address_a15_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => ahb_slave_inst_areg_address_a15_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_areduce_nor_4_a2);

ahb_slave_inst_areg_address_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a2_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a2_a & (ahb_slave_inst_aSelect_648_a79 # !ahb_slave_inst_aSelect_649_a747 & ahb_slave_inst_areg_address_a2_a_areg0) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a2_a & !ahb_slave_inst_aSelect_649_a747 & ahb_slave_inst_areg_address_a2_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a2_a,
	datab => ahb_slave_inst_aSelect_649_a747,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_aSelect_648_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a2_a_areg0);

ahb_slave_inst_areg_address_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a3_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a3_a & (ahb_slave_inst_aSelect_648_a79 # !ahb_slave_inst_aSelect_649_a747 & ahb_slave_inst_areg_address_a3_a_areg0) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a3_a & !ahb_slave_inst_aSelect_649_a747 & ahb_slave_inst_areg_address_a3_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a3_a,
	datab => ahb_slave_inst_aSelect_649_a747,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_aSelect_648_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a3_a_areg0);

ahb_slave_inst_areg_address_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a4_a_areg0 = DFFE(ahb_slave_inst_areg_address_a4_a_areg0 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a4_a & ahb_slave_inst_aSelect_648_a79 # !ahb_slave_inst_aSelect_649_a747) # !ahb_slave_inst_areg_address_a4_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a4_a & ahb_slave_inst_aSelect_648_a79, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F222",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_aSelect_649_a747,
	datac => stripe_inst_alpm_instance_acore_aMASTERHADDR_a4_a,
	datad => ahb_slave_inst_aSelect_648_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a4_a_areg0);

ahb_slave_inst_areg_address_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a5_a_areg0 = DFFE(ahb_slave_inst_areg_address_a5_a_areg0 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a5_a & ahb_slave_inst_aSelect_648_a79 # !ahb_slave_inst_aSelect_649_a747) # !ahb_slave_inst_areg_address_a5_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a5_a & ahb_slave_inst_aSelect_648_a79, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F222",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_aSelect_649_a747,
	datac => stripe_inst_alpm_instance_acore_aMASTERHADDR_a5_a,
	datad => ahb_slave_inst_aSelect_648_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a5_a_areg0);

ahb_slave_inst_areg_address_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a6_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a6_a & (ahb_slave_inst_aSelect_648_a79 # ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_aSelect_649_a747) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a6_a & ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_aSelect_649_a747, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AE0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a6_a,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_aSelect_649_a747,
	datad => ahb_slave_inst_aSelect_648_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a6_a_areg0);

ahb_slave_inst_areg_address_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a7_a_areg0 = DFFE(ahb_slave_inst_areg_address_a7_a_areg0 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a7_a & ahb_slave_inst_aSelect_648_a79 # !ahb_slave_inst_aSelect_649_a747) # !ahb_slave_inst_areg_address_a7_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a7_a & ahb_slave_inst_aSelect_648_a79, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a7_a_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHADDR_a7_a,
	datac => ahb_slave_inst_aSelect_649_a747,
	datad => ahb_slave_inst_aSelect_648_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a7_a_areg0);

ahb_slave_inst_areg_address_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a8_a_areg0 = DFFE(ahb_slave_inst_areg_address_a8_a_areg0 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a8_a & ahb_slave_inst_aSelect_648_a79 # !ahb_slave_inst_aSelect_649_a747) # !ahb_slave_inst_areg_address_a8_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a8_a & ahb_slave_inst_aSelect_648_a79, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F222",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a8_a_areg0,
	datab => ahb_slave_inst_aSelect_649_a747,
	datac => stripe_inst_alpm_instance_acore_aMASTERHADDR_a8_a,
	datad => ahb_slave_inst_aSelect_648_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a8_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "C:/IceCube/FPGAcode/HardWareTest/simpletest/version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 0,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock0",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a);

slaveregister_inst_ai_a23482_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a23482 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a0_a_areg0 # !ahb_slave_inst_areg_write_areg0 & (slaveregister_inst_areduce_nor_4_a2 & slaveregister_inst_areg_rdata_a0_a_areg0 # !slaveregister_inst_areduce_nor_4_a2 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CDC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => slaveregister_inst_areduce_nor_4_a2,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a23482);

slaveregister_inst_ai_a2833_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2833 = slaveregister_inst_areg_rdata_a0_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a) # !slaveregister_inst_areg_rdata_a0_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2833);

ahb_slave_inst_aSelect_620_a29_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_620_a29 = !ahb_slave_inst_aslave_state_a8 & ahb_slave_inst_aslave_state_a662 & (ahb_slave_inst_areg_enable_areg0 # ahb_slave_inst_areduce_nor_311_rtl_0_a235)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4440",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a8,
	datab => ahb_slave_inst_aslave_state_a662,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => ahb_slave_inst_areduce_nor_311_rtl_0_a235,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_620_a29);

ahb_slave_inst_aSelect_620_a30_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_620_a30 = ahb_slave_inst_aslave_state_a9 & (ahb_slave_inst_areduce_nor_311_rtl_0_a234 # stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a & ahb_slave_inst_aslave_state_a661)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A8A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a9,
	datab => stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a,
	datac => ahb_slave_inst_areduce_nor_311_rtl_0_a234,
	datad => ahb_slave_inst_aslave_state_a661,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_620_a30);

ahb_slave_inst_areg_enable_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_enable_areg0 = DFFE(!ahb_slave_inst_areduce_nor_311_rtl_0_a233 & (ahb_slave_inst_aSelect_620_a29 # ahb_slave_inst_aSelect_620_a30) # !ahb_slave_inst_aSelect_620_a153, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5F4F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areduce_nor_311_rtl_0_a233,
	datab => ahb_slave_inst_aSelect_620_a29,
	datac => ahb_slave_inst_aSelect_620_a153,
	datad => ahb_slave_inst_aSelect_620_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_enable_areg0);

slaveregister_inst_ai_a102356_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a102356 = ahb_slave_inst_areg_enable_areg0 & ahb_slave_inst_areg_write_areg0 & !ahb_slave_inst_areg_address_a15_a_areg0
-- slaveregister_inst_ai_a102480 = ahb_slave_inst_areg_enable_areg0 & ahb_slave_inst_areg_write_areg0 & !ahb_slave_inst_areg_address_a15_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => ahb_slave_inst_areg_address_a15_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a102356,
	cascout => slaveregister_inst_ai_a102480);

slaveregister_inst_ai_a102477_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a102477 = (!ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a13_a_areg0) & CASCADE(slaveregister_inst_ai_a102480)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3300",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => ahb_slave_inst_areg_address_a13_a_areg0,
	cascin => slaveregister_inst_ai_a102480,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a102477);

COM_AD_D_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(0),
	combout => COM_AD_D_a0_a_acombout);

inst_com_ADC_RC_adata_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a0_a_a2 = slaveregister_inst_ai_a102477 & (ahb_slave_inst_areg_address_a12_a_areg0 & COM_AD_D_a0_a_acombout # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a) # !slaveregister_inst_ai_a102477 & COM_AD_D_a0_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2D0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102477,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => COM_AD_D_a0_a_acombout,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a0_a_a2);

slaveregister_inst_aregisters_a6_a_a24_a_a1519_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a24_a_a1519 = (!ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a12_a_areg0 & (ahb_slave_inst_areg_address_a19_a_areg0 # ahb_slave_inst_areg_address_a18_a_areg0)) & CASCADE(slaveregister_inst_ai_a102479)
-- slaveregister_inst_aregisters_a6_a_a24_a_a1520 = (!ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a12_a_areg0 & (ahb_slave_inst_areg_address_a19_a_areg0 # ahb_slave_inst_areg_address_a18_a_areg0)) & CASCADE(slaveregister_inst_ai_a102479)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4440",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a19_a_areg0,
	datad => ahb_slave_inst_areg_address_a18_a_areg0,
	cascin => slaveregister_inst_ai_a102479,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aregisters_a6_a_a24_a_a1519,
	cascout => slaveregister_inst_aregisters_a6_a_a24_a_a1520);

slaveregister_inst_aregisters_a6_a_a24_a_a1518_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a24_a_a1518 = (ahb_slave_inst_areg_write_areg0 & !ahb_slave_inst_areg_address_a13_a_areg0) & CASCADE(slaveregister_inst_aregisters_a6_a_a24_a_a1520)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => ahb_slave_inst_areg_address_a13_a_areg0,
	cascin => slaveregister_inst_aregisters_a6_a_a24_a_a1520,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aregisters_a6_a_a24_a_a1518);

slaveregister_inst_aDecoder_103_a18_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aDecoder_103_a18 = !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aDecoder_103_a18);

slaveregister_inst_aregisters_a2_a_a11_a_a44_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a11_a_a44 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_aDecoder_103_a18

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_aDecoder_103_a18,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aregisters_a2_a_a11_a_a44);

slaveregister_inst_aregisters_a2_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a4_a);

inst_com_ADC_RC_aadd_7_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aadd_7_a0 = DFFE((inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a0) # (!inst_com_ADC_RC_aadd_7_a9 & !inst_com_ADC_RC_aadd_7_a0) & slaveregister_inst_aregisters_a2_a_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aadd_7_a0COUT = CARRY(inst_com_ADC_RC_aadd_7_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_com_ADC_RC_aadd_7_a0,
	datac => inst_com_ADC_RC_aadd_7_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_aregisters_a2_a_a4_a,
	sload => inst_com_ADC_RC_aadd_7_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aadd_7_a0,
	cout => inst_com_ADC_RC_aadd_7_a0COUT);

inst_com_ADC_RC_aadd_7_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aadd_7_a1 = DFFE((inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a1) # (!inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a1 $ inst_com_ADC_RC_aadd_7_a0COUT) & slaveregister_inst_aregisters_a2_a_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aadd_7_a1COUT = CARRY(!inst_com_ADC_RC_aadd_7_a0COUT # !inst_com_ADC_RC_aadd_7_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_com_ADC_RC_aadd_7_a1,
	datac => inst_com_ADC_RC_aadd_7_a1,
	cin => inst_com_ADC_RC_aadd_7_a0COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_aregisters_a2_a_a4_a,
	sload => inst_com_ADC_RC_aadd_7_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aadd_7_a1,
	cout => inst_com_ADC_RC_aadd_7_a1COUT);

inst_com_ADC_RC_aadd_7_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aadd_7_a2 = DFFE((inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a2) # (!inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a2 $ !inst_com_ADC_RC_aadd_7_a1COUT) & slaveregister_inst_aregisters_a2_a_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aadd_7_a2COUT = CARRY(inst_com_ADC_RC_aadd_7_a2 & !inst_com_ADC_RC_aadd_7_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_com_ADC_RC_aadd_7_a2,
	datac => inst_com_ADC_RC_aadd_7_a2,
	cin => inst_com_ADC_RC_aadd_7_a1COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_aregisters_a2_a_a4_a,
	sload => inst_com_ADC_RC_aadd_7_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aadd_7_a2,
	cout => inst_com_ADC_RC_aadd_7_a2COUT);

inst_com_ADC_RC_aadd_7_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aadd_7_a3 = DFFE((inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a3) # (!inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a3 $ inst_com_ADC_RC_aadd_7_a2COUT) & slaveregister_inst_aregisters_a2_a_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aadd_7_a3COUT = CARRY(!inst_com_ADC_RC_aadd_7_a2COUT # !inst_com_ADC_RC_aadd_7_a3)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_com_ADC_RC_aadd_7_a3,
	datac => inst_com_ADC_RC_aadd_7_a3,
	cin => inst_com_ADC_RC_aadd_7_a2COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_aregisters_a2_a_a4_a,
	sload => inst_com_ADC_RC_aadd_7_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aadd_7_a3,
	cout => inst_com_ADC_RC_aadd_7_a3COUT);

inst_com_ADC_RC_aadd_7_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aadd_7_a4 = DFFE((inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a4) # (!inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a4 $ !inst_com_ADC_RC_aadd_7_a3COUT) & slaveregister_inst_aregisters_a2_a_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aadd_7_a4COUT = CARRY(inst_com_ADC_RC_aadd_7_a4 & !inst_com_ADC_RC_aadd_7_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_com_ADC_RC_aadd_7_a4,
	datac => inst_com_ADC_RC_aadd_7_a4,
	cin => inst_com_ADC_RC_aadd_7_a3COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_aregisters_a2_a_a4_a,
	sload => inst_com_ADC_RC_aadd_7_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aadd_7_a4,
	cout => inst_com_ADC_RC_aadd_7_a4COUT);

inst_com_ADC_RC_aadd_7_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aadd_7_a5 = DFFE((inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a5) # (!inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a5 $ inst_com_ADC_RC_aadd_7_a4COUT) & slaveregister_inst_aregisters_a2_a_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aadd_7_a5COUT = CARRY(!inst_com_ADC_RC_aadd_7_a4COUT # !inst_com_ADC_RC_aadd_7_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_com_ADC_RC_aadd_7_a5,
	datac => inst_com_ADC_RC_aadd_7_a5,
	cin => inst_com_ADC_RC_aadd_7_a4COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_aregisters_a2_a_a4_a,
	sload => inst_com_ADC_RC_aadd_7_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aadd_7_a5,
	cout => inst_com_ADC_RC_aadd_7_a5COUT);

inst_com_ADC_RC_aadd_7_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aadd_7_a6 = DFFE((inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a6) # (!inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a6 $ !inst_com_ADC_RC_aadd_7_a5COUT) & slaveregister_inst_aregisters_a2_a_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aadd_7_a6COUT = CARRY(inst_com_ADC_RC_aadd_7_a6 & !inst_com_ADC_RC_aadd_7_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_com_ADC_RC_aadd_7_a6,
	datac => inst_com_ADC_RC_aadd_7_a6,
	cin => inst_com_ADC_RC_aadd_7_a5COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_aregisters_a2_a_a4_a,
	sload => inst_com_ADC_RC_aadd_7_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aadd_7_a6,
	cout => inst_com_ADC_RC_aadd_7_a6COUT);

inst_com_ADC_RC_aadd_7_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aadd_7_a7 = DFFE((inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a7) # (!inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a7 $ inst_com_ADC_RC_aadd_7_a6COUT) & slaveregister_inst_aregisters_a2_a_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aadd_7_a7COUT = CARRY(!inst_com_ADC_RC_aadd_7_a6COUT # !inst_com_ADC_RC_aadd_7_a7)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_com_ADC_RC_aadd_7_a7,
	datac => inst_com_ADC_RC_aadd_7_a7,
	cin => inst_com_ADC_RC_aadd_7_a6COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_aregisters_a2_a_a4_a,
	sload => inst_com_ADC_RC_aadd_7_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aadd_7_a7,
	cout => inst_com_ADC_RC_aadd_7_a7COUT);

inst_com_ADC_RC_aadd_7_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aadd_7_a8 = DFFE((inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a8) # (!inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a8 $ !inst_com_ADC_RC_aadd_7_a7COUT) & slaveregister_inst_aregisters_a2_a_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aadd_7_a8COUT = CARRY(inst_com_ADC_RC_aadd_7_a8 & !inst_com_ADC_RC_aadd_7_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_com_ADC_RC_aadd_7_a8,
	datac => inst_com_ADC_RC_aadd_7_a8,
	cin => inst_com_ADC_RC_aadd_7_a7COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_aregisters_a2_a_a4_a,
	sload => inst_com_ADC_RC_aadd_7_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aadd_7_a8,
	cout => inst_com_ADC_RC_aadd_7_a8COUT);

inst_com_ADC_RC_aadd_7_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aadd_7_a9 = DFFE((inst_com_ADC_RC_aadd_7_a9 & VCC) # (!inst_com_ADC_RC_aadd_7_a9 & inst_com_ADC_RC_aadd_7_a8COUT $ inst_com_ADC_RC_aadd_7_a9) & slaveregister_inst_aregisters_a2_a_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => VCC,
	datad => inst_com_ADC_RC_aadd_7_a9,
	cin => inst_com_ADC_RC_aadd_7_a8COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_aregisters_a2_a_a4_a,
	sload => inst_com_ADC_RC_aadd_7_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aadd_7_a9);

inst_com_ADC_RC_awren_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awren = DFFE(slaveregister_inst_aregisters_a2_a_a4_a & !inst_com_ADC_RC_aadd_7_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_aregisters_a2_a_a4_a,
	datad => inst_com_ADC_RC_aadd_7_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awren);

rtl_a0_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a0 = inst_com_ADC_RC_awren # !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a102477

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4F4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a102477,
	datac => inst_com_ADC_RC_awren,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a0);

inst_com_ADC_RC_ai_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_ai_a21 = !inst_com_ADC_RC_aadd_7_a9 & slaveregister_inst_aregisters_a2_a_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_com_ADC_RC_aadd_7_a9,
	datad => slaveregister_inst_aregisters_a2_a_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_ai_a21);

inst_com_ADC_RC_awraddress_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a0_a = DFFE(inst_com_ADC_RC_aadd_7_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a21)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_com_ADC_RC_aadd_7_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a0_a);

inst_com_ADC_RC_awraddress_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a0_a_a2 = ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a0_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102477 & ahb_slave_inst_areg_address_a2_a_areg0 # !slaveregister_inst_ai_a102477 & inst_com_ADC_RC_awraddress_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => inst_com_ADC_RC_awraddress_a0_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a102477,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a0_a_a2);

inst_com_ADC_RC_awraddress_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a1_a = DFFE(inst_com_ADC_RC_aadd_7_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a21)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_com_ADC_RC_aadd_7_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a1_a);

inst_com_ADC_RC_awraddress_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a1_a_a5 = ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a1_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102477 & ahb_slave_inst_areg_address_a3_a_areg0 # !slaveregister_inst_ai_a102477 & inst_com_ADC_RC_awraddress_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4B0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a102477,
	datac => inst_com_ADC_RC_awraddress_a1_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a1_a_a5);

inst_com_ADC_RC_awraddress_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a2_a = DFFE(inst_com_ADC_RC_aadd_7_a2, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a21)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_com_ADC_RC_aadd_7_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a2_a);

inst_com_ADC_RC_awraddress_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a2_a_a8 = slaveregister_inst_ai_a102477 & (ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a2_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_ai_a102477 & inst_com_ADC_RC_awraddress_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FB08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_ai_a102477,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_com_ADC_RC_awraddress_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a2_a_a8);

inst_com_ADC_RC_awraddress_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a3_a = DFFE(inst_com_ADC_RC_aadd_7_a3, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a21)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_com_ADC_RC_aadd_7_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a3_a);

inst_com_ADC_RC_awraddress_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a3_a_a11 = slaveregister_inst_ai_a102477 & (ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a3_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_ai_a102477 & inst_com_ADC_RC_awraddress_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_com_ADC_RC_awraddress_a3_a,
	datab => slaveregister_inst_ai_a102477,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a3_a_a11);

inst_com_ADC_RC_awraddress_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a4_a = DFFE(inst_com_ADC_RC_aadd_7_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a21)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_com_ADC_RC_aadd_7_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a4_a);

inst_com_ADC_RC_awraddress_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a4_a_a14 = ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a4_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102477 & ahb_slave_inst_areg_address_a6_a_areg0 # !slaveregister_inst_ai_a102477 & inst_com_ADC_RC_awraddress_a4_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4B0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a102477,
	datac => inst_com_ADC_RC_awraddress_a4_a,
	datad => ahb_slave_inst_areg_address_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a4_a_a14);

inst_com_ADC_RC_awraddress_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a5_a = DFFE(inst_com_ADC_RC_aadd_7_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a21)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_com_ADC_RC_aadd_7_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a5_a);

inst_com_ADC_RC_awraddress_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a5_a_a17 = slaveregister_inst_ai_a102477 & (ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a5_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0) # !slaveregister_inst_ai_a102477 & inst_com_ADC_RC_awraddress_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2D0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102477,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => inst_com_ADC_RC_awraddress_a5_a,
	datad => ahb_slave_inst_areg_address_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a5_a_a17);

inst_com_ADC_RC_awraddress_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a6_a = DFFE(inst_com_ADC_RC_aadd_7_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a21)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_com_ADC_RC_aadd_7_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a6_a);

inst_com_ADC_RC_awraddress_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a6_a_a20 = slaveregister_inst_ai_a102477 & (ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a6_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0) # !slaveregister_inst_ai_a102477 & inst_com_ADC_RC_awraddress_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0B8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a8_a_areg0,
	datab => slaveregister_inst_ai_a102477,
	datac => inst_com_ADC_RC_awraddress_a6_a,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a6_a_a20);

inst_com_ADC_RC_awraddress_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a7_a = DFFE(inst_com_ADC_RC_aadd_7_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a21)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_com_ADC_RC_aadd_7_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a7_a);

ahb_slave_inst_areg_address_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a9_a_areg0 = DFFE(ahb_slave_inst_areg_address_a9_a_areg0 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a9_a & ahb_slave_inst_aSelect_648_a79 # !ahb_slave_inst_aSelect_649_a747) # !ahb_slave_inst_areg_address_a9_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a9_a & ahb_slave_inst_aSelect_648_a79, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F222",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a9_a_areg0,
	datab => ahb_slave_inst_aSelect_649_a747,
	datac => stripe_inst_alpm_instance_acore_aMASTERHADDR_a9_a,
	datad => ahb_slave_inst_aSelect_648_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a9_a_areg0);

inst_com_ADC_RC_awraddress_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a7_a_a23 = slaveregister_inst_ai_a102477 & (ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a7_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0) # !slaveregister_inst_ai_a102477 & inst_com_ADC_RC_awraddress_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2D0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102477,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => inst_com_ADC_RC_awraddress_a7_a,
	datad => ahb_slave_inst_areg_address_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a7_a_a23);

inst_com_ADC_RC_awraddress_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a8_a = DFFE(inst_com_ADC_RC_aadd_7_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a21)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_com_ADC_RC_aadd_7_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a8_a);

ahb_slave_inst_areg_address_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a10_a_areg0 = DFFE(ahb_slave_inst_areg_address_a10_a_areg0 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a10_a & ahb_slave_inst_aSelect_648_a79 # !ahb_slave_inst_aSelect_649_a747) # !ahb_slave_inst_areg_address_a10_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a10_a & ahb_slave_inst_aSelect_648_a79, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F222",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a10_a_areg0,
	datab => ahb_slave_inst_aSelect_649_a747,
	datac => stripe_inst_alpm_instance_acore_aMASTERHADDR_a10_a,
	datad => ahb_slave_inst_aSelect_648_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a10_a_areg0);

inst_com_ADC_RC_awraddress_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a8_a_a26 = ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a8_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102477 & ahb_slave_inst_areg_address_a10_a_areg0 # !slaveregister_inst_ai_a102477 & inst_com_ADC_RC_awraddress_a8_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4B0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a102477,
	datac => inst_com_ADC_RC_awraddress_a8_a,
	datad => ahb_slave_inst_areg_address_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a8_a_a26);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 0,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a0_a_a2,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a);

slaveregister_inst_ai_a2830_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2830 = slaveregister_inst_areg_rdata_a0_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a) # !slaveregister_inst_areg_rdata_a0_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2830);

slaveregister_inst_aMux_1351_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1351_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # slaveregister_inst_ai_a2830) # !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ai_a2833 & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2833,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2830,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1351_rtl_1_rtl_1_a0);

slaveregister_inst_aDecoder_103_a29_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aDecoder_103_a29 = ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aDecoder_103_a29);

slaveregister_inst_aregisters_a13_a_a0_a_a159_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a0_a_a159 = ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aDecoder_103_a29

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datad => slaveregister_inst_aDecoder_103_a29,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aregisters_a13_a_a0_a_a159);

slaveregister_inst_aregisters_a13_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a0_a);

slaveregister_inst_aDecoder_103_a28_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aDecoder_103_a28 = !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aDecoder_103_a28);

slaveregister_inst_aregisters_a12_a_a0_a_a154_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a0_a_a154 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_aDecoder_103_a28

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aDecoder_103_a28,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aregisters_a12_a_a0_a_a154);

slaveregister_inst_aregisters_a12_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a0_a);

slaveregister_inst_aDecoder_103_a30_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aDecoder_103_a30 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aDecoder_103_a30);

slaveregister_inst_aregisters_a14_a_a0_a_a164_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a0_a_a164 = ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aDecoder_103_a30

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datad => slaveregister_inst_aDecoder_103_a30,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aregisters_a14_a_a0_a_a164);

slaveregister_inst_aregisters_a14_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a0_a);

slaveregister_inst_aMux_647_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_647_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a14_a_a0_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a12_a_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a12_a_a0_a,
	datad => slaveregister_inst_aregisters_a14_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_647_rtl_3_a0);

slaveregister_inst_aDecoder_103_a31_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aDecoder_103_a31 = ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aDecoder_103_a31);

slaveregister_inst_aregisters_a15_a_a0_a_a149_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a0_a_a149 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_aDecoder_103_a31

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_aDecoder_103_a31,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aregisters_a15_a_a0_a_a149);

slaveregister_inst_aregisters_a15_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a0_a);

slaveregister_inst_aMux_647_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_647_rtl_3_a1 = slaveregister_inst_aMux_647_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a0_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_647_rtl_3_a0 & slaveregister_inst_aregisters_a13_a_a0_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F838",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a13_a_a0_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aMux_647_rtl_3_a0,
	datad => slaveregister_inst_aregisters_a15_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_647_rtl_3_a1);

slaveregister_inst_aDecoder_103_a23_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aDecoder_103_a23 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aDecoder_103_a23);

slaveregister_inst_ai_a102326_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a102326 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_aregisters_a6_a_a24_a_a1519 & !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_aDecoder_103_a23

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1519,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_aDecoder_103_a23,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a102326);

slaveregister_inst_aregisters_a7_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a0_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102326 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a # !slaveregister_inst_ai_a102326 & slaveregister_inst_aregisters_a7_a_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	datac => slaveregister_inst_aregisters_a7_a_a0_a,
	datad => slaveregister_inst_ai_a102326,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a0_a);

MultiSPE_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_MultiSPE,
	combout => MultiSPE_acombout);

inst_hit_counter_aMultiSPE0_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aMultiSPE0 = DFFE(MultiSPE_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => MultiSPE_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aMultiSPE0);

inst_hit_counter_aMultiSPE1_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aMultiSPE1 = DFFE(inst_hit_counter_aMultiSPE0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aMultiSPE0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aMultiSPE1);

inst_hit_counter_aMultiSPE2_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aMultiSPE2 = DFFE(inst_hit_counter_aMultiSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aMultiSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aMultiSPE2);

inst_hit_counter_ai_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ai_a1 = inst_hit_counter_aMultiSPE1 & !inst_hit_counter_aMultiSPE2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aMultiSPE1,
	datad => inst_hit_counter_aMultiSPE2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ai_a1);

a_aGND_aI : apex20ke_lcell 
-- Equation(s):
-- a_aGND = GND

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	combout => a_aGND);

inst_hit_counter_aadd_6_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a1 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & !inst_hit_counter_aadd_6_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a1COUT = CARRY(inst_hit_counter_aadd_6_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a1,
	datac => a_aGND,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a1,
	cout => inst_hit_counter_aadd_6_a1COUT);

inst_hit_counter_aadd_6_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a2 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a2 $ !inst_hit_counter_aadd_6_a1COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a2COUT = CARRY(!inst_hit_counter_aadd_6_a2 & !inst_hit_counter_aadd_6_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a2,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a1COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a2,
	cout => inst_hit_counter_aadd_6_a2COUT);

inst_hit_counter_aadd_6_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a3 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a3 $ inst_hit_counter_aadd_6_a2COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a3COUT = CARRY(inst_hit_counter_aadd_6_a3 # !inst_hit_counter_aadd_6_a2COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a3,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a2COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a3,
	cout => inst_hit_counter_aadd_6_a3COUT);

inst_hit_counter_aadd_6_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a4 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a4 $ !inst_hit_counter_aadd_6_a3COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a4COUT = CARRY(!inst_hit_counter_aadd_6_a4 & !inst_hit_counter_aadd_6_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a4,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a3COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a4,
	cout => inst_hit_counter_aadd_6_a4COUT);

inst_hit_counter_aadd_6_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a5 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a5 $ inst_hit_counter_aadd_6_a4COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a5COUT = CARRY(inst_hit_counter_aadd_6_a5 # !inst_hit_counter_aadd_6_a4COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a5,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a4COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a5,
	cout => inst_hit_counter_aadd_6_a5COUT);

inst_hit_counter_aadd_6_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a6 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a6 $ !inst_hit_counter_aadd_6_a5COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a6COUT = CARRY(!inst_hit_counter_aadd_6_a6 & !inst_hit_counter_aadd_6_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a6,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a5COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a6,
	cout => inst_hit_counter_aadd_6_a6COUT);

inst_hit_counter_aadd_6_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a7 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a7 $ inst_hit_counter_aadd_6_a6COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a7COUT = CARRY(inst_hit_counter_aadd_6_a7 # !inst_hit_counter_aadd_6_a6COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a7,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a6COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a7,
	cout => inst_hit_counter_aadd_6_a7COUT);

inst_hit_counter_aadd_6_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a8 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a8 $ !inst_hit_counter_aadd_6_a7COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a8COUT = CARRY(inst_hit_counter_aadd_6_a8 & !inst_hit_counter_aadd_6_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a8,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a7COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a8,
	cout => inst_hit_counter_aadd_6_a8COUT);

inst_hit_counter_aadd_6_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a9 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a9 $ inst_hit_counter_aadd_6_a8COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a9COUT = CARRY(inst_hit_counter_aadd_6_a9 # !inst_hit_counter_aadd_6_a8COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a9,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a8COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a9,
	cout => inst_hit_counter_aadd_6_a9COUT);

inst_hit_counter_aadd_6_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a10 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a10 $ !inst_hit_counter_aadd_6_a9COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a10COUT = CARRY(!inst_hit_counter_aadd_6_a10 & !inst_hit_counter_aadd_6_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a10,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a9COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a10,
	cout => inst_hit_counter_aadd_6_a10COUT);

inst_hit_counter_aadd_6_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a11 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a11 $ inst_hit_counter_aadd_6_a10COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a11COUT = CARRY(!inst_hit_counter_aadd_6_a10COUT # !inst_hit_counter_aadd_6_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a11,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a10COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a11,
	cout => inst_hit_counter_aadd_6_a11COUT);

inst_hit_counter_aadd_6_a12_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a12 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a12 $ !inst_hit_counter_aadd_6_a11COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a12COUT = CARRY(!inst_hit_counter_aadd_6_a12 & !inst_hit_counter_aadd_6_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a12,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a11COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a12,
	cout => inst_hit_counter_aadd_6_a12COUT);

inst_hit_counter_aadd_6_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a13 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a13 $ inst_hit_counter_aadd_6_a12COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a13COUT = CARRY(inst_hit_counter_aadd_6_a13 # !inst_hit_counter_aadd_6_a12COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a13,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a12COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a13,
	cout => inst_hit_counter_aadd_6_a13COUT);

inst_hit_counter_aadd_6_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a14 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a14 $ !inst_hit_counter_aadd_6_a13COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a14COUT = CARRY(!inst_hit_counter_aadd_6_a14 & !inst_hit_counter_aadd_6_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a14,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a13COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a14,
	cout => inst_hit_counter_aadd_6_a14COUT);

inst_hit_counter_aadd_6_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a15 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a15 $ inst_hit_counter_aadd_6_a14COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a15COUT = CARRY(inst_hit_counter_aadd_6_a15 # !inst_hit_counter_aadd_6_a14COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a15,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a14COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a15,
	cout => inst_hit_counter_aadd_6_a15COUT);

inst_hit_counter_aadd_6_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a16 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a16 $ !inst_hit_counter_aadd_6_a15COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a16COUT = CARRY(inst_hit_counter_aadd_6_a16 & !inst_hit_counter_aadd_6_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a16,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a15COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a16,
	cout => inst_hit_counter_aadd_6_a16COUT);

inst_hit_counter_aadd_6_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a17 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a17 $ inst_hit_counter_aadd_6_a16COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a17COUT = CARRY(inst_hit_counter_aadd_6_a17 # !inst_hit_counter_aadd_6_a16COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a17,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a16COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a17,
	cout => inst_hit_counter_aadd_6_a17COUT);

inst_hit_counter_aadd_6_a18_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a18 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a18 $ !inst_hit_counter_aadd_6_a17COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a18COUT = CARRY(inst_hit_counter_aadd_6_a18 & !inst_hit_counter_aadd_6_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a18,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a17COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a18,
	cout => inst_hit_counter_aadd_6_a18COUT);

inst_hit_counter_aadd_6_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a19 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a19 $ inst_hit_counter_aadd_6_a18COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a19COUT = CARRY(!inst_hit_counter_aadd_6_a18COUT # !inst_hit_counter_aadd_6_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a19,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a18COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a19,
	cout => inst_hit_counter_aadd_6_a19COUT);

inst_hit_counter_aadd_6_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a20 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a20 $ !inst_hit_counter_aadd_6_a19COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a20COUT = CARRY(inst_hit_counter_aadd_6_a20 & !inst_hit_counter_aadd_6_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a20,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a19COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a20,
	cout => inst_hit_counter_aadd_6_a20COUT);

inst_hit_counter_aadd_6_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a21 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a21 $ inst_hit_counter_aadd_6_a20COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a21COUT = CARRY(!inst_hit_counter_aadd_6_a20COUT # !inst_hit_counter_aadd_6_a21)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a21,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a20COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a21,
	cout => inst_hit_counter_aadd_6_a21COUT);

inst_hit_counter_aadd_6_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a22 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a22 $ !inst_hit_counter_aadd_6_a21COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a22COUT = CARRY(!inst_hit_counter_aadd_6_a22 & !inst_hit_counter_aadd_6_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a22,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a21COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a22,
	cout => inst_hit_counter_aadd_6_a22COUT);

inst_hit_counter_aadd_6_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a23 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a23 $ inst_hit_counter_aadd_6_a22COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a23COUT = CARRY(inst_hit_counter_aadd_6_a23 # !inst_hit_counter_aadd_6_a22COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a23,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a22COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a23,
	cout => inst_hit_counter_aadd_6_a23COUT);

inst_hit_counter_aadd_6_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a24 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a24 $ !inst_hit_counter_aadd_6_a23COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a24COUT = CARRY(!inst_hit_counter_aadd_6_a24 & !inst_hit_counter_aadd_6_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a24,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a23COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a24,
	cout => inst_hit_counter_aadd_6_a24COUT);

inst_hit_counter_aadd_6_a25_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a25 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a25 $ inst_hit_counter_aadd_6_a24COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a25COUT = CARRY(inst_hit_counter_aadd_6_a25 # !inst_hit_counter_aadd_6_a24COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a25,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a24COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a25,
	cout => inst_hit_counter_aadd_6_a25COUT);

inst_hit_counter_aadd_6_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a26 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a26 $ !inst_hit_counter_aadd_6_a25COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a26COUT = CARRY(!inst_hit_counter_aadd_6_a26 & !inst_hit_counter_aadd_6_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a26,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a25COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a26,
	cout => inst_hit_counter_aadd_6_a26COUT);

inst_hit_counter_aadd_6_a27_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a27 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a27 $ inst_hit_counter_aadd_6_a26COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a27COUT = CARRY(inst_hit_counter_aadd_6_a27 # !inst_hit_counter_aadd_6_a26COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a27,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a26COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a27,
	cout => inst_hit_counter_aadd_6_a27COUT);

inst_hit_counter_aadd_6_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a28 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a28 $ !inst_hit_counter_aadd_6_a27COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a28COUT = CARRY(!inst_hit_counter_aadd_6_a28 & !inst_hit_counter_aadd_6_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a28,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a27COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a28,
	cout => inst_hit_counter_aadd_6_a28COUT);

inst_hit_counter_areduce_nor_3_a120_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a120 = inst_hit_counter_aadd_6_a26 # inst_hit_counter_aadd_6_a28 # inst_hit_counter_aadd_6_a25 # inst_hit_counter_aadd_6_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a26,
	datab => inst_hit_counter_aadd_6_a28,
	datac => inst_hit_counter_aadd_6_a25,
	datad => inst_hit_counter_aadd_6_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a120);

inst_hit_counter_areduce_nor_3_a95_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a95 = inst_hit_counter_aadd_6_a23 # inst_hit_counter_aadd_6_a24 # inst_hit_counter_aadd_6_a22 # !inst_hit_counter_aadd_6_a21

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a23,
	datab => inst_hit_counter_aadd_6_a24,
	datac => inst_hit_counter_aadd_6_a21,
	datad => inst_hit_counter_aadd_6_a22,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a95);

inst_hit_counter_areduce_nor_3_a74_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a74 = inst_hit_counter_aadd_6_a17 # !inst_hit_counter_aadd_6_a19 # !inst_hit_counter_aadd_6_a18 # !inst_hit_counter_aadd_6_a20

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF7F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a20,
	datab => inst_hit_counter_aadd_6_a18,
	datac => inst_hit_counter_aadd_6_a19,
	datad => inst_hit_counter_aadd_6_a17,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a74);

inst_hit_counter_aadd_6_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a29 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a29 $ inst_hit_counter_aadd_6_a28COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a29COUT = CARRY(inst_hit_counter_aadd_6_a29 # !inst_hit_counter_aadd_6_a28COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a29,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a28COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a29,
	cout => inst_hit_counter_aadd_6_a29COUT);

inst_hit_counter_aadd_6_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a30 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a30 $ !inst_hit_counter_aadd_6_a29COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a30COUT = CARRY(!inst_hit_counter_aadd_6_a30 & !inst_hit_counter_aadd_6_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a30,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a29COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a30,
	cout => inst_hit_counter_aadd_6_a30COUT);

inst_hit_counter_aadd_6_a31_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a31 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a31 $ inst_hit_counter_aadd_6_a30COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a31COUT = CARRY(inst_hit_counter_aadd_6_a31 # !inst_hit_counter_aadd_6_a30COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a31,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a30COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a31,
	cout => inst_hit_counter_aadd_6_a31COUT);

inst_hit_counter_aadd_6_a32_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a32 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a32 $ !inst_hit_counter_aadd_6_a31COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a32,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a31COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a32);

inst_hit_counter_areduce_nor_3_a149_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a149 = inst_hit_counter_aadd_6_a30 # inst_hit_counter_aadd_6_a31 # inst_hit_counter_aadd_6_a32 # inst_hit_counter_aadd_6_a29

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a30,
	datab => inst_hit_counter_aadd_6_a31,
	datac => inst_hit_counter_aadd_6_a32,
	datad => inst_hit_counter_aadd_6_a29,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a149);

inst_hit_counter_areduce_nor_3_a203_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a203 = inst_hit_counter_areduce_nor_3_a120 # inst_hit_counter_areduce_nor_3_a95 # inst_hit_counter_areduce_nor_3_a74 # inst_hit_counter_areduce_nor_3_a149

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_areduce_nor_3_a120,
	datab => inst_hit_counter_areduce_nor_3_a95,
	datac => inst_hit_counter_areduce_nor_3_a74,
	datad => inst_hit_counter_areduce_nor_3_a149,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a203);

inst_hit_counter_areduce_nor_3_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a30 = inst_hit_counter_aadd_6_a2 # inst_hit_counter_aadd_6_a3 # inst_hit_counter_aadd_6_a4 # inst_hit_counter_aadd_6_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a2,
	datab => inst_hit_counter_aadd_6_a3,
	datac => inst_hit_counter_aadd_6_a4,
	datad => inst_hit_counter_aadd_6_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a30);

inst_hit_counter_areduce_nor_3_a35_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a35 = inst_hit_counter_aadd_6_a6 # inst_hit_counter_aadd_6_a5 # inst_hit_counter_aadd_6_a7 # !inst_hit_counter_aadd_6_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFB",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a6,
	datab => inst_hit_counter_aadd_6_a8,
	datac => inst_hit_counter_aadd_6_a5,
	datad => inst_hit_counter_aadd_6_a7,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a35);

inst_hit_counter_areduce_nor_3_a44_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a44 = inst_hit_counter_aadd_6_a10 # inst_hit_counter_aadd_6_a9 # inst_hit_counter_aadd_6_a12 # !inst_hit_counter_aadd_6_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a11,
	datab => inst_hit_counter_aadd_6_a10,
	datac => inst_hit_counter_aadd_6_a9,
	datad => inst_hit_counter_aadd_6_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a44);

inst_hit_counter_areduce_nor_3_a57_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a57 = inst_hit_counter_aadd_6_a14 # inst_hit_counter_aadd_6_a13 # inst_hit_counter_aadd_6_a15 # !inst_hit_counter_aadd_6_a16

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a16,
	datab => inst_hit_counter_aadd_6_a14,
	datac => inst_hit_counter_aadd_6_a13,
	datad => inst_hit_counter_aadd_6_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a57);

inst_hit_counter_areduce_nor_3_a198_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a198 = inst_hit_counter_areduce_nor_3_a30 # inst_hit_counter_areduce_nor_3_a35 # inst_hit_counter_areduce_nor_3_a44 # inst_hit_counter_areduce_nor_3_a57

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_areduce_nor_3_a30,
	datab => inst_hit_counter_areduce_nor_3_a35,
	datac => inst_hit_counter_areduce_nor_3_a44,
	datad => inst_hit_counter_areduce_nor_3_a57,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a198);

inst_hit_counter_areduce_nor_3_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3 = !inst_hit_counter_areduce_nor_3_a203 & !inst_hit_counter_areduce_nor_3_a198

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_areduce_nor_3_a203,
	datac => inst_hit_counter_areduce_nor_3_a198,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_ai_a1 $ inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a0_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a0_a_a0 = !inst_hit_counter_areduce_nor_3_a198 & !inst_hit_counter_areduce_nor_3_a203 & !inst_ROC_aRST_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0101",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_areduce_nor_3_a198,
	datab => inst_hit_counter_areduce_nor_3_a203,
	datac => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_aoneSPEcnt_a0_a_a0);

inst_hit_counter_amultiSPEcnt_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a0_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a0_a_areg0);

slaveregister_inst_aDecoder_103_a21_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aDecoder_103_a21 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0008",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aDecoder_103_a21);

slaveregister_inst_ai_a21690_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21690 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a21 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a # !slaveregister_inst_aDecoder_103_a21 & slaveregister_inst_aregisters_a5_a_a0_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a5_a_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	datac => slaveregister_inst_aregisters_a5_a_a0_a,
	datad => slaveregister_inst_aDecoder_103_a21,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21690);

slaveregister_inst_aregisters_a5_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a0_a = DFFE(inst_hit_counter_amultiSPEcnt_a0_a_areg0 & (slaveregister_inst_ai_a21690 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_amultiSPEcnt_a0_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21690, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_amultiSPEcnt_a0_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a21690,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a0_a);

OneSPE_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_OneSPE,
	combout => OneSPE_acombout);

inst_hit_counter_aOneSPE0_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aOneSPE0 = DFFE(OneSPE_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => OneSPE_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aOneSPE0);

inst_hit_counter_aOneSPE1_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aOneSPE1 = DFFE(inst_hit_counter_aOneSPE0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aOneSPE0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aOneSPE1);

inst_hit_counter_aOneSPE2_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aOneSPE2 = DFFE(inst_hit_counter_aOneSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aOneSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aOneSPE2);

inst_hit_counter_ai_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ai_a19 = inst_hit_counter_aOneSPE1 & !inst_hit_counter_aOneSPE2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aOneSPE1,
	datad => inst_hit_counter_aOneSPE2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ai_a19);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_ai_a19 $ inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a0_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a0_a_areg0);

slaveregister_inst_aDecoder_103_a20_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aDecoder_103_a20 = ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0002",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aDecoder_103_a20);

slaveregister_inst_ai_a21697_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21697 = slaveregister_inst_aDecoder_103_a20 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a4_a_a0_a) # !slaveregister_inst_aDecoder_103_a20 & slaveregister_inst_aregisters_a4_a_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a4_a_a0_a,
	datab => slaveregister_inst_aDecoder_103_a20,
	datac => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21697);

slaveregister_inst_aregisters_a4_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a0_a = DFFE(inst_hit_counter_aoneSPEcnt_a0_a_areg0 & (slaveregister_inst_ai_a21697 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_aoneSPEcnt_a0_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21697, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aoneSPEcnt_a0_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a21697,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a0_a);

slaveregister_inst_aDecoder_103_a22_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aDecoder_103_a22 = !ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aDecoder_103_a22);

slaveregister_inst_aregisters_a6_a_a24_a_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a24_a_a4 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_aDecoder_103_a22

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_aDecoder_103_a22,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aregisters_a6_a_a24_a_a4);

slaveregister_inst_aregisters_a6_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a0_a);

slaveregister_inst_aMux_647_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_647_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a6_a_a0_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a4_a_a0_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a4_a_a0_a,
	datac => slaveregister_inst_aregisters_a6_a_a0_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_647_rtl_1_a0);

slaveregister_inst_aMux_647_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_647_rtl_1_a1 = slaveregister_inst_aMux_647_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a0_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_647_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a5_a_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a7_a_a0_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a5_a_a0_a,
	datad => slaveregister_inst_aMux_647_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_647_rtl_1_a1);

slaveregister_inst_aDecoder_103_a25_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aDecoder_103_a25 = !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aDecoder_103_a25);

slaveregister_inst_ai_a21704_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21704 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a25 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a # !slaveregister_inst_aDecoder_103_a25 & slaveregister_inst_aregisters_a9_a_a0_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a9_a_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => slaveregister_inst_aDecoder_103_a25,
	datad => slaveregister_inst_aregisters_a9_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21704);

inst_hit_counter_ff_aMultiSPE_latch_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aMultiSPE_latch = DFFE(VCC, GLOBAL(MultiSPE_acombout), inst_hit_counter_ff_aMultiSPE1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => MultiSPE_acombout,
	aclr => NOT_inst_hit_counter_ff_aMultiSPE1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aMultiSPE_latch);

inst_hit_counter_ff_aMultiSPE0_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aMultiSPE0 = DFFE(inst_hit_counter_ff_aMultiSPE_latch, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aMultiSPE_latch,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aMultiSPE0);

inst_hit_counter_ff_aMultiSPE1_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aMultiSPE1 = DFFE(!inst_hit_counter_ff_aMultiSPE0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aMultiSPE0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aMultiSPE1);

inst_hit_counter_ff_aMultiSPE2_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aMultiSPE2 = DFFE(!inst_hit_counter_ff_aMultiSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aMultiSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aMultiSPE2);

inst_hit_counter_ff_ai_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_ai_a1 = !inst_hit_counter_ff_aMultiSPE1 & !inst_hit_counter_ff_aMultiSPE2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aMultiSPE1,
	datad => inst_hit_counter_ff_aMultiSPE2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_ai_a1);

inst_hit_counter_ff_aadd_6_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a1 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & !inst_hit_counter_ff_aadd_6_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a1COUT = CARRY(inst_hit_counter_ff_aadd_6_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a1,
	datac => a_aGND,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a1,
	cout => inst_hit_counter_ff_aadd_6_a1COUT);

inst_hit_counter_ff_aadd_6_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a2 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a2 $ !inst_hit_counter_ff_aadd_6_a1COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a2COUT = CARRY(!inst_hit_counter_ff_aadd_6_a2 & !inst_hit_counter_ff_aadd_6_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a2,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a1COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a2,
	cout => inst_hit_counter_ff_aadd_6_a2COUT);

inst_hit_counter_ff_aadd_6_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a3 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a3 $ inst_hit_counter_ff_aadd_6_a2COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a3COUT = CARRY(inst_hit_counter_ff_aadd_6_a3 # !inst_hit_counter_ff_aadd_6_a2COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a3,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a2COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a3,
	cout => inst_hit_counter_ff_aadd_6_a3COUT);

inst_hit_counter_ff_aadd_6_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a4 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a4 $ !inst_hit_counter_ff_aadd_6_a3COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a4COUT = CARRY(!inst_hit_counter_ff_aadd_6_a4 & !inst_hit_counter_ff_aadd_6_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a4,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a3COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a4,
	cout => inst_hit_counter_ff_aadd_6_a4COUT);

inst_hit_counter_ff_aadd_6_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a5 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a5 $ inst_hit_counter_ff_aadd_6_a4COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a5COUT = CARRY(inst_hit_counter_ff_aadd_6_a5 # !inst_hit_counter_ff_aadd_6_a4COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a5,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a4COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a5,
	cout => inst_hit_counter_ff_aadd_6_a5COUT);

inst_hit_counter_ff_aadd_6_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a6 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a6 $ !inst_hit_counter_ff_aadd_6_a5COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a6COUT = CARRY(!inst_hit_counter_ff_aadd_6_a6 & !inst_hit_counter_ff_aadd_6_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a6,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a5COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a6,
	cout => inst_hit_counter_ff_aadd_6_a6COUT);

inst_hit_counter_ff_aadd_6_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a7 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a7 $ inst_hit_counter_ff_aadd_6_a6COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a7COUT = CARRY(inst_hit_counter_ff_aadd_6_a7 # !inst_hit_counter_ff_aadd_6_a6COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a7,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a6COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a7,
	cout => inst_hit_counter_ff_aadd_6_a7COUT);

inst_hit_counter_ff_aadd_6_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a8 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a8 $ !inst_hit_counter_ff_aadd_6_a7COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a8COUT = CARRY(inst_hit_counter_ff_aadd_6_a8 & !inst_hit_counter_ff_aadd_6_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a8,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a7COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a8,
	cout => inst_hit_counter_ff_aadd_6_a8COUT);

inst_hit_counter_ff_areduce_nor_3_a35_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a35 = inst_hit_counter_ff_aadd_6_a6 # inst_hit_counter_ff_aadd_6_a5 # inst_hit_counter_ff_aadd_6_a7 # !inst_hit_counter_ff_aadd_6_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFB",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a6,
	datab => inst_hit_counter_ff_aadd_6_a8,
	datac => inst_hit_counter_ff_aadd_6_a5,
	datad => inst_hit_counter_ff_aadd_6_a7,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a35);

inst_hit_counter_ff_aadd_6_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a9 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a9 $ inst_hit_counter_ff_aadd_6_a8COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a9COUT = CARRY(inst_hit_counter_ff_aadd_6_a9 # !inst_hit_counter_ff_aadd_6_a8COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a9,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a8COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a9,
	cout => inst_hit_counter_ff_aadd_6_a9COUT);

inst_hit_counter_ff_aadd_6_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a10 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a10 $ !inst_hit_counter_ff_aadd_6_a9COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a10COUT = CARRY(!inst_hit_counter_ff_aadd_6_a10 & !inst_hit_counter_ff_aadd_6_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a10,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a9COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a10,
	cout => inst_hit_counter_ff_aadd_6_a10COUT);

inst_hit_counter_ff_aadd_6_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a11 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a11 $ inst_hit_counter_ff_aadd_6_a10COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a11COUT = CARRY(!inst_hit_counter_ff_aadd_6_a10COUT # !inst_hit_counter_ff_aadd_6_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a11,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a10COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a11,
	cout => inst_hit_counter_ff_aadd_6_a11COUT);

inst_hit_counter_ff_aadd_6_a12_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a12 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a12 $ !inst_hit_counter_ff_aadd_6_a11COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a12COUT = CARRY(!inst_hit_counter_ff_aadd_6_a12 & !inst_hit_counter_ff_aadd_6_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a12,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a11COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a12,
	cout => inst_hit_counter_ff_aadd_6_a12COUT);

inst_hit_counter_ff_aadd_6_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a13 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a13 $ inst_hit_counter_ff_aadd_6_a12COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a13COUT = CARRY(inst_hit_counter_ff_aadd_6_a13 # !inst_hit_counter_ff_aadd_6_a12COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a13,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a12COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a13,
	cout => inst_hit_counter_ff_aadd_6_a13COUT);

inst_hit_counter_ff_aadd_6_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a14 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a14 $ !inst_hit_counter_ff_aadd_6_a13COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a14COUT = CARRY(!inst_hit_counter_ff_aadd_6_a14 & !inst_hit_counter_ff_aadd_6_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a14,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a13COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a14,
	cout => inst_hit_counter_ff_aadd_6_a14COUT);

inst_hit_counter_ff_aadd_6_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a15 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a15 $ inst_hit_counter_ff_aadd_6_a14COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a15COUT = CARRY(inst_hit_counter_ff_aadd_6_a15 # !inst_hit_counter_ff_aadd_6_a14COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a15,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a14COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a15,
	cout => inst_hit_counter_ff_aadd_6_a15COUT);

inst_hit_counter_ff_aadd_6_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a16 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a16 $ !inst_hit_counter_ff_aadd_6_a15COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a16COUT = CARRY(inst_hit_counter_ff_aadd_6_a16 & !inst_hit_counter_ff_aadd_6_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a16,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a15COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a16,
	cout => inst_hit_counter_ff_aadd_6_a16COUT);

inst_hit_counter_ff_areduce_nor_3_a57_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a57 = inst_hit_counter_ff_aadd_6_a13 # inst_hit_counter_ff_aadd_6_a14 # inst_hit_counter_ff_aadd_6_a15 # !inst_hit_counter_ff_aadd_6_a16

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a13,
	datab => inst_hit_counter_ff_aadd_6_a14,
	datac => inst_hit_counter_ff_aadd_6_a15,
	datad => inst_hit_counter_ff_aadd_6_a16,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a57);

inst_hit_counter_ff_areduce_nor_3_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a30 = inst_hit_counter_ff_aadd_6_a3 # inst_hit_counter_ff_aadd_6_a2 # inst_hit_counter_ff_aadd_6_a4 # inst_hit_counter_ff_aadd_6_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a3,
	datab => inst_hit_counter_ff_aadd_6_a2,
	datac => inst_hit_counter_ff_aadd_6_a4,
	datad => inst_hit_counter_ff_aadd_6_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a30);

inst_hit_counter_ff_areduce_nor_3_a44_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a44 = inst_hit_counter_ff_aadd_6_a10 # inst_hit_counter_ff_aadd_6_a9 # inst_hit_counter_ff_aadd_6_a12 # !inst_hit_counter_ff_aadd_6_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a11,
	datab => inst_hit_counter_ff_aadd_6_a10,
	datac => inst_hit_counter_ff_aadd_6_a9,
	datad => inst_hit_counter_ff_aadd_6_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a44);

inst_hit_counter_ff_areduce_nor_3_a198_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a198 = inst_hit_counter_ff_areduce_nor_3_a35 # inst_hit_counter_ff_areduce_nor_3_a57 # inst_hit_counter_ff_areduce_nor_3_a30 # inst_hit_counter_ff_areduce_nor_3_a44

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_areduce_nor_3_a35,
	datab => inst_hit_counter_ff_areduce_nor_3_a57,
	datac => inst_hit_counter_ff_areduce_nor_3_a30,
	datad => inst_hit_counter_ff_areduce_nor_3_a44,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a198);

inst_hit_counter_ff_aadd_6_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a17 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a17 $ inst_hit_counter_ff_aadd_6_a16COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a17COUT = CARRY(inst_hit_counter_ff_aadd_6_a17 # !inst_hit_counter_ff_aadd_6_a16COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a17,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a16COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a17,
	cout => inst_hit_counter_ff_aadd_6_a17COUT);

inst_hit_counter_ff_aadd_6_a18_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a18 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a18 $ !inst_hit_counter_ff_aadd_6_a17COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a18COUT = CARRY(inst_hit_counter_ff_aadd_6_a18 & !inst_hit_counter_ff_aadd_6_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a18,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a17COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a18,
	cout => inst_hit_counter_ff_aadd_6_a18COUT);

inst_hit_counter_ff_aadd_6_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a19 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a19 $ inst_hit_counter_ff_aadd_6_a18COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a19COUT = CARRY(!inst_hit_counter_ff_aadd_6_a18COUT # !inst_hit_counter_ff_aadd_6_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a19,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a18COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a19,
	cout => inst_hit_counter_ff_aadd_6_a19COUT);

inst_hit_counter_ff_aadd_6_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a20 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a20 $ !inst_hit_counter_ff_aadd_6_a19COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a20COUT = CARRY(inst_hit_counter_ff_aadd_6_a20 & !inst_hit_counter_ff_aadd_6_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a20,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a19COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a20,
	cout => inst_hit_counter_ff_aadd_6_a20COUT);

inst_hit_counter_ff_aadd_6_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a21 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a21 $ inst_hit_counter_ff_aadd_6_a20COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a21COUT = CARRY(!inst_hit_counter_ff_aadd_6_a20COUT # !inst_hit_counter_ff_aadd_6_a21)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a21,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a20COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a21,
	cout => inst_hit_counter_ff_aadd_6_a21COUT);

inst_hit_counter_ff_aadd_6_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a22 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a22 $ !inst_hit_counter_ff_aadd_6_a21COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a22COUT = CARRY(!inst_hit_counter_ff_aadd_6_a22 & !inst_hit_counter_ff_aadd_6_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a22,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a21COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a22,
	cout => inst_hit_counter_ff_aadd_6_a22COUT);

inst_hit_counter_ff_aadd_6_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a23 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a23 $ inst_hit_counter_ff_aadd_6_a22COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a23COUT = CARRY(inst_hit_counter_ff_aadd_6_a23 # !inst_hit_counter_ff_aadd_6_a22COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a23,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a22COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a23,
	cout => inst_hit_counter_ff_aadd_6_a23COUT);

inst_hit_counter_ff_aadd_6_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a24 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a24 $ !inst_hit_counter_ff_aadd_6_a23COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a24COUT = CARRY(!inst_hit_counter_ff_aadd_6_a24 & !inst_hit_counter_ff_aadd_6_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a24,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a23COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a24,
	cout => inst_hit_counter_ff_aadd_6_a24COUT);

inst_hit_counter_ff_aadd_6_a25_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a25 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a25 $ inst_hit_counter_ff_aadd_6_a24COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a25COUT = CARRY(inst_hit_counter_ff_aadd_6_a25 # !inst_hit_counter_ff_aadd_6_a24COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a25,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a24COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a25,
	cout => inst_hit_counter_ff_aadd_6_a25COUT);

inst_hit_counter_ff_aadd_6_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a26 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a26 $ !inst_hit_counter_ff_aadd_6_a25COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a26COUT = CARRY(!inst_hit_counter_ff_aadd_6_a26 & !inst_hit_counter_ff_aadd_6_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a26,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a25COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a26,
	cout => inst_hit_counter_ff_aadd_6_a26COUT);

inst_hit_counter_ff_aadd_6_a27_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a27 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a27 $ inst_hit_counter_ff_aadd_6_a26COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a27COUT = CARRY(inst_hit_counter_ff_aadd_6_a27 # !inst_hit_counter_ff_aadd_6_a26COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a27,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a26COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a27,
	cout => inst_hit_counter_ff_aadd_6_a27COUT);

inst_hit_counter_ff_aadd_6_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a28 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a28 $ !inst_hit_counter_ff_aadd_6_a27COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a28COUT = CARRY(!inst_hit_counter_ff_aadd_6_a28 & !inst_hit_counter_ff_aadd_6_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a28,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a27COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a28,
	cout => inst_hit_counter_ff_aadd_6_a28COUT);

inst_hit_counter_ff_areduce_nor_3_a120_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a120 = inst_hit_counter_ff_aadd_6_a26 # inst_hit_counter_ff_aadd_6_a28 # inst_hit_counter_ff_aadd_6_a25 # inst_hit_counter_ff_aadd_6_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a26,
	datab => inst_hit_counter_ff_aadd_6_a28,
	datac => inst_hit_counter_ff_aadd_6_a25,
	datad => inst_hit_counter_ff_aadd_6_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a120);

inst_hit_counter_ff_aadd_6_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a29 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a29 $ inst_hit_counter_ff_aadd_6_a28COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a29COUT = CARRY(inst_hit_counter_ff_aadd_6_a29 # !inst_hit_counter_ff_aadd_6_a28COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a29,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a28COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a29,
	cout => inst_hit_counter_ff_aadd_6_a29COUT);

inst_hit_counter_ff_aadd_6_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a30 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a30 $ !inst_hit_counter_ff_aadd_6_a29COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a30COUT = CARRY(!inst_hit_counter_ff_aadd_6_a30 & !inst_hit_counter_ff_aadd_6_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a30,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a29COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a30,
	cout => inst_hit_counter_ff_aadd_6_a30COUT);

inst_hit_counter_ff_aadd_6_a31_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a31 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a31 $ inst_hit_counter_ff_aadd_6_a30COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a31COUT = CARRY(inst_hit_counter_ff_aadd_6_a31 # !inst_hit_counter_ff_aadd_6_a30COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a31,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a30COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a31,
	cout => inst_hit_counter_ff_aadd_6_a31COUT);

inst_hit_counter_ff_aadd_6_a32_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a32 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a32 $ !inst_hit_counter_ff_aadd_6_a31COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a32,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a31COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a32);

inst_hit_counter_ff_areduce_nor_3_a149_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a149 = inst_hit_counter_ff_aadd_6_a30 # inst_hit_counter_ff_aadd_6_a31 # inst_hit_counter_ff_aadd_6_a32 # inst_hit_counter_ff_aadd_6_a29

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a30,
	datab => inst_hit_counter_ff_aadd_6_a31,
	datac => inst_hit_counter_ff_aadd_6_a32,
	datad => inst_hit_counter_ff_aadd_6_a29,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a149);

inst_hit_counter_ff_areduce_nor_3_a74_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a74 = inst_hit_counter_ff_aadd_6_a17 # !inst_hit_counter_ff_aadd_6_a19 # !inst_hit_counter_ff_aadd_6_a18 # !inst_hit_counter_ff_aadd_6_a20

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF7F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a20,
	datab => inst_hit_counter_ff_aadd_6_a18,
	datac => inst_hit_counter_ff_aadd_6_a19,
	datad => inst_hit_counter_ff_aadd_6_a17,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a74);

inst_hit_counter_ff_areduce_nor_3_a95_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a95 = inst_hit_counter_ff_aadd_6_a23 # inst_hit_counter_ff_aadd_6_a24 # inst_hit_counter_ff_aadd_6_a22 # !inst_hit_counter_ff_aadd_6_a21

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a23,
	datab => inst_hit_counter_ff_aadd_6_a24,
	datac => inst_hit_counter_ff_aadd_6_a21,
	datad => inst_hit_counter_ff_aadd_6_a22,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a95);

inst_hit_counter_ff_areduce_nor_3_a203_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a203 = inst_hit_counter_ff_areduce_nor_3_a120 # inst_hit_counter_ff_areduce_nor_3_a149 # inst_hit_counter_ff_areduce_nor_3_a74 # inst_hit_counter_ff_areduce_nor_3_a95

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_areduce_nor_3_a120,
	datab => inst_hit_counter_ff_areduce_nor_3_a149,
	datac => inst_hit_counter_ff_areduce_nor_3_a74,
	datad => inst_hit_counter_ff_areduce_nor_3_a95,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a203);

inst_hit_counter_ff_areduce_nor_3_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3 = !inst_hit_counter_ff_areduce_nor_3_a198 & !inst_hit_counter_ff_areduce_nor_3_a203

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_areduce_nor_3_a198,
	datac => inst_hit_counter_ff_areduce_nor_3_a203,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_ai_a1 $ inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a0_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a0_a_a0 = !inst_hit_counter_ff_areduce_nor_3_a198 & !inst_hit_counter_ff_areduce_nor_3_a203 & !inst_ROC_aRST_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0101",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_areduce_nor_3_a198,
	datab => inst_hit_counter_ff_areduce_nor_3_a203,
	datac => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0);

inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0);

slaveregister_inst_aregisters_a9_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a0_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21704 # !ahb_slave_inst_areg_enable_areg0 & inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_ai_a21704,
	datad => inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a0_a);

inst_hit_counter_ff_aOneSPE_latch_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aOneSPE_latch = DFFE(VCC, GLOBAL(OneSPE_acombout), inst_hit_counter_ff_aOneSPE1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => OneSPE_acombout,
	aclr => NOT_inst_hit_counter_ff_aOneSPE1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aOneSPE_latch);

inst_hit_counter_ff_aOneSPE0_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aOneSPE0 = DFFE(inst_hit_counter_ff_aOneSPE_latch, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aOneSPE_latch,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aOneSPE0);

inst_hit_counter_ff_aOneSPE1_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aOneSPE1 = DFFE(!inst_hit_counter_ff_aOneSPE0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aOneSPE0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aOneSPE1);

inst_hit_counter_ff_aOneSPE2_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aOneSPE2 = DFFE(!inst_hit_counter_ff_aOneSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aOneSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aOneSPE2);

inst_hit_counter_ff_ai_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_ai_a19 = !inst_hit_counter_ff_aOneSPE2 & !inst_hit_counter_ff_aOneSPE1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aOneSPE2,
	datad => inst_hit_counter_ff_aOneSPE1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_ai_a19);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_ai_a19 $ inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0);

slaveregister_inst_aDecoder_103_a24_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aDecoder_103_a24 = !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aDecoder_103_a24);

slaveregister_inst_ai_a21711_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21711 = slaveregister_inst_aDecoder_103_a24 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a8_a_a0_a) # !slaveregister_inst_aDecoder_103_a24 & slaveregister_inst_aregisters_a8_a_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aDecoder_103_a24,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	datac => slaveregister_inst_aregisters_a8_a_a0_a,
	datad => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21711);

slaveregister_inst_aregisters_a8_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a0_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21711 # !ahb_slave_inst_areg_enable_areg0 & inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0,
	datad => slaveregister_inst_ai_a21711,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a0_a);

slaveregister_inst_aMux_647_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_647_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_aregisters_a9_a_a0_a # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a8_a_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a9_a_a0_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a8_a_a0_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_647_rtl_2_a0);

slaveregister_inst_aDecoder_103_a27_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aDecoder_103_a27 = ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aDecoder_103_a27);

slaveregister_inst_ai_a102327_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a102327 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_aregisters_a6_a_a24_a_a1519 & !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_aDecoder_103_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1519,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_aDecoder_103_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a102327);

slaveregister_inst_aregisters_a11_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a0_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	datac => slaveregister_inst_aregisters_a11_a_a0_a,
	datad => slaveregister_inst_ai_a102327,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a0_a);

slaveregister_inst_aDecoder_103_a26_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aDecoder_103_a26 = !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aDecoder_103_a26);

slaveregister_inst_aregisters_a10_a_a0_a_a144_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a0_a_a144 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_aDecoder_103_a26

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_aDecoder_103_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aregisters_a10_a_a0_a_a144);

slaveregister_inst_aregisters_a10_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a0_a);

slaveregister_inst_aMux_647_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_647_rtl_2_a1 = slaveregister_inst_aMux_647_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a0_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_647_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a10_a_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_647_rtl_2_a0,
	datab => slaveregister_inst_aregisters_a11_a_a0_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a10_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_647_rtl_2_a1);

slaveregister_inst_aDecoder_103_a19_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aDecoder_103_a19 = !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aDecoder_103_a19);

slaveregister_inst_ai_a102328_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a102328 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_aregisters_a6_a_a24_a_a1519 & !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_aDecoder_103_a19

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1519,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_aDecoder_103_a19,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a102328);

slaveregister_inst_aregisters_a3_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a0_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E040",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102328,
	datab => slaveregister_inst_aregisters_a3_a_a0_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a0_a);

slaveregister_inst_aregisters_a2_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a0_a);

slaveregister_inst_aDecoder_103_a17_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aDecoder_103_a17 = !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aDecoder_103_a17);

slaveregister_inst_ai_a21718_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21718 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a17 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a # !slaveregister_inst_aDecoder_103_a17 & slaveregister_inst_aregisters_a1_a_a0_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a1_a_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	datac => slaveregister_inst_aregisters_a1_a_a0_a,
	datad => slaveregister_inst_aDecoder_103_a17,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21718);

slaveregister_inst_aDecoder_103_a16_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aDecoder_103_a16 = !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aDecoder_103_a16);

slaveregister_inst_aregisters_a0_a_a30_a_a29_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a30_a_a29 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_aDecoder_103_a16

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_aDecoder_103_a16,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aregisters_a0_a_a30_a_a29);

slaveregister_inst_aregisters_a0_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a1_a);

atwd0_ainst_atwd_control_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a8 = DFFE(VCC, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a8);

atwd0_ainst_atwd_control_astate_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a14 = DFFE(!atwd0_ainst_atwd_control_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_control_astate_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a14);

TriggerComplete_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_TriggerComplete_0,
	combout => TriggerComplete_0_acombout);

atwd0_ainst_atwd_trigger_aTriggerComplete_in_0_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aTriggerComplete_in_0 = DFFE(!TriggerComplete_0_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => TriggerComplete_0_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_aTriggerComplete_in_0);

atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync = DFFE(atwd0_ainst_atwd_trigger_aTriggerComplete_in_0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_trigger_aTriggerComplete_in_0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync);

atwd0_ainst_atwd_control_areduce_or_213_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_213_a0 = !atwd0_ainst_atwd_control_astate_a18 & !atwd0_ainst_atwd_control_astate_a19 & !atwd0_ainst_atwd_control_astate_a14 & !atwd0_ainst_atwd_control_astate_a13

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_astate_a19,
	datac => atwd0_ainst_atwd_control_astate_a14,
	datad => atwd0_ainst_atwd_control_astate_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_213_a0);

atwd0_ainst_atwd_control_areduce_or_222_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_222_a0 = !atwd0_ainst_atwd_control_astate_a16 & !atwd0_ainst_atwd_control_astate_a15

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_control_astate_a16,
	datad => atwd0_ainst_atwd_control_astate_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_222_a0);

atwd0_ainst_atwd_control_areduce_or_222_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_222_a2 = atwd0_ainst_atwd_control_areduce_or_213_a0 & !atwd0_ainst_atwd_control_astate_a11 & !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_areduce_or_222_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_213_a0,
	datab => atwd0_ainst_atwd_control_astate_a11,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_areduce_or_222_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_222_a2);

atwd0_ainst_atwd_control_achannel_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_achannel_a0_a = DFFE(atwd0_ainst_atwd_control_achannel_a0_a & (atwd0_ainst_atwd_control_astate_a17 # !atwd0_ainst_atwd_control_areduce_or_222_a2) # !atwd0_ainst_atwd_control_achannel_a0_a & atwd0_ainst_atwd_control_astate_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8FC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a17,
	datab => atwd0_ainst_atwd_control_achannel_a0_a,
	datac => atwd0_ainst_atwd_control_astate_a12,
	datad => atwd0_ainst_atwd_control_areduce_or_222_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_achannel_a0_a);

atwd0_ainst_atwd_control_aSelect_223_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_223_a1 = atwd0_ainst_atwd_control_astate_a12 & (atwd0_ainst_atwd_control_achannel_a1_a $ atwd0_ainst_atwd_control_achannel_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3C00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_achannel_a1_a,
	datac => atwd0_ainst_atwd_control_achannel_a0_a,
	datad => atwd0_ainst_atwd_control_astate_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_223_a1);

atwd0_ainst_atwd_control_achannel_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_achannel_a1_a = DFFE(atwd0_ainst_atwd_control_aSelect_223_a1 # atwd0_ainst_atwd_control_achannel_a1_a & (atwd0_ainst_atwd_control_astate_a17 # !atwd0_ainst_atwd_control_areduce_or_222_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEAE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aSelect_223_a1,
	datab => atwd0_ainst_atwd_control_achannel_a1_a,
	datac => atwd0_ainst_atwd_control_areduce_or_222_a2,
	datad => atwd0_ainst_atwd_control_astate_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_achannel_a1_a);

atwd0_ainst_atwd_control_astate_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a12 = DFFE(atwd0_ainst_atwd_control_astate_a16 & (!atwd0_ainst_atwd_control_achannel_a1_a # !atwd0_ainst_atwd_control_achannel_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "50F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_achannel_a0_a,
	datac => atwd0_ainst_atwd_control_astate_a16,
	datad => atwd0_ainst_atwd_control_achannel_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a12);

atwd0_ainst_atwd_control_astate_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a11 = DFFE(atwd0_ainst_atwd_control_astate_a12 # atwd0_ainst_atwd_control_astate_a19 & atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a12,
	datac => atwd0_ainst_atwd_control_astate_a19,
	datad => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a11);

atwd0_ainst_atwd_control_areduce_or_246_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_246_a0 = !atwd0_ainst_atwd_control_astate_a10 & !atwd0_ainst_atwd_control_astate_a17 & !atwd0_ainst_atwd_control_astate_a12 & atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a10,
	datab => atwd0_ainst_atwd_control_astate_a17,
	datac => atwd0_ainst_atwd_control_astate_a12,
	datad => atwd0_ainst_atwd_control_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_246_a0);

atwd0_ainst_atwd_control_areduce_or_216_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_216_a6 = !atwd0_ainst_atwd_control_astate_a13 & !atwd0_ainst_atwd_control_astate_a15 & !atwd0_ainst_atwd_control_astate_a14 & !atwd0_ainst_atwd_control_astate_a16

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a13,
	datab => atwd0_ainst_atwd_control_astate_a15,
	datac => atwd0_ainst_atwd_control_astate_a14,
	datad => atwd0_ainst_atwd_control_astate_a16,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_216_a6);

atwd0_ainst_atwd_control_areduce_or_246_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_246 = atwd0_ainst_atwd_control_astate_a19 # atwd0_ainst_atwd_control_astate_a9 # !atwd0_ainst_atwd_control_areduce_or_216_a6 # !atwd0_ainst_atwd_control_areduce_or_246_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFBF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a19,
	datab => atwd0_ainst_atwd_control_areduce_or_246_a0,
	datac => atwd0_ainst_atwd_control_areduce_or_216_a6,
	datad => atwd0_ainst_atwd_control_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_246);

atwd0_ainst_atwd_control_aadd_76_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a0 = !atwd0_ainst_atwd_control_asettle_cnt_a0_a
-- atwd0_ainst_atwd_control_aadd_76_a0COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a0,
	cout => atwd0_ainst_atwd_control_aadd_76_a0COUT);

atwd0_ainst_atwd_control_asettle_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a0_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a0 # atwd0_ainst_atwd_control_asettle_cnt_a0_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a0_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_aadd_76_a0,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a0_a,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a0_a);

atwd0_ainst_atwd_control_aadd_76_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a1 = atwd0_ainst_atwd_control_asettle_cnt_a1_a $ atwd0_ainst_atwd_control_aadd_76_a0COUT
-- atwd0_ainst_atwd_control_aadd_76_a1COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a0COUT # !atwd0_ainst_atwd_control_asettle_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a1_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a1,
	cout => atwd0_ainst_atwd_control_aadd_76_a1COUT);

atwd0_ainst_atwd_control_asettle_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a1_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a1 # atwd0_ainst_atwd_control_asettle_cnt_a1_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a1_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a1_a,
	datac => atwd0_ainst_atwd_control_aadd_76_a1,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a1_a);

atwd0_ainst_atwd_control_aadd_76_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a2 = atwd0_ainst_atwd_control_asettle_cnt_a2_a $ !atwd0_ainst_atwd_control_aadd_76_a1COUT
-- atwd0_ainst_atwd_control_aadd_76_a2COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a2_a & !atwd0_ainst_atwd_control_aadd_76_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a2_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a2,
	cout => atwd0_ainst_atwd_control_aadd_76_a2COUT);

atwd0_ainst_atwd_control_asettle_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a2_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a2 # atwd0_ainst_atwd_control_asettle_cnt_a2_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a2_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a2_a,
	datac => atwd0_ainst_atwd_control_areduce_or_246,
	datad => atwd0_ainst_atwd_control_aadd_76_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a2_a);

atwd0_ainst_atwd_control_aadd_76_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a3 = atwd0_ainst_atwd_control_asettle_cnt_a3_a $ atwd0_ainst_atwd_control_aadd_76_a2COUT
-- atwd0_ainst_atwd_control_aadd_76_a3COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a2COUT # !atwd0_ainst_atwd_control_asettle_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a3_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a3,
	cout => atwd0_ainst_atwd_control_aadd_76_a3COUT);

atwd0_ainst_atwd_control_asettle_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a3_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a3 # atwd0_ainst_atwd_control_asettle_cnt_a3_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a3_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a3_a,
	datac => atwd0_ainst_atwd_control_aadd_76_a3,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a3_a);

atwd0_ainst_atwd_control_aadd_76_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a4 = atwd0_ainst_atwd_control_asettle_cnt_a4_a $ !atwd0_ainst_atwd_control_aadd_76_a3COUT
-- atwd0_ainst_atwd_control_aadd_76_a4COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a4_a & !atwd0_ainst_atwd_control_aadd_76_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a4_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a4,
	cout => atwd0_ainst_atwd_control_aadd_76_a4COUT);

atwd0_ainst_atwd_control_asettle_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a4_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a4 # atwd0_ainst_atwd_control_asettle_cnt_a4_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a4_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_aadd_76_a4,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a4_a,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a4_a);

atwd0_ainst_atwd_control_aadd_76_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a5 = atwd0_ainst_atwd_control_asettle_cnt_a5_a $ atwd0_ainst_atwd_control_aadd_76_a4COUT
-- atwd0_ainst_atwd_control_aadd_76_a5COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a4COUT # !atwd0_ainst_atwd_control_asettle_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a5_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a5,
	cout => atwd0_ainst_atwd_control_aadd_76_a5COUT);

atwd0_ainst_atwd_control_asettle_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a5_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a5 # atwd0_ainst_atwd_control_asettle_cnt_a5_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a5_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a5_a,
	datac => atwd0_ainst_atwd_control_areduce_or_246,
	datad => atwd0_ainst_atwd_control_aadd_76_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a5_a);

atwd0_ainst_atwd_control_aadd_76_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a6 = atwd0_ainst_atwd_control_asettle_cnt_a6_a $ !atwd0_ainst_atwd_control_aadd_76_a5COUT
-- atwd0_ainst_atwd_control_aadd_76_a6COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a6_a & !atwd0_ainst_atwd_control_aadd_76_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a6_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a6,
	cout => atwd0_ainst_atwd_control_aadd_76_a6COUT);

atwd0_ainst_atwd_control_asettle_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a6_a = DFFE(atwd0_ainst_atwd_control_areduce_or_246 & (atwd0_ainst_atwd_control_asettle_cnt_a6_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a6) # !atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a6_a,
	datad => atwd0_ainst_atwd_control_aadd_76_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a6_a);

atwd0_ainst_atwd_control_aadd_76_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a7 = atwd0_ainst_atwd_control_asettle_cnt_a7_a $ atwd0_ainst_atwd_control_aadd_76_a6COUT
-- atwd0_ainst_atwd_control_aadd_76_a7COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a6COUT # !atwd0_ainst_atwd_control_asettle_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a7_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a7,
	cout => atwd0_ainst_atwd_control_aadd_76_a7COUT);

atwd0_ainst_atwd_control_asettle_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a7_a = DFFE(atwd0_ainst_atwd_control_areduce_or_246 & (atwd0_ainst_atwd_control_asettle_cnt_a7_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a7) # !atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a7_a,
	datad => atwd0_ainst_atwd_control_aadd_76_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a7_a);

atwd0_ainst_atwd_control_aSelect_182_a129_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a129 = !atwd0_ainst_atwd_control_asettle_cnt_a6_a & !atwd0_ainst_atwd_control_asettle_cnt_a5_a & atwd0_ainst_atwd_control_asettle_cnt_a7_a & !atwd0_ainst_atwd_control_asettle_cnt_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0010",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a6_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a5_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a7_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_aSelect_182_a129);

atwd0_ainst_atwd_control_aSelect_182_a240_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a240 = (!atwd0_ainst_atwd_control_asettle_cnt_a3_a & !atwd0_ainst_atwd_control_asettle_cnt_a2_a & !atwd0_ainst_atwd_control_asettle_cnt_a1_a & !atwd0_ainst_atwd_control_asettle_cnt_a0_a) & CASCADE(atwd0_ainst_atwd_control_aSelect_182_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a3_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a2_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a1_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a0_a,
	cascin => atwd0_ainst_atwd_control_aSelect_182_a129,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_182_a240);

atwd0_ainst_atwd_control_aadd_76_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a8 = atwd0_ainst_atwd_control_asettle_cnt_a8_a $ !atwd0_ainst_atwd_control_aadd_76_a7COUT
-- atwd0_ainst_atwd_control_aadd_76_a8COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a8_a & !atwd0_ainst_atwd_control_aadd_76_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a8_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a8,
	cout => atwd0_ainst_atwd_control_aadd_76_a8COUT);

atwd0_ainst_atwd_control_asettle_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a8_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a8 # atwd0_ainst_atwd_control_asettle_cnt_a8_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a8_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a8_a,
	datac => atwd0_ainst_atwd_control_areduce_or_246,
	datad => atwd0_ainst_atwd_control_aadd_76_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a8_a);

atwd0_ainst_atwd_control_aadd_76_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a9 = atwd0_ainst_atwd_control_asettle_cnt_a9_a $ atwd0_ainst_atwd_control_aadd_76_a8COUT
-- atwd0_ainst_atwd_control_aadd_76_a9COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a8COUT # !atwd0_ainst_atwd_control_asettle_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a9_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a9,
	cout => atwd0_ainst_atwd_control_aadd_76_a9COUT);

atwd0_ainst_atwd_control_asettle_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a9_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a9 # atwd0_ainst_atwd_control_asettle_cnt_a9_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a9_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a9_a,
	datac => atwd0_ainst_atwd_control_areduce_or_246,
	datad => atwd0_ainst_atwd_control_aadd_76_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a9_a);

atwd0_ainst_atwd_control_aadd_76_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a10 = atwd0_ainst_atwd_control_asettle_cnt_a10_a $ !atwd0_ainst_atwd_control_aadd_76_a9COUT
-- atwd0_ainst_atwd_control_aadd_76_a10COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a10_a & !atwd0_ainst_atwd_control_aadd_76_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a10_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a10,
	cout => atwd0_ainst_atwd_control_aadd_76_a10COUT);

atwd0_ainst_atwd_control_asettle_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a10_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a10 # atwd0_ainst_atwd_control_asettle_cnt_a10_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a10_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a10_a,
	datac => atwd0_ainst_atwd_control_areduce_or_246,
	datad => atwd0_ainst_atwd_control_aadd_76_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a10_a);

atwd0_ainst_atwd_control_aadd_76_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a11 = atwd0_ainst_atwd_control_asettle_cnt_a11_a $ atwd0_ainst_atwd_control_aadd_76_a10COUT
-- atwd0_ainst_atwd_control_aadd_76_a11COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a10COUT # !atwd0_ainst_atwd_control_asettle_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a11_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a11,
	cout => atwd0_ainst_atwd_control_aadd_76_a11COUT);

atwd0_ainst_atwd_control_asettle_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a11_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a11 # atwd0_ainst_atwd_control_asettle_cnt_a11_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a11_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a11_a,
	datac => atwd0_ainst_atwd_control_areduce_or_246,
	datad => atwd0_ainst_atwd_control_aadd_76_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a11_a);

atwd0_ainst_atwd_control_aadd_76_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a12 = atwd0_ainst_atwd_control_asettle_cnt_a12_a $ !atwd0_ainst_atwd_control_aadd_76_a11COUT
-- atwd0_ainst_atwd_control_aadd_76_a12COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a12_a & !atwd0_ainst_atwd_control_aadd_76_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a12_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a12,
	cout => atwd0_ainst_atwd_control_aadd_76_a12COUT);

atwd0_ainst_atwd_control_asettle_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a12_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a12 # atwd0_ainst_atwd_control_asettle_cnt_a12_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a12_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a12_a,
	datac => atwd0_ainst_atwd_control_areduce_or_246,
	datad => atwd0_ainst_atwd_control_aadd_76_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a12_a);

atwd0_ainst_atwd_control_aadd_76_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a13 = atwd0_ainst_atwd_control_asettle_cnt_a13_a $ atwd0_ainst_atwd_control_aadd_76_a12COUT
-- atwd0_ainst_atwd_control_aadd_76_a13COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a12COUT # !atwd0_ainst_atwd_control_asettle_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a13_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a13,
	cout => atwd0_ainst_atwd_control_aadd_76_a13COUT);

atwd0_ainst_atwd_control_asettle_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a13_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a13 # atwd0_ainst_atwd_control_asettle_cnt_a13_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a13_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a13_a,
	datac => atwd0_ainst_atwd_control_areduce_or_246,
	datad => atwd0_ainst_atwd_control_aadd_76_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a13_a);

atwd0_ainst_atwd_control_aadd_76_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a14 = atwd0_ainst_atwd_control_asettle_cnt_a14_a $ !atwd0_ainst_atwd_control_aadd_76_a13COUT
-- atwd0_ainst_atwd_control_aadd_76_a14COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a14_a & !atwd0_ainst_atwd_control_aadd_76_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a14_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a14,
	cout => atwd0_ainst_atwd_control_aadd_76_a14COUT);

atwd0_ainst_atwd_control_asettle_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a14_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a14 # atwd0_ainst_atwd_control_asettle_cnt_a14_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a14_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a14_a,
	datac => atwd0_ainst_atwd_control_areduce_or_246,
	datad => atwd0_ainst_atwd_control_aadd_76_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a14_a);

atwd0_ainst_atwd_control_aadd_76_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a15 = atwd0_ainst_atwd_control_asettle_cnt_a15_a $ atwd0_ainst_atwd_control_aadd_76_a14COUT
-- atwd0_ainst_atwd_control_aadd_76_a15COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a14COUT # !atwd0_ainst_atwd_control_asettle_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a15_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a15,
	cout => atwd0_ainst_atwd_control_aadd_76_a15COUT);

atwd0_ainst_atwd_control_asettle_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a15_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a15 # atwd0_ainst_atwd_control_asettle_cnt_a15_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a15_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a15_a,
	datac => atwd0_ainst_atwd_control_areduce_or_246,
	datad => atwd0_ainst_atwd_control_aadd_76_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a15_a);

atwd0_ainst_atwd_control_aadd_76_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a16 = atwd0_ainst_atwd_control_asettle_cnt_a16_a $ !atwd0_ainst_atwd_control_aadd_76_a15COUT
-- atwd0_ainst_atwd_control_aadd_76_a16COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a16_a & !atwd0_ainst_atwd_control_aadd_76_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a16_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a16,
	cout => atwd0_ainst_atwd_control_aadd_76_a16COUT);

atwd0_ainst_atwd_control_asettle_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a16_a = DFFE(atwd0_ainst_atwd_control_areduce_or_246 & (atwd0_ainst_atwd_control_asettle_cnt_a16_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a16) # !atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a16_a,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aadd_76_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a16_a);

atwd0_ainst_atwd_control_aadd_76_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a17 = atwd0_ainst_atwd_control_asettle_cnt_a17_a $ atwd0_ainst_atwd_control_aadd_76_a16COUT
-- atwd0_ainst_atwd_control_aadd_76_a17COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a16COUT # !atwd0_ainst_atwd_control_asettle_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a17_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a17,
	cout => atwd0_ainst_atwd_control_aadd_76_a17COUT);

atwd0_ainst_atwd_control_asettle_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a17_a = DFFE(atwd0_ainst_atwd_control_areduce_or_246 & (atwd0_ainst_atwd_control_asettle_cnt_a17_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a17) # !atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a17_a,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aadd_76_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a17_a);

atwd0_ainst_atwd_control_aadd_76_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a18 = atwd0_ainst_atwd_control_asettle_cnt_a18_a $ !atwd0_ainst_atwd_control_aadd_76_a17COUT
-- atwd0_ainst_atwd_control_aadd_76_a18COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a18_a & !atwd0_ainst_atwd_control_aadd_76_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a18_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a18,
	cout => atwd0_ainst_atwd_control_aadd_76_a18COUT);

atwd0_ainst_atwd_control_asettle_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a18_a = DFFE(atwd0_ainst_atwd_control_areduce_or_246 & (atwd0_ainst_atwd_control_asettle_cnt_a18_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a18) # !atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a18_a,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aadd_76_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a18_a);

atwd0_ainst_atwd_control_aadd_76_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a19 = atwd0_ainst_atwd_control_asettle_cnt_a19_a $ atwd0_ainst_atwd_control_aadd_76_a18COUT
-- atwd0_ainst_atwd_control_aadd_76_a19COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a18COUT # !atwd0_ainst_atwd_control_asettle_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a19_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a19,
	cout => atwd0_ainst_atwd_control_aadd_76_a19COUT);

atwd0_ainst_atwd_control_asettle_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a19_a = DFFE(atwd0_ainst_atwd_control_areduce_or_246 & (atwd0_ainst_atwd_control_asettle_cnt_a19_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a19) # !atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a19_a,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aadd_76_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a19_a);

atwd0_ainst_atwd_control_aadd_76_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a20 = atwd0_ainst_atwd_control_asettle_cnt_a20_a $ !atwd0_ainst_atwd_control_aadd_76_a19COUT
-- atwd0_ainst_atwd_control_aadd_76_a20COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a20_a & !atwd0_ainst_atwd_control_aadd_76_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a20_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a20,
	cout => atwd0_ainst_atwd_control_aadd_76_a20COUT);

atwd0_ainst_atwd_control_asettle_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a20_a = DFFE(atwd0_ainst_atwd_control_areduce_or_246 & (atwd0_ainst_atwd_control_asettle_cnt_a20_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a20) # !atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a20_a,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aadd_76_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a20_a);

atwd0_ainst_atwd_control_aadd_76_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a21 = atwd0_ainst_atwd_control_asettle_cnt_a21_a $ atwd0_ainst_atwd_control_aadd_76_a20COUT
-- atwd0_ainst_atwd_control_aadd_76_a21COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a20COUT # !atwd0_ainst_atwd_control_asettle_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a21_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a21,
	cout => atwd0_ainst_atwd_control_aadd_76_a21COUT);

atwd0_ainst_atwd_control_asettle_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a21_a = DFFE(atwd0_ainst_atwd_control_areduce_or_246 & (atwd0_ainst_atwd_control_asettle_cnt_a21_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a21) # !atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a21_a,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aadd_76_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a21_a);

atwd0_ainst_atwd_control_aadd_76_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a22 = atwd0_ainst_atwd_control_asettle_cnt_a22_a $ !atwd0_ainst_atwd_control_aadd_76_a21COUT
-- atwd0_ainst_atwd_control_aadd_76_a22COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a22_a & !atwd0_ainst_atwd_control_aadd_76_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a22_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a22,
	cout => atwd0_ainst_atwd_control_aadd_76_a22COUT);

atwd0_ainst_atwd_control_asettle_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a22_a = DFFE(atwd0_ainst_atwd_control_areduce_or_246 & (atwd0_ainst_atwd_control_asettle_cnt_a22_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a22) # !atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a22_a,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aadd_76_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a22_a);

atwd0_ainst_atwd_control_aadd_76_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a23 = atwd0_ainst_atwd_control_asettle_cnt_a23_a $ atwd0_ainst_atwd_control_aadd_76_a22COUT
-- atwd0_ainst_atwd_control_aadd_76_a23COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a22COUT # !atwd0_ainst_atwd_control_asettle_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a23_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a23,
	cout => atwd0_ainst_atwd_control_aadd_76_a23COUT);

atwd0_ainst_atwd_control_asettle_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a23_a = DFFE(atwd0_ainst_atwd_control_areduce_or_246 & (atwd0_ainst_atwd_control_asettle_cnt_a23_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a23) # !atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a23_a,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aadd_76_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a23_a);

atwd0_ainst_atwd_control_aSelect_182_a53_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a53 = !atwd0_ainst_atwd_control_asettle_cnt_a23_a & !atwd0_ainst_atwd_control_asettle_cnt_a21_a & !atwd0_ainst_atwd_control_asettle_cnt_a20_a & !atwd0_ainst_atwd_control_asettle_cnt_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a23_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a21_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a20_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_aSelect_182_a53);

atwd0_ainst_atwd_control_aSelect_182_a238_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a238 = (!atwd0_ainst_atwd_control_asettle_cnt_a18_a & !atwd0_ainst_atwd_control_asettle_cnt_a19_a & !atwd0_ainst_atwd_control_asettle_cnt_a17_a & !atwd0_ainst_atwd_control_asettle_cnt_a16_a) & CASCADE(atwd0_ainst_atwd_control_aSelect_182_a53)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a18_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a19_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a17_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a16_a,
	cascin => atwd0_ainst_atwd_control_aSelect_182_a53,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_182_a238);

atwd0_ainst_atwd_control_aadd_76_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a24 = atwd0_ainst_atwd_control_asettle_cnt_a24_a $ !atwd0_ainst_atwd_control_aadd_76_a23COUT
-- atwd0_ainst_atwd_control_aadd_76_a24COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a24_a & !atwd0_ainst_atwd_control_aadd_76_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a24_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a24,
	cout => atwd0_ainst_atwd_control_aadd_76_a24COUT);

atwd0_ainst_atwd_control_asettle_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a24_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a24_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a24) # !atwd0_ainst_atwd_control_asettle_cnt_a24_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a24_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_76_a24,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a24_a);

atwd0_ainst_atwd_control_aadd_76_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a25 = atwd0_ainst_atwd_control_asettle_cnt_a25_a $ atwd0_ainst_atwd_control_aadd_76_a24COUT
-- atwd0_ainst_atwd_control_aadd_76_a25COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a24COUT # !atwd0_ainst_atwd_control_asettle_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a25_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a25,
	cout => atwd0_ainst_atwd_control_aadd_76_a25COUT);

atwd0_ainst_atwd_control_asettle_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a25_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a25_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a25) # !atwd0_ainst_atwd_control_asettle_cnt_a25_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a25_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_76_a25,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a25_a);

atwd0_ainst_atwd_control_aadd_76_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a26 = atwd0_ainst_atwd_control_asettle_cnt_a26_a $ !atwd0_ainst_atwd_control_aadd_76_a25COUT
-- atwd0_ainst_atwd_control_aadd_76_a26COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a26_a & !atwd0_ainst_atwd_control_aadd_76_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a26_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a26,
	cout => atwd0_ainst_atwd_control_aadd_76_a26COUT);

atwd0_ainst_atwd_control_asettle_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a26_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a26 # atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_asettle_cnt_a26_a) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_asettle_cnt_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_areduce_or_246,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a26_a,
	datad => atwd0_ainst_atwd_control_aadd_76_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a26_a);

atwd0_ainst_atwd_control_aadd_76_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a27 = atwd0_ainst_atwd_control_asettle_cnt_a27_a $ atwd0_ainst_atwd_control_aadd_76_a26COUT
-- atwd0_ainst_atwd_control_aadd_76_a27COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a26COUT # !atwd0_ainst_atwd_control_asettle_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a27_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a27,
	cout => atwd0_ainst_atwd_control_aadd_76_a27COUT);

atwd0_ainst_atwd_control_asettle_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a27_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a27 # atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_asettle_cnt_a27_a) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_asettle_cnt_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_areduce_or_246,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a27_a,
	datad => atwd0_ainst_atwd_control_aadd_76_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a27_a);

atwd0_ainst_atwd_control_aadd_76_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a28 = atwd0_ainst_atwd_control_asettle_cnt_a28_a $ !atwd0_ainst_atwd_control_aadd_76_a27COUT
-- atwd0_ainst_atwd_control_aadd_76_a28COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a28_a & !atwd0_ainst_atwd_control_aadd_76_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a28_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a28,
	cout => atwd0_ainst_atwd_control_aadd_76_a28COUT);

atwd0_ainst_atwd_control_asettle_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a28_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a28 # atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_asettle_cnt_a28_a) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_asettle_cnt_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_areduce_or_246,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a28_a,
	datad => atwd0_ainst_atwd_control_aadd_76_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a28_a);

atwd0_ainst_atwd_control_aadd_76_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a29 = atwd0_ainst_atwd_control_asettle_cnt_a29_a $ atwd0_ainst_atwd_control_aadd_76_a28COUT
-- atwd0_ainst_atwd_control_aadd_76_a29COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a28COUT # !atwd0_ainst_atwd_control_asettle_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a29_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a29,
	cout => atwd0_ainst_atwd_control_aadd_76_a29COUT);

atwd0_ainst_atwd_control_asettle_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a29_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a29 # atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_asettle_cnt_a29_a) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_asettle_cnt_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_areduce_or_246,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a29_a,
	datad => atwd0_ainst_atwd_control_aadd_76_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a29_a);

atwd0_ainst_atwd_control_aadd_76_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a30 = atwd0_ainst_atwd_control_asettle_cnt_a30_a $ !atwd0_ainst_atwd_control_aadd_76_a29COUT
-- atwd0_ainst_atwd_control_aadd_76_a30COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a30_a & !atwd0_ainst_atwd_control_aadd_76_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a30_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a30,
	cout => atwd0_ainst_atwd_control_aadd_76_a30COUT);

atwd0_ainst_atwd_control_asettle_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a30_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a30_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a30) # !atwd0_ainst_atwd_control_asettle_cnt_a30_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a30_a,
	datab => atwd0_ainst_atwd_control_areduce_or_246,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aadd_76_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a30_a);

atwd0_ainst_atwd_control_aadd_76_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a31 = atwd0_ainst_atwd_control_aadd_76_a30COUT $ atwd0_ainst_atwd_control_asettle_cnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_control_asettle_cnt_a31_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a31);

atwd0_ainst_atwd_control_asettle_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a31_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a31 # atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_asettle_cnt_a31_a) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_asettle_cnt_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_areduce_or_246,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a31_a,
	datad => atwd0_ainst_atwd_control_aadd_76_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a31_a);

atwd0_ainst_atwd_control_aSelect_182_a39_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a39 = !atwd0_ainst_atwd_control_asettle_cnt_a30_a & !atwd0_ainst_atwd_control_asettle_cnt_a29_a & !atwd0_ainst_atwd_control_asettle_cnt_a31_a & !atwd0_ainst_atwd_control_asettle_cnt_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a30_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a29_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a31_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_aSelect_182_a39);

atwd0_ainst_atwd_control_aSelect_182_a237_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a237 = (!atwd0_ainst_atwd_control_asettle_cnt_a24_a & !atwd0_ainst_atwd_control_asettle_cnt_a26_a & !atwd0_ainst_atwd_control_asettle_cnt_a25_a & !atwd0_ainst_atwd_control_asettle_cnt_a27_a) & CASCADE(atwd0_ainst_atwd_control_aSelect_182_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a24_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a26_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a25_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a27_a,
	cascin => atwd0_ainst_atwd_control_aSelect_182_a39,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_182_a237);

atwd0_ainst_atwd_control_aSelect_182_a83_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a83 = !atwd0_ainst_atwd_control_asettle_cnt_a15_a & !atwd0_ainst_atwd_control_asettle_cnt_a14_a & !atwd0_ainst_atwd_control_asettle_cnt_a13_a & !atwd0_ainst_atwd_control_asettle_cnt_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a15_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a14_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a13_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_aSelect_182_a83);

atwd0_ainst_atwd_control_aSelect_182_a239_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a239 = (!atwd0_ainst_atwd_control_asettle_cnt_a11_a & !atwd0_ainst_atwd_control_asettle_cnt_a10_a & !atwd0_ainst_atwd_control_asettle_cnt_a9_a & !atwd0_ainst_atwd_control_asettle_cnt_a8_a) & CASCADE(atwd0_ainst_atwd_control_aSelect_182_a83)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a11_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a10_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a9_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a8_a,
	cascin => atwd0_ainst_atwd_control_aSelect_182_a83,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_182_a239);

atwd0_ainst_atwd_control_aSelect_182_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a8 = atwd0_ainst_atwd_control_aSelect_182_a240 & atwd0_ainst_atwd_control_aSelect_182_a238 & atwd0_ainst_atwd_control_aSelect_182_a237 & atwd0_ainst_atwd_control_aSelect_182_a239

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aSelect_182_a240,
	datab => atwd0_ainst_atwd_control_aSelect_182_a238,
	datac => atwd0_ainst_atwd_control_aSelect_182_a237,
	datad => atwd0_ainst_atwd_control_aSelect_182_a239,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_182_a8);

atwd0_ainst_atwd_control_astate_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a18 = DFFE(atwd0_ainst_atwd_control_astate_a11 # atwd0_ainst_atwd_control_astate_a18 & !atwd0_ainst_atwd_control_aSelect_182_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCFC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a11,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aSelect_182_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a18);

atwd0_ainst_atwd_control_areduce_or_310_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_310_a6 = atwd0_ainst_atwd_control_astate_a16 # atwd0_ainst_atwd_control_astate_a15 # !atwd0_ainst_atwd_control_areduce_or_213_a0 # !atwd0_ainst_atwd_control_areduce_or_246_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a16,
	datab => atwd0_ainst_atwd_control_astate_a15,
	datac => atwd0_ainst_atwd_control_areduce_or_246_a0,
	datad => atwd0_ainst_atwd_control_areduce_or_213_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_310_a6);

atwd0_ainst_atwd_control_aadd_103_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a0 = !atwd0_ainst_atwd_control_adigitize_cnt_a0_a
-- atwd0_ainst_atwd_control_aadd_103_a0COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a0,
	cout => atwd0_ainst_atwd_control_aadd_103_a0COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a0_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a0 # atwd0_ainst_atwd_control_adigitize_cnt_a0_a & atwd0_ainst_atwd_control_areduce_or_310_a6) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a0_a & atwd0_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_aadd_103_a0,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a0_a,
	datad => atwd0_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a0_a);

atwd0_ainst_atwd_control_aadd_103_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a1 = atwd0_ainst_atwd_control_adigitize_cnt_a1_a $ atwd0_ainst_atwd_control_aadd_103_a0COUT
-- atwd0_ainst_atwd_control_aadd_103_a1COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a0COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a1_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a1,
	cout => atwd0_ainst_atwd_control_aadd_103_a1COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a1_a = DFFE(atwd0_ainst_atwd_control_aadd_103_a1 & (atwd0_ainst_atwd_control_astate_a9 # atwd0_ainst_atwd_control_adigitize_cnt_a1_a & atwd0_ainst_atwd_control_areduce_or_310_a6) # !atwd0_ainst_atwd_control_aadd_103_a1 & atwd0_ainst_atwd_control_adigitize_cnt_a1_a & atwd0_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aadd_103_a1,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a1_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a1_a);

atwd0_ainst_atwd_control_aadd_103_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a2 = atwd0_ainst_atwd_control_adigitize_cnt_a2_a $ !atwd0_ainst_atwd_control_aadd_103_a1COUT
-- atwd0_ainst_atwd_control_aadd_103_a2COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a2_a & !atwd0_ainst_atwd_control_aadd_103_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a2_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a2,
	cout => atwd0_ainst_atwd_control_aadd_103_a2COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a2_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a2 # atwd0_ainst_atwd_control_adigitize_cnt_a2_a & atwd0_ainst_atwd_control_areduce_or_310_a6) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a2_a & atwd0_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_aadd_103_a2,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a2_a,
	datad => atwd0_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a2_a);

atwd0_ainst_atwd_control_aadd_103_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a3 = atwd0_ainst_atwd_control_adigitize_cnt_a3_a $ atwd0_ainst_atwd_control_aadd_103_a2COUT
-- atwd0_ainst_atwd_control_aadd_103_a3COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a2COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a3_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a3,
	cout => atwd0_ainst_atwd_control_aadd_103_a3COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a3_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a3 # atwd0_ainst_atwd_control_adigitize_cnt_a3_a & atwd0_ainst_atwd_control_areduce_or_310_a6) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a3_a & atwd0_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_aadd_103_a3,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a3_a,
	datad => atwd0_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a3_a);

atwd0_ainst_atwd_control_aadd_103_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a4 = atwd0_ainst_atwd_control_adigitize_cnt_a4_a $ !atwd0_ainst_atwd_control_aadd_103_a3COUT
-- atwd0_ainst_atwd_control_aadd_103_a4COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a4_a & !atwd0_ainst_atwd_control_aadd_103_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a4_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a4,
	cout => atwd0_ainst_atwd_control_aadd_103_a4COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a4_a = DFFE(atwd0_ainst_atwd_control_adigitize_cnt_a4_a & (atwd0_ainst_atwd_control_areduce_or_310_a6 # atwd0_ainst_atwd_control_aadd_103_a4 & atwd0_ainst_atwd_control_astate_a9) # !atwd0_ainst_atwd_control_adigitize_cnt_a4_a & atwd0_ainst_atwd_control_aadd_103_a4 & atwd0_ainst_atwd_control_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a4_a,
	datab => atwd0_ainst_atwd_control_aadd_103_a4,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a4_a);

atwd0_ainst_atwd_control_aadd_103_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a5 = atwd0_ainst_atwd_control_adigitize_cnt_a5_a $ atwd0_ainst_atwd_control_aadd_103_a4COUT
-- atwd0_ainst_atwd_control_aadd_103_a5COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a4COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a5_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a5,
	cout => atwd0_ainst_atwd_control_aadd_103_a5COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a5_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a5 # atwd0_ainst_atwd_control_adigitize_cnt_a5_a & atwd0_ainst_atwd_control_areduce_or_310_a6) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a5_a & atwd0_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a5_a,
	datac => atwd0_ainst_atwd_control_aadd_103_a5,
	datad => atwd0_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a5_a);

atwd0_ainst_atwd_control_aadd_103_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a6 = atwd0_ainst_atwd_control_adigitize_cnt_a6_a $ !atwd0_ainst_atwd_control_aadd_103_a5COUT
-- atwd0_ainst_atwd_control_aadd_103_a6COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a6_a & !atwd0_ainst_atwd_control_aadd_103_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a6_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a6,
	cout => atwd0_ainst_atwd_control_aadd_103_a6COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a6_a = DFFE(atwd0_ainst_atwd_control_adigitize_cnt_a6_a & (atwd0_ainst_atwd_control_areduce_or_310_a6 # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a6) # !atwd0_ainst_atwd_control_adigitize_cnt_a6_a & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a6_a,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_aadd_103_a6,
	datad => atwd0_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a6_a);

atwd0_ainst_atwd_control_aadd_103_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a7 = atwd0_ainst_atwd_control_adigitize_cnt_a7_a $ atwd0_ainst_atwd_control_aadd_103_a6COUT
-- atwd0_ainst_atwd_control_aadd_103_a7COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a6COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a7_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a7,
	cout => atwd0_ainst_atwd_control_aadd_103_a7COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a7_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a7 # atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_adigitize_cnt_a7_a) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_adigitize_cnt_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a7_a,
	datad => atwd0_ainst_atwd_control_aadd_103_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a7_a);

atwd0_ainst_atwd_control_aadd_103_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a8 = atwd0_ainst_atwd_control_adigitize_cnt_a8_a $ !atwd0_ainst_atwd_control_aadd_103_a7COUT
-- atwd0_ainst_atwd_control_aadd_103_a8COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a8_a & !atwd0_ainst_atwd_control_aadd_103_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a8_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a8,
	cout => atwd0_ainst_atwd_control_aadd_103_a8COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a8_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a8 # atwd0_ainst_atwd_control_adigitize_cnt_a8_a & atwd0_ainst_atwd_control_areduce_or_310_a6) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a8_a & atwd0_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a8_a,
	datac => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd0_ainst_atwd_control_aadd_103_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a8_a);

atwd0_ainst_atwd_control_aadd_103_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a9 = atwd0_ainst_atwd_control_adigitize_cnt_a9_a $ atwd0_ainst_atwd_control_aadd_103_a8COUT
-- atwd0_ainst_atwd_control_aadd_103_a9COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a8COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a9_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a9,
	cout => atwd0_ainst_atwd_control_aadd_103_a9COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a9_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a9 # atwd0_ainst_atwd_control_adigitize_cnt_a9_a & atwd0_ainst_atwd_control_areduce_or_310_a6) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a9_a & atwd0_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a9_a,
	datac => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd0_ainst_atwd_control_aadd_103_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a9_a);

atwd0_ainst_atwd_control_aadd_103_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a10 = atwd0_ainst_atwd_control_adigitize_cnt_a10_a $ !atwd0_ainst_atwd_control_aadd_103_a9COUT
-- atwd0_ainst_atwd_control_aadd_103_a10COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a10_a & !atwd0_ainst_atwd_control_aadd_103_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a10_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a10,
	cout => atwd0_ainst_atwd_control_aadd_103_a10COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a10_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a10 # atwd0_ainst_atwd_control_adigitize_cnt_a10_a & atwd0_ainst_atwd_control_areduce_or_310_a6) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a10_a & atwd0_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a10_a,
	datac => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd0_ainst_atwd_control_aadd_103_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a10_a);

atwd0_ainst_atwd_control_aadd_103_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a11 = atwd0_ainst_atwd_control_adigitize_cnt_a11_a $ atwd0_ainst_atwd_control_aadd_103_a10COUT
-- atwd0_ainst_atwd_control_aadd_103_a11COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a10COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a11_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a11,
	cout => atwd0_ainst_atwd_control_aadd_103_a11COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a11_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a11 # atwd0_ainst_atwd_control_adigitize_cnt_a11_a & atwd0_ainst_atwd_control_areduce_or_310_a6) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a11_a & atwd0_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a11_a,
	datac => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd0_ainst_atwd_control_aadd_103_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a11_a);

atwd0_ainst_atwd_control_aadd_103_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a12 = atwd0_ainst_atwd_control_adigitize_cnt_a12_a $ !atwd0_ainst_atwd_control_aadd_103_a11COUT
-- atwd0_ainst_atwd_control_aadd_103_a12COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a12_a & !atwd0_ainst_atwd_control_aadd_103_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a12_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a12,
	cout => atwd0_ainst_atwd_control_aadd_103_a12COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a12_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a12 # atwd0_ainst_atwd_control_adigitize_cnt_a12_a & atwd0_ainst_atwd_control_areduce_or_310_a6) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a12_a & atwd0_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a12_a,
	datac => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd0_ainst_atwd_control_aadd_103_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a12_a);

atwd0_ainst_atwd_control_aadd_103_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a13 = atwd0_ainst_atwd_control_adigitize_cnt_a13_a $ atwd0_ainst_atwd_control_aadd_103_a12COUT
-- atwd0_ainst_atwd_control_aadd_103_a13COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a12COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a13_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a13,
	cout => atwd0_ainst_atwd_control_aadd_103_a13COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a13_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a13 # atwd0_ainst_atwd_control_adigitize_cnt_a13_a & atwd0_ainst_atwd_control_areduce_or_310_a6) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a13_a & atwd0_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a13_a,
	datac => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd0_ainst_atwd_control_aadd_103_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a13_a);

atwd0_ainst_atwd_control_aadd_103_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a14 = atwd0_ainst_atwd_control_adigitize_cnt_a14_a $ !atwd0_ainst_atwd_control_aadd_103_a13COUT
-- atwd0_ainst_atwd_control_aadd_103_a14COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a14_a & !atwd0_ainst_atwd_control_aadd_103_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a14_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a14,
	cout => atwd0_ainst_atwd_control_aadd_103_a14COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a14_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a14 # atwd0_ainst_atwd_control_adigitize_cnt_a14_a & atwd0_ainst_atwd_control_areduce_or_310_a6) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a14_a & atwd0_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a14_a,
	datac => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd0_ainst_atwd_control_aadd_103_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a14_a);

atwd0_ainst_atwd_control_aadd_103_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a15 = atwd0_ainst_atwd_control_adigitize_cnt_a15_a $ atwd0_ainst_atwd_control_aadd_103_a14COUT
-- atwd0_ainst_atwd_control_aadd_103_a15COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a14COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a15_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a15,
	cout => atwd0_ainst_atwd_control_aadd_103_a15COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a15_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a15 # atwd0_ainst_atwd_control_adigitize_cnt_a15_a & atwd0_ainst_atwd_control_areduce_or_310_a6) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a15_a & atwd0_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a15_a,
	datac => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd0_ainst_atwd_control_aadd_103_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a15_a);

atwd0_ainst_atwd_control_aSelect_195_a83_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a83 = !atwd0_ainst_atwd_control_adigitize_cnt_a15_a & !atwd0_ainst_atwd_control_adigitize_cnt_a13_a & !atwd0_ainst_atwd_control_adigitize_cnt_a14_a & !atwd0_ainst_atwd_control_adigitize_cnt_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a15_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a13_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a14_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_aSelect_195_a83);

atwd0_ainst_atwd_control_aSelect_195_a239_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a239 = (!atwd0_ainst_atwd_control_adigitize_cnt_a11_a & atwd0_ainst_atwd_control_adigitize_cnt_a9_a & !atwd0_ainst_atwd_control_adigitize_cnt_a10_a & !atwd0_ainst_atwd_control_adigitize_cnt_a8_a) & CASCADE(atwd0_ainst_atwd_control_aSelect_195_a83)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0004",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a11_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a9_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a10_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a8_a,
	cascin => atwd0_ainst_atwd_control_aSelect_195_a83,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_195_a239);

atwd0_ainst_atwd_control_aadd_103_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a16 = atwd0_ainst_atwd_control_adigitize_cnt_a16_a $ !atwd0_ainst_atwd_control_aadd_103_a15COUT
-- atwd0_ainst_atwd_control_aadd_103_a16COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a16_a & !atwd0_ainst_atwd_control_aadd_103_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a16_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a16,
	cout => atwd0_ainst_atwd_control_aadd_103_a16COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a16_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a16_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a16) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a16_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a16_a);

atwd0_ainst_atwd_control_aadd_103_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a17 = atwd0_ainst_atwd_control_adigitize_cnt_a17_a $ atwd0_ainst_atwd_control_aadd_103_a16COUT
-- atwd0_ainst_atwd_control_aadd_103_a17COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a16COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a17_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a17,
	cout => atwd0_ainst_atwd_control_aadd_103_a17COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a17_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a17_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a17) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a17_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a17_a);

atwd0_ainst_atwd_control_aadd_103_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a18 = atwd0_ainst_atwd_control_adigitize_cnt_a18_a $ !atwd0_ainst_atwd_control_aadd_103_a17COUT
-- atwd0_ainst_atwd_control_aadd_103_a18COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a18_a & !atwd0_ainst_atwd_control_aadd_103_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a18_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a18,
	cout => atwd0_ainst_atwd_control_aadd_103_a18COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a18_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a18_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a18) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a18_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a18_a);

atwd0_ainst_atwd_control_aadd_103_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a19 = atwd0_ainst_atwd_control_adigitize_cnt_a19_a $ atwd0_ainst_atwd_control_aadd_103_a18COUT
-- atwd0_ainst_atwd_control_aadd_103_a19COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a18COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a19_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a19,
	cout => atwd0_ainst_atwd_control_aadd_103_a19COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a19_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a19_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a19) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a19_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a19_a);

atwd0_ainst_atwd_control_aadd_103_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a20 = atwd0_ainst_atwd_control_adigitize_cnt_a20_a $ !atwd0_ainst_atwd_control_aadd_103_a19COUT
-- atwd0_ainst_atwd_control_aadd_103_a20COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a20_a & !atwd0_ainst_atwd_control_aadd_103_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a20_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a20,
	cout => atwd0_ainst_atwd_control_aadd_103_a20COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a20_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a20_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a20) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a20_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a20_a);

atwd0_ainst_atwd_control_aadd_103_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a21 = atwd0_ainst_atwd_control_adigitize_cnt_a21_a $ atwd0_ainst_atwd_control_aadd_103_a20COUT
-- atwd0_ainst_atwd_control_aadd_103_a21COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a20COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a21_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a21,
	cout => atwd0_ainst_atwd_control_aadd_103_a21COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a21_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a21_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a21) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a21_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a21_a);

atwd0_ainst_atwd_control_aadd_103_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a22 = atwd0_ainst_atwd_control_adigitize_cnt_a22_a $ !atwd0_ainst_atwd_control_aadd_103_a21COUT
-- atwd0_ainst_atwd_control_aadd_103_a22COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a22_a & !atwd0_ainst_atwd_control_aadd_103_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a22_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a22,
	cout => atwd0_ainst_atwd_control_aadd_103_a22COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a22_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a22_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a22) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a22_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a22_a);

atwd0_ainst_atwd_control_aadd_103_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a23 = atwd0_ainst_atwd_control_adigitize_cnt_a23_a $ atwd0_ainst_atwd_control_aadd_103_a22COUT
-- atwd0_ainst_atwd_control_aadd_103_a23COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a22COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a23_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a23,
	cout => atwd0_ainst_atwd_control_aadd_103_a23COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a23_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a23_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a23) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a23_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a23_a);

atwd0_ainst_atwd_control_aadd_103_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a24 = atwd0_ainst_atwd_control_adigitize_cnt_a24_a $ !atwd0_ainst_atwd_control_aadd_103_a23COUT
-- atwd0_ainst_atwd_control_aadd_103_a24COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a24_a & !atwd0_ainst_atwd_control_aadd_103_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a24_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a24,
	cout => atwd0_ainst_atwd_control_aadd_103_a24COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a24_a = DFFE(atwd0_ainst_atwd_control_adigitize_cnt_a24_a & (atwd0_ainst_atwd_control_areduce_or_310_a6 # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a24) # !atwd0_ainst_atwd_control_adigitize_cnt_a24_a & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a24_a,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_aadd_103_a24,
	datad => atwd0_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a24_a);

atwd0_ainst_atwd_control_aadd_103_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a25 = atwd0_ainst_atwd_control_adigitize_cnt_a25_a $ atwd0_ainst_atwd_control_aadd_103_a24COUT
-- atwd0_ainst_atwd_control_aadd_103_a25COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a24COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a25_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a25,
	cout => atwd0_ainst_atwd_control_aadd_103_a25COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a25_a = DFFE(atwd0_ainst_atwd_control_adigitize_cnt_a25_a & (atwd0_ainst_atwd_control_areduce_or_310_a6 # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a25) # !atwd0_ainst_atwd_control_adigitize_cnt_a25_a & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a25_a,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_aadd_103_a25,
	datad => atwd0_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a25_a);

atwd0_ainst_atwd_control_aadd_103_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a26 = atwd0_ainst_atwd_control_adigitize_cnt_a26_a $ !atwd0_ainst_atwd_control_aadd_103_a25COUT
-- atwd0_ainst_atwd_control_aadd_103_a26COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a26_a & !atwd0_ainst_atwd_control_aadd_103_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a26_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a26,
	cout => atwd0_ainst_atwd_control_aadd_103_a26COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a26_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a26 # atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_adigitize_cnt_a26_a) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_adigitize_cnt_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a26_a,
	datad => atwd0_ainst_atwd_control_aadd_103_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a26_a);

atwd0_ainst_atwd_control_aadd_103_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a27 = atwd0_ainst_atwd_control_adigitize_cnt_a27_a $ atwd0_ainst_atwd_control_aadd_103_a26COUT
-- atwd0_ainst_atwd_control_aadd_103_a27COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a26COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a27_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a27,
	cout => atwd0_ainst_atwd_control_aadd_103_a27COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a27_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a27 # atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_adigitize_cnt_a27_a) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_adigitize_cnt_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a27_a,
	datad => atwd0_ainst_atwd_control_aadd_103_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a27_a);

atwd0_ainst_atwd_control_aadd_103_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a28 = atwd0_ainst_atwd_control_adigitize_cnt_a28_a $ !atwd0_ainst_atwd_control_aadd_103_a27COUT
-- atwd0_ainst_atwd_control_aadd_103_a28COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a28_a & !atwd0_ainst_atwd_control_aadd_103_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a28_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a28,
	cout => atwd0_ainst_atwd_control_aadd_103_a28COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a28_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a28 # atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_adigitize_cnt_a28_a) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_adigitize_cnt_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a28_a,
	datad => atwd0_ainst_atwd_control_aadd_103_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a28_a);

atwd0_ainst_atwd_control_aadd_103_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a29 = atwd0_ainst_atwd_control_adigitize_cnt_a29_a $ atwd0_ainst_atwd_control_aadd_103_a28COUT
-- atwd0_ainst_atwd_control_aadd_103_a29COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a28COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a29_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a29,
	cout => atwd0_ainst_atwd_control_aadd_103_a29COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a29_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a29 # atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_adigitize_cnt_a29_a) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_adigitize_cnt_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a29_a,
	datad => atwd0_ainst_atwd_control_aadd_103_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a29_a);

atwd0_ainst_atwd_control_aadd_103_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a30 = atwd0_ainst_atwd_control_adigitize_cnt_a30_a $ !atwd0_ainst_atwd_control_aadd_103_a29COUT
-- atwd0_ainst_atwd_control_aadd_103_a30COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a30_a & !atwd0_ainst_atwd_control_aadd_103_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a30_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a30,
	cout => atwd0_ainst_atwd_control_aadd_103_a30COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a30_a = DFFE(atwd0_ainst_atwd_control_adigitize_cnt_a30_a & (atwd0_ainst_atwd_control_areduce_or_310_a6 # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a30) # !atwd0_ainst_atwd_control_adigitize_cnt_a30_a & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a30_a,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd0_ainst_atwd_control_aadd_103_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a30_a);

atwd0_ainst_atwd_control_aadd_103_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a31 = atwd0_ainst_atwd_control_aadd_103_a30COUT $ atwd0_ainst_atwd_control_adigitize_cnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a31_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a31);

atwd0_ainst_atwd_control_adigitize_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a31_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a31_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a31) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a31, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a31_a,
	datad => atwd0_ainst_atwd_control_aadd_103_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a31_a);

atwd0_ainst_atwd_control_aSelect_195_a39_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a39 = !atwd0_ainst_atwd_control_adigitize_cnt_a30_a & !atwd0_ainst_atwd_control_adigitize_cnt_a29_a & !atwd0_ainst_atwd_control_adigitize_cnt_a31_a & !atwd0_ainst_atwd_control_adigitize_cnt_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a30_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a29_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a31_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_aSelect_195_a39);

atwd0_ainst_atwd_control_aSelect_195_a237_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a237 = (!atwd0_ainst_atwd_control_adigitize_cnt_a24_a & !atwd0_ainst_atwd_control_adigitize_cnt_a26_a & !atwd0_ainst_atwd_control_adigitize_cnt_a25_a & !atwd0_ainst_atwd_control_adigitize_cnt_a27_a) & CASCADE(atwd0_ainst_atwd_control_aSelect_195_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a24_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a26_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a25_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a27_a,
	cascin => atwd0_ainst_atwd_control_aSelect_195_a39,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_195_a237);

atwd0_ainst_atwd_control_aSelect_195_a53_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a53 = !atwd0_ainst_atwd_control_adigitize_cnt_a21_a & !atwd0_ainst_atwd_control_adigitize_cnt_a22_a & !atwd0_ainst_atwd_control_adigitize_cnt_a20_a & !atwd0_ainst_atwd_control_adigitize_cnt_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a21_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a22_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a20_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_aSelect_195_a53);

atwd0_ainst_atwd_control_aSelect_195_a238_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a238 = (!atwd0_ainst_atwd_control_adigitize_cnt_a16_a & !atwd0_ainst_atwd_control_adigitize_cnt_a19_a & !atwd0_ainst_atwd_control_adigitize_cnt_a17_a & !atwd0_ainst_atwd_control_adigitize_cnt_a18_a) & CASCADE(atwd0_ainst_atwd_control_aSelect_195_a53)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a16_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a19_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a17_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a18_a,
	cascin => atwd0_ainst_atwd_control_aSelect_195_a53,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_195_a238);

atwd0_ainst_atwd_control_aSelect_195_a129_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a129 = !atwd0_ainst_atwd_control_adigitize_cnt_a6_a & !atwd0_ainst_atwd_control_adigitize_cnt_a5_a & !atwd0_ainst_atwd_control_adigitize_cnt_a7_a & !atwd0_ainst_atwd_control_adigitize_cnt_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a6_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a5_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a7_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_aSelect_195_a129);

atwd0_ainst_atwd_control_aSelect_195_a240_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a240 = (!atwd0_ainst_atwd_control_adigitize_cnt_a1_a & !atwd0_ainst_atwd_control_adigitize_cnt_a0_a & !atwd0_ainst_atwd_control_adigitize_cnt_a2_a & !atwd0_ainst_atwd_control_adigitize_cnt_a3_a) & CASCADE(atwd0_ainst_atwd_control_aSelect_195_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a1_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a0_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a2_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a3_a,
	cascin => atwd0_ainst_atwd_control_aSelect_195_a129,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_195_a240);

atwd0_ainst_atwd_control_aSelect_195_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a8 = atwd0_ainst_atwd_control_aSelect_195_a239 & atwd0_ainst_atwd_control_aSelect_195_a237 & atwd0_ainst_atwd_control_aSelect_195_a238 & atwd0_ainst_atwd_control_aSelect_195_a240

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aSelect_195_a239,
	datab => atwd0_ainst_atwd_control_aSelect_195_a237,
	datac => atwd0_ainst_atwd_control_aSelect_195_a238,
	datad => atwd0_ainst_atwd_control_aSelect_195_a240,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_195_a8);

atwd0_ainst_atwd_control_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a9 = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aSelect_182_a8 # !atwd0_ainst_atwd_control_aSelect_195_a8) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aSelect_182_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aSelect_195_a8,
	datad => atwd0_ainst_atwd_control_aSelect_182_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a9);

atwd0_ainst_atwd_readout_arst_divide_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_arst_divide = DFFE(atwd0_ainst_atwd_readout_arst_divide & (atwd0_ainst_atwd_readout_astate_a12 # !atwd0_ainst_atwd_readout_aSelect_87_a21) # !atwd0_ainst_atwd_readout_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8FCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a12,
	datab => atwd0_ainst_atwd_readout_arst_divide,
	datac => atwd0_ainst_atwd_readout_astate_a8,
	datad => atwd0_ainst_atwd_readout_aSelect_87_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_arst_divide);

atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY()

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => atwd0_ainst_atwd_readout_arst_divide,
	devclrn => devclrn,
	devpor => devpor,
	cout => atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a = DFFE(!atwd0_ainst_atwd_readout_arst_divide & atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT $ atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	cin => atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => atwd0_ainst_atwd_readout_arst_divide,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a);

atwd0_ainst_atwd_readout_areduce_or_160_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_or_160_a29 = !atwd0_ainst_atwd_readout_astate_a13 & !atwd0_ainst_atwd_readout_astate_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_astate_a13,
	datac => atwd0_ainst_atwd_readout_astate_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_or_160_a29);

atwd0_ainst_atwd_readout_areduce_or_160_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_or_160 = atwd0_ainst_atwd_readout_astate_a9 # atwd0_ainst_atwd_readout_astate_a12 # atwd0_ainst_atwd_readout_astate_a11 # !atwd0_ainst_atwd_readout_areduce_or_160_a29

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFB",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a9,
	datab => atwd0_ainst_atwd_readout_areduce_or_160_a29,
	datac => atwd0_ainst_atwd_readout_astate_a12,
	datad => atwd0_ainst_atwd_readout_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_or_160);

atwd0_ainst_atwd_readout_areduce_or_160_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_or_160_a27 = !atwd0_ainst_atwd_readout_astate_a13 & !atwd0_ainst_atwd_readout_astate_a11 & !atwd0_ainst_atwd_readout_astate_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0011",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a13,
	datab => atwd0_ainst_atwd_readout_astate_a11,
	datad => atwd0_ainst_atwd_readout_astate_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_or_160_a27);

atwd0_ainst_atwd_readout_aadd_40_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a0 = !atwd0_ainst_atwd_readout_areadout_cnt_a0_a
-- atwd0_ainst_atwd_readout_aadd_40_a0COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a0,
	cout => atwd0_ainst_atwd_readout_aadd_40_a0COUT);

atwd0_ainst_atwd_readout_aadd_40_rtl_0_a126_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_rtl_0_a126 = atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_rtl_0_a126);

atwd0_ainst_atwd_readout_areduce_or_160_a32_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_or_160_a32 = atwd0_ainst_atwd_readout_astate_a9 # atwd0_ainst_atwd_readout_astate_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAFA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a9,
	datac => atwd0_ainst_atwd_readout_astate_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_or_160_a32);

atwd0_ainst_atwd_readout_areadout_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a0_a = DFFE(atwd0_ainst_atwd_readout_aadd_40_rtl_0_a126 # atwd0_ainst_atwd_readout_areadout_cnt_a0_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_areduce_or_160_a27), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a0_a,
	datac => atwd0_ainst_atwd_readout_aadd_40_rtl_0_a126,
	datad => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a0_a);

atwd0_ainst_atwd_readout_aadd_40_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a1 = atwd0_ainst_atwd_readout_areadout_cnt_a1_a $ atwd0_ainst_atwd_readout_aadd_40_a0COUT
-- atwd0_ainst_atwd_readout_aadd_40_a1COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a0COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a1_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a1,
	cout => atwd0_ainst_atwd_readout_aadd_40_a1COUT);

atwd0_ainst_atwd_readout_aadd_40_rtl_0_a123_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_rtl_0_a123 = atwd0_ainst_atwd_readout_aadd_40_a1 & atwd0_ainst_atwd_readout_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aadd_40_a1,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_rtl_0_a123);

atwd0_ainst_atwd_readout_areadout_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a1_a = DFFE(atwd0_ainst_atwd_readout_aadd_40_rtl_0_a123 # atwd0_ainst_atwd_readout_areadout_cnt_a1_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_areduce_or_160_a27), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a1_a,
	datac => atwd0_ainst_atwd_readout_aadd_40_rtl_0_a123,
	datad => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a1_a);

atwd0_ainst_atwd_readout_aadd_40_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a2 = atwd0_ainst_atwd_readout_areadout_cnt_a2_a $ !atwd0_ainst_atwd_readout_aadd_40_a1COUT
-- atwd0_ainst_atwd_readout_aadd_40_a2COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a2_a & !atwd0_ainst_atwd_readout_aadd_40_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a2_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a2,
	cout => atwd0_ainst_atwd_readout_aadd_40_a2COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a2_a = DFFE(atwd0_ainst_atwd_readout_astate_a10 & (atwd0_ainst_atwd_readout_aadd_40_a2 # atwd0_ainst_atwd_readout_areadout_cnt_a2_a & atwd0_ainst_atwd_readout_areduce_or_160) # !atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_areadout_cnt_a2_a & atwd0_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a2_a,
	datac => atwd0_ainst_atwd_readout_areduce_or_160,
	datad => atwd0_ainst_atwd_readout_aadd_40_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a2_a);

atwd0_ainst_atwd_readout_aadd_40_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a3 = atwd0_ainst_atwd_readout_areadout_cnt_a3_a $ atwd0_ainst_atwd_readout_aadd_40_a2COUT
-- atwd0_ainst_atwd_readout_aadd_40_a3COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a2COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a3_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a3,
	cout => atwd0_ainst_atwd_readout_aadd_40_a3COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a3_a = DFFE(atwd0_ainst_atwd_readout_astate_a10 & (atwd0_ainst_atwd_readout_aadd_40_a3 # atwd0_ainst_atwd_readout_areadout_cnt_a3_a & atwd0_ainst_atwd_readout_areduce_or_160) # !atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_areadout_cnt_a3_a & atwd0_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a3_a,
	datac => atwd0_ainst_atwd_readout_areduce_or_160,
	datad => atwd0_ainst_atwd_readout_aadd_40_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a3_a);

atwd0_ainst_atwd_readout_aadd_40_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a4 = atwd0_ainst_atwd_readout_areadout_cnt_a4_a $ !atwd0_ainst_atwd_readout_aadd_40_a3COUT
-- atwd0_ainst_atwd_readout_aadd_40_a4COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a4_a & !atwd0_ainst_atwd_readout_aadd_40_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a4_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a4,
	cout => atwd0_ainst_atwd_readout_aadd_40_a4COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a4_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a4_a & (atwd0_ainst_atwd_readout_areduce_or_160 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a4) # !atwd0_ainst_atwd_readout_areadout_cnt_a4_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a4_a,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aadd_40_a4,
	datad => atwd0_ainst_atwd_readout_areduce_or_160,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a4_a);

atwd0_ainst_atwd_readout_aadd_40_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a5 = atwd0_ainst_atwd_readout_areadout_cnt_a5_a $ atwd0_ainst_atwd_readout_aadd_40_a4COUT
-- atwd0_ainst_atwd_readout_aadd_40_a5COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a4COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a5_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a5,
	cout => atwd0_ainst_atwd_readout_aadd_40_a5COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a5_a = DFFE(atwd0_ainst_atwd_readout_aadd_40_a5 & (atwd0_ainst_atwd_readout_astate_a10 # atwd0_ainst_atwd_readout_areadout_cnt_a5_a & atwd0_ainst_atwd_readout_areduce_or_160) # !atwd0_ainst_atwd_readout_aadd_40_a5 & atwd0_ainst_atwd_readout_areadout_cnt_a5_a & atwd0_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aadd_40_a5,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a5_a,
	datad => atwd0_ainst_atwd_readout_areduce_or_160,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a5_a);

atwd0_ainst_atwd_readout_aadd_40_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a6 = atwd0_ainst_atwd_readout_areadout_cnt_a6_a $ !atwd0_ainst_atwd_readout_aadd_40_a5COUT
-- atwd0_ainst_atwd_readout_aadd_40_a6COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a6_a & !atwd0_ainst_atwd_readout_aadd_40_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a6_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a6,
	cout => atwd0_ainst_atwd_readout_aadd_40_a6COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a6_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a6_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a6) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a6_a,
	datad => atwd0_ainst_atwd_readout_aadd_40_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a6_a);

atwd0_ainst_atwd_readout_aadd_40_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a7 = atwd0_ainst_atwd_readout_areadout_cnt_a7_a $ atwd0_ainst_atwd_readout_aadd_40_a6COUT
-- atwd0_ainst_atwd_readout_aadd_40_a7COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a6COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a7_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a7,
	cout => atwd0_ainst_atwd_readout_aadd_40_a7COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a7_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a7_a & (atwd0_ainst_atwd_readout_areduce_or_160 # atwd0_ainst_atwd_readout_aadd_40_a7 & atwd0_ainst_atwd_readout_astate_a10) # !atwd0_ainst_atwd_readout_areadout_cnt_a7_a & atwd0_ainst_atwd_readout_aadd_40_a7 & atwd0_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a7_a,
	datab => atwd0_ainst_atwd_readout_aadd_40_a7,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_areduce_or_160,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a7_a);

atwd0_ainst_atwd_readout_aadd_40_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a8 = atwd0_ainst_atwd_readout_areadout_cnt_a8_a $ !atwd0_ainst_atwd_readout_aadd_40_a7COUT
-- atwd0_ainst_atwd_readout_aadd_40_a8COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a8_a & !atwd0_ainst_atwd_readout_aadd_40_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a8_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a8,
	cout => atwd0_ainst_atwd_readout_aadd_40_a8COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a8_a = DFFE(atwd0_ainst_atwd_readout_aadd_40_a8 & (atwd0_ainst_atwd_readout_astate_a10 # atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_areadout_cnt_a8_a) # !atwd0_ainst_atwd_readout_aadd_40_a8 & atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_areadout_cnt_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aadd_40_a8,
	datab => atwd0_ainst_atwd_readout_areduce_or_160,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a8_a,
	datad => atwd0_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a8_a);

atwd0_ainst_atwd_readout_aadd_40_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a9 = atwd0_ainst_atwd_readout_areadout_cnt_a9_a $ atwd0_ainst_atwd_readout_aadd_40_a8COUT
-- atwd0_ainst_atwd_readout_aadd_40_a9COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a8COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a9_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a9,
	cout => atwd0_ainst_atwd_readout_aadd_40_a9COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a9_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a9_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a9) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a9_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a9_a);

atwd0_ainst_atwd_readout_aadd_40_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a10 = atwd0_ainst_atwd_readout_areadout_cnt_a10_a $ !atwd0_ainst_atwd_readout_aadd_40_a9COUT
-- atwd0_ainst_atwd_readout_aadd_40_a10COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a10_a & !atwd0_ainst_atwd_readout_aadd_40_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a10_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a10,
	cout => atwd0_ainst_atwd_readout_aadd_40_a10COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a10_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a10_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a10) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a10_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a10_a);

atwd0_ainst_atwd_readout_aadd_40_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a11 = atwd0_ainst_atwd_readout_areadout_cnt_a11_a $ atwd0_ainst_atwd_readout_aadd_40_a10COUT
-- atwd0_ainst_atwd_readout_aadd_40_a11COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a10COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a11_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a11,
	cout => atwd0_ainst_atwd_readout_aadd_40_a11COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a11_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a11_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a11) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a11_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a11_a);

atwd0_ainst_atwd_readout_aadd_40_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a12 = atwd0_ainst_atwd_readout_areadout_cnt_a12_a $ !atwd0_ainst_atwd_readout_aadd_40_a11COUT
-- atwd0_ainst_atwd_readout_aadd_40_a12COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a12_a & !atwd0_ainst_atwd_readout_aadd_40_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a12_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a12,
	cout => atwd0_ainst_atwd_readout_aadd_40_a12COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a12_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a12_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a12) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a12_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a12_a);

atwd0_ainst_atwd_readout_aadd_40_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a13 = atwd0_ainst_atwd_readout_areadout_cnt_a13_a $ atwd0_ainst_atwd_readout_aadd_40_a12COUT
-- atwd0_ainst_atwd_readout_aadd_40_a13COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a12COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a13_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a13,
	cout => atwd0_ainst_atwd_readout_aadd_40_a13COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a13_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a13_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a13) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a13_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a13_a);

atwd0_ainst_atwd_readout_aadd_40_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a14 = atwd0_ainst_atwd_readout_areadout_cnt_a14_a $ !atwd0_ainst_atwd_readout_aadd_40_a13COUT
-- atwd0_ainst_atwd_readout_aadd_40_a14COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a14_a & !atwd0_ainst_atwd_readout_aadd_40_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a14_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a14,
	cout => atwd0_ainst_atwd_readout_aadd_40_a14COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a14_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a14_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a14) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a14_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a14_a);

atwd0_ainst_atwd_readout_aadd_40_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a15 = atwd0_ainst_atwd_readout_areadout_cnt_a15_a $ atwd0_ainst_atwd_readout_aadd_40_a14COUT
-- atwd0_ainst_atwd_readout_aadd_40_a15COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a14COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a15_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a15,
	cout => atwd0_ainst_atwd_readout_aadd_40_a15COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a15_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a15_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a15) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a15_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a15_a);

atwd0_ainst_atwd_readout_aadd_40_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a16 = atwd0_ainst_atwd_readout_areadout_cnt_a16_a $ !atwd0_ainst_atwd_readout_aadd_40_a15COUT
-- atwd0_ainst_atwd_readout_aadd_40_a16COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a16_a & !atwd0_ainst_atwd_readout_aadd_40_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a16_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a16,
	cout => atwd0_ainst_atwd_readout_aadd_40_a16COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a16_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a16_a & (atwd0_ainst_atwd_readout_areduce_or_160 # atwd0_ainst_atwd_readout_aadd_40_a16 & atwd0_ainst_atwd_readout_astate_a10) # !atwd0_ainst_atwd_readout_areadout_cnt_a16_a & atwd0_ainst_atwd_readout_aadd_40_a16 & atwd0_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a16_a,
	datab => atwd0_ainst_atwd_readout_areduce_or_160,
	datac => atwd0_ainst_atwd_readout_aadd_40_a16,
	datad => atwd0_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a16_a);

atwd0_ainst_atwd_readout_aadd_40_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a17 = atwd0_ainst_atwd_readout_areadout_cnt_a17_a $ atwd0_ainst_atwd_readout_aadd_40_a16COUT
-- atwd0_ainst_atwd_readout_aadd_40_a17COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a16COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a17_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a17,
	cout => atwd0_ainst_atwd_readout_aadd_40_a17COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a17_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a17_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a17) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a17_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a17_a);

atwd0_ainst_atwd_readout_aadd_40_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a18 = atwd0_ainst_atwd_readout_areadout_cnt_a18_a $ !atwd0_ainst_atwd_readout_aadd_40_a17COUT
-- atwd0_ainst_atwd_readout_aadd_40_a18COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a18_a & !atwd0_ainst_atwd_readout_aadd_40_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a18_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a18,
	cout => atwd0_ainst_atwd_readout_aadd_40_a18COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a18_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a18_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a18) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a18_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a18_a);

atwd0_ainst_atwd_readout_aadd_40_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a19 = atwd0_ainst_atwd_readout_areadout_cnt_a19_a $ atwd0_ainst_atwd_readout_aadd_40_a18COUT
-- atwd0_ainst_atwd_readout_aadd_40_a19COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a18COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a19_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a19,
	cout => atwd0_ainst_atwd_readout_aadd_40_a19COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a19_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a19_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a19) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a19_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a19_a);

atwd0_ainst_atwd_readout_aadd_40_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a20 = atwd0_ainst_atwd_readout_areadout_cnt_a20_a $ !atwd0_ainst_atwd_readout_aadd_40_a19COUT
-- atwd0_ainst_atwd_readout_aadd_40_a20COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a20_a & !atwd0_ainst_atwd_readout_aadd_40_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a20_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a20,
	cout => atwd0_ainst_atwd_readout_aadd_40_a20COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a20_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a20_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a20) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a20_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a20_a);

atwd0_ainst_atwd_readout_aadd_40_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a21 = atwd0_ainst_atwd_readout_areadout_cnt_a21_a $ atwd0_ainst_atwd_readout_aadd_40_a20COUT
-- atwd0_ainst_atwd_readout_aadd_40_a21COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a20COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a21_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a21,
	cout => atwd0_ainst_atwd_readout_aadd_40_a21COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a21_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a21_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a21) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a21_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a21_a);

atwd0_ainst_atwd_readout_aadd_40_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a22 = atwd0_ainst_atwd_readout_areadout_cnt_a22_a $ !atwd0_ainst_atwd_readout_aadd_40_a21COUT
-- atwd0_ainst_atwd_readout_aadd_40_a22COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a22_a & !atwd0_ainst_atwd_readout_aadd_40_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a22_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a22,
	cout => atwd0_ainst_atwd_readout_aadd_40_a22COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a22_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a22_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a22) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a22_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a22_a);

atwd0_ainst_atwd_readout_aadd_40_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a23 = atwd0_ainst_atwd_readout_areadout_cnt_a23_a $ atwd0_ainst_atwd_readout_aadd_40_a22COUT
-- atwd0_ainst_atwd_readout_aadd_40_a23COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a22COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a23_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a23,
	cout => atwd0_ainst_atwd_readout_aadd_40_a23COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a23_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a23_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a23) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a23_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a23_a);

atwd0_ainst_atwd_readout_aSelect_81_a58_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a58 = !atwd0_ainst_atwd_readout_areadout_cnt_a21_a & !atwd0_ainst_atwd_readout_areadout_cnt_a22_a & !atwd0_ainst_atwd_readout_areadout_cnt_a23_a & !atwd0_ainst_atwd_readout_areadout_cnt_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a21_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a22_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a23_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_readout_aSelect_81_a58);

atwd0_ainst_atwd_readout_aSelect_81_a250_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a250 = (!atwd0_ainst_atwd_readout_areadout_cnt_a19_a & !atwd0_ainst_atwd_readout_areadout_cnt_a18_a & !atwd0_ainst_atwd_readout_areadout_cnt_a16_a & !atwd0_ainst_atwd_readout_areadout_cnt_a17_a) & CASCADE(atwd0_ainst_atwd_readout_aSelect_81_a58)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a19_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a18_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a16_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a17_a,
	cascin => atwd0_ainst_atwd_readout_aSelect_81_a58,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_81_a250);

atwd0_ainst_atwd_readout_aSelect_81_a88_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a88 = !atwd0_ainst_atwd_readout_areadout_cnt_a13_a & !atwd0_ainst_atwd_readout_areadout_cnt_a15_a & !atwd0_ainst_atwd_readout_areadout_cnt_a14_a & !atwd0_ainst_atwd_readout_areadout_cnt_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a13_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a15_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a14_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_readout_aSelect_81_a88);

atwd0_ainst_atwd_readout_aSelect_81_a251_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a251 = (!atwd0_ainst_atwd_readout_areadout_cnt_a11_a & !atwd0_ainst_atwd_readout_areadout_cnt_a10_a & !atwd0_ainst_atwd_readout_areadout_cnt_a8_a & !atwd0_ainst_atwd_readout_areadout_cnt_a9_a) & CASCADE(atwd0_ainst_atwd_readout_aSelect_81_a88)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a11_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a10_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a8_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a9_a,
	cascin => atwd0_ainst_atwd_readout_aSelect_81_a88,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_81_a251);

atwd0_ainst_atwd_readout_aSelect_81_a134_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a134 = atwd0_ainst_atwd_readout_areadout_cnt_a7_a & !atwd0_ainst_atwd_readout_areadout_cnt_a5_a & !atwd0_ainst_atwd_readout_areadout_cnt_a4_a & !atwd0_ainst_atwd_readout_areadout_cnt_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0002",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a7_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a5_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a4_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_readout_aSelect_81_a134);

atwd0_ainst_atwd_readout_aSelect_81_a252_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a252 = (!atwd0_ainst_atwd_readout_areadout_cnt_a0_a & !atwd0_ainst_atwd_readout_areadout_cnt_a2_a & !atwd0_ainst_atwd_readout_areadout_cnt_a1_a & !atwd0_ainst_atwd_readout_areadout_cnt_a3_a) & CASCADE(atwd0_ainst_atwd_readout_aSelect_81_a134)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a0_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a2_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a1_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a3_a,
	cascin => atwd0_ainst_atwd_readout_aSelect_81_a134,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_81_a252);

atwd0_ainst_atwd_readout_aadd_40_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a24 = atwd0_ainst_atwd_readout_areadout_cnt_a24_a $ !atwd0_ainst_atwd_readout_aadd_40_a23COUT
-- atwd0_ainst_atwd_readout_aadd_40_a24COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a24_a & !atwd0_ainst_atwd_readout_aadd_40_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a24_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a24,
	cout => atwd0_ainst_atwd_readout_aadd_40_a24COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a24_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a24_a & (atwd0_ainst_atwd_readout_areduce_or_160 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a24) # !atwd0_ainst_atwd_readout_areadout_cnt_a24_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a24_a,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aadd_40_a24,
	datad => atwd0_ainst_atwd_readout_areduce_or_160,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a24_a);

atwd0_ainst_atwd_readout_aadd_40_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a25 = atwd0_ainst_atwd_readout_areadout_cnt_a25_a $ atwd0_ainst_atwd_readout_aadd_40_a24COUT
-- atwd0_ainst_atwd_readout_aadd_40_a25COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a24COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a25_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a25,
	cout => atwd0_ainst_atwd_readout_aadd_40_a25COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a25_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a25_a & (atwd0_ainst_atwd_readout_areduce_or_160 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a25) # !atwd0_ainst_atwd_readout_areadout_cnt_a25_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a25_a,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aadd_40_a25,
	datad => atwd0_ainst_atwd_readout_areduce_or_160,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a25_a);

atwd0_ainst_atwd_readout_aadd_40_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a26 = atwd0_ainst_atwd_readout_areadout_cnt_a26_a $ !atwd0_ainst_atwd_readout_aadd_40_a25COUT
-- atwd0_ainst_atwd_readout_aadd_40_a26COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a26_a & !atwd0_ainst_atwd_readout_aadd_40_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a26_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a26,
	cout => atwd0_ainst_atwd_readout_aadd_40_a26COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a26_a = DFFE(atwd0_ainst_atwd_readout_astate_a10 & (atwd0_ainst_atwd_readout_aadd_40_a26 # atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_areadout_cnt_a26_a) # !atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_areadout_cnt_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_areduce_or_160,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a26_a,
	datad => atwd0_ainst_atwd_readout_aadd_40_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a26_a);

atwd0_ainst_atwd_readout_aadd_40_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a27 = atwd0_ainst_atwd_readout_areadout_cnt_a27_a $ atwd0_ainst_atwd_readout_aadd_40_a26COUT
-- atwd0_ainst_atwd_readout_aadd_40_a27COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a26COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a27_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a27,
	cout => atwd0_ainst_atwd_readout_aadd_40_a27COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a27_a = DFFE(atwd0_ainst_atwd_readout_astate_a10 & (atwd0_ainst_atwd_readout_aadd_40_a27 # atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_areadout_cnt_a27_a) # !atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_areadout_cnt_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_areduce_or_160,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a27_a,
	datad => atwd0_ainst_atwd_readout_aadd_40_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a27_a);

atwd0_ainst_atwd_readout_aadd_40_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a28 = atwd0_ainst_atwd_readout_areadout_cnt_a28_a $ !atwd0_ainst_atwd_readout_aadd_40_a27COUT
-- atwd0_ainst_atwd_readout_aadd_40_a28COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a28_a & !atwd0_ainst_atwd_readout_aadd_40_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a28_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a28,
	cout => atwd0_ainst_atwd_readout_aadd_40_a28COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a28_a = DFFE(atwd0_ainst_atwd_readout_astate_a10 & (atwd0_ainst_atwd_readout_aadd_40_a28 # atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_areadout_cnt_a28_a) # !atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_areadout_cnt_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_areduce_or_160,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a28_a,
	datad => atwd0_ainst_atwd_readout_aadd_40_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a28_a);

atwd0_ainst_atwd_readout_aadd_40_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a29 = atwd0_ainst_atwd_readout_areadout_cnt_a29_a $ atwd0_ainst_atwd_readout_aadd_40_a28COUT
-- atwd0_ainst_atwd_readout_aadd_40_a29COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a28COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a29_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a29,
	cout => atwd0_ainst_atwd_readout_aadd_40_a29COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a29_a = DFFE(atwd0_ainst_atwd_readout_astate_a10 & (atwd0_ainst_atwd_readout_aadd_40_a29 # atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_areadout_cnt_a29_a) # !atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_areadout_cnt_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_areduce_or_160,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a29_a,
	datad => atwd0_ainst_atwd_readout_aadd_40_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a29_a);

atwd0_ainst_atwd_readout_aadd_40_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a30 = atwd0_ainst_atwd_readout_areadout_cnt_a30_a $ !atwd0_ainst_atwd_readout_aadd_40_a29COUT
-- atwd0_ainst_atwd_readout_aadd_40_a30COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a30_a & !atwd0_ainst_atwd_readout_aadd_40_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a30_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a30,
	cout => atwd0_ainst_atwd_readout_aadd_40_a30COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a30_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a30_a & (atwd0_ainst_atwd_readout_areduce_or_160 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a30) # !atwd0_ainst_atwd_readout_areadout_cnt_a30_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a30_a,
	datab => atwd0_ainst_atwd_readout_areduce_or_160,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a30_a);

atwd0_ainst_atwd_readout_aadd_40_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a31 = atwd0_ainst_atwd_readout_areadout_cnt_a31_a $ atwd0_ainst_atwd_readout_aadd_40_a30COUT

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a31_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a31);

atwd0_ainst_atwd_readout_areadout_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a31_a = DFFE(atwd0_ainst_atwd_readout_astate_a10 & (atwd0_ainst_atwd_readout_aadd_40_a31 # atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_areadout_cnt_a31_a) # !atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_areadout_cnt_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_areduce_or_160,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a31_a,
	datad => atwd0_ainst_atwd_readout_aadd_40_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a31_a);

atwd0_ainst_atwd_readout_aSelect_81_a44_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a44 = !atwd0_ainst_atwd_readout_areadout_cnt_a30_a & !atwd0_ainst_atwd_readout_areadout_cnt_a29_a & !atwd0_ainst_atwd_readout_areadout_cnt_a31_a & !atwd0_ainst_atwd_readout_areadout_cnt_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a30_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a29_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a31_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_readout_aSelect_81_a44);

atwd0_ainst_atwd_readout_aSelect_81_a249_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a249 = (!atwd0_ainst_atwd_readout_areadout_cnt_a24_a & !atwd0_ainst_atwd_readout_areadout_cnt_a26_a & !atwd0_ainst_atwd_readout_areadout_cnt_a25_a & !atwd0_ainst_atwd_readout_areadout_cnt_a27_a) & CASCADE(atwd0_ainst_atwd_readout_aSelect_81_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a24_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a26_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a25_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a27_a,
	cascin => atwd0_ainst_atwd_readout_aSelect_81_a44,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_81_a249);

atwd0_ainst_atwd_readout_aSelect_81_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a12 = atwd0_ainst_atwd_readout_aSelect_81_a250 & atwd0_ainst_atwd_readout_aSelect_81_a251 & atwd0_ainst_atwd_readout_aSelect_81_a252 & atwd0_ainst_atwd_readout_aSelect_81_a249
-- atwd0_ainst_atwd_readout_aSelect_81_a253 = atwd0_ainst_atwd_readout_aSelect_81_a250 & atwd0_ainst_atwd_readout_aSelect_81_a251 & atwd0_ainst_atwd_readout_aSelect_81_a252 & atwd0_ainst_atwd_readout_aSelect_81_a249

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aSelect_81_a250,
	datab => atwd0_ainst_atwd_readout_aSelect_81_a251,
	datac => atwd0_ainst_atwd_readout_aSelect_81_a252,
	datad => atwd0_ainst_atwd_readout_aSelect_81_a249,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_81_a12,
	cascout => atwd0_ainst_atwd_readout_aSelect_81_a253);

atwd0_ainst_atwd_readout_astate_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a12 = DFFE((!atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a & atwd0_ainst_atwd_readout_astate_a11) & CASCADE(atwd0_ainst_atwd_readout_aSelect_81_a253), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	datad => atwd0_ainst_atwd_readout_astate_a11,
	cascin => atwd0_ainst_atwd_readout_aSelect_81_a253,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a12);

atwd0_ainst_atwd_readout_astate_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a13 = DFFE(atwd0_ainst_atwd_readout_astate_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_readout_astate_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a13);

atwd0_ainst_atwd_readout_astate_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a14 = DFFE(atwd0_ainst_atwd_readout_astate_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_readout_astate_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a14);

atwd0_ainst_atwd_control_areduce_or_213_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_213_a1 = !atwd0_ainst_atwd_control_astate_a12 & !atwd0_ainst_atwd_control_astate_a17 & !atwd0_ainst_atwd_control_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0003",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a12,
	datac => atwd0_ainst_atwd_control_astate_a17,
	datad => atwd0_ainst_atwd_control_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_213_a1);

atwd0_ainst_atwd_control_areduce_or_234_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_234 = atwd0_ainst_atwd_control_astate_a9 # atwd0_ainst_atwd_control_astate_a11 # !atwd0_ainst_atwd_control_areduce_or_213_a1 # !atwd0_ainst_atwd_control_areduce_or_213_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFBF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_areduce_or_213_a0,
	datac => atwd0_ainst_atwd_control_areduce_or_213_a1,
	datad => atwd0_ainst_atwd_control_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_234);

atwd0_ainst_atwd_control_astart_readout_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astart_readout_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_astart_readout_areg0 & atwd0_ainst_atwd_control_areduce_or_234, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a15,
	datac => atwd0_ainst_atwd_control_astart_readout_areg0,
	datad => atwd0_ainst_atwd_control_areduce_or_234,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astart_readout_areg0);

atwd0_ainst_atwd_readout_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a8 = DFFE(!atwd0_ainst_atwd_readout_astate_a14 & (atwd0_ainst_atwd_readout_astate_a8 # atwd0_ainst_atwd_control_astart_readout_areg0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a8,
	datac => atwd0_ainst_atwd_readout_astate_a14,
	datad => atwd0_ainst_atwd_control_astart_readout_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a8);

atwd0_ainst_atwd_readout_aSelect_75_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_75_a5 = atwd0_ainst_atwd_readout_astate_a9 # atwd0_ainst_atwd_readout_astate_a11 & !atwd0_ainst_atwd_readout_aSelect_81_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEAE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a9,
	datab => atwd0_ainst_atwd_readout_astate_a11,
	datac => atwd0_ainst_atwd_readout_aSelect_81_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_75_a5);

atwd0_ainst_atwd_readout_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a9 = DFFE(atwd0_ainst_atwd_readout_astate_a8 & !atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a & atwd0_ainst_atwd_readout_aSelect_75_a5 # !atwd0_ainst_atwd_readout_astate_a8 & (atwd0_ainst_atwd_control_astart_readout_areg0 # !atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a & atwd0_ainst_atwd_readout_aSelect_75_a5), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4F44",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a8,
	datab => atwd0_ainst_atwd_control_astart_readout_areg0,
	datac => atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	datad => atwd0_ainst_atwd_readout_aSelect_75_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a9);

atwd0_ainst_atwd_readout_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a10 = DFFE(atwd0_ainst_atwd_readout_astate_a9 & atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_astate_a9,
	datad => atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a10);

atwd0_ainst_atwd_readout_astate_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a11 = DFFE(atwd0_ainst_atwd_readout_astate_a10 # atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a & atwd0_ainst_atwd_readout_astate_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	datad => atwd0_ainst_atwd_readout_astate_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a11);

atwd0_ainst_atwd_readout_aSelect_87_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_87_a21 = !atwd0_ainst_atwd_readout_astate_a11 & !atwd0_ainst_atwd_readout_astate_a13 & !atwd0_ainst_atwd_readout_astate_a14 & !atwd0_ainst_atwd_readout_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a11,
	datab => atwd0_ainst_atwd_readout_astate_a13,
	datac => atwd0_ainst_atwd_readout_astate_a14,
	datad => atwd0_ainst_atwd_readout_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_87_a21);

atwd0_ainst_atwd_readout_areadout_done_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_done_areg0 = DFFE(atwd0_ainst_atwd_readout_astate_a12 # atwd0_ainst_atwd_readout_areadout_done_areg0 & (atwd0_ainst_atwd_readout_astate_a9 # !atwd0_ainst_atwd_readout_aSelect_87_a21), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFD0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aSelect_87_a21,
	datab => atwd0_ainst_atwd_readout_astate_a9,
	datac => atwd0_ainst_atwd_readout_areadout_done_areg0,
	datad => atwd0_ainst_atwd_readout_astate_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_done_areg0);

atwd0_ainst_atwd_control_astate_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a15 = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aSelect_195_a8 # atwd0_ainst_atwd_control_astate_a15 & !atwd0_ainst_atwd_readout_areadout_done_areg0) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_astate_a15 & !atwd0_ainst_atwd_readout_areadout_done_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88F8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_aSelect_195_a8,
	datac => atwd0_ainst_atwd_control_astate_a15,
	datad => atwd0_ainst_atwd_readout_areadout_done_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a15);

atwd0_ainst_atwd_control_astate_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a16 = DFFE(atwd0_ainst_atwd_control_astate_a15 & atwd0_ainst_atwd_readout_areadout_done_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_control_astate_a15,
	datad => atwd0_ainst_atwd_readout_areadout_done_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a16);

atwd0_ainst_atwd_control_aSelect_199_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_199_a10 = atwd0_ainst_atwd_control_achannel_a1_a & atwd0_ainst_atwd_control_achannel_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_control_achannel_a1_a,
	datad => atwd0_ainst_atwd_control_achannel_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_199_a10);

atwd0_ainst_atwd_control_astate_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a17 = DFFE(atwd0_ainst_atwd_control_astate_a17 & (atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync # atwd0_ainst_atwd_control_astate_a16 & atwd0_ainst_atwd_control_aSelect_199_a10) # !atwd0_ainst_atwd_control_astate_a17 & atwd0_ainst_atwd_control_astate_a16 & atwd0_ainst_atwd_control_aSelect_199_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a17,
	datab => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync,
	datac => atwd0_ainst_atwd_control_astate_a16,
	datad => atwd0_ainst_atwd_control_aSelect_199_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a17);

atwd0_ainst_atwd_control_astate_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a13 = DFFE(atwd0_ainst_atwd_control_astate_a17 & !atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_control_astate_a17,
	datad => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a13);

atwd0_ainst_atwd_control_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a10 = DFFE(atwd0_ainst_atwd_control_astate_a14 # atwd0_ainst_atwd_control_astate_a13 # atwd0_ainst_atwd_control_astate_a10 & !atwd0_ainst_atwd_trigger_aATWDTrigger_sig, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCFE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a10,
	datab => atwd0_ainst_atwd_control_astate_a14,
	datac => atwd0_ainst_atwd_control_astate_a13,
	datad => atwd0_ainst_atwd_trigger_aATWDTrigger_sig,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a10);

atwd0_ainst_atwd_control_astate_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a19 = DFFE(atwd0_ainst_atwd_control_astate_a19 & (atwd0_ainst_atwd_control_astate_a10 & atwd0_ainst_atwd_trigger_aATWDTrigger_sig # !atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync) # !atwd0_ainst_atwd_control_astate_a19 & atwd0_ainst_atwd_control_astate_a10 & atwd0_ainst_atwd_trigger_aATWDTrigger_sig, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0EA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a19,
	datab => atwd0_ainst_atwd_control_astate_a10,
	datac => atwd0_ainst_atwd_trigger_aATWDTrigger_sig,
	datad => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a19);

atwd0_ainst_atwd_control_areduce_or_231_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_231_a0 = !atwd0_ainst_atwd_control_astate_a12 & !atwd0_ainst_atwd_control_astate_a17

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a12,
	datac => atwd0_ainst_atwd_control_astate_a17,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_231_a0);

atwd0_ainst_atwd_control_areduce_or_231_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_231_a3 = atwd0_ainst_atwd_control_astate_a18 # atwd0_ainst_atwd_control_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCFC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_231_a3);

atwd0_ainst_atwd_control_areduce_or_231_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_231_a8 = atwd0_ainst_atwd_control_astate_a9 # atwd0_ainst_atwd_control_areduce_or_231_a3 # !atwd0_ainst_atwd_control_areduce_or_231_a0 # !atwd0_ainst_atwd_control_areduce_or_216_a6

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFDF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_216_a6,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_areduce_or_231_a0,
	datad => atwd0_ainst_atwd_control_areduce_or_231_a3,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_231_a8);

atwd0_ainst_atwd_control_abusy_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_abusy_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a19 # atwd0_ainst_atwd_control_abusy_areg0 & atwd0_ainst_atwd_control_areduce_or_231_a8 # !atwd0_ainst_atwd_control_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a19,
	datab => atwd0_ainst_atwd_control_abusy_areg0,
	datac => atwd0_ainst_atwd_control_astate_a8,
	datad => atwd0_ainst_atwd_control_areduce_or_231_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_abusy_areg0);

slaveregister_inst_aregisters_a0_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a0_a);

atwd0_ainst_atwd_trigger_aenable_disc_old_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aenable_disc_old = DFFE(slaveregister_inst_aregisters_a0_a_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_aregisters_a0_a_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_aenable_disc_old);

atwd0_ainst_atwd_trigger_aenable_disc_sig_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aenable_disc_sig = DFFE(atwd0_ainst_atwd_trigger_aenable_disc_old & !atwd0_ainst_atwd_trigger_aATWDTrigger_sig & atwd0_ainst_atwd_trigger_aenable_disc_sig # !atwd0_ainst_atwd_trigger_aenable_disc_old & (slaveregister_inst_aregisters_a0_a_a1_a # !atwd0_ainst_atwd_trigger_aATWDTrigger_sig & atwd0_ainst_atwd_trigger_aenable_disc_sig), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7350",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_trigger_aenable_disc_old,
	datab => atwd0_ainst_atwd_trigger_aATWDTrigger_sig,
	datac => slaveregister_inst_aregisters_a0_a_a1_a,
	datad => atwd0_ainst_atwd_trigger_aenable_disc_sig,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_aenable_disc_sig);

atwd0_ainst_atwd_trigger_adone_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_adone_areg0 = DFFE(!atwd0_ainst_atwd_control_abusy_areg0 & (slaveregister_inst_aregisters_a0_a_a0_a # slaveregister_inst_aregisters_a0_a_a1_a & !atwd0_ainst_atwd_trigger_aenable_disc_sig), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3032",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a0_a_a1_a,
	datab => atwd0_ainst_atwd_control_abusy_areg0,
	datac => slaveregister_inst_aregisters_a0_a_a0_a,
	datad => atwd0_ainst_atwd_trigger_aenable_disc_sig,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_adone_areg0);

slaveregister_inst_aregisters_a1_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a0_a = DFFE(slaveregister_inst_ai_a21718 & (ahb_slave_inst_areg_enable_areg0 # atwd0_ainst_atwd_trigger_adone_areg0) # !slaveregister_inst_ai_a21718 & !ahb_slave_inst_areg_enable_areg0 & atwd0_ainst_atwd_trigger_adone_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a21718,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => atwd0_ainst_atwd_trigger_adone_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a0_a);

slaveregister_inst_aMux_647_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_647_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a1_a_a0_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a0_a_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a1_a_a0_a,
	datad => slaveregister_inst_aregisters_a0_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_647_rtl_0_a0);

slaveregister_inst_aMux_647_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_647_rtl_0_a1 = slaveregister_inst_aMux_647_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a0_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_647_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a2_a_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a3_a_a0_a,
	datac => slaveregister_inst_aregisters_a2_a_a0_a,
	datad => slaveregister_inst_aMux_647_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_647_rtl_0_a1);

slaveregister_inst_aMux_647_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_647_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_647_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_647_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_647_rtl_2_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_647_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_647_rtl_4_a0);

slaveregister_inst_aMux_647_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_647_rtl_4_a1 = slaveregister_inst_aMux_647_rtl_4_a0 & (slaveregister_inst_aMux_647_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_647_rtl_4_a0 & slaveregister_inst_aMux_647_rtl_1_a1 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_647_rtl_3_a1,
	datab => slaveregister_inst_aMux_647_rtl_1_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_647_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_647_rtl_4_a1);

slaveregister_inst_ai_a2827_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2827 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a0_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_aMux_647_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a0_a_areg0,
	datad => slaveregister_inst_aMux_647_rtl_4_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2827);

FLASH_AD_D_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(0),
	combout => FLASH_AD_D_a0_a_acombout);

inst_flash_ADC_adata_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a0_a_a2 = slaveregister_inst_ai_a102477 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a0_a_acombout) # !slaveregister_inst_ai_a102477 & FLASH_AD_D_a0_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102477,
	datab => FLASH_AD_D_a0_a_acombout,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a0_a_a2);

slaveregister_inst_aregisters_a0_a_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a17_a);

slaveregister_inst_aregisters_a0_a_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a16_a);

inst_flash_ADC_ai_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_ai_a3 = !slaveregister_inst_aregisters_a0_a_a16_a & !slaveregister_inst_aregisters_a0_a_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_aregisters_a0_a_a16_a,
	datad => slaveregister_inst_aregisters_a0_a_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_ai_a3);

inst_flash_ADC_aadd_13_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a0 = !inst_flash_ADC_aMEM_write_addr_a0_a
-- inst_flash_ADC_aadd_13_a0COUT = CARRY(inst_flash_ADC_aMEM_write_addr_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_flash_ADC_aMEM_write_addr_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a0,
	cout => inst_flash_ADC_aadd_13_a0COUT);

inst_flash_ADC_aMEM_write_addr_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a0_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aadd_13_a0 # !inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aMEM_write_addr_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00E2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a0_a,
	datab => inst_flash_ADC_awraddress_a0_a_a39,
	datac => inst_flash_ADC_aadd_13_a0,
	datad => inst_flash_ADC_ai_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a0_a);

inst_flash_ADC_aadd_13_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a1 = inst_flash_ADC_aMEM_write_addr_a1_a $ inst_flash_ADC_aadd_13_a0COUT
-- inst_flash_ADC_aadd_13_a1COUT = CARRY(!inst_flash_ADC_aadd_13_a0COUT # !inst_flash_ADC_aMEM_write_addr_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_flash_ADC_aMEM_write_addr_a1_a,
	cin => inst_flash_ADC_aadd_13_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a1,
	cout => inst_flash_ADC_aadd_13_a1COUT);

inst_flash_ADC_aMEM_write_addr_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a1_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aadd_13_a1 # !inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aMEM_write_addr_a1_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00E2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a1_a,
	datab => inst_flash_ADC_awraddress_a0_a_a39,
	datac => inst_flash_ADC_aadd_13_a1,
	datad => inst_flash_ADC_ai_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a1_a);

inst_flash_ADC_aadd_13_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a2 = inst_flash_ADC_aMEM_write_addr_a2_a $ !inst_flash_ADC_aadd_13_a1COUT
-- inst_flash_ADC_aadd_13_a2COUT = CARRY(inst_flash_ADC_aMEM_write_addr_a2_a & !inst_flash_ADC_aadd_13_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_flash_ADC_aMEM_write_addr_a2_a,
	cin => inst_flash_ADC_aadd_13_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a2,
	cout => inst_flash_ADC_aadd_13_a2COUT);

inst_flash_ADC_aMEM_write_addr_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a2_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aadd_13_a2 # !inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aMEM_write_addr_a2_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00E2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a2_a,
	datab => inst_flash_ADC_awraddress_a0_a_a39,
	datac => inst_flash_ADC_aadd_13_a2,
	datad => inst_flash_ADC_ai_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a2_a);

inst_flash_ADC_aadd_13_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a3 = inst_flash_ADC_aMEM_write_addr_a3_a $ inst_flash_ADC_aadd_13_a2COUT
-- inst_flash_ADC_aadd_13_a3COUT = CARRY(!inst_flash_ADC_aadd_13_a2COUT # !inst_flash_ADC_aMEM_write_addr_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a3_a,
	cin => inst_flash_ADC_aadd_13_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a3,
	cout => inst_flash_ADC_aadd_13_a3COUT);

inst_flash_ADC_aMEM_write_addr_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a3_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aadd_13_a3 # !inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aMEM_write_addr_a3_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E04",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a39,
	datab => inst_flash_ADC_aMEM_write_addr_a3_a,
	datac => inst_flash_ADC_ai_a3,
	datad => inst_flash_ADC_aadd_13_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a3_a);

inst_flash_ADC_aadd_13_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a4 = inst_flash_ADC_aMEM_write_addr_a4_a $ !inst_flash_ADC_aadd_13_a3COUT
-- inst_flash_ADC_aadd_13_a4COUT = CARRY(inst_flash_ADC_aMEM_write_addr_a4_a & !inst_flash_ADC_aadd_13_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a4_a,
	cin => inst_flash_ADC_aadd_13_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a4,
	cout => inst_flash_ADC_aadd_13_a4COUT);

inst_flash_ADC_aMEM_write_addr_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a4_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aadd_13_a4 # !inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aMEM_write_addr_a4_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E04",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a39,
	datab => inst_flash_ADC_aMEM_write_addr_a4_a,
	datac => inst_flash_ADC_ai_a3,
	datad => inst_flash_ADC_aadd_13_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a4_a);

inst_flash_ADC_aadd_13_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a5 = inst_flash_ADC_aMEM_write_addr_a5_a $ inst_flash_ADC_aadd_13_a4COUT
-- inst_flash_ADC_aadd_13_a5COUT = CARRY(!inst_flash_ADC_aadd_13_a4COUT # !inst_flash_ADC_aMEM_write_addr_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a5_a,
	cin => inst_flash_ADC_aadd_13_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a5,
	cout => inst_flash_ADC_aadd_13_a5COUT);

inst_flash_ADC_aMEM_write_addr_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a5_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aadd_13_a5 # !inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aMEM_write_addr_a5_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E04",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a39,
	datab => inst_flash_ADC_aMEM_write_addr_a5_a,
	datac => inst_flash_ADC_ai_a3,
	datad => inst_flash_ADC_aadd_13_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a5_a);

inst_flash_ADC_aadd_13_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a6 = inst_flash_ADC_aMEM_write_addr_a6_a $ !inst_flash_ADC_aadd_13_a5COUT
-- inst_flash_ADC_aadd_13_a6COUT = CARRY(inst_flash_ADC_aMEM_write_addr_a6_a & !inst_flash_ADC_aadd_13_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a6_a,
	cin => inst_flash_ADC_aadd_13_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a6,
	cout => inst_flash_ADC_aadd_13_a6COUT);

inst_flash_ADC_aMEM_write_addr_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a6_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aadd_13_a6 # !inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aMEM_write_addr_a6_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E04",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a39,
	datab => inst_flash_ADC_aMEM_write_addr_a6_a,
	datac => inst_flash_ADC_ai_a3,
	datad => inst_flash_ADC_aadd_13_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a6_a);

inst_flash_ADC_aadd_13_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a7 = inst_flash_ADC_aMEM_write_addr_a7_a $ inst_flash_ADC_aadd_13_a6COUT
-- inst_flash_ADC_aadd_13_a7COUT = CARRY(!inst_flash_ADC_aadd_13_a6COUT # !inst_flash_ADC_aMEM_write_addr_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a7_a,
	cin => inst_flash_ADC_aadd_13_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a7,
	cout => inst_flash_ADC_aadd_13_a7COUT);

inst_flash_ADC_aMEM_write_addr_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a7_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aadd_13_a7 # !inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aMEM_write_addr_a7_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3210",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a39,
	datab => inst_flash_ADC_ai_a3,
	datac => inst_flash_ADC_aMEM_write_addr_a7_a,
	datad => inst_flash_ADC_aadd_13_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a7_a);

inst_flash_ADC_aadd_13_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a8 = inst_flash_ADC_aMEM_write_addr_a8_a $ !inst_flash_ADC_aadd_13_a7COUT
-- inst_flash_ADC_aadd_13_a8COUT = CARRY(inst_flash_ADC_aMEM_write_addr_a8_a & !inst_flash_ADC_aadd_13_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a8_a,
	cin => inst_flash_ADC_aadd_13_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a8,
	cout => inst_flash_ADC_aadd_13_a8COUT);

inst_flash_ADC_aMEM_write_addr_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a8_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aadd_13_a8 # !inst_flash_ADC_awraddress_a0_a_a39 & inst_flash_ADC_aMEM_write_addr_a8_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E04",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a39,
	datab => inst_flash_ADC_aMEM_write_addr_a8_a,
	datac => inst_flash_ADC_ai_a3,
	datad => inst_flash_ADC_aadd_13_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a8_a);

inst_flash_ADC_aadd_13_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a9 = inst_flash_ADC_aadd_13_a8COUT $ inst_flash_ADC_aMEM_write_addr_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_a9_a,
	cin => inst_flash_ADC_aadd_13_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a9);

inst_flash_ADC_adisc_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adisc = DFFE(VCC, GLOBAL(OneSPE_acombout), slaveregister_inst_aregisters_a0_a_a17_a, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => OneSPE_acombout,
	aclr => NOT_slaveregister_inst_aregisters_a0_a_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_adisc);

inst_flash_ADC_ai_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_ai_a5 = slaveregister_inst_aregisters_a0_a_a16_a # slaveregister_inst_aregisters_a0_a_a17_a & inst_flash_ADC_adisc

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECEC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a0_a_a17_a,
	datab => slaveregister_inst_aregisters_a0_a_a16_a,
	datac => inst_flash_ADC_adisc,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_ai_a5);

inst_flash_ADC_aMEM_write_addr_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a9_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_aMEM_write_addr_a9_a # inst_flash_ADC_aadd_13_a9 & inst_flash_ADC_ai_a5), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3230",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aadd_13_a9,
	datab => inst_flash_ADC_ai_a3,
	datac => inst_flash_ADC_aMEM_write_addr_a9_a,
	datad => inst_flash_ADC_ai_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a9_a);

inst_flash_ADC_awraddress_a0_a_a39_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a0_a_a39 = !inst_flash_ADC_aMEM_write_addr_a9_a & (slaveregister_inst_aregisters_a0_a_a16_a # slaveregister_inst_aregisters_a0_a_a17_a & inst_flash_ADC_adisc)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a0_a_a17_a,
	datab => slaveregister_inst_aregisters_a0_a_a16_a,
	datac => inst_flash_ADC_aMEM_write_addr_a9_a,
	datad => inst_flash_ADC_adisc,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_a0_a_a39);

inst_flash_ADC_awren_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awren = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a39 # inst_flash_ADC_awren & !inst_flash_ADC_ai_a5), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2232",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a39,
	datab => inst_flash_ADC_ai_a3,
	datac => inst_flash_ADC_awren,
	datad => inst_flash_ADC_ai_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awren);

rtl_a1_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1 = inst_flash_ADC_awren # slaveregister_inst_ai_a102477 & ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102477,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_flash_ADC_awren,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1);

inst_flash_ADC_awraddress_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a0_a = DFFE(inst_flash_ADC_aMEM_write_addr_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a39,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a0_a);

inst_flash_ADC_awraddress_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a0_a_a2 = slaveregister_inst_ai_a102477 & (ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a0_a) # !slaveregister_inst_ai_a102477 & inst_flash_ADC_awraddress_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102477,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_flash_ADC_awraddress_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a0_a_a2);

inst_flash_ADC_awraddress_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a1_a = DFFE(inst_flash_ADC_aMEM_write_addr_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_flash_ADC_aMEM_write_addr_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a39,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a1_a);

inst_flash_ADC_awraddress_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a1_a_a5 = slaveregister_inst_ai_a102477 & (ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a1_a) # !slaveregister_inst_ai_a102477 & inst_flash_ADC_awraddress_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102477,
	datab => inst_flash_ADC_awraddress_a1_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a1_a_a5);

inst_flash_ADC_awraddress_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a2_a = DFFE(inst_flash_ADC_aMEM_write_addr_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_flash_ADC_aMEM_write_addr_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a39,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a2_a);

inst_flash_ADC_awraddress_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a2_a_a8 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102477 & ahb_slave_inst_areg_address_a4_a_areg0 # !slaveregister_inst_ai_a102477 & inst_flash_ADC_awraddress_a2_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => inst_flash_ADC_awraddress_a2_a,
	datac => slaveregister_inst_ai_a102477,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a2_a_a8);

inst_flash_ADC_awraddress_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a3_a = DFFE(inst_flash_ADC_aMEM_write_addr_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a39,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a3_a);

inst_flash_ADC_awraddress_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a3_a_a11 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102477 & ahb_slave_inst_areg_address_a5_a_areg0 # !slaveregister_inst_ai_a102477 & inst_flash_ADC_awraddress_a3_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a3_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_ai_a102477,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a3_a_a11);

inst_flash_ADC_awraddress_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a4_a = DFFE(inst_flash_ADC_aMEM_write_addr_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a39,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a4_a);

inst_flash_ADC_awraddress_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a4_a_a14 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102477 & ahb_slave_inst_areg_address_a6_a_areg0 # !slaveregister_inst_ai_a102477 & inst_flash_ADC_awraddress_a4_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => inst_flash_ADC_awraddress_a4_a,
	datad => slaveregister_inst_ai_a102477,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a4_a_a14);

inst_flash_ADC_awraddress_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a5_a = DFFE(inst_flash_ADC_aMEM_write_addr_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a39,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a5_a);

inst_flash_ADC_awraddress_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a5_a_a17 = slaveregister_inst_ai_a102477 & (ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a5_a) # !slaveregister_inst_ai_a102477 & inst_flash_ADC_awraddress_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102477,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => inst_flash_ADC_awraddress_a5_a,
	datad => ahb_slave_inst_areg_address_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a5_a_a17);

inst_flash_ADC_awraddress_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a6_a = DFFE(inst_flash_ADC_aMEM_write_addr_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a39,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a6_a);

inst_flash_ADC_awraddress_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a6_a_a20 = slaveregister_inst_ai_a102477 & (ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a6_a) # !slaveregister_inst_ai_a102477 & inst_flash_ADC_awraddress_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102477,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => inst_flash_ADC_awraddress_a6_a,
	datad => ahb_slave_inst_areg_address_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a6_a_a20);

inst_flash_ADC_awraddress_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a7_a = DFFE(inst_flash_ADC_aMEM_write_addr_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a39,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a7_a);

inst_flash_ADC_awraddress_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a7_a_a23 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102477 & ahb_slave_inst_areg_address_a9_a_areg0 # !slaveregister_inst_ai_a102477 & inst_flash_ADC_awraddress_a7_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => inst_flash_ADC_awraddress_a7_a,
	datac => slaveregister_inst_ai_a102477,
	datad => ahb_slave_inst_areg_address_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a7_a_a23);

inst_flash_ADC_awraddress_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a8_a = DFFE(inst_flash_ADC_aMEM_write_addr_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a39,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a8_a);

inst_flash_ADC_awraddress_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a8_a_a26 = slaveregister_inst_ai_a102477 & (ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a10_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a8_a) # !slaveregister_inst_ai_a102477 & inst_flash_ADC_awraddress_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a10_a_areg0,
	datab => inst_flash_ADC_awraddress_a8_a,
	datac => slaveregister_inst_ai_a102477,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a8_a_a26);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 0,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a0_a_a2,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a);

slaveregister_inst_ai_a2836_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2836 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a0_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a0_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2836);

slaveregister_inst_aMux_1351_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1351_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1351_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2836 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1351_rtl_1_rtl_1_a0 & slaveregister_inst_ai_a2827 & ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1351_rtl_1_rtl_1_a0,
	datab => slaveregister_inst_ai_a2827,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2836,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1351_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a102318_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a102318 = !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_write_areg0 & ahb_slave_inst_areg_address_a14_a_areg0
-- slaveregister_inst_ai_a102478 = !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_write_areg0 & ahb_slave_inst_areg_address_a14_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a102318,
	cascout => slaveregister_inst_ai_a102478);

slaveregister_inst_ai_a14969_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a14969 = slaveregister_inst_ai_a102356 & ahb_slave_inst_areg_address_a14_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & !ahb_slave_inst_areg_address_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0008",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102356,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => ahb_slave_inst_areg_address_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a14969);

ATWD0_D_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(0),
	combout => ATWD0_D_a0_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0 = atwd0_ainst_atwd_readout_astate_a10 & !inst_ROC_aRST_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0);

atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 = DFFE(ATWD0_D_a0_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a0_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0);

ATWD0_D_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(1),
	combout => ATWD0_D_a1_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 = DFFE(ATWD0_D_a1_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a1_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0);

ATWD0_D_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(3),
	combout => ATWD0_D_a3_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 = DFFE(ATWD0_D_a3_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a3_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0);

ATWD0_D_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(5),
	combout => ATWD0_D_a5_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 = DFFE(ATWD0_D_a5_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a5_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0);

ATWD0_D_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(6),
	combout => ATWD0_D_a6_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 = DFFE(ATWD0_D_a6_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a6_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0);

ATWD0_D_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(8),
	combout => ATWD0_D_a8_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 = DFFE(ATWD0_D_a8_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a8_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0);

ATWD0_D_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(9),
	combout => ATWD0_D_a9_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 = DFFE(ATWD0_D_a9_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a9_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0);

ATWD0_D_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(7),
	combout => ATWD0_D_a7_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 = DFFE(ATWD0_D_a7_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a7_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0);

atwd0_ainst_gray2bin_abin_sig_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_gray2bin_abin_sig_a6_a = atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0,
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datad => atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_gray2bin_abin_sig_a6_a);

ATWD0_D_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(4),
	combout => ATWD0_D_a4_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 = DFFE(ATWD0_D_a4_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a4_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0);

atwd0_ainst_gray2bin_abin_sig_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_gray2bin_abin_sig_a4_a = atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 $ atwd0_ainst_gray2bin_abin_sig_a6_a $ atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C33C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	datac => atwd0_ainst_gray2bin_abin_sig_a6_a,
	datad => atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_gray2bin_abin_sig_a4_a);

ATWD0_D_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(2),
	combout => ATWD0_D_a2_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 = DFFE(ATWD0_D_a2_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a2_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0);

atwd0_ainst_gray2bin_abin_sig_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_gray2bin_abin_sig_a1_a = atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 $ atwd0_ainst_gray2bin_abin_sig_a4_a $ atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0,
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0,
	datac => atwd0_ainst_gray2bin_abin_sig_a4_a,
	datad => atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_gray2bin_abin_sig_a1_a);

atwd0_adata_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a0_a_a2 = slaveregister_inst_ai_a14969 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a # !slaveregister_inst_ai_a14969 & (atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 $ atwd0_ainst_gray2bin_abin_sig_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8DD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a14969,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0,
	datad => atwd0_ainst_gray2bin_abin_sig_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a0_a_a2);

atwd0_ainst_atwd_readout_adata_valid_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_adata_valid_areg0 = DFFE(atwd0_ainst_atwd_readout_astate_a11 # atwd0_ainst_atwd_readout_adata_valid_areg0 & (atwd0_ainst_atwd_readout_astate_a10 # !atwd0_ainst_atwd_readout_areduce_or_160_a29), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEAE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a11,
	datab => atwd0_ainst_atwd_readout_adata_valid_areg0,
	datac => atwd0_ainst_atwd_readout_areduce_or_160_a29,
	datad => atwd0_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_adata_valid_areg0);

slaveregister_inst_ai_a102366_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a102366 = ahb_slave_inst_areg_address_a14_a_areg0 & !ahb_slave_inst_areg_address_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => ahb_slave_inst_areg_address_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a102366);

rtl_a2_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2 = atwd0_ainst_atwd_readout_adata_valid_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a102356 & slaveregister_inst_ai_a102366

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a102356,
	datac => atwd0_ainst_atwd_readout_adata_valid_areg0,
	datad => slaveregister_inst_ai_a102366,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2);

slaveregister_inst_ai_a102330_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a102330 = ahb_slave_inst_areg_enable_areg0 & ahb_slave_inst_areg_write_areg0 & !ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_ai_a102366

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => ahb_slave_inst_areg_address_a15_a_areg0,
	datad => slaveregister_inst_ai_a102366,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a102330);

atwd0_ainst_atwd_readout_aadd_41_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a0 = !atwd0_ainst_atwd_readout_aaddr_cnt_a0_a
-- atwd0_ainst_atwd_readout_aadd_41_a0COUT = CARRY(atwd0_ainst_atwd_readout_aaddr_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a0,
	cout => atwd0_ainst_atwd_readout_aadd_41_a0COUT);

atwd0_ainst_atwd_readout_aSelect_177_a113_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_177_a113 = atwd0_ainst_atwd_readout_astate_a8 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_41_a0 # !atwd0_ainst_atwd_readout_astate_a8 & (atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_41_a0 # !atwd0_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CD05",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a8,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_control_abusy_areg0,
	datad => atwd0_ainst_atwd_readout_aadd_41_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_177_a113);

atwd0_ainst_atwd_readout_aaddr_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a0_a = DFFE(atwd0_ainst_atwd_readout_aSelect_177_a113 # atwd0_ainst_atwd_readout_aaddr_cnt_a0_a & (atwd0_ainst_atwd_readout_areduce_or_160 # !atwd0_ainst_atwd_readout_astate_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a8,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a0_a,
	datac => atwd0_ainst_atwd_readout_areduce_or_160,
	datad => atwd0_ainst_atwd_readout_aSelect_177_a113,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a0_a);

atwd0_awraddress_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a0_a_a2 = slaveregister_inst_ai_a102330 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a0_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_ai_a102330 & atwd0_ainst_atwd_readout_aaddr_cnt_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2D0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102330,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a0_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a0_a_a2);

atwd0_ainst_atwd_readout_aadd_41_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a1 = atwd0_ainst_atwd_readout_aaddr_cnt_a1_a $ atwd0_ainst_atwd_readout_aadd_41_a0COUT
-- atwd0_ainst_atwd_readout_aadd_41_a1COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_41_a0COUT # !atwd0_ainst_atwd_readout_aaddr_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a1_a,
	cin => atwd0_ainst_atwd_readout_aadd_41_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a1,
	cout => atwd0_ainst_atwd_readout_aadd_41_a1COUT);

atwd0_ainst_atwd_readout_aSelect_175_a112_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_175_a112 = atwd0_ainst_atwd_readout_astate_a8 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_41_a1 # !atwd0_ainst_atwd_readout_astate_a8 & (atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_41_a1 # !atwd0_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0D5",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a8,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aadd_41_a1,
	datad => atwd0_ainst_atwd_control_abusy_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_175_a112);

atwd0_ainst_atwd_readout_aaddr_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a1_a = DFFE(atwd0_ainst_atwd_readout_aSelect_175_a112 # atwd0_ainst_atwd_readout_aaddr_cnt_a1_a & (atwd0_ainst_atwd_readout_areduce_or_160 # !atwd0_ainst_atwd_readout_astate_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a8,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a1_a,
	datac => atwd0_ainst_atwd_readout_areduce_or_160,
	datad => atwd0_ainst_atwd_readout_aSelect_175_a112,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a1_a);

atwd0_awraddress_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a1_a_a5 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a1_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102330 & ahb_slave_inst_areg_address_a3_a_areg0 # !slaveregister_inst_ai_a102330 & atwd0_ainst_atwd_readout_aaddr_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a1_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a102330,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a1_a_a5);

atwd0_ainst_atwd_readout_aSelect_177_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_177_a4 = !atwd0_ainst_atwd_readout_astate_a8 & !atwd0_ainst_atwd_control_abusy_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a8,
	datac => atwd0_ainst_atwd_control_abusy_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_177_a4);

atwd0_ainst_atwd_readout_aSelect_173_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_173_a12 = atwd0_ainst_atwd_readout_aaddr_cnt_a2_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_areduce_or_160_a27 # !atwd0_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F070",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a8,
	datab => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a2_a,
	datad => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_173_a12);

atwd0_ainst_atwd_readout_aadd_41_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a2 = atwd0_ainst_atwd_readout_aaddr_cnt_a2_a $ !atwd0_ainst_atwd_readout_aadd_41_a1COUT
-- atwd0_ainst_atwd_readout_aadd_41_a2COUT = CARRY(atwd0_ainst_atwd_readout_aaddr_cnt_a2_a & !atwd0_ainst_atwd_readout_aadd_41_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a2_a,
	cin => atwd0_ainst_atwd_readout_aadd_41_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a2,
	cout => atwd0_ainst_atwd_readout_aadd_41_a2COUT);

atwd0_ainst_atwd_readout_aaddr_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a2_a = DFFE(atwd0_ainst_atwd_readout_aSelect_177_a4 # atwd0_ainst_atwd_readout_aSelect_173_a12 # atwd0_ainst_atwd_readout_aadd_41_a2 & atwd0_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aSelect_177_a4,
	datab => atwd0_ainst_atwd_readout_aSelect_173_a12,
	datac => atwd0_ainst_atwd_readout_aadd_41_a2,
	datad => atwd0_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a2_a);

atwd0_awraddress_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a2_a_a8 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a2_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102330 & ahb_slave_inst_areg_address_a4_a_areg0 # !slaveregister_inst_ai_a102330 & atwd0_ainst_atwd_readout_aaddr_cnt_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a2_a,
	datad => slaveregister_inst_ai_a102330,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a2_a_a8);

atwd0_ainst_atwd_readout_aSelect_171_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_171_a12 = atwd0_ainst_atwd_readout_aaddr_cnt_a3_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_areduce_or_160_a27 # !atwd0_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8AAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a3_a,
	datab => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	datac => atwd0_ainst_atwd_readout_astate_a8,
	datad => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_171_a12);

atwd0_ainst_atwd_readout_aadd_41_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a3 = atwd0_ainst_atwd_readout_aaddr_cnt_a3_a $ atwd0_ainst_atwd_readout_aadd_41_a2COUT
-- atwd0_ainst_atwd_readout_aadd_41_a3COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_41_a2COUT # !atwd0_ainst_atwd_readout_aaddr_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a3_a,
	cin => atwd0_ainst_atwd_readout_aadd_41_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a3,
	cout => atwd0_ainst_atwd_readout_aadd_41_a3COUT);

atwd0_ainst_atwd_readout_aaddr_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a3_a = DFFE(atwd0_ainst_atwd_readout_aSelect_177_a4 # atwd0_ainst_atwd_readout_aSelect_171_a12 # atwd0_ainst_atwd_readout_aadd_41_a3 & atwd0_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aSelect_177_a4,
	datab => atwd0_ainst_atwd_readout_aSelect_171_a12,
	datac => atwd0_ainst_atwd_readout_aadd_41_a3,
	datad => atwd0_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a3_a);

atwd0_awraddress_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a3_a_a11 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a3_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102330 & ahb_slave_inst_areg_address_a5_a_areg0 # !slaveregister_inst_ai_a102330 & atwd0_ainst_atwd_readout_aaddr_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a3_a,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a102330,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a3_a_a11);

atwd0_ainst_atwd_readout_aadd_41_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a4 = atwd0_ainst_atwd_readout_aaddr_cnt_a4_a $ !atwd0_ainst_atwd_readout_aadd_41_a3COUT
-- atwd0_ainst_atwd_readout_aadd_41_a4COUT = CARRY(atwd0_ainst_atwd_readout_aaddr_cnt_a4_a & !atwd0_ainst_atwd_readout_aadd_41_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a4_a,
	cin => atwd0_ainst_atwd_readout_aadd_41_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a4,
	cout => atwd0_ainst_atwd_readout_aadd_41_a4COUT);

atwd0_ainst_atwd_readout_aSelect_169_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_169_a12 = atwd0_ainst_atwd_readout_aaddr_cnt_a4_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_astate_a8 # !atwd0_ainst_atwd_readout_areduce_or_160_a27)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a4_a,
	datac => atwd0_ainst_atwd_readout_astate_a8,
	datad => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_169_a12);

atwd0_ainst_atwd_readout_aaddr_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a4_a = DFFE(atwd0_ainst_atwd_readout_aSelect_169_a12 # atwd0_ainst_atwd_readout_aSelect_177_a4 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_41_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_aadd_41_a4,
	datac => atwd0_ainst_atwd_readout_aSelect_169_a12,
	datad => atwd0_ainst_atwd_readout_aSelect_177_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a4_a);

atwd0_awraddress_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a4_a_a14 = slaveregister_inst_ai_a102330 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a4_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_ai_a102330 & atwd0_ainst_atwd_readout_aaddr_cnt_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a4_a,
	datac => slaveregister_inst_ai_a102330,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a4_a_a14);

atwd0_ainst_atwd_readout_aSelect_167_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_167_a12 = atwd0_ainst_atwd_readout_aaddr_cnt_a5_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_astate_a8 # !atwd0_ainst_atwd_readout_areduce_or_160_a27)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a5_a,
	datac => atwd0_ainst_atwd_readout_astate_a8,
	datad => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_167_a12);

atwd0_ainst_atwd_readout_aadd_41_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a5 = atwd0_ainst_atwd_readout_aaddr_cnt_a5_a $ atwd0_ainst_atwd_readout_aadd_41_a4COUT
-- atwd0_ainst_atwd_readout_aadd_41_a5COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_41_a4COUT # !atwd0_ainst_atwd_readout_aaddr_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a5_a,
	cin => atwd0_ainst_atwd_readout_aadd_41_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a5,
	cout => atwd0_ainst_atwd_readout_aadd_41_a5COUT);

atwd0_ainst_atwd_readout_aaddr_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a5_a = DFFE(atwd0_ainst_atwd_readout_aSelect_177_a4 # atwd0_ainst_atwd_readout_aSelect_167_a12 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_41_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_aSelect_177_a4,
	datac => atwd0_ainst_atwd_readout_aSelect_167_a12,
	datad => atwd0_ainst_atwd_readout_aadd_41_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a5_a);

atwd0_awraddress_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a5_a_a17 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a5_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102330 & ahb_slave_inst_areg_address_a7_a_areg0 # !slaveregister_inst_ai_a102330 & atwd0_ainst_atwd_readout_aaddr_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a5_a,
	datac => ahb_slave_inst_areg_address_a7_a_areg0,
	datad => slaveregister_inst_ai_a102330,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a5_a_a17);

atwd0_ainst_atwd_readout_aadd_41_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a6 = atwd0_ainst_atwd_readout_aaddr_cnt_a6_a $ !atwd0_ainst_atwd_readout_aadd_41_a5COUT
-- atwd0_ainst_atwd_readout_aadd_41_a6COUT = CARRY(atwd0_ainst_atwd_readout_aaddr_cnt_a6_a & !atwd0_ainst_atwd_readout_aadd_41_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a6_a,
	cin => atwd0_ainst_atwd_readout_aadd_41_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a6,
	cout => atwd0_ainst_atwd_readout_aadd_41_a6COUT);

atwd0_ainst_atwd_readout_aSelect_165_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_165_a12 = atwd0_ainst_atwd_readout_aaddr_cnt_a6_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_astate_a8 # !atwd0_ainst_atwd_readout_areduce_or_160_a27)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a6_a,
	datac => atwd0_ainst_atwd_readout_astate_a8,
	datad => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_165_a12);

atwd0_ainst_atwd_readout_aaddr_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a6_a = DFFE(atwd0_ainst_atwd_readout_aSelect_165_a12 # atwd0_ainst_atwd_readout_aSelect_177_a4 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_41_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_aadd_41_a6,
	datac => atwd0_ainst_atwd_readout_aSelect_165_a12,
	datad => atwd0_ainst_atwd_readout_aSelect_177_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a6_a);

atwd0_awraddress_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a6_a_a20 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a6_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102330 & ahb_slave_inst_areg_address_a8_a_areg0 # !slaveregister_inst_ai_a102330 & atwd0_ainst_atwd_readout_aaddr_cnt_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a8_a_areg0,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a6_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a102330,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a6_a_a20);

atwd0_ainst_atwd_readout_aSelect_163_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_163_a12 = atwd0_ainst_atwd_readout_aaddr_cnt_a7_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_astate_a8 # !atwd0_ainst_atwd_readout_areduce_or_160_a27)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a7_a,
	datac => atwd0_ainst_atwd_readout_astate_a8,
	datad => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_163_a12);

atwd0_ainst_atwd_readout_aadd_41_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a7 = atwd0_ainst_atwd_readout_aaddr_cnt_a7_a $ atwd0_ainst_atwd_readout_aadd_41_a6COUT
-- atwd0_ainst_atwd_readout_aadd_41_a7COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_41_a6COUT # !atwd0_ainst_atwd_readout_aaddr_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a7_a,
	cin => atwd0_ainst_atwd_readout_aadd_41_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a7,
	cout => atwd0_ainst_atwd_readout_aadd_41_a7COUT);

atwd0_ainst_atwd_readout_aaddr_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a7_a = DFFE(atwd0_ainst_atwd_readout_aSelect_177_a4 # atwd0_ainst_atwd_readout_aSelect_163_a12 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_41_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_aSelect_177_a4,
	datac => atwd0_ainst_atwd_readout_aSelect_163_a12,
	datad => atwd0_ainst_atwd_readout_aadd_41_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a7_a);

atwd0_awraddress_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a7_a_a23 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a7_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102330 & ahb_slave_inst_areg_address_a9_a_areg0 # !slaveregister_inst_ai_a102330 & atwd0_ainst_atwd_readout_aaddr_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a9_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a102330,
	datad => atwd0_ainst_atwd_readout_aaddr_cnt_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a7_a_a23);

atwd0_ainst_atwd_readout_aSelect_161_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_161_a12 = atwd0_ainst_atwd_readout_aaddr_cnt_a8_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_astate_a8 # !atwd0_ainst_atwd_readout_areduce_or_160_a27)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F700",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	datab => atwd0_ainst_atwd_readout_astate_a8,
	datac => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	datad => atwd0_ainst_atwd_readout_aaddr_cnt_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_161_a12);

atwd0_ainst_atwd_readout_aadd_41_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a8 = atwd0_ainst_atwd_readout_aadd_41_a7COUT $ !atwd0_ainst_atwd_readout_aaddr_cnt_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_readout_aaddr_cnt_a8_a,
	cin => atwd0_ainst_atwd_readout_aadd_41_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a8);

atwd0_ainst_atwd_readout_aaddr_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a8_a = DFFE(atwd0_ainst_atwd_readout_aSelect_177_a4 # atwd0_ainst_atwd_readout_aSelect_161_a12 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_41_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aSelect_177_a4,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aSelect_161_a12,
	datad => atwd0_ainst_atwd_readout_aadd_41_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a8_a);

atwd0_awraddress_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a8_a_a26 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a8_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102330 & ahb_slave_inst_areg_address_a10_a_areg0 # !slaveregister_inst_ai_a102330 & atwd0_ainst_atwd_readout_aaddr_cnt_a8_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_areg_address_a10_a_areg0,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a8_a,
	datad => slaveregister_inst_ai_a102330,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a8_a_a26);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 0,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a0_a_a2,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a);

slaveregister_inst_ai_a14972_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a14972 = slaveregister_inst_ai_a102356 & !ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102356,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a14972);

ATWD1_D_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(0),
	combout => ATWD1_D_a0_a_acombout);

TriggerComplete_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_TriggerComplete_1,
	combout => TriggerComplete_1_acombout);

atwd1_ainst_atwd_trigger_aTriggerComplete_in_0_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aTriggerComplete_in_0 = DFFE(!TriggerComplete_1_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => TriggerComplete_1_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_aTriggerComplete_in_0);

atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync = DFFE(atwd1_ainst_atwd_trigger_aTriggerComplete_in_0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_trigger_aTriggerComplete_in_0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync);

atwd1_ainst_atwd_control_areduce_or_222_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_222_a0 = !atwd1_ainst_atwd_control_astate_a16 & !atwd1_ainst_atwd_control_astate_a15

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a16,
	datac => atwd1_ainst_atwd_control_astate_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_222_a0);

atwd1_ainst_atwd_control_astate_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a11 = DFFE(atwd1_ainst_atwd_control_astate_a12 # atwd1_ainst_atwd_control_astate_a19 & atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a19,
	datac => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync,
	datad => atwd1_ainst_atwd_control_astate_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a11);

atwd1_ainst_atwd_control_areduce_or_222_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_222_a2 = atwd1_ainst_atwd_control_areduce_or_222_a0 & atwd1_ainst_atwd_control_areduce_or_213_a0 & !atwd1_ainst_atwd_control_astate_a11 & !atwd1_ainst_atwd_control_astate_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0008",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_222_a0,
	datab => atwd1_ainst_atwd_control_areduce_or_213_a0,
	datac => atwd1_ainst_atwd_control_astate_a11,
	datad => atwd1_ainst_atwd_control_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_222_a2);

atwd1_ainst_atwd_control_achannel_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_achannel_a0_a = DFFE(atwd1_ainst_atwd_control_achannel_a0_a & (atwd1_ainst_atwd_control_astate_a17 # !atwd1_ainst_atwd_control_areduce_or_222_a2) # !atwd1_ainst_atwd_control_achannel_a0_a & atwd1_ainst_atwd_control_astate_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACFC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a17,
	datab => atwd1_ainst_atwd_control_astate_a12,
	datac => atwd1_ainst_atwd_control_achannel_a0_a,
	datad => atwd1_ainst_atwd_control_areduce_or_222_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_achannel_a0_a);

atwd1_ainst_atwd_control_aSelect_223_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_223_a1 = atwd1_ainst_atwd_control_astate_a12 & (atwd1_ainst_atwd_control_achannel_a1_a $ atwd1_ainst_atwd_control_achannel_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "50A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_achannel_a1_a,
	datac => atwd1_ainst_atwd_control_astate_a12,
	datad => atwd1_ainst_atwd_control_achannel_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_223_a1);

atwd1_ainst_atwd_control_achannel_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_achannel_a1_a = DFFE(atwd1_ainst_atwd_control_aSelect_223_a1 # atwd1_ainst_atwd_control_achannel_a1_a & (atwd1_ainst_atwd_control_astate_a17 # !atwd1_ainst_atwd_control_areduce_or_222_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAFA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aSelect_223_a1,
	datab => atwd1_ainst_atwd_control_astate_a17,
	datac => atwd1_ainst_atwd_control_achannel_a1_a,
	datad => atwd1_ainst_atwd_control_areduce_or_222_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_achannel_a1_a);

atwd1_ainst_atwd_control_astate_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a12 = DFFE(atwd1_ainst_atwd_control_astate_a16 & (!atwd1_ainst_atwd_control_achannel_a1_a # !atwd1_ainst_atwd_control_achannel_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4C4C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_achannel_a0_a,
	datab => atwd1_ainst_atwd_control_astate_a16,
	datac => atwd1_ainst_atwd_control_achannel_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a12);

atwd1_ainst_atwd_control_areduce_or_246_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_246_a0 = !atwd1_ainst_atwd_control_astate_a10 & !atwd1_ainst_atwd_control_astate_a12 & atwd0_ainst_atwd_control_astate_a8 & !atwd1_ainst_atwd_control_astate_a17

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a10,
	datab => atwd1_ainst_atwd_control_astate_a12,
	datac => atwd0_ainst_atwd_control_astate_a8,
	datad => atwd1_ainst_atwd_control_astate_a17,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_246_a0);

atwd1_ainst_atwd_control_areduce_or_310_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_310_a6 = atwd1_ainst_atwd_control_astate_a16 # atwd1_ainst_atwd_control_astate_a15 # !atwd1_ainst_atwd_control_areduce_or_246_a0 # !atwd1_ainst_atwd_control_areduce_or_213_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a16,
	datab => atwd1_ainst_atwd_control_astate_a15,
	datac => atwd1_ainst_atwd_control_areduce_or_213_a0,
	datad => atwd1_ainst_atwd_control_areduce_or_246_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_310_a6);

atwd1_ainst_atwd_control_aadd_103_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a0 = !atwd1_ainst_atwd_control_adigitize_cnt_a0_a
-- atwd1_ainst_atwd_control_aadd_103_a0COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a0,
	cout => atwd1_ainst_atwd_control_aadd_103_a0COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a0_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_103_a0 # atwd1_ainst_atwd_control_adigitize_cnt_a0_a & atwd1_ainst_atwd_control_areduce_or_310_a6) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_adigitize_cnt_a0_a & atwd1_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_aadd_103_a0,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a0_a,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a0_a);

atwd1_ainst_atwd_control_aadd_103_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a1 = atwd1_ainst_atwd_control_adigitize_cnt_a1_a $ atwd1_ainst_atwd_control_aadd_103_a0COUT
-- atwd1_ainst_atwd_control_aadd_103_a1COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a0COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a1_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a1,
	cout => atwd1_ainst_atwd_control_aadd_103_a1COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a1_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_103_a1 # atwd1_ainst_atwd_control_adigitize_cnt_a1_a & atwd1_ainst_atwd_control_areduce_or_310_a6) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_adigitize_cnt_a1_a & atwd1_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a1_a,
	datac => atwd1_ainst_atwd_control_aadd_103_a1,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a1_a);

atwd1_ainst_atwd_control_aadd_103_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a2 = atwd1_ainst_atwd_control_adigitize_cnt_a2_a $ !atwd1_ainst_atwd_control_aadd_103_a1COUT
-- atwd1_ainst_atwd_control_aadd_103_a2COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a2_a & !atwd1_ainst_atwd_control_aadd_103_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a2_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a2,
	cout => atwd1_ainst_atwd_control_aadd_103_a2COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a2_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a2_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a2) # !atwd1_ainst_atwd_control_adigitize_cnt_a2_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a2, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a2_a,
	datab => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_103_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a2_a);

atwd1_ainst_atwd_control_aadd_103_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a3 = atwd1_ainst_atwd_control_adigitize_cnt_a3_a $ atwd1_ainst_atwd_control_aadd_103_a2COUT
-- atwd1_ainst_atwd_control_aadd_103_a3COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a2COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a3_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a3,
	cout => atwd1_ainst_atwd_control_aadd_103_a3COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a3_a = DFFE(atwd1_ainst_atwd_control_aadd_103_a3 & (atwd1_ainst_atwd_control_astate_a9 # atwd1_ainst_atwd_control_adigitize_cnt_a3_a & atwd1_ainst_atwd_control_areduce_or_310_a6) # !atwd1_ainst_atwd_control_aadd_103_a3 & atwd1_ainst_atwd_control_adigitize_cnt_a3_a & atwd1_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_103_a3,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a3_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a3_a);

atwd1_ainst_atwd_control_aadd_103_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a4 = atwd1_ainst_atwd_control_adigitize_cnt_a4_a $ !atwd1_ainst_atwd_control_aadd_103_a3COUT
-- atwd1_ainst_atwd_control_aadd_103_a4COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a4_a & !atwd1_ainst_atwd_control_aadd_103_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a4_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a4,
	cout => atwd1_ainst_atwd_control_aadd_103_a4COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a4_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a4_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_aadd_103_a4 & atwd1_ainst_atwd_control_astate_a9) # !atwd1_ainst_atwd_control_adigitize_cnt_a4_a & atwd1_ainst_atwd_control_aadd_103_a4 & atwd1_ainst_atwd_control_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a4_a,
	datab => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datac => atwd1_ainst_atwd_control_aadd_103_a4,
	datad => atwd1_ainst_atwd_control_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a4_a);

atwd1_ainst_atwd_control_aadd_103_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a5 = atwd1_ainst_atwd_control_adigitize_cnt_a5_a $ atwd1_ainst_atwd_control_aadd_103_a4COUT
-- atwd1_ainst_atwd_control_aadd_103_a5COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a4COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a5_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a5,
	cout => atwd1_ainst_atwd_control_aadd_103_a5COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a5_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a5_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a5) # !atwd1_ainst_atwd_control_adigitize_cnt_a5_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a5_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a5,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a5_a);

atwd1_ainst_atwd_control_aadd_103_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a6 = atwd1_ainst_atwd_control_adigitize_cnt_a6_a $ !atwd1_ainst_atwd_control_aadd_103_a5COUT
-- atwd1_ainst_atwd_control_aadd_103_a6COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a6_a & !atwd1_ainst_atwd_control_aadd_103_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a6_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a6,
	cout => atwd1_ainst_atwd_control_aadd_103_a6COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a6_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a6_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a6) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a6_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_103_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a6_a);

atwd1_ainst_atwd_control_aadd_103_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a7 = atwd1_ainst_atwd_control_adigitize_cnt_a7_a $ atwd1_ainst_atwd_control_aadd_103_a6COUT
-- atwd1_ainst_atwd_control_aadd_103_a7COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a6COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a7_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a7,
	cout => atwd1_ainst_atwd_control_aadd_103_a7COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a7_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a7_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a7) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a7_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_103_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a7_a);

atwd1_ainst_atwd_control_aadd_103_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a8 = atwd1_ainst_atwd_control_adigitize_cnt_a8_a $ !atwd1_ainst_atwd_control_aadd_103_a7COUT
-- atwd1_ainst_atwd_control_aadd_103_a8COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a8_a & !atwd1_ainst_atwd_control_aadd_103_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a8_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a8,
	cout => atwd1_ainst_atwd_control_aadd_103_a8COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a8_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a8_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a8) # !atwd1_ainst_atwd_control_adigitize_cnt_a8_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a8_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a8,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a8_a);

atwd1_ainst_atwd_control_aadd_103_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a9 = atwd1_ainst_atwd_control_adigitize_cnt_a9_a $ atwd1_ainst_atwd_control_aadd_103_a8COUT
-- atwd1_ainst_atwd_control_aadd_103_a9COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a8COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a9_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a9,
	cout => atwd1_ainst_atwd_control_aadd_103_a9COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a9_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a9_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a9) # !atwd1_ainst_atwd_control_adigitize_cnt_a9_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a9_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a9,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a9_a);

atwd1_ainst_atwd_control_aadd_103_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a10 = atwd1_ainst_atwd_control_adigitize_cnt_a10_a $ !atwd1_ainst_atwd_control_aadd_103_a9COUT
-- atwd1_ainst_atwd_control_aadd_103_a10COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a10_a & !atwd1_ainst_atwd_control_aadd_103_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a10_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a10,
	cout => atwd1_ainst_atwd_control_aadd_103_a10COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a10_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a10_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a10) # !atwd1_ainst_atwd_control_adigitize_cnt_a10_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a10_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a10,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a10_a);

atwd1_ainst_atwd_control_aadd_103_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a11 = atwd1_ainst_atwd_control_adigitize_cnt_a11_a $ atwd1_ainst_atwd_control_aadd_103_a10COUT
-- atwd1_ainst_atwd_control_aadd_103_a11COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a10COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a11_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a11,
	cout => atwd1_ainst_atwd_control_aadd_103_a11COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a11_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a11_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a11) # !atwd1_ainst_atwd_control_adigitize_cnt_a11_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a11_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a11,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a11_a);

atwd1_ainst_atwd_control_aadd_103_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a12 = atwd1_ainst_atwd_control_adigitize_cnt_a12_a $ !atwd1_ainst_atwd_control_aadd_103_a11COUT
-- atwd1_ainst_atwd_control_aadd_103_a12COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a12_a & !atwd1_ainst_atwd_control_aadd_103_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a12_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a12,
	cout => atwd1_ainst_atwd_control_aadd_103_a12COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a12_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a12_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a12) # !atwd1_ainst_atwd_control_adigitize_cnt_a12_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a12_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a12,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a12_a);

atwd1_ainst_atwd_control_aadd_103_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a13 = atwd1_ainst_atwd_control_adigitize_cnt_a13_a $ atwd1_ainst_atwd_control_aadd_103_a12COUT
-- atwd1_ainst_atwd_control_aadd_103_a13COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a12COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a13_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a13,
	cout => atwd1_ainst_atwd_control_aadd_103_a13COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a13_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a13_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a13) # !atwd1_ainst_atwd_control_adigitize_cnt_a13_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a13_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a13,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a13_a);

atwd1_ainst_atwd_control_aadd_103_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a14 = atwd1_ainst_atwd_control_adigitize_cnt_a14_a $ !atwd1_ainst_atwd_control_aadd_103_a13COUT
-- atwd1_ainst_atwd_control_aadd_103_a14COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a14_a & !atwd1_ainst_atwd_control_aadd_103_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a14_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a14,
	cout => atwd1_ainst_atwd_control_aadd_103_a14COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a14_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a14_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a14) # !atwd1_ainst_atwd_control_adigitize_cnt_a14_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a14_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a14,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a14_a);

atwd1_ainst_atwd_control_aadd_103_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a15 = atwd1_ainst_atwd_control_adigitize_cnt_a15_a $ atwd1_ainst_atwd_control_aadd_103_a14COUT
-- atwd1_ainst_atwd_control_aadd_103_a15COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a14COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a15_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a15,
	cout => atwd1_ainst_atwd_control_aadd_103_a15COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a15_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a15_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a15) # !atwd1_ainst_atwd_control_adigitize_cnt_a15_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a15_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a15,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a15_a);

atwd1_ainst_atwd_control_aSelect_195_a83_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a83 = !atwd1_ainst_atwd_control_adigitize_cnt_a14_a & !atwd1_ainst_atwd_control_adigitize_cnt_a15_a & !atwd1_ainst_atwd_control_adigitize_cnt_a12_a & !atwd1_ainst_atwd_control_adigitize_cnt_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a14_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a15_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a12_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_aSelect_195_a83);

atwd1_ainst_atwd_control_aSelect_195_a239_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a239 = (atwd1_ainst_atwd_control_adigitize_cnt_a9_a & !atwd1_ainst_atwd_control_adigitize_cnt_a11_a & !atwd1_ainst_atwd_control_adigitize_cnt_a8_a & !atwd1_ainst_atwd_control_adigitize_cnt_a10_a) & CASCADE(atwd1_ainst_atwd_control_aSelect_195_a83)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0002",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a9_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a11_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a8_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a10_a,
	cascin => atwd1_ainst_atwd_control_aSelect_195_a83,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_195_a239);

atwd1_ainst_atwd_control_aSelect_195_a129_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a129 = !atwd1_ainst_atwd_control_adigitize_cnt_a5_a & !atwd1_ainst_atwd_control_adigitize_cnt_a7_a & !atwd1_ainst_atwd_control_adigitize_cnt_a4_a & !atwd1_ainst_atwd_control_adigitize_cnt_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a5_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a7_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a4_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_aSelect_195_a129);

atwd1_ainst_atwd_control_aSelect_195_a240_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a240 = (!atwd1_ainst_atwd_control_adigitize_cnt_a0_a & !atwd1_ainst_atwd_control_adigitize_cnt_a1_a & !atwd1_ainst_atwd_control_adigitize_cnt_a3_a & !atwd1_ainst_atwd_control_adigitize_cnt_a2_a) & CASCADE(atwd1_ainst_atwd_control_aSelect_195_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a0_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a1_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a3_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a2_a,
	cascin => atwd1_ainst_atwd_control_aSelect_195_a129,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_195_a240);

atwd1_ainst_atwd_control_aadd_103_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a16 = atwd1_ainst_atwd_control_adigitize_cnt_a16_a $ !atwd1_ainst_atwd_control_aadd_103_a15COUT
-- atwd1_ainst_atwd_control_aadd_103_a16COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a16_a & !atwd1_ainst_atwd_control_aadd_103_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a16_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a16,
	cout => atwd1_ainst_atwd_control_aadd_103_a16COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a16_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a16_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a16) # !atwd1_ainst_atwd_control_adigitize_cnt_a16_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a16_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a16,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a16_a);

atwd1_ainst_atwd_control_aadd_103_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a17 = atwd1_ainst_atwd_control_adigitize_cnt_a17_a $ atwd1_ainst_atwd_control_aadd_103_a16COUT
-- atwd1_ainst_atwd_control_aadd_103_a17COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a16COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a17_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a17,
	cout => atwd1_ainst_atwd_control_aadd_103_a17COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a17_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a17_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a17) # !atwd1_ainst_atwd_control_adigitize_cnt_a17_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a17_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a17,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a17_a);

atwd1_ainst_atwd_control_aadd_103_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a18 = atwd1_ainst_atwd_control_adigitize_cnt_a18_a $ !atwd1_ainst_atwd_control_aadd_103_a17COUT
-- atwd1_ainst_atwd_control_aadd_103_a18COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a18_a & !atwd1_ainst_atwd_control_aadd_103_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a18_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a18,
	cout => atwd1_ainst_atwd_control_aadd_103_a18COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a18_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a18_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a18) # !atwd1_ainst_atwd_control_adigitize_cnt_a18_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a18_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a18,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a18_a);

atwd1_ainst_atwd_control_aadd_103_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a19 = atwd1_ainst_atwd_control_adigitize_cnt_a19_a $ atwd1_ainst_atwd_control_aadd_103_a18COUT
-- atwd1_ainst_atwd_control_aadd_103_a19COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a18COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a19_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a19,
	cout => atwd1_ainst_atwd_control_aadd_103_a19COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a19_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a19_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a19) # !atwd1_ainst_atwd_control_adigitize_cnt_a19_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a19_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a19,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a19_a);

atwd1_ainst_atwd_control_aadd_103_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a20 = atwd1_ainst_atwd_control_adigitize_cnt_a20_a $ !atwd1_ainst_atwd_control_aadd_103_a19COUT
-- atwd1_ainst_atwd_control_aadd_103_a20COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a20_a & !atwd1_ainst_atwd_control_aadd_103_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a20_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a20,
	cout => atwd1_ainst_atwd_control_aadd_103_a20COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a20_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a20_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a20) # !atwd1_ainst_atwd_control_adigitize_cnt_a20_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a20_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a20,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a20_a);

atwd1_ainst_atwd_control_aadd_103_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a21 = atwd1_ainst_atwd_control_adigitize_cnt_a21_a $ atwd1_ainst_atwd_control_aadd_103_a20COUT
-- atwd1_ainst_atwd_control_aadd_103_a21COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a20COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a21_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a21,
	cout => atwd1_ainst_atwd_control_aadd_103_a21COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a21_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a21_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a21) # !atwd1_ainst_atwd_control_adigitize_cnt_a21_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a21_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a21,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a21_a);

atwd1_ainst_atwd_control_aadd_103_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a22 = atwd1_ainst_atwd_control_adigitize_cnt_a22_a $ !atwd1_ainst_atwd_control_aadd_103_a21COUT
-- atwd1_ainst_atwd_control_aadd_103_a22COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a22_a & !atwd1_ainst_atwd_control_aadd_103_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a22_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a22,
	cout => atwd1_ainst_atwd_control_aadd_103_a22COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a22_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a22_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a22) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a22_a,
	datad => atwd1_ainst_atwd_control_aadd_103_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a22_a);

atwd1_ainst_atwd_control_aadd_103_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a23 = atwd1_ainst_atwd_control_adigitize_cnt_a23_a $ atwd1_ainst_atwd_control_aadd_103_a22COUT
-- atwd1_ainst_atwd_control_aadd_103_a23COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a22COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a23_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a23,
	cout => atwd1_ainst_atwd_control_aadd_103_a23COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a23_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a23_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_aadd_103_a23 & atwd1_ainst_atwd_control_astate_a9) # !atwd1_ainst_atwd_control_adigitize_cnt_a23_a & atwd1_ainst_atwd_control_aadd_103_a23 & atwd1_ainst_atwd_control_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a23_a,
	datab => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datac => atwd1_ainst_atwd_control_aadd_103_a23,
	datad => atwd1_ainst_atwd_control_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a23_a);

atwd1_ainst_atwd_control_aadd_103_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a24 = atwd1_ainst_atwd_control_adigitize_cnt_a24_a $ !atwd1_ainst_atwd_control_aadd_103_a23COUT
-- atwd1_ainst_atwd_control_aadd_103_a24COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a24_a & !atwd1_ainst_atwd_control_aadd_103_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a24_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a24,
	cout => atwd1_ainst_atwd_control_aadd_103_a24COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a24_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a24_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a24) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a24_a,
	datad => atwd1_ainst_atwd_control_aadd_103_a24,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a24_a);

atwd1_ainst_atwd_control_aadd_103_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a25 = atwd1_ainst_atwd_control_adigitize_cnt_a25_a $ atwd1_ainst_atwd_control_aadd_103_a24COUT
-- atwd1_ainst_atwd_control_aadd_103_a25COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a24COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a25_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a25,
	cout => atwd1_ainst_atwd_control_aadd_103_a25COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a25_a = DFFE(atwd1_ainst_atwd_control_aadd_103_a25 & (atwd1_ainst_atwd_control_astate_a9 # atwd1_ainst_atwd_control_adigitize_cnt_a25_a & atwd1_ainst_atwd_control_areduce_or_310_a6) # !atwd1_ainst_atwd_control_aadd_103_a25 & atwd1_ainst_atwd_control_adigitize_cnt_a25_a & atwd1_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_103_a25,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a25_a,
	datac => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd1_ainst_atwd_control_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a25_a);

atwd1_ainst_atwd_control_aadd_103_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a26 = atwd1_ainst_atwd_control_adigitize_cnt_a26_a $ !atwd1_ainst_atwd_control_aadd_103_a25COUT
-- atwd1_ainst_atwd_control_aadd_103_a26COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a26_a & !atwd1_ainst_atwd_control_aadd_103_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a26_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a26,
	cout => atwd1_ainst_atwd_control_aadd_103_a26COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a26_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a26_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a26) # !atwd1_ainst_atwd_control_adigitize_cnt_a26_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a26, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a26_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd1_ainst_atwd_control_aadd_103_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a26_a);

atwd1_ainst_atwd_control_aadd_103_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a27 = atwd1_ainst_atwd_control_adigitize_cnt_a27_a $ atwd1_ainst_atwd_control_aadd_103_a26COUT
-- atwd1_ainst_atwd_control_aadd_103_a27COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a26COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a27_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a27,
	cout => atwd1_ainst_atwd_control_aadd_103_a27COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a27_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_103_a27 # atwd1_ainst_atwd_control_adigitize_cnt_a27_a & atwd1_ainst_atwd_control_areduce_or_310_a6) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_adigitize_cnt_a27_a & atwd1_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a27_a,
	datac => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd1_ainst_atwd_control_aadd_103_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a27_a);

atwd1_ainst_atwd_control_aadd_103_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a28 = atwd1_ainst_atwd_control_adigitize_cnt_a28_a $ !atwd1_ainst_atwd_control_aadd_103_a27COUT
-- atwd1_ainst_atwd_control_aadd_103_a28COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a28_a & !atwd1_ainst_atwd_control_aadd_103_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a28_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a28,
	cout => atwd1_ainst_atwd_control_aadd_103_a28COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a28_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a28_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a28) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a28, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a28_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_103_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a28_a);

atwd1_ainst_atwd_control_aadd_103_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a29 = atwd1_ainst_atwd_control_adigitize_cnt_a29_a $ atwd1_ainst_atwd_control_aadd_103_a28COUT
-- atwd1_ainst_atwd_control_aadd_103_a29COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a28COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a29_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a29,
	cout => atwd1_ainst_atwd_control_aadd_103_a29COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a29_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a29_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a29) # !atwd1_ainst_atwd_control_adigitize_cnt_a29_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a29, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a29_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd1_ainst_atwd_control_aadd_103_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a29_a);

atwd1_ainst_atwd_control_aadd_103_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a30 = atwd1_ainst_atwd_control_adigitize_cnt_a30_a $ !atwd1_ainst_atwd_control_aadd_103_a29COUT
-- atwd1_ainst_atwd_control_aadd_103_a30COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a30_a & !atwd1_ainst_atwd_control_aadd_103_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a30_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a30,
	cout => atwd1_ainst_atwd_control_aadd_103_a30COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a30_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a30_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a30) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a30_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_103_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a30_a);

atwd1_ainst_atwd_control_aadd_103_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a31 = atwd1_ainst_atwd_control_aadd_103_a30COUT $ atwd1_ainst_atwd_control_adigitize_cnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a31_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a31);

atwd1_ainst_atwd_control_adigitize_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a31_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a31_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a31) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a31, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a31_a,
	datad => atwd1_ainst_atwd_control_aadd_103_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a31_a);

atwd1_ainst_atwd_control_aSelect_195_a39_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a39 = !atwd1_ainst_atwd_control_adigitize_cnt_a29_a & !atwd1_ainst_atwd_control_adigitize_cnt_a28_a & !atwd1_ainst_atwd_control_adigitize_cnt_a31_a & !atwd1_ainst_atwd_control_adigitize_cnt_a30_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a29_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a28_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a31_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_aSelect_195_a39);

atwd1_ainst_atwd_control_aSelect_195_a237_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a237 = (!atwd1_ainst_atwd_control_adigitize_cnt_a24_a & !atwd1_ainst_atwd_control_adigitize_cnt_a25_a & !atwd1_ainst_atwd_control_adigitize_cnt_a26_a & !atwd1_ainst_atwd_control_adigitize_cnt_a27_a) & CASCADE(atwd1_ainst_atwd_control_aSelect_195_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a24_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a25_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a26_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a27_a,
	cascin => atwd1_ainst_atwd_control_aSelect_195_a39,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_195_a237);

atwd1_ainst_atwd_control_aSelect_195_a53_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a53 = !atwd1_ainst_atwd_control_adigitize_cnt_a22_a & !atwd1_ainst_atwd_control_adigitize_cnt_a21_a & !atwd1_ainst_atwd_control_adigitize_cnt_a20_a & !atwd1_ainst_atwd_control_adigitize_cnt_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a22_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a21_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a20_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_aSelect_195_a53);

atwd1_ainst_atwd_control_aSelect_195_a238_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a238 = (!atwd1_ainst_atwd_control_adigitize_cnt_a19_a & !atwd1_ainst_atwd_control_adigitize_cnt_a18_a & !atwd1_ainst_atwd_control_adigitize_cnt_a16_a & !atwd1_ainst_atwd_control_adigitize_cnt_a17_a) & CASCADE(atwd1_ainst_atwd_control_aSelect_195_a53)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a19_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a18_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a16_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a17_a,
	cascin => atwd1_ainst_atwd_control_aSelect_195_a53,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_195_a238);

atwd1_ainst_atwd_control_aSelect_195_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a8 = atwd1_ainst_atwd_control_aSelect_195_a239 & atwd1_ainst_atwd_control_aSelect_195_a240 & atwd1_ainst_atwd_control_aSelect_195_a237 & atwd1_ainst_atwd_control_aSelect_195_a238

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aSelect_195_a239,
	datab => atwd1_ainst_atwd_control_aSelect_195_a240,
	datac => atwd1_ainst_atwd_control_aSelect_195_a237,
	datad => atwd1_ainst_atwd_control_aSelect_195_a238,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_195_a8);

atwd1_ainst_atwd_control_areduce_or_216_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_216_a6 = !atwd1_ainst_atwd_control_astate_a15 & !atwd1_ainst_atwd_control_astate_a13 & !atwd1_ainst_atwd_control_astate_a16 & !atwd0_ainst_atwd_control_astate_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a15,
	datab => atwd1_ainst_atwd_control_astate_a13,
	datac => atwd1_ainst_atwd_control_astate_a16,
	datad => atwd0_ainst_atwd_control_astate_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_216_a6);

atwd1_ainst_atwd_control_areduce_or_246_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_246 = atwd1_ainst_atwd_control_astate_a19 # atwd1_ainst_atwd_control_astate_a9 # !atwd1_ainst_atwd_control_areduce_or_246_a0 # !atwd1_ainst_atwd_control_areduce_or_216_a6

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a19,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_areduce_or_216_a6,
	datad => atwd1_ainst_atwd_control_areduce_or_246_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_246);

atwd1_ainst_atwd_control_aadd_76_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a0 = !atwd1_ainst_atwd_control_asettle_cnt_a0_a
-- atwd1_ainst_atwd_control_aadd_76_a0COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a0,
	cout => atwd1_ainst_atwd_control_aadd_76_a0COUT);

atwd1_ainst_atwd_control_asettle_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a0_a = DFFE(atwd1_ainst_atwd_control_aadd_76_a0 & (atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_asettle_cnt_a0_a & atwd1_ainst_atwd_control_areduce_or_246) # !atwd1_ainst_atwd_control_aadd_76_a0 & atwd1_ainst_atwd_control_asettle_cnt_a0_a & atwd1_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_76_a0,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a0_a,
	datac => atwd1_ainst_atwd_control_areduce_or_246,
	datad => atwd1_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a0_a);

atwd1_ainst_atwd_control_aadd_76_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a1 = atwd1_ainst_atwd_control_asettle_cnt_a1_a $ atwd1_ainst_atwd_control_aadd_76_a0COUT
-- atwd1_ainst_atwd_control_aadd_76_a1COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a0COUT # !atwd1_ainst_atwd_control_asettle_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a1_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a1,
	cout => atwd1_ainst_atwd_control_aadd_76_a1COUT);

atwd1_ainst_atwd_control_asettle_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a1_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_76_a1 # atwd1_ainst_atwd_control_asettle_cnt_a1_a & atwd1_ainst_atwd_control_areduce_or_246) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_asettle_cnt_a1_a & atwd1_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a1_a,
	datac => atwd1_ainst_atwd_control_aadd_76_a1,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a1_a);

atwd1_ainst_atwd_control_aadd_76_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a2 = atwd1_ainst_atwd_control_asettle_cnt_a2_a $ !atwd1_ainst_atwd_control_aadd_76_a1COUT
-- atwd1_ainst_atwd_control_aadd_76_a2COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a2_a & !atwd1_ainst_atwd_control_aadd_76_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a2_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a2,
	cout => atwd1_ainst_atwd_control_aadd_76_a2COUT);

atwd1_ainst_atwd_control_asettle_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a2_a = DFFE(atwd1_ainst_atwd_control_aadd_76_a2 & (atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_asettle_cnt_a2_a & atwd1_ainst_atwd_control_areduce_or_246) # !atwd1_ainst_atwd_control_aadd_76_a2 & atwd1_ainst_atwd_control_asettle_cnt_a2_a & atwd1_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_76_a2,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a2_a,
	datac => atwd1_ainst_atwd_control_areduce_or_246,
	datad => atwd1_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a2_a);

atwd1_ainst_atwd_control_aadd_76_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a3 = atwd1_ainst_atwd_control_asettle_cnt_a3_a $ atwd1_ainst_atwd_control_aadd_76_a2COUT
-- atwd1_ainst_atwd_control_aadd_76_a3COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a2COUT # !atwd1_ainst_atwd_control_asettle_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a3_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a3,
	cout => atwd1_ainst_atwd_control_aadd_76_a3COUT);

atwd1_ainst_atwd_control_asettle_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a3_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_76_a3 # atwd1_ainst_atwd_control_asettle_cnt_a3_a & atwd1_ainst_atwd_control_areduce_or_246) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_asettle_cnt_a3_a & atwd1_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a3_a,
	datac => atwd1_ainst_atwd_control_aadd_76_a3,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a3_a);

atwd1_ainst_atwd_control_aadd_76_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a4 = atwd1_ainst_atwd_control_asettle_cnt_a4_a $ !atwd1_ainst_atwd_control_aadd_76_a3COUT
-- atwd1_ainst_atwd_control_aadd_76_a4COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a4_a & !atwd1_ainst_atwd_control_aadd_76_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a4_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a4,
	cout => atwd1_ainst_atwd_control_aadd_76_a4COUT);

atwd1_ainst_atwd_control_asettle_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a4_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a4_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a4) # !atwd1_ainst_atwd_control_asettle_cnt_a4_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a4_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_76_a4,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a4_a);

atwd1_ainst_atwd_control_aadd_76_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a5 = atwd1_ainst_atwd_control_asettle_cnt_a5_a $ atwd1_ainst_atwd_control_aadd_76_a4COUT
-- atwd1_ainst_atwd_control_aadd_76_a5COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a4COUT # !atwd1_ainst_atwd_control_asettle_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a5_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a5,
	cout => atwd1_ainst_atwd_control_aadd_76_a5COUT);

atwd1_ainst_atwd_control_asettle_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a5_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_76_a5 # atwd1_ainst_atwd_control_asettle_cnt_a5_a & atwd1_ainst_atwd_control_areduce_or_246) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_asettle_cnt_a5_a & atwd1_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_aadd_76_a5,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a5_a,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a5_a);

atwd1_ainst_atwd_control_aadd_76_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a6 = atwd1_ainst_atwd_control_asettle_cnt_a6_a $ !atwd1_ainst_atwd_control_aadd_76_a5COUT
-- atwd1_ainst_atwd_control_aadd_76_a6COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a6_a & !atwd1_ainst_atwd_control_aadd_76_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a6_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a6,
	cout => atwd1_ainst_atwd_control_aadd_76_a6COUT);

atwd1_ainst_atwd_control_asettle_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a6_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a6_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a6) # !atwd1_ainst_atwd_control_asettle_cnt_a6_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a6_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_areduce_or_246,
	datad => atwd1_ainst_atwd_control_aadd_76_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a6_a);

atwd1_ainst_atwd_control_aadd_76_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a7 = atwd1_ainst_atwd_control_asettle_cnt_a7_a $ atwd1_ainst_atwd_control_aadd_76_a6COUT
-- atwd1_ainst_atwd_control_aadd_76_a7COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a6COUT # !atwd1_ainst_atwd_control_asettle_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a7_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a7,
	cout => atwd1_ainst_atwd_control_aadd_76_a7COUT);

atwd1_ainst_atwd_control_asettle_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a7_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a7_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a7) # !atwd1_ainst_atwd_control_asettle_cnt_a7_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a7_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_76_a7,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a7_a);

atwd1_ainst_atwd_control_aadd_76_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a8 = atwd1_ainst_atwd_control_asettle_cnt_a8_a $ !atwd1_ainst_atwd_control_aadd_76_a7COUT
-- atwd1_ainst_atwd_control_aadd_76_a8COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a8_a & !atwd1_ainst_atwd_control_aadd_76_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a8_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a8,
	cout => atwd1_ainst_atwd_control_aadd_76_a8COUT);

atwd1_ainst_atwd_control_asettle_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a8_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a8_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a8) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a8_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_76_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a8_a);

atwd1_ainst_atwd_control_aadd_76_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a9 = atwd1_ainst_atwd_control_asettle_cnt_a9_a $ atwd1_ainst_atwd_control_aadd_76_a8COUT
-- atwd1_ainst_atwd_control_aadd_76_a9COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a8COUT # !atwd1_ainst_atwd_control_asettle_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a9_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a9,
	cout => atwd1_ainst_atwd_control_aadd_76_a9COUT);

atwd1_ainst_atwd_control_asettle_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a9_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a9_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a9) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a9_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_76_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a9_a);

atwd1_ainst_atwd_control_aadd_76_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a10 = atwd1_ainst_atwd_control_asettle_cnt_a10_a $ !atwd1_ainst_atwd_control_aadd_76_a9COUT
-- atwd1_ainst_atwd_control_aadd_76_a10COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a10_a & !atwd1_ainst_atwd_control_aadd_76_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a10_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a10,
	cout => atwd1_ainst_atwd_control_aadd_76_a10COUT);

atwd1_ainst_atwd_control_asettle_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a10_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a10_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a10) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a10_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_76_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a10_a);

atwd1_ainst_atwd_control_aadd_76_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a11 = atwd1_ainst_atwd_control_asettle_cnt_a11_a $ atwd1_ainst_atwd_control_aadd_76_a10COUT
-- atwd1_ainst_atwd_control_aadd_76_a11COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a10COUT # !atwd1_ainst_atwd_control_asettle_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a11_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a11,
	cout => atwd1_ainst_atwd_control_aadd_76_a11COUT);

atwd1_ainst_atwd_control_asettle_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a11_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a11_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a11) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a11_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_76_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a11_a);

atwd1_ainst_atwd_control_aadd_76_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a12 = atwd1_ainst_atwd_control_asettle_cnt_a12_a $ !atwd1_ainst_atwd_control_aadd_76_a11COUT
-- atwd1_ainst_atwd_control_aadd_76_a12COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a12_a & !atwd1_ainst_atwd_control_aadd_76_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a12_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a12,
	cout => atwd1_ainst_atwd_control_aadd_76_a12COUT);

atwd1_ainst_atwd_control_asettle_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a12_a = DFFE(atwd1_ainst_atwd_control_aadd_76_a12 & (atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_asettle_cnt_a12_a & atwd1_ainst_atwd_control_areduce_or_246) # !atwd1_ainst_atwd_control_aadd_76_a12 & atwd1_ainst_atwd_control_asettle_cnt_a12_a & atwd1_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_76_a12,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a12_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a12_a);

atwd1_ainst_atwd_control_aadd_76_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a13 = atwd1_ainst_atwd_control_asettle_cnt_a13_a $ atwd1_ainst_atwd_control_aadd_76_a12COUT
-- atwd1_ainst_atwd_control_aadd_76_a13COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a12COUT # !atwd1_ainst_atwd_control_asettle_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a13_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a13,
	cout => atwd1_ainst_atwd_control_aadd_76_a13COUT);

atwd1_ainst_atwd_control_asettle_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a13_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_76_a13 # atwd1_ainst_atwd_control_asettle_cnt_a13_a & atwd1_ainst_atwd_control_areduce_or_246) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_asettle_cnt_a13_a & atwd1_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_aadd_76_a13,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a13_a,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a13_a);

atwd1_ainst_atwd_control_aadd_76_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a14 = atwd1_ainst_atwd_control_asettle_cnt_a14_a $ !atwd1_ainst_atwd_control_aadd_76_a13COUT
-- atwd1_ainst_atwd_control_aadd_76_a14COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a14_a & !atwd1_ainst_atwd_control_aadd_76_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a14_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a14,
	cout => atwd1_ainst_atwd_control_aadd_76_a14COUT);

atwd1_ainst_atwd_control_asettle_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a14_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a14_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a14) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a14_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_76_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a14_a);

atwd1_ainst_atwd_control_aadd_76_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a15 = atwd1_ainst_atwd_control_asettle_cnt_a15_a $ atwd1_ainst_atwd_control_aadd_76_a14COUT
-- atwd1_ainst_atwd_control_aadd_76_a15COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a14COUT # !atwd1_ainst_atwd_control_asettle_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a15_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a15,
	cout => atwd1_ainst_atwd_control_aadd_76_a15COUT);

atwd1_ainst_atwd_control_asettle_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a15_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a15_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a15) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a15_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_76_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a15_a);

atwd1_ainst_atwd_control_aSelect_182_a83_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a83 = !atwd1_ainst_atwd_control_asettle_cnt_a13_a & !atwd1_ainst_atwd_control_asettle_cnt_a12_a & !atwd1_ainst_atwd_control_asettle_cnt_a15_a & !atwd1_ainst_atwd_control_asettle_cnt_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a13_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a12_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a15_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_aSelect_182_a83);

atwd1_ainst_atwd_control_aSelect_182_a239_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a239 = (!atwd1_ainst_atwd_control_asettle_cnt_a10_a & !atwd1_ainst_atwd_control_asettle_cnt_a8_a & !atwd1_ainst_atwd_control_asettle_cnt_a9_a & !atwd1_ainst_atwd_control_asettle_cnt_a11_a) & CASCADE(atwd1_ainst_atwd_control_aSelect_182_a83)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a10_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a8_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a9_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a11_a,
	cascin => atwd1_ainst_atwd_control_aSelect_182_a83,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_182_a239);

atwd1_ainst_atwd_control_aadd_76_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a16 = atwd1_ainst_atwd_control_asettle_cnt_a16_a $ !atwd1_ainst_atwd_control_aadd_76_a15COUT
-- atwd1_ainst_atwd_control_aadd_76_a16COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a16_a & !atwd1_ainst_atwd_control_aadd_76_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a16_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a16,
	cout => atwd1_ainst_atwd_control_aadd_76_a16COUT);

atwd1_ainst_atwd_control_asettle_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a16_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a16_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a16) # !atwd1_ainst_atwd_control_asettle_cnt_a16_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a16_a,
	datab => atwd1_ainst_atwd_control_areduce_or_246,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_76_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a16_a);

atwd1_ainst_atwd_control_aadd_76_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a17 = atwd1_ainst_atwd_control_asettle_cnt_a17_a $ atwd1_ainst_atwd_control_aadd_76_a16COUT
-- atwd1_ainst_atwd_control_aadd_76_a17COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a16COUT # !atwd1_ainst_atwd_control_asettle_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a17_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a17,
	cout => atwd1_ainst_atwd_control_aadd_76_a17COUT);

atwd1_ainst_atwd_control_asettle_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a17_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a17_a # atwd1_ainst_atwd_control_aadd_76_a17 & atwd1_ainst_atwd_control_astate_a18) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_aadd_76_a17 & atwd1_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_aadd_76_a17,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a17_a);

atwd1_ainst_atwd_control_aadd_76_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a18 = atwd1_ainst_atwd_control_asettle_cnt_a18_a $ !atwd1_ainst_atwd_control_aadd_76_a17COUT
-- atwd1_ainst_atwd_control_aadd_76_a18COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a18_a & !atwd1_ainst_atwd_control_aadd_76_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a18_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a18,
	cout => atwd1_ainst_atwd_control_aadd_76_a18COUT);

atwd1_ainst_atwd_control_asettle_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a18_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a18_a # atwd1_ainst_atwd_control_aadd_76_a18 & atwd1_ainst_atwd_control_astate_a18) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_aadd_76_a18 & atwd1_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_aadd_76_a18,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a18_a);

atwd1_ainst_atwd_control_aadd_76_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a19 = atwd1_ainst_atwd_control_asettle_cnt_a19_a $ atwd1_ainst_atwd_control_aadd_76_a18COUT
-- atwd1_ainst_atwd_control_aadd_76_a19COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a18COUT # !atwd1_ainst_atwd_control_asettle_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a19_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a19,
	cout => atwd1_ainst_atwd_control_aadd_76_a19COUT);

atwd1_ainst_atwd_control_asettle_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a19_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a19_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_aadd_76_a19 & atwd1_ainst_atwd_control_astate_a18) # !atwd1_ainst_atwd_control_asettle_cnt_a19_a & atwd1_ainst_atwd_control_aadd_76_a19 & atwd1_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a19_a,
	datab => atwd1_ainst_atwd_control_aadd_76_a19,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a19_a);

atwd1_ainst_atwd_control_aadd_76_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a20 = atwd1_ainst_atwd_control_asettle_cnt_a20_a $ !atwd1_ainst_atwd_control_aadd_76_a19COUT
-- atwd1_ainst_atwd_control_aadd_76_a20COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a20_a & !atwd1_ainst_atwd_control_aadd_76_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a20_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a20,
	cout => atwd1_ainst_atwd_control_aadd_76_a20COUT);

atwd1_ainst_atwd_control_asettle_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a20_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a20_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_aadd_76_a20 & atwd1_ainst_atwd_control_astate_a18) # !atwd1_ainst_atwd_control_asettle_cnt_a20_a & atwd1_ainst_atwd_control_aadd_76_a20 & atwd1_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a20_a,
	datab => atwd1_ainst_atwd_control_aadd_76_a20,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a20_a);

atwd1_ainst_atwd_control_aadd_76_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a21 = atwd1_ainst_atwd_control_asettle_cnt_a21_a $ atwd1_ainst_atwd_control_aadd_76_a20COUT
-- atwd1_ainst_atwd_control_aadd_76_a21COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a20COUT # !atwd1_ainst_atwd_control_asettle_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a21_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a21,
	cout => atwd1_ainst_atwd_control_aadd_76_a21COUT);

atwd1_ainst_atwd_control_asettle_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a21_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a21_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_aadd_76_a21 & atwd1_ainst_atwd_control_astate_a18) # !atwd1_ainst_atwd_control_asettle_cnt_a21_a & atwd1_ainst_atwd_control_aadd_76_a21 & atwd1_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a21_a,
	datab => atwd1_ainst_atwd_control_aadd_76_a21,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a21_a);

atwd1_ainst_atwd_control_aadd_76_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a22 = atwd1_ainst_atwd_control_asettle_cnt_a22_a $ !atwd1_ainst_atwd_control_aadd_76_a21COUT
-- atwd1_ainst_atwd_control_aadd_76_a22COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a22_a & !atwd1_ainst_atwd_control_aadd_76_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a22_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a22,
	cout => atwd1_ainst_atwd_control_aadd_76_a22COUT);

atwd1_ainst_atwd_control_asettle_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a22_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a22_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_aadd_76_a22 & atwd1_ainst_atwd_control_astate_a18) # !atwd1_ainst_atwd_control_asettle_cnt_a22_a & atwd1_ainst_atwd_control_aadd_76_a22 & atwd1_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a22_a,
	datab => atwd1_ainst_atwd_control_aadd_76_a22,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a22_a);

atwd1_ainst_atwd_control_aadd_76_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a23 = atwd1_ainst_atwd_control_asettle_cnt_a23_a $ atwd1_ainst_atwd_control_aadd_76_a22COUT
-- atwd1_ainst_atwd_control_aadd_76_a23COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a22COUT # !atwd1_ainst_atwd_control_asettle_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a23_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a23,
	cout => atwd1_ainst_atwd_control_aadd_76_a23COUT);

atwd1_ainst_atwd_control_asettle_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a23_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a23_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a23) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a23_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_76_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a23_a);

atwd1_ainst_atwd_control_aSelect_182_a53_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a53 = !atwd1_ainst_atwd_control_asettle_cnt_a21_a & !atwd1_ainst_atwd_control_asettle_cnt_a23_a & !atwd1_ainst_atwd_control_asettle_cnt_a20_a & !atwd1_ainst_atwd_control_asettle_cnt_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a21_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a23_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a20_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_aSelect_182_a53);

atwd1_ainst_atwd_control_aSelect_182_a238_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a238 = (!atwd1_ainst_atwd_control_asettle_cnt_a16_a & !atwd1_ainst_atwd_control_asettle_cnt_a18_a & !atwd1_ainst_atwd_control_asettle_cnt_a19_a & !atwd1_ainst_atwd_control_asettle_cnt_a17_a) & CASCADE(atwd1_ainst_atwd_control_aSelect_182_a53)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a16_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a18_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a19_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a17_a,
	cascin => atwd1_ainst_atwd_control_aSelect_182_a53,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_182_a238);

atwd1_ainst_atwd_control_aSelect_182_a129_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a129 = atwd1_ainst_atwd_control_asettle_cnt_a7_a & !atwd1_ainst_atwd_control_asettle_cnt_a4_a & !atwd1_ainst_atwd_control_asettle_cnt_a6_a & !atwd1_ainst_atwd_control_asettle_cnt_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0002",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a7_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a4_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a6_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_aSelect_182_a129);

atwd1_ainst_atwd_control_aSelect_182_a240_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a240 = (!atwd1_ainst_atwd_control_asettle_cnt_a3_a & !atwd1_ainst_atwd_control_asettle_cnt_a0_a & !atwd1_ainst_atwd_control_asettle_cnt_a1_a & !atwd1_ainst_atwd_control_asettle_cnt_a2_a) & CASCADE(atwd1_ainst_atwd_control_aSelect_182_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a3_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a0_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a1_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a2_a,
	cascin => atwd1_ainst_atwd_control_aSelect_182_a129,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_182_a240);

atwd1_ainst_atwd_control_aadd_76_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a24 = atwd1_ainst_atwd_control_asettle_cnt_a24_a $ !atwd1_ainst_atwd_control_aadd_76_a23COUT
-- atwd1_ainst_atwd_control_aadd_76_a24COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a24_a & !atwd1_ainst_atwd_control_aadd_76_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a24_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a24,
	cout => atwd1_ainst_atwd_control_aadd_76_a24COUT);

atwd1_ainst_atwd_control_asettle_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a24_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a24_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a24) # !atwd1_ainst_atwd_control_asettle_cnt_a24_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a24_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_76_a24,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a24_a);

atwd1_ainst_atwd_control_aadd_76_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a25 = atwd1_ainst_atwd_control_asettle_cnt_a25_a $ atwd1_ainst_atwd_control_aadd_76_a24COUT
-- atwd1_ainst_atwd_control_aadd_76_a25COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a24COUT # !atwd1_ainst_atwd_control_asettle_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a25_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a25,
	cout => atwd1_ainst_atwd_control_aadd_76_a25COUT);

atwd1_ainst_atwd_control_asettle_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a25_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a25_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a25) # !atwd1_ainst_atwd_control_asettle_cnt_a25_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a25_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_76_a25,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a25_a);

atwd1_ainst_atwd_control_aadd_76_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a26 = atwd1_ainst_atwd_control_asettle_cnt_a26_a $ !atwd1_ainst_atwd_control_aadd_76_a25COUT
-- atwd1_ainst_atwd_control_aadd_76_a26COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a26_a & !atwd1_ainst_atwd_control_aadd_76_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a26_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a26,
	cout => atwd1_ainst_atwd_control_aadd_76_a26COUT);

atwd1_ainst_atwd_control_asettle_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a26_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_76_a26 # atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_asettle_cnt_a26_a) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_asettle_cnt_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_areduce_or_246,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a26_a,
	datad => atwd1_ainst_atwd_control_aadd_76_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a26_a);

atwd1_ainst_atwd_control_aadd_76_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a27 = atwd1_ainst_atwd_control_asettle_cnt_a27_a $ atwd1_ainst_atwd_control_aadd_76_a26COUT
-- atwd1_ainst_atwd_control_aadd_76_a27COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a26COUT # !atwd1_ainst_atwd_control_asettle_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a27_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a27,
	cout => atwd1_ainst_atwd_control_aadd_76_a27COUT);

atwd1_ainst_atwd_control_asettle_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a27_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_76_a27 # atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_asettle_cnt_a27_a) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_asettle_cnt_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_areduce_or_246,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a27_a,
	datad => atwd1_ainst_atwd_control_aadd_76_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a27_a);

atwd1_ainst_atwd_control_aadd_76_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a28 = atwd1_ainst_atwd_control_asettle_cnt_a28_a $ !atwd1_ainst_atwd_control_aadd_76_a27COUT
-- atwd1_ainst_atwd_control_aadd_76_a28COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a28_a & !atwd1_ainst_atwd_control_aadd_76_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a28_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a28,
	cout => atwd1_ainst_atwd_control_aadd_76_a28COUT);

atwd1_ainst_atwd_control_asettle_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a28_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a28_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a28) # !atwd1_ainst_atwd_control_asettle_cnt_a28_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a28, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a28_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_areduce_or_246,
	datad => atwd1_ainst_atwd_control_aadd_76_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a28_a);

atwd1_ainst_atwd_control_aadd_76_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a29 = atwd1_ainst_atwd_control_asettle_cnt_a29_a $ atwd1_ainst_atwd_control_aadd_76_a28COUT
-- atwd1_ainst_atwd_control_aadd_76_a29COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a28COUT # !atwd1_ainst_atwd_control_asettle_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a29_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a29,
	cout => atwd1_ainst_atwd_control_aadd_76_a29COUT);

atwd1_ainst_atwd_control_asettle_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a29_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_76_a29 # atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_asettle_cnt_a29_a) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_asettle_cnt_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_areduce_or_246,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a29_a,
	datad => atwd1_ainst_atwd_control_aadd_76_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a29_a);

atwd1_ainst_atwd_control_aadd_76_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a30 = atwd1_ainst_atwd_control_asettle_cnt_a30_a $ !atwd1_ainst_atwd_control_aadd_76_a29COUT
-- atwd1_ainst_atwd_control_aadd_76_a30COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a30_a & !atwd1_ainst_atwd_control_aadd_76_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a30_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a30,
	cout => atwd1_ainst_atwd_control_aadd_76_a30COUT);

atwd1_ainst_atwd_control_asettle_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a30_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a30_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a30) # !atwd1_ainst_atwd_control_asettle_cnt_a30_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a30_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_areduce_or_246,
	datad => atwd1_ainst_atwd_control_aadd_76_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a30_a);

atwd1_ainst_atwd_control_aadd_76_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a31 = atwd1_ainst_atwd_control_asettle_cnt_a31_a $ atwd1_ainst_atwd_control_aadd_76_a30COUT

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a31_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a31);

atwd1_ainst_atwd_control_asettle_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a31_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_76_a31 # atwd1_ainst_atwd_control_asettle_cnt_a31_a & atwd1_ainst_atwd_control_areduce_or_246) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_asettle_cnt_a31_a & atwd1_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a31_a,
	datac => atwd1_ainst_atwd_control_areduce_or_246,
	datad => atwd1_ainst_atwd_control_aadd_76_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a31_a);

atwd1_ainst_atwd_control_aSelect_182_a39_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a39 = !atwd1_ainst_atwd_control_asettle_cnt_a30_a & !atwd1_ainst_atwd_control_asettle_cnt_a31_a & !atwd1_ainst_atwd_control_asettle_cnt_a28_a & !atwd1_ainst_atwd_control_asettle_cnt_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a30_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a31_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a28_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_aSelect_182_a39);

atwd1_ainst_atwd_control_aSelect_182_a237_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a237 = (!atwd1_ainst_atwd_control_asettle_cnt_a24_a & !atwd1_ainst_atwd_control_asettle_cnt_a26_a & !atwd1_ainst_atwd_control_asettle_cnt_a25_a & !atwd1_ainst_atwd_control_asettle_cnt_a27_a) & CASCADE(atwd1_ainst_atwd_control_aSelect_182_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a24_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a26_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a25_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a27_a,
	cascin => atwd1_ainst_atwd_control_aSelect_182_a39,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_182_a237);

atwd1_ainst_atwd_control_aSelect_182_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a8 = atwd1_ainst_atwd_control_aSelect_182_a239 & atwd1_ainst_atwd_control_aSelect_182_a238 & atwd1_ainst_atwd_control_aSelect_182_a240 & atwd1_ainst_atwd_control_aSelect_182_a237

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aSelect_182_a239,
	datab => atwd1_ainst_atwd_control_aSelect_182_a238,
	datac => atwd1_ainst_atwd_control_aSelect_182_a240,
	datad => atwd1_ainst_atwd_control_aSelect_182_a237,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_182_a8);

atwd1_ainst_atwd_control_astate_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a18 = DFFE(atwd1_ainst_atwd_control_astate_a11 # atwd1_ainst_atwd_control_astate_a18 & !atwd1_ainst_atwd_control_aSelect_182_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0FC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_astate_a11,
	datad => atwd1_ainst_atwd_control_aSelect_182_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a18);

atwd1_ainst_atwd_control_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a9 = DFFE(atwd1_ainst_atwd_control_aSelect_195_a8 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aSelect_182_a8 # !atwd1_ainst_atwd_control_aSelect_195_a8 & (atwd1_ainst_atwd_control_astate_a9 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aSelect_182_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aSelect_195_a8,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aSelect_182_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a9);

atwd1_ainst_atwd_readout_astate_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a13 = DFFE(atwd1_ainst_atwd_readout_astate_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_readout_astate_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a13);

atwd1_ainst_atwd_readout_astate_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a14 = DFFE(atwd1_ainst_atwd_readout_astate_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_readout_astate_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a14);

atwd1_ainst_atwd_readout_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a8 = DFFE(!atwd1_ainst_atwd_readout_astate_a14 & (atwd1_ainst_atwd_control_astart_readout_areg0 # atwd1_ainst_atwd_readout_astate_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5454",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a14,
	datab => atwd1_ainst_atwd_control_astart_readout_areg0,
	datac => atwd1_ainst_atwd_readout_astate_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a8);

atwd1_ainst_atwd_readout_aSelect_87_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_87_a21 = !atwd1_ainst_atwd_readout_astate_a11 & !atwd1_ainst_atwd_readout_astate_a14 & !atwd1_ainst_atwd_readout_astate_a10 & !atwd1_ainst_atwd_readout_astate_a13

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a11,
	datab => atwd1_ainst_atwd_readout_astate_a14,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_astate_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_87_a21);

atwd1_ainst_atwd_readout_arst_divide_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_arst_divide = DFFE(atwd1_ainst_atwd_readout_arst_divide & (atwd1_ainst_atwd_readout_astate_a12 # !atwd1_ainst_atwd_readout_aSelect_87_a21) # !atwd1_ainst_atwd_readout_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8FAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_arst_divide,
	datab => atwd1_ainst_atwd_readout_astate_a12,
	datac => atwd1_ainst_atwd_readout_astate_a8,
	datad => atwd1_ainst_atwd_readout_aSelect_87_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_arst_divide);

atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY()

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => atwd1_ainst_atwd_readout_arst_divide,
	devclrn => devclrn,
	devpor => devpor,
	cout => atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a = DFFE(!atwd1_ainst_atwd_readout_arst_divide & atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT $ atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	cin => atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => atwd1_ainst_atwd_readout_arst_divide,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a);

atwd1_ainst_atwd_readout_astate_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a11 = DFFE(atwd1_ainst_atwd_readout_astate_a10 # atwd1_ainst_atwd_readout_astate_a11 & atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_astate_a11,
	datad => atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a11);

atwd1_ainst_atwd_readout_areduce_or_160_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_or_160_a29 = !atwd1_ainst_atwd_readout_astate_a14 & !atwd1_ainst_atwd_readout_astate_a13

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0033",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a14,
	datad => atwd1_ainst_atwd_readout_astate_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_or_160_a29);

atwd1_ainst_atwd_readout_areduce_or_160_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_or_160 = atwd1_ainst_atwd_readout_astate_a11 # atwd1_ainst_atwd_readout_astate_a9 # atwd1_ainst_atwd_readout_astate_a12 # !atwd1_ainst_atwd_readout_areduce_or_160_a29

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a11,
	datab => atwd1_ainst_atwd_readout_astate_a9,
	datac => atwd1_ainst_atwd_readout_astate_a12,
	datad => atwd1_ainst_atwd_readout_areduce_or_160_a29,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_or_160);

atwd1_ainst_atwd_readout_areduce_or_160_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_or_160_a27 = !atwd1_ainst_atwd_readout_astate_a14 & !atwd1_ainst_atwd_readout_astate_a13 & !atwd1_ainst_atwd_readout_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0005",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a14,
	datac => atwd1_ainst_atwd_readout_astate_a13,
	datad => atwd1_ainst_atwd_readout_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_or_160_a27);

atwd1_ainst_atwd_readout_aadd_40_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a0 = !atwd1_ainst_atwd_readout_areadout_cnt_a0_a
-- atwd1_ainst_atwd_readout_aadd_40_a0COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a0,
	cout => atwd1_ainst_atwd_readout_aadd_40_a0COUT);

atwd1_ainst_atwd_readout_aadd_40_rtl_0_a126_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_rtl_0_a126 = atwd1_ainst_atwd_readout_aadd_40_a0 & atwd1_ainst_atwd_readout_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aadd_40_a0,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_rtl_0_a126);

atwd1_ainst_atwd_readout_areduce_or_160_a32_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_or_160_a32 = atwd1_ainst_atwd_readout_astate_a12 # atwd1_ainst_atwd_readout_astate_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCFC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a12,
	datac => atwd1_ainst_atwd_readout_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_or_160_a32);

atwd1_ainst_atwd_readout_areadout_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a0_a = DFFE(atwd1_ainst_atwd_readout_aadd_40_rtl_0_a126 # atwd1_ainst_atwd_readout_areadout_cnt_a0_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_areduce_or_160_a27), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a0_a,
	datac => atwd1_ainst_atwd_readout_aadd_40_rtl_0_a126,
	datad => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a0_a);

atwd1_ainst_atwd_readout_aadd_40_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a1 = atwd1_ainst_atwd_readout_areadout_cnt_a1_a $ atwd1_ainst_atwd_readout_aadd_40_a0COUT
-- atwd1_ainst_atwd_readout_aadd_40_a1COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a0COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a1_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a1,
	cout => atwd1_ainst_atwd_readout_aadd_40_a1COUT);

atwd1_ainst_atwd_readout_aadd_40_rtl_0_a123_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_rtl_0_a123 = atwd1_ainst_atwd_readout_aadd_40_a1 & atwd1_ainst_atwd_readout_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aadd_40_a1,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_rtl_0_a123);

atwd1_ainst_atwd_readout_areadout_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a1_a = DFFE(atwd1_ainst_atwd_readout_aadd_40_rtl_0_a123 # atwd1_ainst_atwd_readout_areadout_cnt_a1_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_areduce_or_160_a27), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a1_a,
	datac => atwd1_ainst_atwd_readout_aadd_40_rtl_0_a123,
	datad => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a1_a);

atwd1_ainst_atwd_readout_aadd_40_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a2 = atwd1_ainst_atwd_readout_areadout_cnt_a2_a $ !atwd1_ainst_atwd_readout_aadd_40_a1COUT
-- atwd1_ainst_atwd_readout_aadd_40_a2COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a2_a & !atwd1_ainst_atwd_readout_aadd_40_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a2_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a2,
	cout => atwd1_ainst_atwd_readout_aadd_40_a2COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a2_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a2_a & (atwd1_ainst_atwd_readout_areduce_or_160 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a2) # !atwd1_ainst_atwd_readout_areadout_cnt_a2_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a2, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a2_a,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_40_a2,
	datad => atwd1_ainst_atwd_readout_areduce_or_160,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a2_a);

atwd1_ainst_atwd_readout_aadd_40_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a3 = atwd1_ainst_atwd_readout_areadout_cnt_a3_a $ atwd1_ainst_atwd_readout_aadd_40_a2COUT
-- atwd1_ainst_atwd_readout_aadd_40_a3COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a2COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a3_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a3,
	cout => atwd1_ainst_atwd_readout_aadd_40_a3COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a3_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_40_a3 # atwd1_ainst_atwd_readout_areadout_cnt_a3_a & atwd1_ainst_atwd_readout_areduce_or_160) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areadout_cnt_a3_a & atwd1_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a3_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_160,
	datad => atwd1_ainst_atwd_readout_aadd_40_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a3_a);

atwd1_ainst_atwd_readout_aadd_40_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a4 = atwd1_ainst_atwd_readout_areadout_cnt_a4_a $ !atwd1_ainst_atwd_readout_aadd_40_a3COUT
-- atwd1_ainst_atwd_readout_aadd_40_a4COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a4_a & !atwd1_ainst_atwd_readout_aadd_40_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a4_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a4,
	cout => atwd1_ainst_atwd_readout_aadd_40_a4COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a4_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_40_a4 # atwd1_ainst_atwd_readout_areadout_cnt_a4_a & atwd1_ainst_atwd_readout_areduce_or_160) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areadout_cnt_a4_a & atwd1_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a4_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_160,
	datad => atwd1_ainst_atwd_readout_aadd_40_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a4_a);

atwd1_ainst_atwd_readout_aadd_40_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a5 = atwd1_ainst_atwd_readout_areadout_cnt_a5_a $ atwd1_ainst_atwd_readout_aadd_40_a4COUT
-- atwd1_ainst_atwd_readout_aadd_40_a5COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a4COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a5_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a5,
	cout => atwd1_ainst_atwd_readout_aadd_40_a5COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a5_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a5_a # atwd1_ainst_atwd_readout_aadd_40_a5 & atwd1_ainst_atwd_readout_astate_a10) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_aadd_40_a5 & atwd1_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_aadd_40_a5,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a5_a);

atwd1_ainst_atwd_readout_aadd_40_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a6 = atwd1_ainst_atwd_readout_areadout_cnt_a6_a $ !atwd1_ainst_atwd_readout_aadd_40_a5COUT
-- atwd1_ainst_atwd_readout_aadd_40_a6COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a6_a & !atwd1_ainst_atwd_readout_aadd_40_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a6_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a6,
	cout => atwd1_ainst_atwd_readout_aadd_40_a6COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a6_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a6_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a6) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a6_a,
	datad => atwd1_ainst_atwd_readout_aadd_40_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a6_a);

atwd1_ainst_atwd_readout_aadd_40_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a7 = atwd1_ainst_atwd_readout_areadout_cnt_a7_a $ atwd1_ainst_atwd_readout_aadd_40_a6COUT
-- atwd1_ainst_atwd_readout_aadd_40_a7COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a6COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a7_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a7,
	cout => atwd1_ainst_atwd_readout_aadd_40_a7COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a7_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a7_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a7) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a7_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a7_a);

atwd1_ainst_atwd_readout_aadd_40_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a8 = atwd1_ainst_atwd_readout_areadout_cnt_a8_a $ !atwd1_ainst_atwd_readout_aadd_40_a7COUT
-- atwd1_ainst_atwd_readout_aadd_40_a8COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a8_a & !atwd1_ainst_atwd_readout_aadd_40_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a8_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a8,
	cout => atwd1_ainst_atwd_readout_aadd_40_a8COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a8_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_40_a8 # atwd1_ainst_atwd_readout_areadout_cnt_a8_a & atwd1_ainst_atwd_readout_areduce_or_160) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areadout_cnt_a8_a & atwd1_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a8_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_160,
	datad => atwd1_ainst_atwd_readout_aadd_40_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a8_a);

atwd1_ainst_atwd_readout_aadd_40_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a9 = atwd1_ainst_atwd_readout_areadout_cnt_a9_a $ atwd1_ainst_atwd_readout_aadd_40_a8COUT
-- atwd1_ainst_atwd_readout_aadd_40_a9COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a8COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a9_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a9,
	cout => atwd1_ainst_atwd_readout_aadd_40_a9COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a9_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_40_a9 # atwd1_ainst_atwd_readout_areadout_cnt_a9_a & atwd1_ainst_atwd_readout_areduce_or_160) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areadout_cnt_a9_a & atwd1_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a9_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_160,
	datad => atwd1_ainst_atwd_readout_aadd_40_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a9_a);

atwd1_ainst_atwd_readout_aadd_40_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a10 = atwd1_ainst_atwd_readout_areadout_cnt_a10_a $ !atwd1_ainst_atwd_readout_aadd_40_a9COUT
-- atwd1_ainst_atwd_readout_aadd_40_a10COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a10_a & !atwd1_ainst_atwd_readout_aadd_40_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a10_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a10,
	cout => atwd1_ainst_atwd_readout_aadd_40_a10COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a10_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a10_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a10) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a10_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a10_a);

atwd1_ainst_atwd_readout_aadd_40_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a11 = atwd1_ainst_atwd_readout_areadout_cnt_a11_a $ atwd1_ainst_atwd_readout_aadd_40_a10COUT
-- atwd1_ainst_atwd_readout_aadd_40_a11COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a10COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a11_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a11,
	cout => atwd1_ainst_atwd_readout_aadd_40_a11COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a11_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a11_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a11) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a11_a,
	datad => atwd1_ainst_atwd_readout_aadd_40_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a11_a);

atwd1_ainst_atwd_readout_aadd_40_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a12 = atwd1_ainst_atwd_readout_areadout_cnt_a12_a $ !atwd1_ainst_atwd_readout_aadd_40_a11COUT
-- atwd1_ainst_atwd_readout_aadd_40_a12COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a12_a & !atwd1_ainst_atwd_readout_aadd_40_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a12_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a12,
	cout => atwd1_ainst_atwd_readout_aadd_40_a12COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a12_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_40_a12 # atwd1_ainst_atwd_readout_areadout_cnt_a12_a & atwd1_ainst_atwd_readout_areduce_or_160) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areadout_cnt_a12_a & atwd1_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a12_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_160,
	datad => atwd1_ainst_atwd_readout_aadd_40_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a12_a);

atwd1_ainst_atwd_readout_aadd_40_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a13 = atwd1_ainst_atwd_readout_areadout_cnt_a13_a $ atwd1_ainst_atwd_readout_aadd_40_a12COUT
-- atwd1_ainst_atwd_readout_aadd_40_a13COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a12COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a13_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a13,
	cout => atwd1_ainst_atwd_readout_aadd_40_a13COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a13_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a13_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a13) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a13_a,
	datad => atwd1_ainst_atwd_readout_aadd_40_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a13_a);

atwd1_ainst_atwd_readout_aadd_40_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a14 = atwd1_ainst_atwd_readout_areadout_cnt_a14_a $ !atwd1_ainst_atwd_readout_aadd_40_a13COUT
-- atwd1_ainst_atwd_readout_aadd_40_a14COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a14_a & !atwd1_ainst_atwd_readout_aadd_40_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a14_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a14,
	cout => atwd1_ainst_atwd_readout_aadd_40_a14COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a14_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a14_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a14) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a14_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a14_a);

atwd1_ainst_atwd_readout_aadd_40_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a15 = atwd1_ainst_atwd_readout_areadout_cnt_a15_a $ atwd1_ainst_atwd_readout_aadd_40_a14COUT
-- atwd1_ainst_atwd_readout_aadd_40_a15COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a14COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a15_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a15,
	cout => atwd1_ainst_atwd_readout_aadd_40_a15COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a15_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a15_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a15) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a15_a,
	datad => atwd1_ainst_atwd_readout_aadd_40_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a15_a);

atwd1_ainst_atwd_readout_aSelect_81_a88_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a88 = !atwd1_ainst_atwd_readout_areadout_cnt_a15_a & !atwd1_ainst_atwd_readout_areadout_cnt_a14_a & !atwd1_ainst_atwd_readout_areadout_cnt_a13_a & !atwd1_ainst_atwd_readout_areadout_cnt_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a15_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a14_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a13_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_readout_aSelect_81_a88);

atwd1_ainst_atwd_readout_aSelect_81_a251_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a251 = (!atwd1_ainst_atwd_readout_areadout_cnt_a11_a & !atwd1_ainst_atwd_readout_areadout_cnt_a9_a & !atwd1_ainst_atwd_readout_areadout_cnt_a10_a & !atwd1_ainst_atwd_readout_areadout_cnt_a8_a) & CASCADE(atwd1_ainst_atwd_readout_aSelect_81_a88)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a11_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a9_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a10_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a8_a,
	cascin => atwd1_ainst_atwd_readout_aSelect_81_a88,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_81_a251);

atwd1_ainst_atwd_readout_aadd_40_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a16 = atwd1_ainst_atwd_readout_areadout_cnt_a16_a $ !atwd1_ainst_atwd_readout_aadd_40_a15COUT
-- atwd1_ainst_atwd_readout_aadd_40_a16COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a16_a & !atwd1_ainst_atwd_readout_aadd_40_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a16_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a16,
	cout => atwd1_ainst_atwd_readout_aadd_40_a16COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a16_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a16_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a16) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a16_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a16_a);

atwd1_ainst_atwd_readout_aadd_40_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a17 = atwd1_ainst_atwd_readout_areadout_cnt_a17_a $ atwd1_ainst_atwd_readout_aadd_40_a16COUT
-- atwd1_ainst_atwd_readout_aadd_40_a17COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a16COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a17_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a17,
	cout => atwd1_ainst_atwd_readout_aadd_40_a17COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a17_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a17_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a17) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a17_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a17_a);

atwd1_ainst_atwd_readout_aadd_40_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a18 = atwd1_ainst_atwd_readout_areadout_cnt_a18_a $ !atwd1_ainst_atwd_readout_aadd_40_a17COUT
-- atwd1_ainst_atwd_readout_aadd_40_a18COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a18_a & !atwd1_ainst_atwd_readout_aadd_40_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a18_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a18,
	cout => atwd1_ainst_atwd_readout_aadd_40_a18COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a18_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a18_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a18) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a18_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a18_a);

atwd1_ainst_atwd_readout_aadd_40_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a19 = atwd1_ainst_atwd_readout_areadout_cnt_a19_a $ atwd1_ainst_atwd_readout_aadd_40_a18COUT
-- atwd1_ainst_atwd_readout_aadd_40_a19COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a18COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a19_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a19,
	cout => atwd1_ainst_atwd_readout_aadd_40_a19COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a19_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a19_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a19) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a19_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a19_a);

atwd1_ainst_atwd_readout_aadd_40_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a20 = atwd1_ainst_atwd_readout_areadout_cnt_a20_a $ !atwd1_ainst_atwd_readout_aadd_40_a19COUT
-- atwd1_ainst_atwd_readout_aadd_40_a20COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a20_a & !atwd1_ainst_atwd_readout_aadd_40_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a20_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a20,
	cout => atwd1_ainst_atwd_readout_aadd_40_a20COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a20_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a20_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a20) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a20_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a20_a);

atwd1_ainst_atwd_readout_aadd_40_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a21 = atwd1_ainst_atwd_readout_areadout_cnt_a21_a $ atwd1_ainst_atwd_readout_aadd_40_a20COUT
-- atwd1_ainst_atwd_readout_aadd_40_a21COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a20COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a21_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a21,
	cout => atwd1_ainst_atwd_readout_aadd_40_a21COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a21_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a21_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a21) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a21_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a21_a);

atwd1_ainst_atwd_readout_aadd_40_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a22 = atwd1_ainst_atwd_readout_areadout_cnt_a22_a $ !atwd1_ainst_atwd_readout_aadd_40_a21COUT
-- atwd1_ainst_atwd_readout_aadd_40_a22COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a22_a & !atwd1_ainst_atwd_readout_aadd_40_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a22_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a22,
	cout => atwd1_ainst_atwd_readout_aadd_40_a22COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a22_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a22_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a22) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a22_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a22_a);

atwd1_ainst_atwd_readout_aadd_40_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a23 = atwd1_ainst_atwd_readout_areadout_cnt_a23_a $ atwd1_ainst_atwd_readout_aadd_40_a22COUT
-- atwd1_ainst_atwd_readout_aadd_40_a23COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a22COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a23_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a23,
	cout => atwd1_ainst_atwd_readout_aadd_40_a23COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a23_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a23_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a23) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a23_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a23_a);

atwd1_ainst_atwd_readout_aSelect_81_a58_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a58 = !atwd1_ainst_atwd_readout_areadout_cnt_a23_a & !atwd1_ainst_atwd_readout_areadout_cnt_a20_a & !atwd1_ainst_atwd_readout_areadout_cnt_a22_a & !atwd1_ainst_atwd_readout_areadout_cnt_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a23_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a20_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a22_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_readout_aSelect_81_a58);

atwd1_ainst_atwd_readout_aSelect_81_a250_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a250 = (!atwd1_ainst_atwd_readout_areadout_cnt_a18_a & !atwd1_ainst_atwd_readout_areadout_cnt_a17_a & !atwd1_ainst_atwd_readout_areadout_cnt_a19_a & !atwd1_ainst_atwd_readout_areadout_cnt_a16_a) & CASCADE(atwd1_ainst_atwd_readout_aSelect_81_a58)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a18_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a17_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a19_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a16_a,
	cascin => atwd1_ainst_atwd_readout_aSelect_81_a58,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_81_a250);

atwd1_ainst_atwd_readout_aSelect_81_a134_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a134 = atwd1_ainst_atwd_readout_areadout_cnt_a7_a & !atwd1_ainst_atwd_readout_areadout_cnt_a6_a & !atwd1_ainst_atwd_readout_areadout_cnt_a5_a & !atwd1_ainst_atwd_readout_areadout_cnt_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0002",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a7_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a6_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a5_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_readout_aSelect_81_a134);

atwd1_ainst_atwd_readout_aSelect_81_a252_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a252 = (!atwd1_ainst_atwd_readout_areadout_cnt_a1_a & !atwd1_ainst_atwd_readout_areadout_cnt_a3_a & !atwd1_ainst_atwd_readout_areadout_cnt_a0_a & !atwd1_ainst_atwd_readout_areadout_cnt_a2_a) & CASCADE(atwd1_ainst_atwd_readout_aSelect_81_a134)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a1_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a3_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a0_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a2_a,
	cascin => atwd1_ainst_atwd_readout_aSelect_81_a134,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_81_a252);

atwd1_ainst_atwd_readout_aadd_40_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a24 = atwd1_ainst_atwd_readout_areadout_cnt_a24_a $ !atwd1_ainst_atwd_readout_aadd_40_a23COUT
-- atwd1_ainst_atwd_readout_aadd_40_a24COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a24_a & !atwd1_ainst_atwd_readout_aadd_40_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a24_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a24,
	cout => atwd1_ainst_atwd_readout_aadd_40_a24COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a24_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a24_a & (atwd1_ainst_atwd_readout_areduce_or_160 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a24) # !atwd1_ainst_atwd_readout_areadout_cnt_a24_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a24_a,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_40_a24,
	datad => atwd1_ainst_atwd_readout_areduce_or_160,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a24_a);

atwd1_ainst_atwd_readout_aadd_40_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a25 = atwd1_ainst_atwd_readout_areadout_cnt_a25_a $ atwd1_ainst_atwd_readout_aadd_40_a24COUT
-- atwd1_ainst_atwd_readout_aadd_40_a25COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a24COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a25_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a25,
	cout => atwd1_ainst_atwd_readout_aadd_40_a25COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a25_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a25_a & (atwd1_ainst_atwd_readout_areduce_or_160 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a25) # !atwd1_ainst_atwd_readout_areadout_cnt_a25_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a25_a,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_40_a25,
	datad => atwd1_ainst_atwd_readout_areduce_or_160,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a25_a);

atwd1_ainst_atwd_readout_aadd_40_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a26 = atwd1_ainst_atwd_readout_areadout_cnt_a26_a $ !atwd1_ainst_atwd_readout_aadd_40_a25COUT
-- atwd1_ainst_atwd_readout_aadd_40_a26COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a26_a & !atwd1_ainst_atwd_readout_aadd_40_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a26_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a26,
	cout => atwd1_ainst_atwd_readout_aadd_40_a26COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a26_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_40_a26 # atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_areadout_cnt_a26_a) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_areadout_cnt_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areduce_or_160,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a26_a,
	datad => atwd1_ainst_atwd_readout_aadd_40_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a26_a);

atwd1_ainst_atwd_readout_aadd_40_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a27 = atwd1_ainst_atwd_readout_areadout_cnt_a27_a $ atwd1_ainst_atwd_readout_aadd_40_a26COUT
-- atwd1_ainst_atwd_readout_aadd_40_a27COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a26COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a27_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a27,
	cout => atwd1_ainst_atwd_readout_aadd_40_a27COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a27_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_40_a27 # atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_areadout_cnt_a27_a) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_areadout_cnt_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areduce_or_160,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a27_a,
	datad => atwd1_ainst_atwd_readout_aadd_40_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a27_a);

atwd1_ainst_atwd_readout_aadd_40_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a28 = atwd1_ainst_atwd_readout_areadout_cnt_a28_a $ !atwd1_ainst_atwd_readout_aadd_40_a27COUT
-- atwd1_ainst_atwd_readout_aadd_40_a28COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a28_a & !atwd1_ainst_atwd_readout_aadd_40_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a28_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a28,
	cout => atwd1_ainst_atwd_readout_aadd_40_a28COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a28_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_40_a28 # atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_areadout_cnt_a28_a) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_areadout_cnt_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areduce_or_160,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a28_a,
	datad => atwd1_ainst_atwd_readout_aadd_40_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a28_a);

atwd1_ainst_atwd_readout_aadd_40_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a29 = atwd1_ainst_atwd_readout_areadout_cnt_a29_a $ atwd1_ainst_atwd_readout_aadd_40_a28COUT
-- atwd1_ainst_atwd_readout_aadd_40_a29COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a28COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a29_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a29,
	cout => atwd1_ainst_atwd_readout_aadd_40_a29COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a29_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_40_a29 # atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_areadout_cnt_a29_a) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_areadout_cnt_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areduce_or_160,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a29_a,
	datad => atwd1_ainst_atwd_readout_aadd_40_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a29_a);

atwd1_ainst_atwd_readout_aadd_40_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a30 = atwd1_ainst_atwd_readout_areadout_cnt_a30_a $ !atwd1_ainst_atwd_readout_aadd_40_a29COUT
-- atwd1_ainst_atwd_readout_aadd_40_a30COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a30_a & !atwd1_ainst_atwd_readout_aadd_40_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a30_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a30,
	cout => atwd1_ainst_atwd_readout_aadd_40_a30COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a30_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a30_a & (atwd1_ainst_atwd_readout_areduce_or_160 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a30) # !atwd1_ainst_atwd_readout_areadout_cnt_a30_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a30_a,
	datab => atwd1_ainst_atwd_readout_areduce_or_160,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a30_a);

atwd1_ainst_atwd_readout_aadd_40_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a31 = atwd1_ainst_atwd_readout_aadd_40_a30COUT $ atwd1_ainst_atwd_readout_areadout_cnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a31_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a31);

atwd1_ainst_atwd_readout_areadout_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a31_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_40_a31 # atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_areadout_cnt_a31_a) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_areadout_cnt_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areduce_or_160,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a31_a,
	datad => atwd1_ainst_atwd_readout_aadd_40_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a31_a);

atwd1_ainst_atwd_readout_aSelect_81_a44_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a44 = !atwd1_ainst_atwd_readout_areadout_cnt_a30_a & !atwd1_ainst_atwd_readout_areadout_cnt_a29_a & !atwd1_ainst_atwd_readout_areadout_cnt_a31_a & !atwd1_ainst_atwd_readout_areadout_cnt_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a30_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a29_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a31_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_readout_aSelect_81_a44);

atwd1_ainst_atwd_readout_aSelect_81_a249_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a249 = (!atwd1_ainst_atwd_readout_areadout_cnt_a24_a & !atwd1_ainst_atwd_readout_areadout_cnt_a26_a & !atwd1_ainst_atwd_readout_areadout_cnt_a25_a & !atwd1_ainst_atwd_readout_areadout_cnt_a27_a) & CASCADE(atwd1_ainst_atwd_readout_aSelect_81_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a24_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a26_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a25_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a27_a,
	cascin => atwd1_ainst_atwd_readout_aSelect_81_a44,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_81_a249);

atwd1_ainst_atwd_readout_aSelect_81_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a12 = atwd1_ainst_atwd_readout_aSelect_81_a251 & atwd1_ainst_atwd_readout_aSelect_81_a250 & atwd1_ainst_atwd_readout_aSelect_81_a252 & atwd1_ainst_atwd_readout_aSelect_81_a249
-- atwd1_ainst_atwd_readout_aSelect_81_a253 = atwd1_ainst_atwd_readout_aSelect_81_a251 & atwd1_ainst_atwd_readout_aSelect_81_a250 & atwd1_ainst_atwd_readout_aSelect_81_a252 & atwd1_ainst_atwd_readout_aSelect_81_a249

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aSelect_81_a251,
	datab => atwd1_ainst_atwd_readout_aSelect_81_a250,
	datac => atwd1_ainst_atwd_readout_aSelect_81_a252,
	datad => atwd1_ainst_atwd_readout_aSelect_81_a249,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_81_a12,
	cascout => atwd1_ainst_atwd_readout_aSelect_81_a253);

atwd1_ainst_atwd_readout_astate_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a12 = DFFE((atwd1_ainst_atwd_readout_astate_a11 & !atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a) & CASCADE(atwd1_ainst_atwd_readout_aSelect_81_a253), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_readout_astate_a11,
	datad => atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	cascin => atwd1_ainst_atwd_readout_aSelect_81_a253,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a12);

atwd1_ainst_atwd_readout_areadout_done_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_done_areg0 = DFFE(atwd1_ainst_atwd_readout_astate_a12 # atwd1_ainst_atwd_readout_areadout_done_areg0 & (atwd1_ainst_atwd_readout_astate_a9 # !atwd1_ainst_atwd_readout_aSelect_87_a21), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a12,
	datab => atwd1_ainst_atwd_readout_areadout_done_areg0,
	datac => atwd1_ainst_atwd_readout_astate_a9,
	datad => atwd1_ainst_atwd_readout_aSelect_87_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_done_areg0);

atwd1_ainst_atwd_control_astate_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a15 = DFFE(atwd1_ainst_atwd_control_astate_a15 & (atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aSelect_195_a8 # !atwd1_ainst_atwd_readout_areadout_done_areg0) # !atwd1_ainst_atwd_control_astate_a15 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aSelect_195_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a15,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_readout_areadout_done_areg0,
	datad => atwd1_ainst_atwd_control_aSelect_195_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a15);

atwd1_ainst_atwd_control_astate_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a16 = DFFE(atwd1_ainst_atwd_control_astate_a15 & atwd1_ainst_atwd_readout_areadout_done_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a15,
	datac => atwd1_ainst_atwd_readout_areadout_done_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a16);

atwd1_ainst_atwd_control_aSelect_199_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_199_a10 = atwd1_ainst_atwd_control_achannel_a0_a & atwd1_ainst_atwd_control_achannel_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_achannel_a0_a,
	datac => atwd1_ainst_atwd_control_achannel_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_199_a10);

atwd1_ainst_atwd_control_astate_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a17 = DFFE(atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync & (atwd1_ainst_atwd_control_astate_a17 # atwd1_ainst_atwd_control_astate_a16 & atwd1_ainst_atwd_control_aSelect_199_a10) # !atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync & atwd1_ainst_atwd_control_astate_a16 & atwd1_ainst_atwd_control_aSelect_199_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync,
	datab => atwd1_ainst_atwd_control_astate_a16,
	datac => atwd1_ainst_atwd_control_astate_a17,
	datad => atwd1_ainst_atwd_control_aSelect_199_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a17);

atwd1_ainst_atwd_control_astate_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a13 = DFFE(atwd1_ainst_atwd_control_astate_a17 & !atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_control_astate_a17,
	datad => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a13);

atwd1_ainst_atwd_control_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a10 = DFFE(atwd1_ainst_atwd_control_astate_a13 # atwd0_ainst_atwd_control_astate_a14 # atwd1_ainst_atwd_control_astate_a10 & !atwd1_ainst_atwd_trigger_aATWDTrigger_sig, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCFE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a10,
	datab => atwd1_ainst_atwd_control_astate_a13,
	datac => atwd0_ainst_atwd_control_astate_a14,
	datad => atwd1_ainst_atwd_trigger_aATWDTrigger_sig,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a10);

atwd1_ainst_atwd_control_astate_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a19 = DFFE(atwd1_ainst_atwd_trigger_aATWDTrigger_sig & (atwd1_ainst_atwd_control_astate_a10 # atwd1_ainst_atwd_control_astate_a19 & !atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync) # !atwd1_ainst_atwd_trigger_aATWDTrigger_sig & atwd1_ainst_atwd_control_astate_a19 & !atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88F8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_trigger_aATWDTrigger_sig,
	datab => atwd1_ainst_atwd_control_astate_a10,
	datac => atwd1_ainst_atwd_control_astate_a19,
	datad => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a19);

atwd1_ainst_atwd_control_areduce_or_213_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_213_a0 = !atwd1_ainst_atwd_control_astate_a19 & !atwd0_ainst_atwd_control_astate_a14 & !atwd1_ainst_atwd_control_astate_a13 & !atwd1_ainst_atwd_control_astate_a18

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a19,
	datab => atwd0_ainst_atwd_control_astate_a14,
	datac => atwd1_ainst_atwd_control_astate_a13,
	datad => atwd1_ainst_atwd_control_astate_a18,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_213_a0);

atwd1_ainst_atwd_control_areduce_or_213_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_213_a1 = !atwd1_ainst_atwd_control_astate_a12 & !atwd1_ainst_atwd_control_astate_a10 & !atwd1_ainst_atwd_control_astate_a17

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0003",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a12,
	datac => atwd1_ainst_atwd_control_astate_a10,
	datad => atwd1_ainst_atwd_control_astate_a17,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_213_a1);

atwd1_ainst_atwd_control_areduce_or_234_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_234 = atwd1_ainst_atwd_control_astate_a9 # atwd1_ainst_atwd_control_astate_a11 # !atwd1_ainst_atwd_control_areduce_or_213_a1 # !atwd1_ainst_atwd_control_areduce_or_213_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FDFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_213_a0,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_astate_a11,
	datad => atwd1_ainst_atwd_control_areduce_or_213_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_234);

atwd1_ainst_atwd_control_astart_readout_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astart_readout_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a15 # atwd1_ainst_atwd_control_areduce_or_234 & atwd1_ainst_atwd_control_astart_readout_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F8F8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_234,
	datab => atwd1_ainst_atwd_control_astart_readout_areg0,
	datac => atwd1_ainst_atwd_control_astate_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astart_readout_areg0);

atwd1_ainst_atwd_readout_aSelect_75_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_75_a5 = atwd1_ainst_atwd_readout_astate_a9 # atwd1_ainst_atwd_readout_astate_a11 & !atwd1_ainst_atwd_readout_aSelect_81_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAFA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a9,
	datac => atwd1_ainst_atwd_readout_astate_a11,
	datad => atwd1_ainst_atwd_readout_aSelect_81_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_75_a5);

atwd1_ainst_atwd_readout_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a9 = DFFE(atwd1_ainst_atwd_control_astart_readout_areg0 & (!atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a & atwd1_ainst_atwd_readout_aSelect_75_a5 # !atwd1_ainst_atwd_readout_astate_a8) # !atwd1_ainst_atwd_control_astart_readout_areg0 & !atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a & atwd1_ainst_atwd_readout_aSelect_75_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3B0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astart_readout_areg0,
	datab => atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	datac => atwd1_ainst_atwd_readout_astate_a8,
	datad => atwd1_ainst_atwd_readout_aSelect_75_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a9);

atwd1_ainst_atwd_readout_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a10 = DFFE(atwd1_ainst_atwd_readout_astate_a9 & atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_readout_astate_a9,
	datad => atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a10);

atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0 = atwd1_ainst_atwd_readout_astate_a10 & !inst_ROC_aRST_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datad => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0);

atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 = DFFE(ATWD1_D_a0_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a0_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0);

ATWD1_D_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(4),
	combout => ATWD1_D_a4_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 = DFFE(ATWD1_D_a4_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a4_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0);

ATWD1_D_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(5),
	combout => ATWD1_D_a5_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 = DFFE(ATWD1_D_a5_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a5_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0);

ATWD1_D_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(8),
	combout => ATWD1_D_a8_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 = DFFE(ATWD1_D_a8_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a8_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0);

ATWD1_D_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(7),
	combout => ATWD1_D_a7_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 = DFFE(ATWD1_D_a7_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => ATWD1_D_a7_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0);

ATWD1_D_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(6),
	combout => ATWD1_D_a6_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 = DFFE(ATWD1_D_a6_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => ATWD1_D_a6_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0);

ATWD1_D_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(9),
	combout => ATWD1_D_a9_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 = DFFE(ATWD1_D_a9_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a9_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0);

atwd1_ainst_gray2bin_abin_sig_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_gray2bin_abin_sig_a6_a = atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	datab => atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0,
	datad => atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_gray2bin_abin_sig_a6_a);

atwd1_ainst_gray2bin_abin_sig_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_gray2bin_abin_sig_a4_a = atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 $ atwd1_ainst_gray2bin_abin_sig_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A55A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	datad => atwd1_ainst_gray2bin_abin_sig_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_gray2bin_abin_sig_a4_a);

ATWD1_D_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(3),
	combout => ATWD1_D_a3_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 = DFFE(ATWD1_D_a3_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a3_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0);

ATWD1_D_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(2),
	combout => ATWD1_D_a2_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 = DFFE(ATWD1_D_a2_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a2_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0);

ATWD1_D_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(1),
	combout => ATWD1_D_a1_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 = DFFE(ATWD1_D_a1_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a1_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0);

atwd1_ainst_gray2bin_abin_sig_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_gray2bin_abin_sig_a1_a = atwd1_ainst_gray2bin_abin_sig_a4_a $ atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_gray2bin_abin_sig_a4_a,
	datab => atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0,
	datad => atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_gray2bin_abin_sig_a1_a);

atwd1_adata_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a0_a_a2 = slaveregister_inst_ai_a14972 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a # !slaveregister_inst_ai_a14972 & (atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 $ atwd1_ainst_gray2bin_abin_sig_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8BB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	datab => slaveregister_inst_ai_a14972,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0,
	datad => atwd1_ainst_gray2bin_abin_sig_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a0_a_a2);

atwd1_ainst_atwd_readout_adata_valid_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_adata_valid_areg0 = DFFE(atwd1_ainst_atwd_readout_astate_a11 # atwd1_ainst_atwd_readout_adata_valid_areg0 & (atwd1_ainst_atwd_readout_astate_a10 # !atwd1_ainst_atwd_readout_areduce_or_160_a29), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a11,
	datab => atwd1_ainst_atwd_readout_areduce_or_160_a29,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_adata_valid_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_adata_valid_areg0);

rtl_a3_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a3 = atwd1_ainst_atwd_readout_adata_valid_areg0 # ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a102356 & slaveregister_inst_ai_a102366

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a102356,
	datac => slaveregister_inst_ai_a102366,
	datad => atwd1_ainst_atwd_readout_adata_valid_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a3);

atwd1_ainst_atwd_control_areduce_or_231_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_231_a0 = !atwd1_ainst_atwd_control_astate_a17 & !atwd1_ainst_atwd_control_astate_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a17,
	datac => atwd1_ainst_atwd_control_astate_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_231_a0);

atwd1_ainst_atwd_control_areduce_or_231_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_231_a3 = atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_231_a3);

atwd1_ainst_atwd_control_areduce_or_231_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_231_a8 = atwd1_ainst_atwd_control_astate_a9 # atwd1_ainst_atwd_control_areduce_or_231_a3 # !atwd1_ainst_atwd_control_areduce_or_231_a0 # !atwd1_ainst_atwd_control_areduce_or_216_a6

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF7",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_216_a6,
	datab => atwd1_ainst_atwd_control_areduce_or_231_a0,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_areduce_or_231_a3,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_231_a8);

atwd1_ainst_atwd_control_abusy_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_abusy_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a19 # atwd1_ainst_atwd_control_abusy_areg0 & atwd1_ainst_atwd_control_areduce_or_231_a8 # !atwd0_ainst_atwd_control_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBBB",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a19,
	datab => atwd0_ainst_atwd_control_astate_a8,
	datac => atwd1_ainst_atwd_control_abusy_areg0,
	datad => atwd1_ainst_atwd_control_areduce_or_231_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_abusy_areg0);

atwd1_ainst_atwd_readout_aadd_41_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a0 = !atwd1_ainst_atwd_readout_aaddr_cnt_a0_a
-- atwd1_ainst_atwd_readout_aadd_41_a0COUT = CARRY(atwd1_ainst_atwd_readout_aaddr_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a0,
	cout => atwd1_ainst_atwd_readout_aadd_41_a0COUT);

atwd1_ainst_atwd_readout_aSelect_177_a113_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_177_a113 = atwd1_ainst_atwd_control_abusy_areg0 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_41_a0 # !atwd1_ainst_atwd_control_abusy_areg0 & (atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_41_a0 # !atwd1_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F111",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_abusy_areg0,
	datab => atwd1_ainst_atwd_readout_astate_a8,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_41_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_177_a113);

atwd1_ainst_atwd_readout_aaddr_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a0_a = DFFE(atwd1_ainst_atwd_readout_aSelect_177_a113 # atwd1_ainst_atwd_readout_aaddr_cnt_a0_a & (atwd1_ainst_atwd_readout_areduce_or_160 # !atwd1_ainst_atwd_readout_astate_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFB0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_astate_a8,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a0_a,
	datad => atwd1_ainst_atwd_readout_aSelect_177_a113,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a0_a);

atwd1_awraddress_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a0_a_a2 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102330 & ahb_slave_inst_areg_address_a2_a_areg0 # !slaveregister_inst_ai_a102330 & atwd1_ainst_atwd_readout_aaddr_cnt_a0_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F780",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a102330,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => atwd1_ainst_atwd_readout_aaddr_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a0_a_a2);

atwd1_ainst_atwd_readout_aadd_41_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a1 = atwd1_ainst_atwd_readout_aaddr_cnt_a1_a $ atwd1_ainst_atwd_readout_aadd_41_a0COUT
-- atwd1_ainst_atwd_readout_aadd_41_a1COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_41_a0COUT # !atwd1_ainst_atwd_readout_aaddr_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a1_a,
	cin => atwd1_ainst_atwd_readout_aadd_41_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a1,
	cout => atwd1_ainst_atwd_readout_aadd_41_a1COUT);

atwd1_ainst_atwd_readout_aSelect_175_a112_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_175_a112 = atwd1_ainst_atwd_readout_astate_a8 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_41_a1 # !atwd1_ainst_atwd_readout_astate_a8 & (atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_41_a1 # !atwd1_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CD05",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a8,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_control_abusy_areg0,
	datad => atwd1_ainst_atwd_readout_aadd_41_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_175_a112);

atwd1_ainst_atwd_readout_aaddr_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a1_a = DFFE(atwd1_ainst_atwd_readout_aSelect_175_a112 # atwd1_ainst_atwd_readout_aaddr_cnt_a1_a & (atwd1_ainst_atwd_readout_areduce_or_160 # !atwd1_ainst_atwd_readout_astate_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a8,
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a1_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_160,
	datad => atwd1_ainst_atwd_readout_aSelect_175_a112,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a1_a);

atwd1_awraddress_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a1_a_a5 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102330 & ahb_slave_inst_areg_address_a3_a_areg0 # !slaveregister_inst_ai_a102330 & atwd1_ainst_atwd_readout_aaddr_cnt_a1_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F780",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a102330,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => atwd1_ainst_atwd_readout_aaddr_cnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a1_a_a5);

atwd1_ainst_atwd_readout_aSelect_173_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_173_a12 = atwd1_ainst_atwd_readout_aaddr_cnt_a2_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_astate_a8 # !atwd1_ainst_atwd_readout_areduce_or_160_a27)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DF00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	datab => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	datac => atwd1_ainst_atwd_readout_astate_a8,
	datad => atwd1_ainst_atwd_readout_aaddr_cnt_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_173_a12);

atwd1_ainst_atwd_readout_aSelect_177_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_177_a4 = !atwd1_ainst_atwd_control_abusy_areg0 & !atwd1_ainst_atwd_readout_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_abusy_areg0,
	datac => atwd1_ainst_atwd_readout_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_177_a4);

atwd1_ainst_atwd_readout_aadd_41_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a2 = atwd1_ainst_atwd_readout_aaddr_cnt_a2_a $ !atwd1_ainst_atwd_readout_aadd_41_a1COUT
-- atwd1_ainst_atwd_readout_aadd_41_a2COUT = CARRY(atwd1_ainst_atwd_readout_aaddr_cnt_a2_a & !atwd1_ainst_atwd_readout_aadd_41_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a2_a,
	cin => atwd1_ainst_atwd_readout_aadd_41_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a2,
	cout => atwd1_ainst_atwd_readout_aadd_41_a2COUT);

atwd1_ainst_atwd_readout_aaddr_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a2_a = DFFE(atwd1_ainst_atwd_readout_aSelect_173_a12 # atwd1_ainst_atwd_readout_aSelect_177_a4 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_41_a2, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_aSelect_173_a12,
	datac => atwd1_ainst_atwd_readout_aSelect_177_a4,
	datad => atwd1_ainst_atwd_readout_aadd_41_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a2_a);

atwd1_awraddress_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a2_a_a8 = slaveregister_inst_ai_a102330 & (ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a2_a) # !slaveregister_inst_ai_a102330 & atwd1_ainst_atwd_readout_aaddr_cnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_ai_a102330,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd1_ainst_atwd_readout_aaddr_cnt_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a2_a_a8);

atwd1_ainst_atwd_readout_aSelect_171_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_171_a12 = atwd1_ainst_atwd_readout_aaddr_cnt_a3_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_areduce_or_160_a27 # !atwd1_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BF00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	datab => atwd1_ainst_atwd_readout_astate_a8,
	datac => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	datad => atwd1_ainst_atwd_readout_aaddr_cnt_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_171_a12);

atwd1_ainst_atwd_readout_aadd_41_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a3 = atwd1_ainst_atwd_readout_aaddr_cnt_a3_a $ atwd1_ainst_atwd_readout_aadd_41_a2COUT
-- atwd1_ainst_atwd_readout_aadd_41_a3COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_41_a2COUT # !atwd1_ainst_atwd_readout_aaddr_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a3_a,
	cin => atwd1_ainst_atwd_readout_aadd_41_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a3,
	cout => atwd1_ainst_atwd_readout_aadd_41_a3COUT);

atwd1_ainst_atwd_readout_aaddr_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a3_a = DFFE(atwd1_ainst_atwd_readout_aSelect_177_a4 # atwd1_ainst_atwd_readout_aSelect_171_a12 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_41_a3, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aSelect_177_a4,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aSelect_171_a12,
	datad => atwd1_ainst_atwd_readout_aadd_41_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a3_a);

atwd1_awraddress_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a3_a_a11 = slaveregister_inst_ai_a102330 & (ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a3_a) # !slaveregister_inst_ai_a102330 & atwd1_ainst_atwd_readout_aaddr_cnt_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_ai_a102330,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd1_ainst_atwd_readout_aaddr_cnt_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a3_a_a11);

atwd1_ainst_atwd_readout_aSelect_169_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_169_a12 = atwd1_ainst_atwd_readout_aaddr_cnt_a4_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_areduce_or_160_a27 # !atwd1_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	datab => atwd1_ainst_atwd_readout_astate_a8,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a4_a,
	datad => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_169_a12);

atwd1_ainst_atwd_readout_aadd_41_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a4 = atwd1_ainst_atwd_readout_aaddr_cnt_a4_a $ !atwd1_ainst_atwd_readout_aadd_41_a3COUT
-- atwd1_ainst_atwd_readout_aadd_41_a4COUT = CARRY(atwd1_ainst_atwd_readout_aaddr_cnt_a4_a & !atwd1_ainst_atwd_readout_aadd_41_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a4_a,
	cin => atwd1_ainst_atwd_readout_aadd_41_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a4,
	cout => atwd1_ainst_atwd_readout_aadd_41_a4COUT);

atwd1_ainst_atwd_readout_aaddr_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a4_a = DFFE(atwd1_ainst_atwd_readout_aSelect_177_a4 # atwd1_ainst_atwd_readout_aSelect_169_a12 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_41_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aSelect_177_a4,
	datab => atwd1_ainst_atwd_readout_aSelect_169_a12,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_41_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a4_a);

atwd1_awraddress_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a4_a_a14 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102330 & ahb_slave_inst_areg_address_a6_a_areg0 # !slaveregister_inst_ai_a102330 & atwd1_ainst_atwd_readout_aaddr_cnt_a4_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a4_a,
	datad => slaveregister_inst_ai_a102330,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a4_a_a14);

atwd1_ainst_atwd_readout_aSelect_167_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_167_a12 = atwd1_ainst_atwd_readout_aaddr_cnt_a5_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_astate_a8 # !atwd1_ainst_atwd_readout_areduce_or_160_a27)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	datab => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a5_a,
	datad => atwd1_ainst_atwd_readout_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_167_a12);

atwd1_ainst_atwd_readout_aadd_41_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a5 = atwd1_ainst_atwd_readout_aaddr_cnt_a5_a $ atwd1_ainst_atwd_readout_aadd_41_a4COUT
-- atwd1_ainst_atwd_readout_aadd_41_a5COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_41_a4COUT # !atwd1_ainst_atwd_readout_aaddr_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a5_a,
	cin => atwd1_ainst_atwd_readout_aadd_41_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a5,
	cout => atwd1_ainst_atwd_readout_aadd_41_a5COUT);

atwd1_ainst_atwd_readout_aaddr_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a5_a = DFFE(atwd1_ainst_atwd_readout_aSelect_167_a12 # atwd1_ainst_atwd_readout_aSelect_177_a4 # atwd1_ainst_atwd_readout_aadd_41_a5 & atwd1_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aSelect_167_a12,
	datab => atwd1_ainst_atwd_readout_aSelect_177_a4,
	datac => atwd1_ainst_atwd_readout_aadd_41_a5,
	datad => atwd1_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a5_a);

atwd1_awraddress_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a5_a_a17 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102330 & ahb_slave_inst_areg_address_a7_a_areg0 # !slaveregister_inst_ai_a102330 & atwd1_ainst_atwd_readout_aaddr_cnt_a5_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a5_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a7_a_areg0,
	datad => slaveregister_inst_ai_a102330,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a5_a_a17);

atwd1_ainst_atwd_readout_aSelect_165_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_165_a12 = atwd1_ainst_atwd_readout_aaddr_cnt_a6_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_areduce_or_160_a27 # !atwd1_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BF00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	datab => atwd1_ainst_atwd_readout_astate_a8,
	datac => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	datad => atwd1_ainst_atwd_readout_aaddr_cnt_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_165_a12);

atwd1_ainst_atwd_readout_aadd_41_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a6 = atwd1_ainst_atwd_readout_aaddr_cnt_a6_a $ !atwd1_ainst_atwd_readout_aadd_41_a5COUT
-- atwd1_ainst_atwd_readout_aadd_41_a6COUT = CARRY(atwd1_ainst_atwd_readout_aaddr_cnt_a6_a & !atwd1_ainst_atwd_readout_aadd_41_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a6_a,
	cin => atwd1_ainst_atwd_readout_aadd_41_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a6,
	cout => atwd1_ainst_atwd_readout_aadd_41_a6COUT);

atwd1_ainst_atwd_readout_aaddr_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a6_a = DFFE(atwd1_ainst_atwd_readout_aSelect_165_a12 # atwd1_ainst_atwd_readout_aSelect_177_a4 # atwd1_ainst_atwd_readout_aadd_41_a6 & atwd1_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aSelect_165_a12,
	datab => atwd1_ainst_atwd_readout_aSelect_177_a4,
	datac => atwd1_ainst_atwd_readout_aadd_41_a6,
	datad => atwd1_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a6_a);

atwd1_awraddress_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a6_a_a20 = slaveregister_inst_ai_a102330 & (ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a6_a) # !slaveregister_inst_ai_a102330 & atwd1_ainst_atwd_readout_aaddr_cnt_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102330,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a6_a,
	datad => ahb_slave_inst_areg_address_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a6_a_a20);

atwd1_ainst_atwd_readout_aadd_41_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a7 = atwd1_ainst_atwd_readout_aaddr_cnt_a7_a $ atwd1_ainst_atwd_readout_aadd_41_a6COUT
-- atwd1_ainst_atwd_readout_aadd_41_a7COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_41_a6COUT # !atwd1_ainst_atwd_readout_aaddr_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a7_a,
	cin => atwd1_ainst_atwd_readout_aadd_41_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a7,
	cout => atwd1_ainst_atwd_readout_aadd_41_a7COUT);

atwd1_ainst_atwd_readout_aSelect_163_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_163_a12 = atwd1_ainst_atwd_readout_aaddr_cnt_a7_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_astate_a8 # !atwd1_ainst_atwd_readout_areduce_or_160_a27)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a7_a,
	datac => atwd1_ainst_atwd_readout_astate_a8,
	datad => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_163_a12);

atwd1_ainst_atwd_readout_aaddr_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a7_a = DFFE(atwd1_ainst_atwd_readout_aSelect_177_a4 # atwd1_ainst_atwd_readout_aSelect_163_a12 # atwd1_ainst_atwd_readout_aadd_41_a7 & atwd1_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aSelect_177_a4,
	datab => atwd1_ainst_atwd_readout_aadd_41_a7,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aSelect_163_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a7_a);

atwd1_awraddress_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a7_a_a23 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102330 & ahb_slave_inst_areg_address_a9_a_areg0 # !slaveregister_inst_ai_a102330 & atwd1_ainst_atwd_readout_aaddr_cnt_a7_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a7_a,
	datac => ahb_slave_inst_areg_address_a9_a_areg0,
	datad => slaveregister_inst_ai_a102330,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a7_a_a23);

atwd1_ainst_atwd_readout_aSelect_161_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_161_a12 = atwd1_ainst_atwd_readout_aaddr_cnt_a8_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_astate_a8 # !atwd1_ainst_atwd_readout_areduce_or_160_a27)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C4CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a8_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	datad => atwd1_ainst_atwd_readout_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_161_a12);

atwd1_ainst_atwd_readout_aadd_41_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a8 = atwd1_ainst_atwd_readout_aadd_41_a7COUT $ !atwd1_ainst_atwd_readout_aaddr_cnt_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_readout_aaddr_cnt_a8_a,
	cin => atwd1_ainst_atwd_readout_aadd_41_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a8);

atwd1_ainst_atwd_readout_aaddr_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a8_a = DFFE(atwd1_ainst_atwd_readout_aSelect_161_a12 # atwd1_ainst_atwd_readout_aSelect_177_a4 # atwd1_ainst_atwd_readout_aadd_41_a8 & atwd1_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aSelect_161_a12,
	datab => atwd1_ainst_atwd_readout_aSelect_177_a4,
	datac => atwd1_ainst_atwd_readout_aadd_41_a8,
	datad => atwd1_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a8_a);

atwd1_awraddress_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a8_a_a26 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102330 & ahb_slave_inst_areg_address_a10_a_areg0 # !slaveregister_inst_ai_a102330 & atwd1_ainst_atwd_readout_aaddr_cnt_a8_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_areg_address_a10_a_areg0,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a8_a,
	datad => slaveregister_inst_ai_a102330,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a8_a_a26);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 0,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a0_a_a2,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a);

slaveregister_inst_ai_a24293_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a24293 = slaveregister_inst_ai_a102318 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C840",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a102318,
	datac => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a24293);

slaveregister_inst_ai_a24298_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a24298 = slaveregister_inst_ai_a102338 & (slaveregister_inst_ai_a24293 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1351_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_ai_a102338,
	datac => slaveregister_inst_aMux_1351_rtl_1_rtl_1_a1,
	datad => slaveregister_inst_ai_a24293,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a24298);

slaveregister_inst_areg_rdata_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a0_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a24297 # slaveregister_inst_ai_a24298) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a23482, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCB8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a24297,
	datab => slaveregister_inst_areduce_nor_3,
	datac => slaveregister_inst_ai_a23482,
	datad => slaveregister_inst_ai_a24298,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a0_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "C:/IceCube/FPGAcode/HardWareTest/simpletest/version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 1,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock0",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a);

slaveregister_inst_ai_a23492_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a23492 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a1_a_areg0 # !ahb_slave_inst_areg_write_areg0 & (slaveregister_inst_areduce_nor_4_a2 & slaveregister_inst_areg_rdata_a1_a_areg0 # !slaveregister_inst_areduce_nor_4_a2 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F1E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areduce_nor_4_a2,
	datac => slaveregister_inst_areg_rdata_a1_a_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a23492);

slaveregister_inst_ai_a24571_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a24571 = slaveregister_inst_areg_rdata_a1_a_areg0 & (!slaveregister_inst_ai_a102331 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a102338)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4C0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102331,
	datab => slaveregister_inst_areg_rdata_a1_a_areg0,
	datac => slaveregister_inst_ai_a102338,
	datad => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a24571);

atwd0_adata_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a1_a_a5 = slaveregister_inst_ai_a102330 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_gray2bin_abin_sig_a1_a # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a) # !slaveregister_inst_ai_a102330 & atwd0_ainst_gray2bin_abin_sig_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FB08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	datab => slaveregister_inst_ai_a102330,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_gray2bin_abin_sig_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a1_a_a5);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 1,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a1_a_a5,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a);

atwd1_adata_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a1_a_a5 = slaveregister_inst_ai_a102330 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_gray2bin_abin_sig_a1_a) # !slaveregister_inst_ai_a102330 & atwd1_ainst_gray2bin_abin_sig_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	datab => slaveregister_inst_ai_a102330,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd1_ainst_gray2bin_abin_sig_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a1_a_a5);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 1,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a1_a_a5,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a);

slaveregister_inst_ai_a24567_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a24567 = slaveregister_inst_ai_a102318 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102318,
	datab => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a24567);

slaveregister_inst_aregisters_a12_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a1_a);

slaveregister_inst_aregisters_a14_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a1_a);

slaveregister_inst_aMux_646_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_646_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a14_a_a1_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a12_a_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a12_a_a1_a,
	datad => slaveregister_inst_aregisters_a14_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_646_rtl_3_a0);

slaveregister_inst_aregisters_a15_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a1_a);

slaveregister_inst_aregisters_a13_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a1_a);

slaveregister_inst_aMux_646_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_646_rtl_3_a1 = slaveregister_inst_aMux_646_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a1_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_646_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a13_a_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_646_rtl_3_a0,
	datab => slaveregister_inst_aregisters_a15_a_a1_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a13_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_646_rtl_3_a1);

slaveregister_inst_aregisters_a3_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a1_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a1_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C480",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102328,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	datad => slaveregister_inst_aregisters_a3_a_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a1_a);

slaveregister_inst_aregisters_a2_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a1_a);

slaveregister_inst_ai_a102325_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a102325 = slaveregister_inst_aregisters_a6_a_a24_a_a1519 & !ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_aDecoder_103_a17

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a24_a_a1519,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aDecoder_103_a17,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a102325);

slaveregister_inst_aregisters_a1_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a1_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a1_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E200",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a1_a_a1_a,
	datab => slaveregister_inst_ai_a102325,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a1_a);

slaveregister_inst_aMux_646_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_646_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_aregisters_a1_a_a1_a # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a0_a_a1_a & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a1_a_a1_a,
	datab => slaveregister_inst_aregisters_a0_a_a1_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_646_rtl_0_a0);

slaveregister_inst_aMux_646_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_646_rtl_0_a1 = slaveregister_inst_aMux_646_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a1_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_646_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a2_a_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a3_a_a1_a,
	datac => slaveregister_inst_aregisters_a2_a_a1_a,
	datad => slaveregister_inst_aMux_646_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_646_rtl_0_a1);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a $ (inst_hit_counter_ai_a1 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a1_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a1_a_areg0);

slaveregister_inst_ai_a21739_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21739 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a21 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a # !slaveregister_inst_aDecoder_103_a21 & slaveregister_inst_aregisters_a5_a_a1_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a5_a_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	datac => slaveregister_inst_aDecoder_103_a21,
	datad => slaveregister_inst_aregisters_a5_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21739);

slaveregister_inst_aregisters_a5_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a1_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21739 # !ahb_slave_inst_areg_enable_areg0 & inst_hit_counter_amultiSPEcnt_a1_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datac => inst_hit_counter_amultiSPEcnt_a1_a_areg0,
	datad => slaveregister_inst_ai_a21739,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a1_a);

slaveregister_inst_aregisters_a7_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a1_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102326 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a # !slaveregister_inst_ai_a102326 & slaveregister_inst_aregisters_a7_a_a1_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a7_a_a1_a,
	datad => slaveregister_inst_ai_a102326,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a1_a);

slaveregister_inst_aregisters_a6_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a1_a);

slaveregister_inst_ai_a21746_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21746 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a20 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a # !slaveregister_inst_aDecoder_103_a20 & slaveregister_inst_aregisters_a4_a_a1_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a4_a_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a4_a_a1_a,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	datad => slaveregister_inst_aDecoder_103_a20,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21746);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a $ (inst_hit_counter_ai_a19 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a1_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a1_a_areg0);

slaveregister_inst_aregisters_a4_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a1_a = DFFE(slaveregister_inst_ai_a21746 & (inst_hit_counter_aoneSPEcnt_a1_a_areg0 # ahb_slave_inst_areg_enable_areg0) # !slaveregister_inst_ai_a21746 & inst_hit_counter_aoneSPEcnt_a1_a_areg0 & !ahb_slave_inst_areg_enable_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a21746,
	datab => inst_hit_counter_aoneSPEcnt_a1_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a1_a);

slaveregister_inst_aMux_646_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_646_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a6_a_a1_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a4_a_a1_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a6_a_a1_a,
	datac => slaveregister_inst_aregisters_a4_a_a1_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_646_rtl_1_a0);

slaveregister_inst_aMux_646_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_646_rtl_1_a1 = slaveregister_inst_aMux_646_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a1_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_646_rtl_1_a0 & slaveregister_inst_aregisters_a5_a_a1_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a5_a_a1_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a7_a_a1_a,
	datad => slaveregister_inst_aMux_646_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_646_rtl_1_a1);

slaveregister_inst_aMux_646_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_646_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_646_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_646_rtl_0_a1 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_646_rtl_0_a1,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_646_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_646_rtl_4_a0);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a $ (inst_hit_counter_ff_ai_a19 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0);

slaveregister_inst_ai_a21732_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21732 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a24 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a # !slaveregister_inst_aDecoder_103_a24 & slaveregister_inst_aregisters_a8_a_a1_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a8_a_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a8_a_a1_a,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	datad => slaveregister_inst_aDecoder_103_a24,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21732);

slaveregister_inst_aregisters_a8_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a1_a = DFFE(inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0 & (slaveregister_inst_ai_a21732 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0 & slaveregister_inst_ai_a21732 & ahb_slave_inst_areg_enable_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0,
	datac => slaveregister_inst_ai_a21732,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a1_a);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a $ (inst_hit_counter_ff_ai_a1 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0);

slaveregister_inst_ai_a21725_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21725 = slaveregister_inst_aDecoder_103_a25 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a9_a_a1_a) # !slaveregister_inst_aDecoder_103_a25 & slaveregister_inst_aregisters_a9_a_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F780",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aDecoder_103_a25,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	datad => slaveregister_inst_aregisters_a9_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21725);

slaveregister_inst_aregisters_a9_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a1_a = DFFE(inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0 & (slaveregister_inst_ai_a21725 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0 & slaveregister_inst_ai_a21725 & ahb_slave_inst_areg_enable_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0,
	datac => slaveregister_inst_ai_a21725,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a1_a);

slaveregister_inst_aMux_646_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_646_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a9_a_a1_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a8_a_a1_a & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a8_a_a1_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a9_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_646_rtl_2_a0);

slaveregister_inst_aregisters_a11_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a1_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a1_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a11_a_a1_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	datad => slaveregister_inst_ai_a102327,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a1_a);

slaveregister_inst_aregisters_a10_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a1_a);

slaveregister_inst_aMux_646_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_646_rtl_2_a1 = slaveregister_inst_aMux_646_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a1_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_646_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a10_a_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aMux_646_rtl_2_a0,
	datac => slaveregister_inst_aregisters_a11_a_a1_a,
	datad => slaveregister_inst_aregisters_a10_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_646_rtl_2_a1);

slaveregister_inst_aMux_646_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_646_rtl_4_a1 = slaveregister_inst_aMux_646_rtl_4_a0 & (slaveregister_inst_aMux_646_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_646_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_646_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_646_rtl_3_a1,
	datab => slaveregister_inst_aMux_646_rtl_4_a0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_646_rtl_2_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_646_rtl_4_a1);

slaveregister_inst_ai_a2854_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2854 = slaveregister_inst_areg_rdata_a1_a_areg0 & (slaveregister_inst_aMux_646_rtl_4_a1 # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a1_a_areg0 & slaveregister_inst_aMux_646_rtl_4_a1 & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a1_a_areg0,
	datac => slaveregister_inst_aMux_646_rtl_4_a1,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2854);

COM_AD_D_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(1),
	combout => COM_AD_D_a1_a_acombout);

inst_com_ADC_RC_adata_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a1_a_a5 = ahb_slave_inst_areg_address_a12_a_areg0 & COM_AD_D_a1_a_acombout # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102477 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a # !slaveregister_inst_ai_a102477 & COM_AD_D_a1_a_acombout)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	datac => slaveregister_inst_ai_a102477,
	datad => COM_AD_D_a1_a_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a1_a_a5);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 1,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a1_a_a5,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a);

slaveregister_inst_ai_a2857_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2857 = slaveregister_inst_areg_rdata_a1_a_areg0 & (inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a1_a_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a1_a_areg0,
	datac => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2857);

slaveregister_inst_ai_a2860_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2860 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a1_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a1_a_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2860);

slaveregister_inst_aMux_1350_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1350_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # slaveregister_inst_ai_a2857) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2860

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => slaveregister_inst_ai_a2857,
	datad => slaveregister_inst_ai_a2860,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1350_rtl_1_rtl_1_a0);

FLASH_AD_D_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(1),
	combout => FLASH_AD_D_a1_a_acombout);

inst_flash_ADC_adata_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a1_a_a5 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102477 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a # !slaveregister_inst_ai_a102477 & FLASH_AD_D_a1_a_acombout) # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a1_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => FLASH_AD_D_a1_a_acombout,
	datac => slaveregister_inst_ai_a102477,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a1_a_a5);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 1,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a1_a_a5,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a);

slaveregister_inst_ai_a2863_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2863 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a1_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a1_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2863);

slaveregister_inst_aMux_1350_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1350_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1350_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2863 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1350_rtl_1_rtl_1_a0 & slaveregister_inst_ai_a2854 & ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F838",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2854,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_aMux_1350_rtl_1_rtl_1_a0,
	datad => slaveregister_inst_ai_a2863,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1350_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a24572_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a24572 = slaveregister_inst_ai_a102338 & (slaveregister_inst_ai_a24567 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1350_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102338,
	datab => slaveregister_inst_ai_a24567,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => slaveregister_inst_aMux_1350_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a24572);

slaveregister_inst_areg_rdata_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a1_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a24571 # slaveregister_inst_ai_a24572) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a23492, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEE2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a23492,
	datab => slaveregister_inst_areduce_nor_3,
	datac => slaveregister_inst_ai_a24571,
	datad => slaveregister_inst_ai_a24572,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a1_a_areg0);

slaveregister_inst_ai_a24845_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a24845 = slaveregister_inst_areg_rdata_a2_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 & !slaveregister_inst_ai_a102331 # !slaveregister_inst_ai_a102338)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_ai_a102338,
	datad => slaveregister_inst_ai_a102331,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a24845);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "C:/IceCube/FPGAcode/HardWareTest/simpletest/version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 2,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock0",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a);

slaveregister_inst_ai_a23502_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a23502 = slaveregister_inst_areduce_nor_4_a2 & slaveregister_inst_areg_rdata_a2_a_areg0 # !slaveregister_inst_areduce_nor_4_a2 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CDC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areduce_nor_4_a2,
	datab => slaveregister_inst_areg_rdata_a2_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a23502);

atwd0_ainst_gray2bin_abin_sig_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_gray2bin_abin_sig_a3_a = atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 $ atwd0_ainst_gray2bin_abin_sig_a6_a $ atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0,
	datac => atwd0_ainst_gray2bin_abin_sig_a6_a,
	datad => atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_gray2bin_abin_sig_a3_a);

atwd0_adata_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a2_a_a8 = slaveregister_inst_ai_a14969 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a # !slaveregister_inst_ai_a14969 & (atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 $ atwd0_ainst_gray2bin_abin_sig_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BE14",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a14969,
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0,
	datac => atwd0_ainst_gray2bin_abin_sig_a3_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a2_a_a8);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 2,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a2_a_a8,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a);

atwd1_ainst_gray2bin_abin_sig_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_gray2bin_abin_sig_a3_a = atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 $ atwd1_ainst_gray2bin_abin_sig_a6_a $ atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0,
	datab => atwd1_ainst_gray2bin_abin_sig_a6_a,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	datad => atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_gray2bin_abin_sig_a3_a);

atwd1_adata_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a2_a_a8 = slaveregister_inst_ai_a14972 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a # !slaveregister_inst_ai_a14972 & (atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 $ atwd1_ainst_gray2bin_abin_sig_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8DD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a14972,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0,
	datad => atwd1_ainst_gray2bin_abin_sig_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a2_a_a8);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 2,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a2_a_a8,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a);

slaveregister_inst_ai_a24841_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a24841 = slaveregister_inst_ai_a102318 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C840",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a102318,
	datac => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a24841);

slaveregister_inst_ai_a2887_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2887 = slaveregister_inst_areg_rdata_a2_a_areg0 & (slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a2_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a2_a_areg0,
	datac => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2887);

COM_AD_D_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(2),
	combout => COM_AD_D_a2_a_acombout);

inst_com_ADC_RC_adata_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a2_a_a8 = ahb_slave_inst_areg_address_a12_a_areg0 & COM_AD_D_a2_a_acombout # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102477 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a # !slaveregister_inst_ai_a102477 & COM_AD_D_a2_a_acombout)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	datac => slaveregister_inst_ai_a102477,
	datad => COM_AD_D_a2_a_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a2_a_a8);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 2,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a2_a_a8,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a);

slaveregister_inst_ai_a2884_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2884 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a2_a_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2884);

slaveregister_inst_aMux_1349_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1349_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # slaveregister_inst_ai_a2884) # !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ai_a2887 & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2887,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_ai_a2884,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1349_rtl_1_rtl_1_a0);

slaveregister_inst_aregisters_a10_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a2_a);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a $ (inst_hit_counter_ff_ai_a1 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0);

slaveregister_inst_ai_a21767_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21767 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a25 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a # !slaveregister_inst_aDecoder_103_a25 & slaveregister_inst_aregisters_a9_a_a2_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a9_a_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	datac => slaveregister_inst_aregisters_a9_a_a2_a,
	datad => slaveregister_inst_aDecoder_103_a25,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21767);

slaveregister_inst_aregisters_a9_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a2_a = DFFE(inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0 & (slaveregister_inst_ai_a21767 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21767, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a21767,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a2_a);

slaveregister_inst_ai_a21774_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21774 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a24 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a # !slaveregister_inst_aDecoder_103_a24 & slaveregister_inst_aregisters_a8_a_a2_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a8_a_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => slaveregister_inst_aDecoder_103_a24,
	datad => slaveregister_inst_aregisters_a8_a_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21774);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a $ (inst_hit_counter_ff_ai_a19 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0);

slaveregister_inst_aregisters_a8_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a2_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21774 # !ahb_slave_inst_areg_enable_areg0 & inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_ai_a21774,
	datad => inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a2_a);

slaveregister_inst_aMux_645_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_645_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a9_a_a2_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a8_a_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a9_a_a2_a,
	datad => slaveregister_inst_aregisters_a8_a_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_645_rtl_2_a0);

slaveregister_inst_aregisters_a11_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a2_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a2_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CA00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a11_a_a2_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	datac => slaveregister_inst_ai_a102327,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a2_a);

slaveregister_inst_aMux_645_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_645_rtl_2_a1 = slaveregister_inst_aMux_645_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a2_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_645_rtl_2_a0 & slaveregister_inst_aregisters_a10_a_a2_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a10_a_a2_a,
	datab => slaveregister_inst_aMux_645_rtl_2_a0,
	datac => slaveregister_inst_aregisters_a11_a_a2_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_645_rtl_2_a1);

slaveregister_inst_aregisters_a0_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a2_a);

slaveregister_inst_aregisters_a1_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a2_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a2_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E040",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102325,
	datab => slaveregister_inst_aregisters_a1_a_a2_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a2_a);

slaveregister_inst_aMux_645_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_645_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_aregisters_a1_a_a2_a # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a0_a_a2_a & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a0_a_a2_a,
	datab => slaveregister_inst_aregisters_a1_a_a2_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_645_rtl_0_a0);

slaveregister_inst_aregisters_a2_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a2_a);

slaveregister_inst_aregisters_a3_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a2_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a2_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102328,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_aregisters_a3_a_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a2_a);

slaveregister_inst_aMux_645_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_645_rtl_0_a1 = slaveregister_inst_aMux_645_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a2_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_645_rtl_0_a0 & slaveregister_inst_aregisters_a2_a_a2_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_645_rtl_0_a0,
	datab => slaveregister_inst_aregisters_a2_a_a2_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a3_a_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_645_rtl_0_a1);

slaveregister_inst_aMux_645_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_645_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_645_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_645_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_645_rtl_2_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_645_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_645_rtl_4_a0);

slaveregister_inst_aregisters_a12_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a2_a);

slaveregister_inst_aregisters_a14_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a2_a);

slaveregister_inst_aMux_645_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_645_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a14_a_a2_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a12_a_a2_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a12_a_a2_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a14_a_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_645_rtl_3_a0);

slaveregister_inst_aregisters_a15_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a2_a);

slaveregister_inst_aregisters_a13_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a2_a);

slaveregister_inst_aMux_645_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_645_rtl_3_a1 = slaveregister_inst_aMux_645_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a2_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_645_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a13_a_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_645_rtl_3_a0,
	datab => slaveregister_inst_aregisters_a15_a_a2_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a13_a_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_645_rtl_3_a1);

slaveregister_inst_aregisters_a7_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a2_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102326 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a # !slaveregister_inst_ai_a102326 & slaveregister_inst_aregisters_a7_a_a2_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	datac => slaveregister_inst_aregisters_a7_a_a2_a,
	datad => slaveregister_inst_ai_a102326,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a2_a);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a $ (inst_hit_counter_ai_a1 & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a2_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a2_a_areg0);

slaveregister_inst_ai_a21753_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21753 = slaveregister_inst_aDecoder_103_a21 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a5_a_a2_a) # !slaveregister_inst_aDecoder_103_a21 & slaveregister_inst_aregisters_a5_a_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aDecoder_103_a21,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	datac => slaveregister_inst_aregisters_a5_a_a2_a,
	datad => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21753);

slaveregister_inst_aregisters_a5_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a2_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21753 # !ahb_slave_inst_areg_enable_areg0 & inst_hit_counter_amultiSPEcnt_a2_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datac => inst_hit_counter_amultiSPEcnt_a2_a_areg0,
	datad => slaveregister_inst_ai_a21753,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a2_a);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a $ (inst_hit_counter_ai_a19 & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a2_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a2_a_areg0);

slaveregister_inst_ai_a21760_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21760 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a20 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a # !slaveregister_inst_aDecoder_103_a20 & slaveregister_inst_aregisters_a4_a_a2_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a4_a_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => slaveregister_inst_aregisters_a4_a_a2_a,
	datad => slaveregister_inst_aDecoder_103_a20,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21760);

slaveregister_inst_aregisters_a4_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a2_a = DFFE(inst_hit_counter_aoneSPEcnt_a2_a_areg0 & (slaveregister_inst_ai_a21760 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_aoneSPEcnt_a2_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21760, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aoneSPEcnt_a2_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a21760,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a2_a);

slaveregister_inst_aregisters_a6_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a2_a);

slaveregister_inst_aMux_645_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_645_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a6_a_a2_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a4_a_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a4_a_a2_a,
	datad => slaveregister_inst_aregisters_a6_a_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_645_rtl_1_a0);

slaveregister_inst_aMux_645_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_645_rtl_1_a1 = slaveregister_inst_aMux_645_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a2_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_645_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a5_a_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a7_a_a2_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a5_a_a2_a,
	datad => slaveregister_inst_aMux_645_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_645_rtl_1_a1);

slaveregister_inst_aMux_645_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_645_rtl_4_a1 = slaveregister_inst_aMux_645_rtl_4_a0 & (slaveregister_inst_aMux_645_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_645_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_645_rtl_1_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_645_rtl_4_a0,
	datab => slaveregister_inst_aMux_645_rtl_3_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_645_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_645_rtl_4_a1);

slaveregister_inst_ai_a2881_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2881 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_aMux_645_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a2_a_areg0,
	datad => slaveregister_inst_aMux_645_rtl_4_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2881);

FLASH_AD_D_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(2),
	combout => FLASH_AD_D_a2_a_acombout);

inst_flash_ADC_adata_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a2_a_a8 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102477 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a # !slaveregister_inst_ai_a102477 & FLASH_AD_D_a2_a_acombout) # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a2_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => FLASH_AD_D_a2_a_acombout,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a102477,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a2_a_a8);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 2,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a2_a_a8,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a);

slaveregister_inst_ai_a2890_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2890 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a2_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2890);

slaveregister_inst_aMux_1349_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1349_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1349_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2890 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1349_rtl_1_rtl_1_a0 & slaveregister_inst_ai_a2881 & ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1349_rtl_1_rtl_1_a0,
	datab => slaveregister_inst_ai_a2881,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2890,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1349_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a24846_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a24846 = slaveregister_inst_ai_a102338 & (slaveregister_inst_ai_a24841 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1349_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A2A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102338,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_ai_a24841,
	datad => slaveregister_inst_aMux_1349_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a24846);

slaveregister_inst_areg_rdata_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a2_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a24845 # slaveregister_inst_ai_a24846) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a23502, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCB8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a24845,
	datab => slaveregister_inst_areduce_nor_3,
	datac => slaveregister_inst_ai_a23502,
	datad => slaveregister_inst_ai_a24846,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a2_a_areg0);

slaveregister_inst_ai_a25119_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a25119 = slaveregister_inst_areg_rdata_a3_a_areg0 & (!slaveregister_inst_ai_a102331 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a102338)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "40CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102331,
	datab => slaveregister_inst_areg_rdata_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => slaveregister_inst_ai_a102338,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a25119);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "C:/IceCube/FPGAcode/HardWareTest/simpletest/version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 3,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock0",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a);

slaveregister_inst_ai_a23512_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a23512 = slaveregister_inst_areduce_nor_4_a2 & slaveregister_inst_areg_rdata_a3_a_areg0 # !slaveregister_inst_areduce_nor_4_a2 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CDC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areduce_nor_4_a2,
	datab => slaveregister_inst_areg_rdata_a3_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a23512);

atwd0_adata_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a3_a_a11 = slaveregister_inst_ai_a102330 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_gray2bin_abin_sig_a3_a # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a) # !slaveregister_inst_ai_a102330 & atwd0_ainst_gray2bin_abin_sig_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2D0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102330,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd0_ainst_gray2bin_abin_sig_a3_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a3_a_a11);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 3,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a3_a_a11,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a);

atwd1_adata_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a3_a_a11 = slaveregister_inst_ai_a102330 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_gray2bin_abin_sig_a3_a) # !slaveregister_inst_ai_a102330 & atwd1_ainst_gray2bin_abin_sig_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	datab => slaveregister_inst_ai_a102330,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd1_ainst_gray2bin_abin_sig_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a3_a_a11);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 3,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a3_a_a11,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a);

slaveregister_inst_ai_a25115_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a25115 = slaveregister_inst_ai_a102318 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C840",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a102318,
	datac => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a25115);

slaveregister_inst_ai_a2914_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2914 = slaveregister_inst_areg_rdata_a3_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a) # !slaveregister_inst_areg_rdata_a3_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a3_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2914);

COM_AD_D_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(3),
	combout => COM_AD_D_a3_a_acombout);

inst_com_ADC_RC_adata_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a3_a_a11 = ahb_slave_inst_areg_address_a12_a_areg0 & COM_AD_D_a3_a_acombout # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102477 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a # !slaveregister_inst_ai_a102477 & COM_AD_D_a3_a_acombout)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a3_a_acombout,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a102477,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a3_a_a11);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 3,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a3_a_a11,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a);

slaveregister_inst_ai_a2911_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2911 = slaveregister_inst_areg_rdata_a3_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a) # !slaveregister_inst_areg_rdata_a3_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a3_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2911);

slaveregister_inst_aMux_1348_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1348_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # slaveregister_inst_ai_a2911) # !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ai_a2914 & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2914,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_ai_a2911,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1348_rtl_1_rtl_1_a0);

slaveregister_inst_ai_a21802_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21802 = slaveregister_inst_aDecoder_103_a20 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a4_a_a3_a) # !slaveregister_inst_aDecoder_103_a20 & slaveregister_inst_aregisters_a4_a_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	datab => slaveregister_inst_aDecoder_103_a20,
	datac => slaveregister_inst_aregisters_a4_a_a3_a,
	datad => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21802);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a $ (inst_hit_counter_ai_a19 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a3_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a3_a_areg0);

slaveregister_inst_aregisters_a4_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a3_a = DFFE(slaveregister_inst_ai_a21802 & (inst_hit_counter_aoneSPEcnt_a3_a_areg0 # ahb_slave_inst_areg_enable_areg0) # !slaveregister_inst_ai_a21802 & inst_hit_counter_aoneSPEcnt_a3_a_areg0 & !ahb_slave_inst_areg_enable_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a21802,
	datac => inst_hit_counter_aoneSPEcnt_a3_a_areg0,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a3_a);

slaveregister_inst_aregisters_a6_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a3_a);

slaveregister_inst_aMux_644_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_644_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a6_a_a3_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a4_a_a3_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a4_a_a3_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a6_a_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_644_rtl_1_a0);

slaveregister_inst_aregisters_a7_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a3_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102326 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a # !slaveregister_inst_ai_a102326 & slaveregister_inst_aregisters_a7_a_a3_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B800",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	datab => slaveregister_inst_ai_a102326,
	datac => slaveregister_inst_aregisters_a7_a_a3_a,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a3_a);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a $ (inst_hit_counter_ai_a1 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a3_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a3_a_areg0);

slaveregister_inst_ai_a21795_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21795 = slaveregister_inst_aDecoder_103_a21 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a5_a_a3_a) # !slaveregister_inst_aDecoder_103_a21 & slaveregister_inst_aregisters_a5_a_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F780",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aDecoder_103_a21,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	datad => slaveregister_inst_aregisters_a5_a_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21795);

slaveregister_inst_aregisters_a5_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a3_a = DFFE(inst_hit_counter_amultiSPEcnt_a3_a_areg0 & (slaveregister_inst_ai_a21795 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_amultiSPEcnt_a3_a_areg0 & slaveregister_inst_ai_a21795 & ahb_slave_inst_areg_enable_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_a3_a_areg0,
	datac => slaveregister_inst_ai_a21795,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a3_a);

slaveregister_inst_aMux_644_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_644_rtl_1_a1 = slaveregister_inst_aMux_644_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a3_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_644_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a5_a_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_644_rtl_1_a0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a7_a_a3_a,
	datad => slaveregister_inst_aregisters_a5_a_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_644_rtl_1_a1);

slaveregister_inst_aregisters_a2_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a3_a);

slaveregister_inst_aregisters_a3_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a3_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a3_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B800",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	datab => slaveregister_inst_ai_a102328,
	datac => slaveregister_inst_aregisters_a3_a_a3_a,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a3_a);

slaveregister_inst_aregisters_a0_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a3_a);

slaveregister_inst_aregisters_a1_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a3_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a3_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a1_a_a3_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a102325,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a3_a);

slaveregister_inst_aMux_644_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_644_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_aregisters_a1_a_a3_a # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a0_a_a3_a & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aregisters_a0_a_a3_a,
	datac => slaveregister_inst_aregisters_a1_a_a3_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_644_rtl_0_a0);

slaveregister_inst_aMux_644_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_644_rtl_0_a1 = slaveregister_inst_aMux_644_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a3_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_644_rtl_0_a0 & slaveregister_inst_aregisters_a2_a_a3_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a2_a_a3_a,
	datab => slaveregister_inst_aregisters_a3_a_a3_a,
	datac => slaveregister_inst_aMux_644_rtl_0_a0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_644_rtl_0_a1);

slaveregister_inst_aMux_644_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_644_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (slaveregister_inst_aMux_644_rtl_1_a1 # ahb_slave_inst_areg_address_a5_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_644_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_644_rtl_1_a1,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_644_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_644_rtl_4_a0);

slaveregister_inst_aregisters_a12_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a3_a);

slaveregister_inst_aregisters_a14_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a3_a);

slaveregister_inst_aMux_644_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_644_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a14_a_a3_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a12_a_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a12_a_a3_a,
	datad => slaveregister_inst_aregisters_a14_a_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_644_rtl_3_a0);

slaveregister_inst_aregisters_a15_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a3_a);

slaveregister_inst_aregisters_a13_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a3_a);

slaveregister_inst_aMux_644_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_644_rtl_3_a1 = slaveregister_inst_aMux_644_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a3_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_644_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a13_a_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_644_rtl_3_a0,
	datab => slaveregister_inst_aregisters_a15_a_a3_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a13_a_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_644_rtl_3_a1);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a $ (inst_hit_counter_ff_ai_a1 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0);

slaveregister_inst_ai_a21781_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21781 = slaveregister_inst_aDecoder_103_a25 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a9_a_a3_a) # !slaveregister_inst_aDecoder_103_a25 & slaveregister_inst_aregisters_a9_a_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F780",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aDecoder_103_a25,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	datad => slaveregister_inst_aregisters_a9_a_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21781);

slaveregister_inst_aregisters_a9_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a3_a = DFFE(inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0 & (slaveregister_inst_ai_a21781 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0 & slaveregister_inst_ai_a21781 & ahb_slave_inst_areg_enable_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0,
	datac => slaveregister_inst_ai_a21781,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a3_a);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a $ (inst_hit_counter_ff_ai_a19 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0);

slaveregister_inst_ai_a21788_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21788 = slaveregister_inst_aDecoder_103_a24 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a8_a_a3_a) # !slaveregister_inst_aDecoder_103_a24 & slaveregister_inst_aregisters_a8_a_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F780",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aDecoder_103_a24,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	datad => slaveregister_inst_aregisters_a8_a_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21788);

slaveregister_inst_aregisters_a8_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a3_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21788 # !ahb_slave_inst_areg_enable_areg0 & inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0,
	datad => slaveregister_inst_ai_a21788,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a3_a);

slaveregister_inst_aMux_644_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_644_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_aregisters_a9_a_a3_a # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a8_a_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a9_a_a3_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a8_a_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_644_rtl_2_a0);

slaveregister_inst_aregisters_a11_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a3_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a3_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102327,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_aregisters_a11_a_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a3_a);

slaveregister_inst_aregisters_a10_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a3_a);

slaveregister_inst_aMux_644_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_644_rtl_2_a1 = slaveregister_inst_aMux_644_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a3_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_644_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a10_a_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aMux_644_rtl_2_a0,
	datac => slaveregister_inst_aregisters_a11_a_a3_a,
	datad => slaveregister_inst_aregisters_a10_a_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_644_rtl_2_a1);

slaveregister_inst_aMux_644_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_644_rtl_4_a1 = slaveregister_inst_aMux_644_rtl_4_a0 & (slaveregister_inst_aMux_644_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_644_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_644_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_644_rtl_4_a0,
	datab => slaveregister_inst_aMux_644_rtl_3_a1,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_644_rtl_2_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_644_rtl_4_a1);

slaveregister_inst_ai_a2908_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2908 = slaveregister_inst_areg_rdata_a3_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_aMux_644_rtl_4_a1) # !slaveregister_inst_areg_rdata_a3_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_aMux_644_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a3_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aMux_644_rtl_4_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2908);

FLASH_AD_D_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(3),
	combout => FLASH_AD_D_a3_a_acombout);

inst_flash_ADC_adata_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a3_a_a11 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102477 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a # !slaveregister_inst_ai_a102477 & FLASH_AD_D_a3_a_acombout) # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a3_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => FLASH_AD_D_a3_a_acombout,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a102477,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a3_a_a11);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 3,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a3_a_a11,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a);

slaveregister_inst_ai_a2917_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2917 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a3_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2917);

slaveregister_inst_aMux_1348_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1348_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1348_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2917 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1348_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2908

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1348_rtl_1_rtl_1_a0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a2908,
	datad => slaveregister_inst_ai_a2917,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1348_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a25120_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a25120 = slaveregister_inst_ai_a102338 & (slaveregister_inst_ai_a25115 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1348_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C4C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_ai_a102338,
	datac => slaveregister_inst_ai_a25115,
	datad => slaveregister_inst_aMux_1348_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a25120);

slaveregister_inst_areg_rdata_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a3_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a25119 # slaveregister_inst_ai_a25120) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a23512, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a25119,
	datab => slaveregister_inst_ai_a23512,
	datac => slaveregister_inst_areduce_nor_3,
	datad => slaveregister_inst_ai_a25120,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a3_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "C:/IceCube/FPGAcode/HardWareTest/simpletest/version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 4,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock0",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a);

slaveregister_inst_ai_a23522_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a23522 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 # !ahb_slave_inst_areg_write_areg0 & (slaveregister_inst_areduce_nor_4_a2 & slaveregister_inst_areg_rdata_a4_a_areg0 # !slaveregister_inst_areduce_nor_4_a2 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CDC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a4_a_areg0,
	datac => slaveregister_inst_areduce_nor_4_a2,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a23522);

slaveregister_inst_ai_a25393_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a25393 = slaveregister_inst_areg_rdata_a4_a_areg0 & (!slaveregister_inst_ai_a102331 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a102338)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102331,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_ai_a102338,
	datad => slaveregister_inst_areg_rdata_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a25393);

slaveregister_inst_ai_a2941_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2941 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a,
	datac => slaveregister_inst_areg_rdata_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2941);

COM_AD_D_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(4),
	combout => COM_AD_D_a4_a_acombout);

inst_com_ADC_RC_adata_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a4_a_a14 = ahb_slave_inst_areg_address_a12_a_areg0 & COM_AD_D_a4_a_acombout # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102477 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a # !slaveregister_inst_ai_a102477 & COM_AD_D_a4_a_acombout)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	datac => slaveregister_inst_ai_a102477,
	datad => COM_AD_D_a4_a_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a4_a_a14);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 4,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a4_a_a14,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a);

slaveregister_inst_ai_a2938_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2938 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a4_a_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2938);

slaveregister_inst_aMux_1347_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1347_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # slaveregister_inst_ai_a2938) # !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ai_a2941 & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => slaveregister_inst_ai_a2941,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2938,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1347_rtl_1_rtl_1_a0);

slaveregister_inst_aregisters_a15_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a4_a);

slaveregister_inst_aregisters_a13_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a4_a);

slaveregister_inst_aregisters_a12_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a4_a);

slaveregister_inst_aregisters_a14_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a4_a);

slaveregister_inst_aMux_643_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_643_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a14_a_a4_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a12_a_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a12_a_a4_a,
	datad => slaveregister_inst_aregisters_a14_a_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_643_rtl_3_a0);

slaveregister_inst_aMux_643_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_643_rtl_3_a1 = slaveregister_inst_aMux_643_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a4_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_643_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a13_a_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a15_a_a4_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a13_a_a4_a,
	datad => slaveregister_inst_aMux_643_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_643_rtl_3_a1);

slaveregister_inst_aregisters_a3_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a4_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a4_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a3_a_a4_a,
	datad => slaveregister_inst_ai_a102328,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a4_a);

slaveregister_inst_aregisters_a0_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a4_a);

slaveregister_inst_aregisters_a1_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a4_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a4_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C480",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102325,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	datad => slaveregister_inst_aregisters_a1_a_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a4_a);

slaveregister_inst_aMux_643_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_643_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a1_a_a4_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a0_a_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a0_a_a4_a,
	datad => slaveregister_inst_aregisters_a1_a_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_643_rtl_0_a0);

slaveregister_inst_aMux_643_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_643_rtl_0_a1 = slaveregister_inst_aMux_643_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a4_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_643_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a2_a_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a3_a_a4_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a2_a_a4_a,
	datad => slaveregister_inst_aMux_643_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_643_rtl_0_a1);

slaveregister_inst_aregisters_a11_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a4_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a4_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B800",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	datab => slaveregister_inst_ai_a102327,
	datac => slaveregister_inst_aregisters_a11_a_a4_a,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a4_a);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a $ (inst_hit_counter_ff_ai_a19 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0);

slaveregister_inst_ai_a21830_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21830 = slaveregister_inst_aDecoder_103_a24 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a8_a_a4_a) # !slaveregister_inst_aDecoder_103_a24 & slaveregister_inst_aregisters_a8_a_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aDecoder_103_a24,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => slaveregister_inst_aregisters_a8_a_a4_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21830);

slaveregister_inst_aregisters_a8_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a4_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21830 # !ahb_slave_inst_areg_enable_areg0 & inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0,
	datad => slaveregister_inst_ai_a21830,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a4_a);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a $ (inst_hit_counter_ff_ai_a1 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0);

slaveregister_inst_ai_a21823_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21823 = slaveregister_inst_aDecoder_103_a25 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a9_a_a4_a) # !slaveregister_inst_aDecoder_103_a25 & slaveregister_inst_aregisters_a9_a_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F780",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aDecoder_103_a25,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	datad => slaveregister_inst_aregisters_a9_a_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21823);

slaveregister_inst_aregisters_a9_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a4_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21823 # !ahb_slave_inst_areg_enable_areg0 & inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0,
	datad => slaveregister_inst_ai_a21823,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a4_a);

slaveregister_inst_aMux_643_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_643_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a9_a_a4_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a8_a_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a8_a_a4_a,
	datad => slaveregister_inst_aregisters_a9_a_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_643_rtl_2_a0);

slaveregister_inst_aregisters_a10_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a4_a);

slaveregister_inst_aMux_643_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_643_rtl_2_a1 = slaveregister_inst_aMux_643_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a4_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_643_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a10_a_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a11_a_a4_a,
	datac => slaveregister_inst_aMux_643_rtl_2_a0,
	datad => slaveregister_inst_aregisters_a10_a_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_643_rtl_2_a1);

slaveregister_inst_aMux_643_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_643_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # slaveregister_inst_aMux_643_rtl_2_a1) # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_643_rtl_0_a1 & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_643_rtl_0_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_643_rtl_2_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_643_rtl_4_a0);

slaveregister_inst_aregisters_a6_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a4_a);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a $ (inst_hit_counter_ai_a19 & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a4_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a4_a_areg0);

slaveregister_inst_ai_a21816_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21816 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a20 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a # !slaveregister_inst_aDecoder_103_a20 & slaveregister_inst_aregisters_a4_a_a4_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a4_a_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	datab => slaveregister_inst_aregisters_a4_a_a4_a,
	datac => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datad => slaveregister_inst_aDecoder_103_a20,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21816);

slaveregister_inst_aregisters_a4_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a4_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21816 # !ahb_slave_inst_areg_enable_areg0 & inst_hit_counter_aoneSPEcnt_a4_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => inst_hit_counter_aoneSPEcnt_a4_a_areg0,
	datad => slaveregister_inst_ai_a21816,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a4_a);

slaveregister_inst_aMux_643_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_643_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a6_a_a4_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a4_a_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aregisters_a6_a_a4_a,
	datac => slaveregister_inst_aregisters_a4_a_a4_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_643_rtl_1_a0);

slaveregister_inst_aregisters_a7_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a4_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102326 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a # !slaveregister_inst_ai_a102326 & slaveregister_inst_aregisters_a7_a_a4_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a7_a_a4_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a102326,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a4_a);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a $ (inst_hit_counter_ai_a1 & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a4_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a4_a_areg0);

slaveregister_inst_ai_a21809_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21809 = slaveregister_inst_aDecoder_103_a21 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a5_a_a4_a) # !slaveregister_inst_aDecoder_103_a21 & slaveregister_inst_aregisters_a5_a_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	datab => slaveregister_inst_aDecoder_103_a21,
	datac => slaveregister_inst_aregisters_a5_a_a4_a,
	datad => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21809);

slaveregister_inst_aregisters_a5_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a4_a = DFFE(inst_hit_counter_amultiSPEcnt_a4_a_areg0 & (slaveregister_inst_ai_a21809 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_amultiSPEcnt_a4_a_areg0 & slaveregister_inst_ai_a21809 & ahb_slave_inst_areg_enable_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_a4_a_areg0,
	datab => slaveregister_inst_ai_a21809,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a4_a);

slaveregister_inst_aMux_643_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_643_rtl_1_a1 = slaveregister_inst_aMux_643_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a4_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_643_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a5_a_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_643_rtl_1_a0,
	datac => slaveregister_inst_aregisters_a7_a_a4_a,
	datad => slaveregister_inst_aregisters_a5_a_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_643_rtl_1_a1);

slaveregister_inst_aMux_643_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_643_rtl_4_a1 = slaveregister_inst_aMux_643_rtl_4_a0 & (slaveregister_inst_aMux_643_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_643_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_643_rtl_1_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_643_rtl_3_a1,
	datab => slaveregister_inst_aMux_643_rtl_4_a0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_643_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_643_rtl_4_a1);

slaveregister_inst_ai_a2935_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2935 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_aMux_643_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a4_a_areg0,
	datad => slaveregister_inst_aMux_643_rtl_4_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2935);

FLASH_AD_D_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(4),
	combout => FLASH_AD_D_a4_a_acombout);

inst_flash_ADC_adata_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a4_a_a14 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102477 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a # !slaveregister_inst_ai_a102477 & FLASH_AD_D_a4_a_acombout) # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a4_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => FLASH_AD_D_a4_a_acombout,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a102477,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a4_a_a14);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 4,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a4_a_a14,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a);

slaveregister_inst_ai_a2944_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2944 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a4_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2944);

slaveregister_inst_aMux_1347_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1347_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1347_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2944 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1347_rtl_1_rtl_1_a0 & slaveregister_inst_ai_a2935 & ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1347_rtl_1_rtl_1_a0,
	datab => slaveregister_inst_ai_a2935,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2944,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1347_rtl_1_rtl_1_a1);

atwd0_adata_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a4_a_a14 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_gray2bin_abin_sig_a4_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102330 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a # !slaveregister_inst_ai_a102330 & atwd0_ainst_gray2bin_abin_sig_a4_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => atwd0_ainst_gray2bin_abin_sig_a4_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	datad => slaveregister_inst_ai_a102330,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a4_a_a14);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 4,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a4_a_a14,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a);

atwd1_adata_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a4_a_a14 = slaveregister_inst_ai_a102330 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_gray2bin_abin_sig_a4_a) # !slaveregister_inst_ai_a102330 & atwd1_ainst_gray2bin_abin_sig_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102330,
	datab => atwd1_ainst_gray2bin_abin_sig_a4_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a4_a_a14);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 4,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a4_a_a14,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a);

slaveregister_inst_ai_a25389_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a25389 = slaveregister_inst_ai_a102318 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C840",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a102318,
	datac => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a25389);

slaveregister_inst_ai_a25394_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a25394 = slaveregister_inst_ai_a102338 & (slaveregister_inst_ai_a25389 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1347_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_aMux_1347_rtl_1_rtl_1_a1,
	datac => slaveregister_inst_ai_a102338,
	datad => slaveregister_inst_ai_a25389,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a25394);

slaveregister_inst_areg_rdata_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a4_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a25393 # slaveregister_inst_ai_a25394) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a23522, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEE2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a23522,
	datab => slaveregister_inst_areduce_nor_3,
	datac => slaveregister_inst_ai_a25393,
	datad => slaveregister_inst_ai_a25394,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a4_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "C:/IceCube/FPGAcode/HardWareTest/simpletest/version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 5,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock0",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a);

slaveregister_inst_ai_a23532_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a23532 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 # !ahb_slave_inst_areg_write_areg0 & (slaveregister_inst_areduce_nor_4_a2 & slaveregister_inst_areg_rdata_a5_a_areg0 # !slaveregister_inst_areduce_nor_4_a2 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CDC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a5_a_areg0,
	datac => slaveregister_inst_areduce_nor_4_a2,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a23532);

slaveregister_inst_ai_a25667_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a25667 = slaveregister_inst_areg_rdata_a5_a_areg0 & (!slaveregister_inst_ai_a102331 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a102338)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102331,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_ai_a102338,
	datad => slaveregister_inst_areg_rdata_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a25667);

atwd0_adata_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a5_a_a17 = slaveregister_inst_ai_a14969 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a # !slaveregister_inst_ai_a14969 & (atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 $ atwd0_ainst_gray2bin_abin_sig_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D1E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	datab => slaveregister_inst_ai_a14969,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	datad => atwd0_ainst_gray2bin_abin_sig_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a5_a_a17);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 5,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a5_a_a17,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a);

atwd1_adata_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a5_a_a17 = slaveregister_inst_ai_a14972 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a # !slaveregister_inst_ai_a14972 & (atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 $ atwd1_ainst_gray2bin_abin_sig_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	datac => atwd1_ainst_gray2bin_abin_sig_a6_a,
	datad => slaveregister_inst_ai_a14972,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a5_a_a17);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 5,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a5_a_a17,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a);

slaveregister_inst_ai_a25663_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a25663 = slaveregister_inst_ai_a102318 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C840",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a102318,
	datac => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a25663);

slaveregister_inst_ai_a2968_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2968 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a,
	datac => slaveregister_inst_areg_rdata_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2968);

COM_AD_D_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(5),
	combout => COM_AD_D_a5_a_acombout);

inst_com_ADC_RC_adata_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a5_a_a17 = slaveregister_inst_ai_a102477 & (ahb_slave_inst_areg_address_a12_a_areg0 & COM_AD_D_a5_a_acombout # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a) # !slaveregister_inst_ai_a102477 & COM_AD_D_a5_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a5_a_acombout,
	datab => slaveregister_inst_ai_a102477,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a5_a_a17);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 5,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a5_a_a17,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a);

slaveregister_inst_ai_a2965_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2965 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a5_a_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2965);

slaveregister_inst_aMux_1346_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1346_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (slaveregister_inst_ai_a2965 # ahb_slave_inst_areg_address_a12_a_areg0) # !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ai_a2968 & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2968,
	datab => slaveregister_inst_ai_a2965,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1346_rtl_1_rtl_1_a0);

slaveregister_inst_aregisters_a11_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a5_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a5_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a11_a_a5_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	datad => slaveregister_inst_ai_a102327,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a5_a);

slaveregister_inst_aregisters_a10_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a5_a);

slaveregister_inst_ai_a21837_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21837 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a25 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a # !slaveregister_inst_aDecoder_103_a25 & slaveregister_inst_aregisters_a9_a_a5_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a9_a_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	datab => slaveregister_inst_aregisters_a9_a_a5_a,
	datac => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datad => slaveregister_inst_aDecoder_103_a25,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21837);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a $ (inst_hit_counter_ff_ai_a1 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0);

slaveregister_inst_aregisters_a9_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a5_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21837 # !ahb_slave_inst_areg_enable_areg0 & inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_ai_a21837,
	datad => inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a5_a);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a $ (inst_hit_counter_ff_ai_a19 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0);

slaveregister_inst_ai_a21844_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21844 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a24 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a # !slaveregister_inst_aDecoder_103_a24 & slaveregister_inst_aregisters_a8_a_a5_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a8_a_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datab => slaveregister_inst_aregisters_a8_a_a5_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	datad => slaveregister_inst_aDecoder_103_a24,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21844);

slaveregister_inst_aregisters_a8_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a5_a = DFFE(inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0 & (slaveregister_inst_ai_a21844 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21844, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a21844,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a5_a);

slaveregister_inst_aMux_642_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_642_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a9_a_a5_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a8_a_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a9_a_a5_a,
	datac => slaveregister_inst_aregisters_a8_a_a5_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_642_rtl_2_a0);

slaveregister_inst_aMux_642_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_642_rtl_2_a1 = slaveregister_inst_aMux_642_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a5_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_642_rtl_2_a0 & slaveregister_inst_aregisters_a10_a_a5_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a11_a_a5_a,
	datab => slaveregister_inst_aregisters_a10_a_a5_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_642_rtl_2_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_642_rtl_2_a1);

slaveregister_inst_aregisters_a14_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a5_a);

slaveregister_inst_aregisters_a12_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a5_a);

slaveregister_inst_aMux_642_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_642_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a14_a_a5_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a12_a_a5_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a14_a_a5_a,
	datab => slaveregister_inst_aregisters_a12_a_a5_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_642_rtl_3_a0);

slaveregister_inst_aregisters_a15_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a5_a);

slaveregister_inst_aregisters_a13_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a5_a);

slaveregister_inst_aMux_642_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_642_rtl_3_a1 = slaveregister_inst_aMux_642_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a5_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_642_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a13_a_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_642_rtl_3_a0,
	datab => slaveregister_inst_aregisters_a15_a_a5_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a13_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_642_rtl_3_a1);

slaveregister_inst_ai_a21858_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21858 = slaveregister_inst_aDecoder_103_a20 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a4_a_a5_a) # !slaveregister_inst_aDecoder_103_a20 & slaveregister_inst_aregisters_a4_a_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aDecoder_103_a20,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => slaveregister_inst_aregisters_a4_a_a5_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21858);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a $ (inst_hit_counter_ai_a19 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a5_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a5_a_areg0);

slaveregister_inst_aregisters_a4_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a5_a = DFFE(slaveregister_inst_ai_a21858 & (ahb_slave_inst_areg_enable_areg0 # inst_hit_counter_aoneSPEcnt_a5_a_areg0) # !slaveregister_inst_ai_a21858 & !ahb_slave_inst_areg_enable_areg0 & inst_hit_counter_aoneSPEcnt_a5_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a21858,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a5_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a5_a);

slaveregister_inst_aregisters_a6_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a5_a);

slaveregister_inst_aMux_642_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_642_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a6_a_a5_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a4_a_a5_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a4_a_a5_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a6_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_642_rtl_1_a0);

slaveregister_inst_aregisters_a7_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a5_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102326 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a # !slaveregister_inst_ai_a102326 & slaveregister_inst_aregisters_a7_a_a5_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E400",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102326,
	datab => slaveregister_inst_aregisters_a7_a_a5_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a5_a);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a $ (inst_hit_counter_ai_a1 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a5_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a5_a_areg0);

slaveregister_inst_ai_a21851_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21851 = slaveregister_inst_aDecoder_103_a21 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a5_a_a5_a) # !slaveregister_inst_aDecoder_103_a21 & slaveregister_inst_aregisters_a5_a_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	datab => slaveregister_inst_aDecoder_103_a21,
	datac => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datad => slaveregister_inst_aregisters_a5_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21851);

slaveregister_inst_aregisters_a5_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a5_a = DFFE(inst_hit_counter_amultiSPEcnt_a5_a_areg0 & (slaveregister_inst_ai_a21851 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_amultiSPEcnt_a5_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21851, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_amultiSPEcnt_a5_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a21851,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a5_a);

slaveregister_inst_aMux_642_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_642_rtl_1_a1 = slaveregister_inst_aMux_642_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a5_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_642_rtl_1_a0 & slaveregister_inst_aregisters_a5_a_a5_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_642_rtl_1_a0,
	datab => slaveregister_inst_aregisters_a7_a_a5_a,
	datac => slaveregister_inst_aregisters_a5_a_a5_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_642_rtl_1_a1);

slaveregister_inst_aregisters_a2_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a5_a);

slaveregister_inst_aregisters_a3_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a5_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a5_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a3_a_a5_a,
	datad => slaveregister_inst_ai_a102328,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a5_a);

slaveregister_inst_aregisters_a1_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a5_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a5_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a1_a_a5_a,
	datad => slaveregister_inst_ai_a102325,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a5_a);

slaveregister_inst_aregisters_a0_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a5_a);

slaveregister_inst_aMux_642_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_642_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_aregisters_a1_a_a5_a # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a0_a_a5_a & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a1_a_a5_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a0_a_a5_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_642_rtl_0_a0);

slaveregister_inst_aMux_642_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_642_rtl_0_a1 = slaveregister_inst_aMux_642_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a5_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_642_rtl_0_a0 & slaveregister_inst_aregisters_a2_a_a5_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a2_a_a5_a,
	datab => slaveregister_inst_aregisters_a3_a_a5_a,
	datac => slaveregister_inst_aMux_642_rtl_0_a0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_642_rtl_0_a1);

slaveregister_inst_aMux_642_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_642_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (slaveregister_inst_aMux_642_rtl_1_a1 # ahb_slave_inst_areg_address_a5_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_642_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_aMux_642_rtl_1_a1,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_642_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_642_rtl_4_a0);

slaveregister_inst_aMux_642_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_642_rtl_4_a1 = slaveregister_inst_aMux_642_rtl_4_a0 & (slaveregister_inst_aMux_642_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_642_rtl_4_a0 & slaveregister_inst_aMux_642_rtl_2_a1 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_642_rtl_2_a1,
	datab => slaveregister_inst_aMux_642_rtl_3_a1,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_642_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_642_rtl_4_a1);

slaveregister_inst_ai_a2962_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2962 = slaveregister_inst_areg_rdata_a5_a_areg0 & (slaveregister_inst_aMux_642_rtl_4_a1 # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a5_a_areg0 & slaveregister_inst_aMux_642_rtl_4_a1 & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a5_a_areg0,
	datac => slaveregister_inst_aMux_642_rtl_4_a1,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2962);

FLASH_AD_D_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(5),
	combout => FLASH_AD_D_a5_a_acombout);

inst_flash_ADC_adata_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a5_a_a17 = slaveregister_inst_ai_a102477 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a5_a_acombout) # !slaveregister_inst_ai_a102477 & FLASH_AD_D_a5_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => FLASH_AD_D_a5_a_acombout,
	datab => slaveregister_inst_ai_a102477,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a5_a_a17);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 5,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a5_a_a17,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a);

slaveregister_inst_ai_a2971_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2971 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a5_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2971);

slaveregister_inst_aMux_1346_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1346_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1346_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2971 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1346_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2962

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_aMux_1346_rtl_1_rtl_1_a0,
	datac => slaveregister_inst_ai_a2962,
	datad => slaveregister_inst_ai_a2971,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1346_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a25668_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a25668 = slaveregister_inst_ai_a102338 & (slaveregister_inst_ai_a25663 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1346_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_ai_a25663,
	datac => slaveregister_inst_ai_a102338,
	datad => slaveregister_inst_aMux_1346_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a25668);

slaveregister_inst_areg_rdata_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a5_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a25667 # slaveregister_inst_ai_a25668) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a23532, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEE2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a23532,
	datab => slaveregister_inst_areduce_nor_3,
	datac => slaveregister_inst_ai_a25667,
	datad => slaveregister_inst_ai_a25668,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a5_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "C:/IceCube/FPGAcode/HardWareTest/simpletest/version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 6,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock0",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a);

slaveregister_inst_ai_a23542_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a23542 = slaveregister_inst_areduce_nor_4_a2 & slaveregister_inst_areg_rdata_a6_a_areg0 # !slaveregister_inst_areduce_nor_4_a2 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a,
	datab => slaveregister_inst_areduce_nor_4_a2,
	datac => slaveregister_inst_areg_rdata_a6_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a23542);

slaveregister_inst_ai_a25941_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a25941 = slaveregister_inst_areg_rdata_a6_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 & !slaveregister_inst_ai_a102331 # !slaveregister_inst_ai_a102338)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5D00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102338,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_ai_a102331,
	datad => slaveregister_inst_areg_rdata_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a25941);

atwd1_adata_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a6_a_a20 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102330 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a # !slaveregister_inst_ai_a102330 & atwd1_ainst_gray2bin_abin_sig_a6_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_gray2bin_abin_sig_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => atwd1_ainst_gray2bin_abin_sig_a6_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	datad => slaveregister_inst_ai_a102330,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a6_a_a20);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 6,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a6_a_a20,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a);

atwd0_adata_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a6_a_a20 = slaveregister_inst_ai_a102330 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_gray2bin_abin_sig_a6_a # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a) # !slaveregister_inst_ai_a102330 & atwd0_ainst_gray2bin_abin_sig_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_gray2bin_abin_sig_a6_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	datac => slaveregister_inst_ai_a102330,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a6_a_a20);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 6,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a6_a_a20,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a);

slaveregister_inst_ai_a25937_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a25937 = slaveregister_inst_ai_a102318 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C480",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a102318,
	datac => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a25937);

COM_AD_D_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(6),
	combout => COM_AD_D_a6_a_acombout);

inst_com_ADC_RC_adata_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a6_a_a20 = slaveregister_inst_ai_a102477 & (ahb_slave_inst_areg_address_a12_a_areg0 & COM_AD_D_a6_a_acombout # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a) # !slaveregister_inst_ai_a102477 & COM_AD_D_a6_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a6_a_acombout,
	datab => slaveregister_inst_ai_a102477,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a6_a_a20);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 6,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a6_a_a20,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a);

slaveregister_inst_ai_a2992_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2992 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a6_a_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2992);

slaveregister_inst_ai_a2995_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2995 = slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a & (slaveregister_inst_areg_rdata_a6_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2995);

slaveregister_inst_aMux_1345_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1345_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (slaveregister_inst_ai_a2992 # ahb_slave_inst_areg_address_a12_a_areg0) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2995

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2992,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2995,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1345_rtl_1_rtl_1_a0);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a $ (inst_hit_counter_ff_ai_a19 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0);

slaveregister_inst_ai_a21886_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21886 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a24 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a # !slaveregister_inst_aDecoder_103_a24 & slaveregister_inst_aregisters_a8_a_a6_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a8_a_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => slaveregister_inst_aDecoder_103_a24,
	datad => slaveregister_inst_aregisters_a8_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21886);

slaveregister_inst_aregisters_a8_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a6_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21886 # !ahb_slave_inst_areg_enable_areg0 & inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0,
	datad => slaveregister_inst_ai_a21886,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a6_a);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a $ (inst_hit_counter_ff_ai_a1 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0);

slaveregister_inst_ai_a21879_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21879 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a25 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a # !slaveregister_inst_aDecoder_103_a25 & slaveregister_inst_aregisters_a9_a_a6_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a9_a_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a9_a_a6_a,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	datad => slaveregister_inst_aDecoder_103_a25,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21879);

slaveregister_inst_aregisters_a9_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a6_a = DFFE(inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0 & (slaveregister_inst_ai_a21879 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21879, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE22",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0,
	datab => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a21879,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a6_a);

slaveregister_inst_aMux_641_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_641_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a9_a_a6_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a8_a_a6_a & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a8_a_a6_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a9_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_641_rtl_2_a0);

slaveregister_inst_aregisters_a10_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a6_a);

slaveregister_inst_aregisters_a11_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a6_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a6_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C808",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a11_a_a6_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_ai_a102327,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a6_a);

slaveregister_inst_aMux_641_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_641_rtl_2_a1 = slaveregister_inst_aMux_641_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a6_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_641_rtl_2_a0 & slaveregister_inst_aregisters_a10_a_a6_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_641_rtl_2_a0,
	datab => slaveregister_inst_aregisters_a10_a_a6_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a11_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_641_rtl_2_a1);

slaveregister_inst_aregisters_a1_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a6_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a6_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C840",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102325,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a1_a_a6_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a6_a);

slaveregister_inst_aregisters_a0_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a6_a);

slaveregister_inst_aMux_641_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_641_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a1_a_a6_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a0_a_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a1_a_a6_a,
	datac => slaveregister_inst_aregisters_a0_a_a6_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_641_rtl_0_a0);

slaveregister_inst_aregisters_a3_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a6_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a6_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D800",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102328,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	datac => slaveregister_inst_aregisters_a3_a_a6_a,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a6_a);

slaveregister_inst_aregisters_a2_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a6_a);

slaveregister_inst_aMux_641_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_641_rtl_0_a1 = slaveregister_inst_aMux_641_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a6_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_641_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a2_a_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_641_rtl_0_a0,
	datab => slaveregister_inst_aregisters_a3_a_a6_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a2_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_641_rtl_0_a1);

slaveregister_inst_aMux_641_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_641_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_641_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_641_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_641_rtl_2_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_641_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_641_rtl_4_a0);

slaveregister_inst_aregisters_a7_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a6_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102326 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a # !slaveregister_inst_ai_a102326 & slaveregister_inst_aregisters_a7_a_a6_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C840",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102326,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a7_a_a6_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a6_a);

slaveregister_inst_ai_a21865_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21865 = slaveregister_inst_aDecoder_103_a21 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a5_a_a6_a) # !slaveregister_inst_aDecoder_103_a21 & slaveregister_inst_aregisters_a5_a_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aDecoder_103_a21,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	datac => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datad => slaveregister_inst_aregisters_a5_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21865);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a $ (inst_hit_counter_ai_a1 & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a6_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a6_a_areg0);

slaveregister_inst_aregisters_a5_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a6_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21865 # !ahb_slave_inst_areg_enable_areg0 & inst_hit_counter_amultiSPEcnt_a6_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_ai_a21865,
	datad => inst_hit_counter_amultiSPEcnt_a6_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a6_a);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a $ (inst_hit_counter_ai_a19 & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a6_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a6_a_areg0);

slaveregister_inst_ai_a21872_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21872 = slaveregister_inst_aDecoder_103_a20 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a4_a_a6_a) # !slaveregister_inst_aDecoder_103_a20 & slaveregister_inst_aregisters_a4_a_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aDecoder_103_a20,
	datab => slaveregister_inst_aregisters_a4_a_a6_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	datad => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21872);

slaveregister_inst_aregisters_a4_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a6_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21872 # !ahb_slave_inst_areg_enable_areg0 & inst_hit_counter_aoneSPEcnt_a6_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => inst_hit_counter_aoneSPEcnt_a6_a_areg0,
	datad => slaveregister_inst_ai_a21872,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a6_a);

slaveregister_inst_aregisters_a6_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a6_a);

slaveregister_inst_aMux_641_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_641_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a6_a_a6_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a4_a_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aregisters_a4_a_a6_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a6_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_641_rtl_1_a0);

slaveregister_inst_aMux_641_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_641_rtl_1_a1 = slaveregister_inst_aMux_641_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a6_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_641_rtl_1_a0 & slaveregister_inst_aregisters_a5_a_a6_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a7_a_a6_a,
	datab => slaveregister_inst_aregisters_a5_a_a6_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_641_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_641_rtl_1_a1);

slaveregister_inst_aregisters_a14_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a6_a);

slaveregister_inst_aregisters_a12_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a6_a);

slaveregister_inst_aMux_641_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_641_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a14_a_a6_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a12_a_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a14_a_a6_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a12_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_641_rtl_3_a0);

slaveregister_inst_aregisters_a15_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a6_a);

slaveregister_inst_aregisters_a13_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a6_a);

slaveregister_inst_aMux_641_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_641_rtl_3_a1 = slaveregister_inst_aMux_641_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a6_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_641_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a13_a_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_641_rtl_3_a0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a15_a_a6_a,
	datad => slaveregister_inst_aregisters_a13_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_641_rtl_3_a1);

slaveregister_inst_aMux_641_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_641_rtl_4_a1 = slaveregister_inst_aMux_641_rtl_4_a0 & (slaveregister_inst_aMux_641_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_641_rtl_4_a0 & slaveregister_inst_aMux_641_rtl_1_a1 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_641_rtl_4_a0,
	datab => slaveregister_inst_aMux_641_rtl_1_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_641_rtl_3_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_641_rtl_4_a1);

slaveregister_inst_ai_a2989_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2989 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_aMux_641_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a6_a_areg0,
	datad => slaveregister_inst_aMux_641_rtl_4_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2989);

FLASH_AD_D_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(6),
	combout => FLASH_AD_D_a6_a_acombout);

inst_flash_ADC_adata_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a6_a_a20 = slaveregister_inst_ai_a102477 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a6_a_acombout) # !slaveregister_inst_ai_a102477 & FLASH_AD_D_a6_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => FLASH_AD_D_a6_a_acombout,
	datab => slaveregister_inst_ai_a102477,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a6_a_a20);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 6,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a6_a_a20,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a);

slaveregister_inst_ai_a2998_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2998 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a6_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2998);

slaveregister_inst_aMux_1345_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1345_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1345_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2998 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1345_rtl_1_rtl_1_a0 & slaveregister_inst_ai_a2989 & ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1345_rtl_1_rtl_1_a0,
	datab => slaveregister_inst_ai_a2989,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2998,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1345_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a25942_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a25942 = slaveregister_inst_ai_a102338 & (slaveregister_inst_ai_a25937 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1345_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C4C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_ai_a102338,
	datac => slaveregister_inst_ai_a25937,
	datad => slaveregister_inst_aMux_1345_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a25942);

slaveregister_inst_areg_rdata_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a6_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a25941 # slaveregister_inst_ai_a25942) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a23542, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEE2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a23542,
	datab => slaveregister_inst_areduce_nor_3,
	datac => slaveregister_inst_ai_a25941,
	datad => slaveregister_inst_ai_a25942,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a6_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "C:/IceCube/FPGAcode/HardWareTest/simpletest/version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 7,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock0",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a);

slaveregister_inst_ai_a23552_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a23552 = slaveregister_inst_areduce_nor_4_a2 & slaveregister_inst_areg_rdata_a7_a_areg0 # !slaveregister_inst_areduce_nor_4_a2 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CDC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areduce_nor_4_a2,
	datab => slaveregister_inst_areg_rdata_a7_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a23552);

slaveregister_inst_ai_a26215_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a26215 = slaveregister_inst_areg_rdata_a7_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 & !slaveregister_inst_ai_a102331 # !slaveregister_inst_ai_a102338)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "30B0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_ai_a102338,
	datac => slaveregister_inst_areg_rdata_a7_a_areg0,
	datad => slaveregister_inst_ai_a102331,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a26215);

atwd1_ainst_gray2bin_abin_sig_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_gray2bin_abin_sig_a7_a = atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C33C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	datad => atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_gray2bin_abin_sig_a7_a);

atwd1_adata_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a7_a_a23 = slaveregister_inst_ai_a102330 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_gray2bin_abin_sig_a7_a) # !slaveregister_inst_ai_a102330 & atwd1_ainst_gray2bin_abin_sig_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	datab => atwd1_ainst_gray2bin_abin_sig_a7_a,
	datac => slaveregister_inst_ai_a102330,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a7_a_a23);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 7,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a7_a_a23,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a);

atwd0_ainst_gray2bin_abin_sig_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_gray2bin_abin_sig_a7_a = atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A55A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0,
	datad => atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_gray2bin_abin_sig_a7_a);

atwd0_adata_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a7_a_a23 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_gray2bin_abin_sig_a7_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102330 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a # !slaveregister_inst_ai_a102330 & atwd0_ainst_gray2bin_abin_sig_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4B0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a102330,
	datac => atwd0_ainst_gray2bin_abin_sig_a7_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a7_a_a23);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 7,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a7_a_a23,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a);

slaveregister_inst_ai_a26211_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a26211 = slaveregister_inst_ai_a102318 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C480",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a102318,
	datac => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a26211);

slaveregister_inst_aregisters_a11_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a7_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a7_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A820",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => slaveregister_inst_ai_a102327,
	datac => slaveregister_inst_aregisters_a11_a_a7_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a7_a);

slaveregister_inst_aregisters_a10_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a7_a);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a $ (inst_hit_counter_ff_ai_a1 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0);

slaveregister_inst_ai_a21893_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21893 = slaveregister_inst_aDecoder_103_a25 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a9_a_a7_a) # !slaveregister_inst_aDecoder_103_a25 & slaveregister_inst_aregisters_a9_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aDecoder_103_a25,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => slaveregister_inst_aregisters_a9_a_a7_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21893);

slaveregister_inst_aregisters_a9_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a7_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21893 # !ahb_slave_inst_areg_enable_areg0 & inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datac => inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0,
	datad => slaveregister_inst_ai_a21893,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a7_a);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a $ (inst_hit_counter_ff_ai_a19 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0);

slaveregister_inst_ai_a21900_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21900 = slaveregister_inst_aDecoder_103_a24 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a8_a_a7_a) # !slaveregister_inst_aDecoder_103_a24 & slaveregister_inst_aregisters_a8_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	datab => slaveregister_inst_aDecoder_103_a24,
	datac => slaveregister_inst_aregisters_a8_a_a7_a,
	datad => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21900);

slaveregister_inst_aregisters_a8_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a7_a = DFFE(inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0 & (slaveregister_inst_ai_a21900 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21900, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a21900,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a7_a);

slaveregister_inst_aMux_640_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_640_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_aregisters_a9_a_a7_a # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a8_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a9_a_a7_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a8_a_a7_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_640_rtl_2_a0);

slaveregister_inst_aMux_640_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_640_rtl_2_a1 = slaveregister_inst_aMux_640_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a7_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_640_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a10_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a11_a_a7_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a10_a_a7_a,
	datad => slaveregister_inst_aMux_640_rtl_2_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_640_rtl_2_a1);

slaveregister_inst_aregisters_a0_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a7_a);

slaveregister_inst_aregisters_a1_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a7_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a7_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a1_a_a7_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a102325,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a7_a);

slaveregister_inst_aMux_640_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_640_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a1_a_a7_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a0_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a0_a_a7_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a1_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_640_rtl_0_a0);

slaveregister_inst_aregisters_a2_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a7_a);

slaveregister_inst_aregisters_a3_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a7_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a7_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => slaveregister_inst_aregisters_a3_a_a7_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	datad => slaveregister_inst_ai_a102328,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a7_a);

slaveregister_inst_aMux_640_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_640_rtl_0_a1 = slaveregister_inst_aMux_640_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a7_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_640_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a2_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_640_rtl_0_a0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a2_a_a7_a,
	datad => slaveregister_inst_aregisters_a3_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_640_rtl_0_a1);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a $ (inst_hit_counter_ai_a19 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a7_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a7_a_areg0);

slaveregister_inst_ai_a21914_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21914 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a20 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a # !slaveregister_inst_aDecoder_103_a20 & slaveregister_inst_aregisters_a4_a_a7_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a4_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datab => slaveregister_inst_aregisters_a4_a_a7_a,
	datac => slaveregister_inst_aDecoder_103_a20,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21914);

slaveregister_inst_aregisters_a4_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a7_a = DFFE(inst_hit_counter_aoneSPEcnt_a7_a_areg0 & (slaveregister_inst_ai_a21914 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_aoneSPEcnt_a7_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21914, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aoneSPEcnt_a7_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a21914,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a7_a);

slaveregister_inst_aregisters_a6_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a7_a);

slaveregister_inst_aMux_640_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_640_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a6_a_a7_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a4_a_a7_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a4_a_a7_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a6_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_640_rtl_1_a0);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a $ (inst_hit_counter_ai_a1 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	datab => inst_hit_counter_ai_a1,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a7_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a7_a_areg0);

slaveregister_inst_ai_a21907_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21907 = slaveregister_inst_aDecoder_103_a21 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a5_a_a7_a) # !slaveregister_inst_aDecoder_103_a21 & slaveregister_inst_aregisters_a5_a_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aDecoder_103_a21,
	datab => slaveregister_inst_aregisters_a5_a_a7_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	datad => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21907);

slaveregister_inst_aregisters_a5_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a7_a = DFFE(inst_hit_counter_amultiSPEcnt_a7_a_areg0 & (slaveregister_inst_ai_a21907 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_amultiSPEcnt_a7_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21907, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_amultiSPEcnt_a7_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a21907,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a7_a);

slaveregister_inst_aregisters_a7_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a7_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102326 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a # !slaveregister_inst_ai_a102326 & slaveregister_inst_aregisters_a7_a_a7_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => slaveregister_inst_aregisters_a7_a_a7_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	datad => slaveregister_inst_ai_a102326,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a7_a);

slaveregister_inst_aMux_640_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_640_rtl_1_a1 = slaveregister_inst_aMux_640_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a7_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_640_rtl_1_a0 & slaveregister_inst_aregisters_a5_a_a7_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_640_rtl_1_a0,
	datab => slaveregister_inst_aregisters_a5_a_a7_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a7_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_640_rtl_1_a1);

slaveregister_inst_aMux_640_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_640_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_640_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_640_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_640_rtl_0_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_640_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_640_rtl_4_a0);

slaveregister_inst_aregisters_a15_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a7_a);

slaveregister_inst_aregisters_a14_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a7_a);

slaveregister_inst_aregisters_a12_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a7_a);

slaveregister_inst_aMux_640_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_640_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a14_a_a7_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a12_a_a7_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a14_a_a7_a,
	datab => slaveregister_inst_aregisters_a12_a_a7_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_640_rtl_3_a0);

slaveregister_inst_aregisters_a13_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a7_a);

slaveregister_inst_aMux_640_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_640_rtl_3_a1 = slaveregister_inst_aMux_640_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a7_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_640_rtl_3_a0 & slaveregister_inst_aregisters_a13_a_a7_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a15_a_a7_a,
	datab => slaveregister_inst_aMux_640_rtl_3_a0,
	datac => slaveregister_inst_aregisters_a13_a_a7_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_640_rtl_3_a1);

slaveregister_inst_aMux_640_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_640_rtl_4_a1 = slaveregister_inst_aMux_640_rtl_4_a0 & (slaveregister_inst_aMux_640_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_640_rtl_4_a0 & slaveregister_inst_aMux_640_rtl_2_a1 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_640_rtl_2_a1,
	datab => slaveregister_inst_aMux_640_rtl_4_a0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_640_rtl_3_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_640_rtl_4_a1);

slaveregister_inst_ai_a3016_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3016 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_aMux_640_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a7_a_areg0,
	datad => slaveregister_inst_aMux_640_rtl_4_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3016);

COM_AD_D_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(7),
	combout => COM_AD_D_a7_a_acombout);

inst_com_ADC_RC_adata_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a7_a_a23 = slaveregister_inst_ai_a102477 & (ahb_slave_inst_areg_address_a12_a_areg0 & COM_AD_D_a7_a_acombout # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a) # !slaveregister_inst_ai_a102477 & COM_AD_D_a7_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a7_a_acombout,
	datab => slaveregister_inst_ai_a102477,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a7_a_a23);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 7,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a7_a_a23,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a);

slaveregister_inst_ai_a3019_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3019 = slaveregister_inst_areg_rdata_a7_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a) # !slaveregister_inst_areg_rdata_a7_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a7_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3019);

slaveregister_inst_ai_a3022_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3022 = slaveregister_inst_areg_rdata_a7_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a) # !slaveregister_inst_areg_rdata_a7_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a7_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3022);

slaveregister_inst_aMux_1344_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1344_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (slaveregister_inst_ai_a3019 # ahb_slave_inst_areg_address_a12_a_areg0) # !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ai_a3022 & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3019,
	datab => slaveregister_inst_ai_a3022,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1344_rtl_1_rtl_1_a0);

FLASH_AD_D_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(7),
	combout => FLASH_AD_D_a7_a_acombout);

inst_flash_ADC_adata_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a7_a_a23 = slaveregister_inst_ai_a102477 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a7_a_acombout) # !slaveregister_inst_ai_a102477 & FLASH_AD_D_a7_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102477,
	datab => FLASH_AD_D_a7_a_acombout,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a7_a_a23);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 7,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a7_a_a23,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a);

slaveregister_inst_ai_a3025_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3025 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a7_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3025);

slaveregister_inst_aMux_1344_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1344_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1344_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a3025 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1344_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a3016

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F858",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a3016,
	datac => slaveregister_inst_aMux_1344_rtl_1_rtl_1_a0,
	datad => slaveregister_inst_ai_a3025,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1344_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a26216_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a26216 = slaveregister_inst_ai_a102338 & (slaveregister_inst_ai_a26211 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1344_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102338,
	datab => slaveregister_inst_ai_a26211,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => slaveregister_inst_aMux_1344_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a26216);

slaveregister_inst_areg_rdata_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a7_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a26215 # slaveregister_inst_ai_a26216) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a23552, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEE4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areduce_nor_3,
	datab => slaveregister_inst_ai_a23552,
	datac => slaveregister_inst_ai_a26215,
	datad => slaveregister_inst_ai_a26216,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a7_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "C:/IceCube/FPGAcode/HardWareTest/simpletest/version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 8,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock0",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a);

slaveregister_inst_ai_a23562_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a23562 = slaveregister_inst_areduce_nor_4_a2 & slaveregister_inst_areg_rdata_a8_a_areg0 # !slaveregister_inst_areduce_nor_4_a2 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a8_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCCA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a,
	datab => slaveregister_inst_areg_rdata_a8_a_areg0,
	datac => slaveregister_inst_areduce_nor_4_a2,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a23562);

slaveregister_inst_ai_a26489_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a26489 = slaveregister_inst_areg_rdata_a8_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 & !slaveregister_inst_ai_a102331 # !slaveregister_inst_ai_a102338)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "08CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_areg_rdata_a8_a_areg0,
	datac => slaveregister_inst_ai_a102331,
	datad => slaveregister_inst_ai_a102338,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a26489);

atwd1_adata_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a8_a_a26 = slaveregister_inst_ai_a14972 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a # !slaveregister_inst_ai_a14972 & (atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datad => slaveregister_inst_ai_a14972,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a8_a_a26);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 8,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a8_a_a26,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a);

atwd0_adata_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a8_a_a26 = slaveregister_inst_ai_a14969 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a # !slaveregister_inst_ai_a14969 & (atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BE14",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a14969,
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a8_a_a26);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 8,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a8_a_a26,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a);

slaveregister_inst_ai_a26485_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a26485 = slaveregister_inst_ai_a102318 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A280",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102318,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a26485);

slaveregister_inst_ai_a3049_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3049 = slaveregister_inst_areg_rdata_a8_a_areg0 & (slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a8_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a8_a_areg0,
	datac => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3049);

COM_AD_D_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(8),
	combout => COM_AD_D_a8_a_acombout);

inst_com_ADC_RC_adata_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a8_a_a26 = slaveregister_inst_ai_a102477 & (ahb_slave_inst_areg_address_a12_a_areg0 & COM_AD_D_a8_a_acombout # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a) # !slaveregister_inst_ai_a102477 & COM_AD_D_a8_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a8_a_acombout,
	datab => slaveregister_inst_ai_a102477,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a8_a_a26);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 8,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a8_a_a26,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a);

slaveregister_inst_ai_a3046_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3046 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a8_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a8_a_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3046);

slaveregister_inst_aMux_1343_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1343_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # slaveregister_inst_ai_a3046) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a3049

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a3049,
	datad => slaveregister_inst_ai_a3046,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1343_rtl_1_rtl_1_a0);

slaveregister_inst_aregisters_a6_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a8_a);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a $ (inst_hit_counter_ai_a19 & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a8_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a8_a_areg0);

slaveregister_inst_ai_a21928_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21928 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a20 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a # !slaveregister_inst_aDecoder_103_a20 & slaveregister_inst_aregisters_a4_a_a8_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a4_a_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	datac => slaveregister_inst_aregisters_a4_a_a8_a,
	datad => slaveregister_inst_aDecoder_103_a20,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21928);

slaveregister_inst_aregisters_a4_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a8_a = DFFE(inst_hit_counter_aoneSPEcnt_a8_a_areg0 & (slaveregister_inst_ai_a21928 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_aoneSPEcnt_a8_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21928, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_a8_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a21928,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a8_a);

slaveregister_inst_aMux_639_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_639_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a6_a_a8_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a4_a_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a8_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a4_a_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_639_rtl_1_a0);

COINC_DOWN_A_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_DOWN_A,
	combout => COINC_DOWN_A_acombout);

slaveregister_inst_ai_a21935_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21935 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a23 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a # !slaveregister_inst_aDecoder_103_a23 & slaveregister_inst_aregisters_a7_a_a8_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a7_a_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => slaveregister_inst_aDecoder_103_a23,
	datad => slaveregister_inst_aregisters_a7_a_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21935);

slaveregister_inst_aregisters_a7_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a8_a = DFFE(COINC_DOWN_A_acombout & (slaveregister_inst_ai_a21935 # !ahb_slave_inst_areg_enable_areg0) # !COINC_DOWN_A_acombout & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21935, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COINC_DOWN_A_acombout,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a21935,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a8_a);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a $ (inst_hit_counter_ai_a1 & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	datab => inst_hit_counter_ai_a1,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a8_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a8_a_areg0);

slaveregister_inst_ai_a21921_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21921 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a21 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a # !slaveregister_inst_aDecoder_103_a21 & slaveregister_inst_aregisters_a5_a_a8_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a5_a_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a5_a_a8_a,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => slaveregister_inst_aDecoder_103_a21,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21921);

slaveregister_inst_aregisters_a5_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a8_a = DFFE(inst_hit_counter_amultiSPEcnt_a8_a_areg0 & (slaveregister_inst_ai_a21921 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_amultiSPEcnt_a8_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21921, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_amultiSPEcnt_a8_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a21921,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a8_a);

slaveregister_inst_aMux_639_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_639_rtl_1_a1 = slaveregister_inst_aMux_639_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a8_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_639_rtl_1_a0 & slaveregister_inst_aregisters_a5_a_a8_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_639_rtl_1_a0,
	datab => slaveregister_inst_aregisters_a7_a_a8_a,
	datac => slaveregister_inst_aregisters_a5_a_a8_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_639_rtl_1_a1);

slaveregister_inst_aregisters_a14_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a8_a);

slaveregister_inst_aregisters_a12_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a8_a);

slaveregister_inst_aMux_639_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_639_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a14_a_a8_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a12_a_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a14_a_a8_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a12_a_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_639_rtl_3_a0);

slaveregister_inst_aregisters_a15_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a8_a);

slaveregister_inst_aregisters_a13_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a8_a);

slaveregister_inst_aMux_639_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_639_rtl_3_a1 = slaveregister_inst_aMux_639_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a8_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_639_rtl_3_a0 & slaveregister_inst_aregisters_a13_a_a8_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_639_rtl_3_a0,
	datab => slaveregister_inst_aregisters_a15_a_a8_a,
	datac => slaveregister_inst_aregisters_a13_a_a8_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_639_rtl_3_a1);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a $ (inst_hit_counter_ff_ai_a1 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0);

slaveregister_inst_ai_a21942_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21942 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a25 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a # !slaveregister_inst_aDecoder_103_a25 & slaveregister_inst_aregisters_a9_a_a8_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a9_a_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => slaveregister_inst_aregisters_a9_a_a8_a,
	datad => slaveregister_inst_aDecoder_103_a25,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21942);

slaveregister_inst_aregisters_a9_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a8_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21942 # !ahb_slave_inst_areg_enable_areg0 & inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0,
	datad => slaveregister_inst_ai_a21942,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a8_a);

slaveregister_inst_ai_a21949_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21949 = slaveregister_inst_aDecoder_103_a24 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a8_a_a8_a) # !slaveregister_inst_aDecoder_103_a24 & slaveregister_inst_aregisters_a8_a_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a8_a_a8_a,
	datab => slaveregister_inst_aDecoder_103_a24,
	datac => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21949);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a $ (inst_hit_counter_ff_ai_a19 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0);

slaveregister_inst_aregisters_a8_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a8_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21949 # !ahb_slave_inst_areg_enable_areg0 & inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_ai_a21949,
	datad => inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a8_a);

slaveregister_inst_aMux_639_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_639_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_aregisters_a9_a_a8_a # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a8_a_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a9_a_a8_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a8_a_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_639_rtl_2_a0);

slaveregister_inst_aregisters_a11_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a8_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a8_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B800",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	datab => slaveregister_inst_ai_a102327,
	datac => slaveregister_inst_aregisters_a11_a_a8_a,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a8_a);

slaveregister_inst_aregisters_a10_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a8_a);

slaveregister_inst_aMux_639_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_639_rtl_2_a1 = slaveregister_inst_aMux_639_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a8_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_639_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a10_a_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aMux_639_rtl_2_a0,
	datac => slaveregister_inst_aregisters_a11_a_a8_a,
	datad => slaveregister_inst_aregisters_a10_a_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_639_rtl_2_a1);

slaveregister_inst_aregisters_a3_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a8_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a8_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C480",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102328,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	datad => slaveregister_inst_aregisters_a3_a_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a8_a);

slaveregister_inst_aregisters_a2_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a8_a);

slaveregister_inst_aregisters_a0_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a8_a);

slaveregister_inst_ai_a21956_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21956 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a17 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a # !slaveregister_inst_aDecoder_103_a17 & slaveregister_inst_aregisters_a1_a_a8_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a1_a_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datab => slaveregister_inst_aregisters_a1_a_a8_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	datad => slaveregister_inst_aDecoder_103_a17,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21956);

slaveregister_inst_aregisters_a0_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a9_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a9_a);

atwd1_ainst_atwd_trigger_aenable_disc_old_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aenable_disc_old = DFFE(slaveregister_inst_aregisters_a0_a_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_aregisters_a0_a_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_aenable_disc_old);

atwd1_ainst_atwd_trigger_aenable_disc_sig_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aenable_disc_sig = DFFE(atwd1_ainst_atwd_trigger_aenable_disc_sig & (slaveregister_inst_aregisters_a0_a_a9_a & !atwd1_ainst_atwd_trigger_aenable_disc_old # !atwd1_ainst_atwd_trigger_aATWDTrigger_sig) # !atwd1_ainst_atwd_trigger_aenable_disc_sig & slaveregister_inst_aregisters_a0_a_a9_a & !atwd1_ainst_atwd_trigger_aenable_disc_old, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0CAE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_trigger_aenable_disc_sig,
	datab => slaveregister_inst_aregisters_a0_a_a9_a,
	datac => atwd1_ainst_atwd_trigger_aenable_disc_old,
	datad => atwd1_ainst_atwd_trigger_aATWDTrigger_sig,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_aenable_disc_sig);

atwd1_ainst_atwd_trigger_adone_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_adone_areg0 = DFFE(!atwd1_ainst_atwd_control_abusy_areg0 & (slaveregister_inst_aregisters_a0_a_a8_a # !atwd1_ainst_atwd_trigger_aenable_disc_sig & slaveregister_inst_aregisters_a0_a_a9_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F04",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_trigger_aenable_disc_sig,
	datab => slaveregister_inst_aregisters_a0_a_a9_a,
	datac => atwd1_ainst_atwd_control_abusy_areg0,
	datad => slaveregister_inst_aregisters_a0_a_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_adone_areg0);

slaveregister_inst_aregisters_a1_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a8_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21956 # !ahb_slave_inst_areg_enable_areg0 & atwd1_ainst_atwd_trigger_adone_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_ai_a21956,
	datad => atwd1_ainst_atwd_trigger_adone_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a8_a);

slaveregister_inst_aMux_639_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_639_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a1_a_a8_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a0_a_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a0_a_a8_a,
	datad => slaveregister_inst_aregisters_a1_a_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_639_rtl_0_a0);

slaveregister_inst_aMux_639_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_639_rtl_0_a1 = slaveregister_inst_aMux_639_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a8_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_639_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a2_a_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a3_a_a8_a,
	datac => slaveregister_inst_aregisters_a2_a_a8_a,
	datad => slaveregister_inst_aMux_639_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_639_rtl_0_a1);

slaveregister_inst_aMux_639_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_639_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_639_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_639_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_639_rtl_2_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_639_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_639_rtl_4_a0);

slaveregister_inst_aMux_639_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_639_rtl_4_a1 = slaveregister_inst_aMux_639_rtl_4_a0 & (slaveregister_inst_aMux_639_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_639_rtl_4_a0 & slaveregister_inst_aMux_639_rtl_1_a1 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_639_rtl_1_a1,
	datab => slaveregister_inst_aMux_639_rtl_3_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_639_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_639_rtl_4_a1);

slaveregister_inst_ai_a3043_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3043 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a8_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_aMux_639_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a8_a_areg0,
	datad => slaveregister_inst_aMux_639_rtl_4_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3043);

FLASH_AD_D_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(8),
	combout => FLASH_AD_D_a8_a_acombout);

inst_flash_ADC_adata_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a8_a_a26 = slaveregister_inst_ai_a102477 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a8_a_acombout) # !slaveregister_inst_ai_a102477 & FLASH_AD_D_a8_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102477,
	datab => FLASH_AD_D_a8_a_acombout,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a8_a_a26);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 8,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a8_a_a26,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a);

slaveregister_inst_ai_a3052_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3052 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a8_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a8_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3052);

slaveregister_inst_aMux_1343_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1343_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1343_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a3052 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1343_rtl_1_rtl_1_a0 & slaveregister_inst_ai_a3043 & ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1343_rtl_1_rtl_1_a0,
	datab => slaveregister_inst_ai_a3043,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a3052,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1343_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a26490_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a26490 = slaveregister_inst_ai_a102338 & (slaveregister_inst_ai_a26485 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1343_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_ai_a26485,
	datac => slaveregister_inst_ai_a102338,
	datad => slaveregister_inst_aMux_1343_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a26490);

slaveregister_inst_areg_rdata_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a8_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a26489 # slaveregister_inst_ai_a26490) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a23562, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEE4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areduce_nor_3,
	datab => slaveregister_inst_ai_a23562,
	datac => slaveregister_inst_ai_a26489,
	datad => slaveregister_inst_ai_a26490,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a8_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "C:/IceCube/FPGAcode/HardWareTest/simpletest/version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 9,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock0",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a);

slaveregister_inst_ai_a23572_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a23572 = slaveregister_inst_areduce_nor_4_a2 & slaveregister_inst_areg_rdata_a9_a_areg0 # !slaveregister_inst_areduce_nor_4_a2 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FE10",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areduce_nor_4_a2,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a,
	datad => slaveregister_inst_areg_rdata_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a23572);

slaveregister_inst_ai_a26763_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a26763 = slaveregister_inst_areg_rdata_a9_a_areg0 & (!slaveregister_inst_ai_a102331 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a102338)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4C0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102331,
	datab => slaveregister_inst_areg_rdata_a9_a_areg0,
	datac => slaveregister_inst_ai_a102338,
	datad => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a26763);

slaveregister_inst_aregisters_a2_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a9_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a9_a);

slaveregister_inst_aregisters_a1_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a9_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a9_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a1_a_a9_a,
	datad => slaveregister_inst_ai_a102325,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a9_a);

slaveregister_inst_aMux_638_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_638_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_aregisters_a1_a_a9_a # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a0_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a1_a_a9_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a0_a_a9_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_638_rtl_0_a0);

slaveregister_inst_aregisters_a3_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a9_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a9_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a3_a_a9_a,
	datad => slaveregister_inst_ai_a102328,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a9_a);

slaveregister_inst_aMux_638_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_638_rtl_0_a1 = slaveregister_inst_aMux_638_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a9_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_638_rtl_0_a0 & slaveregister_inst_aregisters_a2_a_a9_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a2_a_a9_a,
	datab => slaveregister_inst_aMux_638_rtl_0_a0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a3_a_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_638_rtl_0_a1);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a $ (inst_hit_counter_ai_a1 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a9_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a9_a_areg0);

slaveregister_inst_ai_a21977_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21977 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a21 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a # !slaveregister_inst_aDecoder_103_a21 & slaveregister_inst_aregisters_a5_a_a9_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a5_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a5_a_a9_a,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => slaveregister_inst_aDecoder_103_a21,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21977);

slaveregister_inst_aregisters_a5_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a9_a = DFFE(inst_hit_counter_amultiSPEcnt_a9_a_areg0 & (slaveregister_inst_ai_a21977 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_amultiSPEcnt_a9_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21977, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_a9_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a21977,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a9_a);

COINC_DOWN_ABAR_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_DOWN_ABAR,
	combout => COINC_DOWN_ABAR_acombout);

slaveregister_inst_ai_a21991_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21991 = slaveregister_inst_aDecoder_103_a23 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a7_a_a9_a) # !slaveregister_inst_aDecoder_103_a23 & slaveregister_inst_aregisters_a7_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	datab => slaveregister_inst_aregisters_a7_a_a9_a,
	datac => slaveregister_inst_aDecoder_103_a23,
	datad => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21991);

slaveregister_inst_aregisters_a7_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a9_a = DFFE(COINC_DOWN_ABAR_acombout & (slaveregister_inst_ai_a21991 # !ahb_slave_inst_areg_enable_areg0) # !COINC_DOWN_ABAR_acombout & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21991, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => COINC_DOWN_ABAR_acombout,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a21991,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a9_a);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a $ (inst_hit_counter_ai_a19 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a9_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a9_a_areg0);

slaveregister_inst_ai_a21984_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21984 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a20 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a # !slaveregister_inst_aDecoder_103_a20 & slaveregister_inst_aregisters_a4_a_a9_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a4_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datab => slaveregister_inst_aregisters_a4_a_a9_a,
	datac => slaveregister_inst_aDecoder_103_a20,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21984);

slaveregister_inst_aregisters_a4_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a9_a = DFFE(inst_hit_counter_aoneSPEcnt_a9_a_areg0 & (slaveregister_inst_ai_a21984 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_aoneSPEcnt_a9_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21984, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aoneSPEcnt_a9_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a21984,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a9_a);

slaveregister_inst_aregisters_a6_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a9_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a9_a);

slaveregister_inst_aMux_638_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_638_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a6_a_a9_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a4_a_a9_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a4_a_a9_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a6_a_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_638_rtl_1_a0);

slaveregister_inst_aMux_638_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_638_rtl_1_a1 = slaveregister_inst_aMux_638_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a9_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_638_rtl_1_a0 & slaveregister_inst_aregisters_a5_a_a9_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a5_a_a9_a,
	datab => slaveregister_inst_aregisters_a7_a_a9_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_638_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_638_rtl_1_a1);

slaveregister_inst_aMux_638_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_638_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_638_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_638_rtl_0_a1 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_638_rtl_0_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_638_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_638_rtl_4_a0);

slaveregister_inst_aregisters_a14_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a9_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a9_a);

slaveregister_inst_aregisters_a12_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a9_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a9_a);

slaveregister_inst_aMux_638_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_638_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a14_a_a9_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a12_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a14_a_a9_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a12_a_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_638_rtl_3_a0);

slaveregister_inst_aregisters_a15_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a9_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a9_a);

slaveregister_inst_aregisters_a13_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a9_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a9_a);

slaveregister_inst_aMux_638_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_638_rtl_3_a1 = slaveregister_inst_aMux_638_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a9_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_638_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a13_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_638_rtl_3_a0,
	datab => slaveregister_inst_aregisters_a15_a_a9_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a13_a_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_638_rtl_3_a1);

slaveregister_inst_aregisters_a10_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a9_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a9_a);

slaveregister_inst_aregisters_a11_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a9_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a9_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a11_a_a9_a,
	datad => slaveregister_inst_ai_a102327,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a9_a);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a $ (inst_hit_counter_ff_ai_a19 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0);

slaveregister_inst_ai_a21970_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21970 = slaveregister_inst_aDecoder_103_a24 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a8_a_a9_a) # !slaveregister_inst_aDecoder_103_a24 & slaveregister_inst_aregisters_a8_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a8_a_a9_a,
	datab => slaveregister_inst_aDecoder_103_a24,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	datad => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21970);

slaveregister_inst_aregisters_a8_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a9_a = DFFE(inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0 & (slaveregister_inst_ai_a21970 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21970, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a21970,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a9_a);

slaveregister_inst_ai_a21963_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21963 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a25 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a # !slaveregister_inst_aDecoder_103_a25 & slaveregister_inst_aregisters_a9_a_a9_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a9_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	datac => slaveregister_inst_aregisters_a9_a_a9_a,
	datad => slaveregister_inst_aDecoder_103_a25,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21963);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a $ (inst_hit_counter_ff_ai_a1 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0);

slaveregister_inst_aregisters_a9_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a9_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21963 # !ahb_slave_inst_areg_enable_areg0 & inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_ai_a21963,
	datad => inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a9_a);

slaveregister_inst_aMux_638_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_638_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a9_a_a9_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a8_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA44",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a8_a_a9_a,
	datac => slaveregister_inst_aregisters_a9_a_a9_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_638_rtl_2_a0);

slaveregister_inst_aMux_638_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_638_rtl_2_a1 = slaveregister_inst_aMux_638_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a9_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_638_rtl_2_a0 & slaveregister_inst_aregisters_a10_a_a9_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a10_a_a9_a,
	datab => slaveregister_inst_aregisters_a11_a_a9_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_638_rtl_2_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_638_rtl_2_a1);

slaveregister_inst_aMux_638_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_638_rtl_4_a1 = slaveregister_inst_aMux_638_rtl_4_a0 & (slaveregister_inst_aMux_638_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_638_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_638_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_638_rtl_4_a0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_638_rtl_3_a1,
	datad => slaveregister_inst_aMux_638_rtl_2_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_638_rtl_4_a1);

slaveregister_inst_ai_a3070_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3070 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_aMux_638_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a9_a_areg0,
	datad => slaveregister_inst_aMux_638_rtl_4_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3070);

slaveregister_inst_ai_a3076_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3076 = slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a & (slaveregister_inst_areg_rdata_a9_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3076);

COM_AD_D_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(9),
	combout => COM_AD_D_a9_a_acombout);

inst_com_ADC_RC_adata_sig_a9_a_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a9_a_a29 = slaveregister_inst_ai_a102477 & (ahb_slave_inst_areg_address_a12_a_areg0 & COM_AD_D_a9_a_acombout # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a) # !slaveregister_inst_ai_a102477 & COM_AD_D_a9_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102477,
	datab => COM_AD_D_a9_a_acombout,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a9_a_a29);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 9,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a9_a_a29,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a);

slaveregister_inst_ai_a3073_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3073 = slaveregister_inst_areg_rdata_a9_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a) # !slaveregister_inst_areg_rdata_a9_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a9_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3073);

slaveregister_inst_aMux_1342_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1342_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # slaveregister_inst_ai_a3073) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a3076

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a3076,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_ai_a3073,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1342_rtl_1_rtl_1_a0);

FLASH_AD_D_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(9),
	combout => FLASH_AD_D_a9_a_acombout);

inst_flash_ADC_adata_sig_a9_a_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a9_a_a29 = slaveregister_inst_ai_a102477 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a9_a_acombout) # !slaveregister_inst_ai_a102477 & FLASH_AD_D_a9_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => FLASH_AD_D_a9_a_acombout,
	datab => slaveregister_inst_ai_a102477,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a9_a_a29);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 9,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a9_a_a29,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a);

slaveregister_inst_ai_a3079_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3079 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a9_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3079);

slaveregister_inst_aMux_1342_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1342_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1342_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a3079 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1342_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a3070

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F858",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a3070,
	datac => slaveregister_inst_aMux_1342_rtl_1_rtl_1_a0,
	datad => slaveregister_inst_ai_a3079,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1342_rtl_1_rtl_1_a1);

atwd0_adata_sig_a9_a_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a9_a_a29 = slaveregister_inst_ai_a102330 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a) # !slaveregister_inst_ai_a102330 & atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2D0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102330,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a9_a_a29);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 9,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a9_a_a29,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a);

atwd1_adata_sig_a9_a_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a9_a_a29 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a102330 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a # !slaveregister_inst_ai_a102330 & atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a102330,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a9_a_a29);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 9,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a9_a_a29,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a);

slaveregister_inst_ai_a26759_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a26759 = slaveregister_inst_ai_a102318 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A820",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102318,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a26759);

slaveregister_inst_ai_a26764_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a26764 = slaveregister_inst_ai_a102338 & (slaveregister_inst_ai_a26759 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1342_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_ai_a102338,
	datac => slaveregister_inst_aMux_1342_rtl_1_rtl_1_a1,
	datad => slaveregister_inst_ai_a26759,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a26764);

slaveregister_inst_areg_rdata_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a9_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a26763 # slaveregister_inst_ai_a26764) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a23572, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEE2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a23572,
	datab => slaveregister_inst_areduce_nor_3,
	datac => slaveregister_inst_ai_a26763,
	datad => slaveregister_inst_ai_a26764,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a9_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "C:/IceCube/FPGAcode/HardWareTest/simpletest/version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 10,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock0",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a);

slaveregister_inst_ai_a23582_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a23582 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a10_a_areg0 # !ahb_slave_inst_areg_write_areg0 & (slaveregister_inst_areduce_nor_4_a2 & slaveregister_inst_areg_rdata_a10_a_areg0 # !slaveregister_inst_areduce_nor_4_a2 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a10_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a,
	datad => slaveregister_inst_areduce_nor_4_a2,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a23582);

slaveregister_inst_ai_a27037_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a27037 = slaveregister_inst_areg_rdata_a10_a_areg0 & (!slaveregister_inst_ai_a102331 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a102338)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4C0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102331,
	datab => slaveregister_inst_areg_rdata_a10_a_areg0,
	datac => slaveregister_inst_ai_a102338,
	datad => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a27037);

slaveregister_inst_ai_a3103_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3103 = slaveregister_inst_areg_rdata_a10_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a) # !slaveregister_inst_areg_rdata_a10_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a10_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3103);

COM_AD_OTR_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_OTR,
	combout => COM_AD_OTR_acombout);

inst_com_ADC_RC_adata_sig_a10_a_a32_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a10_a_a32 = slaveregister_inst_ai_a102477 & (ahb_slave_inst_areg_address_a12_a_areg0 & COM_AD_OTR_acombout # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a) # !slaveregister_inst_ai_a102477 & COM_AD_OTR_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2D0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102477,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => COM_AD_OTR_acombout,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a10_a_a32);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 10,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a10_a_a32,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a);

slaveregister_inst_ai_a3100_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3100 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a10_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a10_a_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3100);

slaveregister_inst_aMux_1341_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1341_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # slaveregister_inst_ai_a3100) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a3103

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a3103,
	datad => slaveregister_inst_ai_a3100,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1341_rtl_1_rtl_1_a0);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a $ (inst_hit_counter_ff_ai_a1 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0);

slaveregister_inst_ai_a22019_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22019 = slaveregister_inst_aDecoder_103_a25 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a9_a_a10_a) # !slaveregister_inst_aDecoder_103_a25 & slaveregister_inst_aregisters_a9_a_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aDecoder_103_a25,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	datac => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datad => slaveregister_inst_aregisters_a9_a_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22019);

slaveregister_inst_aregisters_a9_a_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a10_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22019 # !ahb_slave_inst_areg_enable_areg0 & inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0,
	datad => slaveregister_inst_ai_a22019,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a10_a);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a $ (inst_hit_counter_ff_ai_a19 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	datab => inst_hit_counter_ff_ai_a19,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0);

slaveregister_inst_ai_a22026_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22026 = slaveregister_inst_aDecoder_103_a24 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a8_a_a10_a) # !slaveregister_inst_aDecoder_103_a24 & slaveregister_inst_aregisters_a8_a_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aDecoder_103_a24,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => slaveregister_inst_aregisters_a8_a_a10_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22026);

slaveregister_inst_aregisters_a8_a_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a10_a = DFFE(inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0 & (slaveregister_inst_ai_a22026 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22026, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a22026,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a10_a);

slaveregister_inst_aMux_637_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_637_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_aregisters_a9_a_a10_a # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a8_a_a10_a & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a9_a_a10_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a8_a_a10_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_637_rtl_2_a0);

slaveregister_inst_aregisters_a10_a_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a10_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a10_a);

slaveregister_inst_aregisters_a11_a_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a10_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a10_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a11_a_a10_a,
	datad => slaveregister_inst_ai_a102327,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a10_a);

slaveregister_inst_aMux_637_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_637_rtl_2_a1 = slaveregister_inst_aMux_637_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a10_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_637_rtl_2_a0 & slaveregister_inst_aregisters_a10_a_a10_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_637_rtl_2_a0,
	datab => slaveregister_inst_aregisters_a10_a_a10_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a11_a_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_637_rtl_2_a1);

slaveregister_inst_aregisters_a3_a_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a10_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a10_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a3_a_a10_a,
	datad => slaveregister_inst_ai_a102328,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a10_a);

slaveregister_inst_aregisters_a2_a_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a10_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a10_a);

slaveregister_inst_aregisters_a0_a_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a10_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a10_a);

slaveregister_inst_aregisters_a1_a_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a10_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a10_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a1_a_a10_a,
	datad => slaveregister_inst_ai_a102325,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a10_a);

slaveregister_inst_aMux_637_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_637_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a1_a_a10_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a0_a_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a0_a_a10_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a1_a_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_637_rtl_0_a0);

slaveregister_inst_aMux_637_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_637_rtl_0_a1 = slaveregister_inst_aMux_637_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a10_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_637_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a2_a_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a3_a_a10_a,
	datac => slaveregister_inst_aregisters_a2_a_a10_a,
	datad => slaveregister_inst_aMux_637_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_637_rtl_0_a1);

slaveregister_inst_aMux_637_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_637_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_637_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_637_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_637_rtl_2_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_637_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_637_rtl_4_a0);

slaveregister_inst_aregisters_a15_a_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a10_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a10_a);

slaveregister_inst_aregisters_a14_a_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a10_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a10_a);

slaveregister_inst_aregisters_a12_a_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a10_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a10_a);

slaveregister_inst_aMux_637_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_637_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a14_a_a10_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a12_a_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a14_a_a10_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a12_a_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_637_rtl_3_a0);

slaveregister_inst_aregisters_a13_a_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a10_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a10_a);

slaveregister_inst_aMux_637_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_637_rtl_3_a1 = slaveregister_inst_aMux_637_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a10_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_637_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a13_a_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BCB0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a15_a_a10_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aMux_637_rtl_3_a0,
	datad => slaveregister_inst_aregisters_a13_a_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_637_rtl_3_a1);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a $ (inst_hit_counter_ai_a1 & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a10_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a10_a_areg0);

slaveregister_inst_ai_a21998_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a21998 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a21 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a # !slaveregister_inst_aDecoder_103_a21 & slaveregister_inst_aregisters_a5_a_a10_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a5_a_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	datac => slaveregister_inst_aregisters_a5_a_a10_a,
	datad => slaveregister_inst_aDecoder_103_a21,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a21998);

slaveregister_inst_aregisters_a5_a_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a10_a = DFFE(inst_hit_counter_amultiSPEcnt_a10_a_areg0 & (slaveregister_inst_ai_a21998 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_amultiSPEcnt_a10_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a21998, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_amultiSPEcnt_a10_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a21998,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a10_a);

COINC_DOWN_B_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_DOWN_B,
	combout => COINC_DOWN_B_acombout);

slaveregister_inst_ai_a22012_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22012 = slaveregister_inst_aDecoder_103_a23 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a7_a_a10_a) # !slaveregister_inst_aDecoder_103_a23 & slaveregister_inst_aregisters_a7_a_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aDecoder_103_a23,
	datab => slaveregister_inst_aregisters_a7_a_a10_a,
	datac => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22012);

slaveregister_inst_aregisters_a7_a_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a10_a = DFFE(COINC_DOWN_B_acombout & (slaveregister_inst_ai_a22012 # !ahb_slave_inst_areg_enable_areg0) # !COINC_DOWN_B_acombout & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22012, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COINC_DOWN_B_acombout,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a22012,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a10_a);

slaveregister_inst_aregisters_a6_a_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a10_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a10_a);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a $ (inst_hit_counter_ai_a19 & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a10_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a10_a_areg0);

slaveregister_inst_ai_a22005_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22005 = slaveregister_inst_aDecoder_103_a20 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a4_a_a10_a) # !slaveregister_inst_aDecoder_103_a20 & slaveregister_inst_aregisters_a4_a_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aDecoder_103_a20,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => slaveregister_inst_aregisters_a4_a_a10_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22005);

slaveregister_inst_aregisters_a4_a_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a10_a = DFFE(inst_hit_counter_aoneSPEcnt_a10_a_areg0 & (slaveregister_inst_ai_a22005 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_aoneSPEcnt_a10_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22005, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aoneSPEcnt_a10_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a22005,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a10_a);

slaveregister_inst_aMux_637_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_637_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a6_a_a10_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a4_a_a10_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a10_a,
	datab => slaveregister_inst_aregisters_a4_a_a10_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_637_rtl_1_a0);

slaveregister_inst_aMux_637_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_637_rtl_1_a1 = slaveregister_inst_aMux_637_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a10_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_637_rtl_1_a0 & slaveregister_inst_aregisters_a5_a_a10_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a5_a_a10_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a7_a_a10_a,
	datad => slaveregister_inst_aMux_637_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_637_rtl_1_a1);

slaveregister_inst_aMux_637_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_637_rtl_4_a1 = slaveregister_inst_aMux_637_rtl_4_a0 & (slaveregister_inst_aMux_637_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_637_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_637_rtl_1_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_637_rtl_4_a0,
	datab => slaveregister_inst_aMux_637_rtl_3_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_637_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_637_rtl_4_a1);

slaveregister_inst_ai_a3097_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3097 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a10_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_aMux_637_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a10_a_areg0,
	datad => slaveregister_inst_aMux_637_rtl_4_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3097);

FLASH_NCO_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_NCO,
	combout => FLASH_NCO_acombout);

inst_flash_ADC_adata_sig_a10_a_a32_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a10_a_a32 = slaveregister_inst_ai_a102477 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_NCO_acombout) # !slaveregister_inst_ai_a102477 & FLASH_NCO_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102477,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => FLASH_NCO_acombout,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a10_a_a32);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 10,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a10_a_a32,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a);

slaveregister_inst_ai_a3106_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3106 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a10_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a10_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3106);

slaveregister_inst_aMux_1341_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1341_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1341_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a3106 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1341_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a3097

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1341_rtl_1_rtl_1_a0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a3097,
	datad => slaveregister_inst_ai_a3106,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1341_rtl_1_rtl_1_a1);

atwd0_adata_sig_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a10_a = slaveregister_inst_ai_a102356 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a102366

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102356,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a102366,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a10_a);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 10,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a10_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a);

atwd1_adata_sig_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a10_a = slaveregister_inst_ai_a102356 & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a102366 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102356,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a102366,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a10_a);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 10,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a10_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a);

slaveregister_inst_ai_a27033_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a27033 = slaveregister_inst_ai_a102318 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C840",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a102318,
	datac => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a27033);

slaveregister_inst_ai_a27038_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a27038 = slaveregister_inst_ai_a102338 & (slaveregister_inst_ai_a27033 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1341_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_aMux_1341_rtl_1_rtl_1_a1,
	datac => slaveregister_inst_ai_a102338,
	datad => slaveregister_inst_ai_a27033,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a27038);

slaveregister_inst_areg_rdata_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a10_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a27037 # slaveregister_inst_ai_a27038) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a23582, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEE4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areduce_nor_3,
	datab => slaveregister_inst_ai_a23582,
	datac => slaveregister_inst_ai_a27037,
	datad => slaveregister_inst_ai_a27038,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a10_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "C:/IceCube/FPGAcode/HardWareTest/simpletest/version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 11,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock0",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a);

slaveregister_inst_ai_a23592_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a23592 = slaveregister_inst_areduce_nor_4_a2 & slaveregister_inst_areg_rdata_a11_a_areg0 # !slaveregister_inst_areduce_nor_4_a2 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a11_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CDC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areduce_nor_4_a2,
	datab => slaveregister_inst_areg_rdata_a11_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a23592);

slaveregister_inst_ai_a27311_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a27311 = slaveregister_inst_areg_rdata_a11_a_areg0 & (!slaveregister_inst_ai_a102331 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a102338)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4C0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102331,
	datab => slaveregister_inst_areg_rdata_a11_a_areg0,
	datac => slaveregister_inst_ai_a102338,
	datad => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a27311);

atwd1_adata_sig_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a11_a = slaveregister_inst_ai_a102356 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a102366

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102356,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a102366,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a11_a);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 11,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a11_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a);

atwd0_adata_sig_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a11_a = slaveregister_inst_ai_a102356 & slaveregister_inst_ai_a102366 & !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102356,
	datab => slaveregister_inst_ai_a102366,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a11_a);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 11,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a11_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a);

slaveregister_inst_ai_a27307_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a27307 = slaveregister_inst_ai_a102318 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C480",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a102318,
	datac => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a27307);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a $ (inst_hit_counter_ff_ai_a19 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	datab => inst_hit_counter_ff_ai_a19,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0);

slaveregister_inst_ai_a22040_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22040 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a24 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a # !slaveregister_inst_aDecoder_103_a24 & slaveregister_inst_aregisters_a8_a_a11_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a8_a_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a8_a_a11_a,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	datad => slaveregister_inst_aDecoder_103_a24,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22040);

slaveregister_inst_aregisters_a8_a_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a11_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22040 # !ahb_slave_inst_areg_enable_areg0 & inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0,
	datad => slaveregister_inst_ai_a22040,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a11_a);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a $ (inst_hit_counter_ff_ai_a1 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	datab => inst_hit_counter_ff_ai_a1,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0);

slaveregister_inst_ai_a22033_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22033 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a25 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a # !slaveregister_inst_aDecoder_103_a25 & slaveregister_inst_aregisters_a9_a_a11_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a9_a_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datab => slaveregister_inst_aDecoder_103_a25,
	datac => slaveregister_inst_aregisters_a9_a_a11_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22033);

slaveregister_inst_aregisters_a9_a_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a11_a = DFFE(inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0 & (slaveregister_inst_ai_a22033 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22033, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a22033,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a11_a);

slaveregister_inst_aMux_636_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_636_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_aregisters_a9_a_a11_a # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a8_a_a11_a & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a8_a_a11_a,
	datab => slaveregister_inst_aregisters_a9_a_a11_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_636_rtl_2_a0);

slaveregister_inst_aregisters_a10_a_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a11_a);

slaveregister_inst_aregisters_a11_a_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a11_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a11_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C480",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102327,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	datad => slaveregister_inst_aregisters_a11_a_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a11_a);

slaveregister_inst_aMux_636_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_636_rtl_2_a1 = slaveregister_inst_aMux_636_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a11_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_636_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a10_a_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aMux_636_rtl_2_a0,
	datac => slaveregister_inst_aregisters_a10_a_a11_a,
	datad => slaveregister_inst_aregisters_a11_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_636_rtl_2_a1);

slaveregister_inst_aregisters_a15_a_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a11_a);

slaveregister_inst_aregisters_a13_a_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a11_a);

slaveregister_inst_aregisters_a12_a_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a11_a);

slaveregister_inst_aregisters_a14_a_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a11_a);

slaveregister_inst_aMux_636_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_636_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a14_a_a11_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a12_a_a11_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a12_a_a11_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a14_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_636_rtl_3_a0);

slaveregister_inst_aMux_636_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_636_rtl_3_a1 = slaveregister_inst_aMux_636_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a11_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_636_rtl_3_a0 & slaveregister_inst_aregisters_a13_a_a11_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a15_a_a11_a,
	datab => slaveregister_inst_aregisters_a13_a_a11_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_636_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_636_rtl_3_a1);

slaveregister_inst_aregisters_a1_a_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a11_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a11_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a1_a_a11_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a102325,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a11_a);

slaveregister_inst_aregisters_a0_a_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a11_a);

slaveregister_inst_aMux_636_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_636_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a1_a_a11_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a0_a_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a1_a_a11_a,
	datad => slaveregister_inst_aregisters_a0_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_636_rtl_0_a0);

slaveregister_inst_aregisters_a2_a_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a11_a);

slaveregister_inst_aregisters_a3_a_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a11_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a11_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102328,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_aregisters_a3_a_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a11_a);

slaveregister_inst_aMux_636_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_636_rtl_0_a1 = slaveregister_inst_aMux_636_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a11_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_636_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a2_a_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aMux_636_rtl_0_a0,
	datac => slaveregister_inst_aregisters_a2_a_a11_a,
	datad => slaveregister_inst_aregisters_a3_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_636_rtl_0_a1);

slaveregister_inst_ai_a22061_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22061 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a23 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a # !slaveregister_inst_aDecoder_103_a23 & slaveregister_inst_aregisters_a7_a_a11_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a7_a_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datab => slaveregister_inst_aregisters_a7_a_a11_a,
	datac => slaveregister_inst_aDecoder_103_a23,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22061);

COINC_DOWN_BBAR_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_DOWN_BBAR,
	combout => COINC_DOWN_BBAR_acombout);

slaveregister_inst_aregisters_a7_a_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a11_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22061 # !ahb_slave_inst_areg_enable_areg0 & COINC_DOWN_BBAR_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_ai_a22061,
	datad => COINC_DOWN_BBAR_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a11_a);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a $ (inst_hit_counter_ai_a1 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	datab => inst_hit_counter_ai_a1,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a11_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a11_a_areg0);

slaveregister_inst_ai_a22047_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22047 = slaveregister_inst_aDecoder_103_a21 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a5_a_a11_a) # !slaveregister_inst_aDecoder_103_a21 & slaveregister_inst_aregisters_a5_a_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CAAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a5_a_a11_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	datac => slaveregister_inst_aDecoder_103_a21,
	datad => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22047);

slaveregister_inst_aregisters_a5_a_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a11_a = DFFE(inst_hit_counter_amultiSPEcnt_a11_a_areg0 & (slaveregister_inst_ai_a22047 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_amultiSPEcnt_a11_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22047, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_a11_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a22047,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a11_a);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a $ (inst_hit_counter_ai_a19 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a11_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a11_a_areg0);

slaveregister_inst_ai_a22054_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22054 = slaveregister_inst_aDecoder_103_a20 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a4_a_a11_a) # !slaveregister_inst_aDecoder_103_a20 & slaveregister_inst_aregisters_a4_a_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aDecoder_103_a20,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => slaveregister_inst_aregisters_a4_a_a11_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22054);

slaveregister_inst_aregisters_a4_a_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a11_a = DFFE(inst_hit_counter_aoneSPEcnt_a11_a_areg0 & (slaveregister_inst_ai_a22054 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_aoneSPEcnt_a11_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22054, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aoneSPEcnt_a11_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a22054,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a11_a);

slaveregister_inst_aregisters_a6_a_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a11_a);

slaveregister_inst_aMux_636_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_636_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a6_a_a11_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a4_a_a11_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a4_a_a11_a,
	datac => slaveregister_inst_aregisters_a6_a_a11_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_636_rtl_1_a0);

slaveregister_inst_aMux_636_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_636_rtl_1_a1 = slaveregister_inst_aMux_636_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a11_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_636_rtl_1_a0 & slaveregister_inst_aregisters_a5_a_a11_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a7_a_a11_a,
	datab => slaveregister_inst_aregisters_a5_a_a11_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_636_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_636_rtl_1_a1);

slaveregister_inst_aMux_636_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_636_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_636_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_636_rtl_0_a1 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_636_rtl_0_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_636_rtl_1_a1,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_636_rtl_4_a0);

slaveregister_inst_aMux_636_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_636_rtl_4_a1 = slaveregister_inst_aMux_636_rtl_4_a0 & (slaveregister_inst_aMux_636_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_636_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_636_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_636_rtl_2_a1,
	datac => slaveregister_inst_aMux_636_rtl_3_a1,
	datad => slaveregister_inst_aMux_636_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_636_rtl_4_a1);

slaveregister_inst_ai_a3124_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3124 = slaveregister_inst_areg_rdata_a11_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_aMux_636_rtl_4_a1) # !slaveregister_inst_areg_rdata_a11_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_aMux_636_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a11_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aMux_636_rtl_4_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3124);

inst_com_ADC_RC_adata_sig_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a11_a = slaveregister_inst_ai_a102477 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102477,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a11_a);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 11,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a11_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a);

slaveregister_inst_ai_a3127_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3127 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a11_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a11_a_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3127);

slaveregister_inst_ai_a3130_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3130 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a11_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a11_a_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3130);

slaveregister_inst_aMux_1340_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1340_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (slaveregister_inst_ai_a3127 # ahb_slave_inst_areg_address_a12_a_areg0) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a3130

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3127,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a3130,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1340_rtl_1_rtl_1_a0);

inst_flash_ADC_adata_sig_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a11_a = ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a102477 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a102477,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a11_a);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 11,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a11_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a);

slaveregister_inst_ai_a3133_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3133 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a11_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a11_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3133);

slaveregister_inst_aMux_1340_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1340_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1340_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a3133 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1340_rtl_1_rtl_1_a0 & slaveregister_inst_ai_a3124 & ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3124,
	datab => slaveregister_inst_aMux_1340_rtl_1_rtl_1_a0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a3133,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1340_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a27312_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a27312 = slaveregister_inst_ai_a102338 & (slaveregister_inst_ai_a27307 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1340_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A2A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102338,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_ai_a27307,
	datad => slaveregister_inst_aMux_1340_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a27312);

slaveregister_inst_areg_rdata_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a11_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a27311 # slaveregister_inst_ai_a27312) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a23592, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEE2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a23592,
	datab => slaveregister_inst_areduce_nor_3,
	datac => slaveregister_inst_ai_a27311,
	datad => slaveregister_inst_ai_a27312,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a11_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "C:/IceCube/FPGAcode/HardWareTest/simpletest/version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 12,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock0",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a);

slaveregister_inst_ai_a23602_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a23602 = slaveregister_inst_areduce_nor_4_a2 & slaveregister_inst_areg_rdata_a12_a_areg0 # !slaveregister_inst_areduce_nor_4_a2 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a12_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CDC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areduce_nor_4_a2,
	datab => slaveregister_inst_areg_rdata_a12_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a23602);

slaveregister_inst_ai_a27585_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a27585 = slaveregister_inst_areg_rdata_a12_a_areg0 & (!slaveregister_inst_ai_a102331 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a102338)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2A0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a12_a_areg0,
	datab => slaveregister_inst_ai_a102331,
	datac => slaveregister_inst_ai_a102338,
	datad => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a27585);

slaveregister_inst_aregisters_a15_a_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a12_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a12_a);

slaveregister_inst_aregisters_a14_a_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a12_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a12_a);

slaveregister_inst_aregisters_a12_a_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a12_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a12_a);

slaveregister_inst_aMux_635_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_635_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a14_a_a12_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a12_a_a12_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a14_a_a12_a,
	datac => slaveregister_inst_aregisters_a12_a_a12_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_635_rtl_3_a0);

slaveregister_inst_aregisters_a13_a_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a12_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a12_a);

slaveregister_inst_aMux_635_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_635_rtl_3_a1 = slaveregister_inst_aMux_635_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a12_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_635_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a13_a_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aregisters_a15_a_a12_a,
	datac => slaveregister_inst_aMux_635_rtl_3_a0,
	datad => slaveregister_inst_aregisters_a13_a_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_635_rtl_3_a1);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a $ (inst_hit_counter_ai_a19 & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	datab => inst_hit_counter_ai_a19,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a12_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a12_a_areg0);

slaveregister_inst_ai_a22075_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22075 = slaveregister_inst_aDecoder_103_a20 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a4_a_a12_a) # !slaveregister_inst_aDecoder_103_a20 & slaveregister_inst_aregisters_a4_a_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	datab => slaveregister_inst_aDecoder_103_a20,
	datac => slaveregister_inst_aregisters_a4_a_a12_a,
	datad => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22075);

slaveregister_inst_aregisters_a4_a_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a12_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22075 # !ahb_slave_inst_areg_enable_areg0 & inst_hit_counter_aoneSPEcnt_a12_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => inst_hit_counter_aoneSPEcnt_a12_a_areg0,
	datad => slaveregister_inst_ai_a22075,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a12_a);

slaveregister_inst_aregisters_a6_a_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a12_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a12_a);

slaveregister_inst_aMux_635_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_635_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a6_a_a12_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a4_a_a12_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a4_a_a12_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a6_a_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_635_rtl_1_a0);

COINC_UP_A_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_UP_A,
	combout => COINC_UP_A_acombout);

slaveregister_inst_ai_a22082_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22082 = slaveregister_inst_aDecoder_103_a23 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a7_a_a12_a) # !slaveregister_inst_aDecoder_103_a23 & slaveregister_inst_aregisters_a7_a_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a7_a_a12_a,
	datab => slaveregister_inst_aDecoder_103_a23,
	datac => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22082);

slaveregister_inst_aregisters_a7_a_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a12_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22082 # !ahb_slave_inst_areg_enable_areg0 & COINC_UP_A_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => COINC_UP_A_acombout,
	datad => slaveregister_inst_ai_a22082,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a12_a);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a $ (inst_hit_counter_ai_a1 & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a12_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a12_a_areg0);

slaveregister_inst_ai_a22068_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22068 = slaveregister_inst_aDecoder_103_a21 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a5_a_a12_a) # !slaveregister_inst_aDecoder_103_a21 & slaveregister_inst_aregisters_a5_a_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aDecoder_103_a21,
	datab => slaveregister_inst_aregisters_a5_a_a12_a,
	datac => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22068);

slaveregister_inst_aregisters_a5_a_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a12_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22068 # !ahb_slave_inst_areg_enable_areg0 & inst_hit_counter_amultiSPEcnt_a12_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => inst_hit_counter_amultiSPEcnt_a12_a_areg0,
	datad => slaveregister_inst_ai_a22068,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a12_a);

slaveregister_inst_aMux_635_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_635_rtl_1_a1 = slaveregister_inst_aMux_635_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a12_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_635_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a5_a_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_635_rtl_1_a0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a7_a_a12_a,
	datad => slaveregister_inst_aregisters_a5_a_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_635_rtl_1_a1);

slaveregister_inst_aregisters_a2_a_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a12_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a12_a);

slaveregister_inst_aregisters_a0_a_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a12_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a12_a);

slaveregister_inst_aregisters_a1_a_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a12_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a12_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a1_a_a12_a,
	datad => slaveregister_inst_ai_a102325,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a12_a);

slaveregister_inst_aMux_635_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_635_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a1_a_a12_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a0_a_a12_a & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a0_a_a12_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a1_a_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_635_rtl_0_a0);

slaveregister_inst_aregisters_a3_a_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a12_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a12_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a3_a_a12_a,
	datad => slaveregister_inst_ai_a102328,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a12_a);

slaveregister_inst_aMux_635_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_635_rtl_0_a1 = slaveregister_inst_aMux_635_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a12_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_635_rtl_0_a0 & !slaveregister_inst_aregisters_a2_a_a12_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D1CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a2_a_a12_a,
	datab => slaveregister_inst_aMux_635_rtl_0_a0,
	datac => slaveregister_inst_aregisters_a3_a_a12_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_635_rtl_0_a1);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a $ (inst_hit_counter_ff_ai_a19 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	datab => inst_hit_counter_ff_ai_a19,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0);

slaveregister_inst_ai_a22096_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22096 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a24 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a # !slaveregister_inst_aDecoder_103_a24 & slaveregister_inst_aregisters_a8_a_a12_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a8_a_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a8_a_a12_a,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	datad => slaveregister_inst_aDecoder_103_a24,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22096);

slaveregister_inst_aregisters_a8_a_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a12_a = DFFE(inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0 & (slaveregister_inst_ai_a22096 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22096, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a22096,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a12_a);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a $ (inst_hit_counter_ff_ai_a1 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	datab => inst_hit_counter_ff_ai_a1,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0);

slaveregister_inst_ai_a22089_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22089 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a25 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a # !slaveregister_inst_aDecoder_103_a25 & slaveregister_inst_aregisters_a9_a_a12_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a9_a_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => slaveregister_inst_aregisters_a9_a_a12_a,
	datad => slaveregister_inst_aDecoder_103_a25,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22089);

slaveregister_inst_aregisters_a9_a_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a12_a = DFFE(inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0 & (slaveregister_inst_ai_a22089 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22089, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a22089,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a12_a);

slaveregister_inst_aMux_635_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_635_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_aregisters_a9_a_a12_a # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a8_a_a12_a & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a8_a_a12_a,
	datab => slaveregister_inst_aregisters_a9_a_a12_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_635_rtl_2_a0);

slaveregister_inst_aregisters_a11_a_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a12_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a12_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D800",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102327,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	datac => slaveregister_inst_aregisters_a11_a_a12_a,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a12_a);

slaveregister_inst_aregisters_a10_a_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a12_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a12_a);

slaveregister_inst_aMux_635_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_635_rtl_2_a1 = slaveregister_inst_aMux_635_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a12_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_635_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a10_a_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aMux_635_rtl_2_a0,
	datac => slaveregister_inst_aregisters_a11_a_a12_a,
	datad => slaveregister_inst_aregisters_a10_a_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_635_rtl_2_a1);

slaveregister_inst_aMux_635_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_635_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # slaveregister_inst_aMux_635_rtl_2_a1) # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_635_rtl_0_a1 & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_635_rtl_0_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_635_rtl_2_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_635_rtl_4_a0);

slaveregister_inst_aMux_635_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_635_rtl_4_a1 = slaveregister_inst_aMux_635_rtl_4_a0 & (slaveregister_inst_aMux_635_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_635_rtl_4_a0 & slaveregister_inst_aMux_635_rtl_1_a1 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_635_rtl_3_a1,
	datab => slaveregister_inst_aMux_635_rtl_1_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_635_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_635_rtl_4_a1);

slaveregister_inst_ai_a3151_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3151 = slaveregister_inst_areg_rdata_a12_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_aMux_635_rtl_4_a1) # !slaveregister_inst_areg_rdata_a12_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_aMux_635_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a12_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aMux_635_rtl_4_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3151);

inst_com_ADC_RC_adata_sig_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a12_a = !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a102477 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a102477,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a12_a);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 12,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a12_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a);

slaveregister_inst_ai_a3154_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3154 = slaveregister_inst_areg_rdata_a12_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a) # !slaveregister_inst_areg_rdata_a12_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a12_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3154);

slaveregister_inst_ai_a3157_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3157 = slaveregister_inst_areg_rdata_a12_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a) # !slaveregister_inst_areg_rdata_a12_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a12_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3157);

slaveregister_inst_aMux_1339_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1339_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # slaveregister_inst_ai_a3154) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a3157

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a3154,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_ai_a3157,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1339_rtl_1_rtl_1_a0);

inst_flash_ADC_adata_sig_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a12_a = slaveregister_inst_ai_a102477 & ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a102477,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a12_a);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 12,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a12_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a);

slaveregister_inst_ai_a3160_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3160 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a12_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a12_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3160);

slaveregister_inst_aMux_1339_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1339_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1339_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a3160 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1339_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a3151

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F858",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a3151,
	datac => slaveregister_inst_aMux_1339_rtl_1_rtl_1_a0,
	datad => slaveregister_inst_ai_a3160,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1339_rtl_1_rtl_1_a1);

atwd0_adata_sig_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a12_a = slaveregister_inst_ai_a102356 & slaveregister_inst_ai_a102366 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102356,
	datab => slaveregister_inst_ai_a102366,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a12_a);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 12,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a12_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a);

atwd1_adata_sig_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a12_a = ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a102366 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a & slaveregister_inst_ai_a102356

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a102366,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	datad => slaveregister_inst_ai_a102356,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a12_a);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 12,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a12_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a);

slaveregister_inst_ai_a27581_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a27581 = slaveregister_inst_ai_a102318 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C840",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a102318,
	datac => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a27581);

slaveregister_inst_ai_a27586_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a27586 = slaveregister_inst_ai_a102338 & (slaveregister_inst_ai_a27581 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1339_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_aMux_1339_rtl_1_rtl_1_a1,
	datac => slaveregister_inst_ai_a102338,
	datad => slaveregister_inst_ai_a27581,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a27586);

slaveregister_inst_areg_rdata_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a12_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a27585 # slaveregister_inst_ai_a27586) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a23602, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEE4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areduce_nor_3,
	datab => slaveregister_inst_ai_a23602,
	datac => slaveregister_inst_ai_a27585,
	datad => slaveregister_inst_ai_a27586,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a12_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "C:/IceCube/FPGAcode/HardWareTest/simpletest/version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 13,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock0",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a);

slaveregister_inst_ai_a23612_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a23612 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0 # !ahb_slave_inst_areg_write_areg0 & (slaveregister_inst_areduce_nor_4_a2 & slaveregister_inst_areg_rdata_a13_a_areg0 # !slaveregister_inst_areduce_nor_4_a2 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CDC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a13_a_areg0,
	datac => slaveregister_inst_areduce_nor_4_a2,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a23612);

slaveregister_inst_ai_a27859_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a27859 = slaveregister_inst_areg_rdata_a13_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 & !slaveregister_inst_ai_a102331 # !slaveregister_inst_ai_a102338)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "20F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_ai_a102331,
	datac => slaveregister_inst_areg_rdata_a13_a_areg0,
	datad => slaveregister_inst_ai_a102338,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a27859);

slaveregister_inst_aregisters_a0_a_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a13_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a13_a);

slaveregister_inst_aregisters_a1_a_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a13_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a13_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	datac => slaveregister_inst_aregisters_a1_a_a13_a,
	datad => slaveregister_inst_ai_a102325,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a13_a);

slaveregister_inst_aMux_634_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_634_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a1_a_a13_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a0_a_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a0_a_a13_a,
	datad => slaveregister_inst_aregisters_a1_a_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_634_rtl_0_a0);

slaveregister_inst_aregisters_a2_a_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a13_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a13_a);

slaveregister_inst_aregisters_a3_a_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a13_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a13_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E020",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a3_a_a13_a,
	datab => slaveregister_inst_ai_a102328,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a13_a);

slaveregister_inst_aMux_634_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_634_rtl_0_a1 = slaveregister_inst_aMux_634_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a13_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_634_rtl_0_a0 & !slaveregister_inst_aregisters_a2_a_a13_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA1A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_634_rtl_0_a0,
	datab => slaveregister_inst_aregisters_a2_a_a13_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a3_a_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_634_rtl_0_a1);

COINC_UP_ABAR_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_UP_ABAR,
	combout => COINC_UP_ABAR_acombout);

slaveregister_inst_ai_a22131_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22131 = slaveregister_inst_aDecoder_103_a23 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a7_a_a13_a) # !slaveregister_inst_aDecoder_103_a23 & slaveregister_inst_aregisters_a7_a_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aDecoder_103_a23,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => slaveregister_inst_aregisters_a7_a_a13_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22131);

slaveregister_inst_aregisters_a7_a_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a13_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22131 # !ahb_slave_inst_areg_enable_areg0 & COINC_UP_ABAR_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => COINC_UP_ABAR_acombout,
	datad => slaveregister_inst_ai_a22131,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a13_a);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a $ (inst_hit_counter_ai_a19 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a13_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a13_a_areg0);

slaveregister_inst_ai_a22124_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22124 = slaveregister_inst_aDecoder_103_a20 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a4_a_a13_a) # !slaveregister_inst_aDecoder_103_a20 & slaveregister_inst_aregisters_a4_a_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a4_a_a13_a,
	datab => slaveregister_inst_aDecoder_103_a20,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	datad => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22124);

slaveregister_inst_aregisters_a4_a_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a13_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22124 # !ahb_slave_inst_areg_enable_areg0 & inst_hit_counter_aoneSPEcnt_a13_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => inst_hit_counter_aoneSPEcnt_a13_a_areg0,
	datad => slaveregister_inst_ai_a22124,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a13_a);

slaveregister_inst_aregisters_a6_a_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a13_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a13_a);

slaveregister_inst_aMux_634_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_634_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a6_a_a13_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a4_a_a13_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a4_a_a13_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a6_a_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_634_rtl_1_a0);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a $ (inst_hit_counter_ai_a1 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a13_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a13_a_areg0);

slaveregister_inst_ai_a22117_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22117 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a21 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a # !slaveregister_inst_aDecoder_103_a21 & slaveregister_inst_aregisters_a5_a_a13_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a5_a_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datab => slaveregister_inst_aregisters_a5_a_a13_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	datad => slaveregister_inst_aDecoder_103_a21,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22117);

slaveregister_inst_aregisters_a5_a_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a13_a = DFFE(inst_hit_counter_amultiSPEcnt_a13_a_areg0 & (slaveregister_inst_ai_a22117 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_amultiSPEcnt_a13_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22117, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_amultiSPEcnt_a13_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a22117,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a13_a);

slaveregister_inst_aMux_634_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_634_rtl_1_a1 = slaveregister_inst_aMux_634_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a13_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_634_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a5_a_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aregisters_a7_a_a13_a,
	datac => slaveregister_inst_aMux_634_rtl_1_a0,
	datad => slaveregister_inst_aregisters_a5_a_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_634_rtl_1_a1);

slaveregister_inst_aMux_634_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_634_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_634_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_634_rtl_0_a1 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_634_rtl_0_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_634_rtl_1_a1,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_634_rtl_4_a0);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a $ (inst_hit_counter_ff_ai_a1 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	datab => inst_hit_counter_ff_ai_a1,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0);

slaveregister_inst_ai_a22103_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22103 = slaveregister_inst_aDecoder_103_a25 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a9_a_a13_a) # !slaveregister_inst_aDecoder_103_a25 & slaveregister_inst_aregisters_a9_a_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aDecoder_103_a25,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => slaveregister_inst_aregisters_a9_a_a13_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22103);

slaveregister_inst_aregisters_a9_a_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a13_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22103 # !ahb_slave_inst_areg_enable_areg0 & inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0,
	datad => slaveregister_inst_ai_a22103,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a13_a);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a $ (inst_hit_counter_ff_ai_a19 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	datab => inst_hit_counter_ff_ai_a19,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0);

slaveregister_inst_ai_a22110_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22110 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a24 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a # !slaveregister_inst_aDecoder_103_a24 & slaveregister_inst_aregisters_a8_a_a13_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a8_a_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	datac => slaveregister_inst_aregisters_a8_a_a13_a,
	datad => slaveregister_inst_aDecoder_103_a24,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22110);

slaveregister_inst_aregisters_a8_a_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a13_a = DFFE(inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0 & (slaveregister_inst_ai_a22110 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22110, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a22110,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a13_a);

slaveregister_inst_aMux_634_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_634_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_aregisters_a9_a_a13_a # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a8_a_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a9_a_a13_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a8_a_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_634_rtl_2_a0);

slaveregister_inst_aregisters_a10_a_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a13_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a13_a);

slaveregister_inst_aregisters_a11_a_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a13_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a13_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	datab => slaveregister_inst_aregisters_a11_a_a13_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a102327,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a13_a);

slaveregister_inst_aMux_634_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_634_rtl_2_a1 = slaveregister_inst_aMux_634_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a13_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_634_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a10_a_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aMux_634_rtl_2_a0,
	datac => slaveregister_inst_aregisters_a10_a_a13_a,
	datad => slaveregister_inst_aregisters_a11_a_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_634_rtl_2_a1);

slaveregister_inst_aregisters_a13_a_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a13_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a13_a);

slaveregister_inst_aregisters_a12_a_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a13_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a13_a);

slaveregister_inst_aregisters_a14_a_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a13_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a13_a);

slaveregister_inst_aMux_634_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_634_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a14_a_a13_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a12_a_a13_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a12_a_a13_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a14_a_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_634_rtl_3_a0);

slaveregister_inst_aregisters_a15_a_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a13_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a13_a);

slaveregister_inst_aMux_634_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_634_rtl_3_a1 = slaveregister_inst_aMux_634_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a13_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_634_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a13_a_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F858",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aregisters_a13_a_a13_a,
	datac => slaveregister_inst_aMux_634_rtl_3_a0,
	datad => slaveregister_inst_aregisters_a15_a_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_634_rtl_3_a1);

slaveregister_inst_aMux_634_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_634_rtl_4_a1 = slaveregister_inst_aMux_634_rtl_4_a0 & (slaveregister_inst_aMux_634_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_634_rtl_4_a0 & slaveregister_inst_aMux_634_rtl_2_a1 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_634_rtl_4_a0,
	datab => slaveregister_inst_aMux_634_rtl_2_a1,
	datac => slaveregister_inst_aMux_634_rtl_3_a1,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_634_rtl_4_a1);

slaveregister_inst_ai_a3178_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3178 = slaveregister_inst_areg_rdata_a13_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_aMux_634_rtl_4_a1) # !slaveregister_inst_areg_rdata_a13_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_aMux_634_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a13_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aMux_634_rtl_4_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3178);

slaveregister_inst_ai_a3184_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3184 = slaveregister_inst_areg_rdata_a13_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a) # !slaveregister_inst_areg_rdata_a13_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a13_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3184);

inst_com_ADC_RC_adata_sig_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a13_a = slaveregister_inst_ai_a102477 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102477,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a13_a);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 13,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a13_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a);

slaveregister_inst_ai_a3181_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3181 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a13_a_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3181);

slaveregister_inst_aMux_1338_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1338_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (slaveregister_inst_ai_a3181 # ahb_slave_inst_areg_address_a12_a_areg0) # !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ai_a3184 & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3184,
	datab => slaveregister_inst_ai_a3181,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1338_rtl_1_rtl_1_a0);

inst_flash_ADC_adata_sig_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a13_a = slaveregister_inst_ai_a102477 & ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a102477,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a13_a);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 13,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a13_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a);

slaveregister_inst_ai_a3187_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3187 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a13_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3187);

slaveregister_inst_aMux_1338_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1338_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1338_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a3187 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1338_rtl_1_rtl_1_a0 & slaveregister_inst_ai_a3178 & ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F838",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3178,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_aMux_1338_rtl_1_rtl_1_a0,
	datad => slaveregister_inst_ai_a3187,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1338_rtl_1_rtl_1_a1);

atwd0_adata_sig_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a13_a = slaveregister_inst_ai_a102356 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a102366

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102356,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a102366,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a13_a);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 13,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a13_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a);

atwd1_adata_sig_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a13_a = slaveregister_inst_ai_a102356 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a102366

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102356,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a102366,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a13_a);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 13,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a13_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a);

slaveregister_inst_ai_a27855_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a27855 = slaveregister_inst_ai_a102318 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C840",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a102318,
	datac => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a27855);

slaveregister_inst_ai_a27860_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a27860 = slaveregister_inst_ai_a102338 & (slaveregister_inst_ai_a27855 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1338_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_aMux_1338_rtl_1_rtl_1_a1,
	datac => slaveregister_inst_ai_a102338,
	datad => slaveregister_inst_ai_a27855,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a27860);

slaveregister_inst_areg_rdata_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a13_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a27859 # slaveregister_inst_ai_a27860) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a23612, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEE4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areduce_nor_3,
	datab => slaveregister_inst_ai_a23612,
	datac => slaveregister_inst_ai_a27859,
	datad => slaveregister_inst_ai_a27860,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a13_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "C:/IceCube/FPGAcode/HardWareTest/simpletest/version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 14,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock0",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a);

slaveregister_inst_ai_a23622_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a23622 = slaveregister_inst_areduce_nor_4_a2 & slaveregister_inst_areg_rdata_a14_a_areg0 # !slaveregister_inst_areduce_nor_4_a2 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a14_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F1E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areduce_nor_4_a2,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a14_a_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a23622);

slaveregister_inst_ai_a28133_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a28133 = slaveregister_inst_areg_rdata_a14_a_areg0 & (!slaveregister_inst_ai_a102331 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a102338)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7030",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102331,
	datab => slaveregister_inst_ai_a102338,
	datac => slaveregister_inst_areg_rdata_a14_a_areg0,
	datad => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a28133);

atwd0_adata_sig_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a14_a = slaveregister_inst_ai_a102356 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a102366

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102356,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a102366,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a14_a);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 14,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a14_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a);

atwd1_adata_sig_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a14_a = slaveregister_inst_ai_a102356 & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a102366 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102356,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a102366,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a14_a);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 14,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a14_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a);

slaveregister_inst_ai_a28129_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a28129 = slaveregister_inst_ai_a102318 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C840",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a102318,
	datac => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a28129);

slaveregister_inst_aregisters_a14_a_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a14_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a14_a);

slaveregister_inst_aregisters_a12_a_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a14_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a14_a);

slaveregister_inst_aMux_633_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_633_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a14_a_a14_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a12_a_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a14_a_a14_a,
	datad => slaveregister_inst_aregisters_a12_a_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_633_rtl_3_a0);

slaveregister_inst_aregisters_a15_a_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a14_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a14_a);

slaveregister_inst_aregisters_a13_a_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a14_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a14_a);

slaveregister_inst_aMux_633_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_633_rtl_3_a1 = slaveregister_inst_aMux_633_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a14_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_633_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a13_a_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_633_rtl_3_a0,
	datac => slaveregister_inst_aregisters_a15_a_a14_a,
	datad => slaveregister_inst_aregisters_a13_a_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_633_rtl_3_a1);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a $ (inst_hit_counter_ai_a19 & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a14_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a14_a_areg0);

slaveregister_inst_ai_a22145_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22145 = slaveregister_inst_aDecoder_103_a20 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a4_a_a14_a) # !slaveregister_inst_aDecoder_103_a20 & slaveregister_inst_aregisters_a4_a_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aDecoder_103_a20,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	datac => slaveregister_inst_aregisters_a4_a_a14_a,
	datad => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22145);

slaveregister_inst_aregisters_a4_a_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a14_a = DFFE(inst_hit_counter_aoneSPEcnt_a14_a_areg0 & (slaveregister_inst_ai_a22145 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_aoneSPEcnt_a14_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22145, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aoneSPEcnt_a14_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a22145,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a14_a);

slaveregister_inst_aregisters_a6_a_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a14_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a14_a);

slaveregister_inst_aMux_633_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_633_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a6_a_a14_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a4_a_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a4_a_a14_a,
	datad => slaveregister_inst_aregisters_a6_a_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_633_rtl_1_a0);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a $ (inst_hit_counter_ai_a1 & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a14_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a14_a_areg0);

slaveregister_inst_ai_a22138_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22138 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a21 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a # !slaveregister_inst_aDecoder_103_a21 & slaveregister_inst_aregisters_a5_a_a14_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a5_a_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => slaveregister_inst_aregisters_a5_a_a14_a,
	datad => slaveregister_inst_aDecoder_103_a21,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22138);

slaveregister_inst_aregisters_a5_a_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a14_a = DFFE(inst_hit_counter_amultiSPEcnt_a14_a_areg0 & (slaveregister_inst_ai_a22138 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_amultiSPEcnt_a14_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22138, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_a14_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a22138,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a14_a);

COINC_UP_B_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_UP_B,
	combout => COINC_UP_B_acombout);

slaveregister_inst_ai_a22152_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22152 = slaveregister_inst_aDecoder_103_a23 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a7_a_a14_a) # !slaveregister_inst_aDecoder_103_a23 & slaveregister_inst_aregisters_a7_a_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F780",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aDecoder_103_a23,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	datad => slaveregister_inst_aregisters_a7_a_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22152);

slaveregister_inst_aregisters_a7_a_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a14_a = DFFE(COINC_UP_B_acombout & (slaveregister_inst_ai_a22152 # !ahb_slave_inst_areg_enable_areg0) # !COINC_UP_B_acombout & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22152, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => COINC_UP_B_acombout,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a22152,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a14_a);

slaveregister_inst_aMux_633_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_633_rtl_1_a1 = slaveregister_inst_aMux_633_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a14_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_633_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a5_a_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_633_rtl_1_a0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a5_a_a14_a,
	datad => slaveregister_inst_aregisters_a7_a_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_633_rtl_1_a1);

slaveregister_inst_aregisters_a3_a_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a14_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a14_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B800",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	datab => slaveregister_inst_ai_a102328,
	datac => slaveregister_inst_aregisters_a3_a_a14_a,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a14_a);

slaveregister_inst_aregisters_a2_a_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a14_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a14_a);

slaveregister_inst_aregisters_a1_a_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a14_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a14_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => slaveregister_inst_aregisters_a1_a_a14_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	datad => slaveregister_inst_ai_a102325,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a14_a);

slaveregister_inst_aregisters_a0_a_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a14_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a14_a);

slaveregister_inst_aMux_633_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_633_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a1_a_a14_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a0_a_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a1_a_a14_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a0_a_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_633_rtl_0_a0);

slaveregister_inst_aMux_633_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_633_rtl_0_a1 = slaveregister_inst_aMux_633_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a14_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_633_rtl_0_a0 & !slaveregister_inst_aregisters_a2_a_a14_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AF30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a3_a_a14_a,
	datab => slaveregister_inst_aregisters_a2_a_a14_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_633_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_633_rtl_0_a1);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a $ (inst_hit_counter_ff_ai_a19 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	datab => inst_hit_counter_ff_ai_a19,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0);

slaveregister_inst_ai_a22166_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22166 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a24 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a # !slaveregister_inst_aDecoder_103_a24 & slaveregister_inst_aregisters_a8_a_a14_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a8_a_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	datab => slaveregister_inst_aregisters_a8_a_a14_a,
	datac => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datad => slaveregister_inst_aDecoder_103_a24,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22166);

slaveregister_inst_aregisters_a8_a_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a14_a = DFFE(inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0 & (slaveregister_inst_ai_a22166 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22166, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a22166,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a14_a);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a $ (inst_hit_counter_ff_ai_a1 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	datab => inst_hit_counter_ff_ai_a1,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0);

slaveregister_inst_ai_a22159_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22159 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a25 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a # !slaveregister_inst_aDecoder_103_a25 & slaveregister_inst_aregisters_a9_a_a14_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a9_a_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datac => slaveregister_inst_aDecoder_103_a25,
	datad => slaveregister_inst_aregisters_a9_a_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22159);

slaveregister_inst_aregisters_a9_a_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a14_a = DFFE(inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0 & (slaveregister_inst_ai_a22159 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22159, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a22159,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a14_a);

slaveregister_inst_aMux_633_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_633_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a9_a_a14_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a8_a_a14_a & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a8_a_a14_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a9_a_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_633_rtl_2_a0);

slaveregister_inst_aregisters_a10_a_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a14_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a14_a);

slaveregister_inst_aregisters_a11_a_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a14_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a14_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a11_a_a14_a,
	datad => slaveregister_inst_ai_a102327,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a14_a);

slaveregister_inst_aMux_633_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_633_rtl_2_a1 = slaveregister_inst_aMux_633_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a14_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_633_rtl_2_a0 & slaveregister_inst_aregisters_a10_a_a14_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_633_rtl_2_a0,
	datab => slaveregister_inst_aregisters_a10_a_a14_a,
	datac => slaveregister_inst_aregisters_a11_a_a14_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_633_rtl_2_a1);

slaveregister_inst_aMux_633_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_633_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # slaveregister_inst_aMux_633_rtl_2_a1) # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_633_rtl_0_a1 & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_633_rtl_0_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_633_rtl_2_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_633_rtl_4_a0);

slaveregister_inst_aMux_633_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_633_rtl_4_a1 = slaveregister_inst_aMux_633_rtl_4_a0 & (slaveregister_inst_aMux_633_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_633_rtl_4_a0 & slaveregister_inst_aMux_633_rtl_1_a1 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_633_rtl_3_a1,
	datab => slaveregister_inst_aMux_633_rtl_1_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_633_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_633_rtl_4_a1);

slaveregister_inst_ai_a3205_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3205 = slaveregister_inst_areg_rdata_a14_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_aMux_633_rtl_4_a1) # !slaveregister_inst_areg_rdata_a14_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_aMux_633_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a14_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aMux_633_rtl_4_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3205);

slaveregister_inst_ai_a3211_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3211 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a14_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a14_a_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3211);

inst_com_ADC_RC_adata_sig_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a14_a = stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a & slaveregister_inst_ai_a102477 & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	datab => slaveregister_inst_ai_a102477,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a14_a);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 14,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a14_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a);

slaveregister_inst_ai_a3208_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3208 = slaveregister_inst_areg_rdata_a14_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a) # !slaveregister_inst_areg_rdata_a14_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a14_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3208);

slaveregister_inst_aMux_1337_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1337_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # slaveregister_inst_ai_a3208) # !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ai_a3211 & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => slaveregister_inst_ai_a3211,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a3208,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1337_rtl_1_rtl_1_a0);

inst_flash_ADC_adata_sig_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a14_a = ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a102477 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a102477,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a14_a);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 14,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a14_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a);

slaveregister_inst_ai_a3214_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3214 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a14_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a14_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3214);

slaveregister_inst_aMux_1337_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1337_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1337_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a3214 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1337_rtl_1_rtl_1_a0 & slaveregister_inst_ai_a3205 & ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3205,
	datab => slaveregister_inst_aMux_1337_rtl_1_rtl_1_a0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a3214,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1337_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a28134_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a28134 = slaveregister_inst_ai_a102338 & (slaveregister_inst_ai_a28129 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1337_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C4C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_ai_a102338,
	datac => slaveregister_inst_ai_a28129,
	datad => slaveregister_inst_aMux_1337_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a28134);

slaveregister_inst_areg_rdata_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a14_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a28133 # slaveregister_inst_ai_a28134) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a23622, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEE4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areduce_nor_3,
	datab => slaveregister_inst_ai_a23622,
	datac => slaveregister_inst_ai_a28133,
	datad => slaveregister_inst_ai_a28134,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a14_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "C:/IceCube/FPGAcode/HardWareTest/simpletest/version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 15,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock0",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a);

slaveregister_inst_ai_a23632_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a23632 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0 # !ahb_slave_inst_areg_write_areg0 & (slaveregister_inst_areduce_nor_4_a2 & slaveregister_inst_areg_rdata_a15_a_areg0 # !slaveregister_inst_areduce_nor_4_a2 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ABA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a15_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areduce_nor_4_a2,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a23632);

slaveregister_inst_ai_a28407_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a28407 = slaveregister_inst_areg_rdata_a15_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 & !slaveregister_inst_ai_a102331 # !slaveregister_inst_ai_a102338)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "08CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_areg_rdata_a15_a_areg0,
	datac => slaveregister_inst_ai_a102331,
	datad => slaveregister_inst_ai_a102338,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a28407);

atwd1_adata_sig_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a15_a = slaveregister_inst_ai_a102356 & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a102366 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102356,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a102366,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a15_a);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 15,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a15_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a);

atwd0_adata_sig_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a15_a = slaveregister_inst_ai_a102356 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a102366

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102356,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a102366,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a15_a);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 15,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a15_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a);

slaveregister_inst_ai_a102476_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a102476 = (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a) # !atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a & !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a) & CASCADE(slaveregister_inst_ai_a102478)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a,
	cascin => slaveregister_inst_ai_a102478,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a102476);

slaveregister_inst_ai_a3238_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3238 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a15_a_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3238);

inst_com_ADC_RC_adata_sig_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a15_a = slaveregister_inst_ai_a102477 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102477,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a15_a);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 15,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a15_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a0,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a);

slaveregister_inst_ai_a3235_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3235 = slaveregister_inst_areg_rdata_a15_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a) # !slaveregister_inst_areg_rdata_a15_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a15_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3235);

slaveregister_inst_aMux_1336_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1336_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # slaveregister_inst_ai_a3235) # !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ai_a3238 & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3238,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_ai_a3235,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1336_rtl_1_rtl_1_a0);

slaveregister_inst_aregisters_a14_a_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a15_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a15_a);

slaveregister_inst_aregisters_a12_a_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a15_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a15_a);

slaveregister_inst_aMux_632_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_632_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a14_a_a15_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a12_a_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a14_a_a15_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a12_a_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_632_rtl_3_a0);

slaveregister_inst_aregisters_a15_a_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a15_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a15_a);

slaveregister_inst_aregisters_a13_a_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a15_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a15_a);

slaveregister_inst_aMux_632_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_632_rtl_3_a1 = slaveregister_inst_aMux_632_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a15_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_632_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a13_a_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_632_rtl_3_a0,
	datab => slaveregister_inst_aregisters_a15_a_a15_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a13_a_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_632_rtl_3_a1);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a $ (inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT & inst_hit_counter_ff_ai_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a,
	datad => inst_hit_counter_ff_ai_a19,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a);

inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0);

slaveregister_inst_ai_a22180_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22180 = slaveregister_inst_aDecoder_103_a24 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a8_a_a15_a) # !slaveregister_inst_aDecoder_103_a24 & slaveregister_inst_aregisters_a8_a_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a8_a_a15_a,
	datab => slaveregister_inst_aDecoder_103_a24,
	datac => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22180);

slaveregister_inst_aregisters_a8_a_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a15_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22180 # !ahb_slave_inst_areg_enable_areg0 & inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0,
	datad => slaveregister_inst_ai_a22180,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a15_a);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a $ (inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT & inst_hit_counter_ff_ai_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a,
	datad => inst_hit_counter_ff_ai_a1,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a);

inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0);

slaveregister_inst_ai_a22173_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22173 = slaveregister_inst_aDecoder_103_a25 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a9_a_a15_a) # !slaveregister_inst_aDecoder_103_a25 & slaveregister_inst_aregisters_a9_a_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aDecoder_103_a25,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	datac => slaveregister_inst_aregisters_a9_a_a15_a,
	datad => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22173);

slaveregister_inst_aregisters_a9_a_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a15_a = DFFE(inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0 & (slaveregister_inst_ai_a22173 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22173, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a22173,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a15_a);

slaveregister_inst_aMux_632_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_632_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a9_a_a15_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a8_a_a15_a & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a8_a_a15_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a9_a_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_632_rtl_2_a0);

slaveregister_inst_aregisters_a10_a_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a15_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a15_a);

slaveregister_inst_aregisters_a11_a_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a15_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a15_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a11_a_a15_a,
	datad => slaveregister_inst_ai_a102327,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a15_a);

slaveregister_inst_aMux_632_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_632_rtl_2_a1 = slaveregister_inst_aMux_632_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a15_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_632_rtl_2_a0 & slaveregister_inst_aregisters_a10_a_a15_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_632_rtl_2_a0,
	datab => slaveregister_inst_aregisters_a10_a_a15_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a11_a_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_632_rtl_2_a1);

slaveregister_inst_aregisters_a0_a_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a15_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a15_a);

slaveregister_inst_aregisters_a1_a_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a15_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a15_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	datac => slaveregister_inst_aregisters_a1_a_a15_a,
	datad => slaveregister_inst_ai_a102325,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a15_a);

slaveregister_inst_aMux_632_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_632_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a1_a_a15_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a0_a_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a0_a_a15_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a1_a_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_632_rtl_0_a0);

slaveregister_inst_aregisters_a3_a_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a15_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a15_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	datac => slaveregister_inst_aregisters_a3_a_a15_a,
	datad => slaveregister_inst_ai_a102328,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a15_a);

slaveregister_inst_aregisters_a2_a_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a15_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a15_a);

slaveregister_inst_aMux_632_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_632_rtl_0_a1 = slaveregister_inst_aMux_632_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a15_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_632_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & !slaveregister_inst_aregisters_a2_a_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8ADA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_632_rtl_0_a0,
	datab => slaveregister_inst_aregisters_a3_a_a15_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a2_a_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_632_rtl_0_a1);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a $ (inst_hit_counter_ai_a1 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5FA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a);

inst_hit_counter_amultiSPEcnt_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a15_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a15_a_areg0);

slaveregister_inst_ai_a22187_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22187 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a21 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a # !slaveregister_inst_aDecoder_103_a21 & slaveregister_inst_aregisters_a5_a_a15_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a5_a_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datab => slaveregister_inst_aregisters_a5_a_a15_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	datad => slaveregister_inst_aDecoder_103_a21,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22187);

slaveregister_inst_aregisters_a5_a_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a15_a = DFFE(inst_hit_counter_amultiSPEcnt_a15_a_areg0 & (slaveregister_inst_ai_a22187 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_amultiSPEcnt_a15_a_areg0 & slaveregister_inst_ai_a22187 & ahb_slave_inst_areg_enable_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_a15_a_areg0,
	datac => slaveregister_inst_ai_a22187,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a15_a);

COINC_UP_BBAR_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_UP_BBAR,
	combout => COINC_UP_BBAR_acombout);

slaveregister_inst_ai_a22201_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22201 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a23 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a # !slaveregister_inst_aDecoder_103_a23 & slaveregister_inst_aregisters_a7_a_a15_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a7_a_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datab => slaveregister_inst_aregisters_a7_a_a15_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	datad => slaveregister_inst_aDecoder_103_a23,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22201);

slaveregister_inst_aregisters_a7_a_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a15_a = DFFE(COINC_UP_BBAR_acombout & (slaveregister_inst_ai_a22201 # !ahb_slave_inst_areg_enable_areg0) # !COINC_UP_BBAR_acombout & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22201, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => COINC_UP_BBAR_acombout,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a22201,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a15_a);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a = DFFE(!GLOBAL(inst_hit_counter_areduce_nor_3) & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a $ (inst_hit_counter_ai_a19 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5FA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a);

inst_hit_counter_aoneSPEcnt_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a15_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a15_a_areg0);

slaveregister_inst_ai_a22194_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22194 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a20 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a # !slaveregister_inst_aDecoder_103_a20 & slaveregister_inst_aregisters_a4_a_a15_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a4_a_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datab => slaveregister_inst_aDecoder_103_a20,
	datac => slaveregister_inst_aregisters_a4_a_a15_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22194);

slaveregister_inst_aregisters_a4_a_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a15_a = DFFE(inst_hit_counter_aoneSPEcnt_a15_a_areg0 & (slaveregister_inst_ai_a22194 # !ahb_slave_inst_areg_enable_areg0) # !inst_hit_counter_aoneSPEcnt_a15_a_areg0 & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22194, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aoneSPEcnt_a15_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a22194,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a15_a);

slaveregister_inst_aregisters_a6_a_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a15_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a15_a);

slaveregister_inst_aMux_632_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_632_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a6_a_a15_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a4_a_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a4_a_a15_a,
	datad => slaveregister_inst_aregisters_a6_a_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_632_rtl_1_a0);

slaveregister_inst_aMux_632_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_632_rtl_1_a1 = slaveregister_inst_aMux_632_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a15_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_632_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a5_a_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aregisters_a5_a_a15_a,
	datac => slaveregister_inst_aregisters_a7_a_a15_a,
	datad => slaveregister_inst_aMux_632_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_632_rtl_1_a1);

slaveregister_inst_aMux_632_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_632_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_632_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_632_rtl_0_a1 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_632_rtl_0_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_632_rtl_1_a1,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_632_rtl_4_a0);

slaveregister_inst_aMux_632_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_632_rtl_4_a1 = slaveregister_inst_aMux_632_rtl_4_a0 & (slaveregister_inst_aMux_632_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_632_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_632_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_632_rtl_3_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_632_rtl_2_a1,
	datad => slaveregister_inst_aMux_632_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_632_rtl_4_a1);

slaveregister_inst_ai_a3232_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3232 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_aMux_632_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a15_a_areg0,
	datad => slaveregister_inst_aMux_632_rtl_4_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3232);

inst_flash_ADC_adata_sig_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a15_a = ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a102477 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a102477,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a15_a);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 15,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a15_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a1,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a);

slaveregister_inst_ai_a3241_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3241 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a15_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3241);

slaveregister_inst_aMux_1336_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1336_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1336_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a3241 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1336_rtl_1_rtl_1_a0 & slaveregister_inst_ai_a3232 & ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1336_rtl_1_rtl_1_a0,
	datab => slaveregister_inst_ai_a3232,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a3241,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1336_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a28408_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a28408 = slaveregister_inst_ai_a102338 & (slaveregister_inst_ai_a102476 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1336_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_ai_a102476,
	datac => slaveregister_inst_ai_a102338,
	datad => slaveregister_inst_aMux_1336_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a28408);

slaveregister_inst_areg_rdata_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a15_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a28407 # slaveregister_inst_ai_a28408) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a23632, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEE4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areduce_nor_3,
	datab => slaveregister_inst_ai_a23632,
	datac => slaveregister_inst_ai_a28407,
	datad => slaveregister_inst_ai_a28408,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a15_a_areg0);

slaveregister_inst_ai_a28724_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a28724 = ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a102338

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D5D5",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102338,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a28724);

slaveregister_inst_ai_a28833_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a28833 = ahb_slave_inst_areg_write_areg0 # slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a28724 # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_areduce_nor_4_a2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEF4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areduce_nor_3,
	datab => slaveregister_inst_areduce_nor_4_a2,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ai_a28724,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a28833);

slaveregister_inst_aregisters_a6_a_a24_a_a1492_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a24_a_a1492 = ahb_slave_inst_areg_address_a12_a_areg0 & !ahb_slave_inst_areg_address_a14_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aregisters_a6_a_a24_a_a1492);

slaveregister_inst_ai_a102317_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a102317 = slaveregister_inst_ai_a102338 & slaveregister_inst_ai_a102331 & slaveregister_inst_areduce_nor_3 & slaveregister_inst_aregisters_a6_a_a24_a_a1492

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102338,
	datab => slaveregister_inst_ai_a102331,
	datac => slaveregister_inst_areduce_nor_3,
	datad => slaveregister_inst_aregisters_a6_a_a24_a_a1492,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a102317);

slaveregister_inst_ai_a102323_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a102323 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_aregisters_a6_a_a24_a_a1519 & !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_aDecoder_103_a25

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1519,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_aDecoder_103_a25,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a102323);

slaveregister_inst_aregisters_a9_a_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a16_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102323 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a # !slaveregister_inst_ai_a102323 & slaveregister_inst_aregisters_a9_a_a16_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A808",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => slaveregister_inst_aregisters_a9_a_a16_a,
	datac => slaveregister_inst_ai_a102323,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a16_a);

slaveregister_inst_ai_a102324_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a102324 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_aregisters_a6_a_a24_a_a1519 & !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_aDecoder_103_a24

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1519,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_aDecoder_103_a24,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a102324);

slaveregister_inst_aregisters_a8_a_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a16_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102324 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a # !slaveregister_inst_ai_a102324 & slaveregister_inst_aregisters_a8_a_a16_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C840",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102324,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a8_a_a16_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a16_a);

slaveregister_inst_aMux_631_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_631_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a9_a_a16_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a8_a_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a9_a_a16_a,
	datac => slaveregister_inst_aregisters_a8_a_a16_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_631_rtl_2_a0);

slaveregister_inst_aregisters_a10_a_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a16_a);

slaveregister_inst_aregisters_a11_a_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a16_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a16_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_ai_a102327,
	datad => slaveregister_inst_aregisters_a11_a_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a16_a);

slaveregister_inst_aMux_631_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_631_rtl_2_a1 = slaveregister_inst_aMux_631_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a16_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_631_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a10_a_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_631_rtl_2_a0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a10_a_a16_a,
	datad => slaveregister_inst_aregisters_a11_a_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_631_rtl_2_a1);

slaveregister_inst_aregisters_a2_a_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a16_a);

slaveregister_inst_aregisters_a3_a_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a16_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a16_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C480",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102328,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	datad => slaveregister_inst_aregisters_a3_a_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a16_a);

slaveregister_inst_ai_a22208_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22208 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a17 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a # !slaveregister_inst_aDecoder_103_a17 & slaveregister_inst_aregisters_a1_a_a16_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a1_a_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	datab => slaveregister_inst_aregisters_a1_a_a16_a,
	datac => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datad => slaveregister_inst_aDecoder_103_a17,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22208);

inst_flash_ADC_adone_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adone_areg0 = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_ai_a5 & inst_flash_ADC_aMEM_write_addr_a9_a # !inst_flash_ADC_ai_a5 & inst_flash_ADC_adone_areg0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a9_a,
	datab => inst_flash_ADC_ai_a3,
	datac => inst_flash_ADC_adone_areg0,
	datad => inst_flash_ADC_ai_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_adone_areg0);

slaveregister_inst_aregisters_a1_a_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a16_a = DFFE(ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22208 # !ahb_slave_inst_areg_enable_areg0 & inst_flash_ADC_adone_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_ai_a22208,
	datad => inst_flash_ADC_adone_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a16_a);

slaveregister_inst_aMux_631_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_631_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_aregisters_a1_a_a16_a # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a0_a_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a1_a_a16_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a0_a_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_631_rtl_0_a0);

slaveregister_inst_aMux_631_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_631_rtl_0_a1 = slaveregister_inst_aMux_631_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a16_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_631_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a2_a_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a2_a_a16_a,
	datac => slaveregister_inst_aregisters_a3_a_a16_a,
	datad => slaveregister_inst_aMux_631_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_631_rtl_0_a1);

slaveregister_inst_aMux_631_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_631_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # slaveregister_inst_aMux_631_rtl_2_a1) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_631_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_631_rtl_2_a1,
	datad => slaveregister_inst_aMux_631_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_631_rtl_4_a0);

slaveregister_inst_aregisters_a12_a_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a16_a);

slaveregister_inst_aregisters_a14_a_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a16_a);

slaveregister_inst_aMux_631_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_631_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a14_a_a16_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a12_a_a16_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a12_a_a16_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a14_a_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_631_rtl_3_a0);

slaveregister_inst_aregisters_a15_a_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a16_a);

slaveregister_inst_aregisters_a13_a_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a16_a);

slaveregister_inst_aMux_631_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_631_rtl_3_a1 = slaveregister_inst_aMux_631_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a16_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_631_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a13_a_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_631_rtl_3_a0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a15_a_a16_a,
	datad => slaveregister_inst_aregisters_a13_a_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_631_rtl_3_a1);

slaveregister_inst_aregisters_a7_a_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a16_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102326 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a # !slaveregister_inst_ai_a102326 & slaveregister_inst_aregisters_a7_a_a16_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CA00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a7_a_a16_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	datac => slaveregister_inst_ai_a102326,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a16_a);

slaveregister_inst_ai_a102321_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a102321 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_aregisters_a6_a_a24_a_a1519 & !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_aDecoder_103_a21

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1519,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_aDecoder_103_a21,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a102321);

slaveregister_inst_aregisters_a5_a_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a16_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102321 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a # !slaveregister_inst_ai_a102321 & slaveregister_inst_aregisters_a5_a_a16_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102321,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_aregisters_a5_a_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a16_a);

slaveregister_inst_aregisters_a6_a_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a16_a);

slaveregister_inst_ai_a102322_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a102322 = !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_aregisters_a6_a_a24_a_a1519 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_aDecoder_103_a20

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => slaveregister_inst_aregisters_a6_a_a24_a_a1519,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aDecoder_103_a20,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a102322);

slaveregister_inst_aregisters_a4_a_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a16_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102322 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a # !slaveregister_inst_ai_a102322 & slaveregister_inst_aregisters_a4_a_a16_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C480",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102322,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	datad => slaveregister_inst_aregisters_a4_a_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a16_a);

slaveregister_inst_aMux_631_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_631_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a6_a_a16_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a4_a_a16_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a16_a,
	datab => slaveregister_inst_aregisters_a4_a_a16_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_631_rtl_1_a0);

slaveregister_inst_aMux_631_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_631_rtl_1_a1 = slaveregister_inst_aMux_631_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a16_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_631_rtl_1_a0 & slaveregister_inst_aregisters_a5_a_a16_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a7_a_a16_a,
	datab => slaveregister_inst_aregisters_a5_a_a16_a,
	datac => slaveregister_inst_aMux_631_rtl_1_a0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_631_rtl_1_a1);

slaveregister_inst_aMux_631_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_631_rtl_4_a1 = slaveregister_inst_aMux_631_rtl_4_a0 & (slaveregister_inst_aMux_631_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_631_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_631_rtl_1_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_631_rtl_4_a0,
	datab => slaveregister_inst_aMux_631_rtl_3_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_631_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_631_rtl_4_a1);

slaveregister_inst_areg_rdata_a16_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a16_a_areg0 = DFFE(slaveregister_inst_ai_a28833 & (slaveregister_inst_areg_rdata_a16_a_areg0 # slaveregister_inst_ai_a102317 & slaveregister_inst_aMux_631_rtl_4_a1) # !slaveregister_inst_ai_a28833 & slaveregister_inst_ai_a102317 & slaveregister_inst_aMux_631_rtl_4_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a28833,
	datab => slaveregister_inst_areg_rdata_a16_a_areg0,
	datac => slaveregister_inst_ai_a102317,
	datad => slaveregister_inst_aMux_631_rtl_4_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a16_a_areg0);

slaveregister_inst_aregisters_a2_a_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a17_a);

slaveregister_inst_aregisters_a3_a_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a17_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a17_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E020",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a3_a_a17_a,
	datab => slaveregister_inst_ai_a102328,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a17_a);

slaveregister_inst_aregisters_a1_a_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a17_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a17_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102325,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_aregisters_a1_a_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a17_a);

slaveregister_inst_aMux_630_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_630_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a1_a_a17_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a0_a_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a0_a_a17_a,
	datad => slaveregister_inst_aregisters_a1_a_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_630_rtl_0_a0);

slaveregister_inst_aMux_630_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_630_rtl_0_a1 = slaveregister_inst_aMux_630_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a17_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_630_rtl_0_a0 & slaveregister_inst_aregisters_a2_a_a17_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a2_a_a17_a,
	datab => slaveregister_inst_aregisters_a3_a_a17_a,
	datac => slaveregister_inst_aMux_630_rtl_0_a0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_630_rtl_0_a1);

slaveregister_inst_aregisters_a4_a_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a17_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102322 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a # !slaveregister_inst_ai_a102322 & slaveregister_inst_aregisters_a4_a_a17_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => slaveregister_inst_aregisters_a4_a_a17_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	datad => slaveregister_inst_ai_a102322,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a17_a);

slaveregister_inst_aregisters_a6_a_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a17_a);

slaveregister_inst_aMux_630_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_630_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a6_a_a17_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a4_a_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a4_a_a17_a,
	datad => slaveregister_inst_aregisters_a6_a_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_630_rtl_1_a0);

slaveregister_inst_aregisters_a7_a_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a17_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102326 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a # !slaveregister_inst_ai_a102326 & slaveregister_inst_aregisters_a7_a_a17_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_ai_a102326,
	datad => slaveregister_inst_aregisters_a7_a_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a17_a);

slaveregister_inst_aregisters_a5_a_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a17_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102321 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a # !slaveregister_inst_ai_a102321 & slaveregister_inst_aregisters_a5_a_a17_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => slaveregister_inst_aregisters_a5_a_a17_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	datad => slaveregister_inst_ai_a102321,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a17_a);

slaveregister_inst_aMux_630_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_630_rtl_1_a1 = slaveregister_inst_aMux_630_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a17_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_630_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a5_a_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_630_rtl_1_a0,
	datac => slaveregister_inst_aregisters_a7_a_a17_a,
	datad => slaveregister_inst_aregisters_a5_a_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_630_rtl_1_a1);

slaveregister_inst_aMux_630_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_630_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_630_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_630_rtl_0_a1 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_630_rtl_0_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_630_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_630_rtl_4_a0);

slaveregister_inst_aregisters_a9_a_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a17_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102323 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a # !slaveregister_inst_ai_a102323 & slaveregister_inst_aregisters_a9_a_a17_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a9_a_a17_a,
	datad => slaveregister_inst_ai_a102323,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a17_a);

slaveregister_inst_aregisters_a8_a_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a17_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102324 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a # !slaveregister_inst_ai_a102324 & slaveregister_inst_aregisters_a8_a_a17_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => slaveregister_inst_aregisters_a8_a_a17_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	datad => slaveregister_inst_ai_a102324,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a17_a);

slaveregister_inst_aMux_630_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_630_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a9_a_a17_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a8_a_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a9_a_a17_a,
	datad => slaveregister_inst_aregisters_a8_a_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_630_rtl_2_a0);

slaveregister_inst_aregisters_a10_a_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a17_a);

slaveregister_inst_aregisters_a11_a_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a17_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a17_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AC00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	datab => slaveregister_inst_aregisters_a11_a_a17_a,
	datac => slaveregister_inst_ai_a102327,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a17_a);

slaveregister_inst_aMux_630_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_630_rtl_2_a1 = slaveregister_inst_aMux_630_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a17_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_630_rtl_2_a0 & slaveregister_inst_aregisters_a10_a_a17_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_630_rtl_2_a0,
	datab => slaveregister_inst_aregisters_a10_a_a17_a,
	datac => slaveregister_inst_aregisters_a11_a_a17_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_630_rtl_2_a1);

slaveregister_inst_aregisters_a15_a_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a17_a);

slaveregister_inst_aregisters_a13_a_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a17_a);

slaveregister_inst_aregisters_a14_a_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a17_a);

slaveregister_inst_aregisters_a12_a_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a17_a);

slaveregister_inst_aMux_630_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_630_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a14_a_a17_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a12_a_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a14_a_a17_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a12_a_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_630_rtl_3_a0);

slaveregister_inst_aMux_630_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_630_rtl_3_a1 = slaveregister_inst_aMux_630_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a17_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_630_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a13_a_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a15_a_a17_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a13_a_a17_a,
	datad => slaveregister_inst_aMux_630_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_630_rtl_3_a1);

slaveregister_inst_aMux_630_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_630_rtl_4_a1 = slaveregister_inst_aMux_630_rtl_4_a0 & (slaveregister_inst_aMux_630_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_630_rtl_4_a0 & slaveregister_inst_aMux_630_rtl_2_a1 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_630_rtl_4_a0,
	datab => slaveregister_inst_aMux_630_rtl_2_a1,
	datac => slaveregister_inst_aMux_630_rtl_3_a1,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_630_rtl_4_a1);

slaveregister_inst_areg_rdata_a17_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a17_a_areg0 = DFFE(slaveregister_inst_ai_a28833 & (slaveregister_inst_areg_rdata_a17_a_areg0 # slaveregister_inst_ai_a102317 & slaveregister_inst_aMux_630_rtl_4_a1) # !slaveregister_inst_ai_a28833 & slaveregister_inst_ai_a102317 & slaveregister_inst_aMux_630_rtl_4_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a28833,
	datab => slaveregister_inst_ai_a102317,
	datac => slaveregister_inst_areg_rdata_a17_a_areg0,
	datad => slaveregister_inst_aMux_630_rtl_4_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a17_a_areg0);

slaveregister_inst_aregisters_a15_a_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a18_a);

slaveregister_inst_aregisters_a13_a_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a18_a);

slaveregister_inst_aregisters_a14_a_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a18_a);

slaveregister_inst_aregisters_a12_a_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a18_a);

slaveregister_inst_aMux_629_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_629_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a14_a_a18_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a12_a_a18_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a14_a_a18_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a12_a_a18_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_629_rtl_3_a0);

slaveregister_inst_aMux_629_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_629_rtl_3_a1 = slaveregister_inst_aMux_629_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a18_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_629_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a13_a_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aregisters_a15_a_a18_a,
	datac => slaveregister_inst_aregisters_a13_a_a18_a,
	datad => slaveregister_inst_aMux_629_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_629_rtl_3_a1);

slaveregister_inst_aregisters_a1_a_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a18_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a18_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E040",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102325,
	datab => slaveregister_inst_aregisters_a1_a_a18_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a18_a);

slaveregister_inst_aregisters_a0_a_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a18_a);

slaveregister_inst_aMux_629_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_629_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a1_a_a18_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a0_a_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a1_a_a18_a,
	datad => slaveregister_inst_aregisters_a0_a_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_629_rtl_0_a0);

slaveregister_inst_aregisters_a3_a_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a18_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a18_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A820",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => slaveregister_inst_ai_a102328,
	datac => slaveregister_inst_aregisters_a3_a_a18_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a18_a);

slaveregister_inst_aregisters_a2_a_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a18_a);

slaveregister_inst_aMux_629_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_629_rtl_0_a1 = slaveregister_inst_aMux_629_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a18_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_629_rtl_0_a0 & slaveregister_inst_aregisters_a2_a_a18_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_629_rtl_0_a0,
	datab => slaveregister_inst_aregisters_a3_a_a18_a,
	datac => slaveregister_inst_aregisters_a2_a_a18_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_629_rtl_0_a1);

slaveregister_inst_aregisters_a8_a_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a18_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102324 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a # !slaveregister_inst_ai_a102324 & slaveregister_inst_aregisters_a8_a_a18_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a8_a_a18_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a102324,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a18_a);

slaveregister_inst_aregisters_a9_a_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a18_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102323 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a # !slaveregister_inst_ai_a102323 & slaveregister_inst_aregisters_a9_a_a18_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E040",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102323,
	datab => slaveregister_inst_aregisters_a9_a_a18_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a18_a);

slaveregister_inst_aMux_629_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_629_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_aregisters_a9_a_a18_a # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a8_a_a18_a & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a8_a_a18_a,
	datab => slaveregister_inst_aregisters_a9_a_a18_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_629_rtl_2_a0);

slaveregister_inst_aregisters_a10_a_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a18_a);

slaveregister_inst_aregisters_a11_a_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a18_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a18_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E040",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102327,
	datab => slaveregister_inst_aregisters_a11_a_a18_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a18_a);

slaveregister_inst_aMux_629_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_629_rtl_2_a1 = slaveregister_inst_aMux_629_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a18_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_629_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a10_a_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aMux_629_rtl_2_a0,
	datac => slaveregister_inst_aregisters_a10_a_a18_a,
	datad => slaveregister_inst_aregisters_a11_a_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_629_rtl_2_a1);

slaveregister_inst_aMux_629_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_629_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # slaveregister_inst_aMux_629_rtl_2_a1) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_629_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_629_rtl_0_a1,
	datad => slaveregister_inst_aMux_629_rtl_2_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_629_rtl_4_a0);

slaveregister_inst_aregisters_a5_a_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a18_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102321 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a # !slaveregister_inst_ai_a102321 & slaveregister_inst_aregisters_a5_a_a18_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A820",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => slaveregister_inst_ai_a102321,
	datac => slaveregister_inst_aregisters_a5_a_a18_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a18_a);

slaveregister_inst_aregisters_a7_a_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a18_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102326 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a # !slaveregister_inst_ai_a102326 & slaveregister_inst_aregisters_a7_a_a18_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	datac => slaveregister_inst_aregisters_a7_a_a18_a,
	datad => slaveregister_inst_ai_a102326,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a18_a);

slaveregister_inst_aregisters_a4_a_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a18_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102322 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a # !slaveregister_inst_ai_a102322 & slaveregister_inst_aregisters_a4_a_a18_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a4_a_a18_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	datad => slaveregister_inst_ai_a102322,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a18_a);

slaveregister_inst_aregisters_a6_a_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a18_a);

slaveregister_inst_aMux_629_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_629_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a6_a_a18_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a4_a_a18_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a4_a_a18_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a6_a_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_629_rtl_1_a0);

slaveregister_inst_aMux_629_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_629_rtl_1_a1 = slaveregister_inst_aMux_629_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a18_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_629_rtl_1_a0 & slaveregister_inst_aregisters_a5_a_a18_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a5_a_a18_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a7_a_a18_a,
	datad => slaveregister_inst_aMux_629_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_629_rtl_1_a1);

slaveregister_inst_aMux_629_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_629_rtl_4_a1 = slaveregister_inst_aMux_629_rtl_4_a0 & (slaveregister_inst_aMux_629_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_629_rtl_4_a0 & slaveregister_inst_aMux_629_rtl_1_a1 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_629_rtl_3_a1,
	datab => slaveregister_inst_aMux_629_rtl_4_a0,
	datac => slaveregister_inst_aMux_629_rtl_1_a1,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_629_rtl_4_a1);

slaveregister_inst_areg_rdata_a18_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a18_a_areg0 = DFFE(slaveregister_inst_areg_rdata_a18_a_areg0 & (slaveregister_inst_ai_a28833 # slaveregister_inst_ai_a102317 & slaveregister_inst_aMux_629_rtl_4_a1) # !slaveregister_inst_areg_rdata_a18_a_areg0 & slaveregister_inst_ai_a102317 & slaveregister_inst_aMux_629_rtl_4_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a18_a_areg0,
	datab => slaveregister_inst_ai_a102317,
	datac => slaveregister_inst_aMux_629_rtl_4_a1,
	datad => slaveregister_inst_ai_a28833,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a18_a_areg0);

slaveregister_inst_aregisters_a9_a_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a19_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102323 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a # !slaveregister_inst_ai_a102323 & slaveregister_inst_aregisters_a9_a_a19_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a9_a_a19_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	datad => slaveregister_inst_ai_a102323,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a19_a);

slaveregister_inst_aregisters_a8_a_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a19_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102324 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a # !slaveregister_inst_ai_a102324 & slaveregister_inst_aregisters_a8_a_a19_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C480",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102324,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	datad => slaveregister_inst_aregisters_a8_a_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a19_a);

slaveregister_inst_aMux_628_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_628_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_aregisters_a9_a_a19_a # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a8_a_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a9_a_a19_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a8_a_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_628_rtl_2_a0);

slaveregister_inst_aregisters_a11_a_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a19_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a19_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	datab => slaveregister_inst_aregisters_a11_a_a19_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a102327,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a19_a);

slaveregister_inst_aregisters_a10_a_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a19_a);

slaveregister_inst_aMux_628_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_628_rtl_2_a1 = slaveregister_inst_aMux_628_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a19_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_628_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a10_a_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aMux_628_rtl_2_a0,
	datac => slaveregister_inst_aregisters_a11_a_a19_a,
	datad => slaveregister_inst_aregisters_a10_a_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_628_rtl_2_a1);

slaveregister_inst_aregisters_a15_a_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a19_a);

slaveregister_inst_aregisters_a13_a_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a19_a);

slaveregister_inst_aregisters_a12_a_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a19_a);

slaveregister_inst_aregisters_a14_a_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a19_a);

slaveregister_inst_aMux_628_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_628_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a14_a_a19_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a12_a_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA44",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aregisters_a12_a_a19_a,
	datac => slaveregister_inst_aregisters_a14_a_a19_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_628_rtl_3_a0);

slaveregister_inst_aMux_628_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_628_rtl_3_a1 = slaveregister_inst_aMux_628_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a19_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_628_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a13_a_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aregisters_a15_a_a19_a,
	datac => slaveregister_inst_aregisters_a13_a_a19_a,
	datad => slaveregister_inst_aMux_628_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_628_rtl_3_a1);

slaveregister_inst_aregisters_a3_a_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a19_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a19_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C808",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a3_a_a19_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_ai_a102328,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a19_a);

slaveregister_inst_aregisters_a2_a_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a19_a);

slaveregister_inst_aregisters_a1_a_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a19_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a19_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C840",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102325,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a1_a_a19_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a19_a);

slaveregister_inst_aregisters_a0_a_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a19_a);

slaveregister_inst_aMux_628_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_628_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a1_a_a19_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a0_a_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a1_a_a19_a,
	datad => slaveregister_inst_aregisters_a0_a_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_628_rtl_0_a0);

slaveregister_inst_aMux_628_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_628_rtl_0_a1 = slaveregister_inst_aMux_628_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a19_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_628_rtl_0_a0 & slaveregister_inst_aregisters_a2_a_a19_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a3_a_a19_a,
	datab => slaveregister_inst_aregisters_a2_a_a19_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_628_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_628_rtl_0_a1);

slaveregister_inst_aregisters_a4_a_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a19_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102322 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a # !slaveregister_inst_ai_a102322 & slaveregister_inst_aregisters_a4_a_a19_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	datac => slaveregister_inst_ai_a102322,
	datad => slaveregister_inst_aregisters_a4_a_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a19_a);

slaveregister_inst_aregisters_a6_a_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a19_a);

slaveregister_inst_aMux_628_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_628_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a6_a_a19_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a4_a_a19_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a4_a_a19_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a6_a_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_628_rtl_1_a0);

slaveregister_inst_aregisters_a5_a_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a19_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102321 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a # !slaveregister_inst_ai_a102321 & slaveregister_inst_aregisters_a5_a_a19_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A808",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => slaveregister_inst_aregisters_a5_a_a19_a,
	datac => slaveregister_inst_ai_a102321,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a19_a);

slaveregister_inst_aregisters_a7_a_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a19_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102326 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a # !slaveregister_inst_ai_a102326 & slaveregister_inst_aregisters_a7_a_a19_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A808",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => slaveregister_inst_aregisters_a7_a_a19_a,
	datac => slaveregister_inst_ai_a102326,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a19_a);

slaveregister_inst_aMux_628_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_628_rtl_1_a1 = slaveregister_inst_aMux_628_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a19_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_628_rtl_1_a0 & slaveregister_inst_aregisters_a5_a_a19_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_628_rtl_1_a0,
	datab => slaveregister_inst_aregisters_a5_a_a19_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a7_a_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_628_rtl_1_a1);

slaveregister_inst_aMux_628_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_628_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_628_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_628_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_628_rtl_0_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_628_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_628_rtl_4_a0);

slaveregister_inst_aMux_628_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_628_rtl_4_a1 = slaveregister_inst_aMux_628_rtl_4_a0 & (slaveregister_inst_aMux_628_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_628_rtl_4_a0 & slaveregister_inst_aMux_628_rtl_2_a1 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_628_rtl_2_a1,
	datab => slaveregister_inst_aMux_628_rtl_3_a1,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_628_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_628_rtl_4_a1);

slaveregister_inst_areg_rdata_a19_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a19_a_areg0 = DFFE(slaveregister_inst_areg_rdata_a19_a_areg0 & (slaveregister_inst_ai_a28833 # slaveregister_inst_ai_a102317 & slaveregister_inst_aMux_628_rtl_4_a1) # !slaveregister_inst_areg_rdata_a19_a_areg0 & slaveregister_inst_ai_a102317 & slaveregister_inst_aMux_628_rtl_4_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a19_a_areg0,
	datab => slaveregister_inst_ai_a102317,
	datac => slaveregister_inst_aMux_628_rtl_4_a1,
	datad => slaveregister_inst_ai_a28833,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a19_a_areg0);

slaveregister_inst_aregisters_a14_a_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a20_a);

slaveregister_inst_aregisters_a12_a_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a20_a);

slaveregister_inst_aMux_627_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_627_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a14_a_a20_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a12_a_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a14_a_a20_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a12_a_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_627_rtl_3_a0);

slaveregister_inst_aregisters_a15_a_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a20_a);

slaveregister_inst_aregisters_a13_a_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a20_a);

slaveregister_inst_aMux_627_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_627_rtl_3_a1 = slaveregister_inst_aMux_627_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a20_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_627_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a13_a_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_627_rtl_3_a0,
	datab => slaveregister_inst_aregisters_a15_a_a20_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a13_a_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_627_rtl_3_a1);

slaveregister_inst_aregisters_a10_a_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a20_a);

slaveregister_inst_aregisters_a11_a_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a20_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a20_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CA00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a11_a_a20_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	datac => slaveregister_inst_ai_a102327,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a20_a);

slaveregister_inst_aregisters_a9_a_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a20_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102323 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a # !slaveregister_inst_ai_a102323 & slaveregister_inst_aregisters_a9_a_a20_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CA00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a9_a_a20_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	datac => slaveregister_inst_ai_a102323,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a20_a);

slaveregister_inst_aregisters_a8_a_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a20_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102324 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a # !slaveregister_inst_ai_a102324 & slaveregister_inst_aregisters_a8_a_a20_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a8_a_a20_a,
	datad => slaveregister_inst_ai_a102324,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a20_a);

slaveregister_inst_aMux_627_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_627_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a9_a_a20_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a8_a_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a9_a_a20_a,
	datad => slaveregister_inst_aregisters_a8_a_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_627_rtl_2_a0);

slaveregister_inst_aMux_627_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_627_rtl_2_a1 = slaveregister_inst_aMux_627_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a20_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_627_rtl_2_a0 & slaveregister_inst_aregisters_a10_a_a20_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a10_a_a20_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a11_a_a20_a,
	datad => slaveregister_inst_aMux_627_rtl_2_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_627_rtl_2_a1);

slaveregister_inst_aregisters_a2_a_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a20_a);

slaveregister_inst_aregisters_a0_a_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a20_a);

slaveregister_inst_aregisters_a1_a_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a20_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a20_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E040",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102325,
	datab => slaveregister_inst_aregisters_a1_a_a20_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a20_a);

slaveregister_inst_aMux_627_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_627_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a1_a_a20_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a0_a_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a0_a_a20_a,
	datad => slaveregister_inst_aregisters_a1_a_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_627_rtl_0_a0);

slaveregister_inst_aregisters_a3_a_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a20_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a20_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => slaveregister_inst_aregisters_a3_a_a20_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	datad => slaveregister_inst_ai_a102328,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a20_a);

slaveregister_inst_aMux_627_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_627_rtl_0_a1 = slaveregister_inst_aMux_627_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a20_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_627_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a2_a_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F858",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a2_a_a20_a,
	datac => slaveregister_inst_aMux_627_rtl_0_a0,
	datad => slaveregister_inst_aregisters_a3_a_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_627_rtl_0_a1);

slaveregister_inst_aMux_627_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_627_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_627_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_627_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_627_rtl_2_a1,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_627_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_627_rtl_4_a0);

slaveregister_inst_aregisters_a5_a_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a20_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102321 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a # !slaveregister_inst_ai_a102321 & slaveregister_inst_aregisters_a5_a_a20_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a5_a_a20_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a102321,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a20_a);

slaveregister_inst_aregisters_a7_a_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a20_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102326 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a # !slaveregister_inst_ai_a102326 & slaveregister_inst_aregisters_a7_a_a20_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a7_a_a20_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	datad => slaveregister_inst_ai_a102326,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a20_a);

slaveregister_inst_aregisters_a4_a_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a20_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102322 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a # !slaveregister_inst_ai_a102322 & slaveregister_inst_aregisters_a4_a_a20_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D800",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102322,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	datac => slaveregister_inst_aregisters_a4_a_a20_a,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a20_a);

slaveregister_inst_aregisters_a6_a_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a20_a);

slaveregister_inst_aMux_627_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_627_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a6_a_a20_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a4_a_a20_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a4_a_a20_a,
	datab => slaveregister_inst_aregisters_a6_a_a20_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_627_rtl_1_a0);

slaveregister_inst_aMux_627_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_627_rtl_1_a1 = slaveregister_inst_aMux_627_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a20_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_627_rtl_1_a0 & slaveregister_inst_aregisters_a5_a_a20_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a5_a_a20_a,
	datab => slaveregister_inst_aregisters_a7_a_a20_a,
	datac => slaveregister_inst_aMux_627_rtl_1_a0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_627_rtl_1_a1);

slaveregister_inst_aMux_627_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_627_rtl_4_a1 = slaveregister_inst_aMux_627_rtl_4_a0 & (slaveregister_inst_aMux_627_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_627_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_627_rtl_1_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_627_rtl_3_a1,
	datab => slaveregister_inst_aMux_627_rtl_4_a0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_627_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_627_rtl_4_a1);

slaveregister_inst_areg_rdata_a20_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a20_a_areg0 = DFFE(slaveregister_inst_areg_rdata_a20_a_areg0 & (slaveregister_inst_ai_a28833 # slaveregister_inst_ai_a102317 & slaveregister_inst_aMux_627_rtl_4_a1) # !slaveregister_inst_areg_rdata_a20_a_areg0 & slaveregister_inst_ai_a102317 & slaveregister_inst_aMux_627_rtl_4_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a20_a_areg0,
	datab => slaveregister_inst_ai_a102317,
	datac => slaveregister_inst_ai_a28833,
	datad => slaveregister_inst_aMux_627_rtl_4_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a20_a_areg0);

slaveregister_inst_aregisters_a9_a_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a21_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102323 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a # !slaveregister_inst_ai_a102323 & slaveregister_inst_aregisters_a9_a_a21_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	datac => slaveregister_inst_ai_a102323,
	datad => slaveregister_inst_aregisters_a9_a_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a21_a);

slaveregister_inst_aregisters_a8_a_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a21_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102324 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a # !slaveregister_inst_ai_a102324 & slaveregister_inst_aregisters_a8_a_a21_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	datab => slaveregister_inst_aregisters_a8_a_a21_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a102324,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a21_a);

slaveregister_inst_aMux_626_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_626_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_aregisters_a9_a_a21_a # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a8_a_a21_a & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aregisters_a9_a_a21_a,
	datac => slaveregister_inst_aregisters_a8_a_a21_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_626_rtl_2_a0);

slaveregister_inst_aregisters_a10_a_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a21_a);

slaveregister_inst_aregisters_a11_a_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a21_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a21_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	datac => slaveregister_inst_aregisters_a11_a_a21_a,
	datad => slaveregister_inst_ai_a102327,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a21_a);

slaveregister_inst_aMux_626_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_626_rtl_2_a1 = slaveregister_inst_aMux_626_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a21_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_626_rtl_2_a0 & slaveregister_inst_aregisters_a10_a_a21_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_626_rtl_2_a0,
	datab => slaveregister_inst_aregisters_a10_a_a21_a,
	datac => slaveregister_inst_aregisters_a11_a_a21_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_626_rtl_2_a1);

slaveregister_inst_aregisters_a13_a_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a21_a);

slaveregister_inst_aregisters_a15_a_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a21_a);

slaveregister_inst_aregisters_a12_a_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a21_a);

slaveregister_inst_aregisters_a14_a_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a21_a);

slaveregister_inst_aMux_626_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_626_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a14_a_a21_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a12_a_a21_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a12_a_a21_a,
	datab => slaveregister_inst_aregisters_a14_a_a21_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_626_rtl_3_a0);

slaveregister_inst_aMux_626_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_626_rtl_3_a1 = slaveregister_inst_aMux_626_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a21_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_626_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a13_a_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aregisters_a13_a_a21_a,
	datac => slaveregister_inst_aregisters_a15_a_a21_a,
	datad => slaveregister_inst_aMux_626_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_626_rtl_3_a1);

slaveregister_inst_aregisters_a0_a_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a21_a);

slaveregister_inst_aregisters_a1_a_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a21_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a21_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	datab => slaveregister_inst_ai_a102325,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_aregisters_a1_a_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a21_a);

slaveregister_inst_aMux_626_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_626_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a1_a_a21_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a0_a_a21_a & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a0_a_a21_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a1_a_a21_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_626_rtl_0_a0);

slaveregister_inst_aregisters_a2_a_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a21_a);

slaveregister_inst_aregisters_a3_a_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a21_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a21_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => slaveregister_inst_aregisters_a3_a_a21_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	datad => slaveregister_inst_ai_a102328,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a21_a);

slaveregister_inst_aMux_626_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_626_rtl_0_a1 = slaveregister_inst_aMux_626_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a21_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_626_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a2_a_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_626_rtl_0_a0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a2_a_a21_a,
	datad => slaveregister_inst_aregisters_a3_a_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_626_rtl_0_a1);

slaveregister_inst_aregisters_a7_a_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a21_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102326 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a # !slaveregister_inst_ai_a102326 & slaveregister_inst_aregisters_a7_a_a21_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a7_a_a21_a,
	datad => slaveregister_inst_ai_a102326,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a21_a);

slaveregister_inst_aregisters_a5_a_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a21_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102321 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a # !slaveregister_inst_ai_a102321 & slaveregister_inst_aregisters_a5_a_a21_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a5_a_a21_a,
	datad => slaveregister_inst_ai_a102321,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a21_a);

slaveregister_inst_aregisters_a4_a_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a21_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102322 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a # !slaveregister_inst_ai_a102322 & slaveregister_inst_aregisters_a4_a_a21_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102322,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_aregisters_a4_a_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a21_a);

slaveregister_inst_aregisters_a6_a_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a21_a);

slaveregister_inst_aMux_626_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_626_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a6_a_a21_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a4_a_a21_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a4_a_a21_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a6_a_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_626_rtl_1_a0);

slaveregister_inst_aMux_626_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_626_rtl_1_a1 = slaveregister_inst_aMux_626_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a21_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_626_rtl_1_a0 & slaveregister_inst_aregisters_a5_a_a21_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a7_a_a21_a,
	datab => slaveregister_inst_aregisters_a5_a_a21_a,
	datac => slaveregister_inst_aMux_626_rtl_1_a0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_626_rtl_1_a1);

slaveregister_inst_aMux_626_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_626_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_626_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_626_rtl_0_a1 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_626_rtl_0_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_626_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_626_rtl_4_a0);

slaveregister_inst_aMux_626_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_626_rtl_4_a1 = slaveregister_inst_aMux_626_rtl_4_a0 & (slaveregister_inst_aMux_626_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_626_rtl_4_a0 & slaveregister_inst_aMux_626_rtl_2_a1 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_626_rtl_2_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_626_rtl_3_a1,
	datad => slaveregister_inst_aMux_626_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_626_rtl_4_a1);

slaveregister_inst_areg_rdata_a21_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a21_a_areg0 = DFFE(slaveregister_inst_areg_rdata_a21_a_areg0 & (slaveregister_inst_ai_a28833 # slaveregister_inst_ai_a102317 & slaveregister_inst_aMux_626_rtl_4_a1) # !slaveregister_inst_areg_rdata_a21_a_areg0 & slaveregister_inst_ai_a102317 & slaveregister_inst_aMux_626_rtl_4_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a21_a_areg0,
	datab => slaveregister_inst_ai_a28833,
	datac => slaveregister_inst_ai_a102317,
	datad => slaveregister_inst_aMux_626_rtl_4_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a21_a_areg0);

slaveregister_inst_aregisters_a11_a_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a22_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a22_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E020",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a11_a_a22_a,
	datab => slaveregister_inst_ai_a102327,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a22_a);

slaveregister_inst_aregisters_a9_a_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a22_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102323 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a # !slaveregister_inst_ai_a102323 & slaveregister_inst_aregisters_a9_a_a22_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E040",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102323,
	datab => slaveregister_inst_aregisters_a9_a_a22_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a22_a);

slaveregister_inst_aregisters_a8_a_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a22_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102324 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a # !slaveregister_inst_ai_a102324 & slaveregister_inst_aregisters_a8_a_a22_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102324,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_aregisters_a8_a_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a22_a);

slaveregister_inst_aMux_625_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_625_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a9_a_a22_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a8_a_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a9_a_a22_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a8_a_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_625_rtl_2_a0);

slaveregister_inst_aregisters_a10_a_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a22_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a22_a);

slaveregister_inst_aMux_625_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_625_rtl_2_a1 = slaveregister_inst_aMux_625_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a22_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_625_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a10_a_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a11_a_a22_a,
	datab => slaveregister_inst_aMux_625_rtl_2_a0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a10_a_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_625_rtl_2_a1);

slaveregister_inst_aregisters_a1_a_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a22_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a22_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C808",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a1_a_a22_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_ai_a102325,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a22_a);

slaveregister_inst_aregisters_a0_a_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a22_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a22_a);

slaveregister_inst_aMux_625_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_625_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a1_a_a22_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a0_a_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a1_a_a22_a,
	datad => slaveregister_inst_aregisters_a0_a_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_625_rtl_0_a0);

slaveregister_inst_aregisters_a3_a_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a22_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a22_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	datac => slaveregister_inst_ai_a102328,
	datad => slaveregister_inst_aregisters_a3_a_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a22_a);

slaveregister_inst_aregisters_a2_a_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a22_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a22_a);

slaveregister_inst_aMux_625_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_625_rtl_0_a1 = slaveregister_inst_aMux_625_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a22_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_625_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a2_a_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_625_rtl_0_a0,
	datab => slaveregister_inst_aregisters_a3_a_a22_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a2_a_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_625_rtl_0_a1);

slaveregister_inst_aMux_625_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_625_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_625_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_625_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_625_rtl_2_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_625_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_625_rtl_4_a0);

slaveregister_inst_aregisters_a13_a_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a22_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a22_a);

slaveregister_inst_aregisters_a15_a_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a22_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a22_a);

slaveregister_inst_aregisters_a12_a_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a22_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a22_a);

slaveregister_inst_aregisters_a14_a_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a22_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a22_a);

slaveregister_inst_aMux_625_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_625_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a14_a_a22_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a12_a_a22_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a12_a_a22_a,
	datab => slaveregister_inst_aregisters_a14_a_a22_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_625_rtl_3_a0);

slaveregister_inst_aMux_625_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_625_rtl_3_a1 = slaveregister_inst_aMux_625_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a22_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_625_rtl_3_a0 & slaveregister_inst_aregisters_a13_a_a22_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a13_a_a22_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a15_a_a22_a,
	datad => slaveregister_inst_aMux_625_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_625_rtl_3_a1);

slaveregister_inst_aregisters_a7_a_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a22_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102326 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a # !slaveregister_inst_ai_a102326 & slaveregister_inst_aregisters_a7_a_a22_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a7_a_a22_a,
	datad => slaveregister_inst_ai_a102326,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a22_a);

slaveregister_inst_aregisters_a4_a_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a22_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102322 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a # !slaveregister_inst_ai_a102322 & slaveregister_inst_aregisters_a4_a_a22_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a4_a_a22_a,
	datad => slaveregister_inst_ai_a102322,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a22_a);

slaveregister_inst_aregisters_a6_a_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a22_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a22_a);

slaveregister_inst_aMux_625_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_625_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a6_a_a22_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a4_a_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aregisters_a4_a_a22_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a6_a_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_625_rtl_1_a0);

slaveregister_inst_aregisters_a5_a_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a22_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102321 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a # !slaveregister_inst_ai_a102321 & slaveregister_inst_aregisters_a5_a_a22_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C480",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102321,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	datad => slaveregister_inst_aregisters_a5_a_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a22_a);

slaveregister_inst_aMux_625_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_625_rtl_1_a1 = slaveregister_inst_aMux_625_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a22_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_625_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a5_a_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aregisters_a7_a_a22_a,
	datac => slaveregister_inst_aMux_625_rtl_1_a0,
	datad => slaveregister_inst_aregisters_a5_a_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_625_rtl_1_a1);

slaveregister_inst_aMux_625_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_625_rtl_4_a1 = slaveregister_inst_aMux_625_rtl_4_a0 & (slaveregister_inst_aMux_625_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_625_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_625_rtl_1_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_aMux_625_rtl_4_a0,
	datac => slaveregister_inst_aMux_625_rtl_3_a1,
	datad => slaveregister_inst_aMux_625_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_625_rtl_4_a1);

slaveregister_inst_areg_rdata_a22_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a22_a_areg0 = DFFE(slaveregister_inst_ai_a102317 & (slaveregister_inst_aMux_625_rtl_4_a1 # slaveregister_inst_ai_a28833 & slaveregister_inst_areg_rdata_a22_a_areg0) # !slaveregister_inst_ai_a102317 & slaveregister_inst_ai_a28833 & slaveregister_inst_areg_rdata_a22_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102317,
	datab => slaveregister_inst_ai_a28833,
	datac => slaveregister_inst_areg_rdata_a22_a_areg0,
	datad => slaveregister_inst_aMux_625_rtl_4_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a22_a_areg0);

slaveregister_inst_aregisters_a3_a_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a23_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a23_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a3_a_a23_a,
	datad => slaveregister_inst_ai_a102328,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a23_a);

slaveregister_inst_aregisters_a2_a_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a23_a);

slaveregister_inst_aregisters_a1_a_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a23_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a23_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a1_a_a23_a,
	datad => slaveregister_inst_ai_a102325,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a23_a);

slaveregister_inst_aregisters_a0_a_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a23_a);

slaveregister_inst_aMux_624_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_624_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_aregisters_a1_a_a23_a # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a0_a_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a1_a_a23_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a0_a_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_624_rtl_0_a0);

slaveregister_inst_aMux_624_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_624_rtl_0_a1 = slaveregister_inst_aMux_624_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a23_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_624_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a2_a_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a3_a_a23_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a2_a_a23_a,
	datad => slaveregister_inst_aMux_624_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_624_rtl_0_a1);

slaveregister_inst_aregisters_a7_a_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a23_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102326 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a # !slaveregister_inst_ai_a102326 & slaveregister_inst_aregisters_a7_a_a23_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a7_a_a23_a,
	datad => slaveregister_inst_ai_a102326,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a23_a);

slaveregister_inst_aregisters_a4_a_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a23_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102322 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a # !slaveregister_inst_ai_a102322 & slaveregister_inst_aregisters_a4_a_a23_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C480",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102322,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	datad => slaveregister_inst_aregisters_a4_a_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a23_a);

slaveregister_inst_aregisters_a6_a_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a23_a);

slaveregister_inst_aMux_624_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_624_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a6_a_a23_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a4_a_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a4_a_a23_a,
	datad => slaveregister_inst_aregisters_a6_a_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_624_rtl_1_a0);

slaveregister_inst_aregisters_a5_a_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a23_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102321 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a # !slaveregister_inst_ai_a102321 & slaveregister_inst_aregisters_a5_a_a23_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a5_a_a23_a,
	datad => slaveregister_inst_ai_a102321,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a23_a);

slaveregister_inst_aMux_624_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_624_rtl_1_a1 = slaveregister_inst_aMux_624_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a23_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_624_rtl_1_a0 & slaveregister_inst_aregisters_a5_a_a23_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a7_a_a23_a,
	datab => slaveregister_inst_aMux_624_rtl_1_a0,
	datac => slaveregister_inst_aregisters_a5_a_a23_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_624_rtl_1_a1);

slaveregister_inst_aMux_624_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_624_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_624_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_624_rtl_0_a1 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_624_rtl_0_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_624_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_624_rtl_4_a0);

slaveregister_inst_aregisters_a11_a_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a23_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a23_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a11_a_a23_a,
	datad => slaveregister_inst_ai_a102327,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a23_a);

slaveregister_inst_aregisters_a10_a_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a23_a);

slaveregister_inst_aregisters_a9_a_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a23_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102323 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a # !slaveregister_inst_ai_a102323 & slaveregister_inst_aregisters_a9_a_a23_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a9_a_a23_a,
	datad => slaveregister_inst_ai_a102323,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a23_a);

slaveregister_inst_aregisters_a8_a_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a23_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102324 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a # !slaveregister_inst_ai_a102324 & slaveregister_inst_aregisters_a8_a_a23_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AC00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	datab => slaveregister_inst_aregisters_a8_a_a23_a,
	datac => slaveregister_inst_ai_a102324,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a23_a);

slaveregister_inst_aMux_624_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_624_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_aregisters_a9_a_a23_a # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a8_a_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a9_a_a23_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a8_a_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_624_rtl_2_a0);

slaveregister_inst_aMux_624_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_624_rtl_2_a1 = slaveregister_inst_aMux_624_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a23_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_624_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a10_a_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a11_a_a23_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a10_a_a23_a,
	datad => slaveregister_inst_aMux_624_rtl_2_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_624_rtl_2_a1);

slaveregister_inst_aregisters_a15_a_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a23_a);

slaveregister_inst_aregisters_a13_a_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a23_a);

slaveregister_inst_aregisters_a12_a_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a23_a);

slaveregister_inst_aregisters_a14_a_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a23_a);

slaveregister_inst_aMux_624_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_624_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a14_a_a23_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a12_a_a23_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a12_a_a23_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a14_a_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_624_rtl_3_a0);

slaveregister_inst_aMux_624_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_624_rtl_3_a1 = slaveregister_inst_aMux_624_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a23_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_624_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a13_a_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a15_a_a23_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a13_a_a23_a,
	datad => slaveregister_inst_aMux_624_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_624_rtl_3_a1);

slaveregister_inst_aMux_624_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_624_rtl_4_a1 = slaveregister_inst_aMux_624_rtl_4_a0 & (slaveregister_inst_aMux_624_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_624_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_624_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_624_rtl_4_a0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_624_rtl_2_a1,
	datad => slaveregister_inst_aMux_624_rtl_3_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_624_rtl_4_a1);

slaveregister_inst_areg_rdata_a23_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a23_a_areg0 = DFFE(slaveregister_inst_areg_rdata_a23_a_areg0 & (slaveregister_inst_ai_a28833 # slaveregister_inst_ai_a102317 & slaveregister_inst_aMux_624_rtl_4_a1) # !slaveregister_inst_areg_rdata_a23_a_areg0 & slaveregister_inst_ai_a102317 & slaveregister_inst_aMux_624_rtl_4_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a23_a_areg0,
	datab => slaveregister_inst_ai_a102317,
	datac => slaveregister_inst_ai_a28833,
	datad => slaveregister_inst_aMux_624_rtl_4_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a23_a_areg0);

slaveregister_inst_aregisters_a9_a_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a24_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102323 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a # !slaveregister_inst_ai_a102323 & slaveregister_inst_aregisters_a9_a_a24_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a9_a_a24_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	datad => slaveregister_inst_ai_a102323,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a24_a);

slaveregister_inst_aregisters_a8_a_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a24_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102324 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a # !slaveregister_inst_ai_a102324 & slaveregister_inst_aregisters_a8_a_a24_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C840",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102324,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a8_a_a24_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a24_a);

slaveregister_inst_aMux_623_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_623_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_aregisters_a9_a_a24_a # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a8_a_a24_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a9_a_a24_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a8_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_623_rtl_2_a0);

slaveregister_inst_aregisters_a10_a_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a24_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a24_a);

slaveregister_inst_aregisters_a11_a_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a24_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a24_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a11_a_a24_a,
	datad => slaveregister_inst_ai_a102327,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a24_a);

slaveregister_inst_aMux_623_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_623_rtl_2_a1 = slaveregister_inst_aMux_623_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a24_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_623_rtl_2_a0 & slaveregister_inst_aregisters_a10_a_a24_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_623_rtl_2_a0,
	datab => slaveregister_inst_aregisters_a10_a_a24_a,
	datac => slaveregister_inst_aregisters_a11_a_a24_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_623_rtl_2_a1);

slaveregister_inst_aregisters_a3_a_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a24_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a24_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B800",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	datab => slaveregister_inst_ai_a102328,
	datac => slaveregister_inst_aregisters_a3_a_a24_a,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a24_a);

slaveregister_inst_aregisters_a0_a_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a24_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a24_a);

slaveregister_inst_aregisters_a1_a_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a24_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a24_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	datab => slaveregister_inst_aregisters_a1_a_a24_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a102325,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a24_a);

slaveregister_inst_aMux_623_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_623_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a1_a_a24_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a0_a_a24_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a0_a_a24_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a1_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_623_rtl_0_a0);

slaveregister_inst_aregisters_a2_a_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a24_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a24_a);

slaveregister_inst_aMux_623_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_623_rtl_0_a1 = slaveregister_inst_aMux_623_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a24_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_623_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a2_a_a24_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a3_a_a24_a,
	datac => slaveregister_inst_aMux_623_rtl_0_a0,
	datad => slaveregister_inst_aregisters_a2_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_623_rtl_0_a1);

slaveregister_inst_aMux_623_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_623_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_623_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_623_rtl_0_a1 & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_623_rtl_2_a1,
	datab => slaveregister_inst_aMux_623_rtl_0_a1,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_623_rtl_4_a0);

slaveregister_inst_aregisters_a6_a_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a24_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a24_a);

slaveregister_inst_aregisters_a4_a_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a24_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102322 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a # !slaveregister_inst_ai_a102322 & slaveregister_inst_aregisters_a4_a_a24_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_ai_a102322,
	datad => slaveregister_inst_aregisters_a4_a_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a24_a);

slaveregister_inst_aMux_623_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_623_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a6_a_a24_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a4_a_a24_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a24_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a4_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_623_rtl_1_a0);

FL_ATTN_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FL_ATTN,
	combout => FL_ATTN_acombout);

slaveregister_inst_ai_a22215_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22215 = slaveregister_inst_aregisters_a6_a_a24_a_a1518 & (slaveregister_inst_aDecoder_103_a23 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a # !slaveregister_inst_aDecoder_103_a23 & slaveregister_inst_aregisters_a7_a_a24_a) # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a7_a_a24_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	datac => slaveregister_inst_aregisters_a7_a_a24_a,
	datad => slaveregister_inst_aDecoder_103_a23,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22215);

slaveregister_inst_aregisters_a7_a_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a24_a = DFFE(FL_ATTN_acombout & (slaveregister_inst_ai_a22215 # !ahb_slave_inst_areg_enable_areg0) # !FL_ATTN_acombout & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22215, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => FL_ATTN_acombout,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a22215,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a24_a);

slaveregister_inst_aregisters_a5_a_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a24_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102321 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a # !slaveregister_inst_ai_a102321 & slaveregister_inst_aregisters_a5_a_a24_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A280",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => slaveregister_inst_ai_a102321,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	datad => slaveregister_inst_aregisters_a5_a_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a24_a);

slaveregister_inst_aMux_623_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_623_rtl_1_a1 = slaveregister_inst_aMux_623_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a24_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_623_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a5_a_a24_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_623_rtl_1_a0,
	datab => slaveregister_inst_aregisters_a7_a_a24_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a5_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_623_rtl_1_a1);

slaveregister_inst_aregisters_a14_a_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a24_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a24_a);

slaveregister_inst_aregisters_a12_a_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a24_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a24_a);

slaveregister_inst_aMux_623_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_623_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a14_a_a24_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a12_a_a24_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a14_a_a24_a,
	datac => slaveregister_inst_aregisters_a12_a_a24_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_623_rtl_3_a0);

slaveregister_inst_aregisters_a15_a_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a24_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a24_a);

slaveregister_inst_aregisters_a13_a_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a24_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a24_a);

slaveregister_inst_aMux_623_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_623_rtl_3_a1 = slaveregister_inst_aMux_623_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a24_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_623_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a13_a_a24_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_623_rtl_3_a0,
	datab => slaveregister_inst_aregisters_a15_a_a24_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a13_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_623_rtl_3_a1);

slaveregister_inst_aMux_623_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_623_rtl_4_a1 = slaveregister_inst_aMux_623_rtl_4_a0 & (slaveregister_inst_aMux_623_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_623_rtl_4_a0 & slaveregister_inst_aMux_623_rtl_1_a1 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_623_rtl_4_a0,
	datab => slaveregister_inst_aMux_623_rtl_1_a1,
	datac => slaveregister_inst_aMux_623_rtl_3_a1,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_623_rtl_4_a1);

slaveregister_inst_areg_rdata_a24_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a24_a_areg0 = DFFE(slaveregister_inst_ai_a102317 & (slaveregister_inst_aMux_623_rtl_4_a1 # slaveregister_inst_areg_rdata_a24_a_areg0 & slaveregister_inst_ai_a28833) # !slaveregister_inst_ai_a102317 & slaveregister_inst_areg_rdata_a24_a_areg0 & slaveregister_inst_ai_a28833, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102317,
	datab => slaveregister_inst_areg_rdata_a24_a_areg0,
	datac => slaveregister_inst_aMux_623_rtl_4_a1,
	datad => slaveregister_inst_ai_a28833,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a24_a_areg0);

slaveregister_inst_aregisters_a11_a_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a25_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a25_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E400",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102327,
	datab => slaveregister_inst_aregisters_a11_a_a25_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a25_a);

slaveregister_inst_aregisters_a9_a_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a25_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102323 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a # !slaveregister_inst_ai_a102323 & slaveregister_inst_aregisters_a9_a_a25_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a9_a_a25_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	datad => slaveregister_inst_ai_a102323,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a25_a);

slaveregister_inst_aregisters_a8_a_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a25_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102324 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a # !slaveregister_inst_ai_a102324 & slaveregister_inst_aregisters_a8_a_a25_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a8_a_a25_a,
	datad => slaveregister_inst_ai_a102324,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a25_a);

slaveregister_inst_aMux_622_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_622_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_aregisters_a9_a_a25_a # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a8_a_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a9_a_a25_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a8_a_a25_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_622_rtl_2_a0);

slaveregister_inst_aregisters_a10_a_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a25_a);

slaveregister_inst_aMux_622_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_622_rtl_2_a1 = slaveregister_inst_aMux_622_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a25_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_622_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a10_a_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BCB0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a11_a_a25_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aMux_622_rtl_2_a0,
	datad => slaveregister_inst_aregisters_a10_a_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_622_rtl_2_a1);

slaveregister_inst_aregisters_a15_a_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a25_a);

slaveregister_inst_aregisters_a14_a_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a25_a);

slaveregister_inst_aregisters_a12_a_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a25_a);

slaveregister_inst_aMux_622_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_622_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a14_a_a25_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a12_a_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a14_a_a25_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a12_a_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_622_rtl_3_a0);

slaveregister_inst_aregisters_a13_a_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a25_a);

slaveregister_inst_aMux_622_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_622_rtl_3_a1 = slaveregister_inst_aMux_622_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a25_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_622_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a13_a_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aregisters_a15_a_a25_a,
	datac => slaveregister_inst_aMux_622_rtl_3_a0,
	datad => slaveregister_inst_aregisters_a13_a_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_622_rtl_3_a1);

slaveregister_inst_aregisters_a1_a_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a25_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a25_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a1_a_a25_a,
	datad => slaveregister_inst_ai_a102325,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a25_a);

slaveregister_inst_aregisters_a0_a_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a25_a);

slaveregister_inst_aMux_622_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_622_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a1_a_a25_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a0_a_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aregisters_a1_a_a25_a,
	datad => slaveregister_inst_aregisters_a0_a_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_622_rtl_0_a0);

slaveregister_inst_aregisters_a2_a_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a25_a);

slaveregister_inst_aregisters_a3_a_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a25_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a25_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E400",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102328,
	datab => slaveregister_inst_aregisters_a3_a_a25_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a25_a);

slaveregister_inst_aMux_622_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_622_rtl_0_a1 = slaveregister_inst_aMux_622_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a25_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_622_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a2_a_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_622_rtl_0_a0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a2_a_a25_a,
	datad => slaveregister_inst_aregisters_a3_a_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_622_rtl_0_a1);

slaveregister_inst_aregisters_a7_a_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a25_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102326 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a # !slaveregister_inst_ai_a102326 & slaveregister_inst_aregisters_a7_a_a25_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	datac => slaveregister_inst_aregisters_a7_a_a25_a,
	datad => slaveregister_inst_ai_a102326,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a25_a);

slaveregister_inst_aregisters_a5_a_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a25_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102321 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a # !slaveregister_inst_ai_a102321 & slaveregister_inst_aregisters_a5_a_a25_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E040",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102321,
	datab => slaveregister_inst_aregisters_a5_a_a25_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a25_a);

slaveregister_inst_aregisters_a4_a_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a25_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102322 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a # !slaveregister_inst_ai_a102322 & slaveregister_inst_aregisters_a4_a_a25_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A808",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => slaveregister_inst_aregisters_a4_a_a25_a,
	datac => slaveregister_inst_ai_a102322,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a25_a);

slaveregister_inst_aregisters_a6_a_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a25_a);

slaveregister_inst_aMux_622_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_622_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a6_a_a25_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a4_a_a25_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a4_a_a25_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a6_a_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_622_rtl_1_a0);

slaveregister_inst_aMux_622_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_622_rtl_1_a1 = slaveregister_inst_aMux_622_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a25_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_622_rtl_1_a0 & slaveregister_inst_aregisters_a5_a_a25_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a7_a_a25_a,
	datab => slaveregister_inst_aregisters_a5_a_a25_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_622_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_622_rtl_1_a1);

slaveregister_inst_aMux_622_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_622_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_622_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_622_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_622_rtl_0_a1,
	datad => slaveregister_inst_aMux_622_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_622_rtl_4_a0);

slaveregister_inst_aMux_622_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_622_rtl_4_a1 = slaveregister_inst_aMux_622_rtl_4_a0 & (slaveregister_inst_aMux_622_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_622_rtl_4_a0 & slaveregister_inst_aMux_622_rtl_2_a1 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_622_rtl_2_a1,
	datab => slaveregister_inst_aMux_622_rtl_3_a1,
	datac => slaveregister_inst_aMux_622_rtl_4_a0,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_622_rtl_4_a1);

slaveregister_inst_areg_rdata_a25_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a25_a_areg0 = DFFE(slaveregister_inst_aMux_622_rtl_4_a1 & (slaveregister_inst_ai_a102317 # slaveregister_inst_ai_a28833 & slaveregister_inst_areg_rdata_a25_a_areg0) # !slaveregister_inst_aMux_622_rtl_4_a1 & slaveregister_inst_ai_a28833 & slaveregister_inst_areg_rdata_a25_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_622_rtl_4_a1,
	datab => slaveregister_inst_ai_a28833,
	datac => slaveregister_inst_areg_rdata_a25_a_areg0,
	datad => slaveregister_inst_ai_a102317,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a25_a_areg0);

slaveregister_inst_aregisters_a12_a_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a26_a);

slaveregister_inst_aregisters_a14_a_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a26_a);

slaveregister_inst_aMux_621_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_621_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a14_a_a26_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a12_a_a26_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a12_a_a26_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a14_a_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_621_rtl_3_a0);

slaveregister_inst_aregisters_a15_a_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a26_a);

slaveregister_inst_aregisters_a13_a_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a26_a);

slaveregister_inst_aMux_621_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_621_rtl_3_a1 = slaveregister_inst_aMux_621_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a26_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_621_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a13_a_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_621_rtl_3_a0,
	datab => slaveregister_inst_aregisters_a15_a_a26_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a13_a_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_621_rtl_3_a1);

slaveregister_inst_aregisters_a6_a_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a26_a);

slaveregister_inst_aregisters_a4_a_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a26_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102322 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a # !slaveregister_inst_ai_a102322 & slaveregister_inst_aregisters_a4_a_a26_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C808",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a4_a_a26_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_ai_a102322,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a26_a);

slaveregister_inst_aMux_621_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_621_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a6_a_a26_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a4_a_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aregisters_a6_a_a26_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a4_a_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_621_rtl_1_a0);

slaveregister_inst_aregisters_a7_a_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a26_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102326 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a # !slaveregister_inst_ai_a102326 & slaveregister_inst_aregisters_a7_a_a26_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AC00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	datab => slaveregister_inst_aregisters_a7_a_a26_a,
	datac => slaveregister_inst_ai_a102326,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a26_a);

slaveregister_inst_aregisters_a5_a_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a26_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102321 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a # !slaveregister_inst_ai_a102321 & slaveregister_inst_aregisters_a5_a_a26_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E400",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102321,
	datab => slaveregister_inst_aregisters_a5_a_a26_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a26_a);

slaveregister_inst_aMux_621_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_621_rtl_1_a1 = slaveregister_inst_aMux_621_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a26_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_621_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a5_a_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_621_rtl_1_a0,
	datab => slaveregister_inst_aregisters_a7_a_a26_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a5_a_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_621_rtl_1_a1);

slaveregister_inst_aregisters_a2_a_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a26_a);

slaveregister_inst_aregisters_a0_a_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a26_a);

slaveregister_inst_aregisters_a1_a_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a26_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a26_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => slaveregister_inst_aregisters_a1_a_a26_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	datad => slaveregister_inst_ai_a102325,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a26_a);

slaveregister_inst_aMux_621_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_621_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a1_a_a26_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a0_a_a26_a & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aregisters_a0_a_a26_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a1_a_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_621_rtl_0_a0);

slaveregister_inst_aregisters_a3_a_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a26_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a26_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a3_a_a26_a,
	datad => slaveregister_inst_ai_a102328,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a26_a);

slaveregister_inst_aMux_621_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_621_rtl_0_a1 = slaveregister_inst_aMux_621_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a26_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_621_rtl_0_a0 & slaveregister_inst_aregisters_a2_a_a26_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a2_a_a26_a,
	datab => slaveregister_inst_aMux_621_rtl_0_a0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a3_a_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_621_rtl_0_a1);

slaveregister_inst_aregisters_a9_a_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a26_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102323 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a # !slaveregister_inst_ai_a102323 & slaveregister_inst_aregisters_a9_a_a26_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a9_a_a26_a,
	datad => slaveregister_inst_ai_a102323,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a26_a);

slaveregister_inst_aregisters_a8_a_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a26_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102324 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a # !slaveregister_inst_ai_a102324 & slaveregister_inst_aregisters_a8_a_a26_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	datab => slaveregister_inst_aregisters_a8_a_a26_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a102324,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a26_a);

slaveregister_inst_aMux_621_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_621_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a9_a_a26_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a8_a_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a9_a_a26_a,
	datad => slaveregister_inst_aregisters_a8_a_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_621_rtl_2_a0);

slaveregister_inst_aregisters_a11_a_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a26_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a26_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a11_a_a26_a,
	datad => slaveregister_inst_ai_a102327,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a26_a);

slaveregister_inst_aregisters_a10_a_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a26_a);

slaveregister_inst_aMux_621_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_621_rtl_2_a1 = slaveregister_inst_aMux_621_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a26_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_621_rtl_2_a0 & slaveregister_inst_aregisters_a10_a_a26_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_621_rtl_2_a0,
	datab => slaveregister_inst_aregisters_a11_a_a26_a,
	datac => slaveregister_inst_aregisters_a10_a_a26_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_621_rtl_2_a1);

slaveregister_inst_aMux_621_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_621_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # slaveregister_inst_aMux_621_rtl_2_a1) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_621_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_621_rtl_0_a1,
	datad => slaveregister_inst_aMux_621_rtl_2_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_621_rtl_4_a0);

slaveregister_inst_aMux_621_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_621_rtl_4_a1 = slaveregister_inst_aMux_621_rtl_4_a0 & (slaveregister_inst_aMux_621_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_621_rtl_4_a0 & slaveregister_inst_aMux_621_rtl_1_a1 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_621_rtl_3_a1,
	datab => slaveregister_inst_aMux_621_rtl_1_a1,
	datac => slaveregister_inst_aMux_621_rtl_4_a0,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_621_rtl_4_a1);

slaveregister_inst_areg_rdata_a26_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a26_a_areg0 = DFFE(slaveregister_inst_ai_a28833 & (slaveregister_inst_areg_rdata_a26_a_areg0 # slaveregister_inst_ai_a102317 & slaveregister_inst_aMux_621_rtl_4_a1) # !slaveregister_inst_ai_a28833 & slaveregister_inst_ai_a102317 & slaveregister_inst_aMux_621_rtl_4_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a28833,
	datab => slaveregister_inst_areg_rdata_a26_a_areg0,
	datac => slaveregister_inst_ai_a102317,
	datad => slaveregister_inst_aMux_621_rtl_4_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a26_a_areg0);

slaveregister_inst_aregisters_a13_a_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a27_a);

slaveregister_inst_aregisters_a12_a_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a27_a);

slaveregister_inst_aregisters_a14_a_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a27_a);

slaveregister_inst_aMux_620_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_620_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a14_a_a27_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a12_a_a27_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a12_a_a27_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a14_a_a27_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_620_rtl_3_a0);

slaveregister_inst_aregisters_a15_a_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a27_a);

slaveregister_inst_aMux_620_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_620_rtl_3_a1 = slaveregister_inst_aMux_620_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a27_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_620_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a13_a_a27_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F858",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aregisters_a13_a_a27_a,
	datac => slaveregister_inst_aMux_620_rtl_3_a0,
	datad => slaveregister_inst_aregisters_a15_a_a27_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_620_rtl_3_a1);

slaveregister_inst_aregisters_a8_a_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a27_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102324 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a # !slaveregister_inst_ai_a102324 & slaveregister_inst_aregisters_a8_a_a27_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a8_a_a27_a,
	datad => slaveregister_inst_ai_a102324,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a27_a);

slaveregister_inst_aregisters_a9_a_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a27_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102323 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a # !slaveregister_inst_ai_a102323 & slaveregister_inst_aregisters_a9_a_a27_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a9_a_a27_a,
	datad => slaveregister_inst_ai_a102323,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a27_a);

slaveregister_inst_aMux_620_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_620_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a9_a_a27_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a8_a_a27_a & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a8_a_a27_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a9_a_a27_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_620_rtl_2_a0);

slaveregister_inst_aregisters_a11_a_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a27_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a27_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C840",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102327,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a11_a_a27_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a27_a);

slaveregister_inst_aregisters_a10_a_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a27_a);

slaveregister_inst_aMux_620_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_620_rtl_2_a1 = slaveregister_inst_aMux_620_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a27_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_620_rtl_2_a0 & slaveregister_inst_aregisters_a10_a_a27_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_620_rtl_2_a0,
	datab => slaveregister_inst_aregisters_a11_a_a27_a,
	datac => slaveregister_inst_aregisters_a10_a_a27_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_620_rtl_2_a1);

slaveregister_inst_aregisters_a7_a_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a27_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102326 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a # !slaveregister_inst_ai_a102326 & slaveregister_inst_aregisters_a7_a_a27_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C840",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102326,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a7_a_a27_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a27_a);

slaveregister_inst_aregisters_a5_a_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a27_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102321 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a # !slaveregister_inst_ai_a102321 & slaveregister_inst_aregisters_a5_a_a27_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a5_a_a27_a,
	datad => slaveregister_inst_ai_a102321,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a27_a);

slaveregister_inst_aregisters_a6_a_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a27_a);

slaveregister_inst_aregisters_a4_a_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a27_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102322 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a # !slaveregister_inst_ai_a102322 & slaveregister_inst_aregisters_a4_a_a27_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E400",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102322,
	datab => slaveregister_inst_aregisters_a4_a_a27_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a27_a);

slaveregister_inst_aMux_620_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_620_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a6_a_a27_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a4_a_a27_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a27_a,
	datab => slaveregister_inst_aregisters_a4_a_a27_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_620_rtl_1_a0);

slaveregister_inst_aMux_620_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_620_rtl_1_a1 = slaveregister_inst_aMux_620_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a27_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_620_rtl_1_a0 & slaveregister_inst_aregisters_a5_a_a27_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a7_a_a27_a,
	datab => slaveregister_inst_aregisters_a5_a_a27_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_620_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_620_rtl_1_a1);

slaveregister_inst_aregisters_a0_a_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a27_a);

slaveregister_inst_aregisters_a1_a_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a27_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a27_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a1_a_a27_a,
	datad => slaveregister_inst_ai_a102325,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a27_a);

slaveregister_inst_aMux_620_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_620_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a1_a_a27_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a0_a_a27_a & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a0_a_a27_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a1_a_a27_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_620_rtl_0_a0);

slaveregister_inst_aregisters_a3_a_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a27_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a27_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C840",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102328,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a3_a_a27_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a27_a);

slaveregister_inst_aregisters_a2_a_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a27_a);

slaveregister_inst_aMux_620_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_620_rtl_0_a1 = slaveregister_inst_aMux_620_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a27_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_620_rtl_0_a0 & slaveregister_inst_aregisters_a2_a_a27_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_620_rtl_0_a0,
	datab => slaveregister_inst_aregisters_a3_a_a27_a,
	datac => slaveregister_inst_aregisters_a2_a_a27_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_620_rtl_0_a1);

slaveregister_inst_aMux_620_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_620_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (slaveregister_inst_aMux_620_rtl_1_a1 # ahb_slave_inst_areg_address_a5_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_620_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_620_rtl_1_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_620_rtl_0_a1,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_620_rtl_4_a0);

slaveregister_inst_aMux_620_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_620_rtl_4_a1 = slaveregister_inst_aMux_620_rtl_4_a0 & (slaveregister_inst_aMux_620_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_620_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_620_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_620_rtl_3_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_620_rtl_2_a1,
	datad => slaveregister_inst_aMux_620_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_620_rtl_4_a1);

slaveregister_inst_areg_rdata_a27_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a27_a_areg0 = DFFE(slaveregister_inst_ai_a28833 & (slaveregister_inst_areg_rdata_a27_a_areg0 # slaveregister_inst_ai_a102317 & slaveregister_inst_aMux_620_rtl_4_a1) # !slaveregister_inst_ai_a28833 & slaveregister_inst_ai_a102317 & slaveregister_inst_aMux_620_rtl_4_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a28833,
	datab => slaveregister_inst_areg_rdata_a27_a_areg0,
	datac => slaveregister_inst_ai_a102317,
	datad => slaveregister_inst_aMux_620_rtl_4_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a27_a_areg0);

slaveregister_inst_aregisters_a15_a_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a28_a);

slaveregister_inst_aregisters_a12_a_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a28_a);

slaveregister_inst_aregisters_a14_a_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a28_a);

slaveregister_inst_aMux_619_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_619_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a14_a_a28_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a12_a_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a12_a_a28_a,
	datad => slaveregister_inst_aregisters_a14_a_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_619_rtl_3_a0);

slaveregister_inst_aregisters_a13_a_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a28_a);

slaveregister_inst_aMux_619_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_619_rtl_3_a1 = slaveregister_inst_aMux_619_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a28_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_619_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a13_a_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BCB0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a15_a_a28_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aMux_619_rtl_3_a0,
	datad => slaveregister_inst_aregisters_a13_a_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_619_rtl_3_a1);

slaveregister_inst_aregisters_a5_a_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a28_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102321 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a # !slaveregister_inst_ai_a102321 & slaveregister_inst_aregisters_a5_a_a28_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a5_a_a28_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a102321,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a28_a);

slaveregister_inst_aregisters_a6_a_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a28_a);

slaveregister_inst_aregisters_a4_a_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a28_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102322 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a # !slaveregister_inst_ai_a102322 & slaveregister_inst_aregisters_a4_a_a28_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B800",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	datab => slaveregister_inst_ai_a102322,
	datac => slaveregister_inst_aregisters_a4_a_a28_a,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a28_a);

slaveregister_inst_aMux_619_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_619_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a6_a_a28_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a4_a_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a6_a_a28_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a4_a_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_619_rtl_1_a0);

FL_TDO_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FL_TDO,
	combout => FL_TDO_acombout);

slaveregister_inst_ai_a22222_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22222 = slaveregister_inst_aDecoder_103_a23 & (slaveregister_inst_aregisters_a6_a_a24_a_a1518 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a # !slaveregister_inst_aregisters_a6_a_a24_a_a1518 & slaveregister_inst_aregisters_a7_a_a28_a) # !slaveregister_inst_aDecoder_103_a23 & slaveregister_inst_aregisters_a7_a_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	datab => slaveregister_inst_aDecoder_103_a23,
	datac => slaveregister_inst_aregisters_a7_a_a28_a,
	datad => slaveregister_inst_aregisters_a6_a_a24_a_a1518,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22222);

slaveregister_inst_aregisters_a7_a_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a28_a = DFFE(FL_TDO_acombout & (slaveregister_inst_ai_a22222 # !ahb_slave_inst_areg_enable_areg0) # !FL_TDO_acombout & ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a22222, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => FL_TDO_acombout,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_ai_a22222,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a28_a);

slaveregister_inst_aMux_619_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_619_rtl_1_a1 = slaveregister_inst_aMux_619_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a28_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_619_rtl_1_a0 & slaveregister_inst_aregisters_a5_a_a28_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F838",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a5_a_a28_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aMux_619_rtl_1_a0,
	datad => slaveregister_inst_aregisters_a7_a_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_619_rtl_1_a1);

slaveregister_inst_aregisters_a10_a_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a28_a);

slaveregister_inst_aregisters_a11_a_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a28_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a28_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a11_a_a28_a,
	datad => slaveregister_inst_ai_a102327,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a28_a);

slaveregister_inst_aregisters_a8_a_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a28_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102324 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a # !slaveregister_inst_ai_a102324 & slaveregister_inst_aregisters_a8_a_a28_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a8_a_a28_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	datad => slaveregister_inst_ai_a102324,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a28_a);

slaveregister_inst_aregisters_a9_a_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a28_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102323 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a # !slaveregister_inst_ai_a102323 & slaveregister_inst_aregisters_a9_a_a28_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a9_a_a28_a,
	datad => slaveregister_inst_ai_a102323,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a28_a);

slaveregister_inst_aMux_619_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_619_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a9_a_a28_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a8_a_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a8_a_a28_a,
	datad => slaveregister_inst_aregisters_a9_a_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_619_rtl_2_a0);

slaveregister_inst_aMux_619_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_619_rtl_2_a1 = slaveregister_inst_aMux_619_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a28_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_619_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a10_a_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a10_a_a28_a,
	datac => slaveregister_inst_aregisters_a11_a_a28_a,
	datad => slaveregister_inst_aMux_619_rtl_2_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_619_rtl_2_a1);

slaveregister_inst_aregisters_a2_a_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a28_a);

slaveregister_inst_aregisters_a3_a_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a28_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a28_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	datab => slaveregister_inst_ai_a102328,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_aregisters_a3_a_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a28_a);

slaveregister_inst_aregisters_a0_a_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a28_a);

slaveregister_inst_aregisters_a1_a_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a28_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a28_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A820",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => slaveregister_inst_ai_a102325,
	datac => slaveregister_inst_aregisters_a1_a_a28_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a28_a);

slaveregister_inst_aMux_619_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_619_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a1_a_a28_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a0_a_a28_a & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aregisters_a0_a_a28_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a1_a_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_619_rtl_0_a0);

slaveregister_inst_aMux_619_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_619_rtl_0_a1 = slaveregister_inst_aMux_619_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a28_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_619_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a2_a_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a2_a_a28_a,
	datac => slaveregister_inst_aregisters_a3_a_a28_a,
	datad => slaveregister_inst_aMux_619_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_619_rtl_0_a1);

slaveregister_inst_aMux_619_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_619_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # slaveregister_inst_aMux_619_rtl_2_a1) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_619_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_619_rtl_2_a1,
	datad => slaveregister_inst_aMux_619_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_619_rtl_4_a0);

slaveregister_inst_aMux_619_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_619_rtl_4_a1 = slaveregister_inst_aMux_619_rtl_4_a0 & (slaveregister_inst_aMux_619_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_619_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_619_rtl_1_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_aMux_619_rtl_3_a1,
	datac => slaveregister_inst_aMux_619_rtl_1_a1,
	datad => slaveregister_inst_aMux_619_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_619_rtl_4_a1);

slaveregister_inst_areg_rdata_a28_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a28_a_areg0 = DFFE(slaveregister_inst_ai_a28833 & (slaveregister_inst_areg_rdata_a28_a_areg0 # slaveregister_inst_ai_a102317 & slaveregister_inst_aMux_619_rtl_4_a1) # !slaveregister_inst_ai_a28833 & slaveregister_inst_ai_a102317 & slaveregister_inst_aMux_619_rtl_4_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a28833,
	datab => slaveregister_inst_ai_a102317,
	datac => slaveregister_inst_areg_rdata_a28_a_areg0,
	datad => slaveregister_inst_aMux_619_rtl_4_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a28_a_areg0);

slaveregister_inst_aregisters_a2_a_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a29_a);

slaveregister_inst_aregisters_a3_a_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a29_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a29_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E020",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a3_a_a29_a,
	datab => slaveregister_inst_ai_a102328,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a29_a);

slaveregister_inst_aregisters_a0_a_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a29_a);

slaveregister_inst_aregisters_a1_a_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a29_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a29_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a1_a_a29_a,
	datad => slaveregister_inst_ai_a102325,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a29_a);

slaveregister_inst_aMux_618_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_618_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a1_a_a29_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a0_a_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a0_a_a29_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a1_a_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_618_rtl_0_a0);

slaveregister_inst_aMux_618_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_618_rtl_0_a1 = slaveregister_inst_aMux_618_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a29_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_618_rtl_0_a0 & slaveregister_inst_aregisters_a2_a_a29_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a2_a_a29_a,
	datab => slaveregister_inst_aregisters_a3_a_a29_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_618_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_618_rtl_0_a1);

slaveregister_inst_aregisters_a5_a_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a29_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102321 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a # !slaveregister_inst_ai_a102321 & slaveregister_inst_aregisters_a5_a_a29_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a5_a_a29_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	datad => slaveregister_inst_ai_a102321,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a29_a);

slaveregister_inst_aregisters_a6_a_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a29_a);

slaveregister_inst_aregisters_a4_a_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a29_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102322 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a # !slaveregister_inst_ai_a102322 & slaveregister_inst_aregisters_a4_a_a29_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	datac => slaveregister_inst_aregisters_a4_a_a29_a,
	datad => slaveregister_inst_ai_a102322,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a29_a);

slaveregister_inst_aMux_618_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_618_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a6_a_a29_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a4_a_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a29_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a4_a_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_618_rtl_1_a0);

slaveregister_inst_aregisters_a7_a_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a29_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102326 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a # !slaveregister_inst_ai_a102326 & slaveregister_inst_aregisters_a7_a_a29_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_ai_a102326,
	datad => slaveregister_inst_aregisters_a7_a_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a29_a);

slaveregister_inst_aMux_618_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_618_rtl_1_a1 = slaveregister_inst_aMux_618_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a29_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_618_rtl_1_a0 & slaveregister_inst_aregisters_a5_a_a29_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a5_a_a29_a,
	datab => slaveregister_inst_aMux_618_rtl_1_a0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a7_a_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_618_rtl_1_a1);

slaveregister_inst_aMux_618_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_618_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_618_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_618_rtl_0_a1 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_618_rtl_0_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_618_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_618_rtl_4_a0);

slaveregister_inst_aregisters_a14_a_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a29_a);

slaveregister_inst_aregisters_a12_a_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a29_a);

slaveregister_inst_aMux_618_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_618_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a14_a_a29_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a12_a_a29_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a14_a_a29_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a12_a_a29_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_618_rtl_3_a0);

slaveregister_inst_aregisters_a15_a_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a29_a);

slaveregister_inst_aregisters_a13_a_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a29_a);

slaveregister_inst_aMux_618_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_618_rtl_3_a1 = slaveregister_inst_aMux_618_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a29_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_618_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a13_a_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_618_rtl_3_a0,
	datab => slaveregister_inst_aregisters_a15_a_a29_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a13_a_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_618_rtl_3_a1);

slaveregister_inst_aregisters_a8_a_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a29_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102324 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a # !slaveregister_inst_ai_a102324 & slaveregister_inst_aregisters_a8_a_a29_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A820",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => slaveregister_inst_ai_a102324,
	datac => slaveregister_inst_aregisters_a8_a_a29_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a29_a);

slaveregister_inst_aregisters_a9_a_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a29_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102323 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a # !slaveregister_inst_ai_a102323 & slaveregister_inst_aregisters_a9_a_a29_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B800",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	datab => slaveregister_inst_ai_a102323,
	datac => slaveregister_inst_aregisters_a9_a_a29_a,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a29_a);

slaveregister_inst_aMux_618_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_618_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a9_a_a29_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a8_a_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA44",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a8_a_a29_a,
	datac => slaveregister_inst_aregisters_a9_a_a29_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_618_rtl_2_a0);

slaveregister_inst_aregisters_a10_a_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a29_a);

slaveregister_inst_aregisters_a11_a_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a29_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a29_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B800",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	datab => slaveregister_inst_ai_a102327,
	datac => slaveregister_inst_aregisters_a11_a_a29_a,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a29_a);

slaveregister_inst_aMux_618_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_618_rtl_2_a1 = slaveregister_inst_aMux_618_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a29_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_618_rtl_2_a0 & slaveregister_inst_aregisters_a10_a_a29_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_618_rtl_2_a0,
	datab => slaveregister_inst_aregisters_a10_a_a29_a,
	datac => slaveregister_inst_aregisters_a11_a_a29_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_618_rtl_2_a1);

slaveregister_inst_aMux_618_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_618_rtl_4_a1 = slaveregister_inst_aMux_618_rtl_4_a0 & (slaveregister_inst_aMux_618_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_618_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_618_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_618_rtl_4_a0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_618_rtl_3_a1,
	datad => slaveregister_inst_aMux_618_rtl_2_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_618_rtl_4_a1);

slaveregister_inst_areg_rdata_a29_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a29_a_areg0 = DFFE(slaveregister_inst_areg_rdata_a29_a_areg0 & (slaveregister_inst_ai_a28833 # slaveregister_inst_ai_a102317 & slaveregister_inst_aMux_618_rtl_4_a1) # !slaveregister_inst_areg_rdata_a29_a_areg0 & slaveregister_inst_ai_a102317 & slaveregister_inst_aMux_618_rtl_4_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a29_a_areg0,
	datab => slaveregister_inst_ai_a102317,
	datac => slaveregister_inst_aMux_618_rtl_4_a1,
	datad => slaveregister_inst_ai_a28833,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a29_a_areg0);

slaveregister_inst_aregisters_a11_a_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a30_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a30_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B800",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	datab => slaveregister_inst_ai_a102327,
	datac => slaveregister_inst_aregisters_a11_a_a30_a,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a30_a);

slaveregister_inst_aregisters_a10_a_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a30_a);

slaveregister_inst_aregisters_a9_a_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a30_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102323 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a # !slaveregister_inst_ai_a102323 & slaveregister_inst_aregisters_a9_a_a30_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a9_a_a30_a,
	datad => slaveregister_inst_ai_a102323,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a30_a);

slaveregister_inst_aregisters_a8_a_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a30_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102324 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a # !slaveregister_inst_ai_a102324 & slaveregister_inst_aregisters_a8_a_a30_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a8_a_a30_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	datad => slaveregister_inst_ai_a102324,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a30_a);

slaveregister_inst_aMux_617_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_617_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_aregisters_a9_a_a30_a # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a8_a_a30_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a9_a_a30_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aregisters_a8_a_a30_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_617_rtl_2_a0);

slaveregister_inst_aMux_617_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_617_rtl_2_a1 = slaveregister_inst_aMux_617_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a30_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_617_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a10_a_a30_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a11_a_a30_a,
	datac => slaveregister_inst_aregisters_a10_a_a30_a,
	datad => slaveregister_inst_aMux_617_rtl_2_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_617_rtl_2_a1);

slaveregister_inst_aregisters_a0_a_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a30_a);

slaveregister_inst_aregisters_a1_a_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a30_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a30_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	datab => slaveregister_inst_ai_a102325,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => slaveregister_inst_aregisters_a1_a_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a30_a);

slaveregister_inst_aMux_617_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_617_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aregisters_a1_a_a30_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a0_a_a30_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a0_a_a30_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a1_a_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_617_rtl_0_a0);

slaveregister_inst_aregisters_a3_a_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a30_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a30_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a3_a_a30_a,
	datad => slaveregister_inst_ai_a102328,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a30_a);

slaveregister_inst_aregisters_a2_a_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a30_a);

slaveregister_inst_aMux_617_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_617_rtl_0_a1 = slaveregister_inst_aMux_617_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a30_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_617_rtl_0_a0 & slaveregister_inst_aregisters_a2_a_a30_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_617_rtl_0_a0,
	datab => slaveregister_inst_aregisters_a3_a_a30_a,
	datac => slaveregister_inst_aregisters_a2_a_a30_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_617_rtl_0_a1);

slaveregister_inst_aMux_617_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_617_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_617_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_617_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_617_rtl_2_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_617_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_617_rtl_4_a0);

slaveregister_inst_aregisters_a12_a_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a30_a);

slaveregister_inst_aregisters_a14_a_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a30_a);

slaveregister_inst_aMux_617_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_617_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aregisters_a14_a_a30_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a12_a_a30_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a12_a_a30_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a14_a_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_617_rtl_3_a0);

slaveregister_inst_aregisters_a15_a_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a30_a);

slaveregister_inst_aregisters_a13_a_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a30_a);

slaveregister_inst_aMux_617_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_617_rtl_3_a1 = slaveregister_inst_aMux_617_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a30_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_617_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a13_a_a30_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_617_rtl_3_a0,
	datab => slaveregister_inst_aregisters_a15_a_a30_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a13_a_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_617_rtl_3_a1);

slaveregister_inst_aregisters_a6_a_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a30_a);

slaveregister_inst_aregisters_a4_a_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a30_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102322 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a # !slaveregister_inst_ai_a102322 & slaveregister_inst_aregisters_a4_a_a30_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A280",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => slaveregister_inst_ai_a102322,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	datad => slaveregister_inst_aregisters_a4_a_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a30_a);

slaveregister_inst_aMux_617_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_617_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a6_a_a30_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a4_a_a30_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a30_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a4_a_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_617_rtl_1_a0);

slaveregister_inst_aregisters_a5_a_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a30_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102321 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a # !slaveregister_inst_ai_a102321 & slaveregister_inst_aregisters_a5_a_a30_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => slaveregister_inst_aregisters_a5_a_a30_a,
	datad => slaveregister_inst_ai_a102321,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a30_a);

slaveregister_inst_aregisters_a7_a_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a30_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102326 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a # !slaveregister_inst_ai_a102326 & slaveregister_inst_aregisters_a7_a_a30_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	datac => slaveregister_inst_aregisters_a7_a_a30_a,
	datad => slaveregister_inst_ai_a102326,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a30_a);

slaveregister_inst_aMux_617_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_617_rtl_1_a1 = slaveregister_inst_aMux_617_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a30_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_617_rtl_1_a0 & slaveregister_inst_aregisters_a5_a_a30_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_617_rtl_1_a0,
	datab => slaveregister_inst_aregisters_a5_a_a30_a,
	datac => slaveregister_inst_aregisters_a7_a_a30_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_617_rtl_1_a1);

slaveregister_inst_aMux_617_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_617_rtl_4_a1 = slaveregister_inst_aMux_617_rtl_4_a0 & (slaveregister_inst_aMux_617_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_617_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_617_rtl_1_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_aMux_617_rtl_4_a0,
	datac => slaveregister_inst_aMux_617_rtl_3_a1,
	datad => slaveregister_inst_aMux_617_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_617_rtl_4_a1);

slaveregister_inst_areg_rdata_a30_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a30_a_areg0 = DFFE(slaveregister_inst_ai_a102317 & (slaveregister_inst_aMux_617_rtl_4_a1 # slaveregister_inst_ai_a28833 & slaveregister_inst_areg_rdata_a30_a_areg0) # !slaveregister_inst_ai_a102317 & slaveregister_inst_ai_a28833 & slaveregister_inst_areg_rdata_a30_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102317,
	datab => slaveregister_inst_ai_a28833,
	datac => slaveregister_inst_areg_rdata_a30_a_areg0,
	datad => slaveregister_inst_aMux_617_rtl_4_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a30_a_areg0);

slaveregister_inst_aregisters_a11_a_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a11_a_a31_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102327 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a # !slaveregister_inst_ai_a102327 & slaveregister_inst_aregisters_a11_a_a31_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B800",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	datab => slaveregister_inst_ai_a102327,
	datac => slaveregister_inst_aregisters_a11_a_a31_a,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a11_a_a31_a);

slaveregister_inst_aregisters_a10_a_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a10_a_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a10_a_a0_a_a144)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a10_a_a0_a_a144,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a10_a_a31_a);

slaveregister_inst_aregisters_a8_a_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a8_a_a31_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102324 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a # !slaveregister_inst_ai_a102324 & slaveregister_inst_aregisters_a8_a_a31_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B800",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	datab => slaveregister_inst_ai_a102324,
	datac => slaveregister_inst_aregisters_a8_a_a31_a,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a8_a_a31_a);

slaveregister_inst_aregisters_a9_a_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a9_a_a31_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102323 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a # !slaveregister_inst_ai_a102323 & slaveregister_inst_aregisters_a9_a_a31_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AC00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	datab => slaveregister_inst_aregisters_a9_a_a31_a,
	datac => slaveregister_inst_ai_a102323,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a9_a_a31_a);

slaveregister_inst_aMux_616_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_616_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_aregisters_a9_a_a31_a # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a8_a_a31_a & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a8_a_a31_a,
	datab => slaveregister_inst_aregisters_a9_a_a31_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_616_rtl_2_a0);

slaveregister_inst_aMux_616_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_616_rtl_2_a1 = slaveregister_inst_aMux_616_rtl_2_a0 & (slaveregister_inst_aregisters_a11_a_a31_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_616_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a10_a_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a11_a_a31_a,
	datac => slaveregister_inst_aregisters_a10_a_a31_a,
	datad => slaveregister_inst_aMux_616_rtl_2_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_616_rtl_2_a1);

slaveregister_inst_aregisters_a2_a_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a2_a_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a_a44,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a2_a_a31_a);

slaveregister_inst_aregisters_a3_a_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a3_a_a31_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102328 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a # !slaveregister_inst_ai_a102328 & slaveregister_inst_aregisters_a3_a_a31_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B800",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	datab => slaveregister_inst_ai_a102328,
	datac => slaveregister_inst_aregisters_a3_a_a31_a,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a3_a_a31_a);

slaveregister_inst_aregisters_a1_a_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a1_a_a31_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102325 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a # !slaveregister_inst_ai_a102325 & slaveregister_inst_aregisters_a1_a_a31_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E200",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a1_a_a31_a,
	datab => slaveregister_inst_ai_a102325,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a1_a_a31_a);

slaveregister_inst_aregisters_a0_a_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a0_a_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a30_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a30_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a0_a_a31_a);

slaveregister_inst_aMux_616_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_616_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_aregisters_a1_a_a31_a # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a0_a_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a1_a_a31_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aregisters_a0_a_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_616_rtl_0_a0);

slaveregister_inst_aMux_616_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_616_rtl_0_a1 = slaveregister_inst_aMux_616_rtl_0_a0 & (slaveregister_inst_aregisters_a3_a_a31_a # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_616_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a2_a_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aregisters_a2_a_a31_a,
	datac => slaveregister_inst_aregisters_a3_a_a31_a,
	datad => slaveregister_inst_aMux_616_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_616_rtl_0_a1);

slaveregister_inst_aregisters_a5_a_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a5_a_a31_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102321 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a # !slaveregister_inst_ai_a102321 & slaveregister_inst_aregisters_a5_a_a31_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E040",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102321,
	datab => slaveregister_inst_aregisters_a5_a_a31_a,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a5_a_a31_a);

slaveregister_inst_aregisters_a7_a_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a7_a_a31_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102326 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a # !slaveregister_inst_ai_a102326 & slaveregister_inst_aregisters_a7_a_a31_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => slaveregister_inst_aregisters_a7_a_a31_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	datad => slaveregister_inst_ai_a102326,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a7_a_a31_a);

slaveregister_inst_aregisters_a6_a_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a6_a_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a6_a_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a6_a_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a6_a_a31_a);

slaveregister_inst_aregisters_a4_a_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a4_a_a31_a = DFFE(ahb_slave_inst_areg_enable_areg0 & (slaveregister_inst_ai_a102322 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a # !slaveregister_inst_ai_a102322 & slaveregister_inst_aregisters_a4_a_a31_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B800",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	datab => slaveregister_inst_ai_a102322,
	datac => slaveregister_inst_aregisters_a4_a_a31_a,
	datad => ahb_slave_inst_areg_enable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a4_a_a31_a);

slaveregister_inst_aMux_616_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_616_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a6_a_a31_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aregisters_a4_a_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a31_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aregisters_a4_a_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_616_rtl_1_a0);

slaveregister_inst_aMux_616_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_616_rtl_1_a1 = slaveregister_inst_aMux_616_rtl_1_a0 & (slaveregister_inst_aregisters_a7_a_a31_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_616_rtl_1_a0 & slaveregister_inst_aregisters_a5_a_a31_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a5_a_a31_a,
	datab => slaveregister_inst_aregisters_a7_a_a31_a,
	datac => slaveregister_inst_aMux_616_rtl_1_a0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_616_rtl_1_a1);

slaveregister_inst_aMux_616_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_616_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_616_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_616_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_616_rtl_0_a1,
	datad => slaveregister_inst_aMux_616_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_616_rtl_4_a0);

slaveregister_inst_aregisters_a13_a_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a13_a_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a13_a_a0_a_a159)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a13_a_a0_a_a159,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a13_a_a31_a);

slaveregister_inst_aregisters_a12_a_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a12_a_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a12_a_a0_a_a154)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a12_a_a0_a_a154,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a12_a_a31_a);

slaveregister_inst_aregisters_a14_a_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a14_a_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a14_a_a0_a_a164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a14_a_a0_a_a164,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a14_a_a31_a);

slaveregister_inst_aMux_616_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_616_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aregisters_a14_a_a31_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aregisters_a12_a_a31_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a12_a_a31_a,
	datab => slaveregister_inst_aregisters_a14_a_a31_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_616_rtl_3_a0);

slaveregister_inst_aregisters_a15_a_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aregisters_a15_a_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a15_a_a0_a_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a15_a_a0_a_a149,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_aregisters_a15_a_a31_a);

slaveregister_inst_aMux_616_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_616_rtl_3_a1 = slaveregister_inst_aMux_616_rtl_3_a0 & (slaveregister_inst_aregisters_a15_a_a31_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_616_rtl_3_a0 & slaveregister_inst_aregisters_a13_a_a31_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F838",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a13_a_a31_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aMux_616_rtl_3_a0,
	datad => slaveregister_inst_aregisters_a15_a_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_616_rtl_3_a1);

slaveregister_inst_aMux_616_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_616_rtl_4_a1 = slaveregister_inst_aMux_616_rtl_4_a0 & (slaveregister_inst_aMux_616_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_616_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_616_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F858",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_616_rtl_2_a1,
	datac => slaveregister_inst_aMux_616_rtl_4_a0,
	datad => slaveregister_inst_aMux_616_rtl_3_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_616_rtl_4_a1);

slaveregister_inst_areg_rdata_a31_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a31_a_areg0 = DFFE(slaveregister_inst_ai_a102317 & (slaveregister_inst_aMux_616_rtl_4_a1 # slaveregister_inst_ai_a28833 & slaveregister_inst_areg_rdata_a31_a_areg0) # !slaveregister_inst_ai_a102317 & slaveregister_inst_ai_a28833 & slaveregister_inst_areg_rdata_a31_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a102317,
	datab => slaveregister_inst_ai_a28833,
	datac => slaveregister_inst_areg_rdata_a31_a_areg0,
	datad => slaveregister_inst_aMux_616_rtl_4_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a31_a_areg0);

ahb_slave_inst_aSelect_619_a12_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_619_a12 = ahb_slave_inst_amasterhresp_a0_a_areg0 & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a # !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_amasterhresp_a0_a_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_619_a12);

ahb_slave_inst_aSelect_619_a136_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_619_a136 = !ahb_slave_inst_aslave_state_a8 & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a # stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5550",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a8,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_619_a136);

ahb_slave_inst_amasterhresp_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_amasterhresp_a0_a_areg0 = DFFE(ahb_slave_inst_aslave_state_a11 # ahb_slave_inst_aSelect_619_a136 & (ahb_slave_inst_aSelect_619_a12 # !ahb_slave_inst_aslave_state_a662), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_619_a12,
	datab => ahb_slave_inst_aslave_state_a11,
	datac => ahb_slave_inst_aslave_state_a662,
	datad => ahb_slave_inst_aSelect_619_a136,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_amasterhresp_a0_a_areg0);

stripe_inst_alpm_instance_alcell_hresp0_aI : apex20ke_lcell 
-- Equation(s):
-- stripe_inst_alpm_instance_alcell_hresp0 = !ahb_slave_inst_amasterhresp_a0_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => ahb_slave_inst_amasterhresp_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => stripe_inst_alpm_instance_alcell_hresp0);

stripe_inst_alpm_instance_alcell_hresp1_aI : apex20ke_lcell 
-- Equation(s):
-- stripe_inst_alpm_instance_alcell_hresp1 = VCC

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	combout => stripe_inst_alpm_instance_alcell_hresp1);

com_DAC_TX_inst_aCOM_TX_SLEEP_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_TX_SLEEP_areg0 = DFFE(slaveregister_inst_aregisters_a2_a_a0_a # slaveregister_inst_aregisters_a2_a_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_aregisters_a2_a_a0_a,
	datad => slaveregister_inst_aregisters_a2_a_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_TX_SLEEP_areg0);

com_DAC_TX_inst_ai_a222_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a222 = !slaveregister_inst_aregisters_a2_a_a0_a & slaveregister_inst_aregisters_a2_a_a1_a & com_DAC_TX_inst_acnt_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_aregisters_a2_a_a0_a,
	datac => slaveregister_inst_aregisters_a2_a_a1_a,
	datad => com_DAC_TX_inst_acnt_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a222);

com_DAC_TX_inst_ai_a219_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a219 = slaveregister_inst_aregisters_a2_a_a1_a & com_DAC_TX_inst_acnt_a5_a & !slaveregister_inst_aregisters_a2_a_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a2_a_a1_a,
	datac => com_DAC_TX_inst_acnt_a5_a,
	datad => slaveregister_inst_aregisters_a2_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a219);

com_DAC_TX_inst_ai_a228_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a228 = !slaveregister_inst_aregisters_a2_a_a0_a & slaveregister_inst_aregisters_a2_a_a1_a & com_DAC_TX_inst_acnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_aregisters_a2_a_a0_a,
	datac => slaveregister_inst_aregisters_a2_a_a1_a,
	datad => com_DAC_TX_inst_acnt_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a228);

com_DAC_TX_inst_ai_a231_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a231 = !slaveregister_inst_aregisters_a2_a_a0_a & com_DAC_TX_inst_acnt_a1_a & slaveregister_inst_aregisters_a2_a_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a2_a_a0_a,
	datac => com_DAC_TX_inst_acnt_a1_a,
	datad => slaveregister_inst_aregisters_a2_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a231);

com_DAC_TX_inst_aadd_15_a0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_15_a0 = !com_DAC_TX_inst_acnt_a0_a
-- com_DAC_TX_inst_aadd_15_a0COUT = CARRY(com_DAC_TX_inst_acnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_acnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_15_a0,
	cout => com_DAC_TX_inst_aadd_15_a0COUT);

com_DAC_TX_inst_areduce_nor_14_a51_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_areduce_nor_14_a51 = !com_DAC_TX_inst_acnt_a0_a # !com_DAC_TX_inst_acnt_a3_a # !com_DAC_TX_inst_acnt_a1_a # !com_DAC_TX_inst_acnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a2_a,
	datab => com_DAC_TX_inst_acnt_a1_a,
	datac => com_DAC_TX_inst_acnt_a3_a,
	datad => com_DAC_TX_inst_acnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_areduce_nor_14_a51);

com_DAC_TX_inst_ai_a725_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a725 = com_DAC_TX_inst_aup & (com_DAC_TX_inst_aadd_15_a0 # !com_DAC_TX_inst_areduce_nor_14_a46 & !com_DAC_TX_inst_areduce_nor_14_a51)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aup,
	datab => com_DAC_TX_inst_areduce_nor_14_a46,
	datac => com_DAC_TX_inst_aadd_15_a0,
	datad => com_DAC_TX_inst_areduce_nor_14_a51,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a725);

com_DAC_TX_inst_ai_a234_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a234 = !slaveregister_inst_aregisters_a2_a_a0_a & com_DAC_TX_inst_acnt_a0_a & slaveregister_inst_aregisters_a2_a_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a2_a_a0_a,
	datac => com_DAC_TX_inst_acnt_a0_a,
	datad => slaveregister_inst_aregisters_a2_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a234);

com_DAC_TX_inst_aadd_28_a1_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_28_a1 = !com_DAC_TX_inst_acnt_a0_a
-- com_DAC_TX_inst_aadd_28_a1COUT = CARRY(com_DAC_TX_inst_acnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_28_a1,
	cout => com_DAC_TX_inst_aadd_28_a1COUT);

com_DAC_TX_inst_areduce_nor_26_a11_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_areduce_nor_26_a11 = com_DAC_TX_inst_acnt_a2_a # com_DAC_TX_inst_acnt_a1_a # com_DAC_TX_inst_acnt_a3_a # com_DAC_TX_inst_acnt_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a2_a,
	datab => com_DAC_TX_inst_acnt_a1_a,
	datac => com_DAC_TX_inst_acnt_a3_a,
	datad => com_DAC_TX_inst_acnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_areduce_nor_26_a11);

com_DAC_TX_inst_ai_a608_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a608 = com_DAC_TX_inst_aadd_28_a1 & !com_DAC_TX_inst_aup & (com_DAC_TX_inst_areduce_nor_26_a6 # com_DAC_TX_inst_areduce_nor_26_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_26_a6,
	datab => com_DAC_TX_inst_aadd_28_a1,
	datac => com_DAC_TX_inst_aup,
	datad => com_DAC_TX_inst_areduce_nor_26_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a608);

com_DAC_TX_inst_acnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_acnt_a0_a = DFFE(com_DAC_TX_inst_ai_a234 # slaveregister_inst_aregisters_a2_a_a0_a & (com_DAC_TX_inst_ai_a725 # com_DAC_TX_inst_ai_a608), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FECC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a725,
	datab => com_DAC_TX_inst_ai_a234,
	datac => com_DAC_TX_inst_ai_a608,
	datad => slaveregister_inst_aregisters_a2_a_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_acnt_a0_a);

com_DAC_TX_inst_aadd_28_a2_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_28_a2 = com_DAC_TX_inst_acnt_a1_a $ !com_DAC_TX_inst_aadd_28_a1COUT
-- com_DAC_TX_inst_aadd_28_a2COUT = CARRY(!com_DAC_TX_inst_acnt_a1_a & !com_DAC_TX_inst_aadd_28_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a1_a,
	cin => com_DAC_TX_inst_aadd_28_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_28_a2,
	cout => com_DAC_TX_inst_aadd_28_a2COUT);

com_DAC_TX_inst_ai_a600_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a600 = com_DAC_TX_inst_aadd_28_a2 & !com_DAC_TX_inst_aup & (com_DAC_TX_inst_areduce_nor_26_a6 # com_DAC_TX_inst_areduce_nor_26_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_26_a6,
	datab => com_DAC_TX_inst_aadd_28_a2,
	datac => com_DAC_TX_inst_aup,
	datad => com_DAC_TX_inst_areduce_nor_26_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a600);

com_DAC_TX_inst_aadd_15_a1_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_15_a1 = com_DAC_TX_inst_acnt_a1_a $ com_DAC_TX_inst_aadd_15_a0COUT
-- com_DAC_TX_inst_aadd_15_a1COUT = CARRY(!com_DAC_TX_inst_aadd_15_a0COUT # !com_DAC_TX_inst_acnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a1_a,
	cin => com_DAC_TX_inst_aadd_15_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_15_a1,
	cout => com_DAC_TX_inst_aadd_15_a1COUT);

com_DAC_TX_inst_ai_a716_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a716 = com_DAC_TX_inst_aup & (com_DAC_TX_inst_aadd_15_a1 # !com_DAC_TX_inst_areduce_nor_14_a46 & !com_DAC_TX_inst_areduce_nor_14_a51)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC04",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_14_a46,
	datab => com_DAC_TX_inst_aup,
	datac => com_DAC_TX_inst_areduce_nor_14_a51,
	datad => com_DAC_TX_inst_aadd_15_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a716);

com_DAC_TX_inst_acnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_acnt_a1_a = DFFE(com_DAC_TX_inst_ai_a231 # slaveregister_inst_aregisters_a2_a_a0_a & (com_DAC_TX_inst_ai_a600 # com_DAC_TX_inst_ai_a716), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEEC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a2_a_a0_a,
	datab => com_DAC_TX_inst_ai_a231,
	datac => com_DAC_TX_inst_ai_a600,
	datad => com_DAC_TX_inst_ai_a716,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_acnt_a1_a);

com_DAC_TX_inst_aadd_28_a3_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_28_a3 = com_DAC_TX_inst_acnt_a2_a $ com_DAC_TX_inst_aadd_28_a2COUT
-- com_DAC_TX_inst_aadd_28_a3COUT = CARRY(com_DAC_TX_inst_acnt_a2_a # !com_DAC_TX_inst_aadd_28_a2COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a2_a,
	cin => com_DAC_TX_inst_aadd_28_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_28_a3,
	cout => com_DAC_TX_inst_aadd_28_a3COUT);

com_DAC_TX_inst_ai_a592_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a592 = com_DAC_TX_inst_aadd_28_a3 & !com_DAC_TX_inst_aup & (com_DAC_TX_inst_areduce_nor_26_a6 # com_DAC_TX_inst_areduce_nor_26_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_26_a6,
	datab => com_DAC_TX_inst_aadd_28_a3,
	datac => com_DAC_TX_inst_aup,
	datad => com_DAC_TX_inst_areduce_nor_26_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a592);

com_DAC_TX_inst_aadd_15_a2_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_15_a2 = com_DAC_TX_inst_acnt_a2_a $ !com_DAC_TX_inst_aadd_15_a1COUT
-- com_DAC_TX_inst_aadd_15_a2COUT = CARRY(com_DAC_TX_inst_acnt_a2_a & !com_DAC_TX_inst_aadd_15_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a2_a,
	cin => com_DAC_TX_inst_aadd_15_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_15_a2,
	cout => com_DAC_TX_inst_aadd_15_a2COUT);

com_DAC_TX_inst_ai_a707_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a707 = com_DAC_TX_inst_aup & (com_DAC_TX_inst_aadd_15_a2 # !com_DAC_TX_inst_areduce_nor_14_a51 & !com_DAC_TX_inst_areduce_nor_14_a46)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA02",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aup,
	datab => com_DAC_TX_inst_areduce_nor_14_a51,
	datac => com_DAC_TX_inst_areduce_nor_14_a46,
	datad => com_DAC_TX_inst_aadd_15_a2,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a707);

com_DAC_TX_inst_acnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_acnt_a2_a = DFFE(com_DAC_TX_inst_ai_a228 # slaveregister_inst_aregisters_a2_a_a0_a & (com_DAC_TX_inst_ai_a592 # com_DAC_TX_inst_ai_a707), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEEA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a228,
	datab => slaveregister_inst_aregisters_a2_a_a0_a,
	datac => com_DAC_TX_inst_ai_a592,
	datad => com_DAC_TX_inst_ai_a707,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_acnt_a2_a);

com_DAC_TX_inst_aadd_15_a3_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_15_a3 = com_DAC_TX_inst_acnt_a3_a $ com_DAC_TX_inst_aadd_15_a2COUT
-- com_DAC_TX_inst_aadd_15_a3COUT = CARRY(!com_DAC_TX_inst_aadd_15_a2COUT # !com_DAC_TX_inst_acnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_acnt_a3_a,
	cin => com_DAC_TX_inst_aadd_15_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_15_a3,
	cout => com_DAC_TX_inst_aadd_15_a3COUT);

com_DAC_TX_inst_aadd_15_a4_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_15_a4 = com_DAC_TX_inst_acnt_a4_a $ !com_DAC_TX_inst_aadd_15_a3COUT
-- com_DAC_TX_inst_aadd_15_a4COUT = CARRY(com_DAC_TX_inst_acnt_a4_a & !com_DAC_TX_inst_aadd_15_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a4_a,
	cin => com_DAC_TX_inst_aadd_15_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_15_a4,
	cout => com_DAC_TX_inst_aadd_15_a4COUT);

com_DAC_TX_inst_aadd_15_a5_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_15_a5 = com_DAC_TX_inst_acnt_a5_a $ com_DAC_TX_inst_aadd_15_a4COUT
-- com_DAC_TX_inst_aadd_15_a5COUT = CARRY(!com_DAC_TX_inst_aadd_15_a4COUT # !com_DAC_TX_inst_acnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a5_a,
	cin => com_DAC_TX_inst_aadd_15_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_15_a5,
	cout => com_DAC_TX_inst_aadd_15_a5COUT);

com_DAC_TX_inst_aadd_15_a6_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_15_a6 = com_DAC_TX_inst_acnt_a6_a $ !com_DAC_TX_inst_aadd_15_a5COUT
-- com_DAC_TX_inst_aadd_15_a6COUT = CARRY(com_DAC_TX_inst_acnt_a6_a & !com_DAC_TX_inst_aadd_15_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_acnt_a6_a,
	cin => com_DAC_TX_inst_aadd_15_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_15_a6,
	cout => com_DAC_TX_inst_aadd_15_a6COUT);

com_DAC_TX_inst_ai_a671_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a671 = com_DAC_TX_inst_aup & (com_DAC_TX_inst_aadd_15_a6 # !com_DAC_TX_inst_areduce_nor_14_a46 & !com_DAC_TX_inst_areduce_nor_14_a51)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aup,
	datab => com_DAC_TX_inst_areduce_nor_14_a46,
	datac => com_DAC_TX_inst_aadd_15_a6,
	datad => com_DAC_TX_inst_areduce_nor_14_a51,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a671);

com_DAC_TX_inst_aadd_28_a6_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_28_a6 = com_DAC_TX_inst_acnt_a5_a $ !com_DAC_TX_inst_aadd_28_a5COUT
-- com_DAC_TX_inst_aadd_28_a6COUT = CARRY(!com_DAC_TX_inst_acnt_a5_a & !com_DAC_TX_inst_aadd_28_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a5_a,
	cin => com_DAC_TX_inst_aadd_28_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_28_a6,
	cout => com_DAC_TX_inst_aadd_28_a6COUT);

com_DAC_TX_inst_aadd_28_a7_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_28_a7 = com_DAC_TX_inst_acnt_a6_a $ com_DAC_TX_inst_aadd_28_a6COUT
-- com_DAC_TX_inst_aadd_28_a7COUT = CARRY(com_DAC_TX_inst_acnt_a6_a # !com_DAC_TX_inst_aadd_28_a6COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a6_a,
	cin => com_DAC_TX_inst_aadd_28_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_28_a7,
	cout => com_DAC_TX_inst_aadd_28_a7COUT);

com_DAC_TX_inst_ai_a553_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a553 = com_DAC_TX_inst_aadd_28_a7 & !com_DAC_TX_inst_aup & (com_DAC_TX_inst_areduce_nor_26_a6 # com_DAC_TX_inst_areduce_nor_26_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_26_a6,
	datab => com_DAC_TX_inst_aadd_28_a7,
	datac => com_DAC_TX_inst_aup,
	datad => com_DAC_TX_inst_areduce_nor_26_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a553);

com_DAC_TX_inst_ai_a216_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a216 = !slaveregister_inst_aregisters_a2_a_a0_a & slaveregister_inst_aregisters_a2_a_a1_a & com_DAC_TX_inst_acnt_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a2_a_a0_a,
	datac => slaveregister_inst_aregisters_a2_a_a1_a,
	datad => com_DAC_TX_inst_acnt_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a216);

com_DAC_TX_inst_acnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_acnt_a6_a = DFFE(com_DAC_TX_inst_ai_a216 # slaveregister_inst_aregisters_a2_a_a0_a & (com_DAC_TX_inst_ai_a671 # com_DAC_TX_inst_ai_a553), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFE0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a671,
	datab => com_DAC_TX_inst_ai_a553,
	datac => slaveregister_inst_aregisters_a2_a_a0_a,
	datad => com_DAC_TX_inst_ai_a216,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_acnt_a6_a);

com_DAC_TX_inst_aadd_28_a8_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_28_a8 = com_DAC_TX_inst_aadd_28_a7COUT $ com_DAC_TX_inst_acnt_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => com_DAC_TX_inst_acnt_a7_a,
	cin => com_DAC_TX_inst_aadd_28_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_28_a8);

com_DAC_TX_inst_ai_a545_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a545 = com_DAC_TX_inst_aadd_28_a8 & !com_DAC_TX_inst_aup & (com_DAC_TX_inst_areduce_nor_26_a6 # com_DAC_TX_inst_areduce_nor_26_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_26_a6,
	datab => com_DAC_TX_inst_aadd_28_a8,
	datac => com_DAC_TX_inst_aup,
	datad => com_DAC_TX_inst_areduce_nor_26_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a545);

com_DAC_TX_inst_ai_a526_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a526 = !slaveregister_inst_aregisters_a2_a_a1_a # !com_DAC_TX_inst_acnt_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "33FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_acnt_a7_a,
	datad => slaveregister_inst_aregisters_a2_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a526);

com_DAC_TX_inst_acnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_acnt_a7_a = DFFE(slaveregister_inst_aregisters_a2_a_a0_a & !com_DAC_TX_inst_ai_a662 & !com_DAC_TX_inst_ai_a545 # !slaveregister_inst_aregisters_a2_a_a0_a & !com_DAC_TX_inst_ai_a526, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0437",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a662,
	datab => slaveregister_inst_aregisters_a2_a_a0_a,
	datac => com_DAC_TX_inst_ai_a545,
	datad => com_DAC_TX_inst_ai_a526,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_acnt_a7_a);

com_DAC_TX_inst_areduce_nor_14_a46_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_areduce_nor_14_a46 = com_DAC_TX_inst_acnt_a7_a # !com_DAC_TX_inst_acnt_a5_a # !com_DAC_TX_inst_acnt_a6_a # !com_DAC_TX_inst_acnt_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a4_a,
	datab => com_DAC_TX_inst_acnt_a7_a,
	datac => com_DAC_TX_inst_acnt_a6_a,
	datad => com_DAC_TX_inst_acnt_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_areduce_nor_14_a46);

com_DAC_TX_inst_ai_a698_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a698 = com_DAC_TX_inst_aup & (com_DAC_TX_inst_aadd_15_a3 # !com_DAC_TX_inst_areduce_nor_14_a46 & !com_DAC_TX_inst_areduce_nor_14_a51)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aup,
	datab => com_DAC_TX_inst_areduce_nor_14_a46,
	datac => com_DAC_TX_inst_aadd_15_a3,
	datad => com_DAC_TX_inst_areduce_nor_14_a51,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a698);

com_DAC_TX_inst_ai_a225_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a225 = !slaveregister_inst_aregisters_a2_a_a0_a & com_DAC_TX_inst_acnt_a3_a & slaveregister_inst_aregisters_a2_a_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a2_a_a0_a,
	datac => com_DAC_TX_inst_acnt_a3_a,
	datad => slaveregister_inst_aregisters_a2_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a225);

com_DAC_TX_inst_aadd_28_a4_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_28_a4 = com_DAC_TX_inst_acnt_a3_a $ !com_DAC_TX_inst_aadd_28_a3COUT
-- com_DAC_TX_inst_aadd_28_a4COUT = CARRY(!com_DAC_TX_inst_acnt_a3_a & !com_DAC_TX_inst_aadd_28_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a3_a,
	cin => com_DAC_TX_inst_aadd_28_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_28_a4,
	cout => com_DAC_TX_inst_aadd_28_a4COUT);

com_DAC_TX_inst_ai_a584_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a584 = com_DAC_TX_inst_aadd_28_a4 & !com_DAC_TX_inst_aup & (com_DAC_TX_inst_areduce_nor_26_a6 # com_DAC_TX_inst_areduce_nor_26_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_26_a6,
	datab => com_DAC_TX_inst_aadd_28_a4,
	datac => com_DAC_TX_inst_aup,
	datad => com_DAC_TX_inst_areduce_nor_26_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a584);

com_DAC_TX_inst_acnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_acnt_a3_a = DFFE(com_DAC_TX_inst_ai_a225 # slaveregister_inst_aregisters_a2_a_a0_a & (com_DAC_TX_inst_ai_a698 # com_DAC_TX_inst_ai_a584), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FECC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a698,
	datab => com_DAC_TX_inst_ai_a225,
	datac => com_DAC_TX_inst_ai_a584,
	datad => slaveregister_inst_aregisters_a2_a_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_acnt_a3_a);

com_DAC_TX_inst_aadd_28_a5_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_28_a5 = com_DAC_TX_inst_acnt_a4_a $ com_DAC_TX_inst_aadd_28_a4COUT
-- com_DAC_TX_inst_aadd_28_a5COUT = CARRY(com_DAC_TX_inst_acnt_a4_a # !com_DAC_TX_inst_aadd_28_a4COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a4_a,
	cin => com_DAC_TX_inst_aadd_28_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_28_a5,
	cout => com_DAC_TX_inst_aadd_28_a5COUT);

com_DAC_TX_inst_ai_a568_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a568 = com_DAC_TX_inst_aadd_28_a6 & !com_DAC_TX_inst_aup & (com_DAC_TX_inst_areduce_nor_26_a6 # com_DAC_TX_inst_areduce_nor_26_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_26_a6,
	datab => com_DAC_TX_inst_aadd_28_a6,
	datac => com_DAC_TX_inst_aup,
	datad => com_DAC_TX_inst_areduce_nor_26_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a568);

com_DAC_TX_inst_ai_a680_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a680 = com_DAC_TX_inst_aup & (com_DAC_TX_inst_aadd_15_a5 # !com_DAC_TX_inst_areduce_nor_14_a51 & !com_DAC_TX_inst_areduce_nor_14_a46)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA02",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aup,
	datab => com_DAC_TX_inst_areduce_nor_14_a51,
	datac => com_DAC_TX_inst_areduce_nor_14_a46,
	datad => com_DAC_TX_inst_aadd_15_a5,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a680);

com_DAC_TX_inst_acnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_acnt_a5_a = DFFE(com_DAC_TX_inst_ai_a219 # slaveregister_inst_aregisters_a2_a_a0_a & (com_DAC_TX_inst_ai_a568 # com_DAC_TX_inst_ai_a680), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEEA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a219,
	datab => slaveregister_inst_aregisters_a2_a_a0_a,
	datac => com_DAC_TX_inst_ai_a568,
	datad => com_DAC_TX_inst_ai_a680,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_acnt_a5_a);

com_DAC_TX_inst_areduce_nor_26_a6_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_areduce_nor_26_a6 = com_DAC_TX_inst_acnt_a4_a # com_DAC_TX_inst_acnt_a5_a # com_DAC_TX_inst_acnt_a6_a # !com_DAC_TX_inst_acnt_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a4_a,
	datab => com_DAC_TX_inst_acnt_a5_a,
	datac => com_DAC_TX_inst_acnt_a7_a,
	datad => com_DAC_TX_inst_acnt_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_areduce_nor_26_a6);

com_DAC_TX_inst_ai_a576_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a576 = com_DAC_TX_inst_aadd_28_a5 & !com_DAC_TX_inst_aup & (com_DAC_TX_inst_areduce_nor_26_a6 # com_DAC_TX_inst_areduce_nor_26_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_26_a6,
	datab => com_DAC_TX_inst_aadd_28_a5,
	datac => com_DAC_TX_inst_aup,
	datad => com_DAC_TX_inst_areduce_nor_26_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a576);

com_DAC_TX_inst_ai_a689_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a689 = com_DAC_TX_inst_aup & (com_DAC_TX_inst_aadd_15_a4 # !com_DAC_TX_inst_areduce_nor_14_a46 & !com_DAC_TX_inst_areduce_nor_14_a51)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC04",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_14_a46,
	datab => com_DAC_TX_inst_aup,
	datac => com_DAC_TX_inst_areduce_nor_14_a51,
	datad => com_DAC_TX_inst_aadd_15_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a689);

com_DAC_TX_inst_acnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_acnt_a4_a = DFFE(com_DAC_TX_inst_ai_a222 # slaveregister_inst_aregisters_a2_a_a0_a & (com_DAC_TX_inst_ai_a576 # com_DAC_TX_inst_ai_a689), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEEA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a222,
	datab => slaveregister_inst_aregisters_a2_a_a0_a,
	datac => com_DAC_TX_inst_ai_a576,
	datad => com_DAC_TX_inst_ai_a689,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_acnt_a4_a);

com_DAC_TX_inst_areduce_nor_14_a59_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_areduce_nor_14_a59 = com_DAC_TX_inst_acnt_a7_a # !com_DAC_TX_inst_acnt_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => com_DAC_TX_inst_acnt_a7_a,
	datad => com_DAC_TX_inst_acnt_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_areduce_nor_14_a59);

com_DAC_TX_inst_areduce_nor_14_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_areduce_nor_14 = com_DAC_TX_inst_areduce_nor_14_a59 # com_DAC_TX_inst_areduce_nor_14_a51 # !com_DAC_TX_inst_acnt_a5_a # !com_DAC_TX_inst_acnt_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF7",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a4_a,
	datab => com_DAC_TX_inst_acnt_a5_a,
	datac => com_DAC_TX_inst_areduce_nor_14_a59,
	datad => com_DAC_TX_inst_areduce_nor_14_a51,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_areduce_nor_14);

com_DAC_TX_inst_aup_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aup = DFFE(com_DAC_TX_inst_aup & com_DAC_TX_inst_areduce_nor_14 # !com_DAC_TX_inst_aup & !com_DAC_TX_inst_areduce_nor_26_a6 & !com_DAC_TX_inst_areduce_nor_26_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "888D",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aup,
	datab => com_DAC_TX_inst_areduce_nor_14,
	datac => com_DAC_TX_inst_areduce_nor_26_a6,
	datad => com_DAC_TX_inst_areduce_nor_26_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aup);

com_DAC_TX_inst_aadd_15_a7_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_15_a7 = com_DAC_TX_inst_aadd_15_a6COUT $ !com_DAC_TX_inst_acnt_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => com_DAC_TX_inst_acnt_a7_a,
	cin => com_DAC_TX_inst_aadd_15_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_15_a7);

com_DAC_TX_inst_ai_a662_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a662 = com_DAC_TX_inst_aup & (com_DAC_TX_inst_aadd_15_a7 # !com_DAC_TX_inst_areduce_nor_14)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aup,
	datac => com_DAC_TX_inst_aadd_15_a7,
	datad => com_DAC_TX_inst_areduce_nor_14,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a662);

com_DAC_TX_inst_aSelect_146_a103_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_146_a103 = com_DAC_TX_inst_await_cnt_l_a7_a & (com_DAC_TX_inst_astate_a10 # !com_DAC_TX_inst_astate_a8) # !com_DAC_TX_inst_await_cnt_l_a7_a & com_DAC_TX_inst_ai_a4736 & com_DAC_TX_inst_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a8,
	datab => com_DAC_TX_inst_ai_a4736,
	datac => com_DAC_TX_inst_await_cnt_l_a7_a,
	datad => com_DAC_TX_inst_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_146_a103);

com_DAC_TX_inst_ai_a462_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a462 = com_DAC_TX_inst_astate_a9 & (slaveregister_inst_aregisters_a2_a_a0_a # slaveregister_inst_aregisters_a2_a_a1_a & !com_DAC_TX_inst_ai_a4864)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a2_a_a1_a,
	datab => slaveregister_inst_aregisters_a2_a_a0_a,
	datac => com_DAC_TX_inst_astate_a9,
	datad => com_DAC_TX_inst_ai_a4864,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a462);

com_DAC_TX_inst_await_cnt_l_a10_a_a126_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a10_a_a126 = slaveregister_inst_aregisters_a2_a_a1_a & !slaveregister_inst_aregisters_a2_a_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_aregisters_a2_a_a1_a,
	datad => slaveregister_inst_aregisters_a2_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_await_cnt_l_a10_a_a126);

com_DAC_TX_inst_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_astate_a9 = DFFE(com_DAC_TX_inst_ai_a462 # com_DAC_TX_inst_await_cnt_l_a10_a_a126 & com_DAC_TX_inst_ai_a4736 & com_DAC_TX_inst_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a462,
	datab => com_DAC_TX_inst_await_cnt_l_a10_a_a126,
	datac => com_DAC_TX_inst_ai_a4736,
	datad => com_DAC_TX_inst_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_astate_a9);

com_DAC_TX_inst_aSelect_147_a103_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_147_a103 = com_DAC_TX_inst_astate_a10 & (com_DAC_TX_inst_ai_a4736 # com_DAC_TX_inst_await_cnt_l_a6_a) # !com_DAC_TX_inst_astate_a10 & !com_DAC_TX_inst_astate_a8 & com_DAC_TX_inst_await_cnt_l_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a8,
	datab => com_DAC_TX_inst_astate_a10,
	datac => com_DAC_TX_inst_ai_a4736,
	datad => com_DAC_TX_inst_await_cnt_l_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_147_a103);

com_DAC_TX_inst_aSelect_148_a103_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_148_a103 = com_DAC_TX_inst_astate_a10 & (com_DAC_TX_inst_ai_a4736 # com_DAC_TX_inst_await_cnt_l_a5_a) # !com_DAC_TX_inst_astate_a10 & !com_DAC_TX_inst_astate_a8 & com_DAC_TX_inst_await_cnt_l_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a8,
	datab => com_DAC_TX_inst_astate_a10,
	datac => com_DAC_TX_inst_ai_a4736,
	datad => com_DAC_TX_inst_await_cnt_l_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_148_a103);

com_DAC_TX_inst_aSelect_151_a103_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_151_a103 = com_DAC_TX_inst_await_cnt_l_a2_a & (com_DAC_TX_inst_astate_a10 # !com_DAC_TX_inst_astate_a8) # !com_DAC_TX_inst_await_cnt_l_a2_a & com_DAC_TX_inst_ai_a4736 & com_DAC_TX_inst_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a8,
	datab => com_DAC_TX_inst_ai_a4736,
	datac => com_DAC_TX_inst_await_cnt_l_a2_a,
	datad => com_DAC_TX_inst_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_151_a103);

com_DAC_TX_inst_aadd_97_a1_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_97_a1 = !com_DAC_TX_inst_await_cnt_l_a0_a
-- com_DAC_TX_inst_aadd_97_a1COUT = CARRY(com_DAC_TX_inst_await_cnt_l_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_await_cnt_l_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_97_a1,
	cout => com_DAC_TX_inst_aadd_97_a1COUT);

com_DAC_TX_inst_aSelect_153_a10_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_153_a10 = com_DAC_TX_inst_await_cnt_l_a0_a & (!com_DAC_TX_inst_ai_a4736 & com_DAC_TX_inst_astate_a10 # !com_DAC_TX_inst_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7300",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a4736,
	datab => com_DAC_TX_inst_astate_a8,
	datac => com_DAC_TX_inst_astate_a10,
	datad => com_DAC_TX_inst_await_cnt_l_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_153_a10);

com_DAC_TX_inst_await_cnt_l_a10_a_a1_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a10_a_a1 = !slaveregister_inst_aregisters_a2_a_a0_a & slaveregister_inst_aregisters_a2_a_a1_a & !inst_ROC_aRST_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0030",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_aregisters_a2_a_a0_a,
	datac => slaveregister_inst_aregisters_a2_a_a1_a,
	datad => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_await_cnt_l_a10_a_a1);

com_DAC_TX_inst_await_cnt_l_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a0_a = DFFE(com_DAC_TX_inst_aSelect_153_a10 # com_DAC_TX_inst_aadd_97_a1 & com_DAC_TX_inst_astate_a9 & !com_DAC_TX_inst_ai_a4864, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF08",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aadd_97_a1,
	datab => com_DAC_TX_inst_astate_a9,
	datac => com_DAC_TX_inst_ai_a4864,
	datad => com_DAC_TX_inst_aSelect_153_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a0_a);

com_DAC_TX_inst_aadd_97_a2_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_97_a2 = com_DAC_TX_inst_await_cnt_l_a1_a $ !com_DAC_TX_inst_aadd_97_a1COUT
-- com_DAC_TX_inst_aadd_97_a2COUT = CARRY(!com_DAC_TX_inst_await_cnt_l_a1_a & !com_DAC_TX_inst_aadd_97_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_await_cnt_l_a1_a,
	cin => com_DAC_TX_inst_aadd_97_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_97_a2,
	cout => com_DAC_TX_inst_aadd_97_a2COUT);

com_DAC_TX_inst_aSelect_152_a103_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_152_a103 = com_DAC_TX_inst_await_cnt_l_a1_a & (com_DAC_TX_inst_astate_a10 # !com_DAC_TX_inst_astate_a8) # !com_DAC_TX_inst_await_cnt_l_a1_a & com_DAC_TX_inst_ai_a4736 & com_DAC_TX_inst_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a8,
	datab => com_DAC_TX_inst_ai_a4736,
	datac => com_DAC_TX_inst_await_cnt_l_a1_a,
	datad => com_DAC_TX_inst_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_152_a103);

com_DAC_TX_inst_await_cnt_l_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a1_a = DFFE(com_DAC_TX_inst_aSelect_152_a103 # com_DAC_TX_inst_aadd_97_a2 & com_DAC_TX_inst_astate_a9 & !com_DAC_TX_inst_ai_a4864, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF08",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aadd_97_a2,
	datab => com_DAC_TX_inst_astate_a9,
	datac => com_DAC_TX_inst_ai_a4864,
	datad => com_DAC_TX_inst_aSelect_152_a103,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a1_a);

com_DAC_TX_inst_aadd_97_a3_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_97_a3 = com_DAC_TX_inst_await_cnt_l_a2_a $ com_DAC_TX_inst_aadd_97_a2COUT
-- com_DAC_TX_inst_aadd_97_a3COUT = CARRY(com_DAC_TX_inst_await_cnt_l_a2_a # !com_DAC_TX_inst_aadd_97_a2COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a2_a,
	cin => com_DAC_TX_inst_aadd_97_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_97_a3,
	cout => com_DAC_TX_inst_aadd_97_a3COUT);

com_DAC_TX_inst_await_cnt_l_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a2_a = DFFE(com_DAC_TX_inst_aSelect_151_a103 # !com_DAC_TX_inst_ai_a4864 & com_DAC_TX_inst_aadd_97_a3 & com_DAC_TX_inst_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aSelect_151_a103,
	datab => com_DAC_TX_inst_ai_a4864,
	datac => com_DAC_TX_inst_aadd_97_a3,
	datad => com_DAC_TX_inst_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a2_a);

com_DAC_TX_inst_aadd_97_a4_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_97_a4 = com_DAC_TX_inst_await_cnt_l_a3_a $ !com_DAC_TX_inst_aadd_97_a3COUT
-- com_DAC_TX_inst_aadd_97_a4COUT = CARRY(!com_DAC_TX_inst_await_cnt_l_a3_a & !com_DAC_TX_inst_aadd_97_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_await_cnt_l_a3_a,
	cin => com_DAC_TX_inst_aadd_97_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_97_a4,
	cout => com_DAC_TX_inst_aadd_97_a4COUT);

com_DAC_TX_inst_aSelect_150_a103_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_150_a103 = com_DAC_TX_inst_astate_a10 & (com_DAC_TX_inst_await_cnt_l_a3_a # com_DAC_TX_inst_ai_a4736) # !com_DAC_TX_inst_astate_a10 & !com_DAC_TX_inst_astate_a8 & com_DAC_TX_inst_await_cnt_l_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BAB0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a10,
	datab => com_DAC_TX_inst_astate_a8,
	datac => com_DAC_TX_inst_await_cnt_l_a3_a,
	datad => com_DAC_TX_inst_ai_a4736,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_150_a103);

com_DAC_TX_inst_await_cnt_l_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a3_a = DFFE(com_DAC_TX_inst_aSelect_150_a103 # com_DAC_TX_inst_aadd_97_a4 & com_DAC_TX_inst_astate_a9 & !com_DAC_TX_inst_ai_a4864, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF08",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aadd_97_a4,
	datab => com_DAC_TX_inst_astate_a9,
	datac => com_DAC_TX_inst_ai_a4864,
	datad => com_DAC_TX_inst_aSelect_150_a103,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a3_a);

com_DAC_TX_inst_aadd_97_a5_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_97_a5 = com_DAC_TX_inst_await_cnt_l_a4_a $ com_DAC_TX_inst_aadd_97_a4COUT
-- com_DAC_TX_inst_aadd_97_a5COUT = CARRY(com_DAC_TX_inst_await_cnt_l_a4_a # !com_DAC_TX_inst_aadd_97_a4COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a4_a,
	cin => com_DAC_TX_inst_aadd_97_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_97_a5,
	cout => com_DAC_TX_inst_aadd_97_a5COUT);

com_DAC_TX_inst_aSelect_149_a103_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_149_a103 = com_DAC_TX_inst_astate_a10 & (com_DAC_TX_inst_ai_a4736 # com_DAC_TX_inst_await_cnt_l_a4_a) # !com_DAC_TX_inst_astate_a10 & !com_DAC_TX_inst_astate_a8 & com_DAC_TX_inst_await_cnt_l_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CF88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a4736,
	datab => com_DAC_TX_inst_astate_a10,
	datac => com_DAC_TX_inst_astate_a8,
	datad => com_DAC_TX_inst_await_cnt_l_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_149_a103);

com_DAC_TX_inst_await_cnt_l_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a4_a = DFFE(com_DAC_TX_inst_aSelect_149_a103 # com_DAC_TX_inst_astate_a9 & com_DAC_TX_inst_aadd_97_a5 & !com_DAC_TX_inst_ai_a4864, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF08",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a9,
	datab => com_DAC_TX_inst_aadd_97_a5,
	datac => com_DAC_TX_inst_ai_a4864,
	datad => com_DAC_TX_inst_aSelect_149_a103,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a4_a);

com_DAC_TX_inst_aadd_97_a6_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_97_a6 = com_DAC_TX_inst_await_cnt_l_a5_a $ !com_DAC_TX_inst_aadd_97_a5COUT
-- com_DAC_TX_inst_aadd_97_a6COUT = CARRY(!com_DAC_TX_inst_await_cnt_l_a5_a & !com_DAC_TX_inst_aadd_97_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_await_cnt_l_a5_a,
	cin => com_DAC_TX_inst_aadd_97_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_97_a6,
	cout => com_DAC_TX_inst_aadd_97_a6COUT);

com_DAC_TX_inst_await_cnt_l_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a5_a = DFFE(com_DAC_TX_inst_aSelect_148_a103 # !com_DAC_TX_inst_ai_a4864 & com_DAC_TX_inst_astate_a9 & com_DAC_TX_inst_aadd_97_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a4864,
	datab => com_DAC_TX_inst_astate_a9,
	datac => com_DAC_TX_inst_aSelect_148_a103,
	datad => com_DAC_TX_inst_aadd_97_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a5_a);

com_DAC_TX_inst_aadd_97_a7_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_97_a7 = com_DAC_TX_inst_await_cnt_l_a6_a $ com_DAC_TX_inst_aadd_97_a6COUT
-- com_DAC_TX_inst_aadd_97_a7COUT = CARRY(com_DAC_TX_inst_await_cnt_l_a6_a # !com_DAC_TX_inst_aadd_97_a6COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a6_a,
	cin => com_DAC_TX_inst_aadd_97_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_97_a7,
	cout => com_DAC_TX_inst_aadd_97_a7COUT);

com_DAC_TX_inst_await_cnt_l_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a6_a = DFFE(com_DAC_TX_inst_aSelect_147_a103 # !com_DAC_TX_inst_ai_a4864 & com_DAC_TX_inst_astate_a9 & com_DAC_TX_inst_aadd_97_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a4864,
	datab => com_DAC_TX_inst_astate_a9,
	datac => com_DAC_TX_inst_aSelect_147_a103,
	datad => com_DAC_TX_inst_aadd_97_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a6_a);

com_DAC_TX_inst_aadd_97_a8_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_97_a8 = com_DAC_TX_inst_await_cnt_l_a7_a $ !com_DAC_TX_inst_aadd_97_a7COUT
-- com_DAC_TX_inst_aadd_97_a8COUT = CARRY(!com_DAC_TX_inst_await_cnt_l_a7_a & !com_DAC_TX_inst_aadd_97_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a7_a,
	cin => com_DAC_TX_inst_aadd_97_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_97_a8,
	cout => com_DAC_TX_inst_aadd_97_a8COUT);

com_DAC_TX_inst_await_cnt_l_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a7_a = DFFE(com_DAC_TX_inst_aSelect_146_a103 # !com_DAC_TX_inst_ai_a4864 & com_DAC_TX_inst_aadd_97_a8 & com_DAC_TX_inst_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aSelect_146_a103,
	datab => com_DAC_TX_inst_ai_a4864,
	datac => com_DAC_TX_inst_aadd_97_a8,
	datad => com_DAC_TX_inst_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a7_a);

com_DAC_TX_inst_aadd_97_a9_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_97_a9 = com_DAC_TX_inst_await_cnt_l_a8_a $ com_DAC_TX_inst_aadd_97_a8COUT
-- com_DAC_TX_inst_aadd_97_a9COUT = CARRY(com_DAC_TX_inst_await_cnt_l_a8_a # !com_DAC_TX_inst_aadd_97_a8COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_await_cnt_l_a8_a,
	cin => com_DAC_TX_inst_aadd_97_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_97_a9,
	cout => com_DAC_TX_inst_aadd_97_a9COUT);

com_DAC_TX_inst_aSelect_145_a103_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_145_a103 = com_DAC_TX_inst_astate_a10 & (com_DAC_TX_inst_await_cnt_l_a8_a # com_DAC_TX_inst_ai_a4736) # !com_DAC_TX_inst_astate_a10 & !com_DAC_TX_inst_astate_a8 & com_DAC_TX_inst_await_cnt_l_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BAB0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a10,
	datab => com_DAC_TX_inst_astate_a8,
	datac => com_DAC_TX_inst_await_cnt_l_a8_a,
	datad => com_DAC_TX_inst_ai_a4736,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_145_a103);

com_DAC_TX_inst_await_cnt_l_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a8_a = DFFE(com_DAC_TX_inst_aSelect_145_a103 # com_DAC_TX_inst_aadd_97_a9 & com_DAC_TX_inst_astate_a9 & !com_DAC_TX_inst_ai_a4864, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF08",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aadd_97_a9,
	datab => com_DAC_TX_inst_astate_a9,
	datac => com_DAC_TX_inst_ai_a4864,
	datad => com_DAC_TX_inst_aSelect_145_a103,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a8_a);

com_DAC_TX_inst_aadd_97_a10_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_97_a10 = com_DAC_TX_inst_await_cnt_l_a9_a $ !com_DAC_TX_inst_aadd_97_a9COUT
-- com_DAC_TX_inst_aadd_97_a10COUT = CARRY(!com_DAC_TX_inst_await_cnt_l_a9_a & !com_DAC_TX_inst_aadd_97_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a9_a,
	cin => com_DAC_TX_inst_aadd_97_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_97_a10,
	cout => com_DAC_TX_inst_aadd_97_a10COUT);

com_DAC_TX_inst_aSelect_144_a103_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_144_a103 = com_DAC_TX_inst_await_cnt_l_a9_a & (com_DAC_TX_inst_astate_a10 # !com_DAC_TX_inst_astate_a8) # !com_DAC_TX_inst_await_cnt_l_a9_a & com_DAC_TX_inst_ai_a4736 & com_DAC_TX_inst_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a8,
	datab => com_DAC_TX_inst_ai_a4736,
	datac => com_DAC_TX_inst_await_cnt_l_a9_a,
	datad => com_DAC_TX_inst_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_144_a103);

com_DAC_TX_inst_await_cnt_l_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a9_a = DFFE(com_DAC_TX_inst_aSelect_144_a103 # com_DAC_TX_inst_aadd_97_a10 & com_DAC_TX_inst_astate_a9 & !com_DAC_TX_inst_ai_a4864, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aadd_97_a10,
	datab => com_DAC_TX_inst_astate_a9,
	datac => com_DAC_TX_inst_aSelect_144_a103,
	datad => com_DAC_TX_inst_ai_a4864,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a9_a);

com_DAC_TX_inst_aSelect_143_a105_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_143_a105 = com_DAC_TX_inst_await_cnt_l_a10_a & (com_DAC_TX_inst_astate_a10 # !com_DAC_TX_inst_astate_a8) # !com_DAC_TX_inst_await_cnt_l_a10_a & com_DAC_TX_inst_ai_a4736 & com_DAC_TX_inst_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC44",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a8,
	datab => com_DAC_TX_inst_await_cnt_l_a10_a,
	datac => com_DAC_TX_inst_ai_a4736,
	datad => com_DAC_TX_inst_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_143_a105);

com_DAC_TX_inst_aadd_97_a11_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_97_a11 = com_DAC_TX_inst_await_cnt_l_a10_a $ com_DAC_TX_inst_aadd_97_a10COUT

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a10_a,
	cin => com_DAC_TX_inst_aadd_97_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_97_a11);

com_DAC_TX_inst_await_cnt_l_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a10_a = DFFE(com_DAC_TX_inst_aSelect_143_a105 # !com_DAC_TX_inst_ai_a4864 & com_DAC_TX_inst_astate_a9 & com_DAC_TX_inst_aadd_97_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a4864,
	datab => com_DAC_TX_inst_astate_a9,
	datac => com_DAC_TX_inst_aSelect_143_a105,
	datad => com_DAC_TX_inst_aadd_97_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a10_a);

com_DAC_TX_inst_ai_a4763_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a4763 = !com_DAC_TX_inst_await_cnt_l_a5_a & !com_DAC_TX_inst_await_cnt_l_a3_a & !com_DAC_TX_inst_await_cnt_l_a4_a & !com_DAC_TX_inst_await_cnt_l_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a5_a,
	datab => com_DAC_TX_inst_await_cnt_l_a3_a,
	datac => com_DAC_TX_inst_await_cnt_l_a4_a,
	datad => com_DAC_TX_inst_await_cnt_l_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => com_DAC_TX_inst_ai_a4763);

com_DAC_TX_inst_ai_a4865_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a4865 = (!com_DAC_TX_inst_await_cnt_l_a1_a & !com_DAC_TX_inst_await_cnt_l_a0_a & !com_DAC_TX_inst_await_cnt_l_a2_a) & CASCADE(com_DAC_TX_inst_ai_a4763)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0101",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a1_a,
	datab => com_DAC_TX_inst_await_cnt_l_a0_a,
	datac => com_DAC_TX_inst_await_cnt_l_a2_a,
	cascin => com_DAC_TX_inst_ai_a4763,
	devclrn => devclrn,
	devpor => devpor,
	cascout => com_DAC_TX_inst_ai_a4865);

com_DAC_TX_inst_ai_a4864_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a4864 = (!com_DAC_TX_inst_await_cnt_l_a9_a & !com_DAC_TX_inst_await_cnt_l_a8_a & !com_DAC_TX_inst_await_cnt_l_a7_a & !com_DAC_TX_inst_await_cnt_l_a10_a) & CASCADE(com_DAC_TX_inst_ai_a4865)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a9_a,
	datab => com_DAC_TX_inst_await_cnt_l_a8_a,
	datac => com_DAC_TX_inst_await_cnt_l_a7_a,
	datad => com_DAC_TX_inst_await_cnt_l_a10_a,
	cascin => com_DAC_TX_inst_ai_a4865,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a4864);

com_DAC_TX_inst_ai_a615_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a615 = com_DAC_TX_inst_ai_a4864 & com_DAC_TX_inst_astate_a9 # !slaveregister_inst_aregisters_a2_a_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F333",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_aregisters_a2_a_a1_a,
	datac => com_DAC_TX_inst_ai_a4864,
	datad => com_DAC_TX_inst_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a615);

com_DAC_TX_inst_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_astate_a8 = DFFE(com_DAC_TX_inst_astate_a8 & (slaveregister_inst_aregisters_a2_a_a0_a # !com_DAC_TX_inst_ai_a615) # !com_DAC_TX_inst_astate_a8 & !slaveregister_inst_aregisters_a2_a_a0_a & !com_DAC_TX_inst_ai_a615 & com_DAC_TX_inst_ai_a4736, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8B8A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a8,
	datab => slaveregister_inst_aregisters_a2_a_a0_a,
	datac => com_DAC_TX_inst_ai_a615,
	datad => com_DAC_TX_inst_ai_a4736,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_astate_a8);

com_DAC_TX_inst_ai_a628_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a628 = com_DAC_TX_inst_astate_a9 & (com_DAC_TX_inst_ai_a4864 # !com_DAC_TX_inst_await_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_astate_a9,
	datac => com_DAC_TX_inst_ai_a4864,
	datad => com_DAC_TX_inst_await_cnt_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a628);

com_DAC_TX_inst_ai_a4853_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a4853 = !com_DAC_TX_inst_ai_a4736 & (com_DAC_TX_inst_astate_a10 # !com_DAC_TX_inst_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F5",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a8,
	datac => com_DAC_TX_inst_astate_a10,
	datad => com_DAC_TX_inst_ai_a4736,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a4853);

com_DAC_TX_inst_aadd_97_rtl_1_a397_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_97_rtl_1_a397 = com_DAC_TX_inst_astate_a9 & !com_DAC_TX_inst_ai_a4864

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => com_DAC_TX_inst_astate_a9,
	datad => com_DAC_TX_inst_ai_a4864,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_97_rtl_1_a397);

com_DAC_TX_inst_await_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_a0_a = DFFE(slaveregister_inst_aregisters_a2_a_a1_a & (com_DAC_TX_inst_await_cnt_a0_a & com_DAC_TX_inst_aadd_97_rtl_1_a397 # !com_DAC_TX_inst_await_cnt_a0_a & com_DAC_TX_inst_ai_a4853), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , !slaveregister_inst_aregisters_a2_a_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A820",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a2_a_a1_a,
	datab => com_DAC_TX_inst_await_cnt_a0_a,
	datac => com_DAC_TX_inst_ai_a4853,
	datad => com_DAC_TX_inst_aadd_97_rtl_1_a397,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => NOT_slaveregister_inst_aregisters_a2_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_a0_a);

com_DAC_TX_inst_aadd_50_a10_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_50_a10 = com_DAC_TX_inst_await_cnt_a0_a $ !com_DAC_TX_inst_await_cnt_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_a0_a,
	datac => com_DAC_TX_inst_await_cnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_50_a10);

com_DAC_TX_inst_ai_a511_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a511 = !com_DAC_TX_inst_aadd_50_a10 & (!com_DAC_TX_inst_ai_a4736 & com_DAC_TX_inst_astate_a10 # !com_DAC_TX_inst_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0073",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a4736,
	datab => com_DAC_TX_inst_astate_a8,
	datac => com_DAC_TX_inst_astate_a10,
	datad => com_DAC_TX_inst_aadd_50_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a511);

com_DAC_TX_inst_ai_a646_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a646 = com_DAC_TX_inst_astate_a9 & (com_DAC_TX_inst_ai_a4864 # !com_DAC_TX_inst_await_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_astate_a9,
	datac => com_DAC_TX_inst_ai_a4864,
	datad => com_DAC_TX_inst_await_cnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a646);

com_DAC_TX_inst_await_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_a1_a = DFFE(!com_DAC_TX_inst_ai_a511 & slaveregister_inst_aregisters_a2_a_a1_a & !com_DAC_TX_inst_ai_a646 & !com_DAC_TX_inst_aSelect_139_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , !slaveregister_inst_aregisters_a2_a_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0004",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a511,
	datab => slaveregister_inst_aregisters_a2_a_a1_a,
	datac => com_DAC_TX_inst_ai_a646,
	datad => com_DAC_TX_inst_aSelect_139_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => NOT_slaveregister_inst_aregisters_a2_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_a1_a);

com_DAC_TX_inst_ai_a4739_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a4739 = com_DAC_TX_inst_await_cnt_a2_a & !com_DAC_TX_inst_await_cnt_a0_a & com_DAC_TX_inst_await_cnt_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_a2_a,
	datab => com_DAC_TX_inst_await_cnt_a0_a,
	datac => com_DAC_TX_inst_await_cnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a4739);

com_DAC_TX_inst_ai_a491_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a491 = com_DAC_TX_inst_astate_a8 & !com_DAC_TX_inst_await_cnt_a3_a & com_DAC_TX_inst_astate_a10 & !com_DAC_TX_inst_ai_a4739 # !com_DAC_TX_inst_astate_a8 & (com_DAC_TX_inst_await_cnt_a3_a $ !com_DAC_TX_inst_ai_a4739)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4431",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a8,
	datab => com_DAC_TX_inst_await_cnt_a3_a,
	datac => com_DAC_TX_inst_astate_a10,
	datad => com_DAC_TX_inst_ai_a4739,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a491);

com_DAC_TX_inst_await_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_a3_a = DFFE(!com_DAC_TX_inst_aSelect_139_a10 & slaveregister_inst_aregisters_a2_a_a1_a & !com_DAC_TX_inst_ai_a628 & !com_DAC_TX_inst_ai_a491, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , !slaveregister_inst_aregisters_a2_a_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0004",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aSelect_139_a10,
	datab => slaveregister_inst_aregisters_a2_a_a1_a,
	datac => com_DAC_TX_inst_ai_a628,
	datad => com_DAC_TX_inst_ai_a491,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => NOT_slaveregister_inst_aregisters_a2_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_a3_a);

com_DAC_TX_inst_aadd_50_a76_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_50_a76 = !com_DAC_TX_inst_await_cnt_a0_a & com_DAC_TX_inst_await_cnt_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_a0_a,
	datac => com_DAC_TX_inst_await_cnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_50_a76);

com_DAC_TX_inst_aSelect_139_a10_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_139_a10 = com_DAC_TX_inst_await_cnt_a2_a & !com_DAC_TX_inst_astate_a8 & com_DAC_TX_inst_await_cnt_a3_a & com_DAC_TX_inst_aadd_50_a76

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_a2_a,
	datab => com_DAC_TX_inst_astate_a8,
	datac => com_DAC_TX_inst_await_cnt_a3_a,
	datad => com_DAC_TX_inst_aadd_50_a76,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_139_a10);

com_DAC_TX_inst_aadd_50_a15_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_50_a15 = com_DAC_TX_inst_await_cnt_a2_a $ (com_DAC_TX_inst_await_cnt_a1_a & !com_DAC_TX_inst_await_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA66",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_a2_a,
	datab => com_DAC_TX_inst_await_cnt_a1_a,
	datad => com_DAC_TX_inst_await_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_50_a15);

com_DAC_TX_inst_ai_a501_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a501 = !com_DAC_TX_inst_aadd_50_a15 & (!com_DAC_TX_inst_ai_a4736 & com_DAC_TX_inst_astate_a10 # !com_DAC_TX_inst_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1055",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aadd_50_a15,
	datab => com_DAC_TX_inst_ai_a4736,
	datac => com_DAC_TX_inst_astate_a10,
	datad => com_DAC_TX_inst_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a501);

com_DAC_TX_inst_ai_a637_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a637 = com_DAC_TX_inst_astate_a9 & (com_DAC_TX_inst_ai_a4864 # !com_DAC_TX_inst_await_cnt_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a9,
	datac => com_DAC_TX_inst_await_cnt_a2_a,
	datad => com_DAC_TX_inst_ai_a4864,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a637);

com_DAC_TX_inst_await_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_a2_a = DFFE(!com_DAC_TX_inst_aSelect_139_a10 & !com_DAC_TX_inst_ai_a501 & slaveregister_inst_aregisters_a2_a_a1_a & !com_DAC_TX_inst_ai_a637, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , !slaveregister_inst_aregisters_a2_a_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0010",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aSelect_139_a10,
	datab => com_DAC_TX_inst_ai_a501,
	datac => slaveregister_inst_aregisters_a2_a_a1_a,
	datad => com_DAC_TX_inst_ai_a637,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => NOT_slaveregister_inst_aregisters_a2_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_a2_a);

com_DAC_TX_inst_ai_a4736_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a4736 = com_DAC_TX_inst_await_cnt_a2_a & com_DAC_TX_inst_await_cnt_a1_a & com_DAC_TX_inst_await_cnt_a3_a & !com_DAC_TX_inst_await_cnt_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_a2_a,
	datab => com_DAC_TX_inst_await_cnt_a1_a,
	datac => com_DAC_TX_inst_await_cnt_a3_a,
	datad => com_DAC_TX_inst_await_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a4736);

com_DAC_TX_inst_ai_a472_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a472 = com_DAC_TX_inst_astate_a10 & (slaveregister_inst_aregisters_a2_a_a0_a # !com_DAC_TX_inst_ai_a4736 & slaveregister_inst_aregisters_a2_a_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a4736,
	datab => slaveregister_inst_aregisters_a2_a_a0_a,
	datac => slaveregister_inst_aregisters_a2_a_a1_a,
	datad => com_DAC_TX_inst_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a472);

com_DAC_TX_inst_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_astate_a10 = DFFE(com_DAC_TX_inst_ai_a472 # com_DAC_TX_inst_ai_a4736 & !com_DAC_TX_inst_astate_a8 & com_DAC_TX_inst_await_cnt_l_a10_a_a126, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF20",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a4736,
	datab => com_DAC_TX_inst_astate_a8,
	datac => com_DAC_TX_inst_await_cnt_l_a10_a_a126,
	datad => com_DAC_TX_inst_ai_a472,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_astate_a10);

com_DAC_TX_inst_ai_a4755_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a4755 = com_DAC_TX_inst_astate_a9 # !slaveregister_inst_aregisters_a2_a_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF33",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_aregisters_a2_a_a1_a,
	datad => com_DAC_TX_inst_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a4755);

com_DAC_TX_inst_anormal_a1_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_anormal_a1 = !slaveregister_inst_aregisters_a2_a_a0_a & slaveregister_inst_aregisters_a2_a_a1_a & com_DAC_TX_inst_astate_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_aregisters_a2_a_a0_a,
	datac => slaveregister_inst_aregisters_a2_a_a1_a,
	datad => com_DAC_TX_inst_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_anormal_a1);

com_DAC_TX_inst_anormal_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_anormal = DFFE(com_DAC_TX_inst_anormal $ com_DAC_TX_inst_ai_a4864, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , com_DAC_TX_inst_anormal_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => com_DAC_TX_inst_anormal,
	datad => com_DAC_TX_inst_ai_a4864,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => com_DAC_TX_inst_anormal_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_anormal);

com_DAC_TX_inst_ai_a515_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a515 = com_DAC_TX_inst_ai_a4755 # com_DAC_TX_inst_anormal & !com_DAC_TX_inst_astate_a8 # !com_DAC_TX_inst_anormal & com_DAC_TX_inst_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3FA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a10,
	datab => com_DAC_TX_inst_astate_a8,
	datac => com_DAC_TX_inst_ai_a4755,
	datad => com_DAC_TX_inst_anormal,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a515);

com_DAC_TX_inst_aCOM_DB_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_DB_a13_a_areg0 = DFFE(slaveregister_inst_aregisters_a2_a_a0_a & (com_DAC_TX_inst_ai_a662 # com_DAC_TX_inst_ai_a545) # !slaveregister_inst_aregisters_a2_a_a0_a & com_DAC_TX_inst_ai_a515, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFE0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a662,
	datab => com_DAC_TX_inst_ai_a545,
	datac => slaveregister_inst_aregisters_a2_a_a0_a,
	datad => com_DAC_TX_inst_ai_a515,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_DB_a13_a_areg0);

com_DAC_TX_inst_ai_a566_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a566 = com_DAC_TX_inst_await_cnt_l_a10_a_a126 & (com_DAC_TX_inst_anormal & !com_DAC_TX_inst_astate_a8 # !com_DAC_TX_inst_anormal & com_DAC_TX_inst_astate_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4E00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_anormal,
	datab => com_DAC_TX_inst_astate_a10,
	datac => com_DAC_TX_inst_astate_a8,
	datad => com_DAC_TX_inst_await_cnt_l_a10_a_a126,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a566);

com_DAC_TX_inst_aCOM_DB_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_DB_a12_a_areg0 = DFFE(com_DAC_TX_inst_ai_a566 # slaveregister_inst_aregisters_a2_a_a0_a & (com_DAC_TX_inst_ai_a553 # com_DAC_TX_inst_ai_a671), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEEA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a566,
	datab => slaveregister_inst_aregisters_a2_a_a0_a,
	datac => com_DAC_TX_inst_ai_a553,
	datad => com_DAC_TX_inst_ai_a671,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_DB_a12_a_areg0);

com_DAC_TX_inst_aCOM_DB_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_DB_a11_a_areg0 = DFFE(com_DAC_TX_inst_ai_a566 # slaveregister_inst_aregisters_a2_a_a0_a & (com_DAC_TX_inst_ai_a568 # com_DAC_TX_inst_ai_a680), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEEC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a2_a_a0_a,
	datab => com_DAC_TX_inst_ai_a566,
	datac => com_DAC_TX_inst_ai_a568,
	datad => com_DAC_TX_inst_ai_a680,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_DB_a11_a_areg0);

com_DAC_TX_inst_aCOM_DB_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_DB_a10_a_areg0 = DFFE(com_DAC_TX_inst_ai_a566 # slaveregister_inst_aregisters_a2_a_a0_a & (com_DAC_TX_inst_ai_a576 # com_DAC_TX_inst_ai_a689), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEEC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a2_a_a0_a,
	datab => com_DAC_TX_inst_ai_a566,
	datac => com_DAC_TX_inst_ai_a576,
	datad => com_DAC_TX_inst_ai_a689,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_DB_a10_a_areg0);

com_DAC_TX_inst_aCOM_DB_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_DB_a9_a_areg0 = DFFE(com_DAC_TX_inst_ai_a566 # slaveregister_inst_aregisters_a2_a_a0_a & (com_DAC_TX_inst_ai_a584 # com_DAC_TX_inst_ai_a698), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAEA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a566,
	datab => com_DAC_TX_inst_ai_a584,
	datac => slaveregister_inst_aregisters_a2_a_a0_a,
	datad => com_DAC_TX_inst_ai_a698,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_DB_a9_a_areg0);

com_DAC_TX_inst_aCOM_DB_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_DB_a8_a_areg0 = DFFE(com_DAC_TX_inst_ai_a566 # slaveregister_inst_aregisters_a2_a_a0_a & (com_DAC_TX_inst_ai_a592 # com_DAC_TX_inst_ai_a707), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEEC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a2_a_a0_a,
	datab => com_DAC_TX_inst_ai_a566,
	datac => com_DAC_TX_inst_ai_a592,
	datad => com_DAC_TX_inst_ai_a707,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_DB_a8_a_areg0);

com_DAC_TX_inst_aCOM_DB_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_DB_a7_a_areg0 = DFFE(com_DAC_TX_inst_ai_a566 # slaveregister_inst_aregisters_a2_a_a0_a & (com_DAC_TX_inst_ai_a600 # com_DAC_TX_inst_ai_a716), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a600,
	datab => slaveregister_inst_aregisters_a2_a_a0_a,
	datac => com_DAC_TX_inst_ai_a566,
	datad => com_DAC_TX_inst_ai_a716,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_DB_a7_a_areg0);

com_DAC_TX_inst_ai_a210_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a210 = slaveregister_inst_aregisters_a2_a_a1_a & !slaveregister_inst_aregisters_a2_a_a0_a & !com_DAC_TX_inst_astate_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_aregisters_a2_a_a1_a,
	datac => slaveregister_inst_aregisters_a2_a_a0_a,
	datad => com_DAC_TX_inst_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a210);

com_DAC_TX_inst_aCOM_DB_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_DB_a6_a_areg0 = DFFE(com_DAC_TX_inst_ai_a210 # slaveregister_inst_aregisters_a2_a_a0_a & (com_DAC_TX_inst_ai_a725 # com_DAC_TX_inst_ai_a608), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFE0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a725,
	datab => com_DAC_TX_inst_ai_a608,
	datac => slaveregister_inst_aregisters_a2_a_a0_a,
	datad => com_DAC_TX_inst_ai_a210,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_DB_a6_a_areg0);

inst_rs486_aHDV_RxENA_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aHDV_RxENA_areg0 = DFFE(slaveregister_inst_aregisters_a2_a_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , !slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_aregisters_a2_a_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => NOT_slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_aHDV_RxENA_areg0);

inst_rs486_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_astate_a8 = DFFE(slaveregister_inst_aregisters_a2_a_a11_a & (inst_rs486_ai_a588 & !inst_rs486_astate_a10 # !inst_rs486_ai_a588 & inst_rs486_astate_a8) # !slaveregister_inst_aregisters_a2_a_a11_a & inst_rs486_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "74F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a10,
	datab => slaveregister_inst_aregisters_a2_a_a11_a,
	datac => inst_rs486_astate_a8,
	datad => inst_rs486_ai_a588,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_astate_a8);

inst_rs486_aSelect_229_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aSelect_229_a19 = inst_rs486_astate_a8 & !inst_rs486_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a8,
	datac => inst_rs486_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aSelect_229_a19);

inst_rs486_aadd_6_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a1 = !inst_rs486_acount_a0_a
-- inst_rs486_aadd_6_a1COUT = CARRY(inst_rs486_acount_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a1,
	cout => inst_rs486_aadd_6_a1COUT);

inst_rs486_acount_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a0_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a1 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0D00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_aSelect_229_a19,
	datab => inst_rs486_astate_a9,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a0_a);

inst_rs486_aadd_6_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a2 = inst_rs486_acount_a1_a $ !inst_rs486_aadd_6_a1COUT
-- inst_rs486_aadd_6_a2COUT = CARRY(!inst_rs486_acount_a1_a & !inst_rs486_aadd_6_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a1_a,
	cin => inst_rs486_aadd_6_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a2,
	cout => inst_rs486_aadd_6_a2COUT);

inst_rs486_acount_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a1_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a2 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a1_a);

inst_rs486_aadd_6_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a3 = inst_rs486_acount_a2_a $ !inst_rs486_aadd_6_a2COUT
-- inst_rs486_aadd_6_a3COUT = CARRY(!inst_rs486_aadd_6_a2COUT # !inst_rs486_acount_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A55F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a2_a,
	cin => inst_rs486_aadd_6_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a3,
	cout => inst_rs486_aadd_6_a3COUT);

inst_rs486_acount_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a2_a = DFFE(inst_rs486_aSelect_229_a19 & (inst_rs486_ai_a588 # !inst_rs486_aadd_6_a3 # !inst_rs486_astate_a9) # !inst_rs486_aSelect_229_a19 & !inst_rs486_ai_a588 & !inst_rs486_aadd_6_a3, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A2AF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_aSelect_229_a19,
	datab => inst_rs486_astate_a9,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a2_a);

inst_rs486_aadd_6_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a4 = inst_rs486_acount_a3_a $ !inst_rs486_aadd_6_a3COUT
-- inst_rs486_aadd_6_a4COUT = CARRY(!inst_rs486_acount_a3_a & !inst_rs486_aadd_6_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a3_a,
	cin => inst_rs486_aadd_6_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a4,
	cout => inst_rs486_aadd_6_a4COUT);

inst_rs486_acount_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a3_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a4 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a3_a);

inst_rs486_aadd_6_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a5 = inst_rs486_acount_a4_a $ inst_rs486_aadd_6_a4COUT
-- inst_rs486_aadd_6_a5COUT = CARRY(inst_rs486_acount_a4_a # !inst_rs486_aadd_6_a4COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a4_a,
	cin => inst_rs486_aadd_6_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a5,
	cout => inst_rs486_aadd_6_a5COUT);

inst_rs486_acount_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a4_a = DFFE(inst_rs486_astate_a9 & (inst_rs486_ai_a588 # inst_rs486_aadd_6_a5) # !inst_rs486_astate_a9 & !inst_rs486_aSelect_229_a19 & !inst_rs486_ai_a588 & inst_rs486_aadd_6_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CDC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_aSelect_229_a19,
	datab => inst_rs486_astate_a9,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a4_a);

inst_rs486_aadd_6_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a6 = inst_rs486_acount_a5_a $ !inst_rs486_aadd_6_a5COUT
-- inst_rs486_aadd_6_a6COUT = CARRY(!inst_rs486_acount_a5_a & !inst_rs486_aadd_6_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a5_a,
	cin => inst_rs486_aadd_6_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a6,
	cout => inst_rs486_aadd_6_a6COUT);

inst_rs486_acount_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a5_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a6 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0D00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_aSelect_229_a19,
	datab => inst_rs486_astate_a9,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a5_a);

inst_rs486_aadd_6_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a7 = inst_rs486_acount_a6_a $ inst_rs486_aadd_6_a6COUT
-- inst_rs486_aadd_6_a7COUT = CARRY(inst_rs486_acount_a6_a # !inst_rs486_aadd_6_a6COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a6_a,
	cin => inst_rs486_aadd_6_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a7,
	cout => inst_rs486_aadd_6_a7COUT);

inst_rs486_acount_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a6_a = DFFE(inst_rs486_astate_a9 & (inst_rs486_ai_a588 # inst_rs486_aadd_6_a7) # !inst_rs486_astate_a9 & !inst_rs486_aSelect_229_a19 & !inst_rs486_ai_a588 & inst_rs486_aadd_6_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CDC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_aSelect_229_a19,
	datab => inst_rs486_astate_a9,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a6_a);

inst_rs486_aadd_6_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a8 = inst_rs486_acount_a7_a $ !inst_rs486_aadd_6_a7COUT
-- inst_rs486_aadd_6_a8COUT = CARRY(!inst_rs486_acount_a7_a & !inst_rs486_aadd_6_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a7_a,
	cin => inst_rs486_aadd_6_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a8,
	cout => inst_rs486_aadd_6_a8COUT);

inst_rs486_acount_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a7_a = DFFE(inst_rs486_astate_a9 & (inst_rs486_ai_a588 # inst_rs486_aadd_6_a8) # !inst_rs486_astate_a9 & !inst_rs486_aSelect_229_a19 & !inst_rs486_ai_a588 & inst_rs486_aadd_6_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CDC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_aSelect_229_a19,
	datab => inst_rs486_astate_a9,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a7_a);

inst_rs486_aadd_6_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a9 = inst_rs486_acount_a8_a $ inst_rs486_aadd_6_a8COUT
-- inst_rs486_aadd_6_a9COUT = CARRY(inst_rs486_acount_a8_a # !inst_rs486_aadd_6_a8COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a8_a,
	cin => inst_rs486_aadd_6_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a9,
	cout => inst_rs486_aadd_6_a9COUT);

inst_rs486_acount_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a8_a = DFFE(inst_rs486_astate_a9 & (inst_rs486_aadd_6_a9 # inst_rs486_ai_a588) # !inst_rs486_astate_a9 & inst_rs486_aadd_6_a9 & !inst_rs486_aSelect_229_a19 & !inst_rs486_ai_a588, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA8C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aadd_6_a9,
	datac => inst_rs486_aSelect_229_a19,
	datad => inst_rs486_ai_a588,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a8_a);

inst_rs486_aadd_6_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a10 = inst_rs486_acount_a9_a $ !inst_rs486_aadd_6_a9COUT
-- inst_rs486_aadd_6_a10COUT = CARRY(!inst_rs486_acount_a9_a & !inst_rs486_aadd_6_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a9_a,
	cin => inst_rs486_aadd_6_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a10,
	cout => inst_rs486_aadd_6_a10COUT);

inst_rs486_acount_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a9_a = DFFE(inst_rs486_astate_a9 & (inst_rs486_aadd_6_a10 # inst_rs486_ai_a588) # !inst_rs486_astate_a9 & inst_rs486_aadd_6_a10 & !inst_rs486_aSelect_229_a19 & !inst_rs486_ai_a588, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA8C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aadd_6_a10,
	datac => inst_rs486_aSelect_229_a19,
	datad => inst_rs486_ai_a588,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a9_a);

inst_rs486_aadd_6_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a11 = inst_rs486_acount_a10_a $ inst_rs486_aadd_6_a10COUT
-- inst_rs486_aadd_6_a11COUT = CARRY(inst_rs486_acount_a10_a # !inst_rs486_aadd_6_a10COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a10_a,
	cin => inst_rs486_aadd_6_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a11,
	cout => inst_rs486_aadd_6_a11COUT);

inst_rs486_acount_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a10_a = DFFE(inst_rs486_astate_a9 & (inst_rs486_aadd_6_a11 # inst_rs486_ai_a588) # !inst_rs486_astate_a9 & inst_rs486_aadd_6_a11 & !inst_rs486_aSelect_229_a19 & !inst_rs486_ai_a588, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA8C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aadd_6_a11,
	datac => inst_rs486_aSelect_229_a19,
	datad => inst_rs486_ai_a588,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a10_a);

inst_rs486_aadd_6_a12_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a12 = inst_rs486_acount_a11_a $ !inst_rs486_aadd_6_a11COUT
-- inst_rs486_aadd_6_a12COUT = CARRY(!inst_rs486_acount_a11_a & !inst_rs486_aadd_6_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a11_a,
	cin => inst_rs486_aadd_6_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a12,
	cout => inst_rs486_aadd_6_a12COUT);

inst_rs486_acount_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a11_a = DFFE(inst_rs486_aadd_6_a12 & !inst_rs486_ai_a588 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "008C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aadd_6_a12,
	datac => inst_rs486_aSelect_229_a19,
	datad => inst_rs486_ai_a588,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a11_a);

inst_rs486_aadd_6_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a13 = inst_rs486_acount_a12_a $ inst_rs486_aadd_6_a12COUT
-- inst_rs486_aadd_6_a13COUT = CARRY(inst_rs486_acount_a12_a # !inst_rs486_aadd_6_a12COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a12_a,
	cin => inst_rs486_aadd_6_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a13,
	cout => inst_rs486_aadd_6_a13COUT);

inst_rs486_acount_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a12_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a13 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2300",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_ai_a588,
	datac => inst_rs486_aSelect_229_a19,
	datad => inst_rs486_aadd_6_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a12_a);

inst_rs486_aadd_6_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a14 = inst_rs486_acount_a13_a $ !inst_rs486_aadd_6_a13COUT
-- inst_rs486_aadd_6_a14COUT = CARRY(!inst_rs486_acount_a13_a & !inst_rs486_aadd_6_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a13_a,
	cin => inst_rs486_aadd_6_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a14,
	cout => inst_rs486_aadd_6_a14COUT);

inst_rs486_acount_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a13_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a14 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2300",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_ai_a588,
	datac => inst_rs486_aSelect_229_a19,
	datad => inst_rs486_aadd_6_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a13_a);

inst_rs486_aadd_6_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a15 = inst_rs486_acount_a14_a $ inst_rs486_aadd_6_a14COUT
-- inst_rs486_aadd_6_a15COUT = CARRY(inst_rs486_acount_a14_a # !inst_rs486_aadd_6_a14COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a14_a,
	cin => inst_rs486_aadd_6_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a15,
	cout => inst_rs486_aadd_6_a15COUT);

inst_rs486_acount_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a14_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a15 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2300",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_ai_a588,
	datac => inst_rs486_aSelect_229_a19,
	datad => inst_rs486_aadd_6_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a14_a);

inst_rs486_aadd_6_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a16 = inst_rs486_acount_a15_a $ !inst_rs486_aadd_6_a15COUT
-- inst_rs486_aadd_6_a16COUT = CARRY(!inst_rs486_acount_a15_a & !inst_rs486_aadd_6_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a15_a,
	cin => inst_rs486_aadd_6_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a16,
	cout => inst_rs486_aadd_6_a16COUT);

inst_rs486_acount_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a15_a = DFFE(inst_rs486_aadd_6_a16 & !inst_rs486_ai_a588 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "008C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aadd_6_a16,
	datac => inst_rs486_aSelect_229_a19,
	datad => inst_rs486_ai_a588,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a15_a);

inst_rs486_ai_a671_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_ai_a671 = !inst_rs486_acount_a14_a & !inst_rs486_acount_a12_a & !inst_rs486_acount_a13_a & !inst_rs486_acount_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a14_a,
	datab => inst_rs486_acount_a12_a,
	datac => inst_rs486_acount_a13_a,
	datad => inst_rs486_acount_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_rs486_ai_a671);

inst_rs486_ai_a828_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_ai_a828 = (!inst_rs486_acount_a9_a & !inst_rs486_acount_a8_a & !inst_rs486_acount_a10_a & !inst_rs486_acount_a11_a) & CASCADE(inst_rs486_ai_a671)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a9_a,
	datab => inst_rs486_acount_a8_a,
	datac => inst_rs486_acount_a10_a,
	datad => inst_rs486_acount_a11_a,
	cascin => inst_rs486_ai_a671,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_ai_a828);

inst_rs486_ai_a717_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_ai_a717 = !inst_rs486_acount_a6_a & !inst_rs486_acount_a5_a & !inst_rs486_acount_a7_a & !inst_rs486_acount_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a6_a,
	datab => inst_rs486_acount_a5_a,
	datac => inst_rs486_acount_a7_a,
	datad => inst_rs486_acount_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_rs486_ai_a717);

inst_rs486_ai_a829_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_ai_a829 = (!inst_rs486_acount_a1_a & inst_rs486_acount_a2_a & !inst_rs486_acount_a3_a & !inst_rs486_acount_a0_a) & CASCADE(inst_rs486_ai_a717)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0004",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a1_a,
	datab => inst_rs486_acount_a2_a,
	datac => inst_rs486_acount_a3_a,
	datad => inst_rs486_acount_a0_a,
	cascin => inst_rs486_ai_a717,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_ai_a829);

inst_rs486_aadd_6_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a17 = inst_rs486_acount_a16_a $ inst_rs486_aadd_6_a16COUT
-- inst_rs486_aadd_6_a17COUT = CARRY(inst_rs486_acount_a16_a # !inst_rs486_aadd_6_a16COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a16_a,
	cin => inst_rs486_aadd_6_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a17,
	cout => inst_rs486_aadd_6_a17COUT);

inst_rs486_acount_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a16_a = DFFE(inst_rs486_aadd_6_a17 & !inst_rs486_ai_a588 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00D0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_aSelect_229_a19,
	datab => inst_rs486_astate_a9,
	datac => inst_rs486_aadd_6_a17,
	datad => inst_rs486_ai_a588,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a16_a);

inst_rs486_aadd_6_a18_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a18 = inst_rs486_acount_a17_a $ !inst_rs486_aadd_6_a17COUT
-- inst_rs486_aadd_6_a18COUT = CARRY(!inst_rs486_acount_a17_a & !inst_rs486_aadd_6_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a17_a,
	cin => inst_rs486_aadd_6_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a18,
	cout => inst_rs486_aadd_6_a18COUT);

inst_rs486_acount_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a17_a = DFFE(inst_rs486_aadd_6_a18 & !inst_rs486_ai_a588 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00D0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_aSelect_229_a19,
	datab => inst_rs486_astate_a9,
	datac => inst_rs486_aadd_6_a18,
	datad => inst_rs486_ai_a588,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a17_a);

inst_rs486_aadd_6_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a19 = inst_rs486_acount_a18_a $ inst_rs486_aadd_6_a18COUT
-- inst_rs486_aadd_6_a19COUT = CARRY(inst_rs486_acount_a18_a # !inst_rs486_aadd_6_a18COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a18_a,
	cin => inst_rs486_aadd_6_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a19,
	cout => inst_rs486_aadd_6_a19COUT);

inst_rs486_acount_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a18_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a19 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a18_a);

inst_rs486_aadd_6_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a20 = inst_rs486_acount_a19_a $ !inst_rs486_aadd_6_a19COUT
-- inst_rs486_aadd_6_a20COUT = CARRY(!inst_rs486_acount_a19_a & !inst_rs486_aadd_6_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a19_a,
	cin => inst_rs486_aadd_6_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a20,
	cout => inst_rs486_aadd_6_a20COUT);

inst_rs486_acount_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a19_a = DFFE(inst_rs486_aadd_6_a20 & !inst_rs486_ai_a588 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00D0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_aSelect_229_a19,
	datab => inst_rs486_astate_a9,
	datac => inst_rs486_aadd_6_a20,
	datad => inst_rs486_ai_a588,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a19_a);

inst_rs486_aadd_6_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a21 = inst_rs486_acount_a20_a $ inst_rs486_aadd_6_a20COUT
-- inst_rs486_aadd_6_a21COUT = CARRY(inst_rs486_acount_a20_a # !inst_rs486_aadd_6_a20COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a20_a,
	cin => inst_rs486_aadd_6_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a21,
	cout => inst_rs486_aadd_6_a21COUT);

inst_rs486_acount_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a20_a = DFFE(inst_rs486_aadd_6_a21 & !inst_rs486_ai_a588 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "008A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_aadd_6_a21,
	datab => inst_rs486_astate_a9,
	datac => inst_rs486_aSelect_229_a19,
	datad => inst_rs486_ai_a588,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a20_a);

inst_rs486_aadd_6_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a22 = inst_rs486_acount_a21_a $ !inst_rs486_aadd_6_a21COUT
-- inst_rs486_aadd_6_a22COUT = CARRY(!inst_rs486_acount_a21_a & !inst_rs486_aadd_6_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a21_a,
	cin => inst_rs486_aadd_6_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a22,
	cout => inst_rs486_aadd_6_a22COUT);

inst_rs486_acount_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a21_a = DFFE(inst_rs486_aadd_6_a22 & !inst_rs486_ai_a588 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00D0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_aSelect_229_a19,
	datab => inst_rs486_astate_a9,
	datac => inst_rs486_aadd_6_a22,
	datad => inst_rs486_ai_a588,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a21_a);

inst_rs486_aadd_6_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a23 = inst_rs486_acount_a22_a $ inst_rs486_aadd_6_a22COUT
-- inst_rs486_aadd_6_a23COUT = CARRY(inst_rs486_acount_a22_a # !inst_rs486_aadd_6_a22COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a22_a,
	cin => inst_rs486_aadd_6_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a23,
	cout => inst_rs486_aadd_6_a23COUT);

inst_rs486_acount_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a22_a = DFFE(inst_rs486_aadd_6_a23 & !inst_rs486_ai_a588 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00D0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_aSelect_229_a19,
	datab => inst_rs486_astate_a9,
	datac => inst_rs486_aadd_6_a23,
	datad => inst_rs486_ai_a588,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a22_a);

inst_rs486_aadd_6_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a24 = inst_rs486_acount_a23_a $ !inst_rs486_aadd_6_a23COUT
-- inst_rs486_aadd_6_a24COUT = CARRY(!inst_rs486_acount_a23_a & !inst_rs486_aadd_6_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a23_a,
	cin => inst_rs486_aadd_6_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a24,
	cout => inst_rs486_aadd_6_a24COUT);

inst_rs486_acount_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a23_a = DFFE(inst_rs486_aadd_6_a24 & !inst_rs486_ai_a588 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00D0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_aSelect_229_a19,
	datab => inst_rs486_astate_a9,
	datac => inst_rs486_aadd_6_a24,
	datad => inst_rs486_ai_a588,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a23_a);

inst_rs486_aadd_6_a25_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a25 = inst_rs486_acount_a24_a $ inst_rs486_aadd_6_a24COUT
-- inst_rs486_aadd_6_a25COUT = CARRY(inst_rs486_acount_a24_a # !inst_rs486_aadd_6_a24COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a24_a,
	cin => inst_rs486_aadd_6_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a25,
	cout => inst_rs486_aadd_6_a25COUT);

inst_rs486_acount_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a24_a = DFFE(inst_rs486_aadd_6_a25 & !inst_rs486_ai_a588 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00D0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_aSelect_229_a19,
	datab => inst_rs486_astate_a9,
	datac => inst_rs486_aadd_6_a25,
	datad => inst_rs486_ai_a588,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a24_a);

inst_rs486_aadd_6_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a26 = inst_rs486_acount_a25_a $ !inst_rs486_aadd_6_a25COUT
-- inst_rs486_aadd_6_a26COUT = CARRY(!inst_rs486_acount_a25_a & !inst_rs486_aadd_6_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a25_a,
	cin => inst_rs486_aadd_6_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a26,
	cout => inst_rs486_aadd_6_a26COUT);

inst_rs486_acount_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a25_a = DFFE(inst_rs486_aadd_6_a26 & !inst_rs486_ai_a588 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00D0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_aSelect_229_a19,
	datab => inst_rs486_astate_a9,
	datac => inst_rs486_aadd_6_a26,
	datad => inst_rs486_ai_a588,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a25_a);

inst_rs486_aadd_6_a27_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a27 = inst_rs486_acount_a26_a $ inst_rs486_aadd_6_a26COUT
-- inst_rs486_aadd_6_a27COUT = CARRY(inst_rs486_acount_a26_a # !inst_rs486_aadd_6_a26COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a26_a,
	cin => inst_rs486_aadd_6_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a27,
	cout => inst_rs486_aadd_6_a27COUT);

inst_rs486_acount_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a26_a = DFFE(inst_rs486_aadd_6_a27 & !inst_rs486_ai_a588 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00D0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_aSelect_229_a19,
	datab => inst_rs486_astate_a9,
	datac => inst_rs486_aadd_6_a27,
	datad => inst_rs486_ai_a588,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a26_a);

inst_rs486_aadd_6_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a28 = inst_rs486_acount_a27_a $ !inst_rs486_aadd_6_a27COUT
-- inst_rs486_aadd_6_a28COUT = CARRY(!inst_rs486_acount_a27_a & !inst_rs486_aadd_6_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a27_a,
	cin => inst_rs486_aadd_6_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a28,
	cout => inst_rs486_aadd_6_a28COUT);

inst_rs486_acount_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a27_a = DFFE(inst_rs486_aadd_6_a28 & !inst_rs486_ai_a588 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00D0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_aSelect_229_a19,
	datab => inst_rs486_astate_a9,
	datac => inst_rs486_aadd_6_a28,
	datad => inst_rs486_ai_a588,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a27_a);

inst_rs486_aadd_6_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a29 = inst_rs486_acount_a28_a $ inst_rs486_aadd_6_a28COUT
-- inst_rs486_aadd_6_a29COUT = CARRY(inst_rs486_acount_a28_a # !inst_rs486_aadd_6_a28COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a28_a,
	cin => inst_rs486_aadd_6_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a29,
	cout => inst_rs486_aadd_6_a29COUT);

inst_rs486_acount_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a28_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a29 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a28_a);

inst_rs486_aadd_6_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a30 = inst_rs486_acount_a29_a $ !inst_rs486_aadd_6_a29COUT
-- inst_rs486_aadd_6_a30COUT = CARRY(!inst_rs486_acount_a29_a & !inst_rs486_aadd_6_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a29_a,
	cin => inst_rs486_aadd_6_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a30,
	cout => inst_rs486_aadd_6_a30COUT);

inst_rs486_acount_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a29_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a30 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a29_a);

inst_rs486_aadd_6_a31_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a31 = inst_rs486_acount_a30_a $ inst_rs486_aadd_6_a30COUT
-- inst_rs486_aadd_6_a31COUT = CARRY(inst_rs486_acount_a30_a # !inst_rs486_aadd_6_a30COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a30_a,
	cin => inst_rs486_aadd_6_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a31,
	cout => inst_rs486_aadd_6_a31COUT);

inst_rs486_acount_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a30_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a31 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a30_a);

inst_rs486_aadd_6_a32_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aadd_6_a32 = inst_rs486_aadd_6_a31COUT $ !inst_rs486_acount_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => inst_rs486_acount_a31_a,
	cin => inst_rs486_aadd_6_a31COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aadd_6_a32);

inst_rs486_acount_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a31_a = DFFE(!inst_rs486_ai_a588 & inst_rs486_aadd_6_a32 & (inst_rs486_astate_a9 # !inst_rs486_aSelect_229_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a2_a_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_aSelect_229_a19,
	datac => inst_rs486_ai_a588,
	datad => inst_rs486_aadd_6_a32,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a31_a);

inst_rs486_ai_a627_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_ai_a627 = !inst_rs486_acount_a28_a & !inst_rs486_acount_a31_a & !inst_rs486_acount_a29_a & !inst_rs486_acount_a30_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a28_a,
	datab => inst_rs486_acount_a31_a,
	datac => inst_rs486_acount_a29_a,
	datad => inst_rs486_acount_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_rs486_ai_a627);

inst_rs486_ai_a826_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_ai_a826 = (!inst_rs486_acount_a25_a & !inst_rs486_acount_a27_a & !inst_rs486_acount_a24_a & !inst_rs486_acount_a26_a) & CASCADE(inst_rs486_ai_a627)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a25_a,
	datab => inst_rs486_acount_a27_a,
	datac => inst_rs486_acount_a24_a,
	datad => inst_rs486_acount_a26_a,
	cascin => inst_rs486_ai_a627,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_ai_a826);

inst_rs486_ai_a641_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_ai_a641 = !inst_rs486_acount_a23_a & !inst_rs486_acount_a20_a & !inst_rs486_acount_a21_a & !inst_rs486_acount_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a23_a,
	datab => inst_rs486_acount_a20_a,
	datac => inst_rs486_acount_a21_a,
	datad => inst_rs486_acount_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_rs486_ai_a641);

inst_rs486_ai_a827_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_ai_a827 = (!inst_rs486_acount_a17_a & !inst_rs486_acount_a16_a & !inst_rs486_acount_a19_a & !inst_rs486_acount_a18_a) & CASCADE(inst_rs486_ai_a641)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a17_a,
	datab => inst_rs486_acount_a16_a,
	datac => inst_rs486_acount_a19_a,
	datad => inst_rs486_acount_a18_a,
	cascin => inst_rs486_ai_a641,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_ai_a827);

inst_rs486_ai_a588_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_ai_a588 = inst_rs486_ai_a828 & inst_rs486_ai_a829 & inst_rs486_ai_a826 & inst_rs486_ai_a827

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_ai_a828,
	datab => inst_rs486_ai_a829,
	datac => inst_rs486_ai_a826,
	datad => inst_rs486_ai_a827,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_ai_a588);

inst_rs486_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_astate_a9 = DFFE(inst_rs486_ai_a588 & (slaveregister_inst_aregisters_a2_a_a11_a & !inst_rs486_astate_a8 # !slaveregister_inst_aregisters_a2_a_a11_a & inst_rs486_astate_a9) # !inst_rs486_ai_a588 & inst_rs486_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2EAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_ai_a588,
	datac => inst_rs486_astate_a8,
	datad => slaveregister_inst_aregisters_a2_a_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_astate_a9);

inst_rs486_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_astate_a10 = DFFE(inst_rs486_ai_a588 & (slaveregister_inst_aregisters_a2_a_a11_a & inst_rs486_astate_a9 # !slaveregister_inst_aregisters_a2_a_a11_a & inst_rs486_astate_a10) # !inst_rs486_ai_a588 & inst_rs486_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a9,
	datab => inst_rs486_ai_a588,
	datac => inst_rs486_astate_a10,
	datad => slaveregister_inst_aregisters_a2_a_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_astate_a10);

inst_rs486_aHDV_TxENA_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aHDV_TxENA_areg0 = DFFE(inst_rs486_astate_a10 & slaveregister_inst_aregisters_a2_a_a10_a & !slaveregister_inst_aregisters_a2_a_a11_a # !inst_rs486_astate_a10 & (slaveregister_inst_aregisters_a2_a_a10_a # slaveregister_inst_aregisters_a2_a_a11_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "55CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a10,
	datab => slaveregister_inst_aregisters_a2_a_a10_a,
	datad => slaveregister_inst_aregisters_a2_a_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_aHDV_TxENA_areg0);

inst_rs486_apulse_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_apulse_a0 = inst_rs486_astate_a10 & slaveregister_inst_aregisters_a2_a_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a10,
	datad => slaveregister_inst_aregisters_a2_a_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_apulse_a0);

inst_rs486_apulse_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_apulse = DFFE(inst_rs486_apulse $ inst_rs486_ai_a588, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_rs486_apulse_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_apulse,
	datad => inst_rs486_ai_a588,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_rs486_apulse_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_apulse);

inst_rs486_ai_a413_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_ai_a413 = inst_rs486_astate_a9 & !inst_rs486_apulse

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_rs486_astate_a9,
	datad => inst_rs486_apulse,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_ai_a413);

inst_rs486_ai_a621_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_ai_a621 = inst_rs486_astate_a10 & (inst_rs486_aHDV_IN_areg0 # !inst_rs486_astate_a8 & inst_rs486_apulse) # !inst_rs486_astate_a10 & !inst_rs486_astate_a8 & inst_rs486_apulse

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8F88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_astate_a10,
	datab => inst_rs486_aHDV_IN_areg0,
	datac => inst_rs486_astate_a8,
	datad => inst_rs486_apulse,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_ai_a621);

inst_rs486_aHDV_IN_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aHDV_IN_areg0 = DFFE(slaveregister_inst_aregisters_a2_a_a11_a & (inst_rs486_ai_a413 # inst_rs486_ai_a621) # !slaveregister_inst_aregisters_a2_a_a11_a & slaveregister_inst_aregisters_a2_a_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FACC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_ai_a413,
	datab => slaveregister_inst_aregisters_a2_a_a8_a,
	datac => inst_rs486_ai_a621,
	datad => slaveregister_inst_aregisters_a2_a_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_aHDV_IN_areg0);

atwd0_ainst_atwd_trigger_aenable_old_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aenable_old = DFFE(slaveregister_inst_aregisters_a0_a_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_aregisters_a0_a_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_aenable_old);

atwd0_ainst_atwd_trigger_aset_sig_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aset_sig = atwd0_ainst_atwd_trigger_aATWDTrigger_sig # !atwd0_ainst_atwd_trigger_aenable_old & !atwd0_ainst_atwd_control_abusy_areg0 & slaveregister_inst_aregisters_a0_a_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF10",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_trigger_aenable_old,
	datab => atwd0_ainst_atwd_control_abusy_areg0,
	datac => slaveregister_inst_aregisters_a0_a_a0_a,
	datad => atwd0_ainst_atwd_trigger_aATWDTrigger_sig,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_trigger_aset_sig);

atwd0_ainst_atwd_control_areset_trig_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areset_trig_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a17 # atwd0_ainst_atwd_control_areset_trig_areg0 & (atwd0_ainst_atwd_control_astate_a12 # !atwd0_ainst_atwd_control_areduce_or_222_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF8A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areset_trig_areg0,
	datab => atwd0_ainst_atwd_control_astate_a12,
	datac => atwd0_ainst_atwd_control_areduce_or_222_a2,
	datad => atwd0_ainst_atwd_control_astate_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_areset_trig_areg0);

atwd0_ainst_atwd_trigger_alaunch_mode_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_alaunch_mode_a1_a = DFFE(!atwd0_ainst_atwd_control_areset_trig_areg0 & (atwd0_ainst_atwd_trigger_aset_sig # atwd0_ainst_atwd_trigger_aenable_disc_sig & !atwd0_ainst_atwd_control_abusy_areg0), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2232",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_trigger_aset_sig,
	datab => atwd0_ainst_atwd_control_areset_trig_areg0,
	datac => atwd0_ainst_atwd_trigger_aenable_disc_sig,
	datad => atwd0_ainst_atwd_control_abusy_areg0,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_alaunch_mode_a1_a);

atwd0_ainst_atwd_trigger_adiscFF_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_adiscFF = DFFE(VCC, GLOBAL(OneSPE_acombout), slaveregister_inst_aregisters_a0_a_a1_a, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => OneSPE_acombout,
	aclr => NOT_slaveregister_inst_aregisters_a0_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_adiscFF);

atwd0_ainst_atwd_trigger_alaunch_mode_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_alaunch_mode_a0_a = DFFE(!atwd0_ainst_atwd_control_areset_trig_areg0 & atwd0_ainst_atwd_trigger_aset_sig, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3030",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_areset_trig_areg0,
	datac => atwd0_ainst_atwd_trigger_aset_sig,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_alaunch_mode_a0_a);

atwd0_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB = atwd0_ainst_atwd_trigger_alaunch_mode_a0_a # atwd0_ainst_atwd_trigger_alaunch_mode_a1_a & atwd0_ainst_atwd_trigger_adiscFF

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_trigger_alaunch_mode_a1_a,
	datac => atwd0_ainst_atwd_trigger_adiscFF,
	datad => atwd0_ainst_atwd_trigger_alaunch_mode_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB);

atwd0_ainst_atwd_control_aOutputEnable_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aOutputEnable_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_aOutputEnable_areg0 & atwd0_ainst_atwd_control_areduce_or_234, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a15,
	datac => atwd0_ainst_atwd_control_aOutputEnable_areg0,
	datad => atwd0_ainst_atwd_control_areduce_or_234,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aOutputEnable_areg0);

atwd0_ainst_atwd_control_aSelect_242_a66_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_242_a66 = atwd0_ainst_atwd_control_astate_a11 # atwd0_ainst_atwd_control_astate_a10 # atwd0_ainst_atwd_control_astate_a16 # !atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a11,
	datab => atwd0_ainst_atwd_control_astate_a10,
	datac => atwd0_ainst_atwd_control_astate_a8,
	datad => atwd0_ainst_atwd_control_astate_a16,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_242_a66);

atwd0_ainst_atwd_control_acounterclk_low_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_acounterclk_low = DFFE(atwd0_ainst_atwd_control_aSelect_242_a66 # atwd0_ainst_atwd_control_acounterclk_low & (!atwd0_ainst_atwd_control_areduce_or_231_a0 # !atwd0_ainst_atwd_control_areduce_or_213_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2FA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_acounterclk_low,
	datab => atwd0_ainst_atwd_control_areduce_or_213_a0,
	datac => atwd0_ainst_atwd_control_aSelect_242_a66,
	datad => atwd0_ainst_atwd_control_areduce_or_231_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_acounterclk_low);

atwd0_ainst_atwd_control_acounterclk_high_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_acounterclk_high = DFFE(atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_acounterclk_high & (!atwd0_ainst_atwd_control_areduce_or_231_a0 # !atwd0_ainst_atwd_control_areduce_or_213_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BAFA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a15,
	datab => atwd0_ainst_atwd_control_areduce_or_213_a0,
	datac => atwd0_ainst_atwd_control_acounterclk_high,
	datad => atwd0_ainst_atwd_control_areduce_or_231_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_acounterclk_high);

inst_pll4x_aaltclklock_component_apll : apex20ke_pll 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	input_frequency => 50000,
	clk0_multiply_by => 1,
	clk1_multiply_by => 4,
	clk0_divide_by => 1,
	clk1_divide_by => 1,
	lock_low => 5,
	lock_high => 5,
	invalid_lock_multiplier => 5,
	valid_lock_multiplier => 5,
	phase_shift => 0,
	simulation_type => "timing",
	effective_phase_shift => -766,
	effective_clk1_delay => 10361)
-- pragma translate_on
PORT MAP (
	clk => CLK4p_acombout,
	clk1 => inst_pll4x_aaltclklock_component_aoutclock1);

atwd0_ainst_atwd_control_acclk_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_acclk = DFFE(atwd0_ainst_atwd_control_acounterclk_high # !atwd0_ainst_atwd_control_acounterclk_low & !atwd0_ainst_atwd_control_acclk, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF03",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_acounterclk_low,
	datac => atwd0_ainst_atwd_control_acclk,
	datad => atwd0_ainst_atwd_control_acounterclk_high,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_acclk);

atwd0_ainst_atwd_control_aCounterClock_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aCounterClock_areg0 = DFFE(atwd0_ainst_atwd_control_acounterclk_high # !atwd0_ainst_atwd_control_acounterclk_low & !atwd0_ainst_atwd_control_acclk, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF03",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_acounterclk_low,
	datac => atwd0_ainst_atwd_control_acclk,
	datad => atwd0_ainst_atwd_control_acounterclk_high,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aCounterClock_areg0);

atwd0_ainst_atwd_readout_aShiftClock_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aShiftClock_areg0 = DFFE(atwd0_ainst_atwd_readout_astate_a10 # atwd0_ainst_atwd_readout_aShiftClock_areg0 & (atwd0_ainst_atwd_readout_astate_a11 # !atwd0_ainst_atwd_readout_areduce_or_160_a29), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a11,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areduce_or_160_a29,
	datad => atwd0_ainst_atwd_readout_aShiftClock_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aShiftClock_areg0);

atwd0_ainst_atwd_control_aSelect_211_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_211_a26 = !atwd0_ainst_atwd_control_astate_a19 & !atwd0_ainst_atwd_control_astate_a18 & !atwd0_ainst_atwd_control_astate_a13

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0003",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a19,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_astate_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_211_a26);

atwd0_ainst_atwd_control_areduce_or_213_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_213_a2 = !atwd0_ainst_atwd_control_astate_a14 & !atwd0_ainst_atwd_control_astate_a11 & atwd0_ainst_atwd_control_aSelect_211_a26

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a14,
	datab => atwd0_ainst_atwd_control_astate_a11,
	datac => atwd0_ainst_atwd_control_aSelect_211_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_213_a2);

atwd0_ainst_atwd_control_aSelect_220_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_220_a26 = !atwd0_ainst_atwd_control_astate_a15 & !atwd0_ainst_atwd_control_astate_a16 & atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0300",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a15,
	datac => atwd0_ainst_atwd_control_astate_a16,
	datad => atwd0_ainst_atwd_control_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_220_a26);

atwd0_ainst_atwd_control_aRampSet_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aRampSet_areg0 = DFFE(atwd0_ainst_atwd_control_aRampSet_areg0 & (!atwd0_ainst_atwd_control_areduce_or_213_a2 # !atwd0_ainst_atwd_control_areduce_or_213_a1) # !atwd0_ainst_atwd_control_aSelect_220_a26, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2AFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aRampSet_areg0,
	datab => atwd0_ainst_atwd_control_areduce_or_213_a1,
	datac => atwd0_ainst_atwd_control_areduce_or_213_a2,
	datad => atwd0_ainst_atwd_control_aSelect_220_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aRampSet_areg0);

atwd0_ainst_atwd_control_aSelect_217_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_217_a25 = atwd0_ainst_atwd_control_astate_a11 # atwd0_ainst_atwd_control_astate_a9 # atwd0_ainst_atwd_control_astate_a19 # atwd0_ainst_atwd_control_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a11,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_astate_a19,
	datad => atwd0_ainst_atwd_control_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_217_a25);

atwd0_ainst_atwd_control_aSelect_217_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_217_a21 = atwd0_ainst_atwd_control_astate_a14 # atwd0_ainst_atwd_control_aSelect_217_a25 # atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_astate_a13

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a14,
	datab => atwd0_ainst_atwd_control_aSelect_217_a25,
	datac => atwd0_ainst_atwd_control_astate_a15,
	datad => atwd0_ainst_atwd_control_astate_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_217_a21);

atwd0_ainst_atwd_control_aReadWrite_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aReadWrite_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a18 # atwd0_ainst_atwd_control_aReadWrite_areg0 & (atwd0_ainst_atwd_control_aSelect_217_a21 # atwd0_ainst_atwd_control_astate_a16), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aSelect_217_a21,
	datab => atwd0_ainst_atwd_control_astate_a16,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aReadWrite_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aReadWrite_areg0);

atwd0_ainst_atwd_control_aSelect_220_a46_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_220_a46 = atwd0_ainst_atwd_control_astate_a16 # atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_astate_a12 # !atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a16,
	datab => atwd0_ainst_atwd_control_astate_a15,
	datac => atwd0_ainst_atwd_control_astate_a12,
	datad => atwd0_ainst_atwd_control_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_220_a46);

atwd0_ainst_atwd_control_aSelect_220_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_220_a31 = atwd0_ainst_atwd_control_astate_a17 # atwd0_ainst_atwd_control_astate_a9 # atwd0_ainst_atwd_control_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a17,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_220_a31);

atwd0_ainst_atwd_control_aAnalogReset_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aAnalogReset_areg0 = DFFE(atwd0_ainst_atwd_control_aSelect_220_a46 # atwd0_ainst_atwd_control_aAnalogReset_areg0 & (atwd0_ainst_atwd_control_aSelect_220_a31 # !atwd0_ainst_atwd_control_areduce_or_213_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_213_a0,
	datab => atwd0_ainst_atwd_control_aAnalogReset_areg0,
	datac => atwd0_ainst_atwd_control_aSelect_220_a46,
	datad => atwd0_ainst_atwd_control_aSelect_220_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aAnalogReset_areg0);

atwd0_ainst_atwd_control_aSelect_211_a42_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_211_a42 = atwd0_ainst_atwd_control_astate_a16 # atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a16,
	datac => atwd0_ainst_atwd_control_astate_a15,
	datad => atwd0_ainst_atwd_control_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_211_a42);

atwd0_ainst_atwd_control_aDigitalReset_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aDigitalReset_areg0 = DFFE(atwd0_ainst_atwd_control_aDigitalReset_areg0 & (atwd0_ainst_atwd_control_aSelect_211_a42 # !atwd0_ainst_atwd_control_aSelect_211_a26) # !atwd0_ainst_atwd_control_areduce_or_246_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8CFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aSelect_211_a42,
	datab => atwd0_ainst_atwd_control_aDigitalReset_areg0,
	datac => atwd0_ainst_atwd_control_aSelect_211_a26,
	datad => atwd0_ainst_atwd_control_areduce_or_246_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aDigitalReset_areg0);

atwd0_ainst_atwd_control_aDigitalSet_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aDigitalSet_areg0 = DFFE(atwd0_ainst_atwd_control_aDigitalSet_areg0 & (atwd0_ainst_atwd_control_astate_a9 # !atwd0_ainst_atwd_control_areduce_or_213_a2) # !atwd0_ainst_atwd_control_areduce_or_222_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8FCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_aDigitalSet_areg0,
	datac => atwd0_ainst_atwd_control_areduce_or_222_a0,
	datad => atwd0_ainst_atwd_control_areduce_or_213_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aDigitalSet_areg0);

atwd1_ainst_atwd_trigger_aenable_old_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aenable_old = DFFE(slaveregister_inst_aregisters_a0_a_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_aregisters_a0_a_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_aenable_old);

atwd1_ainst_atwd_trigger_aset_sig_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aset_sig = atwd1_ainst_atwd_trigger_aATWDTrigger_sig # slaveregister_inst_aregisters_a0_a_a8_a & !atwd1_ainst_atwd_control_abusy_areg0 & !atwd1_ainst_atwd_trigger_aenable_old

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF02",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a0_a_a8_a,
	datab => atwd1_ainst_atwd_control_abusy_areg0,
	datac => atwd1_ainst_atwd_trigger_aenable_old,
	datad => atwd1_ainst_atwd_trigger_aATWDTrigger_sig,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_trigger_aset_sig);

atwd1_ainst_atwd_control_areset_trig_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areset_trig_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a17 # atwd1_ainst_atwd_control_areset_trig_areg0 & (atwd1_ainst_atwd_control_astate_a12 # !atwd1_ainst_atwd_control_areduce_or_222_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECFC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a12,
	datab => atwd1_ainst_atwd_control_astate_a17,
	datac => atwd1_ainst_atwd_control_areset_trig_areg0,
	datad => atwd1_ainst_atwd_control_areduce_or_222_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_areset_trig_areg0);

atwd1_ainst_atwd_trigger_alaunch_mode_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_alaunch_mode_a0_a = DFFE(atwd1_ainst_atwd_trigger_aset_sig & !atwd1_ainst_atwd_control_areset_trig_areg0, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_trigger_aset_sig,
	datad => atwd1_ainst_atwd_control_areset_trig_areg0,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_alaunch_mode_a0_a);

atwd1_ainst_atwd_trigger_adiscFF_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_adiscFF = DFFE(VCC, GLOBAL(OneSPE_acombout), slaveregister_inst_aregisters_a0_a_a9_a, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => OneSPE_acombout,
	aclr => NOT_slaveregister_inst_aregisters_a0_a_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_adiscFF);

atwd1_ainst_atwd_trigger_alaunch_mode_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_alaunch_mode_a1_a = DFFE(!atwd1_ainst_atwd_control_areset_trig_areg0 & (atwd1_ainst_atwd_trigger_aset_sig # atwd1_ainst_atwd_trigger_aenable_disc_sig & !atwd1_ainst_atwd_control_abusy_areg0), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00AE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_trigger_aset_sig,
	datab => atwd1_ainst_atwd_trigger_aenable_disc_sig,
	datac => atwd1_ainst_atwd_control_abusy_areg0,
	datad => atwd1_ainst_atwd_control_areset_trig_areg0,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_alaunch_mode_a1_a);

atwd1_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB = atwd1_ainst_atwd_trigger_alaunch_mode_a0_a # atwd1_ainst_atwd_trigger_adiscFF & atwd1_ainst_atwd_trigger_alaunch_mode_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_trigger_alaunch_mode_a0_a,
	datab => atwd1_ainst_atwd_trigger_adiscFF,
	datad => atwd1_ainst_atwd_trigger_alaunch_mode_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB);

atwd1_ainst_atwd_control_aOutputEnable_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aOutputEnable_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a15 # atwd1_ainst_atwd_control_areduce_or_234 & atwd1_ainst_atwd_control_aOutputEnable_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F8F8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_234,
	datab => atwd1_ainst_atwd_control_aOutputEnable_areg0,
	datac => atwd1_ainst_atwd_control_astate_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aOutputEnable_areg0);

atwd1_ainst_atwd_control_aSelect_242_a66_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_242_a66 = atwd1_ainst_atwd_control_astate_a16 # atwd1_ainst_atwd_control_astate_a10 # atwd1_ainst_atwd_control_astate_a11 # !atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFB",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a16,
	datab => atwd0_ainst_atwd_control_astate_a8,
	datac => atwd1_ainst_atwd_control_astate_a10,
	datad => atwd1_ainst_atwd_control_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_242_a66);

atwd1_ainst_atwd_control_acounterclk_low_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_acounterclk_low = DFFE(atwd1_ainst_atwd_control_aSelect_242_a66 # atwd1_ainst_atwd_control_acounterclk_low & (!atwd1_ainst_atwd_control_areduce_or_213_a0 # !atwd1_ainst_atwd_control_areduce_or_231_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4FC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_231_a0,
	datab => atwd1_ainst_atwd_control_acounterclk_low,
	datac => atwd1_ainst_atwd_control_aSelect_242_a66,
	datad => atwd1_ainst_atwd_control_areduce_or_213_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_acounterclk_low);

atwd1_ainst_atwd_control_acounterclk_high_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_acounterclk_high = DFFE(atwd1_ainst_atwd_control_astate_a15 # atwd1_ainst_atwd_control_acounterclk_high & (!atwd1_ainst_atwd_control_areduce_or_231_a0 # !atwd1_ainst_atwd_control_areduce_or_213_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DFCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_213_a0,
	datab => atwd1_ainst_atwd_control_astate_a15,
	datac => atwd1_ainst_atwd_control_areduce_or_231_a0,
	datad => atwd1_ainst_atwd_control_acounterclk_high,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_acounterclk_high);

atwd1_ainst_atwd_control_acclk_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_acclk = DFFE(atwd1_ainst_atwd_control_acounterclk_high # !atwd1_ainst_atwd_control_acounterclk_low & !atwd1_ainst_atwd_control_acclk, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_acounterclk_low,
	datac => atwd1_ainst_atwd_control_acounterclk_high,
	datad => atwd1_ainst_atwd_control_acclk,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_acclk);

atwd1_ainst_atwd_control_aCounterClock_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aCounterClock_areg0 = DFFE(atwd1_ainst_atwd_control_acounterclk_high # !atwd1_ainst_atwd_control_acounterclk_low & !atwd1_ainst_atwd_control_acclk, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_acounterclk_low,
	datac => atwd1_ainst_atwd_control_acounterclk_high,
	datad => atwd1_ainst_atwd_control_acclk,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aCounterClock_areg0);

atwd1_ainst_atwd_readout_aShiftClock_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aShiftClock_areg0 = DFFE(atwd1_ainst_atwd_readout_astate_a10 # atwd1_ainst_atwd_readout_aShiftClock_areg0 & (atwd1_ainst_atwd_readout_astate_a11 # !atwd1_ainst_atwd_readout_areduce_or_160_a29), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECFC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a11,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aShiftClock_areg0,
	datad => atwd1_ainst_atwd_readout_areduce_or_160_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aShiftClock_areg0);

atwd1_ainst_atwd_control_aSelect_211_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_211_a26 = !atwd1_ainst_atwd_control_astate_a19 & !atwd1_ainst_atwd_control_astate_a18 & !atwd1_ainst_atwd_control_astate_a13

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0003",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a19,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_astate_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_211_a26);

atwd1_ainst_atwd_control_areduce_or_213_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_213_a2 = atwd1_ainst_atwd_control_aSelect_211_a26 & !atwd1_ainst_atwd_control_astate_a11 & !atwd0_ainst_atwd_control_astate_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_aSelect_211_a26,
	datac => atwd1_ainst_atwd_control_astate_a11,
	datad => atwd0_ainst_atwd_control_astate_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_213_a2);

atwd1_ainst_atwd_control_aSelect_220_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_220_a26 = !atwd1_ainst_atwd_control_astate_a15 & atwd0_ainst_atwd_control_astate_a8 & !atwd1_ainst_atwd_control_astate_a16

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0030",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a15,
	datac => atwd0_ainst_atwd_control_astate_a8,
	datad => atwd1_ainst_atwd_control_astate_a16,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_220_a26);

atwd1_ainst_atwd_control_aRampSet_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aRampSet_areg0 = DFFE(atwd1_ainst_atwd_control_aRampSet_areg0 & (!atwd1_ainst_atwd_control_areduce_or_213_a1 # !atwd1_ainst_atwd_control_areduce_or_213_a2) # !atwd1_ainst_atwd_control_aSelect_220_a26, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2FAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aRampSet_areg0,
	datab => atwd1_ainst_atwd_control_areduce_or_213_a2,
	datac => atwd1_ainst_atwd_control_aSelect_220_a26,
	datad => atwd1_ainst_atwd_control_areduce_or_213_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aRampSet_areg0);

atwd1_ainst_atwd_control_aSelect_217_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_217_a25 = atwd1_ainst_atwd_control_astate_a11 # atwd1_ainst_atwd_control_astate_a19 # atwd1_ainst_atwd_control_astate_a10 # atwd1_ainst_atwd_control_astate_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a11,
	datab => atwd1_ainst_atwd_control_astate_a19,
	datac => atwd1_ainst_atwd_control_astate_a10,
	datad => atwd1_ainst_atwd_control_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_217_a25);

atwd1_ainst_atwd_control_aSelect_217_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_217_a21 = atwd0_ainst_atwd_control_astate_a14 # atwd1_ainst_atwd_control_astate_a15 # atwd1_ainst_atwd_control_astate_a13 # atwd1_ainst_atwd_control_aSelect_217_a25

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a14,
	datab => atwd1_ainst_atwd_control_astate_a15,
	datac => atwd1_ainst_atwd_control_astate_a13,
	datad => atwd1_ainst_atwd_control_aSelect_217_a25,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_217_a21);

atwd1_ainst_atwd_control_aReadWrite_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aReadWrite_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_aReadWrite_areg0 & (atwd1_ainst_atwd_control_astate_a16 # atwd1_ainst_atwd_control_aSelect_217_a21), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAF8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aReadWrite_areg0,
	datab => atwd1_ainst_atwd_control_astate_a16,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aSelect_217_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aReadWrite_areg0);

atwd1_ainst_atwd_control_aSelect_220_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_220_a31 = atwd1_ainst_atwd_control_astate_a10 # atwd1_ainst_atwd_control_astate_a17 # atwd1_ainst_atwd_control_astate_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a10,
	datab => atwd1_ainst_atwd_control_astate_a17,
	datac => atwd1_ainst_atwd_control_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_220_a31);

atwd1_ainst_atwd_control_aSelect_220_a46_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_220_a46 = atwd1_ainst_atwd_control_astate_a15 # atwd1_ainst_atwd_control_astate_a12 # atwd1_ainst_atwd_control_astate_a16 # !atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a8,
	datab => atwd1_ainst_atwd_control_astate_a15,
	datac => atwd1_ainst_atwd_control_astate_a12,
	datad => atwd1_ainst_atwd_control_astate_a16,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_220_a46);

atwd1_ainst_atwd_control_aAnalogReset_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aAnalogReset_areg0 = DFFE(atwd1_ainst_atwd_control_aSelect_220_a46 # atwd1_ainst_atwd_control_aAnalogReset_areg0 & (atwd1_ainst_atwd_control_aSelect_220_a31 # !atwd1_ainst_atwd_control_areduce_or_213_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECFC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aSelect_220_a31,
	datab => atwd1_ainst_atwd_control_aSelect_220_a46,
	datac => atwd1_ainst_atwd_control_aAnalogReset_areg0,
	datad => atwd1_ainst_atwd_control_areduce_or_213_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aAnalogReset_areg0);

atwd1_ainst_atwd_control_aSelect_211_a42_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_211_a42 = atwd1_ainst_atwd_control_astate_a16 # atwd1_ainst_atwd_control_astate_a15 # atwd1_ainst_atwd_control_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a16,
	datac => atwd1_ainst_atwd_control_astate_a15,
	datad => atwd1_ainst_atwd_control_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_211_a42);

atwd1_ainst_atwd_control_aDigitalReset_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aDigitalReset_areg0 = DFFE(atwd1_ainst_atwd_control_aDigitalReset_areg0 & (atwd1_ainst_atwd_control_aSelect_211_a42 # !atwd1_ainst_atwd_control_aSelect_211_a26) # !atwd1_ainst_atwd_control_areduce_or_246_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C4FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aSelect_211_a26,
	datab => atwd1_ainst_atwd_control_aDigitalReset_areg0,
	datac => atwd1_ainst_atwd_control_aSelect_211_a42,
	datad => atwd1_ainst_atwd_control_areduce_or_246_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aDigitalReset_areg0);

atwd1_ainst_atwd_control_aDigitalSet_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aDigitalSet_areg0 = DFFE(atwd1_ainst_atwd_control_aDigitalSet_areg0 & (atwd1_ainst_atwd_control_astate_a9 # !atwd1_ainst_atwd_control_areduce_or_213_a2) # !atwd1_ainst_atwd_control_areduce_or_222_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B3BB",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aDigitalSet_areg0,
	datab => atwd1_ainst_atwd_control_areduce_or_222_a0,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_areduce_or_213_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aDigitalSet_areg0);

inst_hit_counter_aMultiSPE_nl_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aMultiSPE_nl_areg0 = DFFE(!inst_hit_counter_aMultiSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aMultiSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aMultiSPE_nl_areg0);

inst_hit_counter_aOneSPE_nl_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aOneSPE_nl_areg0 = DFFE(!inst_hit_counter_aOneSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aOneSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aOneSPE_nl_areg0);

inst_fe_testpulse_aFE_TEST_PULSE_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aFE_TEST_PULSE_areg0 = DFFE(VCC, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_aFE_TEST_PULSE_areg0);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a0_a = DFFE(!inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a0_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a1_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a1_a $ inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a1_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a1_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a2_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a2_a $ !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a2_a & !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a2_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a2_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a3_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a3_a $ inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a3_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a3_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_fe_testpulse_aMux_5_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_0_a0 = slaveregister_inst_aregisters_a2_a_a16_a & (inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a1_a # slaveregister_inst_aregisters_a2_a_a17_a) # !slaveregister_inst_aregisters_a2_a_a16_a & inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a0_a & !slaveregister_inst_aregisters_a2_a_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a1_a,
	datab => slaveregister_inst_aregisters_a2_a_a16_a,
	datac => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a0_a,
	datad => slaveregister_inst_aregisters_a2_a_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_0_a0);

inst_fe_testpulse_aMux_5_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_0_a1 = inst_fe_testpulse_aMux_5_rtl_0_a0 & (inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a3_a # !slaveregister_inst_aregisters_a2_a_a17_a) # !inst_fe_testpulse_aMux_5_rtl_0_a0 & slaveregister_inst_aregisters_a2_a_a17_a & inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a3_a,
	datab => slaveregister_inst_aregisters_a2_a_a17_a,
	datac => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a2_a,
	datad => inst_fe_testpulse_aMux_5_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_0_a1);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a4_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a4_a $ !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a4_a & !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a4_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a4_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a5_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a5_a $ inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a5_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a5_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a6_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a6_a $ !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a6_a & !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a6_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a6_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a7_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a7_a $ inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a7_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a7_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_fe_testpulse_aMux_5_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_1_a0 = slaveregister_inst_aregisters_a2_a_a17_a & (inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a6_a # slaveregister_inst_aregisters_a2_a_a16_a) # !slaveregister_inst_aregisters_a2_a_a17_a & !slaveregister_inst_aregisters_a2_a_a16_a & inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a6_a,
	datab => slaveregister_inst_aregisters_a2_a_a16_a,
	datac => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a4_a,
	datad => slaveregister_inst_aregisters_a2_a_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_1_a0);

inst_fe_testpulse_aMux_5_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_1_a1 = inst_fe_testpulse_aMux_5_rtl_1_a0 & (inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a7_a # !slaveregister_inst_aregisters_a2_a_a16_a) # !inst_fe_testpulse_aMux_5_rtl_1_a0 & slaveregister_inst_aregisters_a2_a_a16_a & inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a7_a,
	datab => slaveregister_inst_aregisters_a2_a_a16_a,
	datac => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a5_a,
	datad => inst_fe_testpulse_aMux_5_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_1_a1);

inst_fe_testpulse_aMux_5_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_4_a0 = slaveregister_inst_aregisters_a2_a_a18_a & (inst_fe_testpulse_aMux_5_rtl_1_a1 # !slaveregister_inst_aregisters_a2_a_a19_a) # !slaveregister_inst_aregisters_a2_a_a18_a & inst_fe_testpulse_aMux_5_rtl_0_a1 & slaveregister_inst_aregisters_a2_a_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_aMux_5_rtl_0_a1,
	datab => slaveregister_inst_aregisters_a2_a_a19_a,
	datac => inst_fe_testpulse_aMux_5_rtl_1_a1,
	datad => slaveregister_inst_aregisters_a2_a_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_4_a0);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a8_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a8_a $ !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a8_a & !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a8_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a8_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a9_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a9_a $ inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a9_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a9_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_fe_testpulse_aMux_5_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_2_a0 = slaveregister_inst_aregisters_a2_a_a16_a & (inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a9_a # slaveregister_inst_aregisters_a2_a_a17_a) # !slaveregister_inst_aregisters_a2_a_a16_a & !slaveregister_inst_aregisters_a2_a_a17_a & inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a2_a_a16_a,
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a9_a,
	datac => slaveregister_inst_aregisters_a2_a_a17_a,
	datad => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_2_a0);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a10_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a10_a $ !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a10_a & !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a10_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a10_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a11_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a11_a $ inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT # !inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a11_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a11_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT);

inst_fe_testpulse_aMux_5_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_2_a1 = inst_fe_testpulse_aMux_5_rtl_2_a0 & (inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a11_a # !slaveregister_inst_aregisters_a2_a_a17_a) # !inst_fe_testpulse_aMux_5_rtl_2_a0 & slaveregister_inst_aregisters_a2_a_a17_a & inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_aMux_5_rtl_2_a0,
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a11_a,
	datac => slaveregister_inst_aregisters_a2_a_a17_a,
	datad => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_2_a1);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a12_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a12_a $ !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a12_a & !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a12_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a12_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a13_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a13_a $ inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT # !inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a13_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a13_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a14_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a14_a $ !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a14_a & !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a14_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a14_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a15_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT $ inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a24_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a15_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a15_a);

inst_fe_testpulse_aMux_5_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_3_a0 = slaveregister_inst_aregisters_a2_a_a17_a & (slaveregister_inst_aregisters_a2_a_a16_a # inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a14_a) # !slaveregister_inst_aregisters_a2_a_a17_a & inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a12_a & !slaveregister_inst_aregisters_a2_a_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a12_a,
	datab => slaveregister_inst_aregisters_a2_a_a16_a,
	datac => slaveregister_inst_aregisters_a2_a_a17_a,
	datad => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_3_a0);

inst_fe_testpulse_aMux_5_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_3_a1 = inst_fe_testpulse_aMux_5_rtl_3_a0 & (inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a15_a # !slaveregister_inst_aregisters_a2_a_a16_a) # !inst_fe_testpulse_aMux_5_rtl_3_a0 & slaveregister_inst_aregisters_a2_a_a16_a & inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a15_a,
	datab => slaveregister_inst_aregisters_a2_a_a16_a,
	datac => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a13_a,
	datad => inst_fe_testpulse_aMux_5_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_3_a1);

inst_fe_testpulse_acnt_o_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_o = DFFE(inst_fe_testpulse_aMux_5_rtl_4_a0 & (slaveregister_inst_aregisters_a2_a_a19_a # inst_fe_testpulse_aMux_5_rtl_3_a1) # !inst_fe_testpulse_aMux_5_rtl_4_a0 & !slaveregister_inst_aregisters_a2_a_a19_a & inst_fe_testpulse_aMux_5_rtl_2_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_aMux_5_rtl_4_a0,
	datab => slaveregister_inst_aregisters_a2_a_a19_a,
	datac => inst_fe_testpulse_aMux_5_rtl_2_a1,
	datad => inst_fe_testpulse_aMux_5_rtl_3_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_o);

inst_fe_testpulse_acnt_oo_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_oo = DFFE(inst_fe_testpulse_acnt_o, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_testpulse_acnt_o,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_oo);

inst_fe_testpulse_atick_old_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_atick_old = DFFE(inst_fe_testpulse_acnt_o $ inst_fe_testpulse_acnt_oo, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_testpulse_acnt_o,
	datad => inst_fe_testpulse_acnt_oo,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_atick_old);

inst_fe_testpulse_atick_old0_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_atick_old0 = DFFE(inst_fe_testpulse_atick_old, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_testpulse_atick_old,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_atick_old0);

inst_fe_testpulse_atick_old1_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_atick_old1 = DFFE(inst_fe_testpulse_atick_old0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_testpulse_atick_old0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_atick_old1);

inst_fe_testpulse_ai_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_ai_a0 = inst_fe_testpulse_acnt_o $ inst_fe_testpulse_acnt_oo

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_testpulse_acnt_o,
	datad => inst_fe_testpulse_acnt_oo,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_ai_a0);

inst_fe_testpulse_ai_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_ai_a21 = DFFE(!inst_fe_testpulse_atick_old0 & !inst_fe_testpulse_atick_old1 & !inst_fe_testpulse_ai_a0 & !inst_fe_testpulse_atick_old, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_atick_old0,
	datab => inst_fe_testpulse_atick_old1,
	datac => inst_fe_testpulse_ai_a0,
	datad => inst_fe_testpulse_atick_old,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_ai_a21);

inst_fe_r2r_aadd_22_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_22_a10 = inst_fe_r2r_acntp_a0_a $ inst_fe_r2r_acntp_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_r2r_acntp_a0_a,
	datad => inst_fe_r2r_acntp_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_22_a10);

inst_fe_r2r_ai_a205_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a205 = inst_fe_r2r_acntp_a1_a & (inst_fe_r2r_astate_a11 # inst_fe_r2r_astate_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a11,
	datac => inst_fe_r2r_acntp_a1_a,
	datad => inst_fe_r2r_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a205);

inst_fe_r2r_ai_a2808_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2808 = inst_fe_r2r_ai_a205 # !inst_fe_r2r_astate_a8 & (inst_fe_r2r_ai_a2757 # inst_fe_r2r_aadd_22_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF32",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a2757,
	datab => inst_fe_r2r_astate_a8,
	datac => inst_fe_r2r_aadd_22_a10,
	datad => inst_fe_r2r_ai_a205,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2808);

inst_fe_r2r_aadd_22_a67_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_22_a67 = !inst_fe_r2r_acntp_a0_a & !inst_fe_r2r_acntp_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a0_a,
	datac => inst_fe_r2r_acntp_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_22_a67);

inst_fe_r2r_aadd_22_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_22_a15 = inst_fe_r2r_acntp_a2_a $ (inst_fe_r2r_acntp_a1_a # inst_fe_r2r_acntp_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "05FA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a1_a,
	datac => inst_fe_r2r_acntp_a0_a,
	datad => inst_fe_r2r_acntp_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_22_a15);

inst_fe_r2r_ai_a99_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a99 = inst_fe_r2r_acntp_a2_a & (inst_fe_r2r_acntp_a3_a # !inst_fe_r2r_acntp_a0_a # !inst_fe_r2r_acntp_a1_a) # !inst_fe_r2r_acntp_a2_a & inst_fe_r2r_acntp_a1_a & inst_fe_r2r_acntp_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a3_a,
	datab => inst_fe_r2r_acntp_a1_a,
	datac => inst_fe_r2r_acntp_a2_a,
	datad => inst_fe_r2r_acntp_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a99);

inst_fe_r2r_ai_a2755_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2755 = !inst_fe_r2r_astate_a11 & !inst_fe_r2r_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0033",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_r2r_astate_a11,
	datad => inst_fe_r2r_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2755);

inst_fe_r2r_ai_a2796_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2796 = inst_fe_r2r_acntp_a2_a & (!inst_fe_r2r_astate_a8 & inst_fe_r2r_ai_a99 # !inst_fe_r2r_ai_a2755) # !inst_fe_r2r_acntp_a2_a & !inst_fe_r2r_astate_a8 & inst_fe_r2r_ai_a99

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "30BA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a2_a,
	datab => inst_fe_r2r_astate_a8,
	datac => inst_fe_r2r_ai_a99,
	datad => inst_fe_r2r_ai_a2755,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2796);

inst_fe_r2r_acntp_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntp_a2_a = DFFE(slaveregister_inst_aregisters_a0_a_a30_a & (inst_fe_r2r_ai_a2796 # !inst_fe_r2r_aadd_22_a15 & inst_fe_r2r_ai_a2754), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A2A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a0_a_a30_a,
	datab => inst_fe_r2r_aadd_22_a15,
	datac => inst_fe_r2r_ai_a2796,
	datad => inst_fe_r2r_ai_a2754,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntp_a2_a);

inst_fe_r2r_ai_a2754_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2754 = inst_fe_r2r_astate_a9 & (inst_fe_r2r_acntp_a3_a # inst_fe_r2r_acntp_a2_a # !inst_fe_r2r_aadd_22_a67)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a3_a,
	datab => inst_fe_r2r_astate_a9,
	datac => inst_fe_r2r_aadd_22_a67,
	datad => inst_fe_r2r_acntp_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2754);

inst_fe_r2r_acntp_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntp_a1_a = DFFE(slaveregister_inst_aregisters_a0_a_a30_a & (inst_fe_r2r_ai_a2808 # !inst_fe_r2r_aadd_22_a10 & inst_fe_r2r_ai_a2754), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a2808,
	datab => slaveregister_inst_aregisters_a0_a_a30_a,
	datac => inst_fe_r2r_aadd_22_a10,
	datad => inst_fe_r2r_ai_a2754,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntp_a1_a);

inst_fe_r2r_ai_a2757_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2757 = inst_fe_r2r_acntp_a3_a & inst_fe_r2r_acntp_a1_a & inst_fe_r2r_acntp_a2_a & inst_fe_r2r_acntp_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a3_a,
	datab => inst_fe_r2r_acntp_a1_a,
	datac => inst_fe_r2r_acntp_a2_a,
	datad => inst_fe_r2r_acntp_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2757);

inst_fe_r2r_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_astate_a9 = DFFE(slaveregister_inst_aregisters_a0_a_a30_a & (inst_fe_r2r_ai_a2754 # inst_fe_r2r_ai_a2757 & !inst_fe_r2r_astate_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a0_a_a30_a,
	datab => inst_fe_r2r_ai_a2757,
	datac => inst_fe_r2r_ai_a2754,
	datad => inst_fe_r2r_astate_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_astate_a9);

inst_fe_r2r_ai_a254_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a254 = !inst_fe_r2r_acntp_a3_a & inst_fe_r2r_astate_a9 & !inst_fe_r2r_acntp_a2_a & inst_fe_r2r_aadd_22_a67

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a3_a,
	datab => inst_fe_r2r_astate_a9,
	datac => inst_fe_r2r_acntp_a2_a,
	datad => inst_fe_r2r_aadd_22_a67,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a254);

inst_fe_r2r_ai_a2758_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2758 = inst_fe_r2r_acntn_a1_a & inst_fe_r2r_acntn_a2_a & inst_fe_r2r_acntn_a0_a & inst_fe_r2r_acntn_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a1_a,
	datab => inst_fe_r2r_acntn_a2_a,
	datac => inst_fe_r2r_acntn_a0_a,
	datad => inst_fe_r2r_acntn_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2758);

inst_fe_r2r_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_astate_a10 = DFFE(slaveregister_inst_aregisters_a0_a_a30_a & (inst_fe_r2r_ai_a254 # inst_fe_r2r_astate_a10 & !inst_fe_r2r_ai_a2758), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a254,
	datab => slaveregister_inst_aregisters_a0_a_a30_a,
	datac => inst_fe_r2r_astate_a10,
	datad => inst_fe_r2r_ai_a2758,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_astate_a10);

inst_fe_r2r_ai_a2752_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2752 = inst_fe_r2r_acntn_a1_a & inst_fe_r2r_acntn_a0_a & inst_fe_r2r_acntn_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a1_a,
	datac => inst_fe_r2r_acntn_a0_a,
	datad => inst_fe_r2r_acntn_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2752);

inst_fe_r2r_ai_a2759_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2759 = inst_fe_r2r_astate_a8 & !inst_fe_r2r_astate_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_astate_a8,
	datad => inst_fe_r2r_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2759);

inst_fe_r2r_ai_a1419_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a1419 = inst_fe_r2r_astate_a11 & (inst_fe_r2r_acntn_a0_a # inst_fe_r2r_acntn_a1_a # inst_fe_r2r_acntn_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FE00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a0_a,
	datab => inst_fe_r2r_acntn_a1_a,
	datac => inst_fe_r2r_acntn_a2_a,
	datad => inst_fe_r2r_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a1419);

inst_fe_r2r_ai_a1424_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a1424 = inst_fe_r2r_acntn_a3_a & (inst_fe_r2r_astate_a10 # inst_fe_r2r_ai_a1419 # !inst_fe_r2r_ai_a2759)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAA2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a3_a,
	datab => inst_fe_r2r_ai_a2759,
	datac => inst_fe_r2r_astate_a10,
	datad => inst_fe_r2r_ai_a1419,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a1424);

inst_fe_r2r_acntn_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntn_a3_a = DFFE(slaveregister_inst_aregisters_a0_a_a30_a & (inst_fe_r2r_ai_a1424 # inst_fe_r2r_astate_a10 & inst_fe_r2r_ai_a2752), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a0_a_a30_a,
	datab => inst_fe_r2r_astate_a10,
	datac => inst_fe_r2r_ai_a2752,
	datad => inst_fe_r2r_ai_a1424,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntn_a3_a);

inst_fe_r2r_ai_a129_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a129 = inst_fe_r2r_acntn_a1_a & (inst_fe_r2r_acntn_a2_a & inst_fe_r2r_acntn_a3_a # !inst_fe_r2r_acntn_a0_a) # !inst_fe_r2r_acntn_a1_a & inst_fe_r2r_acntn_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a1_a,
	datab => inst_fe_r2r_acntn_a2_a,
	datac => inst_fe_r2r_acntn_a0_a,
	datad => inst_fe_r2r_acntn_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a129);

inst_fe_r2r_aSelect_75_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aSelect_75_a24 = !inst_fe_r2r_acntn_a1_a & !inst_fe_r2r_acntn_a3_a & !inst_fe_r2r_acntn_a0_a & !inst_fe_r2r_acntn_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a1_a,
	datab => inst_fe_r2r_acntn_a3_a,
	datac => inst_fe_r2r_acntn_a0_a,
	datad => inst_fe_r2r_acntn_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aSelect_75_a24);

inst_fe_r2r_aadd_54_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_54_a10 = inst_fe_r2r_acntn_a1_a $ inst_fe_r2r_acntn_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a1_a,
	datac => inst_fe_r2r_acntn_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_54_a10);

inst_fe_r2r_ai_a239_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a239 = inst_fe_r2r_acntn_a1_a & (inst_fe_r2r_astate_a9 # !inst_fe_r2r_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B0B0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a9,
	datab => inst_fe_r2r_astate_a8,
	datac => inst_fe_r2r_acntn_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a239);

inst_fe_r2r_ai_a2861_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2861 = inst_fe_r2r_ai_a239 # inst_fe_r2r_astate_a11 & !inst_fe_r2r_aSelect_75_a24 & !inst_fe_r2r_aadd_54_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF02",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a11,
	datab => inst_fe_r2r_aSelect_75_a24,
	datac => inst_fe_r2r_aadd_54_a10,
	datad => inst_fe_r2r_ai_a239,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2861);

inst_fe_r2r_acntn_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntn_a1_a = DFFE(slaveregister_inst_aregisters_a0_a_a30_a & (inst_fe_r2r_ai_a2861 # inst_fe_r2r_ai_a129 & inst_fe_r2r_astate_a10), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a129,
	datab => slaveregister_inst_aregisters_a0_a_a30_a,
	datac => inst_fe_r2r_astate_a10,
	datad => inst_fe_r2r_ai_a2861,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntn_a1_a);

inst_fe_r2r_ai_a135_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a135 = inst_fe_r2r_acntn_a1_a & inst_fe_r2r_acntn_a2_a & inst_fe_r2r_acntn_a3_a # !inst_fe_r2r_acntn_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D555",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a0_a,
	datab => inst_fe_r2r_acntn_a1_a,
	datac => inst_fe_r2r_acntn_a2_a,
	datad => inst_fe_r2r_acntn_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a135);

inst_fe_r2r_ai_a2873_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2873 = inst_fe_r2r_acntn_a0_a & !inst_fe_r2r_ai_a2759 # !inst_fe_r2r_acntn_a0_a & !inst_fe_r2r_aSelect_75_a24 & inst_fe_r2r_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4744",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a2759,
	datab => inst_fe_r2r_acntn_a0_a,
	datac => inst_fe_r2r_aSelect_75_a24,
	datad => inst_fe_r2r_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2873);

inst_fe_r2r_acntn_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntn_a0_a = DFFE(slaveregister_inst_aregisters_a0_a_a30_a & (inst_fe_r2r_ai_a2873 # inst_fe_r2r_ai_a135 & inst_fe_r2r_astate_a10), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a0_a_a30_a,
	datab => inst_fe_r2r_ai_a135,
	datac => inst_fe_r2r_astate_a10,
	datad => inst_fe_r2r_ai_a2873,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntn_a0_a);

inst_fe_r2r_ai_a123_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a123 = inst_fe_r2r_acntn_a2_a & (inst_fe_r2r_acntn_a3_a # !inst_fe_r2r_acntn_a1_a # !inst_fe_r2r_acntn_a0_a) # !inst_fe_r2r_acntn_a2_a & inst_fe_r2r_acntn_a0_a & inst_fe_r2r_acntn_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F878",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a0_a,
	datab => inst_fe_r2r_acntn_a1_a,
	datac => inst_fe_r2r_acntn_a2_a,
	datad => inst_fe_r2r_acntn_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a123);

inst_fe_r2r_ai_a231_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a231 = inst_fe_r2r_acntn_a2_a & (inst_fe_r2r_astate_a9 # !inst_fe_r2r_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A2A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a2_a,
	datab => inst_fe_r2r_astate_a8,
	datac => inst_fe_r2r_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a231);

inst_fe_r2r_aadd_54_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_54_a15 = inst_fe_r2r_acntn_a2_a $ (inst_fe_r2r_acntn_a0_a # inst_fe_r2r_acntn_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a0_a,
	datac => inst_fe_r2r_acntn_a2_a,
	datad => inst_fe_r2r_acntn_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_54_a15);

inst_fe_r2r_ai_a2849_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2849 = inst_fe_r2r_ai_a231 # !inst_fe_r2r_aadd_54_a15 & !inst_fe_r2r_aSelect_75_a24 & inst_fe_r2r_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ABAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a231,
	datab => inst_fe_r2r_aadd_54_a15,
	datac => inst_fe_r2r_aSelect_75_a24,
	datad => inst_fe_r2r_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2849);

inst_fe_r2r_acntn_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntn_a2_a = DFFE(slaveregister_inst_aregisters_a0_a_a30_a & (inst_fe_r2r_ai_a2849 # inst_fe_r2r_ai_a123 & inst_fe_r2r_astate_a10), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a0_a_a30_a,
	datab => inst_fe_r2r_ai_a123,
	datac => inst_fe_r2r_astate_a10,
	datad => inst_fe_r2r_ai_a2849,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntn_a2_a);

inst_fe_r2r_aadd_54_a67_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_54_a67 = !inst_fe_r2r_acntn_a1_a & !inst_fe_r2r_acntn_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a1_a,
	datac => inst_fe_r2r_acntn_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_54_a67);

inst_fe_r2r_ai_a2753_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2753 = inst_fe_r2r_astate_a11 & (inst_fe_r2r_acntn_a2_a # inst_fe_r2r_acntn_a3_a # !inst_fe_r2r_aadd_54_a67)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a2_a,
	datab => inst_fe_r2r_astate_a11,
	datac => inst_fe_r2r_aadd_54_a67,
	datad => inst_fe_r2r_acntn_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2753);

inst_fe_r2r_astate_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_astate_a11 = DFFE(slaveregister_inst_aregisters_a0_a_a30_a & (inst_fe_r2r_ai_a2753 # inst_fe_r2r_astate_a10 & inst_fe_r2r_ai_a2758), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a2753,
	datab => slaveregister_inst_aregisters_a0_a_a30_a,
	datac => inst_fe_r2r_astate_a10,
	datad => inst_fe_r2r_ai_a2758,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_astate_a11);

inst_fe_r2r_ai_a2750_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2750 = inst_fe_r2r_acntp_a0_a & inst_fe_r2r_acntp_a2_a & inst_fe_r2r_acntp_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_r2r_acntp_a0_a,
	datac => inst_fe_r2r_acntp_a2_a,
	datad => inst_fe_r2r_acntp_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2750);

inst_fe_r2r_aSelect_75_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aSelect_75_a4 = !inst_fe_r2r_astate_a8 & (!inst_fe_r2r_ai_a2750 # !inst_fe_r2r_acntp_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "005F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a3_a,
	datac => inst_fe_r2r_ai_a2750,
	datad => inst_fe_r2r_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aSelect_75_a4);

inst_fe_r2r_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_astate_a8 = DFFE(slaveregister_inst_aregisters_a0_a_a30_a & !inst_fe_r2r_aSelect_75_a4 & (!inst_fe_r2r_aSelect_75_a24 # !inst_fe_r2r_astate_a11), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "040C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a11,
	datab => slaveregister_inst_aregisters_a0_a_a30_a,
	datac => inst_fe_r2r_aSelect_75_a4,
	datad => inst_fe_r2r_aSelect_75_a24,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_astate_a8);

inst_fe_r2r_ai_a2820_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2820 = inst_fe_r2r_astate_a8 & inst_fe_r2r_acntp_a0_a & !inst_fe_r2r_ai_a2755 # !inst_fe_r2r_astate_a8 & (inst_fe_r2r_ai_a2757 # !inst_fe_r2r_ai_a2755 # !inst_fe_r2r_acntp_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "51DD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a8,
	datab => inst_fe_r2r_acntp_a0_a,
	datac => inst_fe_r2r_ai_a2757,
	datad => inst_fe_r2r_ai_a2755,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2820);

inst_fe_r2r_acntp_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntp_a0_a = DFFE(slaveregister_inst_aregisters_a0_a_a30_a & (inst_fe_r2r_ai_a2820 # !inst_fe_r2r_acntp_a0_a & inst_fe_r2r_ai_a2754), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A2A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a0_a_a30_a,
	datab => inst_fe_r2r_acntp_a0_a,
	datac => inst_fe_r2r_ai_a2820,
	datad => inst_fe_r2r_ai_a2754,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntp_a0_a);

inst_fe_r2r_ai_a879_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a879 = inst_fe_r2r_astate_a9 & (inst_fe_r2r_acntp_a0_a # inst_fe_r2r_acntp_a2_a # inst_fe_r2r_acntp_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a0_a,
	datab => inst_fe_r2r_acntp_a2_a,
	datac => inst_fe_r2r_astate_a9,
	datad => inst_fe_r2r_acntp_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a879);

inst_fe_r2r_ai_a884_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a884 = inst_fe_r2r_acntp_a3_a & (inst_fe_r2r_ai_a879 # !inst_fe_r2r_astate_a8 # !inst_fe_r2r_ai_a2755)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a879,
	datab => inst_fe_r2r_ai_a2755,
	datac => inst_fe_r2r_acntp_a3_a,
	datad => inst_fe_r2r_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a884);

inst_fe_r2r_acntp_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntp_a3_a = DFFE(slaveregister_inst_aregisters_a0_a_a30_a & (inst_fe_r2r_ai_a884 # !inst_fe_r2r_astate_a8 & inst_fe_r2r_ai_a2750), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a884,
	datab => inst_fe_r2r_astate_a8,
	datac => slaveregister_inst_aregisters_a0_a_a30_a,
	datad => inst_fe_r2r_ai_a2750,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntp_a3_a);

inst_fe_r2r_aFE_PULSER_P_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_P_a3_a_areg0 = DFFE(inst_fe_r2r_acntp_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntp_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_P_a3_a_areg0);

inst_fe_r2r_ai_a59_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a59 = DFFE(!slaveregister_inst_aregisters_a0_a_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_aregisters_a0_a_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_ai_a59);

inst_fe_r2r_aFE_PULSER_P_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_P_a2_a_areg0 = DFFE(inst_fe_r2r_acntp_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntp_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_P_a2_a_areg0);

inst_fe_r2r_aFE_PULSER_P_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_P_a1_a_areg0 = DFFE(inst_fe_r2r_acntp_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntp_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_P_a1_a_areg0);

inst_fe_r2r_aFE_PULSER_P_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_P_a0_a_areg0 = DFFE(inst_fe_r2r_acntp_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntp_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_P_a0_a_areg0);

inst_fe_r2r_aFE_PULSER_N_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_N_a3_a_areg0 = DFFE(inst_fe_r2r_acntn_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_acntn_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_N_a3_a_areg0);

inst_fe_r2r_aFE_PULSER_N_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_N_a2_a_areg0 = DFFE(inst_fe_r2r_acntn_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntn_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_N_a2_a_areg0);

inst_fe_r2r_aFE_PULSER_N_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_N_a1_a_areg0 = DFFE(inst_fe_r2r_acntn_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_acntn_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_N_a1_a_areg0);

inst_fe_r2r_aFE_PULSER_N_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_N_a0_a_areg0 = DFFE(inst_fe_r2r_acntn_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntn_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_N_a0_a_areg0);

inst_r2r_aadd_23_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_a1 = !inst_r2r_acnt_a0_a
-- inst_r2r_aadd_23_a1COUT = CARRY(inst_r2r_acnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_a1,
	cout => inst_r2r_aadd_23_a1COUT);

inst_r2r_areduce_nor_21_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_areduce_nor_21_a10 = inst_r2r_acnt_a0_a # inst_r2r_acnt_a2_a # inst_r2r_acnt_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_acnt_a0_a,
	datac => inst_r2r_acnt_a2_a,
	datad => inst_r2r_acnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_areduce_nor_21_a10);

inst_r2r_aadd_23_rtl_2_a109_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a109 = !inst_r2r_aup & inst_r2r_aadd_23_a1 & (inst_r2r_areduce_nor_21_a5 # inst_r2r_areduce_nor_21_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_21_a5,
	datab => inst_r2r_aup,
	datac => inst_r2r_aadd_23_a1,
	datad => inst_r2r_areduce_nor_21_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a109);

inst_r2r_aadd_11_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_a0 = !inst_r2r_acnt_a0_a
-- inst_r2r_aadd_11_a0COUT = CARRY(inst_r2r_acnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_a0,
	cout => inst_r2r_aadd_11_a0COUT);

inst_r2r_aadd_23_rtl_2_a161_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a161 = inst_r2r_aadd_11_a0 # !inst_r2r_areduce_nor_10_a55 & !inst_r2r_areduce_nor_10_a40 & inst_r2r_acnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF10",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_10_a55,
	datab => inst_r2r_areduce_nor_10_a40,
	datac => inst_r2r_acnt_a2_a,
	datad => inst_r2r_aadd_11_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a161);

inst_r2r_acnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a0_a = DFFE(slaveregister_inst_aregisters_a0_a_a28_a & (inst_r2r_aadd_23_rtl_2_a109 # inst_r2r_aup & inst_r2r_aadd_23_rtl_2_a161), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aadd_23_rtl_2_a109,
	datab => inst_r2r_aup,
	datac => slaveregister_inst_aregisters_a0_a_a28_a,
	datad => inst_r2r_aadd_23_rtl_2_a161,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a0_a);

inst_r2r_aadd_23_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_a2 = inst_r2r_acnt_a1_a $ !inst_r2r_aadd_23_a1COUT
-- inst_r2r_aadd_23_a2COUT = CARRY(!inst_r2r_acnt_a1_a & !inst_r2r_aadd_23_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a1_a,
	cin => inst_r2r_aadd_23_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_a2,
	cout => inst_r2r_aadd_23_a2COUT);

inst_r2r_aadd_23_rtl_2_a101_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a101 = !inst_r2r_aup & inst_r2r_aadd_23_a2 & (inst_r2r_areduce_nor_21_a5 # inst_r2r_areduce_nor_21_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_21_a5,
	datab => inst_r2r_aup,
	datac => inst_r2r_aadd_23_a2,
	datad => inst_r2r_areduce_nor_21_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a101);

inst_r2r_aadd_11_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_a1 = inst_r2r_acnt_a1_a $ inst_r2r_aadd_11_a0COUT
-- inst_r2r_aadd_11_a1COUT = CARRY(!inst_r2r_aadd_11_a0COUT # !inst_r2r_acnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a1_a,
	cin => inst_r2r_aadd_11_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_a1,
	cout => inst_r2r_aadd_11_a1COUT);

inst_r2r_aadd_23_rtl_2_a152_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a152 = inst_r2r_aadd_11_a1 # !inst_r2r_areduce_nor_10_a55 & !inst_r2r_areduce_nor_10_a40 & inst_r2r_acnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF10",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_10_a55,
	datab => inst_r2r_areduce_nor_10_a40,
	datac => inst_r2r_acnt_a2_a,
	datad => inst_r2r_aadd_11_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a152);

inst_r2r_acnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a1_a = DFFE(slaveregister_inst_aregisters_a0_a_a28_a & (inst_r2r_aadd_23_rtl_2_a101 # inst_r2r_aadd_23_rtl_2_a152 & inst_r2r_aup), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a0_a_a28_a,
	datab => inst_r2r_aadd_23_rtl_2_a101,
	datac => inst_r2r_aadd_23_rtl_2_a152,
	datad => inst_r2r_aup,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a1_a);

inst_r2r_areduce_nor_10_a55_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_areduce_nor_10_a55 = !inst_r2r_acnt_a0_a # !inst_r2r_acnt_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "33FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_acnt_a1_a,
	datad => inst_r2r_acnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_areduce_nor_10_a55);

inst_r2r_aadd_11_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_a2 = inst_r2r_acnt_a2_a $ !inst_r2r_aadd_11_a1COUT
-- inst_r2r_aadd_11_a2COUT = CARRY(inst_r2r_acnt_a2_a & !inst_r2r_aadd_11_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_acnt_a2_a,
	cin => inst_r2r_aadd_11_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_a2,
	cout => inst_r2r_aadd_11_a2COUT);

inst_r2r_aadd_11_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_a3 = inst_r2r_acnt_a3_a $ inst_r2r_aadd_11_a2COUT
-- inst_r2r_aadd_11_a3COUT = CARRY(!inst_r2r_aadd_11_a2COUT # !inst_r2r_acnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_acnt_a3_a,
	cin => inst_r2r_aadd_11_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_a3,
	cout => inst_r2r_aadd_11_a3COUT);

inst_r2r_aadd_23_rtl_2_a134_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a134 = inst_r2r_aadd_11_a3 # !inst_r2r_areduce_nor_10_a55 & !inst_r2r_areduce_nor_10_a40 & inst_r2r_acnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF10",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_10_a55,
	datab => inst_r2r_areduce_nor_10_a40,
	datac => inst_r2r_acnt_a2_a,
	datad => inst_r2r_aadd_11_a3,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a134);

inst_r2r_aadd_23_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_a3 = inst_r2r_acnt_a2_a $ inst_r2r_aadd_23_a2COUT
-- inst_r2r_aadd_23_a3COUT = CARRY(inst_r2r_acnt_a2_a # !inst_r2r_aadd_23_a2COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a2_a,
	cin => inst_r2r_aadd_23_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_a3,
	cout => inst_r2r_aadd_23_a3COUT);

inst_r2r_aadd_23_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_a4 = inst_r2r_acnt_a3_a $ !inst_r2r_aadd_23_a3COUT
-- inst_r2r_aadd_23_a4COUT = CARRY(!inst_r2r_acnt_a3_a & !inst_r2r_aadd_23_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_acnt_a3_a,
	cin => inst_r2r_aadd_23_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_a4,
	cout => inst_r2r_aadd_23_a4COUT);

inst_r2r_aadd_23_rtl_2_a85_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a85 = !inst_r2r_aup & inst_r2r_aadd_23_a4 & (inst_r2r_areduce_nor_21_a5 # inst_r2r_areduce_nor_21_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_21_a5,
	datab => inst_r2r_aup,
	datac => inst_r2r_aadd_23_a4,
	datad => inst_r2r_areduce_nor_21_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a85);

inst_r2r_acnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a3_a = DFFE(slaveregister_inst_aregisters_a0_a_a28_a & (inst_r2r_aadd_23_rtl_2_a85 # inst_r2r_aadd_23_rtl_2_a134 & inst_r2r_aup), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aadd_23_rtl_2_a134,
	datab => inst_r2r_aup,
	datac => slaveregister_inst_aregisters_a0_a_a28_a,
	datad => inst_r2r_aadd_23_rtl_2_a85,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a3_a);

inst_r2r_aadd_11_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_a4 = inst_r2r_acnt_a4_a $ !inst_r2r_aadd_11_a3COUT
-- inst_r2r_aadd_11_a4COUT = CARRY(inst_r2r_acnt_a4_a & !inst_r2r_aadd_11_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_acnt_a4_a,
	cin => inst_r2r_aadd_11_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_a4,
	cout => inst_r2r_aadd_11_a4COUT);

inst_r2r_aadd_23_rtl_2_a125_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a125 = inst_r2r_aadd_11_a4 # inst_r2r_acnt_a2_a & !inst_r2r_areduce_nor_10_a40 & !inst_r2r_areduce_nor_10_a55

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a2_a,
	datab => inst_r2r_areduce_nor_10_a40,
	datac => inst_r2r_aadd_11_a4,
	datad => inst_r2r_areduce_nor_10_a55,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a125);

inst_r2r_aadd_23_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_a5 = inst_r2r_acnt_a4_a $ inst_r2r_aadd_23_a4COUT
-- inst_r2r_aadd_23_a5COUT = CARRY(inst_r2r_acnt_a4_a # !inst_r2r_aadd_23_a4COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_acnt_a4_a,
	cin => inst_r2r_aadd_23_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_a5,
	cout => inst_r2r_aadd_23_a5COUT);

inst_r2r_aadd_23_rtl_2_a77_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a77 = !inst_r2r_aup & inst_r2r_aadd_23_a5 & (inst_r2r_areduce_nor_21_a5 # inst_r2r_areduce_nor_21_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_21_a5,
	datab => inst_r2r_aup,
	datac => inst_r2r_aadd_23_a5,
	datad => inst_r2r_areduce_nor_21_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a77);

inst_r2r_acnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a4_a = DFFE(slaveregister_inst_aregisters_a0_a_a28_a & (inst_r2r_aadd_23_rtl_2_a77 # inst_r2r_aadd_23_rtl_2_a125 & inst_r2r_aup), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aadd_23_rtl_2_a125,
	datab => inst_r2r_aup,
	datac => slaveregister_inst_aregisters_a0_a_a28_a,
	datad => inst_r2r_aadd_23_rtl_2_a77,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a4_a);

inst_r2r_areduce_nor_10_a40_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_areduce_nor_10_a40 = inst_r2r_acnt_a6_a # !inst_r2r_acnt_a5_a # !inst_r2r_acnt_a4_a # !inst_r2r_acnt_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F7FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a3_a,
	datab => inst_r2r_acnt_a4_a,
	datac => inst_r2r_acnt_a6_a,
	datad => inst_r2r_acnt_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_areduce_nor_10_a40);

inst_r2r_aadd_23_rtl_2_a143_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a143 = inst_r2r_aadd_11_a2 # inst_r2r_acnt_a2_a & !inst_r2r_areduce_nor_10_a40 & !inst_r2r_areduce_nor_10_a55

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a2_a,
	datab => inst_r2r_areduce_nor_10_a40,
	datac => inst_r2r_aadd_11_a2,
	datad => inst_r2r_areduce_nor_10_a55,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a143);

inst_r2r_aadd_23_rtl_2_a93_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a93 = !inst_r2r_aup & inst_r2r_aadd_23_a3 & (inst_r2r_areduce_nor_21_a10 # inst_r2r_areduce_nor_21_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aup,
	datab => inst_r2r_areduce_nor_21_a10,
	datac => inst_r2r_areduce_nor_21_a5,
	datad => inst_r2r_aadd_23_a3,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a93);

inst_r2r_acnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a2_a = DFFE(slaveregister_inst_aregisters_a0_a_a28_a & (inst_r2r_aadd_23_rtl_2_a93 # inst_r2r_aup & inst_r2r_aadd_23_rtl_2_a143), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aup,
	datab => slaveregister_inst_aregisters_a0_a_a28_a,
	datac => inst_r2r_aadd_23_rtl_2_a143,
	datad => inst_r2r_aadd_23_rtl_2_a93,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a2_a);

inst_r2r_aadd_11_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_a5 = inst_r2r_acnt_a5_a $ inst_r2r_aadd_11_a4COUT
-- inst_r2r_aadd_11_a5COUT = CARRY(!inst_r2r_aadd_11_a4COUT # !inst_r2r_acnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_acnt_a5_a,
	cin => inst_r2r_aadd_11_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_a5,
	cout => inst_r2r_aadd_11_a5COUT);

inst_r2r_aadd_23_rtl_2_a116_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a116 = inst_r2r_aadd_11_a5 # inst_r2r_acnt_a2_a & !inst_r2r_areduce_nor_10_a40 & !inst_r2r_areduce_nor_10_a55

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a2_a,
	datab => inst_r2r_areduce_nor_10_a40,
	datac => inst_r2r_aadd_11_a5,
	datad => inst_r2r_areduce_nor_10_a55,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a116);

inst_r2r_aadd_23_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_a6 = inst_r2r_acnt_a5_a $ !inst_r2r_aadd_23_a5COUT
-- inst_r2r_aadd_23_a6COUT = CARRY(!inst_r2r_acnt_a5_a & !inst_r2r_aadd_23_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a5_a,
	cin => inst_r2r_aadd_23_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_a6,
	cout => inst_r2r_aadd_23_a6COUT);

inst_r2r_aadd_23_rtl_2_a69_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a69 = !inst_r2r_aup & inst_r2r_aadd_23_a6 & (inst_r2r_areduce_nor_21_a10 # inst_r2r_areduce_nor_21_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aup,
	datab => inst_r2r_areduce_nor_21_a10,
	datac => inst_r2r_areduce_nor_21_a5,
	datad => inst_r2r_aadd_23_a6,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a69);

inst_r2r_acnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a5_a = DFFE(slaveregister_inst_aregisters_a0_a_a28_a & (inst_r2r_aadd_23_rtl_2_a69 # inst_r2r_aup & inst_r2r_aadd_23_rtl_2_a116), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aup,
	datab => slaveregister_inst_aregisters_a0_a_a28_a,
	datac => inst_r2r_aadd_23_rtl_2_a116,
	datad => inst_r2r_aadd_23_rtl_2_a69,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a5_a);

inst_r2r_areduce_nor_21_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_areduce_nor_21_a5 = inst_r2r_acnt_a5_a # inst_r2r_acnt_a3_a # inst_r2r_acnt_a4_a # !inst_r2r_acnt_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a5_a,
	datab => inst_r2r_acnt_a3_a,
	datac => inst_r2r_acnt_a6_a,
	datad => inst_r2r_acnt_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_areduce_nor_21_a5);

inst_r2r_areduce_nor_21_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_areduce_nor_21 = inst_r2r_areduce_nor_21_a5 # inst_r2r_acnt_a0_a # inst_r2r_acnt_a2_a # inst_r2r_acnt_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_21_a5,
	datab => inst_r2r_acnt_a0_a,
	datac => inst_r2r_acnt_a2_a,
	datad => inst_r2r_acnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_areduce_nor_21);

inst_r2r_areduce_nor_10_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_areduce_nor_10 = inst_r2r_areduce_nor_10_a40 # !inst_r2r_acnt_a2_a # !inst_r2r_acnt_a1_a # !inst_r2r_acnt_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF7F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a0_a,
	datab => inst_r2r_acnt_a1_a,
	datac => inst_r2r_acnt_a2_a,
	datad => inst_r2r_areduce_nor_10_a40,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_areduce_nor_10);

inst_r2r_aup_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aup = DFFE(inst_r2r_aup & inst_r2r_areduce_nor_10 # !inst_r2r_aup & !inst_r2r_areduce_nor_21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_aregisters_a0_a_a28_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CF03",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_aup,
	datac => inst_r2r_areduce_nor_21,
	datad => inst_r2r_areduce_nor_10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_aregisters_a0_a_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aup);

inst_r2r_aadd_11_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_a6 = inst_r2r_acnt_a6_a $ inst_r2r_aadd_11_a5COUT

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a6_a,
	cin => inst_r2r_aadd_11_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_a6);

inst_r2r_aadd_23_rtl_2_a59_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a59 = inst_r2r_aadd_11_a6 # inst_r2r_acnt_a2_a & !inst_r2r_areduce_nor_10_a40 & !inst_r2r_areduce_nor_10_a55

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a2_a,
	datab => inst_r2r_areduce_nor_10_a40,
	datac => inst_r2r_aadd_11_a6,
	datad => inst_r2r_areduce_nor_10_a55,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a59);

inst_r2r_aadd_23_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_a7 = inst_r2r_acnt_a6_a $ !inst_r2r_aadd_23_a6COUT

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a6_a,
	cin => inst_r2r_aadd_23_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_a7);

inst_r2r_aadd_23_rtl_1_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_1_a9 = !inst_r2r_aup & inst_r2r_aadd_23_a7 & (inst_r2r_areduce_nor_21_a5 # inst_r2r_areduce_nor_21_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aup,
	datab => inst_r2r_areduce_nor_21_a5,
	datac => inst_r2r_areduce_nor_21_a10,
	datad => inst_r2r_aadd_23_a7,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_1_a9);

inst_r2r_acnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a6_a = DFFE(slaveregister_inst_aregisters_a0_a_a28_a & !inst_r2r_aadd_23_rtl_1_a9 & (!inst_r2r_aadd_23_rtl_2_a59 # !inst_r2r_aup), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "004C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aup,
	datab => slaveregister_inst_aregisters_a0_a_a28_a,
	datac => inst_r2r_aadd_23_rtl_2_a59,
	datad => inst_r2r_aadd_23_rtl_1_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a6_a);

inst_r2r_aR2BUS_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a6_a_areg0 = DFFE(!inst_r2r_acnt_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_r2r_acnt_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a6_a_areg0);

inst_r2r_aR2BUS_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a5_a_areg0 = DFFE(inst_r2r_acnt_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_r2r_acnt_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a5_a_areg0);

inst_r2r_aR2BUS_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a4_a_areg0 = DFFE(inst_r2r_acnt_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_r2r_acnt_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a4_a_areg0);

inst_r2r_aR2BUS_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a3_a_areg0 = DFFE(inst_r2r_acnt_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_r2r_acnt_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a3_a_areg0);

inst_r2r_aR2BUS_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a2_a_areg0 = DFFE(inst_r2r_acnt_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_r2r_acnt_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a2_a_areg0);

inst_r2r_aR2BUS_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a1_a_areg0 = DFFE(inst_r2r_acnt_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_r2r_acnt_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a1_a_areg0);

inst_r2r_aR2BUS_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a0_a_areg0 = DFFE(inst_r2r_acnt_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_r2r_acnt_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a0_a_areg0);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY()

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_aregisters_a0_a_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a1_a = DFFE(slaveregister_inst_aregisters_a0_a_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a1_a $ inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a1_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_aregisters_a0_a_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a1_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a2_a = DFFE(slaveregister_inst_aregisters_a0_a_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a2_a $ !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a2_a & !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a2_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_aregisters_a0_a_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a2_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a3_a = DFFE(slaveregister_inst_aregisters_a0_a_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a3_a $ inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a3_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_aregisters_a0_a_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a3_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a4_a = DFFE(slaveregister_inst_aregisters_a0_a_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a4_a $ !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a4_a & !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a4_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_aregisters_a0_a_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a4_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a5_a = DFFE(slaveregister_inst_aregisters_a0_a_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a5_a $ inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a5_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_aregisters_a0_a_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a5_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a6_a = DFFE(slaveregister_inst_aregisters_a0_a_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a6_a $ !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a6_a & !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a6_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_aregisters_a0_a_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a6_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a7_a = DFFE(slaveregister_inst_aregisters_a0_a_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a7_a $ inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a7_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_aregisters_a0_a_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a7_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a8_a = DFFE(slaveregister_inst_aregisters_a0_a_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a8_a $ !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a8_a & !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a8_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_aregisters_a0_a_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a8_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a9_a = DFFE(slaveregister_inst_aregisters_a0_a_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a9_a $ inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a9_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_aregisters_a0_a_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a9_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a = DFFE(slaveregister_inst_aregisters_a0_a_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a $ !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_aregisters_a0_a_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a);

inst_single_led_acnt_old_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_old_a10_a = DFFE(inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_old_a10_a);

inst_single_led_atick_aI : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_atick = DFFE(inst_single_led_acnt_old_a10_a $ inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_old_a10_a,
	datad => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_atick);

inst_single_led_aSingleLED_TRIGGER_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_aSingleLED_TRIGGER_areg0 = DFFE(inst_single_led_atick # inst_single_led_acnt_old_a10_a $ inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3FC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_old_a10_a,
	datac => inst_single_led_atick,
	datad => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_aSingleLED_TRIGGER_areg0);

inst_coinc_ai_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a9 = slaveregister_inst_aregisters_a6_a_a0_a # slaveregister_inst_aregisters_a6_a_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_aregisters_a6_a_a0_a,
	datad => slaveregister_inst_aregisters_a6_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a9);

inst_coinc_ai_a483_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a483 = inst_coinc_astate_a9 & (!slaveregister_inst_aregisters_a6_a_a0_a & !slaveregister_inst_aregisters_a6_a_a1_a # !inst_coinc_ai_a1072)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a0_a,
	datab => inst_coinc_astate_a9,
	datac => inst_coinc_ai_a1072,
	datad => slaveregister_inst_aregisters_a6_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a483);

inst_coinc_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_astate_a9 = DFFE(inst_coinc_ai_a483 # inst_coinc_ai_a1073 & !inst_coinc_astate_a8 & inst_coinc_ai_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF20",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a1073,
	datab => inst_coinc_astate_a8,
	datac => inst_coinc_ai_a9,
	datad => inst_coinc_ai_a483,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_astate_a9);

inst_coinc_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_astate_a10 = DFFE(inst_coinc_ai_a1072 & (inst_coinc_ai_a9 & inst_coinc_astate_a9 # !inst_coinc_ai_a9 & inst_coinc_astate_a10) # !inst_coinc_ai_a1072 & inst_coinc_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a1072,
	datab => inst_coinc_astate_a10,
	datac => inst_coinc_astate_a9,
	datad => inst_coinc_ai_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_astate_a10);

inst_coinc_ai_a462_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a462 = inst_coinc_ai_a1072 & inst_coinc_astate_a10 & (slaveregister_inst_aregisters_a6_a_a0_a # slaveregister_inst_aregisters_a6_a_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a0_a,
	datab => slaveregister_inst_aregisters_a6_a_a1_a,
	datac => inst_coinc_ai_a1072,
	datad => inst_coinc_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a462);

inst_coinc_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_astate_a8 = DFFE(!inst_coinc_ai_a462 & (inst_coinc_astate_a8 # inst_coinc_ai_a1073 & inst_coinc_ai_a9), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00EC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a1073,
	datab => inst_coinc_astate_a8,
	datac => inst_coinc_ai_a9,
	datad => inst_coinc_ai_a462,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_astate_a8);

inst_coinc_aSelect_543_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_543_a4 = inst_coinc_astate_a9 # inst_coinc_astate_a10 & !inst_coinc_ai_a1072

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0FC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_astate_a10,
	datac => inst_coinc_astate_a9,
	datad => inst_coinc_ai_a1072,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_543_a4);

inst_coinc_aadd_25_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a0 = !inst_coinc_acnt_a0_a
-- inst_coinc_aadd_25_a0COUT = CARRY(inst_coinc_acnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a0,
	cout => inst_coinc_aadd_25_a0COUT);

inst_coinc_acnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a0_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a0_a # inst_coinc_aadd_25_a0 & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_543_a4 & inst_coinc_aadd_25_a0 & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_aadd_25_a0,
	datac => inst_coinc_acnt_a0_a,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a0_a);

inst_coinc_aadd_25_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a1 = inst_coinc_acnt_a1_a $ inst_coinc_aadd_25_a0COUT
-- inst_coinc_aadd_25_a1COUT = CARRY(!inst_coinc_aadd_25_a0COUT # !inst_coinc_acnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a1_a,
	cin => inst_coinc_aadd_25_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a1,
	cout => inst_coinc_aadd_25_a1COUT);

inst_coinc_acnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a1_a = DFFE(inst_coinc_acnt_a1_a & (inst_coinc_aSelect_543_a4 # inst_coinc_aadd_25_a1 & inst_coinc_aSelect_540_a13) # !inst_coinc_acnt_a1_a & inst_coinc_aadd_25_a1 & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a1_a,
	datab => inst_coinc_aadd_25_a1,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aSelect_543_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a1_a);

inst_coinc_aadd_25_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a2 = inst_coinc_acnt_a2_a $ !inst_coinc_aadd_25_a1COUT
-- inst_coinc_aadd_25_a2COUT = CARRY(inst_coinc_acnt_a2_a & !inst_coinc_aadd_25_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a2_a,
	cin => inst_coinc_aadd_25_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a2,
	cout => inst_coinc_aadd_25_a2COUT);

inst_coinc_acnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a2_a = DFFE(inst_coinc_acnt_a2_a & (inst_coinc_aSelect_543_a4 # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a2) # !inst_coinc_acnt_a2_a & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a2, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a2_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_25_a2,
	datad => inst_coinc_aSelect_543_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a2_a);

inst_coinc_aadd_25_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a3 = inst_coinc_acnt_a3_a $ inst_coinc_aadd_25_a2COUT
-- inst_coinc_aadd_25_a3COUT = CARRY(!inst_coinc_aadd_25_a2COUT # !inst_coinc_acnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a3_a,
	cin => inst_coinc_aadd_25_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a3,
	cout => inst_coinc_aadd_25_a3COUT);

inst_coinc_acnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a3_a = DFFE(inst_coinc_acnt_a3_a & (inst_coinc_aSelect_543_a4 # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a3) # !inst_coinc_acnt_a3_a & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a3, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a3_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_25_a3,
	datad => inst_coinc_aSelect_543_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a3_a);

inst_coinc_aadd_25_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a4 = inst_coinc_acnt_a4_a $ !inst_coinc_aadd_25_a3COUT
-- inst_coinc_aadd_25_a4COUT = CARRY(inst_coinc_acnt_a4_a & !inst_coinc_aadd_25_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a4_a,
	cin => inst_coinc_aadd_25_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a4,
	cout => inst_coinc_aadd_25_a4COUT);

inst_coinc_aSelect_569_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_569_a14 = inst_coinc_ai_a1073 # inst_coinc_aadd_25_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_coinc_ai_a1073,
	datad => inst_coinc_aadd_25_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_569_a14);

inst_coinc_acnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a4_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a4_a # !inst_coinc_astate_a8 & inst_coinc_aSelect_569_a14) # !inst_coinc_aSelect_543_a4 & !inst_coinc_astate_a8 & inst_coinc_aSelect_569_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B3A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_astate_a8,
	datac => inst_coinc_acnt_a4_a,
	datad => inst_coinc_aSelect_569_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a4_a);

inst_coinc_aadd_25_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a5 = inst_coinc_acnt_a5_a $ inst_coinc_aadd_25_a4COUT
-- inst_coinc_aadd_25_a5COUT = CARRY(!inst_coinc_aadd_25_a4COUT # !inst_coinc_acnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a5_a,
	cin => inst_coinc_aadd_25_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a5,
	cout => inst_coinc_aadd_25_a5COUT);

inst_coinc_acnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a5_a = DFFE(inst_coinc_acnt_a5_a & (inst_coinc_aSelect_543_a4 # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a5) # !inst_coinc_acnt_a5_a & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a5_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_25_a5,
	datad => inst_coinc_aSelect_543_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a5_a);

inst_coinc_aadd_25_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a6 = inst_coinc_acnt_a6_a $ !inst_coinc_aadd_25_a5COUT
-- inst_coinc_aadd_25_a6COUT = CARRY(inst_coinc_acnt_a6_a & !inst_coinc_aadd_25_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a6_a,
	cin => inst_coinc_aadd_25_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a6,
	cout => inst_coinc_aadd_25_a6COUT);

inst_coinc_aSelect_567_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_567_a14 = inst_coinc_ai_a1073 # inst_coinc_aadd_25_a6

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_coinc_ai_a1073,
	datad => inst_coinc_aadd_25_a6,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_567_a14);

inst_coinc_acnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a6_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a6_a # !inst_coinc_astate_a8 & inst_coinc_aSelect_567_a14) # !inst_coinc_aSelect_543_a4 & !inst_coinc_astate_a8 & inst_coinc_aSelect_567_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8F88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_acnt_a6_a,
	datac => inst_coinc_astate_a8,
	datad => inst_coinc_aSelect_567_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a6_a);

inst_coinc_aadd_25_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a7 = inst_coinc_acnt_a7_a $ inst_coinc_aadd_25_a6COUT
-- inst_coinc_aadd_25_a7COUT = CARRY(!inst_coinc_aadd_25_a6COUT # !inst_coinc_acnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a7_a,
	cin => inst_coinc_aadd_25_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a7,
	cout => inst_coinc_aadd_25_a7COUT);

inst_coinc_aSelect_566_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_566_a10 = inst_coinc_acnt_a7_a & (inst_coinc_astate_a9 # inst_coinc_astate_a10 & !inst_coinc_ai_a1072)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a9,
	datab => inst_coinc_astate_a10,
	datac => inst_coinc_acnt_a7_a,
	datad => inst_coinc_ai_a1072,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_566_a10);

inst_coinc_acnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a7_a = DFFE(inst_coinc_aSelect_566_a10 # !inst_coinc_astate_a8 & (inst_coinc_ai_a1073 # inst_coinc_aadd_25_a7), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF0E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a1073,
	datab => inst_coinc_aadd_25_a7,
	datac => inst_coinc_astate_a8,
	datad => inst_coinc_aSelect_566_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a7_a);

inst_coinc_aadd_25_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a8 = inst_coinc_acnt_a8_a $ !inst_coinc_aadd_25_a7COUT
-- inst_coinc_aadd_25_a8COUT = CARRY(inst_coinc_acnt_a8_a & !inst_coinc_aadd_25_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a8_a,
	cin => inst_coinc_aadd_25_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a8,
	cout => inst_coinc_aadd_25_a8COUT);

inst_coinc_aSelect_565_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_565_a10 = inst_coinc_acnt_a8_a & (inst_coinc_astate_a9 # inst_coinc_astate_a10 & !inst_coinc_ai_a1072)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a10,
	datab => inst_coinc_ai_a1072,
	datac => inst_coinc_astate_a9,
	datad => inst_coinc_acnt_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_565_a10);

inst_coinc_acnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a8_a = DFFE(inst_coinc_aSelect_565_a10 # !inst_coinc_astate_a8 & (inst_coinc_ai_a1073 # inst_coinc_aadd_25_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF32",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a1073,
	datab => inst_coinc_astate_a8,
	datac => inst_coinc_aadd_25_a8,
	datad => inst_coinc_aSelect_565_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a8_a);

inst_coinc_aadd_25_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a9 = inst_coinc_acnt_a9_a $ inst_coinc_aadd_25_a8COUT
-- inst_coinc_aadd_25_a9COUT = CARRY(!inst_coinc_aadd_25_a8COUT # !inst_coinc_acnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a9_a,
	cin => inst_coinc_aadd_25_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a9,
	cout => inst_coinc_aadd_25_a9COUT);

inst_coinc_aSelect_564_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_564_a10 = inst_coinc_acnt_a9_a & (inst_coinc_astate_a9 # inst_coinc_astate_a10 & !inst_coinc_ai_a1072)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a9,
	datab => inst_coinc_astate_a10,
	datac => inst_coinc_acnt_a9_a,
	datad => inst_coinc_ai_a1072,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_564_a10);

inst_coinc_acnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a9_a = DFFE(inst_coinc_aSelect_564_a10 # !inst_coinc_astate_a8 & (inst_coinc_ai_a1073 # inst_coinc_aadd_25_a9), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF0E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a1073,
	datab => inst_coinc_aadd_25_a9,
	datac => inst_coinc_astate_a8,
	datad => inst_coinc_aSelect_564_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a9_a);

inst_coinc_aadd_25_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a10 = inst_coinc_acnt_a10_a $ !inst_coinc_aadd_25_a9COUT
-- inst_coinc_aadd_25_a10COUT = CARRY(inst_coinc_acnt_a10_a & !inst_coinc_aadd_25_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a10_a,
	cin => inst_coinc_aadd_25_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a10,
	cout => inst_coinc_aadd_25_a10COUT);

inst_coinc_aSelect_563_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_563_a10 = inst_coinc_acnt_a10_a & (inst_coinc_astate_a9 # inst_coinc_astate_a10 & !inst_coinc_ai_a1072)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a9,
	datab => inst_coinc_astate_a10,
	datac => inst_coinc_acnt_a10_a,
	datad => inst_coinc_ai_a1072,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_563_a10);

inst_coinc_acnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a10_a = DFFE(inst_coinc_aSelect_563_a10 # !inst_coinc_astate_a8 & (inst_coinc_aadd_25_a10 # inst_coinc_ai_a1073), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF32",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_25_a10,
	datab => inst_coinc_astate_a8,
	datac => inst_coinc_ai_a1073,
	datad => inst_coinc_aSelect_563_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a10_a);

inst_coinc_aadd_25_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a11 = inst_coinc_acnt_a11_a $ inst_coinc_aadd_25_a10COUT
-- inst_coinc_aadd_25_a11COUT = CARRY(!inst_coinc_aadd_25_a10COUT # !inst_coinc_acnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a11_a,
	cin => inst_coinc_aadd_25_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a11,
	cout => inst_coinc_aadd_25_a11COUT);

inst_coinc_acnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a11_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_aadd_25_a11 # inst_coinc_acnt_a11_a & inst_coinc_aSelect_543_a4) # !inst_coinc_aSelect_540_a13 & inst_coinc_acnt_a11_a & inst_coinc_aSelect_543_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_acnt_a11_a,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aadd_25_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a11_a);

inst_coinc_aadd_25_a12_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a12 = inst_coinc_acnt_a12_a $ !inst_coinc_aadd_25_a11COUT
-- inst_coinc_aadd_25_a12COUT = CARRY(inst_coinc_acnt_a12_a & !inst_coinc_aadd_25_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a12_a,
	cin => inst_coinc_aadd_25_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a12,
	cout => inst_coinc_aadd_25_a12COUT);

inst_coinc_acnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a12_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_aadd_25_a12 # inst_coinc_aSelect_543_a4 & inst_coinc_acnt_a12_a) # !inst_coinc_aSelect_540_a13 & inst_coinc_aSelect_543_a4 & inst_coinc_acnt_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_aSelect_543_a4,
	datac => inst_coinc_acnt_a12_a,
	datad => inst_coinc_aadd_25_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a12_a);

inst_coinc_aadd_25_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a13 = inst_coinc_acnt_a13_a $ inst_coinc_aadd_25_a12COUT
-- inst_coinc_aadd_25_a13COUT = CARRY(!inst_coinc_aadd_25_a12COUT # !inst_coinc_acnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a13_a,
	cin => inst_coinc_aadd_25_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a13,
	cout => inst_coinc_aadd_25_a13COUT);

inst_coinc_acnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a13_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a13_a # inst_coinc_aadd_25_a13 & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_543_a4 & inst_coinc_aadd_25_a13 & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_aadd_25_a13,
	datac => inst_coinc_acnt_a13_a,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a13_a);

inst_coinc_aadd_25_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a14 = inst_coinc_acnt_a14_a $ !inst_coinc_aadd_25_a13COUT
-- inst_coinc_aadd_25_a14COUT = CARRY(inst_coinc_acnt_a14_a & !inst_coinc_aadd_25_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a14_a,
	cin => inst_coinc_aadd_25_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a14,
	cout => inst_coinc_aadd_25_a14COUT);

inst_coinc_acnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a14_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_aadd_25_a14 # inst_coinc_acnt_a14_a & inst_coinc_aSelect_543_a4) # !inst_coinc_aSelect_540_a13 & inst_coinc_acnt_a14_a & inst_coinc_aSelect_543_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_acnt_a14_a,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aadd_25_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a14_a);

inst_coinc_aadd_25_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a15 = inst_coinc_acnt_a15_a $ inst_coinc_aadd_25_a14COUT
-- inst_coinc_aadd_25_a15COUT = CARRY(!inst_coinc_aadd_25_a14COUT # !inst_coinc_acnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a15_a,
	cin => inst_coinc_aadd_25_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a15,
	cout => inst_coinc_aadd_25_a15COUT);

inst_coinc_acnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a15_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_aadd_25_a15 # inst_coinc_acnt_a15_a & inst_coinc_aSelect_543_a4) # !inst_coinc_aSelect_540_a13 & inst_coinc_acnt_a15_a & inst_coinc_aSelect_543_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_acnt_a15_a,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aadd_25_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a15_a);

inst_coinc_ai_a1380_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1380 = !inst_coinc_acnt_a13_a & !inst_coinc_acnt_a14_a & !inst_coinc_acnt_a15_a & !inst_coinc_acnt_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a13_a,
	datab => inst_coinc_acnt_a14_a,
	datac => inst_coinc_acnt_a15_a,
	datad => inst_coinc_acnt_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_ai_a1380);

inst_coinc_ai_a1554_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1554 = (inst_coinc_acnt_a8_a & inst_coinc_acnt_a9_a & !inst_coinc_acnt_a11_a & inst_coinc_acnt_a10_a) & CASCADE(inst_coinc_ai_a1380)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a8_a,
	datab => inst_coinc_acnt_a9_a,
	datac => inst_coinc_acnt_a11_a,
	datad => inst_coinc_acnt_a10_a,
	cascin => inst_coinc_ai_a1380,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1554);

inst_coinc_aadd_25_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a16 = inst_coinc_acnt_a16_a $ !inst_coinc_aadd_25_a15COUT
-- inst_coinc_aadd_25_a16COUT = CARRY(inst_coinc_acnt_a16_a & !inst_coinc_aadd_25_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a16_a,
	cin => inst_coinc_aadd_25_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a16,
	cout => inst_coinc_aadd_25_a16COUT);

inst_coinc_acnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a16_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a16_a # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a16) # !inst_coinc_aSelect_543_a4 & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_acnt_a16_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_25_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a16_a);

inst_coinc_aadd_25_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a17 = inst_coinc_acnt_a17_a $ inst_coinc_aadd_25_a16COUT
-- inst_coinc_aadd_25_a17COUT = CARRY(!inst_coinc_aadd_25_a16COUT # !inst_coinc_acnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a17_a,
	cin => inst_coinc_aadd_25_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a17,
	cout => inst_coinc_aadd_25_a17COUT);

inst_coinc_acnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a17_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a17_a # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a17) # !inst_coinc_aSelect_543_a4 & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_acnt_a17_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_25_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a17_a);

inst_coinc_aadd_25_a18_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a18 = inst_coinc_acnt_a18_a $ !inst_coinc_aadd_25_a17COUT
-- inst_coinc_aadd_25_a18COUT = CARRY(inst_coinc_acnt_a18_a & !inst_coinc_aadd_25_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a18_a,
	cin => inst_coinc_aadd_25_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a18,
	cout => inst_coinc_aadd_25_a18COUT);

inst_coinc_acnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a18_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a18_a # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a18) # !inst_coinc_aSelect_543_a4 & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_acnt_a18_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_25_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a18_a);

inst_coinc_aadd_25_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a19 = inst_coinc_acnt_a19_a $ inst_coinc_aadd_25_a18COUT
-- inst_coinc_aadd_25_a19COUT = CARRY(!inst_coinc_aadd_25_a18COUT # !inst_coinc_acnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a19_a,
	cin => inst_coinc_aadd_25_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a19,
	cout => inst_coinc_aadd_25_a19COUT);

inst_coinc_acnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a19_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a19_a # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a19) # !inst_coinc_aSelect_543_a4 & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_acnt_a19_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_25_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a19_a);

inst_coinc_aadd_25_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a20 = inst_coinc_acnt_a20_a $ !inst_coinc_aadd_25_a19COUT
-- inst_coinc_aadd_25_a20COUT = CARRY(inst_coinc_acnt_a20_a & !inst_coinc_aadd_25_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a20_a,
	cin => inst_coinc_aadd_25_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a20,
	cout => inst_coinc_aadd_25_a20COUT);

inst_coinc_acnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a20_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a20_a # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a20) # !inst_coinc_aSelect_543_a4 & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_acnt_a20_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_25_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a20_a);

inst_coinc_aadd_25_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a21 = inst_coinc_acnt_a21_a $ inst_coinc_aadd_25_a20COUT
-- inst_coinc_aadd_25_a21COUT = CARRY(!inst_coinc_aadd_25_a20COUT # !inst_coinc_acnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a21_a,
	cin => inst_coinc_aadd_25_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a21,
	cout => inst_coinc_aadd_25_a21COUT);

inst_coinc_acnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a21_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a21_a # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a21) # !inst_coinc_aSelect_543_a4 & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_acnt_a21_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_25_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a21_a);

inst_coinc_aadd_25_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a22 = inst_coinc_acnt_a22_a $ !inst_coinc_aadd_25_a21COUT
-- inst_coinc_aadd_25_a22COUT = CARRY(inst_coinc_acnt_a22_a & !inst_coinc_aadd_25_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a22_a,
	cin => inst_coinc_aadd_25_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a22,
	cout => inst_coinc_aadd_25_a22COUT);

inst_coinc_acnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a22_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a22_a # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a22) # !inst_coinc_aSelect_543_a4 & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_acnt_a22_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_25_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a22_a);

inst_coinc_aadd_25_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a23 = inst_coinc_acnt_a23_a $ inst_coinc_aadd_25_a22COUT
-- inst_coinc_aadd_25_a23COUT = CARRY(!inst_coinc_aadd_25_a22COUT # !inst_coinc_acnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a23_a,
	cin => inst_coinc_aadd_25_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a23,
	cout => inst_coinc_aadd_25_a23COUT);

inst_coinc_acnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a23_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a23_a # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a23) # !inst_coinc_aSelect_543_a4 & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_acnt_a23_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_25_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a23_a);

inst_coinc_ai_a1350_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1350 = !inst_coinc_acnt_a20_a & !inst_coinc_acnt_a23_a & !inst_coinc_acnt_a22_a & !inst_coinc_acnt_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a20_a,
	datab => inst_coinc_acnt_a23_a,
	datac => inst_coinc_acnt_a22_a,
	datad => inst_coinc_acnt_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_ai_a1350);

inst_coinc_ai_a1553_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1553 = (!inst_coinc_acnt_a16_a & !inst_coinc_acnt_a18_a & !inst_coinc_acnt_a17_a & !inst_coinc_acnt_a19_a) & CASCADE(inst_coinc_ai_a1350)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a16_a,
	datab => inst_coinc_acnt_a18_a,
	datac => inst_coinc_acnt_a17_a,
	datad => inst_coinc_acnt_a19_a,
	cascin => inst_coinc_ai_a1350,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1553);

inst_coinc_aadd_25_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a24 = inst_coinc_acnt_a24_a $ !inst_coinc_aadd_25_a23COUT
-- inst_coinc_aadd_25_a24COUT = CARRY(inst_coinc_acnt_a24_a & !inst_coinc_aadd_25_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a24_a,
	cin => inst_coinc_aadd_25_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a24,
	cout => inst_coinc_aadd_25_a24COUT);

inst_coinc_acnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a24_a = DFFE(inst_coinc_acnt_a24_a & (inst_coinc_aSelect_543_a4 # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a24) # !inst_coinc_acnt_a24_a & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a24_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_25_a24,
	datad => inst_coinc_aSelect_543_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a24_a);

inst_coinc_aadd_25_a25_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a25 = inst_coinc_acnt_a25_a $ inst_coinc_aadd_25_a24COUT
-- inst_coinc_aadd_25_a25COUT = CARRY(!inst_coinc_aadd_25_a24COUT # !inst_coinc_acnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a25_a,
	cin => inst_coinc_aadd_25_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a25,
	cout => inst_coinc_aadd_25_a25COUT);

inst_coinc_acnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a25_a = DFFE(inst_coinc_acnt_a25_a & (inst_coinc_aSelect_543_a4 # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a25) # !inst_coinc_acnt_a25_a & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a25_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_25_a25,
	datad => inst_coinc_aSelect_543_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a25_a);

inst_coinc_aadd_25_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a26 = inst_coinc_acnt_a26_a $ !inst_coinc_aadd_25_a25COUT
-- inst_coinc_aadd_25_a26COUT = CARRY(inst_coinc_acnt_a26_a & !inst_coinc_aadd_25_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a26_a,
	cin => inst_coinc_aadd_25_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a26,
	cout => inst_coinc_aadd_25_a26COUT);

inst_coinc_acnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a26_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a26_a # inst_coinc_aadd_25_a26 & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_543_a4 & inst_coinc_aadd_25_a26 & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_aadd_25_a26,
	datac => inst_coinc_acnt_a26_a,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a26_a);

inst_coinc_aadd_25_a27_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a27 = inst_coinc_acnt_a27_a $ inst_coinc_aadd_25_a26COUT
-- inst_coinc_aadd_25_a27COUT = CARRY(!inst_coinc_aadd_25_a26COUT # !inst_coinc_acnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a27_a,
	cin => inst_coinc_aadd_25_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a27,
	cout => inst_coinc_aadd_25_a27COUT);

inst_coinc_acnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a27_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a27_a # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a27) # !inst_coinc_aSelect_543_a4 & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a27, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_acnt_a27_a,
	datad => inst_coinc_aadd_25_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a27_a);

inst_coinc_aadd_25_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a28 = inst_coinc_acnt_a28_a $ !inst_coinc_aadd_25_a27COUT
-- inst_coinc_aadd_25_a28COUT = CARRY(inst_coinc_acnt_a28_a & !inst_coinc_aadd_25_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a28_a,
	cin => inst_coinc_aadd_25_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a28,
	cout => inst_coinc_aadd_25_a28COUT);

inst_coinc_acnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a28_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a28_a # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a28) # !inst_coinc_aSelect_543_a4 & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a28, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_acnt_a28_a,
	datad => inst_coinc_aadd_25_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a28_a);

inst_coinc_aadd_25_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a29 = inst_coinc_acnt_a29_a $ inst_coinc_aadd_25_a28COUT
-- inst_coinc_aadd_25_a29COUT = CARRY(!inst_coinc_aadd_25_a28COUT # !inst_coinc_acnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a29_a,
	cin => inst_coinc_aadd_25_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a29,
	cout => inst_coinc_aadd_25_a29COUT);

inst_coinc_acnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a29_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a29_a # inst_coinc_aadd_25_a29 & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_543_a4 & inst_coinc_aadd_25_a29 & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_aadd_25_a29,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_acnt_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a29_a);

inst_coinc_aadd_25_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a30 = inst_coinc_acnt_a30_a $ !inst_coinc_aadd_25_a29COUT
-- inst_coinc_aadd_25_a30COUT = CARRY(inst_coinc_acnt_a30_a & !inst_coinc_aadd_25_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a30_a,
	cin => inst_coinc_aadd_25_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a30,
	cout => inst_coinc_aadd_25_a30COUT);

inst_coinc_acnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a30_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a30_a # inst_coinc_aadd_25_a30 & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_543_a4 & inst_coinc_aadd_25_a30 & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_acnt_a30_a,
	datac => inst_coinc_aadd_25_a30,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a30_a);

inst_coinc_aadd_25_a31_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a31 = inst_coinc_aadd_25_a30COUT $ inst_coinc_acnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => inst_coinc_acnt_a31_a,
	cin => inst_coinc_aadd_25_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a31);

inst_coinc_acnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a31_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a31_a # inst_coinc_aadd_25_a31 & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_543_a4 & inst_coinc_aadd_25_a31 & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_aadd_25_a31,
	datac => inst_coinc_acnt_a31_a,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a31_a);

inst_coinc_ai_a1336_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1336 = !inst_coinc_acnt_a31_a & !inst_coinc_acnt_a29_a & !inst_coinc_acnt_a28_a & !inst_coinc_acnt_a30_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a31_a,
	datab => inst_coinc_acnt_a29_a,
	datac => inst_coinc_acnt_a28_a,
	datad => inst_coinc_acnt_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_ai_a1336);

inst_coinc_ai_a1552_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1552 = (!inst_coinc_acnt_a25_a & !inst_coinc_acnt_a27_a & !inst_coinc_acnt_a24_a & !inst_coinc_acnt_a26_a) & CASCADE(inst_coinc_ai_a1336)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a25_a,
	datab => inst_coinc_acnt_a27_a,
	datac => inst_coinc_acnt_a24_a,
	datad => inst_coinc_acnt_a26_a,
	cascin => inst_coinc_ai_a1336,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1552);

inst_coinc_ai_a1426_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1426 = inst_coinc_acnt_a4_a & !inst_coinc_acnt_a5_a & inst_coinc_acnt_a7_a & inst_coinc_acnt_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a4_a,
	datab => inst_coinc_acnt_a5_a,
	datac => inst_coinc_acnt_a7_a,
	datad => inst_coinc_acnt_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_ai_a1426);

inst_coinc_ai_a1555_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1555 = (!inst_coinc_acnt_a2_a & !inst_coinc_acnt_a0_a & !inst_coinc_acnt_a3_a & !inst_coinc_acnt_a1_a) & CASCADE(inst_coinc_ai_a1426)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a2_a,
	datab => inst_coinc_acnt_a0_a,
	datac => inst_coinc_acnt_a3_a,
	datad => inst_coinc_acnt_a1_a,
	cascin => inst_coinc_ai_a1426,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1555);

inst_coinc_ai_a1073_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1073 = inst_coinc_ai_a1554 & inst_coinc_ai_a1553 & inst_coinc_ai_a1552 & inst_coinc_ai_a1555

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a1554,
	datab => inst_coinc_ai_a1553,
	datac => inst_coinc_ai_a1552,
	datad => inst_coinc_ai_a1555,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1073);

inst_coinc_aSelect_540_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_540_a13 = !inst_coinc_ai_a1073 & !inst_coinc_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_ai_a1073,
	datac => inst_coinc_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_540_a13);

inst_coinc_aSelect_509_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_509_a13 = !inst_coinc_ai_a1072 & (inst_coinc_astate_a10 # inst_coinc_astate_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_astate_a10,
	datac => inst_coinc_astate_a9,
	datad => inst_coinc_ai_a1072,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_509_a13);

inst_coinc_aadd_133_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a0 = !inst_coinc_await_cnt_a0_a
-- inst_coinc_aadd_133_a0COUT = CARRY(inst_coinc_await_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a0,
	cout => inst_coinc_aadd_133_a0COUT);

inst_coinc_await_cnt_a31_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a31_a_a0 = !inst_ROC_aRST_areg0 & (slaveregister_inst_aregisters_a6_a_a0_a # slaveregister_inst_aregisters_a6_a_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_aregisters_a6_a_a0_a,
	datac => inst_ROC_aRST_areg0,
	datad => slaveregister_inst_aregisters_a6_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_await_cnt_a31_a_a0);

inst_coinc_await_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a0_a = DFFE(inst_coinc_await_cnt_a0_a & (inst_coinc_aSelect_540_a13 # inst_coinc_aadd_133_a0 & inst_coinc_aSelect_509_a13) # !inst_coinc_await_cnt_a0_a & inst_coinc_aadd_133_a0 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a0_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_133_a0,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a0_a);

inst_coinc_aadd_133_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a1 = inst_coinc_await_cnt_a1_a $ inst_coinc_aadd_133_a0COUT
-- inst_coinc_aadd_133_a1COUT = CARRY(!inst_coinc_aadd_133_a0COUT # !inst_coinc_await_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a1_a,
	cin => inst_coinc_aadd_133_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a1,
	cout => inst_coinc_aadd_133_a1COUT);

inst_coinc_await_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a1_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a1 # inst_coinc_await_cnt_a1_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a1_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_await_cnt_a1_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a1_a);

inst_coinc_aadd_133_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a2 = inst_coinc_await_cnt_a2_a $ !inst_coinc_aadd_133_a1COUT
-- inst_coinc_aadd_133_a2COUT = CARRY(inst_coinc_await_cnt_a2_a & !inst_coinc_aadd_133_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a2_a,
	cin => inst_coinc_aadd_133_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a2,
	cout => inst_coinc_aadd_133_a2COUT);

inst_coinc_aSelect_538_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_538_a24 = inst_coinc_astate_a10 & (inst_coinc_ai_a1072 # inst_coinc_aadd_133_a2)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a1072,
	datac => inst_coinc_astate_a10,
	datad => inst_coinc_aadd_133_a2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_538_a24);

inst_coinc_aSelect_538_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_538_a23 = inst_coinc_astate_a9 & !inst_coinc_ai_a1072 & inst_coinc_aadd_133_a2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_astate_a9,
	datac => inst_coinc_ai_a1072,
	datad => inst_coinc_aadd_133_a2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_538_a23);

inst_coinc_await_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a2_a = DFFE(inst_coinc_aSelect_538_a24 # inst_coinc_aSelect_538_a23 # inst_coinc_aSelect_540_a13 & inst_coinc_await_cnt_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_538_a24,
	datab => inst_coinc_aSelect_538_a23,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_await_cnt_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a2_a);

inst_coinc_aadd_133_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a3 = inst_coinc_await_cnt_a3_a $ inst_coinc_aadd_133_a2COUT
-- inst_coinc_aadd_133_a3COUT = CARRY(!inst_coinc_aadd_133_a2COUT # !inst_coinc_await_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a3_a,
	cin => inst_coinc_aadd_133_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a3,
	cout => inst_coinc_aadd_133_a3COUT);

inst_coinc_await_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a3_a = DFFE(inst_coinc_await_cnt_a3_a & (inst_coinc_aSelect_540_a13 # inst_coinc_aadd_133_a3 & inst_coinc_aSelect_509_a13) # !inst_coinc_await_cnt_a3_a & inst_coinc_aadd_133_a3 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a3_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_133_a3,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a3_a);

inst_coinc_aadd_133_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a4 = inst_coinc_await_cnt_a4_a $ !inst_coinc_aadd_133_a3COUT
-- inst_coinc_aadd_133_a4COUT = CARRY(inst_coinc_await_cnt_a4_a & !inst_coinc_aadd_133_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a4_a,
	cin => inst_coinc_aadd_133_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a4,
	cout => inst_coinc_aadd_133_a4COUT);

inst_coinc_await_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a4_a = DFFE(inst_coinc_await_cnt_a4_a & (inst_coinc_aSelect_540_a13 # inst_coinc_aadd_133_a4 & inst_coinc_aSelect_509_a13) # !inst_coinc_await_cnt_a4_a & inst_coinc_aadd_133_a4 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a4_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_133_a4,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a4_a);

inst_coinc_aadd_133_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a5 = inst_coinc_await_cnt_a5_a $ inst_coinc_aadd_133_a4COUT
-- inst_coinc_aadd_133_a5COUT = CARRY(!inst_coinc_aadd_133_a4COUT # !inst_coinc_await_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a5_a,
	cin => inst_coinc_aadd_133_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a5,
	cout => inst_coinc_aadd_133_a5COUT);

inst_coinc_await_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a5_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a5 # inst_coinc_aSelect_540_a13 & inst_coinc_await_cnt_a5_a) # !inst_coinc_aSelect_509_a13 & inst_coinc_aSelect_540_a13 & inst_coinc_await_cnt_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_133_a5,
	datad => inst_coinc_await_cnt_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a5_a);

inst_coinc_aadd_133_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a6 = inst_coinc_await_cnt_a6_a $ !inst_coinc_aadd_133_a5COUT
-- inst_coinc_aadd_133_a6COUT = CARRY(inst_coinc_await_cnt_a6_a & !inst_coinc_aadd_133_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a6_a,
	cin => inst_coinc_aadd_133_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a6,
	cout => inst_coinc_aadd_133_a6COUT);

inst_coinc_await_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a6_a = DFFE(inst_coinc_aadd_133_a6 & (inst_coinc_aSelect_509_a13 # inst_coinc_await_cnt_a6_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aadd_133_a6 & inst_coinc_await_cnt_a6_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_133_a6,
	datab => inst_coinc_await_cnt_a6_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a6_a);

inst_coinc_aadd_133_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a7 = inst_coinc_await_cnt_a7_a $ inst_coinc_aadd_133_a6COUT
-- inst_coinc_aadd_133_a7COUT = CARRY(!inst_coinc_aadd_133_a6COUT # !inst_coinc_await_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a7_a,
	cin => inst_coinc_aadd_133_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a7,
	cout => inst_coinc_aadd_133_a7COUT);

inst_coinc_await_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a7_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_await_cnt_a7_a # inst_coinc_aadd_133_a7 & inst_coinc_aSelect_509_a13) # !inst_coinc_aSelect_540_a13 & inst_coinc_aadd_133_a7 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_await_cnt_a7_a,
	datac => inst_coinc_aadd_133_a7,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a7_a);

inst_coinc_aadd_133_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a8 = inst_coinc_await_cnt_a8_a $ !inst_coinc_aadd_133_a7COUT
-- inst_coinc_aadd_133_a8COUT = CARRY(inst_coinc_await_cnt_a8_a & !inst_coinc_aadd_133_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a8_a,
	cin => inst_coinc_aadd_133_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a8,
	cout => inst_coinc_aadd_133_a8COUT);

inst_coinc_await_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a8_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_await_cnt_a8_a # inst_coinc_aadd_133_a8 & inst_coinc_aSelect_509_a13) # !inst_coinc_aSelect_540_a13 & inst_coinc_aadd_133_a8 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_await_cnt_a8_a,
	datac => inst_coinc_aadd_133_a8,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a8_a);

inst_coinc_aadd_133_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a9 = inst_coinc_await_cnt_a9_a $ inst_coinc_aadd_133_a8COUT
-- inst_coinc_aadd_133_a9COUT = CARRY(!inst_coinc_aadd_133_a8COUT # !inst_coinc_await_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a9_a,
	cin => inst_coinc_aadd_133_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a9,
	cout => inst_coinc_aadd_133_a9COUT);

inst_coinc_await_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a9_a = DFFE(inst_coinc_await_cnt_a9_a & (inst_coinc_aSelect_540_a13 # inst_coinc_aadd_133_a9 & inst_coinc_aSelect_509_a13) # !inst_coinc_await_cnt_a9_a & inst_coinc_aadd_133_a9 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a9_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_133_a9,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a9_a);

inst_coinc_aadd_133_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a10 = inst_coinc_await_cnt_a10_a $ !inst_coinc_aadd_133_a9COUT
-- inst_coinc_aadd_133_a10COUT = CARRY(inst_coinc_await_cnt_a10_a & !inst_coinc_aadd_133_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a10_a,
	cin => inst_coinc_aadd_133_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a10,
	cout => inst_coinc_aadd_133_a10COUT);

inst_coinc_await_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a10_a = DFFE(inst_coinc_await_cnt_a10_a & (inst_coinc_aSelect_540_a13 # inst_coinc_aadd_133_a10 & inst_coinc_aSelect_509_a13) # !inst_coinc_await_cnt_a10_a & inst_coinc_aadd_133_a10 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a10_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_133_a10,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a10_a);

inst_coinc_aadd_133_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a11 = inst_coinc_await_cnt_a11_a $ inst_coinc_aadd_133_a10COUT
-- inst_coinc_aadd_133_a11COUT = CARRY(!inst_coinc_aadd_133_a10COUT # !inst_coinc_await_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a11_a,
	cin => inst_coinc_aadd_133_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a11,
	cout => inst_coinc_aadd_133_a11COUT);

inst_coinc_await_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a11_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_await_cnt_a11_a # inst_coinc_aadd_133_a11 & inst_coinc_aSelect_509_a13) # !inst_coinc_aSelect_540_a13 & inst_coinc_aadd_133_a11 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_await_cnt_a11_a,
	datac => inst_coinc_aadd_133_a11,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a11_a);

inst_coinc_aadd_133_a12_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a12 = inst_coinc_await_cnt_a12_a $ !inst_coinc_aadd_133_a11COUT
-- inst_coinc_aadd_133_a12COUT = CARRY(inst_coinc_await_cnt_a12_a & !inst_coinc_aadd_133_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a12_a,
	cin => inst_coinc_aadd_133_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a12,
	cout => inst_coinc_aadd_133_a12COUT);

inst_coinc_await_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a12_a = DFFE(inst_coinc_await_cnt_a12_a & (inst_coinc_aSelect_540_a13 # inst_coinc_aadd_133_a12 & inst_coinc_aSelect_509_a13) # !inst_coinc_await_cnt_a12_a & inst_coinc_aadd_133_a12 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a12_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_133_a12,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a12_a);

inst_coinc_aadd_133_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a13 = inst_coinc_await_cnt_a13_a $ inst_coinc_aadd_133_a12COUT
-- inst_coinc_aadd_133_a13COUT = CARRY(!inst_coinc_aadd_133_a12COUT # !inst_coinc_await_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a13_a,
	cin => inst_coinc_aadd_133_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a13,
	cout => inst_coinc_aadd_133_a13COUT);

inst_coinc_await_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a13_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_await_cnt_a13_a # inst_coinc_aadd_133_a13 & inst_coinc_aSelect_509_a13) # !inst_coinc_aSelect_540_a13 & inst_coinc_aadd_133_a13 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_aadd_133_a13,
	datac => inst_coinc_await_cnt_a13_a,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a13_a);

inst_coinc_aadd_133_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a14 = inst_coinc_await_cnt_a14_a $ !inst_coinc_aadd_133_a13COUT
-- inst_coinc_aadd_133_a14COUT = CARRY(inst_coinc_await_cnt_a14_a & !inst_coinc_aadd_133_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a14_a,
	cin => inst_coinc_aadd_133_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a14,
	cout => inst_coinc_aadd_133_a14COUT);

inst_coinc_await_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a14_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_await_cnt_a14_a # inst_coinc_aadd_133_a14 & inst_coinc_aSelect_509_a13) # !inst_coinc_aSelect_540_a13 & inst_coinc_aadd_133_a14 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_await_cnt_a14_a,
	datac => inst_coinc_aadd_133_a14,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a14_a);

inst_coinc_aadd_133_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a15 = inst_coinc_await_cnt_a15_a $ inst_coinc_aadd_133_a14COUT
-- inst_coinc_aadd_133_a15COUT = CARRY(!inst_coinc_aadd_133_a14COUT # !inst_coinc_await_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a15_a,
	cin => inst_coinc_aadd_133_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a15,
	cout => inst_coinc_aadd_133_a15COUT);

inst_coinc_await_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a15_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_await_cnt_a15_a # inst_coinc_aadd_133_a15 & inst_coinc_aSelect_509_a13) # !inst_coinc_aSelect_540_a13 & inst_coinc_aadd_133_a15 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_await_cnt_a15_a,
	datac => inst_coinc_aadd_133_a15,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a15_a);

inst_coinc_ai_a1194_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1194 = !inst_coinc_await_cnt_a12_a & !inst_coinc_await_cnt_a13_a & !inst_coinc_await_cnt_a15_a & !inst_coinc_await_cnt_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a12_a,
	datab => inst_coinc_await_cnt_a13_a,
	datac => inst_coinc_await_cnt_a15_a,
	datad => inst_coinc_await_cnt_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_ai_a1194);

inst_coinc_ai_a1550_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1550 = (!inst_coinc_await_cnt_a10_a & !inst_coinc_await_cnt_a8_a & !inst_coinc_await_cnt_a9_a & !inst_coinc_await_cnt_a11_a) & CASCADE(inst_coinc_ai_a1194)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a10_a,
	datab => inst_coinc_await_cnt_a8_a,
	datac => inst_coinc_await_cnt_a9_a,
	datad => inst_coinc_await_cnt_a11_a,
	cascin => inst_coinc_ai_a1194,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1550);

inst_coinc_aadd_133_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a16 = inst_coinc_await_cnt_a16_a $ !inst_coinc_aadd_133_a15COUT
-- inst_coinc_aadd_133_a16COUT = CARRY(inst_coinc_await_cnt_a16_a & !inst_coinc_aadd_133_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a16_a,
	cin => inst_coinc_aadd_133_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a16,
	cout => inst_coinc_aadd_133_a16COUT);

inst_coinc_await_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a16_a = DFFE(inst_coinc_await_cnt_a16_a & (inst_coinc_aSelect_540_a13 # inst_coinc_aadd_133_a16 & inst_coinc_aSelect_509_a13) # !inst_coinc_await_cnt_a16_a & inst_coinc_aadd_133_a16 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a16_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_133_a16,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a16_a);

inst_coinc_aadd_133_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a17 = inst_coinc_await_cnt_a17_a $ inst_coinc_aadd_133_a16COUT
-- inst_coinc_aadd_133_a17COUT = CARRY(!inst_coinc_aadd_133_a16COUT # !inst_coinc_await_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a17_a,
	cin => inst_coinc_aadd_133_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a17,
	cout => inst_coinc_aadd_133_a17COUT);

inst_coinc_await_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a17_a = DFFE(inst_coinc_await_cnt_a17_a & (inst_coinc_aSelect_540_a13 # inst_coinc_aadd_133_a17 & inst_coinc_aSelect_509_a13) # !inst_coinc_await_cnt_a17_a & inst_coinc_aadd_133_a17 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a17_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_133_a17,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a17_a);

inst_coinc_aadd_133_a18_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a18 = inst_coinc_await_cnt_a18_a $ !inst_coinc_aadd_133_a17COUT
-- inst_coinc_aadd_133_a18COUT = CARRY(inst_coinc_await_cnt_a18_a & !inst_coinc_aadd_133_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a18_a,
	cin => inst_coinc_aadd_133_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a18,
	cout => inst_coinc_aadd_133_a18COUT);

inst_coinc_await_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a18_a = DFFE(inst_coinc_await_cnt_a18_a & (inst_coinc_aSelect_540_a13 # inst_coinc_aadd_133_a18 & inst_coinc_aSelect_509_a13) # !inst_coinc_await_cnt_a18_a & inst_coinc_aadd_133_a18 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a18_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_133_a18,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a18_a);

inst_coinc_aadd_133_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a19 = inst_coinc_await_cnt_a19_a $ inst_coinc_aadd_133_a18COUT
-- inst_coinc_aadd_133_a19COUT = CARRY(!inst_coinc_aadd_133_a18COUT # !inst_coinc_await_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a19_a,
	cin => inst_coinc_aadd_133_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a19,
	cout => inst_coinc_aadd_133_a19COUT);

inst_coinc_await_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a19_a = DFFE(inst_coinc_await_cnt_a19_a & (inst_coinc_aSelect_540_a13 # inst_coinc_aadd_133_a19 & inst_coinc_aSelect_509_a13) # !inst_coinc_await_cnt_a19_a & inst_coinc_aadd_133_a19 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a19_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_133_a19,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a19_a);

inst_coinc_aadd_133_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a20 = inst_coinc_await_cnt_a20_a $ !inst_coinc_aadd_133_a19COUT
-- inst_coinc_aadd_133_a20COUT = CARRY(inst_coinc_await_cnt_a20_a & !inst_coinc_aadd_133_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a20_a,
	cin => inst_coinc_aadd_133_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a20,
	cout => inst_coinc_aadd_133_a20COUT);

inst_coinc_await_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a20_a = DFFE(inst_coinc_await_cnt_a20_a & (inst_coinc_aSelect_540_a13 # inst_coinc_aadd_133_a20 & inst_coinc_aSelect_509_a13) # !inst_coinc_await_cnt_a20_a & inst_coinc_aadd_133_a20 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a20_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_133_a20,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a20_a);

inst_coinc_aadd_133_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a21 = inst_coinc_await_cnt_a21_a $ inst_coinc_aadd_133_a20COUT
-- inst_coinc_aadd_133_a21COUT = CARRY(!inst_coinc_aadd_133_a20COUT # !inst_coinc_await_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a21_a,
	cin => inst_coinc_aadd_133_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a21,
	cout => inst_coinc_aadd_133_a21COUT);

inst_coinc_await_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a21_a = DFFE(inst_coinc_await_cnt_a21_a & (inst_coinc_aSelect_540_a13 # inst_coinc_aadd_133_a21 & inst_coinc_aSelect_509_a13) # !inst_coinc_await_cnt_a21_a & inst_coinc_aadd_133_a21 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a21_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_133_a21,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a21_a);

inst_coinc_aadd_133_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a22 = inst_coinc_await_cnt_a22_a $ !inst_coinc_aadd_133_a21COUT
-- inst_coinc_aadd_133_a22COUT = CARRY(inst_coinc_await_cnt_a22_a & !inst_coinc_aadd_133_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a22_a,
	cin => inst_coinc_aadd_133_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a22,
	cout => inst_coinc_aadd_133_a22COUT);

inst_coinc_await_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a22_a = DFFE(inst_coinc_await_cnt_a22_a & (inst_coinc_aSelect_540_a13 # inst_coinc_aadd_133_a22 & inst_coinc_aSelect_509_a13) # !inst_coinc_await_cnt_a22_a & inst_coinc_aadd_133_a22 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a22_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_133_a22,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a22_a);

inst_coinc_aadd_133_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a23 = inst_coinc_await_cnt_a23_a $ inst_coinc_aadd_133_a22COUT
-- inst_coinc_aadd_133_a23COUT = CARRY(!inst_coinc_aadd_133_a22COUT # !inst_coinc_await_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a23_a,
	cin => inst_coinc_aadd_133_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a23,
	cout => inst_coinc_aadd_133_a23COUT);

inst_coinc_await_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a23_a = DFFE(inst_coinc_await_cnt_a23_a & (inst_coinc_aSelect_540_a13 # inst_coinc_aadd_133_a23 & inst_coinc_aSelect_509_a13) # !inst_coinc_await_cnt_a23_a & inst_coinc_aadd_133_a23 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a23_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_133_a23,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a23_a);

inst_coinc_aadd_133_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a24 = inst_coinc_await_cnt_a24_a $ !inst_coinc_aadd_133_a23COUT
-- inst_coinc_aadd_133_a24COUT = CARRY(inst_coinc_await_cnt_a24_a & !inst_coinc_aadd_133_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a24_a,
	cin => inst_coinc_aadd_133_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a24,
	cout => inst_coinc_aadd_133_a24COUT);

inst_coinc_await_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a24_a = DFFE(inst_coinc_aadd_133_a24 & (inst_coinc_aSelect_509_a13 # inst_coinc_await_cnt_a24_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aadd_133_a24 & inst_coinc_await_cnt_a24_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_133_a24,
	datab => inst_coinc_await_cnt_a24_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a24_a);

inst_coinc_aadd_133_a25_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a25 = inst_coinc_await_cnt_a25_a $ inst_coinc_aadd_133_a24COUT
-- inst_coinc_aadd_133_a25COUT = CARRY(!inst_coinc_aadd_133_a24COUT # !inst_coinc_await_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a25_a,
	cin => inst_coinc_aadd_133_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a25,
	cout => inst_coinc_aadd_133_a25COUT);

inst_coinc_await_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a25_a = DFFE(inst_coinc_await_cnt_a25_a & (inst_coinc_aSelect_540_a13 # inst_coinc_aadd_133_a25 & inst_coinc_aSelect_509_a13) # !inst_coinc_await_cnt_a25_a & inst_coinc_aadd_133_a25 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a25_a,
	datab => inst_coinc_aadd_133_a25,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a25_a);

inst_coinc_aadd_133_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a26 = inst_coinc_await_cnt_a26_a $ !inst_coinc_aadd_133_a25COUT
-- inst_coinc_aadd_133_a26COUT = CARRY(inst_coinc_await_cnt_a26_a & !inst_coinc_aadd_133_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a26_a,
	cin => inst_coinc_aadd_133_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a26,
	cout => inst_coinc_aadd_133_a26COUT);

inst_coinc_await_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a26_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a26 # inst_coinc_await_cnt_a26_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a26_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_await_cnt_a26_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a26_a);

inst_coinc_aadd_133_a27_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a27 = inst_coinc_await_cnt_a27_a $ inst_coinc_aadd_133_a26COUT
-- inst_coinc_aadd_133_a27COUT = CARRY(!inst_coinc_aadd_133_a26COUT # !inst_coinc_await_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a27_a,
	cin => inst_coinc_aadd_133_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a27,
	cout => inst_coinc_aadd_133_a27COUT);

inst_coinc_await_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a27_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a27 # inst_coinc_await_cnt_a27_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a27_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_await_cnt_a27_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a27_a);

inst_coinc_aadd_133_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a28 = inst_coinc_await_cnt_a28_a $ !inst_coinc_aadd_133_a27COUT
-- inst_coinc_aadd_133_a28COUT = CARRY(inst_coinc_await_cnt_a28_a & !inst_coinc_aadd_133_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a28_a,
	cin => inst_coinc_aadd_133_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a28,
	cout => inst_coinc_aadd_133_a28COUT);

inst_coinc_await_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a28_a = DFFE(inst_coinc_aadd_133_a28 & (inst_coinc_aSelect_509_a13 # inst_coinc_await_cnt_a28_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aadd_133_a28 & inst_coinc_await_cnt_a28_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_133_a28,
	datab => inst_coinc_await_cnt_a28_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a28_a);

inst_coinc_aadd_133_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a29 = inst_coinc_await_cnt_a29_a $ inst_coinc_aadd_133_a28COUT
-- inst_coinc_aadd_133_a29COUT = CARRY(!inst_coinc_aadd_133_a28COUT # !inst_coinc_await_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a29_a,
	cin => inst_coinc_aadd_133_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a29,
	cout => inst_coinc_aadd_133_a29COUT);

inst_coinc_await_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a29_a = DFFE(inst_coinc_aadd_133_a29 & (inst_coinc_aSelect_509_a13 # inst_coinc_await_cnt_a29_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aadd_133_a29 & inst_coinc_await_cnt_a29_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_133_a29,
	datab => inst_coinc_await_cnt_a29_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a29_a);

inst_coinc_aadd_133_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a30 = inst_coinc_await_cnt_a30_a $ !inst_coinc_aadd_133_a29COUT
-- inst_coinc_aadd_133_a30COUT = CARRY(inst_coinc_await_cnt_a30_a & !inst_coinc_aadd_133_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a30_a,
	cin => inst_coinc_aadd_133_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a30,
	cout => inst_coinc_aadd_133_a30COUT);

inst_coinc_await_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a30_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_await_cnt_a30_a # inst_coinc_aSelect_509_a13 & inst_coinc_aadd_133_a30) # !inst_coinc_aSelect_540_a13 & inst_coinc_aSelect_509_a13 & inst_coinc_aadd_133_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_await_cnt_a30_a,
	datac => inst_coinc_aSelect_509_a13,
	datad => inst_coinc_aadd_133_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a30_a);

inst_coinc_aadd_133_a31_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a31 = inst_coinc_aadd_133_a30COUT $ inst_coinc_await_cnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => inst_coinc_await_cnt_a31_a,
	cin => inst_coinc_aadd_133_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a31);

inst_coinc_await_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a31_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a31 # inst_coinc_await_cnt_a31_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a31_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_await_cnt_a31_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a31_a);

inst_coinc_ai_a1150_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1150 = !inst_coinc_await_cnt_a30_a & !inst_coinc_await_cnt_a28_a & !inst_coinc_await_cnt_a31_a & !inst_coinc_await_cnt_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a30_a,
	datab => inst_coinc_await_cnt_a28_a,
	datac => inst_coinc_await_cnt_a31_a,
	datad => inst_coinc_await_cnt_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_ai_a1150);

inst_coinc_ai_a1548_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1548 = (!inst_coinc_await_cnt_a25_a & !inst_coinc_await_cnt_a24_a & !inst_coinc_await_cnt_a26_a & !inst_coinc_await_cnt_a27_a) & CASCADE(inst_coinc_ai_a1150)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a25_a,
	datab => inst_coinc_await_cnt_a24_a,
	datac => inst_coinc_await_cnt_a26_a,
	datad => inst_coinc_await_cnt_a27_a,
	cascin => inst_coinc_ai_a1150,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1548);

inst_coinc_ai_a1164_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1164 = !inst_coinc_await_cnt_a21_a & !inst_coinc_await_cnt_a20_a & !inst_coinc_await_cnt_a23_a & !inst_coinc_await_cnt_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a21_a,
	datab => inst_coinc_await_cnt_a20_a,
	datac => inst_coinc_await_cnt_a23_a,
	datad => inst_coinc_await_cnt_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_ai_a1164);

inst_coinc_ai_a1549_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1549 = (!inst_coinc_await_cnt_a16_a & !inst_coinc_await_cnt_a17_a & !inst_coinc_await_cnt_a18_a & !inst_coinc_await_cnt_a19_a) & CASCADE(inst_coinc_ai_a1164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a16_a,
	datab => inst_coinc_await_cnt_a17_a,
	datac => inst_coinc_await_cnt_a18_a,
	datad => inst_coinc_await_cnt_a19_a,
	cascin => inst_coinc_ai_a1164,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1549);

inst_coinc_ai_a1240_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1240 = !inst_coinc_await_cnt_a7_a & !inst_coinc_await_cnt_a4_a & !inst_coinc_await_cnt_a6_a & !inst_coinc_await_cnt_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a7_a,
	datab => inst_coinc_await_cnt_a4_a,
	datac => inst_coinc_await_cnt_a6_a,
	datad => inst_coinc_await_cnt_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_ai_a1240);

inst_coinc_ai_a1551_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1551 = (inst_coinc_await_cnt_a2_a & !inst_coinc_await_cnt_a3_a & !inst_coinc_await_cnt_a1_a & !inst_coinc_await_cnt_a0_a) & CASCADE(inst_coinc_ai_a1240)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0002",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a2_a,
	datab => inst_coinc_await_cnt_a3_a,
	datac => inst_coinc_await_cnt_a1_a,
	datad => inst_coinc_await_cnt_a0_a,
	cascin => inst_coinc_ai_a1240,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1551);

inst_coinc_ai_a1072_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1072 = inst_coinc_ai_a1550 & inst_coinc_ai_a1548 & inst_coinc_ai_a1549 & inst_coinc_ai_a1551

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a1550,
	datab => inst_coinc_ai_a1548,
	datac => inst_coinc_ai_a1549,
	datad => inst_coinc_ai_a1551,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1072);

inst_coinc_ai_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a13 = inst_coinc_alast_down & slaveregister_inst_aregisters_a6_a_a0_a # !slaveregister_inst_aregisters_a6_a_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_alast_down,
	datac => slaveregister_inst_aregisters_a6_a_a0_a,
	datad => slaveregister_inst_aregisters_a6_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a13);

inst_coinc_alast_down_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_down = DFFE(inst_coinc_ai_a13 $ (inst_coinc_ai_a1072 & inst_coinc_astate_a10), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7878",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a1072,
	datab => inst_coinc_astate_a10,
	datac => inst_coinc_ai_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_alast_down);

inst_coinc_alast_down_pol_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_down_pol_a8 = inst_coinc_astate_a10 & slaveregister_inst_aregisters_a6_a_a1_a & (!slaveregister_inst_aregisters_a6_a_a0_a # !inst_coinc_alast_down)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0888",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a10,
	datab => slaveregister_inst_aregisters_a6_a_a1_a,
	datac => inst_coinc_alast_down,
	datad => slaveregister_inst_aregisters_a6_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_alast_down_pol_a8);

inst_coinc_alast_down_pol_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_down_pol = DFFE(inst_coinc_alast_down_pol $ inst_coinc_ai_a1072, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_alast_down_pol_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_coinc_alast_down_pol,
	datad => inst_coinc_ai_a1072,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_alast_down_pol_a8,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_alast_down_pol);

inst_coinc_aCOINCIDENCE_OUT_DOWN_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aCOINCIDENCE_OUT_DOWN_areg0 = DFFE(inst_coinc_ai_a9 & (inst_coinc_alast_down_pol $ inst_coinc_astate_a9) # !inst_coinc_ai_a9 & slaveregister_inst_aregisters_a6_a_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5ACC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_alast_down_pol,
	datab => slaveregister_inst_aregisters_a6_a_a8_a,
	datac => inst_coinc_astate_a9,
	datad => inst_coinc_ai_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_aCOINCIDENCE_OUT_DOWN_areg0);

inst_coinc_aSelect_509_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_509_a4 = inst_coinc_astate_a9 # inst_coinc_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_coinc_astate_a9,
	datad => inst_coinc_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_509_a4);

inst_coinc_ai_a522_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a522 = slaveregister_inst_aregisters_a6_a_a8_a # slaveregister_inst_aregisters_a6_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAFA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aregisters_a6_a_a8_a,
	datac => slaveregister_inst_aregisters_a6_a_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a522);

inst_coinc_ai_a315_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a315 = DFFE(inst_coinc_ai_a9 & inst_coinc_aSelect_509_a4 & !inst_coinc_ai_a13 # !inst_coinc_ai_a9 & inst_coinc_ai_a522, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2F20",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a4,
	datab => inst_coinc_ai_a13,
	datac => inst_coinc_ai_a9,
	datad => inst_coinc_ai_a522,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_ai_a315);

inst_coinc_alast_up_pol_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_up_pol_a4 = slaveregister_inst_aregisters_a6_a_a0_a & inst_coinc_astate_a10 & (inst_coinc_alast_down # !slaveregister_inst_aregisters_a6_a_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_alast_down,
	datab => slaveregister_inst_aregisters_a6_a_a1_a,
	datac => slaveregister_inst_aregisters_a6_a_a0_a,
	datad => inst_coinc_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_alast_up_pol_a4);

inst_coinc_alast_up_pol_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_up_pol = DFFE(inst_coinc_alast_up_pol $ inst_coinc_ai_a1072, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_alast_up_pol_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_alast_up_pol,
	datad => inst_coinc_ai_a1072,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_alast_up_pol_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_alast_up_pol);

inst_coinc_aCOINCIDENCE_OUT_UP_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aCOINCIDENCE_OUT_UP_areg0 = DFFE(inst_coinc_ai_a9 & (inst_coinc_astate_a9 $ inst_coinc_alast_up_pol) # !inst_coinc_ai_a9 & slaveregister_inst_aregisters_a6_a_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7D28",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a9,
	datab => inst_coinc_astate_a9,
	datac => inst_coinc_alast_up_pol,
	datad => slaveregister_inst_aregisters_a6_a_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_aCOINCIDENCE_OUT_UP_areg0);

inst_coinc_ai_a345_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a345 = slaveregister_inst_aregisters_a6_a_a0_a & inst_coinc_astate_a8 & (inst_coinc_alast_down # !slaveregister_inst_aregisters_a6_a_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_alast_down,
	datab => slaveregister_inst_aregisters_a6_a_a1_a,
	datac => slaveregister_inst_aregisters_a6_a_a0_a,
	datad => inst_coinc_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a345);

inst_coinc_ai_a316_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a316 = DFFE(inst_coinc_ai_a345 # !inst_coinc_ai_a9 & (slaveregister_inst_aregisters_a6_a_a10_a # slaveregister_inst_aregisters_a6_a_a11_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5F4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a9,
	datab => slaveregister_inst_aregisters_a6_a_a10_a,
	datac => inst_coinc_ai_a345,
	datad => slaveregister_inst_aregisters_a6_a_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_ai_a316);

n2186_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY()

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a1_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a1_a $ n2186_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!n2186_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT # !n2186_rtl_0_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a1_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a1_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a2_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a2_a $ !n2186_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(n2186_rtl_0_awysi_counter_asload_path_a2_a & !n2186_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a2_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a2_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a3_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a3_a $ n2186_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!n2186_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT # !n2186_rtl_0_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a3_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a3_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a4_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a4_a $ !n2186_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(n2186_rtl_0_awysi_counter_asload_path_a4_a & !n2186_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a4_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a4_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a5_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a5_a $ n2186_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!n2186_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT # !n2186_rtl_0_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a5_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a5_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a6_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a6_a $ !n2186_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(n2186_rtl_0_awysi_counter_asload_path_a6_a & !n2186_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a6_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a6_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a7_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a7_a $ n2186_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!n2186_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT # !n2186_rtl_0_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a7_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a7_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a8_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a8_a $ !n2186_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(n2186_rtl_0_awysi_counter_asload_path_a8_a & !n2186_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a8_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a8_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a9_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a9_a $ n2186_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!n2186_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT # !n2186_rtl_0_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a9_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a9_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a10_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a10_a $ !n2186_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(n2186_rtl_0_awysi_counter_asload_path_a10_a & !n2186_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a10_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a10_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a11_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a11_a $ n2186_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!n2186_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT # !n2186_rtl_0_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a11_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a11_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a12_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a12_a $ !n2186_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(n2186_rtl_0_awysi_counter_asload_path_a12_a & !n2186_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a12_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a12_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a13_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a13_a $ n2186_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!n2186_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT # !n2186_rtl_0_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a13_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a13_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a14_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a14_a $ !n2186_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(n2186_rtl_0_awysi_counter_asload_path_a14_a & !n2186_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a14_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a14_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a15_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a15_a $ n2186_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a15_a_aCOUT = CARRY(!n2186_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT # !n2186_rtl_0_awysi_counter_asload_path_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a15_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a15_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a15_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a16_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a16_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a16_a $ !n2186_rtl_0_awysi_counter_acounter_cell_a15_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a16_a_aCOUT = CARRY(n2186_rtl_0_awysi_counter_asload_path_a16_a & !n2186_rtl_0_awysi_counter_acounter_cell_a15_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a16_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a15_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a16_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a16_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a17_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a17_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a17_a $ n2186_rtl_0_awysi_counter_acounter_cell_a16_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a17_a_aCOUT = CARRY(!n2186_rtl_0_awysi_counter_acounter_cell_a16_a_aCOUT # !n2186_rtl_0_awysi_counter_asload_path_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a17_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a16_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a17_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a17_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a18_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a18_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a18_a $ !n2186_rtl_0_awysi_counter_acounter_cell_a17_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a18_a_aCOUT = CARRY(n2186_rtl_0_awysi_counter_asload_path_a18_a & !n2186_rtl_0_awysi_counter_acounter_cell_a17_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a18_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a17_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a18_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a18_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a19_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a19_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a19_a $ n2186_rtl_0_awysi_counter_acounter_cell_a18_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a19_a_aCOUT = CARRY(!n2186_rtl_0_awysi_counter_acounter_cell_a18_a_aCOUT # !n2186_rtl_0_awysi_counter_asload_path_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a19_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a18_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a19_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a19_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a20_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a20_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a20_a $ !n2186_rtl_0_awysi_counter_acounter_cell_a19_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a20_a_aCOUT = CARRY(n2186_rtl_0_awysi_counter_asload_path_a20_a & !n2186_rtl_0_awysi_counter_acounter_cell_a19_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a20_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a19_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a20_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a20_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a21_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a21_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a21_a $ n2186_rtl_0_awysi_counter_acounter_cell_a20_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a21_a_aCOUT = CARRY(!n2186_rtl_0_awysi_counter_acounter_cell_a20_a_aCOUT # !n2186_rtl_0_awysi_counter_asload_path_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a21_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a20_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a21_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a21_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a22_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a22_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a22_a $ !n2186_rtl_0_awysi_counter_acounter_cell_a21_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a22_a_aCOUT = CARRY(n2186_rtl_0_awysi_counter_asload_path_a22_a & !n2186_rtl_0_awysi_counter_acounter_cell_a21_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a22_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a21_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a22_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a22_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a23_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a23_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a23_a $ n2186_rtl_0_awysi_counter_acounter_cell_a22_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a23_a_aCOUT = CARRY(!n2186_rtl_0_awysi_counter_acounter_cell_a22_a_aCOUT # !n2186_rtl_0_awysi_counter_asload_path_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a23_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a22_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a23_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a23_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a24_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a24_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a24_a $ !n2186_rtl_0_awysi_counter_acounter_cell_a23_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a24_a_aCOUT = CARRY(n2186_rtl_0_awysi_counter_asload_path_a24_a & !n2186_rtl_0_awysi_counter_acounter_cell_a23_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a24_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a23_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a24_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a24_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a25_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a25_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a25_a $ n2186_rtl_0_awysi_counter_acounter_cell_a24_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a25_a_aCOUT = CARRY(!n2186_rtl_0_awysi_counter_acounter_cell_a24_a_aCOUT # !n2186_rtl_0_awysi_counter_asload_path_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a25_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a24_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a25_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a25_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a26_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a26_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a26_a $ !n2186_rtl_0_awysi_counter_acounter_cell_a25_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a26_a_aCOUT = CARRY(n2186_rtl_0_awysi_counter_asload_path_a26_a & !n2186_rtl_0_awysi_counter_acounter_cell_a25_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a26_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a25_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a26_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a26_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a27_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a27_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a27_a $ n2186_rtl_0_awysi_counter_acounter_cell_a26_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a27_a_aCOUT = CARRY(!n2186_rtl_0_awysi_counter_acounter_cell_a26_a_aCOUT # !n2186_rtl_0_awysi_counter_asload_path_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a27_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a26_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a27_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a27_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a28_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a28_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a28_a $ !n2186_rtl_0_awysi_counter_acounter_cell_a27_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a28_a_aCOUT = CARRY(n2186_rtl_0_awysi_counter_asload_path_a28_a & !n2186_rtl_0_awysi_counter_acounter_cell_a27_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a28_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a27_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a28_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a28_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a29_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a29_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a29_a $ n2186_rtl_0_awysi_counter_acounter_cell_a28_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a29_a_aCOUT = CARRY(!n2186_rtl_0_awysi_counter_acounter_cell_a28_a_aCOUT # !n2186_rtl_0_awysi_counter_asload_path_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a29_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a28_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a29_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a29_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a30_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a30_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a30_a $ !n2186_rtl_0_awysi_counter_acounter_cell_a29_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a30_a_aCOUT = CARRY(n2186_rtl_0_awysi_counter_asload_path_a30_a & !n2186_rtl_0_awysi_counter_acounter_cell_a29_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a30_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a29_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a30_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a30_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a31_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a31_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a31_a $ n2186_rtl_0_awysi_counter_acounter_cell_a30_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a31_a_aCOUT = CARRY(!n2186_rtl_0_awysi_counter_acounter_cell_a30_a_aCOUT # !n2186_rtl_0_awysi_counter_asload_path_a31_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a31_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a30_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a31_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a31_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a32_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a32_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a32_a $ !n2186_rtl_0_awysi_counter_acounter_cell_a31_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a32_a_aCOUT = CARRY(n2186_rtl_0_awysi_counter_asload_path_a32_a & !n2186_rtl_0_awysi_counter_acounter_cell_a31_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a32_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a31_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a32_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a32_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a33_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a33_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a33_a $ n2186_rtl_0_awysi_counter_acounter_cell_a32_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a33_a_aCOUT = CARRY(!n2186_rtl_0_awysi_counter_acounter_cell_a32_a_aCOUT # !n2186_rtl_0_awysi_counter_asload_path_a33_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a33_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a32_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a33_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a33_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a34_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a34_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a34_a $ !n2186_rtl_0_awysi_counter_acounter_cell_a33_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a34_a_aCOUT = CARRY(n2186_rtl_0_awysi_counter_asload_path_a34_a & !n2186_rtl_0_awysi_counter_acounter_cell_a33_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a34_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a33_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a34_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a34_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a35_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a35_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a35_a $ n2186_rtl_0_awysi_counter_acounter_cell_a34_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a35_a_aCOUT = CARRY(!n2186_rtl_0_awysi_counter_acounter_cell_a34_a_aCOUT # !n2186_rtl_0_awysi_counter_asload_path_a35_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a35_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a34_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a35_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a35_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a36_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a36_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a36_a $ !n2186_rtl_0_awysi_counter_acounter_cell_a35_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a36_a_aCOUT = CARRY(n2186_rtl_0_awysi_counter_asload_path_a36_a & !n2186_rtl_0_awysi_counter_acounter_cell_a35_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a36_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a35_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a36_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a36_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a37_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a37_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a37_a $ n2186_rtl_0_awysi_counter_acounter_cell_a36_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a37_a_aCOUT = CARRY(!n2186_rtl_0_awysi_counter_acounter_cell_a36_a_aCOUT # !n2186_rtl_0_awysi_counter_asload_path_a37_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a37_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a36_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a37_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a37_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a38_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a38_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a38_a $ !n2186_rtl_0_awysi_counter_acounter_cell_a37_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a38_a_aCOUT = CARRY(n2186_rtl_0_awysi_counter_asload_path_a38_a & !n2186_rtl_0_awysi_counter_acounter_cell_a37_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a38_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a37_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a38_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a38_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a39_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a39_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a39_a $ n2186_rtl_0_awysi_counter_acounter_cell_a38_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a39_a_aCOUT = CARRY(!n2186_rtl_0_awysi_counter_acounter_cell_a38_a_aCOUT # !n2186_rtl_0_awysi_counter_asload_path_a39_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a39_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a38_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a39_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a39_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a40_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a40_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a40_a $ !n2186_rtl_0_awysi_counter_acounter_cell_a39_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a40_a_aCOUT = CARRY(n2186_rtl_0_awysi_counter_asload_path_a40_a & !n2186_rtl_0_awysi_counter_acounter_cell_a39_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a40_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a39_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a40_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a40_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a41_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a41_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a41_a $ n2186_rtl_0_awysi_counter_acounter_cell_a40_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a41_a_aCOUT = CARRY(!n2186_rtl_0_awysi_counter_acounter_cell_a40_a_aCOUT # !n2186_rtl_0_awysi_counter_asload_path_a41_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a41_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a40_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a41_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a41_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a42_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a42_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a42_a $ !n2186_rtl_0_awysi_counter_acounter_cell_a41_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a42_a_aCOUT = CARRY(n2186_rtl_0_awysi_counter_asload_path_a42_a & !n2186_rtl_0_awysi_counter_acounter_cell_a41_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a42_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a41_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a42_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a42_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a43_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a43_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a43_a $ n2186_rtl_0_awysi_counter_acounter_cell_a42_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a43_a_aCOUT = CARRY(!n2186_rtl_0_awysi_counter_acounter_cell_a42_a_aCOUT # !n2186_rtl_0_awysi_counter_asload_path_a43_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a43_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a42_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a43_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a43_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a44_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a44_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a44_a $ !n2186_rtl_0_awysi_counter_acounter_cell_a43_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a44_a_aCOUT = CARRY(n2186_rtl_0_awysi_counter_asload_path_a44_a & !n2186_rtl_0_awysi_counter_acounter_cell_a43_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a44_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a43_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a44_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a44_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a45_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a45_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a45_a $ n2186_rtl_0_awysi_counter_acounter_cell_a44_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a45_a_aCOUT = CARRY(!n2186_rtl_0_awysi_counter_acounter_cell_a44_a_aCOUT # !n2186_rtl_0_awysi_counter_asload_path_a45_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a45_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a44_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a45_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a45_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a46_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a46_a = DFFE(n2186_rtl_0_awysi_counter_asload_path_a46_a $ !n2186_rtl_0_awysi_counter_acounter_cell_a45_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2186_rtl_0_awysi_counter_acounter_cell_a46_a_aCOUT = CARRY(n2186_rtl_0_awysi_counter_asload_path_a46_a & !n2186_rtl_0_awysi_counter_acounter_cell_a45_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2186_rtl_0_awysi_counter_asload_path_a46_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a45_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a46_a,
	cout => n2186_rtl_0_awysi_counter_acounter_cell_a46_a_aCOUT);

n2186_rtl_0_awysi_counter_acounter_cell_a47_a : apex20ke_lcell 
-- Equation(s):
-- n2186_rtl_0_awysi_counter_asload_path_a47_a = DFFE(n2186_rtl_0_awysi_counter_acounter_cell_a46_a_aCOUT $ n2186_rtl_0_awysi_counter_asload_path_a47_a, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => n2186_rtl_0_awysi_counter_asload_path_a47_a,
	cin => n2186_rtl_0_awysi_counter_acounter_cell_a46_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2186_rtl_0_awysi_counter_asload_path_a47_a);

CNT_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- CNT_rtl_0_awysi_counter_asload_path_a0_a = DFFE(!CNT_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- CNT_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(CNT_rtl_0_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => CNT_rtl_0_awysi_counter_asload_path_a0_a,
	cout => CNT_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

CNT_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- CNT_rtl_0_awysi_counter_asload_path_a1_a = DFFE(CNT_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT $ CNT_rtl_0_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => CNT_rtl_0_awysi_counter_asload_path_a1_a,
	cin => CNT_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => CNT_rtl_0_awysi_counter_asload_path_a1_a);

CLK1p_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_CLK1p);

CLK2p_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_CLK2p);

CLK3p_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_CLK3p);

HDV_Rx_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_HDV_Rx);

CLKLK_OUT2p_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_pll2x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_CLKLK_OUT2p);

COM_TX_SLEEP_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => NOT_com_DAC_TX_inst_aCOM_TX_SLEEP_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_TX_SLEEP);

COM_DB_a13_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => com_DAC_TX_inst_aCOM_DB_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(13));

COM_DB_a12_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => com_DAC_TX_inst_aCOM_DB_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(12));

COM_DB_a11_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => com_DAC_TX_inst_aCOM_DB_a11_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(11));

COM_DB_a10_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => com_DAC_TX_inst_aCOM_DB_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(10));

COM_DB_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => com_DAC_TX_inst_aCOM_DB_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(9));

COM_DB_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => com_DAC_TX_inst_aCOM_DB_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(8));

COM_DB_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => com_DAC_TX_inst_aCOM_DB_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(7));

COM_DB_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => com_DAC_TX_inst_aCOM_DB_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(6));

HDV_RxENA_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_rs486_aHDV_RxENA_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_HDV_RxENA);

HDV_TxENA_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_rs486_aHDV_TxENA_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_HDV_TxENA);

HDV_IN_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_rs486_aHDV_IN_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_HDV_IN);

FLASH_AD_STBY_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_FLASH_AD_STBY);

OutputEnable_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aOutputEnable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_OutputEnable_0);

CounterClock_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aCounterClock_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_CounterClock_0);

ShiftClock_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_readout_aShiftClock_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ShiftClock_0);

RampSet_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aRampSet_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_RampSet_0);

ChannelSelect_0_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_achannel_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ChannelSelect_0(1));

ChannelSelect_0_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_achannel_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ChannelSelect_0(0));

ReadWrite_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aReadWrite_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ReadWrite_0);

AnalogReset_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aAnalogReset_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_AnalogReset_0);

DigitalReset_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aDigitalReset_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_DigitalReset_0);

DigitalSet_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aDigitalSet_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_DigitalSet_0);

ATWD0VDD_SUP_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ATWD0VDD_SUP);

OutputEnable_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aOutputEnable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_OutputEnable_1);

CounterClock_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aCounterClock_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_CounterClock_1);

ShiftClock_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_readout_aShiftClock_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ShiftClock_1);

RampSet_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aRampSet_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_RampSet_1);

ChannelSelect_1_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_achannel_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ChannelSelect_1(1));

ChannelSelect_1_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_achannel_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ChannelSelect_1(0));

ReadWrite_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aReadWrite_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ReadWrite_1);

AnalogReset_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aAnalogReset_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_AnalogReset_1);

DigitalReset_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aDigitalReset_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_DigitalReset_1);

DigitalSet_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aDigitalSet_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_DigitalSet_1);

ATWD1VDD_SUP_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ATWD1VDD_SUP);

MultiSPE_nl_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => NOT_inst_hit_counter_aMultiSPE_nl_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_MultiSPE_nl);

OneSPE_nl_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => NOT_inst_hit_counter_aOneSPE_nl_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_OneSPE_nl);

FE_TEST_PULSE_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_testpulse_aFE_TEST_PULSE_areg0,
	oe => NOT_inst_fe_testpulse_ai_a21,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_TEST_PULSE);

FE_PULSER_P_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_P_a3_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a59,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_P(3));

FE_PULSER_P_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_P_a2_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a59,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_P(2));

FE_PULSER_P_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_P_a1_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a59,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_P(1));

FE_PULSER_P_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_P_a0_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a59,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_P(0));

FE_PULSER_N_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_N_a3_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a59,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_N(3));

FE_PULSER_N_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_N_a2_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a59,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_N(2));

FE_PULSER_N_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_N_a1_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a59,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_N(1));

FE_PULSER_N_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_N_a0_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a59,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_N(0));

R2BUS_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(6));

R2BUS_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(5));

R2BUS_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(4));

R2BUS_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(3));

R2BUS_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(2));

R2BUS_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a1_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(1));

R2BUS_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(0));

SingleLED_TRIGGER_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_single_led_aSingleLED_TRIGGER_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SingleLED_TRIGGER);

COINCIDENCE_OUT_DOWN_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_coinc_aCOINCIDENCE_OUT_DOWN_areg0,
	oe => inst_coinc_ai_a315,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_COINCIDENCE_OUT_DOWN);

COINC_DOWN_ALATCH_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_aregisters_a6_a_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COINC_DOWN_ALATCH);

COINC_DOWN_BLATCH_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_aregisters_a6_a_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COINC_DOWN_BLATCH);

COINCIDENCE_OUT_UP_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_coinc_aCOINCIDENCE_OUT_UP_areg0,
	oe => inst_coinc_ai_a316,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_COINCIDENCE_OUT_UP);

COINC_UP_ALATCH_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_aregisters_a6_a_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COINC_UP_ALATCH);

COINC_UP_BLATCH_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_aregisters_a6_a_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COINC_UP_BLATCH);

FL_Trigger_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_aregisters_a6_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_FL_Trigger);

FL_Trigger_bar_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => NOT_slaveregister_inst_aregisters_a6_a_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_FL_Trigger_bar);

FL_PRE_TRIG_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_aregisters_a6_a_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_FL_PRE_TRIG);

FL_TMS_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_aregisters_a6_a_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_FL_TMS);

FL_TCK_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_aregisters_a6_a_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_FL_TCK);

FL_TDI_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_aregisters_a6_a_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_FL_TDI);

PGM_a15_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(15));

PGM_a14_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(14));

PGM_a13_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(13));

PGM_a12_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(12));

PGM_a11_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	oe => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_PGM(11));

PGM_a10_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => n2186_rtl_0_awysi_counter_asload_path_a47_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(10));

PGM_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => CNT_rtl_0_awysi_counter_asload_path_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(9));

PGM_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => CNT_rtl_0_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(8));

PGM_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => COINC_UP_B_acombout,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(7));

PGM_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => COINC_UP_BBAR_acombout,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(6));

PGM_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => COINC_UP_ABAR_acombout,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(5));

PGM_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => COINC_UP_A_acombout,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(4));

PGM_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => COINC_DOWN_B_acombout,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(3));

PGM_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => COINC_DOWN_BBAR_acombout,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(2));

PGM_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => COINC_DOWN_A_acombout,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(1));

PGM_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => COINC_DOWN_ABAR_acombout,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(0));

stripe_inst_alpm_instance_acore_auartdtrn_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aUARTDTRN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_UARTDTRN);

stripe_inst_alpm_instance_acore_auartrtsn_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aUARTRTSN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_UARTRTSN);

stripe_inst_alpm_instance_acore_auarttxd_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aUARTTXD,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_UARTTXD);

stripe_inst_alpm_instance_acore_aebibe_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIBE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIBE(0));

stripe_inst_alpm_instance_acore_aebibe_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIBE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIBE(1));

stripe_inst_alpm_instance_acore_aebicsn_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBICSN0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBICSN(0));

stripe_inst_alpm_instance_acore_aebicsn_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBICSN1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBICSN(1));

stripe_inst_alpm_instance_acore_aebicsn_pout_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBICSN2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBICSN(2));

stripe_inst_alpm_instance_acore_aebicsn_pout_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBICSN3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBICSN(3));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(0));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(1));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(2));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(3));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a4_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR4,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(4));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a5_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR5,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(5));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a6_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR6,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(6));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a7_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR7,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(7));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a8_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR8,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(8));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a9_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR9,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(9));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a10_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR10,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(10));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a11_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR11,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(11));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a12_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR12,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(12));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a13_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR13,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(13));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a14_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR14,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(14));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a15_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR15,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(15));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a16_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR16,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(16));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a17_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR17,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(17));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a18_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR18,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(18));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a19_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR19,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(19));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a20_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR20,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(20));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a21_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR21,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(21));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a22_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR22,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(22));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a23_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR23,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(23));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a24_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR24,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(24));

stripe_inst_alpm_instance_acore_aebiclk_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBICLK,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBICLK);

stripe_inst_alpm_instance_acore_aebioen_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIOEN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIOEN);

stripe_inst_alpm_instance_acore_aebiwen_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIWEN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIWEN);

stripe_inst_alpm_instance_acore_asdramaddr_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(0));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(1));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(2));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(3));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a4_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR4,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(4));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a5_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR5,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(5));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a6_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR6,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(6));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a7_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR7,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(7));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a8_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR8,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(8));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a9_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR9,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(9));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a10_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR10,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(10));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a11_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR11,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(11));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a12_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR12,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(12));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a13_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR13,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(13));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a14_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR14,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(14));

stripe_inst_alpm_instance_acore_asdramcsn_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCSN0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCSN(0));

stripe_inst_alpm_instance_acore_asdramcsn_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCSN1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCSN(1));

stripe_inst_alpm_instance_acore_asdramdqm_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQM0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMDQM(0));

stripe_inst_alpm_instance_acore_asdramdqm_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQM1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMDQM(1));

stripe_inst_alpm_instance_acore_asdramdqm_pout_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQM2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMDQM(2));

stripe_inst_alpm_instance_acore_asdramdqm_pout_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQM3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMDQM(3));

stripe_inst_alpm_instance_acore_asdramrasn_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMRASN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMRASN);

stripe_inst_alpm_instance_acore_asdramcasn_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCASN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCASN);

stripe_inst_alpm_instance_acore_asdramwen_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMWEN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMWEN);

stripe_inst_alpm_instance_acore_asdramclke_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCLKE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCLKE);

stripe_inst_alpm_instance_acore_asdramclkn_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCLKN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCLKN);

stripe_inst_alpm_instance_acore_asdramclk_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCLK,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCLK);
END structure;


