
---------- Begin Simulation Statistics ----------
final_tick                               144880031000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 329849                       # Simulator instruction rate (inst/s)
host_mem_usage                                 715680                       # Number of bytes of host memory used
host_op_rate                                   329860                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   303.17                       # Real time elapsed on the host
host_tick_rate                              477884629                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003445                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.144880                       # Number of seconds simulated
sim_ticks                                144880031000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.498111                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596724                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599734                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               845                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599930                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                162                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             377                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              215                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602011                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     550                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          116                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003445                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.448800                       # CPI: cycles per instruction
system.cpu.discardedOps                          2566                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49412099                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901220                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094404                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        31905297                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.690226                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        144880031                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006868     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                5      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900855     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095630     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003445                       # Class of committed instruction
system.cpu.tickCycles                       112974734                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        89020                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        182159                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           47                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        93623                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           16                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       187276                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             17                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 144880031000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                134                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        88908                       # Transaction distribution
system.membus.trans_dist::CleanEvict              112                       # Transaction distribution
system.membus.trans_dist::ReadExReq             92999                       # Transaction distribution
system.membus.trans_dist::ReadExResp            92999                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           134                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       275286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 275286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    186409984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               186409984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             93139                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   93139    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               93139                       # Request fanout histogram
system.membus.respLayer1.occupancy         6098216250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          5872274000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 144880031000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               629                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       181961                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          497                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             201                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            93025                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           93025                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           513                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          116                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1523                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       279407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                280930                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1034240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    190662656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              191696896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           89037                       # Total snoops (count)
system.tol2bus.snoopTraffic                  91041792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           182691                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000361                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019289                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 182626     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     64      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             182691                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3180876000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3073653999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16930998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 144880031000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  400                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  120                       # number of demand (read+write) hits
system.l2.demand_hits::total                      520                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 400                       # number of overall hits
system.l2.overall_hits::.cpu.data                 120                       # number of overall hits
system.l2.overall_hits::total                     520                       # number of overall hits
system.l2.demand_misses::.cpu.inst                113                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              93021                       # number of demand (read+write) misses
system.l2.demand_misses::total                  93134                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               113                       # number of overall misses
system.l2.overall_misses::.cpu.data             93021                       # number of overall misses
system.l2.overall_misses::total                 93134                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     21218000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  21881859000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21903077000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     21218000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  21881859000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21903077000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              513                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            93141                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                93654                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             513                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           93141                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               93654                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.220273                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998712                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994448                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.220273                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998712                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994448                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 187769.911504                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 235235.688715                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 235178.098224                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 187769.911504                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 235235.688715                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 235178.098224                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               88908                       # number of writebacks
system.l2.writebacks::total                     88908                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         93020                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             93133                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        93020                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            93133                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     18958000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  20021281000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20040239000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     18958000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  20021281000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20040239000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.220273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994437                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.220273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994437                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 167769.911504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 215236.304021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 215178.712164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 167769.911504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 215236.304021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 215178.712164                       # average overall mshr miss latency
system.l2.replacements                          89037                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        93053                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            93053                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        93053                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        93053                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          472                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              472                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          472                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          472                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                26                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    26                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           92999                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               92999                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  21877656000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21877656000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         93025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             93025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999721                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999721                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 235246.142432                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 235246.142432                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        92999                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          92999                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  20017676000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20017676000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999721                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999721                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 215246.142432                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 215246.142432                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            400                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                400                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          113                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              113                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     21218000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     21218000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          513                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            513                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.220273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.220273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 187769.911504                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 187769.911504                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          113                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          113                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     18958000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     18958000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.220273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.220273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 167769.911504                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 167769.911504                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            94                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                94                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           22                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              22                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      4203000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      4203000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          116                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           116                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.189655                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.189655                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 191045.454545                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 191045.454545                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           21                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           21                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      3605000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      3605000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.181034                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.181034                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 171666.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 171666.666667                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 144880031000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4009.591836                       # Cycle average of tags in use
system.l2.tags.total_refs                      187228                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     93133                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.010329                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    162000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         4.517058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4005.074778                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.001103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978904                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          578                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3454                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    467591                       # Number of tag accesses
system.l2.tags.data_accesses                   467591                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 144880031000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         115712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95252480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95368192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       115712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        115712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     91041792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        91041792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           93020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               93133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        88908                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              88908                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            798675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         657457617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             658256292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       798675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           798675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      628394344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            628394344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      628394344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           798675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        657457617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1286650636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1422528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004394614750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        44453                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        44453                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1708235                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1378044                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       93133                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      88908                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1490128                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1422528                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             88864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             88896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             88912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             88976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             88897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            88880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            88944                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      16.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      37.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 146985439750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7450640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            174925339750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     98639.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               117389.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         6                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1387696                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1322476                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1490128                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1422528                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   93120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   93120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   93120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   93120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   93122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   93123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   93123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   93123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   93123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  93123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  93123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  93123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  93123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  93123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  93123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     10                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  44454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  44454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  44454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  44454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  44454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  44454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  44454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  44454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  44454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  44454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  44454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  44454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  44454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  44454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  44454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  44453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  44453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  44453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  44453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  44453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  44453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  44453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  44453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  44453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  44453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  44453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  44453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  44453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  44453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  44453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  44453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       202452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    920.748108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   811.447220                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   263.898412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11115      5.49%      5.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1944      0.96%      6.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7049      3.48%      9.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      0.01%      9.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          597      0.29%     10.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7048      3.48%     13.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13058      6.45%     20.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       161626     79.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       202452                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        44453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.521067                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.010857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    310.156923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        44451    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         44453                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        44453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      32.000022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     32.000022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.004743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32            44452    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         44453                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95368192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                91039808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95368192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             91041792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       658.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       628.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    658.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    628.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  144879170000                       # Total gap between requests
system.mem_ctrls.avgGap                     795860.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       115712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95252480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     91039808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 798674.594430477475                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 657457617.468345284462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 628380649.642461776733                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1488320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1422528                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    138822000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 174786517750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3401177984000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     76782.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    117438.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2390939.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            722518020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            384023640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5317986240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3711466980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     11436606480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20137638300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      38675920800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        80386160460                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        554.846378                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  99592149750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4837820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40450061250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            722996400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            384281700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5321527680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3713967360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     11436606480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20150763120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      38664868320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        80395011060                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        554.907467                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  99563072500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4837820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40479138500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    144880031000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 144880031000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2386680                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2386680                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2386680                       # number of overall hits
system.cpu.icache.overall_hits::total         2386680                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          513                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            513                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          513                       # number of overall misses
system.cpu.icache.overall_misses::total           513                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39839000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39839000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39839000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39839000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2387193                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2387193                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2387193                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2387193                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000215                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000215                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000215                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000215                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77658.869396                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77658.869396                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77658.869396                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77658.869396                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          497                       # number of writebacks
system.cpu.icache.writebacks::total               497                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          513                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          513                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          513                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          513                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38813000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38813000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38813000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38813000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000215                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000215                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000215                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000215                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75658.869396                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75658.869396                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75658.869396                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75658.869396                       # average overall mshr miss latency
system.cpu.icache.replacements                    497                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2386680                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2386680                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          513                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           513                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39839000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39839000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2387193                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2387193                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000215                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000215                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77658.869396                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77658.869396                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          513                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          513                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38813000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38813000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75658.869396                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75658.869396                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 144880031000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.999689                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2387193                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               513                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4653.397661                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            183000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.999689                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999981                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4774899                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4774899                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 144880031000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 144880031000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 144880031000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     48620266                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48620266                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     48620308                       # number of overall hits
system.cpu.dcache.overall_hits::total        48620308                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       186154                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         186154                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       186164                       # number of overall misses
system.cpu.dcache.overall_misses::total        186164                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  46498642000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46498642000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  46498642000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46498642000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806420                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806420                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806472                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806472                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003814                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003814                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003814                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003814                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 249785.886954                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 249785.886954                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 249772.469436                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 249772.469436                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        93053                       # number of writebacks
system.cpu.dcache.writebacks::total             93053                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        93017                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        93017                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        93017                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        93017                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        93137                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        93137                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        93141                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        93141                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22164981000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22164981000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22165713000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22165713000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001908                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001908                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001908                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001908                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 237982.552584                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 237982.552584                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 237980.191323                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 237980.191323                       # average overall mshr miss latency
system.cpu.dcache.replacements                  93125                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35710788                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35710788                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          118                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           118                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8756000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8756000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35710906                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35710906                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74203.389831                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74203.389831                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7287000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7287000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65062.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65062.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12909478                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12909478                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       186036                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       186036                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  46489886000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  46489886000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095514                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095514                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014206                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014206                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 249897.256445                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 249897.256445                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        93011                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        93011                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        93025                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        93025                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22157694000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22157694000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007104                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007104                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 238190.744424                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 238190.744424                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           42                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            42                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.192308                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.192308                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       732000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       732000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       183000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       183000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 144880031000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.999399                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48713477                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             93141                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            523.007881                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            479000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.999399                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          97706141                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         97706141                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 144880031000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 144880031000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
