;redcode
;assert 1
	SPL 0, <403
	CMP -207, <-126
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SLT -700, 960
	DJN -1, @-20
	SUB #10, 4
	SUB #10, 4
	JMZ 0, #90
	JMZ 0, #90
	SUB #10, 4
	SUB @101, @22
	SUB -7, <-130
	SUB #0, -40
	DJN <121, 106
	MOV -7, <-20
	SUB -7, <-130
	SPL -277, @-126
	ADD 110, @600
	ADD @211, -60
	SUB @-200, -101
	SUB #10, 4
	DJN 36, 49
	SUB #10, 4
	ADD 270, 60
	SUB @127, 106
	SPL 0, <403
	DJN 36, 49
	SPL 0, <403
	SPL 0, <403
	SPL 0, <403
	DJN 36, 49
	DJN 30, 9
	DJN 30, 9
	DAT #6, <403
	SPL 0, <403
	SPL -217, 100
	DJN 30, 9
	SPL 0, <403
	DJN 30, 9
	SPL 0, <403
	SPL 0, <403
	SPL -7, #109
	DJN 30, 9
	DJN 36, 49
	JMZ -7, @-20
	SPL 0, <403
	MOV @-127, @100
	SPL 0, <403
	CMP -207, <-126
