/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2020 MediaTek Inc.
 */

#define HDMIRX_P0_PHY_ATOP_1_BASE A_ADR

//Page P0_HDMIRX_PHY_ATOP_1_1
#define REG_0010_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x210)
    #define REG_0010_ATOP_1_TESTBUS_OUT_ATOP_0 Fld(16, 0, AC_FULLW10)
#define REG_0014_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x214)
    #define REG_0014_ATOP_1_TESTBUS_OUT_ATOP_1 Fld(8, 0, AC_FULLB0)
#define REG_0018_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x218)
    #define REG_0018_ATOP_1_HDMI2P1_ATOP_GATE Fld(4, 0, AC_MSKB0)
    #define REG_0018_ATOP_1_HDMI2P1_ATOP_INV Fld(4, 4, AC_MSKB0)
    #define REG_0018_ATOP_1_HDMI2P1_ATOP_INV_FF Fld(4, 8, AC_MSKB1)
    #define REG_0018_ATOP_1_HDMI2P1_ATOP_INV_FF2 Fld(4, 12, AC_MSKB1)
#define REG_001C_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x21C)
    #define REG_001C_ATOP_1_ATOP_TSTBUS_SEL Fld(6, 0, AC_MSKB0)
#define REG_0020_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x220)
    #define REG_0020_ATOP_1_TEST_IO_LOOPBK_0 Fld(16, 0, AC_FULLW10)
#define REG_0024_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x224)
    #define REG_0024_ATOP_1_TEST_IO_LOOPBK_1 Fld(16, 0, AC_FULLW10)
#define REG_0028_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x228)
    #define REG_0028_ATOP_1_ATOP_PD_HW_CTRL_SEL Fld(1, 0, AC_MSKB0)
    #define REG_0028_ATOP_1_ATOP_PD_HW_CTRL_EN Fld(1, 1, AC_MSKB0)
#define REG_0040_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x240)
    #define REG_0040_ATOP_1_RO_RESERVED Fld(16, 0, AC_FULLW10)
#define REG_0044_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x244)
    #define REG_0044_ATOP_1_RO_CAL_L0 Fld(8, 0, AC_FULLB0)
    #define REG_0044_ATOP_1_RO_CAL_L1 Fld(8, 8, AC_FULLB1)
#define REG_0048_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x248)
    #define REG_0048_ATOP_1_RO_CAL_L2 Fld(8, 0, AC_FULLB0)
    #define REG_0048_ATOP_1_RO_CAL_L3 Fld(8, 8, AC_FULLB1)
#define REG_004C_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x24C)
    #define REG_004C_ATOP_1_RO_IO_LOOPBK Fld(8, 0, AC_FULLB0)
#define REG_0050_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x250)
    #define REG_0050_ATOP_1_RO_ISCAN_L0 Fld(1, 0, AC_MSKB0)
    #define REG_0050_ATOP_1_RO_ISCAN_L1 Fld(1, 1, AC_MSKB0)
    #define REG_0050_ATOP_1_RO_ISCAN_L2 Fld(1, 2, AC_MSKB0)
    #define REG_0050_ATOP_1_RO_ISCAN_L3 Fld(1, 3, AC_MSKB0)
    #define REG_0050_ATOP_1_RO_PLL_HIGH_L0 Fld(1, 4, AC_MSKB0)
    #define REG_0050_ATOP_1_RO_PLL_HIGH_L1 Fld(1, 5, AC_MSKB0)
    #define REG_0050_ATOP_1_RO_PLL_HIGH_L2 Fld(1, 6, AC_MSKB0)
    #define REG_0050_ATOP_1_RO_PLL_HIGH_L3 Fld(1, 7, AC_MSKB0)
    #define REG_0050_ATOP_1_RO_PLL_LOCK_L0 Fld(1, 8, AC_MSKB1)
    #define REG_0050_ATOP_1_RO_PLL_LOCK_L1 Fld(1, 9, AC_MSKB1)
    #define REG_0050_ATOP_1_RO_PLL_LOCK_L2 Fld(1, 10, AC_MSKB1)
    #define REG_0050_ATOP_1_RO_PLL_LOCK_L3 Fld(1, 11, AC_MSKB1)
    #define REG_0050_ATOP_1_RO_QSCAN_L0 Fld(1, 12, AC_MSKB1)
    #define REG_0050_ATOP_1_RO_QSCAN_L1 Fld(1, 13, AC_MSKB1)
    #define REG_0050_ATOP_1_RO_QSCAN_L2 Fld(1, 14, AC_MSKB1)
    #define REG_0050_ATOP_1_RO_QSCAN_L3 Fld(1, 15, AC_MSKB1)
#define REG_0054_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x254)
    #define REG_0054_ATOP_1_RO_SQ_CAL_OUT Fld(4, 0, AC_MSKB0)
    #define REG_0054_ATOP_1_EN_CLK_RX2TX Fld(1, 15, AC_MSKB1)
#define REG_0058_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x258)
    #define REG_0058_ATOP_1_PHDAC_0 Fld(16, 0, AC_FULLW10)
#define REG_005C_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x25C)
    #define REG_005C_ATOP_1_PHDAC_1 Fld(16, 0, AC_FULLW10)
#define REG_0060_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x260)
    #define REG_0060_ATOP_1_GC_PGA_RL_L0 Fld(4, 0, AC_MSKB0)
    #define REG_0060_ATOP_1_GC_PGA_RL_L1 Fld(4, 4, AC_MSKB0)
    #define REG_0060_ATOP_1_GC_PGA_RL_L2 Fld(4, 8, AC_MSKB1)
    #define REG_0060_ATOP_1_GC_PGA_RL_L3 Fld(4, 12, AC_MSKB1)
#define REG_0064_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x264)
    #define REG_0064_ATOP_1_TEST_LANE_L0 Fld(16, 0, AC_FULLW10)
#define REG_0068_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x268)
    #define REG_0068_ATOP_1_TEST_LANE_L1 Fld(16, 0, AC_FULLW10)
#define REG_006C_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x26C)
    #define REG_006C_ATOP_1_TEST_LANE_L2 Fld(16, 0, AC_FULLW10)
#define REG_0070_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x270)
    #define REG_0070_ATOP_1_TEST_LANE_L3 Fld(16, 0, AC_FULLW10)
#define REG_0074_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x274)
    #define REG_0074_ATOP_1_PD_CAL_SAFF_L0 Fld(1, 0, AC_MSKB0)
    #define REG_0074_ATOP_1_PD_CAL_SAFF_L1 Fld(1, 1, AC_MSKB0)
    #define REG_0074_ATOP_1_PD_CAL_SAFF_L2 Fld(1, 2, AC_MSKB0)
    #define REG_0074_ATOP_1_PD_CAL_SAFF_L3 Fld(1, 3, AC_MSKB0)
    #define REG_0074_ATOP_1_PD_PHDAC_CAL_L0 Fld(1, 4, AC_MSKB0)
    #define REG_0074_ATOP_1_PD_PHDAC_CAL_L1 Fld(1, 5, AC_MSKB0)
    #define REG_0074_ATOP_1_PD_PHDAC_CAL_L2 Fld(1, 6, AC_MSKB0)
    #define REG_0074_ATOP_1_PD_PHDAC_CAL_L3 Fld(1, 7, AC_MSKB0)
    #define REG_0074_ATOP_1_PHDAC_CAL_START_L0 Fld(1, 8, AC_MSKB1)
    #define REG_0074_ATOP_1_PHDAC_CAL_START_L1 Fld(1, 9, AC_MSKB1)
    #define REG_0074_ATOP_1_PHDAC_CAL_START_L2 Fld(1, 10, AC_MSKB1)
    #define REG_0074_ATOP_1_PHDAC_CAL_START_L3 Fld(1, 11, AC_MSKB1)
    #define REG_0074_ATOP_1_EN_ACDR_MODE Fld(1, 12, AC_MSKB1)
#define REG_007C_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x27C)
    #define REG_007C_ATOP_1_RO_SQ_CAL_OUT_L0 Fld(4, 0, AC_MSKB0)
    #define REG_007C_ATOP_1_RO_SQ_CAL_OUT_L1 Fld(4, 4, AC_MSKB0)
    #define REG_007C_ATOP_1_RO_SQ_CAL_OUT_L2 Fld(4, 8, AC_MSKB1)
    #define REG_007C_ATOP_1_RO_SQ_CAL_OUT_L3 Fld(4, 12, AC_MSKB1)
#define REG_0080_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x280)
    #define REG_0080_ATOP_1_DUMMY_20 Fld(16, 0, AC_FULLW10)
#define REG_0084_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x284)
    #define REG_0084_ATOP_1_DUMMY_21 Fld(16, 0, AC_FULLW10)
#define REG_0088_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x288)
    #define REG_0088_ATOP_1_DUMMY_22 Fld(16, 0, AC_FULLW10)
#define REG_008C_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x28C)
    #define REG_008C_ATOP_1_DUMMY_23 Fld(16, 0, AC_FULLW10)
#define REG_0090_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x290)
    #define REG_0090_ATOP_1_DUMMY_24 Fld(16, 0, AC_FULLW10)
#define REG_0094_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x294)
    #define REG_0094_ATOP_1_DUMMY_25 Fld(16, 0, AC_FULLW10)
#define REG_0098_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x298)
    #define REG_0098_ATOP_1_DUMMY_26 Fld(16, 0, AC_FULLW10)
#define REG_009C_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x29C)
    #define REG_009C_ATOP_1_DUMMY_27 Fld(16, 0, AC_FULLW10)
#define REG_00A0_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x2A0)
    #define REG_00A0_ATOP_1_DUMMY_RD_28 Fld(16, 0, AC_FULLW10)
#define REG_00A4_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x2A4)
    #define REG_00A4_ATOP_1_DUMMY_RD_29 Fld(16, 0, AC_FULLW10)
#define REG_00A8_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x2A8)
    #define REG_00A8_ATOP_1_DUMMY_RD_2A Fld(16, 0, AC_FULLW10)
#define REG_00AC_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x2AC)
    #define REG_00AC_ATOP_1_DUMMY_RD_2B Fld(16, 0, AC_FULLW10)
#define REG_00B0_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x2B0)
    #define REG_00B0_ATOP_1_DUMMY_RD_2C Fld(16, 0, AC_FULLW10)
#define REG_00B4_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x2B4)
    #define REG_00B4_ATOP_1_DUMMY_RD_2D Fld(16, 0, AC_FULLW10)
#define REG_00B8_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x2B8)
    #define REG_00B8_ATOP_1_DUMMY_RD_2E Fld(16, 0, AC_FULLW10)
#define REG_00BC_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x2BC)
    #define REG_00BC_ATOP_1_DUMMY_RD_2F Fld(16, 0, AC_FULLW10)
#define REG_00C0_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x2C0)
    #define REG_00C0_ATOP_1_1US_MODE_PD_LANE Fld(1, 0, AC_MSKB0)
    #define REG_00C0_ATOP_1_1US_MODE_PD_PHDAC_HF Fld(1, 1, AC_MSKB0)
    #define REG_00C0_ATOP_1_1US_MODE_PD_PLL Fld(1, 2, AC_MSKB0)
    #define REG_00C0_ATOP_1_1US_MODE_PHY_BACK2_MAC Fld(1, 3, AC_MSKB0)
    #define REG_00C0_ATOP_1_PWR_SAVING_BYPASS Fld(1, 4, AC_MSKB0)
    #define REG_00C0_ATOP_1_PHDAC_HF_USE_POWER_SAVE Fld(1, 8, AC_MSKB1)
    #define REG_00C0_ATOP_1_PHY_BACK2_MAC_SEL Fld(2, 9, AC_MSKB1)
    #define REG_00C0_ATOP_1_PWR_SAVING_SWRST Fld(1, 12, AC_MSKB1)
    #define REG_00C0_ATOP_1_PWR_SAVING_TIME_SEL Fld(1, 13, AC_MSKB1)
    #define REG_00C0_ATOP_1_PWR_SAVING_OBEY_PHY Fld(1, 14, AC_MSKB1)
#define REG_00C4_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x2C4)
    #define REG_00C4_ATOP_1_PWR_SAVING_EN_PD_LANE Fld(4, 0, AC_MSKB0)
    #define REG_00C4_ATOP_1_PWR_SAVING_EN_PD_PHDAC_HF Fld(4, 4, AC_MSKB0)
    #define REG_00C4_ATOP_1_PWR_SAVING_EN_PD_PLL Fld(4, 8, AC_MSKB1)
    #define REG_00C4_ATOP_1_PWR_SAVING_EN_PHY_BACK2_MAC Fld(1, 12, AC_MSKB1)
#define REG_00C8_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x2C8)
    #define REG_00C8_ATOP_1_PWR_DAT_INV_PD_LANE Fld(4, 0, AC_MSKB0)
    #define REG_00C8_ATOP_1_PWR_DAT_INV_PD_PHDAC_HF Fld(4, 4, AC_MSKB0)
    #define REG_00C8_ATOP_1_PWR_DAT_INV_PD_PLL Fld(4, 8, AC_MSKB1)
    #define REG_00C8_ATOP_1_PWR_DAT_INV_PHY_BACK2_MAC Fld(1, 12, AC_MSKB1)
#define REG_00CC_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x2CC)
    #define REG_00CC_ATOP_1_PWR_ERR_PD_LANE Fld(4, 0, AC_MSKB0)
    #define REG_00CC_ATOP_1_PWR_ERR_PD_PHDAC_HF Fld(4, 4, AC_MSKB0)
    #define REG_00CC_ATOP_1_PWR_ERR_PD_PLL Fld(4, 8, AC_MSKB1)
    #define REG_00CC_ATOP_1_PWR_ERR_PHY_BACK2_MAC Fld(1, 12, AC_MSKB1)
#define REG_00D0_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x2D0)
    #define REG_00D0_ATOP_1_PWR_OFF_TIMER_PD_LANE Fld(8, 0, AC_FULLB0)
    #define REG_00D0_ATOP_1_PWR_ON_TIMER_PD_LANE Fld(8, 8, AC_FULLB1)
#define REG_00D4_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x2D4)
    #define REG_00D4_ATOP_1_PWR_OFF_TIMER_PD_PHDAC_HF Fld(8, 0, AC_FULLB0)
    #define REG_00D4_ATOP_1_PWR_ON_TIMER_PD_PHDAC_HF Fld(8, 8, AC_FULLB1)
#define REG_00D8_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x2D8)
    #define REG_00D8_ATOP_1_PWR_OFF_TIMER_PD_PLL Fld(8, 0, AC_FULLB0)
    #define REG_00D8_ATOP_1_PWR_ON_TIMER_PD_PLL Fld(8, 8, AC_FULLB1)
#define REG_00DC_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x2DC)
    #define REG_00DC_ATOP_1_PWR_OFF_TIMER_PHY_BACK2_MAC Fld(8, 0, AC_FULLB0)
    #define REG_00DC_ATOP_1_PWR_ON_TIMER_PHY_BACK2_MAC Fld(8, 8, AC_FULLB1)
#define REG_00E0_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x2E0)
    #define REG_00E0_ATOP_1_PWR_MODE_PD_LANE Fld(2, 0, AC_MSKB0)
    #define REG_00E0_ATOP_1_PWR_MODE_PD_PHDAC_HF Fld(2, 2, AC_MSKB0)
    #define REG_00E0_ATOP_1_PWR_MODE_PD_PLL Fld(2, 4, AC_MSKB0)
#define REG_00E4_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x2E4)
    #define REG_00E4_ATOP_1_ATOP_RIU_DBG_MODE Fld(1, 0, AC_MSKB0)
    #define REG_00E4_ATOP_1_ATOP_RIU_BUSY Fld(1, 8, AC_MSKB1)
#define REG_00E8_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x2E8)
    #define REG_00E8_ATOP_1_ATOP_RIU_W_ST Fld(8, 0, AC_FULLB0)
    #define REG_00E8_ATOP_1_ATOP_RIU_W_ED Fld(8, 8, AC_FULLB1)
#define REG_0100_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x300)
    #define REG_0100_ATOP_1_CR_LOCK_L0_STATUS Fld(1, 0, AC_MSKB0)
    #define REG_0100_ATOP_1_CR_LOCK_L1_STATUS Fld(1, 1, AC_MSKB0)
    #define REG_0100_ATOP_1_CR_LOCK_L2_STATUS Fld(1, 2, AC_MSKB0)
    #define REG_0100_ATOP_1_CR_LOCK_L3_STATUS Fld(1, 3, AC_MSKB0)
    #define REG_0100_ATOP_1_DFE_BW_L0_STATUS Fld(3, 4, AC_MSKB0)
    #define REG_0100_ATOP_1_DFE_BW_L1_STATUS Fld(3, 7, AC_MSKW10)
    #define REG_0100_ATOP_1_DFE_BW_L2_STATUS Fld(3, 10, AC_MSKB1)
    #define REG_0100_ATOP_1_DFE_BW_L3_STATUS Fld(3, 13, AC_MSKB1)
#define REG_0104_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x304)
    #define REG_0104_ATOP_1_DFE_MODE_L0_STATUS Fld(2, 0, AC_MSKB0)
    #define REG_0104_ATOP_1_DFE_MODE_L1_STATUS Fld(2, 2, AC_MSKB0)
    #define REG_0104_ATOP_1_DFE_MODE_L2_STATUS Fld(2, 4, AC_MSKB0)
    #define REG_0104_ATOP_1_DFE_MODE_L3_STATUS Fld(2, 6, AC_MSKB0)
    #define REG_0104_ATOP_1_DIVSEL_IN_L0_STATUS Fld(2, 8, AC_MSKB1)
    #define REG_0104_ATOP_1_DIVSEL_IN_L1_STATUS Fld(2, 10, AC_MSKB1)
    #define REG_0104_ATOP_1_DIVSEL_IN_L2_STATUS Fld(2, 12, AC_MSKB1)
    #define REG_0104_ATOP_1_DIVSEL_IN_L3_STATUS Fld(2, 14, AC_MSKB1)
#define REG_0108_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x308)
    #define REG_0108_ATOP_1_DIVSEL_PLL_L0_STATUS Fld(3, 0, AC_MSKB0)
    #define REG_0108_ATOP_1_DIVSEL_PLL_L1_STATUS Fld(3, 3, AC_MSKB0)
    #define REG_0108_ATOP_1_DIVSEL_PLL_L2_STATUS Fld(3, 6, AC_MSKW10)
    #define REG_0108_ATOP_1_DIVSEL_PLL_L3_STATUS Fld(3, 9, AC_MSKB1)
    #define REG_0108_ATOP_1_DIVSEL_POST_L0_STATUS Fld(3, 12, AC_MSKB1)
#define REG_010C_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x30C)
    #define REG_010C_ATOP_1_DIVSEL_POST_L1_STATUS Fld(3, 0, AC_MSKB0)
    #define REG_010C_ATOP_1_DIVSEL_POST_L2_STATUS Fld(3, 3, AC_MSKB0)
    #define REG_010C_ATOP_1_DIVSEL_POST_L3_STATUS Fld(3, 6, AC_MSKW10)
    #define REG_010C_ATOP_1_DIVSEL_RX2TX_STATUS Fld(3, 9, AC_MSKB1)
    #define REG_010C_ATOP_1_DIVSEL_VCODIV_L0_STATUS Fld(3, 12, AC_MSKB1)
#define REG_0110_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x310)
    #define REG_0110_ATOP_1_DIVSEL_VCODIV_L1_STATUS Fld(3, 0, AC_MSKB0)
    #define REG_0110_ATOP_1_DIVSEL_VCODIV_L2_STATUS Fld(3, 3, AC_MSKB0)
    #define REG_0110_ATOP_1_DIVSEL_VCODIV_L3_STATUS Fld(3, 6, AC_MSKW10)
    #define REG_0110_ATOP_1_DLPF_KI_L0_STATUS Fld(3, 9, AC_MSKB1)
    #define REG_0110_ATOP_1_DLPF_KI_L1_STATUS Fld(3, 12, AC_MSKB1)
#define REG_0114_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x314)
    #define REG_0114_ATOP_1_DLPF_KI_L2_STATUS Fld(3, 0, AC_MSKB0)
    #define REG_0114_ATOP_1_DLPF_KI_L3_STATUS Fld(3, 3, AC_MSKB0)
    #define REG_0114_ATOP_1_DLPF_KP_L0_STATUS Fld(3, 6, AC_MSKW10)
    #define REG_0114_ATOP_1_DLPF_KP_L1_STATUS Fld(3, 9, AC_MSKB1)
    #define REG_0114_ATOP_1_DLPF_KP_L2_STATUS Fld(3, 12, AC_MSKB1)
#define REG_0118_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x318)
    #define REG_0118_ATOP_1_DLPF_KP_L3_STATUS Fld(3, 0, AC_MSKB0)
    #define REG_0118_ATOP_1_EN_ACDR_MODE_STATUS Fld(1, 3, AC_MSKB0)
    #define REG_0118_ATOP_1_EN_CLKO_PIX_2X_STATUS Fld(1, 4, AC_MSKB0)
    #define REG_0118_ATOP_1_EN_CLKO_RX2TX_STATUS Fld(1, 5, AC_MSKB0)
    #define REG_0118_ATOP_1_EN_CLKO_VCODIV_L0_STATUS Fld(1, 6, AC_MSKB0)
    #define REG_0118_ATOP_1_EN_CLKO_VCODIV_L1_STATUS Fld(1, 7, AC_MSKB0)
    #define REG_0118_ATOP_1_EN_CLKO_VCODIV_L2_STATUS Fld(1, 8, AC_MSKB1)
    #define REG_0118_ATOP_1_EN_CLKO_VCODIV_L3_STATUS Fld(1, 9, AC_MSKB1)
    #define REG_0118_ATOP_1_EN_DATARATE_DIV36_2X_STATUS Fld(1, 10, AC_MSKB1)
    #define REG_0118_ATOP_1_EN_ERR_DET_L0_STATUS Fld(1, 11, AC_MSKB1)
    #define REG_0118_ATOP_1_EN_ERR_DET_L1_STATUS Fld(1, 12, AC_MSKB1)
    #define REG_0118_ATOP_1_EN_ERR_DET_L2_STATUS Fld(1, 13, AC_MSKB1)
    #define REG_0118_ATOP_1_EN_ERR_DET_L3_STATUS Fld(1, 14, AC_MSKB1)
    #define REG_0118_ATOP_1_EN_HDMI2P1_STATUS Fld(1, 15, AC_MSKB1)
#define REG_011C_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x31C)
    #define REG_011C_ATOP_1_EN_SCAN_L0_STATUS Fld(1, 0, AC_MSKB0)
    #define REG_011C_ATOP_1_EN_SCAN_L1_STATUS Fld(1, 1, AC_MSKB0)
    #define REG_011C_ATOP_1_EN_SCAN_L2_STATUS Fld(1, 2, AC_MSKB0)
    #define REG_011C_ATOP_1_EN_SCAN_L3_STATUS Fld(1, 3, AC_MSKB0)
    #define REG_011C_ATOP_1_EQ_BW_L0_STATUS Fld(3, 4, AC_MSKB0)
    #define REG_011C_ATOP_1_EQ_BW_L1_STATUS Fld(3, 7, AC_MSKW10)
    #define REG_011C_ATOP_1_EQ_BW_L2_STATUS Fld(3, 10, AC_MSKB1)
    #define REG_011C_ATOP_1_EQ_BW_L3_STATUS Fld(3, 13, AC_MSKB1)
#define REG_0120_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x320)
    #define REG_0120_ATOP_1_EQ_CODE_MODE_L0_STATUS Fld(2, 0, AC_MSKB0)
    #define REG_0120_ATOP_1_EQ_CODE_MODE_L1_STATUS Fld(2, 2, AC_MSKB0)
    #define REG_0120_ATOP_1_EQ_CODE_MODE_L2_STATUS Fld(2, 4, AC_MSKB0)
    #define REG_0120_ATOP_1_EQ_CODE_MODE_L3_STATUS Fld(2, 6, AC_MSKB0)
    #define REG_0120_ATOP_1_EQ_L0_STATUS Fld(6, 8, AC_MSKB1)
#define REG_0124_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x324)
    #define REG_0124_ATOP_1_EQ_L1_STATUS Fld(6, 0, AC_MSKB0)
    #define REG_0124_ATOP_1_EQ_L2_STATUS Fld(6, 6, AC_MSKW10)
#define REG_0128_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x328)
    #define REG_0128_ATOP_1_EQ_L3_STATUS Fld(6, 0, AC_MSKB0)
    #define REG_0128_ATOP_1_ICTRL_PD_L0_STATUS Fld(5, 6, AC_MSKW10)
    #define REG_0128_ATOP_1_ICTRL_PD_L1_STATUS Fld(5, 11, AC_MSKB1)
#define REG_012C_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x32C)
    #define REG_012C_ATOP_1_ICTRL_PD_L2_STATUS Fld(5, 0, AC_MSKB0)
    #define REG_012C_ATOP_1_ICTRL_PD_L3_STATUS Fld(5, 5, AC_MSKW10)
    #define REG_012C_ATOP_1_ICTRL_PFD_L0_STATUS Fld(5, 10, AC_MSKB1)
#define REG_0130_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x330)
    #define REG_0130_ATOP_1_ICTRL_PFD_L1_STATUS Fld(5, 0, AC_MSKB0)
    #define REG_0130_ATOP_1_ICTRL_PFD_L2_STATUS Fld(5, 5, AC_MSKW10)
    #define REG_0130_ATOP_1_ICTRL_PFD_L3_STATUS Fld(5, 10, AC_MSKB1)
#define REG_0134_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x334)
    #define REG_0134_ATOP_1_IDAC_IN_TAP1_L0_STATUS Fld(7, 0, AC_MSKB0)
    #define REG_0134_ATOP_1_IDAC_IN_TAP1_L1_STATUS Fld(7, 7, AC_MSKW10)
#define REG_0138_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x338)
    #define REG_0138_ATOP_1_IDAC_IN_TAP1_L2_STATUS Fld(7, 0, AC_MSKB0)
    #define REG_0138_ATOP_1_IDAC_IN_TAP1_L3_STATUS Fld(7, 7, AC_MSKW10)
#define REG_013C_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x33C)
    #define REG_013C_ATOP_1_IDAC_IN_TAP2_L0_STATUS Fld(6, 0, AC_MSKB0)
    #define REG_013C_ATOP_1_IDAC_IN_TAP2_L1_STATUS Fld(6, 6, AC_MSKW10)
#define REG_0140_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x340)
    #define REG_0140_ATOP_1_IDAC_IN_TAP2_L2_STATUS Fld(6, 0, AC_MSKB0)
    #define REG_0140_ATOP_1_IDAC_IN_TAP2_L3_STATUS Fld(6, 6, AC_MSKW10)
#define REG_0144_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x344)
    #define REG_0144_ATOP_1_IDAC_IN_TAP3_L0_STATUS Fld(6, 0, AC_MSKB0)
    #define REG_0144_ATOP_1_IDAC_IN_TAP3_L1_STATUS Fld(6, 6, AC_MSKW10)
#define REG_0148_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x348)
    #define REG_0148_ATOP_1_IDAC_IN_TAP3_L2_STATUS Fld(6, 0, AC_MSKB0)
    #define REG_0148_ATOP_1_IDAC_IN_TAP3_L3_STATUS Fld(6, 6, AC_MSKW10)
#define REG_014C_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x34C)
    #define REG_014C_ATOP_1_IDAC_IN_TAP4_L0_STATUS Fld(5, 0, AC_MSKB0)
    #define REG_014C_ATOP_1_IDAC_IN_TAP4_L1_STATUS Fld(5, 5, AC_MSKW10)
    #define REG_014C_ATOP_1_IDAC_IN_TAP4_L2_STATUS Fld(5, 10, AC_MSKB1)
#define REG_0150_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x350)
    #define REG_0150_ATOP_1_IDAC_IN_TAP4_L3_STATUS Fld(5, 0, AC_MSKB0)
    #define REG_0150_ATOP_1_IDAC_IN_TAP5_L0_STATUS Fld(5, 5, AC_MSKW10)
    #define REG_0150_ATOP_1_IDAC_IN_TAP5_L1_STATUS Fld(5, 10, AC_MSKB1)
#define REG_0154_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x354)
    #define REG_0154_ATOP_1_IDAC_IN_TAP5_L2_STATUS Fld(5, 0, AC_MSKB0)
    #define REG_0154_ATOP_1_IDAC_IN_TAP5_L3_STATUS Fld(5, 5, AC_MSKW10)
    #define REG_0154_ATOP_1_IDAC_IN_TAP6_L0_STATUS Fld(5, 10, AC_MSKB1)
#define REG_0158_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x358)
    #define REG_0158_ATOP_1_IDAC_IN_TAP6_L1_STATUS Fld(5, 0, AC_MSKB0)
    #define REG_0158_ATOP_1_IDAC_IN_TAP6_L2_STATUS Fld(5, 5, AC_MSKW10)
    #define REG_0158_ATOP_1_IDAC_IN_TAP6_L3_STATUS Fld(5, 10, AC_MSKB1)
#define REG_015C_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x35C)
    #define REG_015C_ATOP_1_IDAC_IN_TAP7_L0_STATUS Fld(5, 0, AC_MSKB0)
    #define REG_015C_ATOP_1_IDAC_IN_TAP7_L1_STATUS Fld(5, 5, AC_MSKW10)
    #define REG_015C_ATOP_1_IDAC_IN_TAP7_L2_STATUS Fld(5, 10, AC_MSKB1)
#define REG_0160_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x360)
    #define REG_0160_ATOP_1_IDAC_IN_TAP7_L3_STATUS Fld(5, 0, AC_MSKB0)
    #define REG_0160_ATOP_1_IDAC_IN_TAP8_L0_STATUS Fld(5, 5, AC_MSKW10)
    #define REG_0160_ATOP_1_IDAC_IN_TAP8_L1_STATUS Fld(5, 10, AC_MSKB1)
#define REG_0164_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x364)
    #define REG_0164_ATOP_1_IDAC_IN_TAP8_L2_STATUS Fld(5, 0, AC_MSKB0)
    #define REG_0164_ATOP_1_IDAC_IN_TAP8_L3_STATUS Fld(5, 5, AC_MSKW10)
    #define REG_0164_ATOP_1_PD_BG_STATUS Fld(1, 10, AC_MSKB1)
    #define REG_0164_ATOP_1_PD_CLKIN_STATUS Fld(1, 11, AC_MSKB1)
    #define REG_0164_ATOP_1_PD_DLEV_SAFF_L0_STATUS Fld(1, 12, AC_MSKB1)
    #define REG_0164_ATOP_1_PD_DLEV_SAFF_L1_STATUS Fld(1, 13, AC_MSKB1)
    #define REG_0164_ATOP_1_PD_DLEV_SAFF_L2_STATUS Fld(1, 14, AC_MSKB1)
    #define REG_0164_ATOP_1_PD_DLEV_SAFF_L3_STATUS Fld(1, 15, AC_MSKB1)
#define REG_0168_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x368)
    #define REG_0168_ATOP_1_PD_DLPF_L0_STATUS Fld(1, 0, AC_MSKB0)
    #define REG_0168_ATOP_1_PD_DLPF_L1_STATUS Fld(1, 1, AC_MSKB0)
    #define REG_0168_ATOP_1_PD_DLPF_L2_STATUS Fld(1, 2, AC_MSKB0)
    #define REG_0168_ATOP_1_PD_DLPF_L3_STATUS Fld(1, 3, AC_MSKB0)
    #define REG_0168_ATOP_1_PD_LANE_L0_STATUS Fld(1, 4, AC_MSKB0)
    #define REG_0168_ATOP_1_PD_LANE_L1_STATUS Fld(1, 5, AC_MSKB0)
    #define REG_0168_ATOP_1_PD_LANE_L2_STATUS Fld(1, 6, AC_MSKB0)
    #define REG_0168_ATOP_1_PD_LANE_L3_STATUS Fld(1, 7, AC_MSKB0)
    #define REG_0168_ATOP_1_PD_PHDAC_CAL_L0_STATUS Fld(1, 8, AC_MSKB1)
    #define REG_0168_ATOP_1_PD_PHDAC_CAL_L1_STATUS Fld(1, 9, AC_MSKB1)
    #define REG_0168_ATOP_1_PD_PHDAC_CAL_L2_STATUS Fld(1, 10, AC_MSKB1)
    #define REG_0168_ATOP_1_PD_PHDAC_CAL_L3_STATUS Fld(1, 11, AC_MSKB1)
    #define REG_0168_ATOP_1_PD_PHDAC_L0_STATUS Fld(1, 12, AC_MSKB1)
    #define REG_0168_ATOP_1_PD_PHDAC_L1_STATUS Fld(1, 13, AC_MSKB1)
    #define REG_0168_ATOP_1_PD_PHDAC_L2_STATUS Fld(1, 14, AC_MSKB1)
    #define REG_0168_ATOP_1_PD_PHDAC_L3_STATUS Fld(1, 15, AC_MSKB1)

//Page P0_HDMIRX_PHY_ATOP_1_2
#define REG_016C_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x36C)
    #define REG_016C_ATOP_1_PD_PLL_L0_STATUS Fld(1, 0, AC_MSKB0)
    #define REG_016C_ATOP_1_PD_PLL_L1_STATUS Fld(1, 1, AC_MSKB0)
    #define REG_016C_ATOP_1_PD_PLL_L2_STATUS Fld(1, 2, AC_MSKB0)
    #define REG_016C_ATOP_1_PD_PLL_L3_STATUS Fld(1, 3, AC_MSKB0)
    #define REG_016C_ATOP_1_PD_SAFF_CAL_L0_STATUS Fld(1, 4, AC_MSKB0)
    #define REG_016C_ATOP_1_PD_SAFF_CAL_L1_STATUS Fld(1, 5, AC_MSKB0)
    #define REG_016C_ATOP_1_PD_SAFF_CAL_L2_STATUS Fld(1, 6, AC_MSKB0)
    #define REG_016C_ATOP_1_PD_SAFF_CAL_L3_STATUS Fld(1, 7, AC_MSKB0)
    #define REG_016C_ATOP_1_PD_UPDN_DMX_L0_STATUS Fld(1, 8, AC_MSKB1)
    #define REG_016C_ATOP_1_PD_UPDN_DMX_L1_STATUS Fld(1, 9, AC_MSKB1)
    #define REG_016C_ATOP_1_PD_UPDN_DMX_L2_STATUS Fld(1, 10, AC_MSKB1)
    #define REG_016C_ATOP_1_PD_UPDN_DMX_L3_STATUS Fld(1, 11, AC_MSKB1)
    #define REG_016C_ATOP_1_PD_QD_L0_STATUS Fld(1, 12, AC_MSKB1)
    #define REG_016C_ATOP_1_PD_QD_L1_STATUS Fld(1, 13, AC_MSKB1)
    #define REG_016C_ATOP_1_PD_QD_L2_STATUS Fld(1, 14, AC_MSKB1)
    #define REG_016C_ATOP_1_PD_QD_L3_STATUS Fld(1, 15, AC_MSKB1)
#define REG_0170_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x370)
    #define REG_0170_ATOP_1_PGA_BW_L0_STATUS Fld(3, 0, AC_MSKB0)
    #define REG_0170_ATOP_1_PGA_BW_L1_STATUS Fld(3, 3, AC_MSKB0)
    #define REG_0170_ATOP_1_PGA_BW_L2_STATUS Fld(3, 6, AC_MSKW10)
    #define REG_0170_ATOP_1_PGA_BW_L3_STATUS Fld(3, 9, AC_MSKB1)
#define REG_0174_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x374)
    #define REG_0174_ATOP_1_PGA_GAIN_L0_STATUS Fld(8, 0, AC_FULLB0)
    #define REG_0174_ATOP_1_PGA_GAIN_L1_STATUS Fld(8, 8, AC_FULLB1)
#define REG_0178_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x378)
    #define REG_0178_ATOP_1_PGA_GAIN_L2_STATUS Fld(8, 0, AC_FULLB0)
    #define REG_0178_ATOP_1_PGA_GAIN_L3_STATUS Fld(8, 8, AC_FULLB1)
#define REG_017C_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x37C)
    #define REG_017C_ATOP_1_PHDAC_SLEWRATE_L0_STATUS Fld(3, 0, AC_MSKB0)
    #define REG_017C_ATOP_1_PHDAC_SLEWRATE_L1_STATUS Fld(3, 3, AC_MSKB0)
    #define REG_017C_ATOP_1_PHDAC_SLEWRATE_L2_STATUS Fld(3, 6, AC_MSKW10)
    #define REG_017C_ATOP_1_PHDAC_SLEWRATE_L3_STATUS Fld(3, 9, AC_MSKB1)
    #define REG_017C_ATOP_1_PIXCKO_MD_L0_STATUS Fld(2, 12, AC_MSKB1)
    #define REG_017C_ATOP_1_PIXCKO_MD_L1_STATUS Fld(2, 14, AC_MSKB1)
#define REG_0180_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x380)
    #define REG_0180_ATOP_1_PIXCKO_MD_L2_STATUS Fld(2, 0, AC_MSKB0)
    #define REG_0180_ATOP_1_PIXCKO_MD_L3_STATUS Fld(2, 2, AC_MSKB0)
    #define REG_0180_ATOP_1_RCTRL_PLL_L0_STATUS Fld(3, 4, AC_MSKB0)
    #define REG_0180_ATOP_1_RCTRL_PLL_L1_STATUS Fld(3, 7, AC_MSKW10)
    #define REG_0180_ATOP_1_RCTRL_PLL_L2_STATUS Fld(3, 10, AC_MSKB1)
    #define REG_0180_ATOP_1_RCTRL_PLL_L3_STATUS Fld(3, 13, AC_MSKB1)
#define REG_0184_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x384)
    #define REG_0184_ATOP_1_SAFF_CAL_START_L0_STATUS Fld(1, 0, AC_MSKB0)
    #define REG_0184_ATOP_1_SAFF_CAL_START_L1_STATUS Fld(1, 1, AC_MSKB0)
    #define REG_0184_ATOP_1_SAFF_CAL_START_L2_STATUS Fld(1, 2, AC_MSKB0)
    #define REG_0184_ATOP_1_SAFF_CAL_START_L3_STATUS Fld(1, 3, AC_MSKB0)
    #define REG_0184_ATOP_1_SCAN_PHD_UP_TRIG_L0_STATUS Fld(1, 4, AC_MSKB0)
    #define REG_0184_ATOP_1_SCAN_PHD_UP_TRIG_L1_STATUS Fld(1, 5, AC_MSKB0)
    #define REG_0184_ATOP_1_SCAN_PHD_UP_TRIG_L2_STATUS Fld(1, 6, AC_MSKB0)
    #define REG_0184_ATOP_1_SCAN_PHD_UP_TRIG_L3_STATUS Fld(1, 7, AC_MSKB0)
    #define REG_0184_ATOP_1_SEL_CLKIN_L0_STATUS Fld(2, 8, AC_MSKB1)
    #define REG_0184_ATOP_1_SEL_CLKIN_L1_STATUS Fld(2, 10, AC_MSKB1)
    #define REG_0184_ATOP_1_SEL_CLKIN_L2_STATUS Fld(2, 12, AC_MSKB1)
    #define REG_0184_ATOP_1_SEL_CLKIN_L3_STATUS Fld(2, 14, AC_MSKB1)
#define REG_0188_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x388)
    #define REG_0188_ATOP_1_SEL_PHDAC_L0_STATUS Fld(2, 0, AC_MSKB0)
    #define REG_0188_ATOP_1_SEL_PHDAC_L1_STATUS Fld(2, 2, AC_MSKB0)
    #define REG_0188_ATOP_1_SEL_PHDAC_L2_STATUS Fld(2, 4, AC_MSKB0)
    #define REG_0188_ATOP_1_SEL_PHDAC_L3_STATUS Fld(2, 6, AC_MSKB0)
#define REG_018C_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x38C)
    #define REG_018C_ATOP_1_VDAC_IN_DLEVP_L0_STATUS Fld(9, 0, AC_MSKW10)
#define REG_0190_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x390)
    #define REG_0190_ATOP_1_VDAC_IN_DLEVP_L1_STATUS Fld(9, 0, AC_MSKW10)
#define REG_0194_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x394)
    #define REG_0194_ATOP_1_VDAC_IN_DLEVP_L2_STATUS Fld(9, 0, AC_MSKW10)
#define REG_0198_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x398)
    #define REG_0198_ATOP_1_VDAC_IN_DLEVP_L3_STATUS Fld(9, 0, AC_MSKW10)
#define REG_019C_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x39C)
    #define REG_019C_ATOP_1_VDAC_IN_DLEVN_L0_STATUS Fld(9, 0, AC_MSKW10)
#define REG_01A0_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x3A0)
    #define REG_01A0_ATOP_1_VDAC_IN_DLEVN_L1_STATUS Fld(9, 0, AC_MSKW10)
#define REG_01A4_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x3A4)
    #define REG_01A4_ATOP_1_VDAC_IN_DLEVN_L2_STATUS Fld(9, 0, AC_MSKW10)
#define REG_01A8_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x3A8)
    #define REG_01A8_ATOP_1_VDAC_IN_DLEVN_L3_STATUS Fld(9, 0, AC_MSKW10)
#define REG_01C4_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x3C4)
    #define REG_01C4_ATOP_1_RD_EN_CLKO_LINK_DIV20_OV Fld(1, 8, AC_MSKB1)
    #define REG_01C4_ATOP_1_RD_EN_HDMI2_40B_OV Fld(1, 12, AC_MSKB1)
#define REG_01C8_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x3C8)
    #define REG_01C8_ATOP_1_RD_GC_SEL_PHD_L0_OV Fld(2, 0, AC_MSKB0)
    #define REG_01C8_ATOP_1_RD_GC_SEL_PHD_L1_OV Fld(2, 4, AC_MSKB0)
    #define REG_01C8_ATOP_1_RD_GC_SEL_PHD_L2_OV Fld(2, 8, AC_MSKB1)
    #define REG_01C8_ATOP_1_RD_GC_SEL_PHD_L3_OV Fld(2, 12, AC_MSKB1)
#define REG_01CC_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x3CC)
    #define REG_01CC_ATOP_1_RD_GC_EQRS_L0_OV Fld(14, 0, AC_MSKW10)
#define REG_01D0_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x3D0)
    #define REG_01D0_ATOP_1_RD_GC_EQRS_L1_OV Fld(14, 0, AC_MSKW10)
#define REG_01D4_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x3D4)
    #define REG_01D4_ATOP_1_RD_GC_EQRS_L2_OV Fld(14, 0, AC_MSKW10)
#define REG_01D8_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x3D8)
    #define REG_01D8_ATOP_1_RD_GC_EQRS_L3_OV Fld(14, 0, AC_MSKW10)
#define REG_01DC_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x3DC)
    #define REG_01DC_ATOP_1_RD_GC_ERDET_RST_OV Fld(4, 0, AC_MSKB0)
    #define REG_01DC_ATOP_1_RD_DIVSEL_CLK_RX2TX_OV Fld(3, 4, AC_MSKB0)
#define REG_01E0_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x3E0)
    #define REG_01E0_ATOP_1_TX_BIST_EN Fld(1, 0, AC_MSKB0)
    #define REG_01E0_ATOP_1_TX_BIST_START Fld(1, 4, AC_MSKB0)
#define REG_01E8_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x3E8)
    #define REG_01E8_ATOP_1_CKG_LX_SEL Fld(2, 0, AC_MSKB0)
    #define REG_01E8_ATOP_1_TMDSPLL_MD Fld(2, 4, AC_MSKB0)
#define REG_01EC_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x3EC)
    #define REG_01EC_ATOP_1_DATA_DUMP_CLK_SEL Fld(1, 0, AC_MSKB0)
#define REG_01F0_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x3F0)
    #define REG_01F0_ATOP_1_CKG_CLKI_MPLL_SEL Fld(3, 0, AC_MSKB0)
#define REG_01F4_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x3F4)
    #define REG_01F4_ATOP_1_HDMIRX_APHY_TEST_BUS_SEL Fld(5, 0, AC_MSKB0)
    #define REG_01F4_ATOP_1_HDMIRX_APHY_TEST_BUS_LANE_SEL Fld(2, 8, AC_MSKB1)
#define REG_01F8_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x3F8)
    #define REG_01F8_ATOP_1_LANE_PN_SWAP Fld(4, 0, AC_MSKB0)
    #define REG_01F8_ATOP_1_LANE_PN_SWAPE Fld(4, 4, AC_MSKB0)
    #define REG_01F8_ATOP_1_LANE_REVERSE40 Fld(4, 8, AC_MSKB1)
#define REG_01FC_ATOP_1 (HDMIRX_P0_PHY_ATOP_1_BASE + 0x3FC)
    #define REG_01FC_ATOP_1_ANA_LANE0_SEL_I Fld(2, 0, AC_MSKB0)
    #define REG_01FC_ATOP_1_ANA_LANE1_SEL_I Fld(2, 2, AC_MSKB0)
    #define REG_01FC_ATOP_1_ANA_LANE2_SEL_I Fld(2, 4, AC_MSKB0)
    #define REG_01FC_ATOP_1_ANA_LANE3_SEL_I Fld(2, 6, AC_MSKB0)
    #define REG_01FC_ATOP_1_ANA_LANE0_SEL_O Fld(2, 8, AC_MSKB1)
    #define REG_01FC_ATOP_1_ANA_LANE1_SEL_O Fld(2, 10, AC_MSKB1)
    #define REG_01FC_ATOP_1_ANA_LANE2_SEL_O Fld(2, 12, AC_MSKB1)
    #define REG_01FC_ATOP_1_ANA_LANE3_SEL_O Fld(2, 14, AC_MSKB1)

