module  And_Not_Gate_1_1(input in1,in2,output out1);
	assign out=~(in1&in2);
endmodule