Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Wed Mar  1 18:41:08 2017
| Host         : ETUDIANT3-JEIP running 64-bit Debian GNU/Linux 8.7 (jessie)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file red_pitaya_top_timing_summary_routed.rpt -rpx red_pitaya_top_timing_summary_routed.rpx
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_hk/dna_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.391        0.000                      0                  732        0.052        0.000                      0                  732        1.500        0.000                       0                   404  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
adc_clk         {0.000 4.000}        8.000           125.000         
  dac_2clk_out  {0.000 2.000}        4.000           250.000         
  dac_2ph_out   {-0.500 1.500}       4.000           250.000         
  dac_clk_fb    {0.000 4.000}        8.000           125.000         
  dac_clk_out   {0.000 4.000}        8.000           125.000         
clk_fpga_0      {0.000 4.000}        8.000           125.000         
clk_fpga_1      {0.000 2.000}        4.000           250.000         
clk_fpga_2      {0.000 10.000}       20.000          50.000          
clk_fpga_3      {0.000 2.500}        5.000           200.000         
rx_clk          {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk               3.114        0.000                      0                  198        0.526        0.000                      0                  198        2.000        0.000                       0                   100  
  dac_2clk_out        0.654        0.000                      0                   24        0.199        0.000                      0                   24        1.500        0.000                       0                    27  
  dac_2ph_out                                                                                                                                                     1.845        0.000                       0                     3  
  dac_clk_fb                                                                                                                                                      5.845        0.000                       0                     3  
  dac_clk_out         0.391        0.000                      0                   17        0.060        0.000                      0                   17        3.500        0.000                       0                    19  
clk_fpga_0            1.803        0.000                      0                  493        0.052        0.000                      0                  493        3.500        0.000                       0                   252  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk       clk_fpga_0          1.487        0.000                      0                   12        1.196        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.526ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 i_analog/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/adc_pint_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 1.400ns (30.114%)  route 3.249ns (69.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.806ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.645     4.806    i_analog/adc_clk_o
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_CHANNEL[4])
                                                      1.276     6.082 f  i_analog/XADC_inst/CHANNEL[4]
                         net (fo=9, routed)           2.128     8.210    i_analog/xadc_channel[4]
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.334 r  i_analog/adc_pint_r[11]_i_1/O
                         net (fo=12, routed)          1.121     9.455    i_analog/adc_pint_r[11]_i_1_n_0
    SLICE_X10Y51         FDRE                                         r  i_analog/adc_pint_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.498    12.410    i_analog/adc_clk_o
    SLICE_X10Y51         FDRE                                         r  i_analog/adc_pint_r_reg[3]/C
                         clock pessimism              0.363    12.773    
                         clock uncertainty           -0.035    12.738    
    SLICE_X10Y51         FDRE (Setup_fdre_C_CE)      -0.169    12.569    i_analog/adc_pint_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 i_analog/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/adc_pint_r_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 1.400ns (30.114%)  route 3.249ns (69.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.806ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.645     4.806    i_analog/adc_clk_o
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_CHANNEL[4])
                                                      1.276     6.082 f  i_analog/XADC_inst/CHANNEL[4]
                         net (fo=9, routed)           2.128     8.210    i_analog/xadc_channel[4]
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.334 r  i_analog/adc_pint_r[11]_i_1/O
                         net (fo=12, routed)          1.121     9.455    i_analog/adc_pint_r[11]_i_1_n_0
    SLICE_X10Y51         FDRE                                         r  i_analog/adc_pint_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.498    12.410    i_analog/adc_clk_o
    SLICE_X10Y51         FDRE                                         r  i_analog/adc_pint_r_reg[6]/C
                         clock pessimism              0.363    12.773    
                         clock uncertainty           -0.035    12.738    
    SLICE_X10Y51         FDRE (Setup_fdre_C_CE)      -0.169    12.569    i_analog/adc_pint_r_reg[6]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 i_analog/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/adc_pint_r_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 1.400ns (30.114%)  route 3.249ns (69.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.806ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.645     4.806    i_analog/adc_clk_o
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_CHANNEL[4])
                                                      1.276     6.082 f  i_analog/XADC_inst/CHANNEL[4]
                         net (fo=9, routed)           2.128     8.210    i_analog/xadc_channel[4]
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.334 r  i_analog/adc_pint_r[11]_i_1/O
                         net (fo=12, routed)          1.121     9.455    i_analog/adc_pint_r[11]_i_1_n_0
    SLICE_X10Y51         FDRE                                         r  i_analog/adc_pint_r_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.498    12.410    i_analog/adc_clk_o
    SLICE_X10Y51         FDRE                                         r  i_analog/adc_pint_r_reg[9]/C
                         clock pessimism              0.363    12.773    
                         clock uncertainty           -0.035    12.738    
    SLICE_X10Y51         FDRE (Setup_fdre_C_CE)      -0.169    12.569    i_analog/adc_pint_r_reg[9]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.219ns  (required time - arrival time)
  Source:                 i_analog/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/adc_pint_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 1.400ns (31.056%)  route 3.108ns (68.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.806ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.645     4.806    i_analog/adc_clk_o
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_CHANNEL[4])
                                                      1.276     6.082 f  i_analog/XADC_inst/CHANNEL[4]
                         net (fo=9, routed)           2.128     8.210    i_analog/xadc_channel[4]
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.334 r  i_analog/adc_pint_r[11]_i_1/O
                         net (fo=12, routed)          0.980     9.314    i_analog/adc_pint_r[11]_i_1_n_0
    SLICE_X13Y52         FDRE                                         r  i_analog/adc_pint_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.498    12.410    i_analog/adc_clk_o
    SLICE_X13Y52         FDRE                                         r  i_analog/adc_pint_r_reg[1]/C
                         clock pessimism              0.363    12.773    
                         clock uncertainty           -0.035    12.738    
    SLICE_X13Y52         FDRE (Setup_fdre_C_CE)      -0.205    12.533    i_analog/adc_pint_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  3.219    

Slack (MET) :             3.219ns  (required time - arrival time)
  Source:                 i_analog/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/adc_pint_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 1.400ns (31.056%)  route 3.108ns (68.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.806ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.645     4.806    i_analog/adc_clk_o
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_CHANNEL[4])
                                                      1.276     6.082 f  i_analog/XADC_inst/CHANNEL[4]
                         net (fo=9, routed)           2.128     8.210    i_analog/xadc_channel[4]
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.334 r  i_analog/adc_pint_r[11]_i_1/O
                         net (fo=12, routed)          0.980     9.314    i_analog/adc_pint_r[11]_i_1_n_0
    SLICE_X13Y52         FDRE                                         r  i_analog/adc_pint_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.498    12.410    i_analog/adc_clk_o
    SLICE_X13Y52         FDRE                                         r  i_analog/adc_pint_r_reg[2]/C
                         clock pessimism              0.363    12.773    
                         clock uncertainty           -0.035    12.738    
    SLICE_X13Y52         FDRE (Setup_fdre_C_CE)      -0.205    12.533    i_analog/adc_pint_r_reg[2]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  3.219    

Slack (MET) :             3.219ns  (required time - arrival time)
  Source:                 i_analog/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/adc_pint_r_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 1.400ns (31.056%)  route 3.108ns (68.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.806ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.645     4.806    i_analog/adc_clk_o
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_CHANNEL[4])
                                                      1.276     6.082 f  i_analog/XADC_inst/CHANNEL[4]
                         net (fo=9, routed)           2.128     8.210    i_analog/xadc_channel[4]
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.334 r  i_analog/adc_pint_r[11]_i_1/O
                         net (fo=12, routed)          0.980     9.314    i_analog/adc_pint_r[11]_i_1_n_0
    SLICE_X13Y52         FDRE                                         r  i_analog/adc_pint_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.498    12.410    i_analog/adc_clk_o
    SLICE_X13Y52         FDRE                                         r  i_analog/adc_pint_r_reg[4]/C
                         clock pessimism              0.363    12.773    
                         clock uncertainty           -0.035    12.738    
    SLICE_X13Y52         FDRE (Setup_fdre_C_CE)      -0.205    12.533    i_analog/adc_pint_r_reg[4]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  3.219    

Slack (MET) :             3.219ns  (required time - arrival time)
  Source:                 i_analog/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/adc_pint_r_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 1.400ns (31.056%)  route 3.108ns (68.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.806ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.645     4.806    i_analog/adc_clk_o
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_CHANNEL[4])
                                                      1.276     6.082 f  i_analog/XADC_inst/CHANNEL[4]
                         net (fo=9, routed)           2.128     8.210    i_analog/xadc_channel[4]
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.334 r  i_analog/adc_pint_r[11]_i_1/O
                         net (fo=12, routed)          0.980     9.314    i_analog/adc_pint_r[11]_i_1_n_0
    SLICE_X13Y52         FDRE                                         r  i_analog/adc_pint_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.498    12.410    i_analog/adc_clk_o
    SLICE_X13Y52         FDRE                                         r  i_analog/adc_pint_r_reg[7]/C
                         clock pessimism              0.363    12.773    
                         clock uncertainty           -0.035    12.738    
    SLICE_X13Y52         FDRE (Setup_fdre_C_CE)      -0.205    12.533    i_analog/adc_pint_r_reg[7]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  3.219    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 i_analog/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/adc_paux_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.400ns (31.934%)  route 2.984ns (68.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.806ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.645     4.806    i_analog/adc_clk_o
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_CHANNEL[4])
                                                      1.276     6.082 f  i_analog/XADC_inst/CHANNEL[4]
                         net (fo=9, routed)           2.109     8.191    i_analog/xadc_channel[4]
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.315 r  i_analog/adc_paux_r[11]_i_1/O
                         net (fo=12, routed)          0.875     9.190    i_analog/adc_paux_r[11]_i_1_n_0
    SLICE_X8Y52          FDRE                                         r  i_analog/adc_paux_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.498    12.410    i_analog/adc_clk_o
    SLICE_X8Y52          FDRE                                         r  i_analog/adc_paux_r_reg[0]/C
                         clock pessimism              0.363    12.773    
                         clock uncertainty           -0.035    12.738    
    SLICE_X8Y52          FDRE (Setup_fdre_C_CE)      -0.169    12.569    i_analog/adc_paux_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 i_analog/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/adc_paux_r_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.400ns (31.934%)  route 2.984ns (68.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.806ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.645     4.806    i_analog/adc_clk_o
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_CHANNEL[4])
                                                      1.276     6.082 f  i_analog/XADC_inst/CHANNEL[4]
                         net (fo=9, routed)           2.109     8.191    i_analog/xadc_channel[4]
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.315 r  i_analog/adc_paux_r[11]_i_1/O
                         net (fo=12, routed)          0.875     9.190    i_analog/adc_paux_r[11]_i_1_n_0
    SLICE_X8Y52          FDRE                                         r  i_analog/adc_paux_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.498    12.410    i_analog/adc_clk_o
    SLICE_X8Y52          FDRE                                         r  i_analog/adc_paux_r_reg[10]/C
                         clock pessimism              0.363    12.773    
                         clock uncertainty           -0.035    12.738    
    SLICE_X8Y52          FDRE (Setup_fdre_C_CE)      -0.169    12.569    i_analog/adc_paux_r_reg[10]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 i_analog/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/adc_paux_r_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.400ns (31.934%)  route 2.984ns (68.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.806ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.645     4.806    i_analog/adc_clk_o
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_CHANNEL[4])
                                                      1.276     6.082 f  i_analog/XADC_inst/CHANNEL[4]
                         net (fo=9, routed)           2.109     8.191    i_analog/xadc_channel[4]
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.315 r  i_analog/adc_paux_r[11]_i_1/O
                         net (fo=12, routed)          0.875     9.190    i_analog/adc_paux_r[11]_i_1_n_0
    SLICE_X8Y52          FDRE                                         r  i_analog/adc_paux_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.498    12.410    i_analog/adc_clk_o
    SLICE_X8Y52          FDRE                                         r  i_analog/adc_paux_r_reg[11]/C
                         clock pessimism              0.363    12.773    
                         clock uncertainty           -0.035    12.738    
    SLICE_X8Y52          FDRE (Setup_fdre_C_CE)      -0.169    12.569    i_analog/adc_paux_r_reg[11]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  3.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 i_analog/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/XADC_inst/DADDR[3]
                            (rising edge-triggered cell XADC clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.281ns (61.943%)  route 0.173ns (38.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.548     1.603    i_analog/adc_clk_o
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_CHANNEL[3])
                                                      0.281     1.884 r  i_analog/XADC_inst/CHANNEL[3]
                         net (fo=9, routed)           0.173     2.057    i_analog/xadc_channel[3]
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.814     1.960    i_analog/adc_clk_o
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DCLK
                         clock pessimism             -0.357     1.603    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[3])
                                                     -0.072     1.531    i_analog/XADC_inst
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 i_analog/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/XADC_inst/DADDR[0]
                            (rising edge-triggered cell XADC clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.281ns (61.671%)  route 0.175ns (38.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.548     1.603    i_analog/adc_clk_o
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_CHANNEL[0])
                                                      0.281     1.884 r  i_analog/XADC_inst/CHANNEL[0]
                         net (fo=9, routed)           0.175     2.059    i_analog/xadc_channel[0]
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.814     1.960    i_analog/adc_clk_o
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DCLK
                         clock pessimism             -0.357     1.603    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[0])
                                                     -0.072     1.531    i_analog/XADC_inst
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 i_analog/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/XADC_inst/DADDR[2]
                            (rising edge-triggered cell XADC clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.281ns (61.095%)  route 0.179ns (38.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.548     1.603    i_analog/adc_clk_o
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_CHANNEL[2])
                                                      0.281     1.884 r  i_analog/XADC_inst/CHANNEL[2]
                         net (fo=9, routed)           0.179     2.063    i_analog/xadc_channel[2]
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.814     1.960    i_analog/adc_clk_o
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DCLK
                         clock pessimism             -0.357     1.603    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[2])
                                                     -0.072     1.531    i_analog/XADC_inst
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 i_analog/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/XADC_inst/DADDR[4]
                            (rising edge-triggered cell XADC clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.281ns (61.095%)  route 0.179ns (38.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.548     1.603    i_analog/adc_clk_o
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_CHANNEL[4])
                                                      0.281     1.884 r  i_analog/XADC_inst/CHANNEL[4]
                         net (fo=9, routed)           0.179     2.063    i_analog/xadc_channel[4]
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.814     1.960    i_analog/adc_clk_o
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DCLK
                         clock pessimism             -0.357     1.603    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[4])
                                                     -0.072     1.531    i_analog/XADC_inst
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 i_analog/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/XADC_inst/DADDR[1]
                            (rising edge-triggered cell XADC clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.281ns (54.017%)  route 0.239ns (45.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.548     1.603    i_analog/adc_clk_o
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_CHANNEL[1])
                                                      0.281     1.884 r  i_analog/XADC_inst/CHANNEL[1]
                         net (fo=9, routed)           0.239     2.123    i_analog/xadc_channel[1]
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.814     1.960    i_analog/adc_clk_o
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DCLK
                         clock pessimism             -0.357     1.603    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[1])
                                                     -0.072     1.531    i_analog/XADC_inst
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 i_analog/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/adc_int_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.256ns (33.283%)  route 0.513ns (66.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.548     1.603    i_analog/adc_clk_o
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      0.256     1.859 r  i_analog/XADC_inst/DO[14]
                         net (fo=8, routed)           0.513     2.372    i_analog/xadc_drp_dato[14]
    SLICE_X10Y55         FDRE                                         r  i_analog/adc_int_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.833     1.979    i_analog/adc_clk_o
    SLICE_X10Y55         FDRE                                         r  i_analog/adc_int_r_reg[10]/C
                         clock pessimism             -0.325     1.654    
    SLICE_X10Y55         FDRE (Hold_fdre_C_D)         0.059     1.713    i_analog/adc_int_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 i_analog/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/adc_int_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.256ns (32.620%)  route 0.529ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.548     1.603    i_analog/adc_clk_o
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      0.256     1.859 r  i_analog/XADC_inst/DO[15]
                         net (fo=8, routed)           0.529     2.388    i_analog/xadc_drp_dato[15]
    SLICE_X10Y55         FDRE                                         r  i_analog/adc_int_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.833     1.979    i_analog/adc_clk_o
    SLICE_X10Y55         FDRE                                         r  i_analog/adc_int_r_reg[11]/C
                         clock pessimism             -0.325     1.654    
    SLICE_X10Y55         FDRE (Hold_fdre_C_D)         0.052     1.706    i_analog/adc_int_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 i_analog/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/adc_bram_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.256ns (31.979%)  route 0.545ns (68.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.548     1.603    i_analog/adc_clk_o
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      0.256     1.859 r  i_analog/XADC_inst/DO[10]
                         net (fo=8, routed)           0.545     2.404    i_analog/xadc_drp_dato[10]
    SLICE_X12Y54         FDRE                                         r  i_analog/adc_bram_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.833     1.979    i_analog/adc_clk_o
    SLICE_X12Y54         FDRE                                         r  i_analog/adc_bram_r_reg[6]/C
                         clock pessimism             -0.325     1.654    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.060     1.714    i_analog/adc_bram_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 i_analog/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/adc_bram_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.256ns (31.466%)  route 0.558ns (68.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.548     1.603    i_analog/adc_clk_o
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      0.256     1.859 r  i_analog/XADC_inst/DO[13]
                         net (fo=8, routed)           0.558     2.417    i_analog/xadc_drp_dato[13]
    SLICE_X13Y54         FDRE                                         r  i_analog/adc_bram_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.833     1.979    i_analog/adc_clk_o
    SLICE_X13Y54         FDRE                                         r  i_analog/adc_bram_r_reg[9]/C
                         clock pessimism             -0.325     1.654    
    SLICE_X13Y54         FDRE (Hold_fdre_C_D)         0.072     1.726    i_analog/adc_bram_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 i_analog/XADC_inst/DCLK
                            (rising edge-triggered cell XADC clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/adc_bram_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.256ns (31.278%)  route 0.562ns (68.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.548     1.603    i_analog/adc_clk_o
    XADC_X0Y0            XADC                                         r  i_analog/XADC_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      0.256     1.859 r  i_analog/XADC_inst/DO[6]
                         net (fo=8, routed)           0.562     2.422    i_analog/xadc_drp_dato[6]
    SLICE_X12Y54         FDRE                                         r  i_analog/adc_bram_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.833     1.979    i_analog/adc_clk_o
    SLICE_X12Y54         FDRE                                         r  i_analog/adc_bram_r_reg[2]/C
                         clock pessimism             -0.325     1.654    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.063     1.717    i_analog/adc_bram_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.704    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK         n/a            4.000         8.000       4.000      XADC_X0Y0       i_analog/XADC_inst/DCLK
Min Period        n/a     BUFG/I            n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   i_analog/i_adc_buf/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X4Y47     adc_rstn_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X11Y52    i_analog/adc_paux_r_reg[2]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X11Y52    i_analog/adc_paux_r_reg[3]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X11Y52    i_analog/adc_paux_r_reg[4]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X11Y52    i_analog/adc_paux_r_reg[5]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X11Y52    i_analog/adc_paux_r_reg[6]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X11Y52    i_analog/adc_paux_r_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X4Y47     adc_rstn_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X11Y52    i_analog/adc_paux_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X11Y52    i_analog/adc_paux_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X11Y52    i_analog/adc_paux_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X11Y52    i_analog/adc_paux_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X11Y52    i_analog/adc_paux_r_reg[4]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X11Y52    i_analog/adc_paux_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X11Y52    i_analog/adc_paux_r_reg[5]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X7Y53     i_analog/adc_pint_r_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X7Y53     i_analog/adc_pint_r_reg[10]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X7Y53     i_analog/adc_pint_r_reg[11]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X10Y54    i_analog/adc_pint_r_reg[5]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X7Y53     i_analog/adc_pint_r_reg[8]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X11Y54    i_analog/adc_temp_r_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X11Y54    i_analog/adc_temp_r_reg[10]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X11Y55    i_analog/adc_temp_r_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  dac_2clk_out
  To Clock:  dac_2clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.456ns (19.275%)  route 1.910ns (80.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 8.469 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.755     4.916    i_analog/dac_2clk
    SLICE_X43Y47         FDRE                                         r  i_analog/dac_pwm_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_pwm_r_reg[2]/Q
                         net (fo=1, routed)           1.910     7.282    i_analog/dac_pwm_r[2]
    OLOGIC_X0Y2          FDRE                                         r  i_analog/dac_pwm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.557     8.469    i_analog/dac_2clk
    OLOGIC_X0Y2          FDRE                                         r  i_analog/dac_pwm_reg[2]/C
                         clock pessimism              0.364     8.833    
                         clock uncertainty           -0.063     8.770    
    OLOGIC_X0Y2          FDRE (Setup_fdre_C_D)       -0.834     7.936    i_analog/dac_pwm_reg[2]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 1.175ns (51.222%)  route 1.119ns (48.778%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.489ns = ( 8.489 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.755     4.916    i_analog/dac_2clk
    SLICE_X42Y47         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.478     5.394 f  i_analog/dac_pwm_vcnt_r_reg[6]/Q
                         net (fo=4, routed)           1.119     6.513    i_analog/dac_pwm_vcnt_r[6]
    SLICE_X43Y47         LUT2 (Prop_lut2_I0_O)        0.296     6.809 r  i_analog/dac_pwm_r[2]_i_2/O
                         net (fo=1, routed)           0.000     6.809    i_analog/dac_pwm_r[2]_i_2_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.210 r  i_analog/dac_pwm_r_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.210    i_analog/dac_pwm_r_reg[2]_i_1_n_0
    SLICE_X43Y47         FDRE                                         r  i_analog/dac_pwm_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.577     8.489    i_analog/dac_2clk
    SLICE_X43Y47         FDRE                                         r  i_analog/dac_pwm_r_reg[2]/C
                         clock pessimism              0.405     8.894    
                         clock uncertainty           -0.063     8.831    
    SLICE_X43Y47         FDRE (Setup_fdre_C_D)       -0.198     8.633    i_analog/dac_pwm_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 1.175ns (51.459%)  route 1.108ns (48.541%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.489ns = ( 8.489 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.755     4.916    i_analog/dac_2clk
    SLICE_X42Y47         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518     5.434 f  i_analog/dac_pwm_vcnt_r_reg[2]/Q
                         net (fo=4, routed)           1.108     6.542    i_analog/dac_pwm_vcnt_r[2]
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.666 r  i_analog/dac_pwm_r[3]_i_4/O
                         net (fo=1, routed)           0.000     6.666    i_analog/dac_pwm_r[3]_i_4_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.199 r  i_analog/dac_pwm_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.199    i_analog/dac_pwm_r0
    SLICE_X42Y49         FDRE                                         r  i_analog/dac_pwm_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.577     8.489    i_analog/dac_2clk
    SLICE_X42Y49         FDRE                                         r  i_analog/dac_pwm_r_reg[3]/C
                         clock pessimism              0.402     8.891    
                         clock uncertainty           -0.063     8.828    
    SLICE_X42Y49         FDRE (Setup_fdre_C_D)       -0.150     8.678    i_analog/dac_pwm_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.678    
                         arrival time                          -7.199    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 1.192ns (54.456%)  route 0.997ns (45.544%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.489ns = ( 8.489 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.755     4.916    i_analog/dac_2clk
    SLICE_X42Y47         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518     5.434 f  i_analog/dac_pwm_vcnt_r_reg[3]/Q
                         net (fo=4, routed)           0.997     6.431    i_analog/dac_pwm_vcnt_r[3]
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.555 r  i_analog/dac_pwm_r[0]_i_4/O
                         net (fo=1, routed)           0.000     6.555    i_analog/dac_pwm_r[0]_i_4_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.105 r  i_analog/dac_pwm_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    i_analog/dac_pwm_r_reg[0]_i_1_n_0
    SLICE_X43Y49         FDRE                                         r  i_analog/dac_pwm_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.577     8.489    i_analog/dac_2clk
    SLICE_X43Y49         FDRE                                         r  i_analog/dac_pwm_r_reg[0]/C
                         clock pessimism              0.402     8.891    
                         clock uncertainty           -0.063     8.828    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)       -0.198     8.630    i_analog/dac_pwm_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 1.175ns (55.079%)  route 0.958ns (44.921%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.489ns = ( 8.489 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.755     4.916    i_analog/dac_2clk
    SLICE_X42Y47         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518     5.434 f  i_analog/dac_pwm_vcnt_r_reg[2]/Q
                         net (fo=4, routed)           0.958     6.392    i_analog/dac_pwm_vcnt_r[2]
    SLICE_X42Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.516 r  i_analog/dac_pwm_r[1]_i_4/O
                         net (fo=1, routed)           0.000     6.516    i_analog/dac_pwm_r[1]_i_4_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.049 r  i_analog/dac_pwm_r_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    i_analog/dac_pwm_r_reg[1]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  i_analog/dac_pwm_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.577     8.489    i_analog/dac_2clk
    SLICE_X42Y48         FDRE                                         r  i_analog/dac_pwm_r_reg[1]/C
                         clock pessimism              0.402     8.891    
                         clock uncertainty           -0.063     8.828    
    SLICE_X42Y48         FDRE (Setup_fdre_C_D)       -0.150     8.678    i_analog/dac_pwm_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.678    
                         arrival time                          -7.049    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.717ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 1.018ns (44.276%)  route 1.281ns (55.724%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 8.488 - 4.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.754     4.915    i_analog/dac_2clk
    SLICE_X42Y46         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518     5.433 r  i_analog/dac_pwm_vcnt_reg[6]/Q
                         net (fo=5, routed)           0.991     6.425    i_analog/dac_pwm_vcnt[6]
    SLICE_X42Y46         LUT5 (Prop_lut5_I3_O)        0.152     6.577 r  i_analog/dac_pwm_vcnt[2]_i_2/O
                         net (fo=1, routed)           0.290     6.866    i_analog/dac_pwm_vcnt[2]_i_2_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.348     7.214 r  i_analog/dac_pwm_vcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     7.214    i_analog/dac_pwm_vcnt[2]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.576     8.488    i_analog/dac_2clk
    SLICE_X42Y46         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[2]/C
                         clock pessimism              0.427     8.915    
                         clock uncertainty           -0.063     8.852    
    SLICE_X42Y46         FDRE (Setup_fdre_C_D)        0.079     8.931    i_analog/dac_pwm_vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                  1.717    

Slack (MET) :             1.789ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.518ns (42.166%)  route 0.710ns (57.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 8.467 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.755     4.916    i_analog/dac_2clk
    SLICE_X42Y49         FDRE                                         r  i_analog/dac_pwm_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.434 r  i_analog/dac_pwm_r_reg[3]/Q
                         net (fo=1, routed)           0.710     6.145    i_analog/dac_pwm_r[3]
    OLOGIC_X0Y44         FDRE                                         r  i_analog/dac_pwm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.555     8.467    i_analog/dac_2clk
    OLOGIC_X0Y44         FDRE                                         r  i_analog/dac_pwm_reg[3]/C
                         clock pessimism              0.364     8.831    
                         clock uncertainty           -0.063     8.768    
    OLOGIC_X0Y44         FDRE (Setup_fdre_C_D)       -0.834     7.934    i_analog/dac_pwm_reg[3]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.766ns (36.194%)  route 1.350ns (63.806%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 8.488 - 4.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.754     4.915    i_analog/dac_2clk
    SLICE_X42Y46         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518     5.433 f  i_analog/dac_pwm_vcnt_reg[2]/Q
                         net (fo=8, routed)           1.047     6.480    i_analog/dac_pwm_vcnt[2]
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.604 r  i_analog/dac_pwm_vcnt[7]_i_2/O
                         net (fo=1, routed)           0.303     6.907    i_analog/dac_pwm_vcnt[7]_i_2_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.031 r  i_analog/dac_pwm_vcnt[7]_i_1/O
                         net (fo=1, routed)           0.000     7.031    i_analog/dac_pwm_vcnt[7]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.576     8.488    i_analog/dac_2clk
    SLICE_X42Y46         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[7]/C
                         clock pessimism              0.427     8.915    
                         clock uncertainty           -0.063     8.852    
    SLICE_X42Y46         FDRE (Setup_fdre_C_D)        0.079     8.931    i_analog/dac_pwm_vcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                          -7.031    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.704ns (33.863%)  route 1.375ns (66.137%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 8.488 - 4.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.754     4.915    i_analog/dac_2clk
    SLICE_X43Y46         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     5.371 f  i_analog/dac_pwm_vcnt_reg[0]/Q
                         net (fo=11, routed)          0.923     6.294    i_analog/dac_pwm_vcnt[0]
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.418 r  i_analog/dac_pwm_vcnt[6]_i_2/O
                         net (fo=1, routed)           0.452     6.870    i_analog/dac_pwm_vcnt[6]_i_2_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.994 r  i_analog/dac_pwm_vcnt[6]_i_1/O
                         net (fo=1, routed)           0.000     6.994    i_analog/dac_pwm_vcnt[6]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.576     8.488    i_analog/dac_2clk
    SLICE_X42Y46         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[6]/C
                         clock pessimism              0.405     8.893    
                         clock uncertainty           -0.063     8.830    
    SLICE_X42Y46         FDRE (Setup_fdre_C_D)        0.077     8.907    i_analog/dac_pwm_vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.907    
                         arrival time                          -6.994    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.917ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.456ns (41.346%)  route 0.647ns (58.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 8.469 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.755     4.916    i_analog/dac_2clk
    SLICE_X43Y49         FDRE                                         r  i_analog/dac_pwm_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_pwm_r_reg[0]/Q
                         net (fo=1, routed)           0.647     6.019    i_analog/dac_pwm_r[0]
    OLOGIC_X0Y47         FDRE                                         r  i_analog/dac_pwm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.557     8.469    i_analog/dac_2clk
    OLOGIC_X0Y47         FDRE                                         r  i_analog/dac_pwm_reg[0]/C
                         clock pessimism              0.364     8.833    
                         clock uncertainty           -0.063     8.770    
    OLOGIC_X0Y47         FDRE (Setup_fdre_C_D)       -0.834     7.936    i_analog/dac_pwm_reg[0]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                  1.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.400%)  route 0.150ns (51.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.593     1.648    i_analog/dac_2clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_pwm_vcnt_reg[3]/Q
                         net (fo=7, routed)           0.150     1.939    i_analog/dac_pwm_vcnt[3]
    SLICE_X42Y47         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.862     2.008    i_analog/dac_2clk
    SLICE_X42Y47         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[3]/C
                         clock pessimism             -0.344     1.664    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.076     1.740    i_analog/dac_pwm_vcnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.070%)  route 0.146ns (50.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X43Y46         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  i_analog/dac_pwm_vcnt_reg[5]/Q
                         net (fo=6, routed)           0.146     1.935    i_analog/dac_pwm_vcnt[5]
    SLICE_X42Y47         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.862     2.008    i_analog/dac_2clk
    SLICE_X42Y47         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[5]/C
                         clock pessimism             -0.344     1.664    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.053     1.717    i_analog/dac_pwm_vcnt_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.624%)  route 0.154ns (48.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X42Y46         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.811 r  i_analog/dac_pwm_vcnt_reg[2]/Q
                         net (fo=8, routed)           0.154     1.965    i_analog/dac_pwm_vcnt[2]
    SLICE_X42Y47         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.862     2.008    i_analog/dac_2clk
    SLICE_X42Y47         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[2]/C
                         clock pessimism             -0.344     1.664    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.076     1.740    i_analog/dac_pwm_vcnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.156%)  route 0.138ns (51.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X43Y46         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.128     1.775 r  i_analog/dac_pwm_vcnt_reg[1]/Q
                         net (fo=10, routed)          0.138     1.913    i_analog/dac_pwm_vcnt[1]
    SLICE_X42Y47         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.862     2.008    i_analog/dac_2clk
    SLICE_X42Y47         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[1]/C
                         clock pessimism             -0.344     1.664    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.022     1.686    i_analog/dac_pwm_vcnt_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.400%)  route 0.200ns (58.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X43Y46         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  i_analog/dac_pwm_vcnt_reg[0]/Q
                         net (fo=11, routed)          0.200     1.988    i_analog/dac_pwm_vcnt[0]
    SLICE_X42Y47         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.862     2.008    i_analog/dac_2clk
    SLICE_X42Y47         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[0]/C
                         clock pessimism             -0.344     1.664    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.085     1.749    i_analog/dac_pwm_vcnt_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.765%)  route 0.195ns (51.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X43Y46         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  i_analog/dac_pwm_vcnt_reg[5]/Q
                         net (fo=6, routed)           0.195     1.984    i_analog/dac_pwm_vcnt[5]
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.045     2.029 r  i_analog/dac_pwm_vcnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.029    i_analog/dac_pwm_vcnt[7]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.861     2.007    i_analog/dac_2clk
    SLICE_X42Y46         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[7]/C
                         clock pessimism             -0.347     1.660    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.121     1.781    i_analog/dac_pwm_vcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.177%)  route 0.177ns (43.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X43Y46         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.128     1.775 r  i_analog/dac_pwm_vcnt_reg[1]/Q
                         net (fo=10, routed)          0.177     1.952    i_analog/dac_pwm_vcnt[1]
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.099     2.051 r  i_analog/dac_pwm_vcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.051    i_analog/dac_pwm_vcnt[2]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.861     2.007    i_analog/dac_2clk
    SLICE_X42Y46         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[2]/C
                         clock pessimism             -0.347     1.660    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.121     1.781    i_analog/dac_pwm_vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.593     1.648    i_analog/dac_2clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_pwm_vcnt_reg[3]/Q
                         net (fo=7, routed)           0.180     1.970    i_analog/dac_pwm_vcnt[3]
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.045     2.015 r  i_analog/dac_pwm_vcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.015    i_analog/dac_pwm_vcnt[3]_i_1_n_0
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.862     2.008    i_analog/dac_2clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[3]/C
                         clock pessimism             -0.360     1.648    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.091     1.739    i_analog/dac_pwm_vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X42Y46         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.811 r  i_analog/dac_pwm_vcnt_reg[6]/Q
                         net (fo=5, routed)           0.186     1.998    i_analog/dac_pwm_vcnt[6]
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.045     2.043 r  i_analog/dac_pwm_vcnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.043    i_analog/dac_pwm_vcnt[6]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.861     2.007    i_analog/dac_2clk
    SLICE_X42Y46         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[6]/C
                         clock pessimism             -0.360     1.647    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.120     1.767    i_analog/dac_pwm_vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.183ns (46.149%)  route 0.214ns (53.851%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X43Y46         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  i_analog/dac_pwm_vcnt_reg[0]/Q
                         net (fo=11, routed)          0.214     2.002    i_analog/dac_pwm_vcnt[0]
    SLICE_X43Y46         LUT2 (Prop_lut2_I0_O)        0.042     2.044 r  i_analog/dac_pwm_vcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.044    i_analog/dac_pwm_vcnt[1]_i_1_n_0
    SLICE_X43Y46         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.861     2.007    i_analog/dac_2clk
    SLICE_X43Y46         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[1]/C
                         clock pessimism             -0.360     1.647    
    SLICE_X43Y46         FDRE (Hold_fdre_C_D)         0.107     1.754    i_analog/dac_pwm_vcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2clk_out
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_analog/i_dac_plle2/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   i_analog/i_dac2_buf/I
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y47    i_analog/dac_pwm_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y48    i_analog/dac_pwm_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y2     i_analog/dac_pwm_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y44    i_analog/dac_pwm_reg[3]/C
Min Period        n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    i_analog/i_dac_wrt/C
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X42Y47    i_analog/dac_pwm_vcnt_r_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X42Y47    i_analog/dac_pwm_vcnt_r_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X42Y47    i_analog/dac_pwm_vcnt_r_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y47    i_analog/dac_pwm_vcnt_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y47    i_analog/dac_pwm_vcnt_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y47    i_analog/dac_pwm_vcnt_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y47    i_analog/dac_pwm_vcnt_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y47    i_analog/dac_pwm_vcnt_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y47    i_analog/dac_pwm_vcnt_r_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y47    i_analog/dac_pwm_vcnt_r_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y47    i_analog/dac_pwm_vcnt_r_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y46    i_analog/dac_pwm_vcnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y46    i_analog/dac_pwm_vcnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y47    i_analog/dac_pwm_vcnt_r_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y47    i_analog/dac_pwm_vcnt_r_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y47    i_analog/dac_pwm_vcnt_r_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y47    i_analog/dac_pwm_vcnt_r_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y47    i_analog/dac_pwm_vcnt_r_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y47    i_analog/dac_pwm_vcnt_r_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y47    i_analog/dac_pwm_vcnt_r_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y47    i_analog/dac_pwm_vcnt_r_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y46    i_analog/dac_pwm_vcnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y46    i_analog/dac_pwm_vcnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  dac_2ph_out
  To Clock:  dac_2ph_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2ph_out
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { i_analog/i_dac_plle2/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   i_analog/i_dac2ph_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    i_analog/i_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_fb
  To Clock:  dac_clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_analog/i_dac_plle2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5   i_analog/i_dacfb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_12/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.456ns (18.013%)  route 2.076ns (81.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X41Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          2.076     7.448    i_analog/dac_rst
    OLOGIC_X0Y91         ODDR                                         r  i_analog/i_dac_12/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          1.544     8.456    i_analog/dac_clk
    OLOGIC_X0Y91         ODDR                                         f  i_analog/i_dac_12/C
                         clock pessimism              0.249     8.705    
                         clock uncertainty           -0.069     8.636    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_R)       -0.798     7.838    i_analog/i_dac_12
  -------------------------------------------------------------------
                         required time                          7.838    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_sel/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.456ns (18.065%)  route 2.068ns (81.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X41Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          2.068     7.440    i_analog/dac_rst
    OLOGIC_X0Y57         ODDR                                         r  i_analog/i_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          1.544     8.456    i_analog/dac_clk
    OLOGIC_X0Y57         ODDR                                         f  i_analog/i_dac_sel/C
                         clock pessimism              0.249     8.705    
                         clock uncertainty           -0.069     8.636    
    OLOGIC_X0Y57         ODDR (Setup_oddr_C_R)       -0.798     7.838    i_analog/i_dac_sel
  -------------------------------------------------------------------
                         required time                          7.838    
                         arrival time                          -7.440    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_7/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.456ns (18.144%)  route 2.057ns (81.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X41Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          2.057     7.429    i_analog/dac_rst
    OLOGIC_X0Y65         ODDR                                         r  i_analog/i_dac_7/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          1.539     8.451    i_analog/dac_clk
    OLOGIC_X0Y65         ODDR                                         f  i_analog/i_dac_7/C
                         clock pessimism              0.249     8.700    
                         clock uncertainty           -0.069     8.631    
    OLOGIC_X0Y65         ODDR (Setup_oddr_C_R)       -0.798     7.833    i_analog/i_dac_7
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_11/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.456ns (18.186%)  route 2.051ns (81.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X41Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          2.051     7.424    i_analog/dac_rst
    OLOGIC_X0Y69         ODDR                                         r  i_analog/i_dac_11/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          1.535     8.447    i_analog/dac_clk
    OLOGIC_X0Y69         ODDR                                         f  i_analog/i_dac_11/C
                         clock pessimism              0.249     8.696    
                         clock uncertainty           -0.069     8.627    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_R)       -0.798     7.829    i_analog/i_dac_11
  -------------------------------------------------------------------
                         required time                          7.829    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_8/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.456ns (18.160%)  route 2.055ns (81.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X41Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          2.055     7.427    i_analog/dac_rst
    OLOGIC_X0Y64         ODDR                                         r  i_analog/i_dac_8/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          1.540     8.452    i_analog/dac_clk
    OLOGIC_X0Y64         ODDR                                         f  i_analog/i_dac_8/C
                         clock pessimism              0.249     8.701    
                         clock uncertainty           -0.069     8.632    
    OLOGIC_X0Y64         ODDR (Setup_oddr_C_R)       -0.798     7.834    i_analog/i_dac_8
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_6/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.456ns (18.186%)  route 2.051ns (81.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X41Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          2.051     7.424    i_analog/dac_rst
    OLOGIC_X0Y66         ODDR                                         r  i_analog/i_dac_6/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          1.539     8.451    i_analog/dac_clk
    OLOGIC_X0Y66         ODDR                                         f  i_analog/i_dac_6/C
                         clock pessimism              0.249     8.700    
                         clock uncertainty           -0.069     8.631    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_R)       -0.798     7.833    i_analog/i_dac_6
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_0/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.456ns (18.377%)  route 2.025ns (81.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X41Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          2.025     7.397    i_analog/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  i_analog/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          1.540     8.452    i_analog/dac_clk
    OLOGIC_X0Y86         ODDR                                         f  i_analog/i_dac_0/C
                         clock pessimism              0.249     8.701    
                         clock uncertainty           -0.069     8.632    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     7.834    i_analog/i_dac_0
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_4/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.456ns (18.567%)  route 2.000ns (81.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X41Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          2.000     7.372    i_analog/dac_rst
    OLOGIC_X0Y80         ODDR                                         r  i_analog/i_dac_4/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          1.535     8.447    i_analog/dac_clk
    OLOGIC_X0Y80         ODDR                                         f  i_analog/i_dac_4/C
                         clock pessimism              0.249     8.696    
                         clock uncertainty           -0.069     8.627    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     7.829    i_analog/i_dac_4
  -------------------------------------------------------------------
                         required time                          7.829    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_10/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.456ns (18.607%)  route 1.995ns (81.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X41Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.995     7.367    i_analog/dac_rst
    OLOGIC_X0Y70         ODDR                                         r  i_analog/i_dac_10/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          1.535     8.447    i_analog/dac_clk
    OLOGIC_X0Y70         ODDR                                         f  i_analog/i_dac_10/C
                         clock pessimism              0.249     8.696    
                         clock uncertainty           -0.069     8.627    
    OLOGIC_X0Y70         ODDR (Setup_oddr_C_R)       -0.798     7.829    i_analog/i_dac_10
  -------------------------------------------------------------------
                         required time                          7.829    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_9/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.456ns (18.665%)  route 1.987ns (81.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X41Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.987     7.359    i_analog/dac_rst
    OLOGIC_X0Y63         ODDR                                         r  i_analog/i_dac_9/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          1.540     8.452    i_analog/dac_clk
    OLOGIC_X0Y63         ODDR                                         f  i_analog/i_dac_9/C
                         clock pessimism              0.249     8.701    
                         clock uncertainty           -0.069     8.632    
    OLOGIC_X0Y63         ODDR (Setup_oddr_C_R)       -0.798     7.834    i_analog/i_dac_9
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  0.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_13/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.141ns (17.711%)  route 0.655ns (82.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X41Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.655     2.444    i_analog/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  i_analog/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          0.853     1.999    i_analog/dac_clk
    OLOGIC_X0Y92         ODDR                                         r  i_analog/i_dac_13/C
                         clock pessimism             -0.090     1.909    
    OLOGIC_X0Y92         ODDR (Hold_oddr_C_R)         0.476     2.385    i_analog/i_dac_13
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_3/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.141ns (16.672%)  route 0.705ns (83.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X41Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.705     2.494    i_analog/dac_rst
    OLOGIC_X0Y81         ODDR                                         r  i_analog/i_dac_3/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          0.849     1.995    i_analog/dac_clk
    OLOGIC_X0Y81         ODDR                                         r  i_analog/i_dac_3/C
                         clock pessimism             -0.090     1.905    
    OLOGIC_X0Y81         ODDR (Hold_oddr_C_R)         0.476     2.381    i_analog/i_dac_3
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_2/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.141ns (16.595%)  route 0.709ns (83.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X41Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.709     2.498    i_analog/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  i_analog/i_dac_2/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          0.849     1.995    i_analog/dac_clk
    OLOGIC_X0Y82         ODDR                                         r  i_analog/i_dac_2/C
                         clock pessimism             -0.090     1.905    
    OLOGIC_X0Y82         ODDR (Hold_oddr_C_R)         0.476     2.381    i_analog/i_dac_2
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_1/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.141ns (14.316%)  route 0.844ns (85.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X41Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.844     2.633    i_analog/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  i_analog/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          0.851     1.997    i_analog/dac_clk
    OLOGIC_X0Y85         ODDR                                         r  i_analog/i_dac_1/C
                         clock pessimism             -0.090     1.907    
    OLOGIC_X0Y85         ODDR (Hold_oddr_C_R)         0.476     2.383    i_analog/i_dac_1
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_10/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.141ns (13.681%)  route 0.890ns (86.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X41Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.890     2.679    i_analog/dac_rst
    OLOGIC_X0Y70         ODDR                                         r  i_analog/i_dac_10/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          0.847     1.993    i_analog/dac_clk
    OLOGIC_X0Y70         ODDR                                         r  i_analog/i_dac_10/C
                         clock pessimism             -0.090     1.903    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_R)         0.476     2.379    i_analog/i_dac_10
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_0/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.141ns (13.579%)  route 0.897ns (86.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X41Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.897     2.687    i_analog/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  i_analog/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          0.851     1.997    i_analog/dac_clk
    OLOGIC_X0Y86         ODDR                                         r  i_analog/i_dac_0/C
                         clock pessimism             -0.090     1.907    
    OLOGIC_X0Y86         ODDR (Hold_oddr_C_R)         0.476     2.383    i_analog/i_dac_0
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_5/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.141ns (13.573%)  route 0.898ns (86.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X41Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.898     2.687    i_analog/dac_rst
    OLOGIC_X0Y79         ODDR                                         r  i_analog/i_dac_5/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          0.847     1.993    i_analog/dac_clk
    OLOGIC_X0Y79         ODDR                                         r  i_analog/i_dac_5/C
                         clock pessimism             -0.090     1.903    
    OLOGIC_X0Y79         ODDR (Hold_oddr_C_R)         0.476     2.379    i_analog/i_dac_5
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_12/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.141ns (13.333%)  route 0.917ns (86.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X41Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.917     2.706    i_analog/dac_rst
    OLOGIC_X0Y91         ODDR                                         r  i_analog/i_dac_12/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          0.853     1.999    i_analog/dac_clk
    OLOGIC_X0Y91         ODDR                                         r  i_analog/i_dac_12/C
                         clock pessimism             -0.090     1.909    
    OLOGIC_X0Y91         ODDR (Hold_oddr_C_R)         0.476     2.385    i_analog/i_dac_12
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_4/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.141ns (13.379%)  route 0.913ns (86.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X41Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.913     2.702    i_analog/dac_rst
    OLOGIC_X0Y80         ODDR                                         r  i_analog/i_dac_4/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          0.847     1.993    i_analog/dac_clk
    OLOGIC_X0Y80         ODDR                                         r  i_analog/i_dac_4/C
                         clock pessimism             -0.090     1.903    
    OLOGIC_X0Y80         ODDR (Hold_oddr_C_R)         0.476     2.379    i_analog/i_dac_4
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_9/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.141ns (13.190%)  route 0.928ns (86.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X41Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.928     2.717    i_analog/dac_rst
    OLOGIC_X0Y63         ODDR                                         r  i_analog/i_dac_9/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=17, routed)          0.851     1.997    i_analog/dac_clk
    OLOGIC_X0Y63         ODDR                                         r  i_analog/i_dac_9/C
                         clock pessimism             -0.090     1.907    
    OLOGIC_X0Y63         ODDR (Hold_oddr_C_R)         0.476     2.383    i_analog/i_dac_9
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_analog/i_dac_plle2/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   i_analog/i_dac1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y65    i_analog/i_dac_7/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y64    i_analog/i_dac_8/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y63    i_analog/i_dac_9/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y58    i_analog/i_dac_rst/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y57    i_analog/i_dac_sel/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    i_analog/i_dac_0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    i_analog/i_dac_1/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    i_analog/i_dac_10/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    i_analog/i_dac_11/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X41Y48    i_analog/dac_rst_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X41Y48    i_analog/dac_rst_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X41Y48    i_analog/dac_rst_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X41Y48    i_analog/dac_rst_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 i_ps/i_gp0_slave/wr_awaddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.091ns  (logic 1.332ns (21.869%)  route 4.759ns (78.131%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.722     3.030    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X1Y41          FDRE                                         r  i_ps/i_gp0_slave/wr_awaddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456     3.486 f  i_ps/i_gp0_slave/wr_awaddr_reg[0]/Q
                         net (fo=1, routed)           0.912     4.398    i_ps/i_gp0_slave/wr_awaddr[0]
    SLICE_X2Y44          LUT3 (Prop_lut3_I1_O)        0.124     4.522 f  i_ps/i_gp0_slave/sys_addr_o[0]_INST_0/O
                         net (fo=12, routed)          1.163     5.685    i_hk/sys_addr_i[0]
    SLICE_X5Y48          LUT2 (Prop_lut2_I0_O)        0.152     5.837 r  i_hk/sys_rdata_o[31]_INST_0_i_1/O
                         net (fo=8, routed)           0.663     6.499    i_hk/sys_rdata_o[31]_INST_0_i_1_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.326     6.825 r  i_hk/sys_rdata_o[24]_INST_0_i_3/O
                         net (fo=17, routed)          0.940     7.765    i_hk/sys_rdata_o[24]_INST_0_i_3_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.889 r  i_hk/sys_rdata_o[9]_INST_0/O
                         net (fo=1, routed)           1.082     8.971    sys_rdata_0[9]
    SLICE_X5Y45          LUT4 (Prop_lut4_I0_O)        0.150     9.121 r  i_ps_i_23/O
                         net (fo=1, routed)           0.000     9.121    i_ps/i_gp0_slave/sys_rdata_i[9]
    SLICE_X5Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.551    10.743    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X5Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[9]/C
                         clock pessimism              0.230    10.974    
                         clock uncertainty           -0.125    10.849    
    SLICE_X5Y45          FDRE (Setup_fdre_C_D)        0.075    10.924    i_ps/i_gp0_slave/axi_rdata_o_reg[9]
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.989ns  (required time - arrival time)
  Source:                 i_ps/i_gp0_slave/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 1.105ns (18.614%)  route 4.831ns (81.386%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.728     3.036    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X3Y44          FDRE                                         r  i_ps/i_gp0_slave/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  i_ps/i_gp0_slave/rd_do_reg/Q
                         net (fo=32, routed)          0.905     4.397    i_ps/i_gp0_slave/rd_do
    SLICE_X1Y42          LUT3 (Prop_lut3_I2_O)        0.124     4.521 r  i_ps/i_gp0_slave/sys_addr_o[2]_INST_0/O
                         net (fo=53, routed)          1.469     5.989    i_hk/sys_addr_i[2]
    SLICE_X12Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.113 r  i_hk/sys_rdata_o[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.890     7.004    i_hk/sys_rdata_o[1]_INST_0_i_3_n_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I0_O)        0.124     7.128 r  i_hk/sys_rdata_o[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.691     7.819    i_hk/sys_rdata_o[1]_INST_0_i_1_n_0
    SLICE_X7Y48          LUT5 (Prop_lut5_I3_O)        0.124     7.943 r  i_hk/sys_rdata_o[1]_INST_0/O
                         net (fo=1, routed)           0.876     8.819    sys_rdata_0[1]
    SLICE_X3Y45          LUT4 (Prop_lut4_I0_O)        0.153     8.972 r  i_ps_i_31/O
                         net (fo=1, routed)           0.000     8.972    i_ps/i_gp0_slave/sys_rdata_i[1]
    SLICE_X3Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.551    10.743    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X3Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[1]/C
                         clock pessimism              0.267    11.011    
                         clock uncertainty           -0.125    10.886    
    SLICE_X3Y45          FDRE (Setup_fdre_C_D)        0.075    10.961    i_ps/i_gp0_slave/axi_rdata_o_reg[1]
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  1.989    

Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 i_ps/i_gp0_slave/wr_awaddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 1.306ns (22.362%)  route 4.534ns (77.638%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.722     3.030    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X1Y41          FDRE                                         r  i_ps/i_gp0_slave/wr_awaddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456     3.486 f  i_ps/i_gp0_slave/wr_awaddr_reg[0]/Q
                         net (fo=1, routed)           0.912     4.398    i_ps/i_gp0_slave/wr_awaddr[0]
    SLICE_X2Y44          LUT3 (Prop_lut3_I1_O)        0.124     4.522 f  i_ps/i_gp0_slave/sys_addr_o[0]_INST_0/O
                         net (fo=12, routed)          1.163     5.685    i_hk/sys_addr_i[0]
    SLICE_X5Y48          LUT2 (Prop_lut2_I0_O)        0.152     5.837 r  i_hk/sys_rdata_o[31]_INST_0_i_1/O
                         net (fo=8, routed)           0.663     6.499    i_hk/sys_rdata_o[31]_INST_0_i_1_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.326     6.825 r  i_hk/sys_rdata_o[24]_INST_0_i_3/O
                         net (fo=17, routed)          0.972     7.797    i_hk/sys_rdata_o[24]_INST_0_i_3_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.921 r  i_hk/sys_rdata_o[8]_INST_0/O
                         net (fo=1, routed)           0.825     8.746    sys_rdata_0[8]
    SLICE_X5Y45          LUT4 (Prop_lut4_I0_O)        0.124     8.870 r  i_ps_i_24/O
                         net (fo=1, routed)           0.000     8.870    i_ps/i_gp0_slave/sys_rdata_i[8]
    SLICE_X5Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.551    10.743    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X5Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[8]/C
                         clock pessimism              0.230    10.974    
                         clock uncertainty           -0.125    10.849    
    SLICE_X5Y45          FDRE (Setup_fdre_C_D)        0.029    10.878    i_ps/i_gp0_slave/axi_rdata_o_reg[8]
  -------------------------------------------------------------------
                         required time                         10.878    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 i_ps/i_gp0_slave/wr_awaddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 1.336ns (22.654%)  route 4.561ns (77.346%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 10.740 - 8.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.722     3.030    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X1Y41          FDRE                                         r  i_ps/i_gp0_slave/wr_awaddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456     3.486 f  i_ps/i_gp0_slave/wr_awaddr_reg[0]/Q
                         net (fo=1, routed)           0.912     4.398    i_ps/i_gp0_slave/wr_awaddr[0]
    SLICE_X2Y44          LUT3 (Prop_lut3_I1_O)        0.124     4.522 f  i_ps/i_gp0_slave/sys_addr_o[0]_INST_0/O
                         net (fo=12, routed)          1.163     5.685    i_hk/sys_addr_i[0]
    SLICE_X5Y48          LUT2 (Prop_lut2_I0_O)        0.152     5.837 r  i_hk/sys_rdata_o[31]_INST_0_i_1/O
                         net (fo=8, routed)           0.663     6.499    i_hk/sys_rdata_o[31]_INST_0_i_1_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.326     6.825 r  i_hk/sys_rdata_o[24]_INST_0_i_3/O
                         net (fo=17, routed)          0.754     7.580    i_hk/sys_rdata_o[24]_INST_0_i_3_n_0
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  i_hk/sys_rdata_o[11]_INST_0/O
                         net (fo=1, routed)           1.070     8.773    sys_rdata_0[11]
    SLICE_X1Y45          LUT4 (Prop_lut4_I0_O)        0.154     8.927 r  i_ps_i_21/O
                         net (fo=1, routed)           0.000     8.927    i_ps/i_gp0_slave/sys_rdata_i[11]
    SLICE_X1Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.547    10.740    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X1Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[11]/C
                         clock pessimism              0.266    11.006    
                         clock uncertainty           -0.125    10.881    
    SLICE_X1Y45          FDRE (Setup_fdre_C_D)        0.075    10.956    i_ps/i_gp0_slave/axi_rdata_o_reg[11]
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 i_ps/i_gp0_slave/wr_awaddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 1.306ns (23.335%)  route 4.291ns (76.665%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.722     3.030    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X1Y41          FDRE                                         r  i_ps/i_gp0_slave/wr_awaddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456     3.486 f  i_ps/i_gp0_slave/wr_awaddr_reg[0]/Q
                         net (fo=1, routed)           0.912     4.398    i_ps/i_gp0_slave/wr_awaddr[0]
    SLICE_X2Y44          LUT3 (Prop_lut3_I1_O)        0.124     4.522 f  i_ps/i_gp0_slave/sys_addr_o[0]_INST_0/O
                         net (fo=12, routed)          1.163     5.685    i_hk/sys_addr_i[0]
    SLICE_X5Y48          LUT2 (Prop_lut2_I0_O)        0.152     5.837 r  i_hk/sys_rdata_o[31]_INST_0_i_1/O
                         net (fo=8, routed)           0.663     6.499    i_hk/sys_rdata_o[31]_INST_0_i_1_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.326     6.825 r  i_hk/sys_rdata_o[24]_INST_0_i_3/O
                         net (fo=17, routed)          0.653     7.478    i_hk/sys_rdata_o[24]_INST_0_i_3_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.124     7.602 r  i_hk/sys_rdata_o[24]_INST_0/O
                         net (fo=1, routed)           0.569     8.171    sys_rdata_0[24]
    SLICE_X2Y44          LUT4 (Prop_lut4_I0_O)        0.124     8.295 r  i_ps_i_8/O
                         net (fo=1, routed)           0.332     8.627    i_ps/i_gp0_slave/sys_rdata_i[24]
    SLICE_X2Y46          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.551    10.743    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X2Y46          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[24]/C
                         clock pessimism              0.230    10.974    
                         clock uncertainty           -0.125    10.849    
    SLICE_X2Y46          FDRE (Setup_fdre_C_D)       -0.081    10.768    i_ps/i_gp0_slave/axi_rdata_o_reg[24]
  -------------------------------------------------------------------
                         required time                         10.768    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.222ns  (required time - arrival time)
  Source:                 i_ps/i_gp0_slave/wr_awaddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 1.076ns (19.122%)  route 4.551ns (80.878%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.723     3.031    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X1Y43          FDRE                                         r  i_ps/i_gp0_slave/wr_awaddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  i_ps/i_gp0_slave/wr_awaddr_reg[4]/Q
                         net (fo=1, routed)           0.808     4.295    i_ps/i_gp0_slave/wr_awaddr[4]
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.124     4.419 r  i_ps/i_gp0_slave/sys_addr_o[4]_INST_0/O
                         net (fo=53, routed)          1.409     5.828    i_hk/sys_addr_i[4]
    SLICE_X11Y53         LUT6 (Prop_lut6_I3_O)        0.124     5.952 r  i_hk/sys_rdata_o[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.765     6.717    i_hk/sys_rdata_o[0]_INST_0_i_3_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I0_O)        0.124     6.841 r  i_hk/sys_rdata_o[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.868     7.709    i_hk/sys_rdata_o[0]_INST_0_i_1_n_0
    SLICE_X5Y48          LUT5 (Prop_lut5_I3_O)        0.124     7.833 r  i_hk/sys_rdata_o[0]_INST_0/O
                         net (fo=1, routed)           0.701     8.534    sys_rdata_0[0]
    SLICE_X3Y45          LUT4 (Prop_lut4_I0_O)        0.124     8.658 r  i_ps_i_32/O
                         net (fo=1, routed)           0.000     8.658    i_ps/i_gp0_slave/sys_rdata_i[0]
    SLICE_X3Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.551    10.743    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X3Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[0]/C
                         clock pessimism              0.230    10.974    
                         clock uncertainty           -0.125    10.849    
    SLICE_X3Y45          FDRE (Setup_fdre_C_D)        0.031    10.880    i_ps/i_gp0_slave/axi_rdata_o_reg[0]
  -------------------------------------------------------------------
                         required time                         10.880    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 i_ps/i_gp0_slave/wr_awaddr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 1.552ns (27.415%)  route 4.109ns (72.585%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.723     3.031    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X0Y45          FDRE                                         r  i_ps/i_gp0_slave/wr_awaddr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.478     3.509 f  i_ps/i_gp0_slave/wr_awaddr_reg[18]/Q
                         net (fo=1, routed)           0.815     4.324    i_ps/i_gp0_slave/wr_awaddr[18]
    SLICE_X0Y44          LUT3 (Prop_lut3_I1_O)        0.329     4.653 f  i_ps/i_gp0_slave/sys_addr_o[18]_INST_0/O
                         net (fo=2, routed)           0.899     5.552    i_hk/sys_addr_i[18]
    SLICE_X2Y44          LUT6 (Prop_lut6_I2_O)        0.348     5.900 f  i_hk/sys_rdata_o[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.448     6.348    i_hk/sys_rdata_o[31]_INST_0_i_4_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     6.472 r  i_hk/sys_rdata_o[31]_INST_0_i_2/O
                         net (fo=15, routed)          1.084     7.556    i_hk/sys_rdata_o[31]_INST_0_i_2_n_0
    SLICE_X6Y49          LUT5 (Prop_lut5_I0_O)        0.124     7.680 r  i_hk/sys_rdata_o[3]_INST_0/O
                         net (fo=1, routed)           0.863     8.543    sys_rdata_0[3]
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.149     8.692 r  i_ps_i_29/O
                         net (fo=1, routed)           0.000     8.692    i_ps/i_gp0_slave/sys_rdata_i[3]
    SLICE_X2Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.551    10.743    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X2Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[3]/C
                         clock pessimism              0.230    10.974    
                         clock uncertainty           -0.125    10.849    
    SLICE_X2Y45          FDRE (Setup_fdre_C_D)        0.075    10.924    i_ps/i_gp0_slave/axi_rdata_o_reg[3]
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 i_ps/i_gp0_slave/wr_awaddr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 1.553ns (27.485%)  route 4.097ns (72.515%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.723     3.031    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X0Y45          FDRE                                         r  i_ps/i_gp0_slave/wr_awaddr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.478     3.509 f  i_ps/i_gp0_slave/wr_awaddr_reg[18]/Q
                         net (fo=1, routed)           0.815     4.324    i_ps/i_gp0_slave/wr_awaddr[18]
    SLICE_X0Y44          LUT3 (Prop_lut3_I1_O)        0.329     4.653 f  i_ps/i_gp0_slave/sys_addr_o[18]_INST_0/O
                         net (fo=2, routed)           0.899     5.552    i_hk/sys_addr_i[18]
    SLICE_X2Y44          LUT6 (Prop_lut6_I2_O)        0.348     5.900 f  i_hk/sys_rdata_o[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.448     6.348    i_hk/sys_rdata_o[31]_INST_0_i_4_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     6.472 r  i_hk/sys_rdata_o[31]_INST_0_i_2/O
                         net (fo=15, routed)          1.125     7.597    i_hk/sys_rdata_o[31]_INST_0_i_2_n_0
    SLICE_X7Y49          LUT5 (Prop_lut5_I0_O)        0.124     7.721 r  i_hk/sys_rdata_o[7]_INST_0/O
                         net (fo=1, routed)           0.811     8.531    sys_rdata_0[7]
    SLICE_X5Y47          LUT4 (Prop_lut4_I0_O)        0.150     8.681 r  i_ps_i_25/O
                         net (fo=1, routed)           0.000     8.681    i_ps/i_gp0_slave/sys_rdata_i[7]
    SLICE_X5Y47          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.552    10.744    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X5Y47          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[7]/C
                         clock pessimism              0.230    10.975    
                         clock uncertainty           -0.125    10.850    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)        0.075    10.925    i_ps/i_gp0_slave/axi_rdata_o_reg[7]
  -------------------------------------------------------------------
                         required time                         10.925    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 i_ps/i_gp0_slave/wr_awaddr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 1.527ns (27.413%)  route 4.043ns (72.587%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.723     3.031    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X0Y45          FDRE                                         r  i_ps/i_gp0_slave/wr_awaddr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.478     3.509 f  i_ps/i_gp0_slave/wr_awaddr_reg[18]/Q
                         net (fo=1, routed)           0.815     4.324    i_ps/i_gp0_slave/wr_awaddr[18]
    SLICE_X0Y44          LUT3 (Prop_lut3_I1_O)        0.329     4.653 f  i_ps/i_gp0_slave/sys_addr_o[18]_INST_0/O
                         net (fo=2, routed)           0.899     5.552    i_hk/sys_addr_i[18]
    SLICE_X2Y44          LUT6 (Prop_lut6_I2_O)        0.348     5.900 f  i_hk/sys_rdata_o[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.448     6.348    i_hk/sys_rdata_o[31]_INST_0_i_4_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     6.472 r  i_hk/sys_rdata_o[31]_INST_0_i_2/O
                         net (fo=15, routed)          1.095     7.567    i_hk/sys_rdata_o[31]_INST_0_i_2_n_0
    SLICE_X8Y48          LUT5 (Prop_lut5_I0_O)        0.124     7.691 r  i_hk/sys_rdata_o[6]_INST_0/O
                         net (fo=1, routed)           0.786     8.477    sys_rdata_0[6]
    SLICE_X5Y47          LUT4 (Prop_lut4_I0_O)        0.124     8.601 r  i_ps_i_26/O
                         net (fo=1, routed)           0.000     8.601    i_ps/i_gp0_slave/sys_rdata_i[6]
    SLICE_X5Y47          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.552    10.744    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X5Y47          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[6]/C
                         clock pessimism              0.230    10.975    
                         clock uncertainty           -0.125    10.850    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)        0.031    10.881    i_ps/i_gp0_slave/axi_rdata_o_reg[6]
  -------------------------------------------------------------------
                         required time                         10.881    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 i_ps/i_gp0_slave/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 1.076ns (19.216%)  route 4.524ns (80.784%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.728     3.036    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X3Y44          FDRE                                         r  i_ps/i_gp0_slave/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  i_ps/i_gp0_slave/rd_do_reg/Q
                         net (fo=32, routed)          0.905     4.397    i_ps/i_gp0_slave/rd_do
    SLICE_X1Y42          LUT3 (Prop_lut3_I2_O)        0.124     4.521 r  i_ps/i_gp0_slave/sys_addr_o[2]_INST_0/O
                         net (fo=53, routed)          1.321     5.842    i_hk/sys_addr_i[2]
    SLICE_X12Y52         LUT6 (Prop_lut6_I2_O)        0.124     5.966 r  i_hk/sys_rdata_o[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.724     6.690    i_hk/sys_rdata_o[4]_INST_0_i_4_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I1_O)        0.124     6.814 r  i_hk/sys_rdata_o[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.797     7.611    i_hk/sys_rdata_o[4]_INST_0_i_1_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I3_O)        0.124     7.735 r  i_hk/sys_rdata_o[4]_INST_0/O
                         net (fo=1, routed)           0.777     8.512    sys_rdata_0[4]
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.124     8.636 r  i_ps_i_28/O
                         net (fo=1, routed)           0.000     8.636    i_ps/i_gp0_slave/sys_rdata_i[4]
    SLICE_X2Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.551    10.743    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X2Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[4]/C
                         clock pessimism              0.267    11.011    
                         clock uncertainty           -0.125    10.886    
    SLICE_X2Y45          FDRE (Setup_fdre_C_D)        0.031    10.917    i_ps/i_gp0_slave/axi_rdata_o_reg[4]
  -------------------------------------------------------------------
                         required time                         10.917    
                         arrival time                          -8.636    
  -------------------------------------------------------------------
                         slack                                  2.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i_hk/dna_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/dna_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.335%)  route 0.247ns (63.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.565     0.906    i_hk/sys_clk_i
    SLICE_X9Y50          FDRE                                         r  i_hk/dna_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  i_hk/dna_value_reg[8]/Q
                         net (fo=2, routed)           0.247     1.294    i_hk/dna_value_reg_n_0_[8]
    SLICE_X7Y48          FDRE                                         r  i_hk/dna_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.835     1.205    i_hk/sys_clk_i
    SLICE_X7Y48          FDRE                                         r  i_hk/dna_value_reg[9]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X7Y48          FDRE (Hold_fdre_C_D)         0.066     1.242    i_hk/dna_value_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 i_hk/dna_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/dna_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.592%)  route 0.261ns (61.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.567     0.908    i_hk/sys_clk_i
    SLICE_X10Y49         FDRE                                         r  i_hk/dna_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  i_hk/dna_value_reg[1]/Q
                         net (fo=2, routed)           0.261     1.332    i_hk/dna_value_reg_n_0_[1]
    SLICE_X8Y50          FDRE                                         r  i_hk/dna_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.834     1.204    i_hk/sys_clk_i
    SLICE_X8Y50          FDRE                                         r  i_hk/dna_value_reg[2]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.075     1.250    i_hk/dna_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 i_ps/i_gp0_slave/wr_wdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/exp_n_dat_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.710%)  route 0.277ns (66.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.566     0.907    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X7Y45          FDRE                                         r  i_ps/i_gp0_slave/wr_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  i_ps/i_gp0_slave/wr_wdata_reg[1]/Q
                         net (fo=4, routed)           0.277     1.325    i_hk/sys_wdata_i[1]
    SLICE_X9Y51          FDRE                                         r  i_hk/exp_n_dat_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.834     1.204    i_hk/sys_clk_i
    SLICE_X9Y51          FDRE                                         r  i_hk/exp_n_dat_o_reg[1]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y51          FDRE (Hold_fdre_C_D)         0.066     1.241    i_hk/exp_n_dat_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 i_ps/i_gp0_slave/wr_wdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/exp_n_dir_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.679%)  route 0.260ns (61.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.566     0.907    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X6Y45          FDRE                                         r  i_ps/i_gp0_slave/wr_wdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.164     1.071 r  i_ps/i_gp0_slave/wr_wdata_reg[7]/Q
                         net (fo=5, routed)           0.260     1.331    i_hk/sys_wdata_i[7]
    SLICE_X6Y51          FDRE                                         r  i_hk/exp_n_dir_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.834     1.204    i_hk/sys_clk_i
    SLICE_X6Y51          FDRE                                         r  i_hk/exp_n_dir_o_reg[7]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y51          FDRE (Hold_fdre_C_D)         0.064     1.239    i_hk/exp_n_dir_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 i_hk/dna_value_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/dna_value_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.983%)  route 0.286ns (67.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.567     0.908    i_hk/sys_clk_i
    SLICE_X7Y48          FDRE                                         r  i_hk/dna_value_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  i_hk/dna_value_reg[32]/Q
                         net (fo=2, routed)           0.286     1.335    i_hk/data1[0]
    SLICE_X8Y51          FDRE                                         r  i_hk/dna_value_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.834     1.204    i_hk/sys_clk_i
    SLICE_X8Y51          FDRE                                         r  i_hk/dna_value_reg[33]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.059     1.234    i_hk/dna_value_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 i_ps/i_gp0_slave/wr_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/exp_p_dat_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.164ns (33.227%)  route 0.330ns (66.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.566     0.907    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X6Y45          FDRE                                         r  i_ps/i_gp0_slave/wr_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.164     1.071 r  i_ps/i_gp0_slave/wr_wdata_reg[5]/Q
                         net (fo=5, routed)           0.330     1.400    i_hk/sys_wdata_i[5]
    SLICE_X9Y52          FDRE                                         r  i_hk/exp_p_dat_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.834     1.204    i_hk/sys_clk_i
    SLICE_X9Y52          FDRE                                         r  i_hk/exp_p_dat_o_reg[5]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y52          FDRE (Hold_fdre_C_D)         0.070     1.245    i_hk/exp_p_dat_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 i_ps/i_gp0_slave/wr_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/exp_p_dat_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.549%)  route 0.371ns (72.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.566     0.907    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X7Y45          FDRE                                         r  i_ps/i_gp0_slave/wr_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  i_ps/i_gp0_slave/wr_wdata_reg[3]/Q
                         net (fo=4, routed)           0.371     1.418    i_hk/sys_wdata_i[3]
    SLICE_X9Y52          FDRE                                         r  i_hk/exp_p_dat_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.834     1.204    i_hk/sys_clk_i
    SLICE_X9Y52          FDRE                                         r  i_hk/exp_p_dat_o_reg[3]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y52          FDRE (Hold_fdre_C_D)         0.066     1.241    i_hk/exp_p_dat_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 i_ps/i_gp0_slave/wr_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/exp_n_dat_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.141ns (27.164%)  route 0.378ns (72.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.566     0.907    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X7Y45          FDRE                                         r  i_ps/i_gp0_slave/wr_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  i_ps/i_gp0_slave/wr_wdata_reg[2]/Q
                         net (fo=4, routed)           0.378     1.426    i_hk/sys_wdata_i[2]
    SLICE_X7Y52          FDRE                                         r  i_hk/exp_n_dat_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.834     1.204    i_hk/sys_clk_i
    SLICE_X7Y52          FDRE                                         r  i_hk/exp_n_dat_o_reg[2]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y52          FDRE (Hold_fdre_C_D)         0.070     1.245    i_hk/exp_n_dat_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 i_ps/i_gp0_slave/wr_wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/exp_p_dat_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.513%)  route 0.356ns (68.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.566     0.907    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X6Y45          FDRE                                         r  i_ps/i_gp0_slave/wr_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.164     1.071 r  i_ps/i_gp0_slave/wr_wdata_reg[4]/Q
                         net (fo=4, routed)           0.356     1.427    i_hk/sys_wdata_i[4]
    SLICE_X7Y51          FDRE                                         r  i_hk/exp_p_dat_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.834     1.204    i_hk/sys_clk_i
    SLICE_X7Y51          FDRE                                         r  i_hk/exp_p_dat_o_reg[4]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.070     1.245    i_hk/exp_p_dat_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 i_ps/i_gp0_slave/wr_wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/exp_n_dat_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.164ns (31.189%)  route 0.362ns (68.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.566     0.907    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X6Y45          FDRE                                         r  i_ps/i_gp0_slave/wr_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.164     1.071 r  i_ps/i_gp0_slave/wr_wdata_reg[4]/Q
                         net (fo=4, routed)           0.362     1.432    i_hk/sys_wdata_i[4]
    SLICE_X7Y52          FDRE                                         r  i_hk/exp_n_dat_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.834     1.204    i_hk/sys_clk_i
    SLICE_X7Y52          FDRE                                         r  i_hk/exp_n_dat_o_reg[4]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y52          FDRE (Hold_fdre_C_D)         0.066     1.241    i_hk/exp_n_dat_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X4Y46    i_hk/dna_value_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X4Y45    i_hk/dna_value_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X5Y44    i_hk/dna_value_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X5Y44    i_hk/dna_value_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X5Y44    i_hk/dna_value_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X5Y44    i_hk/dna_value_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X10Y49   i_hk/dna_value_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X5Y44    i_hk/dna_value_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X5Y44    i_hk/dna_value_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y46    i_hk/dna_value_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y46    i_hk/dna_value_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y45    i_hk/dna_value_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y45    i_hk/dna_value_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y44    i_hk/dna_value_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y44    i_hk/dna_value_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y44    i_hk/dna_value_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y44    i_hk/dna_value_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y44    i_hk/dna_value_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y44    i_hk/dna_value_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X9Y53    i_hk/led_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X9Y55    i_hk/led_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X9Y55    i_hk/led_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X9Y56    i_hk/led_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X9Y56    i_hk/led_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X9Y56    i_hk/led_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X9Y56    i_hk/led_counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X9Y57    i_hk/led_counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y45    i_ps/i_gp0_slave/axi_rdata_o_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y45    i_ps/i_gp0_slave/axi_rdata_o_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 i_analog/adc_temp_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.981ns (22.423%)  route 3.394ns (77.577%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.670     4.831    i_analog/adc_clk_o
    SLICE_X11Y54         FDRE                                         r  i_analog/adc_temp_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.456     5.287 r  i_analog/adc_temp_r_reg[1]/Q
                         net (fo=1, routed)           0.936     6.223    i_hk/adc_temp_i[1]
    SLICE_X12Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.347 r  i_hk/sys_rdata_o[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.890     7.238    i_hk/sys_rdata_o[1]_INST_0_i_3_n_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I0_O)        0.124     7.362 r  i_hk/sys_rdata_o[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.691     8.053    i_hk/sys_rdata_o[1]_INST_0_i_1_n_0
    SLICE_X7Y48          LUT5 (Prop_lut5_I3_O)        0.124     8.177 r  i_hk/sys_rdata_o[1]_INST_0/O
                         net (fo=1, routed)           0.876     9.053    sys_rdata_0[1]
    SLICE_X3Y45          LUT4 (Prop_lut4_I0_O)        0.153     9.206 r  i_ps_i_31/O
                         net (fo=1, routed)           0.000     9.206    i_ps/i_gp0_slave/sys_rdata_i[1]
    SLICE_X3Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.551    10.743    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X3Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[1]/C
                         clock pessimism              0.000    10.743    
                         clock uncertainty           -0.125    10.618    
    SLICE_X3Y45          FDRE (Setup_fdre_C_D)        0.075    10.693    i_ps/i_gp0_slave/axi_rdata_o_reg[1]
  -------------------------------------------------------------------
                         required time                         10.693    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 i_analog/adc_ddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 1.014ns (23.475%)  route 3.305ns (76.525%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.671     4.832    i_analog/adc_clk_o
    SLICE_X10Y52         FDRE                                         r  i_analog/adc_ddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.518     5.350 r  i_analog/adc_ddr_r_reg[4]/Q
                         net (fo=1, routed)           1.008     6.358    i_hk/adc_ddr_i[4]
    SLICE_X12Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.482 r  i_hk/sys_rdata_o[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.724     7.206    i_hk/sys_rdata_o[4]_INST_0_i_4_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I1_O)        0.124     7.330 r  i_hk/sys_rdata_o[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.797     8.127    i_hk/sys_rdata_o[4]_INST_0_i_1_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I3_O)        0.124     8.251 r  i_hk/sys_rdata_o[4]_INST_0/O
                         net (fo=1, routed)           0.777     9.028    sys_rdata_0[4]
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.124     9.152 r  i_ps_i_28/O
                         net (fo=1, routed)           0.000     9.152    i_ps/i_gp0_slave/sys_rdata_i[4]
    SLICE_X2Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.551    10.743    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X2Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[4]/C
                         clock pessimism              0.000    10.743    
                         clock uncertainty           -0.125    10.618    
    SLICE_X2Y45          FDRE (Setup_fdre_C_D)        0.031    10.649    i_ps/i_gp0_slave/axi_rdata_o_reg[4]
  -------------------------------------------------------------------
                         required time                         10.649    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 i_analog/adc_paux_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.014ns (23.801%)  route 3.246ns (76.199%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.671     4.832    i_analog/adc_clk_o
    SLICE_X8Y52          FDRE                                         r  i_analog/adc_paux_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.518     5.350 r  i_analog/adc_paux_r_reg[0]/Q
                         net (fo=1, routed)           1.012     6.362    i_hk/adc_paux_i[0]
    SLICE_X8Y53          LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_hk/sys_rdata_o[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.666     7.152    i_hk/sys_rdata_o[0]_INST_0_i_4_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I1_O)        0.124     7.276 r  i_hk/sys_rdata_o[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.868     8.143    i_hk/sys_rdata_o[0]_INST_0_i_1_n_0
    SLICE_X5Y48          LUT5 (Prop_lut5_I3_O)        0.124     8.267 r  i_hk/sys_rdata_o[0]_INST_0/O
                         net (fo=1, routed)           0.701     8.968    sys_rdata_0[0]
    SLICE_X3Y45          LUT4 (Prop_lut4_I0_O)        0.124     9.092 r  i_ps_i_32/O
                         net (fo=1, routed)           0.000     9.092    i_ps/i_gp0_slave/sys_rdata_i[0]
    SLICE_X3Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.551    10.743    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X3Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[0]/C
                         clock pessimism              0.000    10.743    
                         clock uncertainty           -0.125    10.618    
    SLICE_X3Y45          FDRE (Setup_fdre_C_D)        0.031    10.649    i_ps/i_gp0_slave/axi_rdata_o_reg[0]
  -------------------------------------------------------------------
                         required time                         10.649    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 i_analog/adc_temp_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.952ns (22.691%)  route 3.244ns (77.309%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.670     4.831    i_analog/adc_clk_o
    SLICE_X11Y54         FDRE                                         r  i_analog/adc_temp_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.456     5.287 r  i_analog/adc_temp_r_reg[2]/Q
                         net (fo=1, routed)           1.137     6.424    i_hk/adc_temp_i[2]
    SLICE_X11Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.548 r  i_hk/sys_rdata_o[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.882     7.429    i_hk/sys_rdata_o[2]_INST_0_i_3_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I0_O)        0.124     7.553 r  i_hk/sys_rdata_o[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.532     8.085    i_hk/sys_rdata_o[2]_INST_0_i_1_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I3_O)        0.124     8.209 r  i_hk/sys_rdata_o[2]_INST_0/O
                         net (fo=1, routed)           0.693     8.903    sys_rdata_0[2]
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.124     9.027 r  i_ps_i_30/O
                         net (fo=1, routed)           0.000     9.027    i_ps/i_gp0_slave/sys_rdata_i[2]
    SLICE_X2Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.551    10.743    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X2Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[2]/C
                         clock pessimism              0.000    10.743    
                         clock uncertainty           -0.125    10.618    
    SLICE_X2Y45          FDRE (Setup_fdre_C_D)        0.032    10.650    i_ps/i_gp0_slave/axi_rdata_o_reg[2]
  -------------------------------------------------------------------
                         required time                         10.650    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 i_analog/adc_paux_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.086ns (25.872%)  route 3.112ns (74.128%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.671     4.832    i_analog/adc_clk_o
    SLICE_X11Y52         FDRE                                         r  i_analog/adc_paux_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.419     5.251 r  i_analog/adc_paux_r_reg[5]/Q
                         net (fo=1, routed)           1.155     6.406    i_hk/adc_paux_i[5]
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.299     6.705 r  i_hk/sys_rdata_o[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.752     7.457    i_hk/sys_rdata_o[5]_INST_0_i_4_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I1_O)        0.124     7.581 r  i_hk/sys_rdata_o[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.582     8.163    i_hk/sys_rdata_o[5]_INST_0_i_1_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I3_O)        0.124     8.287 r  i_hk/sys_rdata_o[5]_INST_0/O
                         net (fo=1, routed)           0.622     8.910    sys_rdata_0[5]
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.120     9.030 r  i_ps_i_27/O
                         net (fo=1, routed)           0.000     9.030    i_ps/i_gp0_slave/sys_rdata_i[5]
    SLICE_X2Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.551    10.743    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X2Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[5]/C
                         clock pessimism              0.000    10.743    
                         clock uncertainty           -0.125    10.618    
    SLICE_X2Y45          FDRE (Setup_fdre_C_D)        0.075    10.693    i_ps/i_gp0_slave/axi_rdata_o_reg[5]
  -------------------------------------------------------------------
                         required time                         10.693    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 i_analog/adc_ddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 1.172ns (28.070%)  route 3.003ns (71.930%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.671     4.832    i_analog/adc_clk_o
    SLICE_X10Y52         FDRE                                         r  i_analog/adc_ddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.478     5.310 r  i_analog/adc_ddr_r_reg[7]/Q
                         net (fo=1, routed)           0.930     6.240    i_hk/adc_ddr_i[7]
    SLICE_X12Y52         LUT6 (Prop_lut6_I1_O)        0.296     6.536 r  i_hk/sys_rdata_o[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.708     7.244    i_hk/sys_rdata_o[7]_INST_0_i_4_n_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I1_O)        0.124     7.368 r  i_hk/sys_rdata_o[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.555     7.923    i_hk/sys_rdata_o[7]_INST_0_i_1_n_0
    SLICE_X7Y49          LUT5 (Prop_lut5_I3_O)        0.124     8.047 r  i_hk/sys_rdata_o[7]_INST_0/O
                         net (fo=1, routed)           0.811     8.857    sys_rdata_0[7]
    SLICE_X5Y47          LUT4 (Prop_lut4_I0_O)        0.150     9.007 r  i_ps_i_25/O
                         net (fo=1, routed)           0.000     9.007    i_ps/i_gp0_slave/sys_rdata_i[7]
    SLICE_X5Y47          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.552    10.744    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X5Y47          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[7]/C
                         clock pessimism              0.000    10.744    
                         clock uncertainty           -0.125    10.619    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)        0.075    10.694    i_ps/i_gp0_slave/axi_rdata_o_reg[7]
  -------------------------------------------------------------------
                         required time                         10.694    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 i_analog/adc_int_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.087ns (27.448%)  route 2.873ns (72.552%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.670     4.831    i_analog/adc_clk_o
    SLICE_X13Y53         FDRE                                         r  i_analog/adc_int_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.419     5.250 r  i_analog/adc_int_r_reg[6]/Q
                         net (fo=1, routed)           0.796     6.046    i_hk/adc_int_i[6]
    SLICE_X11Y53         LUT6 (Prop_lut6_I1_O)        0.296     6.342 r  i_hk/sys_rdata_o[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.702     7.044    i_hk/sys_rdata_o[6]_INST_0_i_3_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.168 r  i_hk/sys_rdata_o[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.589     7.757    i_hk/sys_rdata_o[6]_INST_0_i_1_n_0
    SLICE_X8Y48          LUT5 (Prop_lut5_I3_O)        0.124     7.881 r  i_hk/sys_rdata_o[6]_INST_0/O
                         net (fo=1, routed)           0.786     8.667    sys_rdata_0[6]
    SLICE_X5Y47          LUT4 (Prop_lut4_I0_O)        0.124     8.791 r  i_ps_i_26/O
                         net (fo=1, routed)           0.000     8.791    i_ps/i_gp0_slave/sys_rdata_i[6]
    SLICE_X5Y47          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.552    10.744    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X5Y47          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[6]/C
                         clock pessimism              0.000    10.744    
                         clock uncertainty           -0.125    10.619    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)        0.031    10.650    i_ps/i_gp0_slave/axi_rdata_o_reg[6]
  -------------------------------------------------------------------
                         required time                         10.650    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 i_analog/adc_int_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.977ns (24.542%)  route 3.004ns (75.458%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.670     4.831    i_analog/adc_clk_o
    SLICE_X13Y53         FDRE                                         r  i_analog/adc_int_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.456     5.287 r  i_analog/adc_int_r_reg[3]/Q
                         net (fo=1, routed)           0.987     6.274    i_hk/adc_int_i[3]
    SLICE_X13Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.398 r  i_hk/sys_rdata_o[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.717     7.115    i_hk/sys_rdata_o[3]_INST_0_i_3_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.239 r  i_hk/sys_rdata_o[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.437     7.676    i_hk/sys_rdata_o[3]_INST_0_i_1_n_0
    SLICE_X6Y49          LUT5 (Prop_lut5_I3_O)        0.124     7.800 r  i_hk/sys_rdata_o[3]_INST_0/O
                         net (fo=1, routed)           0.863     8.663    sys_rdata_0[3]
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.149     8.812 r  i_ps_i_29/O
                         net (fo=1, routed)           0.000     8.812    i_ps/i_gp0_slave/sys_rdata_i[3]
    SLICE_X2Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.551    10.743    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X2Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[3]/C
                         clock pessimism              0.000    10.743    
                         clock uncertainty           -0.125    10.618    
    SLICE_X2Y45          FDRE (Setup_fdre_C_D)        0.075    10.693    i_ps/i_gp0_slave/axi_rdata_o_reg[3]
  -------------------------------------------------------------------
                         required time                         10.693    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 i_analog/adc_int_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.920ns (23.150%)  route 3.054ns (76.850%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 10.740 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.670     4.831    i_analog/adc_clk_o
    SLICE_X10Y55         FDRE                                         r  i_analog/adc_int_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.518     5.349 r  i_analog/adc_int_r_reg[11]/Q
                         net (fo=1, routed)           0.986     6.335    i_hk/adc_int_i[11]
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.124     6.459 r  i_hk/sys_rdata_o[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.999     7.457    i_hk/sys_rdata_o[11]_INST_0_i_3_n_0
    SLICE_X7Y47          LUT6 (Prop_lut6_I3_O)        0.124     7.581 r  i_hk/sys_rdata_o[11]_INST_0/O
                         net (fo=1, routed)           1.070     8.651    sys_rdata_0[11]
    SLICE_X1Y45          LUT4 (Prop_lut4_I0_O)        0.154     8.805 r  i_ps_i_21/O
                         net (fo=1, routed)           0.000     8.805    i_ps/i_gp0_slave/sys_rdata_i[11]
    SLICE_X1Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.547    10.740    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X1Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[11]/C
                         clock pessimism              0.000    10.740    
                         clock uncertainty           -0.125    10.614    
    SLICE_X1Y45          FDRE (Setup_fdre_C_D)        0.075    10.689    i_ps/i_gp0_slave/axi_rdata_o_reg[11]
  -------------------------------------------------------------------
                         required time                         10.689    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             2.068ns  (required time - arrival time)
  Source:                 i_analog/adc_paux_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.890ns (23.761%)  route 2.856ns (76.239%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 10.740 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          1.671     4.832    i_analog/adc_clk_o
    SLICE_X8Y52          FDRE                                         r  i_analog/adc_paux_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.518     5.350 r  i_analog/adc_paux_r_reg[10]/Q
                         net (fo=1, routed)           1.106     6.456    i_hk/adc_paux_i[10]
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.124     6.580 r  i_hk/sys_rdata_o[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.087     7.667    i_hk/sys_rdata_o[10]_INST_0_i_2_n_0
    SLICE_X7Y48          LUT6 (Prop_lut6_I2_O)        0.124     7.791 r  i_hk/sys_rdata_o[10]_INST_0/O
                         net (fo=1, routed)           0.663     8.454    sys_rdata_0[10]
    SLICE_X1Y45          LUT4 (Prop_lut4_I0_O)        0.124     8.578 r  i_ps_i_22/O
                         net (fo=1, routed)           0.000     8.578    i_ps/i_gp0_slave/sys_rdata_i[10]
    SLICE_X1Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         1.547    10.740    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X1Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[10]/C
                         clock pessimism              0.000    10.740    
                         clock uncertainty           -0.125    10.614    
    SLICE_X1Y45          FDRE (Setup_fdre_C_D)        0.031    10.645    i_ps/i_gp0_slave/axi_rdata_o_reg[10]
  -------------------------------------------------------------------
                         required time                         10.645    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  2.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.196ns  (arrival time - required time)
  Source:                 i_analog/adc_v_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.276ns (27.208%)  route 0.738ns (72.792%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.564     1.619    i_analog/adc_clk_o
    SLICE_X11Y53         FDRE                                         r  i_analog/adc_v_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  i_analog/adc_v_r_reg[10]/Q
                         net (fo=1, routed)           0.105     1.865    i_hk/adc_v_i[10]
    SLICE_X11Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.910 r  i_hk/sys_rdata_o[10]_INST_0_i_3/O
                         net (fo=1, routed)           0.342     2.253    i_hk/sys_rdata_o[10]_INST_0_i_3_n_0
    SLICE_X7Y48          LUT6 (Prop_lut6_I3_O)        0.045     2.298 r  i_hk/sys_rdata_o[10]_INST_0/O
                         net (fo=1, routed)           0.291     2.589    sys_rdata_0[10]
    SLICE_X1Y45          LUT4 (Prop_lut4_I0_O)        0.045     2.634 r  i_ps_i_22/O
                         net (fo=1, routed)           0.000     2.634    i_ps/i_gp0_slave/sys_rdata_i[10]
    SLICE_X1Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.851     1.221    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X1Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[10]/C
                         clock pessimism              0.000     1.221    
                         clock uncertainty            0.125     1.346    
    SLICE_X1Y45          FDRE (Hold_fdre_C_D)         0.092     1.438    i_ps/i_gp0_slave/axi_rdata_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.204ns  (arrival time - required time)
  Source:                 i_analog/adc_ddr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.299ns (29.218%)  route 0.724ns (70.782%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.564     1.619    i_analog/adc_clk_o
    SLICE_X8Y53          FDRE                                         r  i_analog/adc_ddr_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.164     1.783 r  i_analog/adc_ddr_r_reg[8]/Q
                         net (fo=1, routed)           0.114     1.898    i_hk/adc_ddr_i[8]
    SLICE_X8Y53          LUT6 (Prop_lut6_I1_O)        0.045     1.943 r  i_hk/sys_rdata_o[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.253     2.196    i_hk/sys_rdata_o[8]_INST_0_i_2_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I2_O)        0.045     2.241 r  i_hk/sys_rdata_o[8]_INST_0/O
                         net (fo=1, routed)           0.357     2.598    sys_rdata_0[8]
    SLICE_X5Y45          LUT4 (Prop_lut4_I0_O)        0.045     2.643 r  i_ps_i_24/O
                         net (fo=1, routed)           0.000     2.643    i_ps/i_gp0_slave/sys_rdata_i[8]
    SLICE_X5Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.853     1.223    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X5Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[8]/C
                         clock pessimism              0.000     1.223    
                         clock uncertainty            0.125     1.348    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.091     1.439    i_ps/i_gp0_slave/axi_rdata_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 i_analog/adc_aux_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.298ns (27.148%)  route 0.800ns (72.852%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.564     1.619    i_analog/adc_clk_o
    SLICE_X6Y53          FDRE                                         r  i_analog/adc_aux_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164     1.783 r  i_analog/adc_aux_r_reg[11]/Q
                         net (fo=1, routed)           0.050     1.833    i_hk/adc_aux_i[11]
    SLICE_X7Y53          LUT6 (Prop_lut6_I5_O)        0.045     1.878 r  i_hk/sys_rdata_o[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.317     2.195    i_hk/sys_rdata_o[11]_INST_0_i_2_n_0
    SLICE_X7Y47          LUT6 (Prop_lut6_I2_O)        0.045     2.240 r  i_hk/sys_rdata_o[11]_INST_0/O
                         net (fo=1, routed)           0.433     2.673    sys_rdata_0[11]
    SLICE_X1Y45          LUT4 (Prop_lut4_I0_O)        0.044     2.717 r  i_ps_i_21/O
                         net (fo=1, routed)           0.000     2.717    i_ps/i_gp0_slave/sys_rdata_i[11]
    SLICE_X1Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.851     1.221    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X1Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[11]/C
                         clock pessimism              0.000     1.221    
                         clock uncertainty            0.125     1.346    
    SLICE_X1Y45          FDRE (Hold_fdre_C_D)         0.107     1.453    i_ps/i_gp0_slave/axi_rdata_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.347ns  (arrival time - required time)
  Source:                 i_analog/adc_paux_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.320ns (27.078%)  route 0.862ns (72.922%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.565     1.620    i_analog/adc_clk_o
    SLICE_X11Y52         FDRE                                         r  i_analog/adc_paux_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  i_analog/adc_paux_r_reg[3]/Q
                         net (fo=1, routed)           0.110     1.871    i_hk/adc_paux_i[3]
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.916 r  i_hk/sys_rdata_o[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.249     2.165    i_hk/sys_rdata_o[3]_INST_0_i_4_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I1_O)        0.045     2.210 r  i_hk/sys_rdata_o[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.141     2.351    i_hk/sys_rdata_o[3]_INST_0_i_1_n_0
    SLICE_X6Y49          LUT5 (Prop_lut5_I3_O)        0.045     2.396 r  i_hk/sys_rdata_o[3]_INST_0/O
                         net (fo=1, routed)           0.362     2.758    sys_rdata_0[3]
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.044     2.802 r  i_ps_i_29/O
                         net (fo=1, routed)           0.000     2.802    i_ps/i_gp0_slave/sys_rdata_i[3]
    SLICE_X2Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.853     1.223    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X2Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[3]/C
                         clock pessimism              0.000     1.223    
                         clock uncertainty            0.125     1.348    
    SLICE_X2Y45          FDRE (Hold_fdre_C_D)         0.107     1.455    i_ps/i_gp0_slave/axi_rdata_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.357ns  (arrival time - required time)
  Source:                 i_analog/adc_temp_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.344ns (28.845%)  route 0.849ns (71.155%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.565     1.620    i_analog/adc_clk_o
    SLICE_X12Y52         FDRE                                         r  i_analog/adc_temp_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.164     1.784 r  i_analog/adc_temp_r_reg[7]/Q
                         net (fo=1, routed)           0.050     1.834    i_hk/adc_temp_i[7]
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.045     1.879 r  i_hk/sys_rdata_o[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.256     2.135    i_hk/sys_rdata_o[7]_INST_0_i_3_n_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I0_O)        0.045     2.180 r  i_hk/sys_rdata_o[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.203     2.383    i_hk/sys_rdata_o[7]_INST_0_i_1_n_0
    SLICE_X7Y49          LUT5 (Prop_lut5_I3_O)        0.045     2.428 r  i_hk/sys_rdata_o[7]_INST_0/O
                         net (fo=1, routed)           0.340     2.768    sys_rdata_0[7]
    SLICE_X5Y47          LUT4 (Prop_lut4_I0_O)        0.045     2.813 r  i_ps_i_25/O
                         net (fo=1, routed)           0.000     2.813    i_ps/i_gp0_slave/sys_rdata_i[7]
    SLICE_X5Y47          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.854     1.224    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X5Y47          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[7]/C
                         clock pessimism              0.000     1.224    
                         clock uncertainty            0.125     1.349    
    SLICE_X5Y47          FDRE (Hold_fdre_C_D)         0.107     1.456    i_ps/i_gp0_slave/axi_rdata_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 i_analog/adc_temp_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.296ns (24.801%)  route 0.897ns (75.199%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.565     1.620    i_analog/adc_clk_o
    SLICE_X12Y52         FDRE                                         r  i_analog/adc_temp_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.164     1.784 r  i_analog/adc_temp_r_reg[9]/Q
                         net (fo=1, routed)           0.218     2.002    i_hk/adc_temp_i[9]
    SLICE_X12Y53         LUT6 (Prop_lut6_I0_O)        0.045     2.047 r  i_hk/sys_rdata_o[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.232     2.279    i_hk/sys_rdata_o[9]_INST_0_i_3_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I3_O)        0.045     2.324 r  i_hk/sys_rdata_o[9]_INST_0/O
                         net (fo=1, routed)           0.448     2.772    sys_rdata_0[9]
    SLICE_X5Y45          LUT4 (Prop_lut4_I0_O)        0.042     2.814 r  i_ps_i_23/O
                         net (fo=1, routed)           0.000     2.814    i_ps/i_gp0_slave/sys_rdata_i[9]
    SLICE_X5Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.853     1.223    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X5Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[9]/C
                         clock pessimism              0.000     1.223    
                         clock uncertainty            0.125     1.348    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.107     1.455    i_ps/i_gp0_slave/axi_rdata_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.383ns  (arrival time - required time)
  Source:                 i_analog/adc_bram_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.350ns (28.713%)  route 0.869ns (71.287%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.564     1.619    i_analog/adc_clk_o
    SLICE_X8Y54          FDRE                                         r  i_analog/adc_bram_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.164     1.783 r  i_analog/adc_bram_r_reg[5]/Q
                         net (fo=1, routed)           0.195     1.978    i_hk/adc_bram_i[5]
    SLICE_X8Y55          LUT6 (Prop_lut6_I5_O)        0.045     2.023 r  i_hk/sys_rdata_o[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.168     2.192    i_hk/sys_rdata_o[5]_INST_0_i_3_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I0_O)        0.045     2.237 r  i_hk/sys_rdata_o[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.265     2.502    i_hk/sys_rdata_o[5]_INST_0_i_1_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I3_O)        0.045     2.547 r  i_hk/sys_rdata_o[5]_INST_0/O
                         net (fo=1, routed)           0.240     2.787    sys_rdata_0[5]
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.051     2.838 r  i_ps_i_27/O
                         net (fo=1, routed)           0.000     2.838    i_ps/i_gp0_slave/sys_rdata_i[5]
    SLICE_X2Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.853     1.223    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X2Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[5]/C
                         clock pessimism              0.000     1.223    
                         clock uncertainty            0.125     1.348    
    SLICE_X2Y45          FDRE (Hold_fdre_C_D)         0.107     1.455    i_ps/i_gp0_slave/axi_rdata_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.439ns  (arrival time - required time)
  Source:                 i_analog/adc_v_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.321ns (25.468%)  route 0.939ns (74.532%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.564     1.619    i_analog/adc_clk_o
    SLICE_X11Y53         FDRE                                         r  i_analog/adc_v_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  i_analog/adc_v_r_reg[6]/Q
                         net (fo=1, routed)           0.158     1.918    i_hk/adc_v_i[6]
    SLICE_X11Y53         LUT6 (Prop_lut6_I4_O)        0.045     1.963 r  i_hk/sys_rdata_o[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.257     2.220    i_hk/sys_rdata_o[6]_INST_0_i_3_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I0_O)        0.045     2.265 r  i_hk/sys_rdata_o[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.202     2.468    i_hk/sys_rdata_o[6]_INST_0_i_1_n_0
    SLICE_X8Y48          LUT5 (Prop_lut5_I3_O)        0.045     2.513 r  i_hk/sys_rdata_o[6]_INST_0/O
                         net (fo=1, routed)           0.322     2.835    sys_rdata_0[6]
    SLICE_X5Y47          LUT4 (Prop_lut4_I0_O)        0.045     2.880 r  i_ps_i_26/O
                         net (fo=1, routed)           0.000     2.880    i_ps/i_gp0_slave/sys_rdata_i[6]
    SLICE_X5Y47          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.854     1.224    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X5Y47          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[6]/C
                         clock pessimism              0.000     1.224    
                         clock uncertainty            0.125     1.349    
    SLICE_X5Y47          FDRE (Hold_fdre_C_D)         0.092     1.441    i_ps/i_gp0_slave/axi_rdata_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.478ns  (arrival time - required time)
  Source:                 i_analog/adc_aux_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.344ns (26.484%)  route 0.955ns (73.516%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.564     1.619    i_analog/adc_clk_o
    SLICE_X10Y53         FDRE                                         r  i_analog/adc_aux_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.164     1.783 r  i_analog/adc_aux_r_reg[2]/Q
                         net (fo=1, routed)           0.182     1.966    i_hk/adc_aux_i[2]
    SLICE_X12Y52         LUT6 (Prop_lut6_I5_O)        0.045     2.011 r  i_hk/sys_rdata_o[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.263     2.274    i_hk/sys_rdata_o[2]_INST_0_i_4_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I1_O)        0.045     2.319 r  i_hk/sys_rdata_o[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.257     2.576    i_hk/sys_rdata_o[2]_INST_0_i_1_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I3_O)        0.045     2.621 r  i_hk/sys_rdata_o[2]_INST_0/O
                         net (fo=1, routed)           0.252     2.873    sys_rdata_0[2]
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.045     2.918 r  i_ps_i_30/O
                         net (fo=1, routed)           0.000     2.918    i_ps/i_gp0_slave/sys_rdata_i[2]
    SLICE_X2Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.853     1.223    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X2Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[2]/C
                         clock pessimism              0.000     1.223    
                         clock uncertainty            0.125     1.348    
    SLICE_X2Y45          FDRE (Hold_fdre_C_D)         0.092     1.440    i_ps/i_gp0_slave/axi_rdata_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.493ns  (arrival time - required time)
  Source:                 i_analog/adc_pint_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.321ns (24.450%)  route 0.992ns (75.550%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=99, routed)          0.565     1.620    i_analog/adc_clk_o
    SLICE_X13Y52         FDRE                                         r  i_analog/adc_pint_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  i_analog/adc_pint_r_reg[4]/Q
                         net (fo=1, routed)           0.138     1.899    i_hk/adc_pint_i[4]
    SLICE_X12Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.944 r  i_hk/sys_rdata_o[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.247     2.191    i_hk/sys_rdata_o[4]_INST_0_i_4_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I1_O)        0.045     2.236 r  i_hk/sys_rdata_o[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.323     2.559    i_hk/sys_rdata_o[4]_INST_0_i_1_n_0
    SLICE_X5Y49          LUT5 (Prop_lut5_I3_O)        0.045     2.604 r  i_hk/sys_rdata_o[4]_INST_0/O
                         net (fo=1, routed)           0.284     2.888    sys_rdata_0[4]
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.045     2.933 r  i_ps_i_28/O
                         net (fo=1, routed)           0.000     2.933    i_ps/i_gp0_slave/sys_rdata_i[4]
    SLICE_X2Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=252, routed)         0.853     1.223    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X2Y45          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[4]/C
                         clock pessimism              0.000     1.223    
                         clock uncertainty            0.125     1.348    
    SLICE_X2Y45          FDRE (Hold_fdre_C_D)         0.092     1.440    i_ps/i_gp0_slave/axi_rdata_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  1.493    





