0.7
2020.2
Oct 19 2021
03:16:22
D:/samarth educational/IIT MANDI/Sem-3/EE210P Digital Systems Design Lab/pipo_4bit/pipo_4bit.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
D:/samarth educational/IIT MANDI/Sem-3/EE210P Digital Systems Design Lab/pipo_4bit/pipo_4bit.srcs/sim_1/new/pipo_4bit_tb.v,1663311739,verilog,,,,pipo_4bit_tb,,,,,,,,
D:/samarth educational/IIT MANDI/Sem-3/EE210P Digital Systems Design Lab/pipo_4bit/pipo_4bit.srcs/sources_1/new/pipo_4bit.v,1663313189,verilog,,D:/samarth educational/IIT MANDI/Sem-3/EE210P Digital Systems Design Lab/pipo_4bit/pipo_4bit.srcs/sim_1/new/pipo_4bit_tb.v,,dff;pipo_4bit,,,,,,,,
