

================================================================
== Vitis HLS Report for 'castIn'
================================================================
* Date:           Tue Feb 27 23:59:28 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        123
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.838 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      786|      786|  7.860 us|  7.860 us|  786|  786|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |      784|      784|         2|          1|          1|   784|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      36|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|      46|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      46|      99|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_4_fu_97_p2                      |         +|   0|  0|  17|          10|           1|
    |ap_condition_115                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln11_fu_91_p2                |      icmp|   0|  0|  11|          10|           9|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  36|          24|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|   10|         20|
    |full_in_AXI_TDATA_blk_n  |   9|          2|    1|          2|
    |full_in_float14_blk_n    |   9|          2|    1|          2|
    |i_fu_54                  |   9|          2|   10|         20|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   25|         50|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_54                  |  10|   0|   10|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_data_V_reg_122       |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  46|   0|   46|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+----------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|                castIn|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|                castIn|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|                castIn|  return value|
|start_full_n                    |   in|    1|  ap_ctrl_hs|                castIn|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|                castIn|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|                castIn|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|                castIn|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|                castIn|  return value|
|start_out                       |  out|    1|  ap_ctrl_hs|                castIn|  return value|
|start_write                     |  out|    1|  ap_ctrl_hs|                castIn|  return value|
|full_in_AXI_TVALID              |   in|    1|        axis|  full_in_AXI_V_dest_V|       pointer|
|full_in_AXI_TREADY              |  out|    1|        axis|  full_in_AXI_V_dest_V|       pointer|
|full_in_AXI_TDEST               |   in|    6|        axis|  full_in_AXI_V_dest_V|       pointer|
|full_in_float14_din             |  out|   32|     ap_fifo|       full_in_float14|       pointer|
|full_in_float14_num_data_valid  |   in|    2|     ap_fifo|       full_in_float14|       pointer|
|full_in_float14_fifo_cap        |   in|    2|     ap_fifo|       full_in_float14|       pointer|
|full_in_float14_full_n          |   in|    1|     ap_fifo|       full_in_float14|       pointer|
|full_in_float14_write           |  out|    1|     ap_fifo|       full_in_float14|       pointer|
|full_in_AXI_TDATA               |   in|   32|        axis|  full_in_AXI_V_data_V|       pointer|
|full_in_AXI_TKEEP               |   in|    4|        axis|  full_in_AXI_V_keep_V|       pointer|
|full_in_AXI_TSTRB               |   in|    4|        axis|  full_in_AXI_V_strb_V|       pointer|
|full_in_AXI_TUSER               |   in|    2|        axis|  full_in_AXI_V_user_V|       pointer|
|full_in_AXI_TLAST               |   in|    1|        axis|  full_in_AXI_V_last_V|       pointer|
|full_in_AXI_TID                 |   in|    5|        axis|    full_in_AXI_V_id_V|       pointer|
+--------------------------------+-----+-----+------------+----------------------+--------------+

