`define Enable 1
`define Disable 0
`define Enable_ 0
`define Disable_ 1
// rw_
`define Read 1
`define Write 0
`define DATA_WIDTH 8
`define BUS_ADDR_WIDTH 10
`define MEM_ADDR_WIDTH 8
`define BGRT0 0
`define BGRT1 1

// DMA
`define Wait 0
`define Read1 1
`define Write1 2
`define Complete 3
`define Read4 4
`define Write4 5

//dmode
`define SingleM2M 0
`define BurstM2M 1
`define BurstM2IO 2
`define BurstIO2M 4
