 modeling neuron-semiconductor interaction neuronal network interfaced silicon chip recent development interfacing neuron silicon chip may pave way progress construct scalable neurocomputers assembly synthetic neuronal network predefined synaptic connection control geometric structure realize experimentally within last decade furthermore neuronal network interfaced semiconductor action potential neuron network elicit capacitative stimulators voltage measurement make transistor incorporate associated silicon chip despite impressive progress preliminary device yet demonstrate performance useful computation construct large device expensive time-consuming accordingly appropriate modeling framework capability simulate current experimental result device may use make useful prediction regard potential computational power propose modeling framework functional neuronal network interfaced silicon chip present