;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Base */
Base__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Base__0__MASK EQU 0x04
Base__0__PC EQU CYREG_PRT1_PC2
Base__0__PORT EQU 1
Base__0__SHIFT EQU 2
Base__AG EQU CYREG_PRT1_AG
Base__AMUX EQU CYREG_PRT1_AMUX
Base__BIE EQU CYREG_PRT1_BIE
Base__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Base__BYP EQU CYREG_PRT1_BYP
Base__CTL EQU CYREG_PRT1_CTL
Base__DM0 EQU CYREG_PRT1_DM0
Base__DM1 EQU CYREG_PRT1_DM1
Base__DM2 EQU CYREG_PRT1_DM2
Base__DR EQU CYREG_PRT1_DR
Base__INP_DIS EQU CYREG_PRT1_INP_DIS
Base__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Base__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Base__LCD_EN EQU CYREG_PRT1_LCD_EN
Base__MASK EQU 0x04
Base__PORT EQU 1
Base__PRT EQU CYREG_PRT1_PRT
Base__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Base__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Base__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Base__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Base__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Base__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Base__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Base__PS EQU CYREG_PRT1_PS
Base__SHIFT EQU 2
Base__SLW EQU CYREG_PRT1_SLW
BaseAndJaw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
BaseAndJaw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
BaseAndJaw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
BaseAndJaw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
BaseAndJaw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
BaseAndJaw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
BaseAndJaw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
BaseAndJaw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
BaseAndJaw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
BaseAndJaw_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
BaseAndJaw_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
BaseAndJaw_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
BaseAndJaw_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
BaseAndJaw_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
BaseAndJaw_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
BaseAndJaw_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
BaseAndJaw_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
BaseAndJaw_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
BaseAndJaw_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
BaseAndJaw_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
BaseAndJaw_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
BaseAndJaw_PWMUDB_genblk8_stsreg__0__POS EQU 0
BaseAndJaw_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
BaseAndJaw_PWMUDB_genblk8_stsreg__1__POS EQU 1
BaseAndJaw_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
BaseAndJaw_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
BaseAndJaw_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
BaseAndJaw_PWMUDB_genblk8_stsreg__2__POS EQU 2
BaseAndJaw_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
BaseAndJaw_PWMUDB_genblk8_stsreg__3__POS EQU 3
BaseAndJaw_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
BaseAndJaw_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
BaseAndJaw_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
BaseAndJaw_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
BaseAndJaw_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
BaseAndJaw_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
BaseAndJaw_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
BaseAndJaw_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
BaseAndJaw_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
BaseAndJaw_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
BaseAndJaw_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
BaseAndJaw_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
BaseAndJaw_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
BaseAndJaw_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
BaseAndJaw_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
BaseAndJaw_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
BaseAndJaw_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
BaseAndJaw_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
BaseAndJaw_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
BaseAndJaw_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
BaseAndJaw_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
BaseAndJaw_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
BaseAndJaw_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
BaseAndJaw_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
BaseAndJaw_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
BaseAndJaw_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
BaseAndJaw_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
BaseAndJaw_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
BaseAndJaw_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
BaseAndJaw_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
BaseAndJaw_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
BaseAndJaw_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
BaseAndJaw_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
BaseAndJaw_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
BaseAndJaw_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
BaseAndJaw_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
BaseAndJaw_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
BaseAndJaw_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
BaseAndJaw_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
BaseAndJaw_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
BaseAndJaw_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
BaseAndJaw_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
BaseAndJaw_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
BaseAndJaw_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x05
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x20
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x20

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

/* Clock_3 */
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x06
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x40
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x40

/* Clock_4 */
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x02
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x04
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x04

/* Clock_5 */
Clock_5__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_5__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_5__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_5__CFG2_SRC_SEL_MASK EQU 0x07
Clock_5__INDEX EQU 0x04
Clock_5__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_5__PM_ACT_MSK EQU 0x10
Clock_5__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_5__PM_STBY_MSK EQU 0x10

/* Clock_6 */
Clock_6__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
Clock_6__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
Clock_6__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
Clock_6__CFG2_SRC_SEL_MASK EQU 0x07
Clock_6__INDEX EQU 0x07
Clock_6__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_6__PM_ACT_MSK EQU 0x80
Clock_6__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_6__PM_STBY_MSK EQU 0x80

/* Clock_7 */
Clock_7__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_7__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_7__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_7__CFG2_SRC_SEL_MASK EQU 0x07
Clock_7__INDEX EQU 0x01
Clock_7__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_7__PM_ACT_MSK EQU 0x02
Clock_7__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_7__PM_STBY_MSK EQU 0x02

/* Clock_8 */
Clock_8__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_8__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_8__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_8__CFG2_SRC_SEL_MASK EQU 0x07
Clock_8__INDEX EQU 0x03
Clock_8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_8__PM_ACT_MSK EQU 0x08
Clock_8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_8__PM_STBY_MSK EQU 0x08

/* Eyelid */
Eyelid_Open_Close__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Eyelid_Open_Close__0__MASK EQU 0x10
Eyelid_Open_Close__0__PC EQU CYREG_PRT1_PC4
Eyelid_Open_Close__0__PORT EQU 1
Eyelid_Open_Close__0__SHIFT EQU 4
Eyelid_Open_Close__AG EQU CYREG_PRT1_AG
Eyelid_Open_Close__AMUX EQU CYREG_PRT1_AMUX
Eyelid_Open_Close__BIE EQU CYREG_PRT1_BIE
Eyelid_Open_Close__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Eyelid_Open_Close__BYP EQU CYREG_PRT1_BYP
Eyelid_Open_Close__CTL EQU CYREG_PRT1_CTL
Eyelid_Open_Close__DM0 EQU CYREG_PRT1_DM0
Eyelid_Open_Close__DM1 EQU CYREG_PRT1_DM1
Eyelid_Open_Close__DM2 EQU CYREG_PRT1_DM2
Eyelid_Open_Close__DR EQU CYREG_PRT1_DR
Eyelid_Open_Close__INP_DIS EQU CYREG_PRT1_INP_DIS
Eyelid_Open_Close__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Eyelid_Open_Close__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Eyelid_Open_Close__LCD_EN EQU CYREG_PRT1_LCD_EN
Eyelid_Open_Close__MASK EQU 0x10
Eyelid_Open_Close__PORT EQU 1
Eyelid_Open_Close__PRT EQU CYREG_PRT1_PRT
Eyelid_Open_Close__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Eyelid_Open_Close__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Eyelid_Open_Close__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Eyelid_Open_Close__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Eyelid_Open_Close__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Eyelid_Open_Close__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Eyelid_Open_Close__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Eyelid_Open_Close__PS EQU CYREG_PRT1_PS
Eyelid_Open_Close__SHIFT EQU 4
Eyelid_Open_Close__SLW EQU CYREG_PRT1_SLW
Eyelid_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Eyelid_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Eyelid_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Eyelid_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
Eyelid_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Eyelid_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB11_CTL
Eyelid_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Eyelid_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Eyelid_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Eyelid_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Eyelid_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
Eyelid_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Eyelid_PWMUDB_genblk8_stsreg__0__POS EQU 0
Eyelid_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Eyelid_PWMUDB_genblk8_stsreg__1__POS EQU 1
Eyelid_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Eyelid_PWMUDB_genblk8_stsreg__2__POS EQU 2
Eyelid_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Eyelid_PWMUDB_genblk8_stsreg__3__POS EQU 3
Eyelid_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Eyelid_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
Eyelid_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Eyelid_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Eyelid_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Eyelid_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
Eyelid_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
Eyelid_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
Eyelid_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
Eyelid_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
Eyelid_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
Eyelid_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
Eyelid_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Eyelid_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
Eyelid_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
Eyelid_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
Eyelid_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
Eyelid_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
Eyelid_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
Eyelid_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
Eyelid_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
Eyelid_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Eyelid_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
Eyelid_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
Eyelid_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
Eyelid_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
Eyelid_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
Eyelid_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
Eyelid_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
Eyelid_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
Eyelid_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
Eyelid_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Eyelid_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
Eyelid_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
Eyelid_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB11_F1
Eyelid_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Eyelid_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
EyelidVertical__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
EyelidVertical__0__MASK EQU 0x01
EyelidVertical__0__PC EQU CYREG_PRT2_PC0
EyelidVertical__0__PORT EQU 2
EyelidVertical__0__SHIFT EQU 0
EyelidVertical__AG EQU CYREG_PRT2_AG
EyelidVertical__AMUX EQU CYREG_PRT2_AMUX
EyelidVertical__BIE EQU CYREG_PRT2_BIE
EyelidVertical__BIT_MASK EQU CYREG_PRT2_BIT_MASK
EyelidVertical__BYP EQU CYREG_PRT2_BYP
EyelidVertical__CTL EQU CYREG_PRT2_CTL
EyelidVertical__DM0 EQU CYREG_PRT2_DM0
EyelidVertical__DM1 EQU CYREG_PRT2_DM1
EyelidVertical__DM2 EQU CYREG_PRT2_DM2
EyelidVertical__DR EQU CYREG_PRT2_DR
EyelidVertical__INP_DIS EQU CYREG_PRT2_INP_DIS
EyelidVertical__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
EyelidVertical__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
EyelidVertical__LCD_EN EQU CYREG_PRT2_LCD_EN
EyelidVertical__MASK EQU 0x01
EyelidVertical__PORT EQU 2
EyelidVertical__PRT EQU CYREG_PRT2_PRT
EyelidVertical__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
EyelidVertical__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
EyelidVertical__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
EyelidVertical__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
EyelidVertical__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
EyelidVertical__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
EyelidVertical__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
EyelidVertical__PS EQU CYREG_PRT2_PS
EyelidVertical__SHIFT EQU 0
EyelidVertical__SLW EQU CYREG_PRT2_SLW

/* Jaw */
Jaw__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Jaw__0__MASK EQU 0x20
Jaw__0__PC EQU CYREG_PRT1_PC5
Jaw__0__PORT EQU 1
Jaw__0__SHIFT EQU 5
Jaw__AG EQU CYREG_PRT1_AG
Jaw__AMUX EQU CYREG_PRT1_AMUX
Jaw__BIE EQU CYREG_PRT1_BIE
Jaw__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Jaw__BYP EQU CYREG_PRT1_BYP
Jaw__CTL EQU CYREG_PRT1_CTL
Jaw__DM0 EQU CYREG_PRT1_DM0
Jaw__DM1 EQU CYREG_PRT1_DM1
Jaw__DM2 EQU CYREG_PRT1_DM2
Jaw__DR EQU CYREG_PRT1_DR
Jaw__INP_DIS EQU CYREG_PRT1_INP_DIS
Jaw__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Jaw__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Jaw__LCD_EN EQU CYREG_PRT1_LCD_EN
Jaw__MASK EQU 0x20
Jaw__PORT EQU 1
Jaw__PRT EQU CYREG_PRT1_PRT
Jaw__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Jaw__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Jaw__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Jaw__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Jaw__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Jaw__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Jaw__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Jaw__PS EQU CYREG_PRT1_PS
Jaw__SHIFT EQU 5
Jaw__SLW EQU CYREG_PRT1_SLW

/* LeftEyeball_Horizontal */
LeftEyeball_Horizontal__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
LeftEyeball_Horizontal__0__MASK EQU 0x20
LeftEyeball_Horizontal__0__PC EQU CYREG_PRT0_PC5
LeftEyeball_Horizontal__0__PORT EQU 0
LeftEyeball_Horizontal__0__SHIFT EQU 5
LeftEyeball_Horizontal__AG EQU CYREG_PRT0_AG
LeftEyeball_Horizontal__AMUX EQU CYREG_PRT0_AMUX
LeftEyeball_Horizontal__BIE EQU CYREG_PRT0_BIE
LeftEyeball_Horizontal__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LeftEyeball_Horizontal__BYP EQU CYREG_PRT0_BYP
LeftEyeball_Horizontal__CTL EQU CYREG_PRT0_CTL
LeftEyeball_Horizontal__DM0 EQU CYREG_PRT0_DM0
LeftEyeball_Horizontal__DM1 EQU CYREG_PRT0_DM1
LeftEyeball_Horizontal__DM2 EQU CYREG_PRT0_DM2
LeftEyeball_Horizontal__DR EQU CYREG_PRT0_DR
LeftEyeball_Horizontal__INP_DIS EQU CYREG_PRT0_INP_DIS
LeftEyeball_Horizontal__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LeftEyeball_Horizontal__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LeftEyeball_Horizontal__LCD_EN EQU CYREG_PRT0_LCD_EN
LeftEyeball_Horizontal__MASK EQU 0x20
LeftEyeball_Horizontal__PORT EQU 0
LeftEyeball_Horizontal__PRT EQU CYREG_PRT0_PRT
LeftEyeball_Horizontal__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LeftEyeball_Horizontal__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LeftEyeball_Horizontal__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LeftEyeball_Horizontal__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LeftEyeball_Horizontal__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LeftEyeball_Horizontal__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LeftEyeball_Horizontal__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LeftEyeball_Horizontal__PS EQU CYREG_PRT0_PS
LeftEyeball_Horizontal__SHIFT EQU 5
LeftEyeball_Horizontal__SLW EQU CYREG_PRT0_SLW

/* LeftEyeball_Vertical */
LeftEyeball_Vertical__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
LeftEyeball_Vertical__0__MASK EQU 0x80
LeftEyeball_Vertical__0__PC EQU CYREG_PRT0_PC7
LeftEyeball_Vertical__0__PORT EQU 0
LeftEyeball_Vertical__0__SHIFT EQU 7
LeftEyeball_Vertical__AG EQU CYREG_PRT0_AG
LeftEyeball_Vertical__AMUX EQU CYREG_PRT0_AMUX
LeftEyeball_Vertical__BIE EQU CYREG_PRT0_BIE
LeftEyeball_Vertical__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LeftEyeball_Vertical__BYP EQU CYREG_PRT0_BYP
LeftEyeball_Vertical__CTL EQU CYREG_PRT0_CTL
LeftEyeball_Vertical__DM0 EQU CYREG_PRT0_DM0
LeftEyeball_Vertical__DM1 EQU CYREG_PRT0_DM1
LeftEyeball_Vertical__DM2 EQU CYREG_PRT0_DM2
LeftEyeball_Vertical__DR EQU CYREG_PRT0_DR
LeftEyeball_Vertical__INP_DIS EQU CYREG_PRT0_INP_DIS
LeftEyeball_Vertical__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LeftEyeball_Vertical__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LeftEyeball_Vertical__LCD_EN EQU CYREG_PRT0_LCD_EN
LeftEyeball_Vertical__MASK EQU 0x80
LeftEyeball_Vertical__PORT EQU 0
LeftEyeball_Vertical__PRT EQU CYREG_PRT0_PRT
LeftEyeball_Vertical__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LeftEyeball_Vertical__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LeftEyeball_Vertical__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LeftEyeball_Vertical__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LeftEyeball_Vertical__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LeftEyeball_Vertical__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LeftEyeball_Vertical__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LeftEyeball_Vertical__PS EQU CYREG_PRT0_PS
LeftEyeball_Vertical__SHIFT EQU 7
LeftEyeball_Vertical__SLW EQU CYREG_PRT0_SLW

/* LeftLip */
LeftLip__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
LeftLip__0__MASK EQU 0x80
LeftLip__0__PC EQU CYREG_PRT1_PC7
LeftLip__0__PORT EQU 1
LeftLip__0__SHIFT EQU 7
LeftLip__AG EQU CYREG_PRT1_AG
LeftLip__AMUX EQU CYREG_PRT1_AMUX
LeftLip__BIE EQU CYREG_PRT1_BIE
LeftLip__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LeftLip__BYP EQU CYREG_PRT1_BYP
LeftLip__CTL EQU CYREG_PRT1_CTL
LeftLip__DM0 EQU CYREG_PRT1_DM0
LeftLip__DM1 EQU CYREG_PRT1_DM1
LeftLip__DM2 EQU CYREG_PRT1_DM2
LeftLip__DR EQU CYREG_PRT1_DR
LeftLip__INP_DIS EQU CYREG_PRT1_INP_DIS
LeftLip__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LeftLip__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LeftLip__LCD_EN EQU CYREG_PRT1_LCD_EN
LeftLip__MASK EQU 0x80
LeftLip__PORT EQU 1
LeftLip__PRT EQU CYREG_PRT1_PRT
LeftLip__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LeftLip__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LeftLip__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LeftLip__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LeftLip__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LeftLip__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LeftLip__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LeftLip__PS EQU CYREG_PRT1_PS
LeftLip__SHIFT EQU 7
LeftLip__SLW EQU CYREG_PRT1_SLW

/* LeftNeck */
LeftNeck__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LeftNeck__0__MASK EQU 0x02
LeftNeck__0__PC EQU CYREG_PRT2_PC1
LeftNeck__0__PORT EQU 2
LeftNeck__0__SHIFT EQU 1
LeftNeck__AG EQU CYREG_PRT2_AG
LeftNeck__AMUX EQU CYREG_PRT2_AMUX
LeftNeck__BIE EQU CYREG_PRT2_BIE
LeftNeck__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LeftNeck__BYP EQU CYREG_PRT2_BYP
LeftNeck__CTL EQU CYREG_PRT2_CTL
LeftNeck__DM0 EQU CYREG_PRT2_DM0
LeftNeck__DM1 EQU CYREG_PRT2_DM1
LeftNeck__DM2 EQU CYREG_PRT2_DM2
LeftNeck__DR EQU CYREG_PRT2_DR
LeftNeck__INP_DIS EQU CYREG_PRT2_INP_DIS
LeftNeck__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LeftNeck__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LeftNeck__LCD_EN EQU CYREG_PRT2_LCD_EN
LeftNeck__MASK EQU 0x02
LeftNeck__PORT EQU 2
LeftNeck__PRT EQU CYREG_PRT2_PRT
LeftNeck__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LeftNeck__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LeftNeck__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LeftNeck__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LeftNeck__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LeftNeck__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LeftNeck__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LeftNeck__PS EQU CYREG_PRT2_PS
LeftNeck__SHIFT EQU 1
LeftNeck__SLW EQU CYREG_PRT2_SLW

/* Left_Eyeball */
Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Left_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Left_Eyeball_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Left_Eyeball_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Left_Eyeball_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Left_Eyeball_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
Left_Eyeball_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Left_Eyeball_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
Left_Eyeball_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Left_Eyeball_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Left_Eyeball_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Left_Eyeball_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Left_Eyeball_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
Left_Eyeball_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Left_Eyeball_PWMUDB_genblk8_stsreg__0__POS EQU 0
Left_Eyeball_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Left_Eyeball_PWMUDB_genblk8_stsreg__1__POS EQU 1
Left_Eyeball_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Left_Eyeball_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Left_Eyeball_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Left_Eyeball_PWMUDB_genblk8_stsreg__2__POS EQU 2
Left_Eyeball_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Left_Eyeball_PWMUDB_genblk8_stsreg__3__POS EQU 3
Left_Eyeball_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Left_Eyeball_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
Left_Eyeball_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Left_Eyeball_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Left_Eyeball_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Left_Eyeball_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
Left_Eyeball_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
Left_Eyeball_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
Left_Eyeball_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Left_Eyeball_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

/* Left_Eyebrow */
Left_Eyebrow_Inner__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Left_Eyebrow_Inner__0__MASK EQU 0x04
Left_Eyebrow_Inner__0__PC EQU CYREG_PRT0_PC2
Left_Eyebrow_Inner__0__PORT EQU 0
Left_Eyebrow_Inner__0__SHIFT EQU 2
Left_Eyebrow_Inner__AG EQU CYREG_PRT0_AG
Left_Eyebrow_Inner__AMUX EQU CYREG_PRT0_AMUX
Left_Eyebrow_Inner__BIE EQU CYREG_PRT0_BIE
Left_Eyebrow_Inner__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Left_Eyebrow_Inner__BYP EQU CYREG_PRT0_BYP
Left_Eyebrow_Inner__CTL EQU CYREG_PRT0_CTL
Left_Eyebrow_Inner__DM0 EQU CYREG_PRT0_DM0
Left_Eyebrow_Inner__DM1 EQU CYREG_PRT0_DM1
Left_Eyebrow_Inner__DM2 EQU CYREG_PRT0_DM2
Left_Eyebrow_Inner__DR EQU CYREG_PRT0_DR
Left_Eyebrow_Inner__INP_DIS EQU CYREG_PRT0_INP_DIS
Left_Eyebrow_Inner__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Left_Eyebrow_Inner__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Left_Eyebrow_Inner__LCD_EN EQU CYREG_PRT0_LCD_EN
Left_Eyebrow_Inner__MASK EQU 0x04
Left_Eyebrow_Inner__PORT EQU 0
Left_Eyebrow_Inner__PRT EQU CYREG_PRT0_PRT
Left_Eyebrow_Inner__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Left_Eyebrow_Inner__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Left_Eyebrow_Inner__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Left_Eyebrow_Inner__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Left_Eyebrow_Inner__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Left_Eyebrow_Inner__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Left_Eyebrow_Inner__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Left_Eyebrow_Inner__PS EQU CYREG_PRT0_PS
Left_Eyebrow_Inner__SHIFT EQU 2
Left_Eyebrow_Inner__SLW EQU CYREG_PRT0_SLW
Left_Eyebrow_Outer__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Left_Eyebrow_Outer__0__MASK EQU 0x08
Left_Eyebrow_Outer__0__PC EQU CYREG_PRT0_PC3
Left_Eyebrow_Outer__0__PORT EQU 0
Left_Eyebrow_Outer__0__SHIFT EQU 3
Left_Eyebrow_Outer__AG EQU CYREG_PRT0_AG
Left_Eyebrow_Outer__AMUX EQU CYREG_PRT0_AMUX
Left_Eyebrow_Outer__BIE EQU CYREG_PRT0_BIE
Left_Eyebrow_Outer__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Left_Eyebrow_Outer__BYP EQU CYREG_PRT0_BYP
Left_Eyebrow_Outer__CTL EQU CYREG_PRT0_CTL
Left_Eyebrow_Outer__DM0 EQU CYREG_PRT0_DM0
Left_Eyebrow_Outer__DM1 EQU CYREG_PRT0_DM1
Left_Eyebrow_Outer__DM2 EQU CYREG_PRT0_DM2
Left_Eyebrow_Outer__DR EQU CYREG_PRT0_DR
Left_Eyebrow_Outer__INP_DIS EQU CYREG_PRT0_INP_DIS
Left_Eyebrow_Outer__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Left_Eyebrow_Outer__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Left_Eyebrow_Outer__LCD_EN EQU CYREG_PRT0_LCD_EN
Left_Eyebrow_Outer__MASK EQU 0x08
Left_Eyebrow_Outer__PORT EQU 0
Left_Eyebrow_Outer__PRT EQU CYREG_PRT0_PRT
Left_Eyebrow_Outer__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Left_Eyebrow_Outer__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Left_Eyebrow_Outer__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Left_Eyebrow_Outer__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Left_Eyebrow_Outer__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Left_Eyebrow_Outer__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Left_Eyebrow_Outer__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Left_Eyebrow_Outer__PS EQU CYREG_PRT0_PS
Left_Eyebrow_Outer__SHIFT EQU 3
Left_Eyebrow_Outer__SLW EQU CYREG_PRT0_SLW
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Left_Eyebrow_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
Left_Eyebrow_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Left_Eyebrow_PWMUDB_genblk8_stsreg__0__POS EQU 0
Left_Eyebrow_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Left_Eyebrow_PWMUDB_genblk8_stsreg__1__POS EQU 1
Left_Eyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Left_Eyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Left_Eyebrow_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Left_Eyebrow_PWMUDB_genblk8_stsreg__2__POS EQU 2
Left_Eyebrow_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Left_Eyebrow_PWMUDB_genblk8_stsreg__3__POS EQU 3
Left_Eyebrow_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Left_Eyebrow_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
Left_Eyebrow_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Left_Eyebrow_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Left_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Left_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
Left_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
Left_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Left_Eyebrow_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

/* Lips */
Lips_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Lips_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Lips_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Lips_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Lips_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Lips_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Lips_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Lips_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Lips_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Lips_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Lips_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Lips_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Lips_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Lips_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Lips_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Lips_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Lips_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Lips_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Lips_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Lips_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
Lips_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Lips_PWMUDB_genblk8_stsreg__0__POS EQU 0
Lips_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Lips_PWMUDB_genblk8_stsreg__1__POS EQU 1
Lips_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Lips_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
Lips_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Lips_PWMUDB_genblk8_stsreg__2__POS EQU 2
Lips_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Lips_PWMUDB_genblk8_stsreg__3__POS EQU 3
Lips_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Lips_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
Lips_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Lips_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Lips_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Lips_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
Lips_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
Lips_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
Lips_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Lips_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Lips_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Lips_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Lips_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Lips_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Lips_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Lips_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Lips_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
Lips_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
Lips_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Lips_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
Lips_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
Lips_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Lips_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Lips_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
Lips_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
Lips_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Lips_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Lips_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Lips_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Lips_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Lips_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Lips_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Lips_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Lips_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
Lips_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
Lips_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Lips_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
Lips_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
Lips_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Lips_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Lips_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
Lips_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
Lips_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Lips_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL

/* Neck */
Neck_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Neck_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Neck_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Neck_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Neck_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Neck_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Neck_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Neck_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Neck_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Neck_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Neck_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Neck_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Neck_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
Neck_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Neck_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
Neck_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Neck_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Neck_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Neck_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Neck_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
Neck_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Neck_PWMUDB_genblk8_stsreg__0__POS EQU 0
Neck_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Neck_PWMUDB_genblk8_stsreg__1__POS EQU 1
Neck_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Neck_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
Neck_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Neck_PWMUDB_genblk8_stsreg__2__POS EQU 2
Neck_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Neck_PWMUDB_genblk8_stsreg__3__POS EQU 3
Neck_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Neck_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
Neck_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Neck_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Neck_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Neck_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
Neck_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
Neck_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Neck_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Neck_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Neck_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
Neck_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
Neck_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Neck_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
Neck_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
Neck_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Neck_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Neck_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
Neck_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
Neck_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Neck_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Neck_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Neck_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Neck_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Neck_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Neck_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Neck_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Neck_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
Neck_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
Neck_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Neck_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
Neck_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
Neck_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Neck_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Neck_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
Neck_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
Neck_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Neck_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

/* RightEyeball_Horizontal */
RightEyeball_Horizontal__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
RightEyeball_Horizontal__0__MASK EQU 0x10
RightEyeball_Horizontal__0__PC EQU CYREG_PRT0_PC4
RightEyeball_Horizontal__0__PORT EQU 0
RightEyeball_Horizontal__0__SHIFT EQU 4
RightEyeball_Horizontal__AG EQU CYREG_PRT0_AG
RightEyeball_Horizontal__AMUX EQU CYREG_PRT0_AMUX
RightEyeball_Horizontal__BIE EQU CYREG_PRT0_BIE
RightEyeball_Horizontal__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RightEyeball_Horizontal__BYP EQU CYREG_PRT0_BYP
RightEyeball_Horizontal__CTL EQU CYREG_PRT0_CTL
RightEyeball_Horizontal__DM0 EQU CYREG_PRT0_DM0
RightEyeball_Horizontal__DM1 EQU CYREG_PRT0_DM1
RightEyeball_Horizontal__DM2 EQU CYREG_PRT0_DM2
RightEyeball_Horizontal__DR EQU CYREG_PRT0_DR
RightEyeball_Horizontal__INP_DIS EQU CYREG_PRT0_INP_DIS
RightEyeball_Horizontal__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RightEyeball_Horizontal__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RightEyeball_Horizontal__LCD_EN EQU CYREG_PRT0_LCD_EN
RightEyeball_Horizontal__MASK EQU 0x10
RightEyeball_Horizontal__PORT EQU 0
RightEyeball_Horizontal__PRT EQU CYREG_PRT0_PRT
RightEyeball_Horizontal__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RightEyeball_Horizontal__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RightEyeball_Horizontal__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RightEyeball_Horizontal__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RightEyeball_Horizontal__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RightEyeball_Horizontal__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RightEyeball_Horizontal__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RightEyeball_Horizontal__PS EQU CYREG_PRT0_PS
RightEyeball_Horizontal__SHIFT EQU 4
RightEyeball_Horizontal__SLW EQU CYREG_PRT0_SLW

/* RightEyeball_Vertical */
RightEyeball_Vertical__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
RightEyeball_Vertical__0__MASK EQU 0x40
RightEyeball_Vertical__0__PC EQU CYREG_PRT0_PC6
RightEyeball_Vertical__0__PORT EQU 0
RightEyeball_Vertical__0__SHIFT EQU 6
RightEyeball_Vertical__AG EQU CYREG_PRT0_AG
RightEyeball_Vertical__AMUX EQU CYREG_PRT0_AMUX
RightEyeball_Vertical__BIE EQU CYREG_PRT0_BIE
RightEyeball_Vertical__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RightEyeball_Vertical__BYP EQU CYREG_PRT0_BYP
RightEyeball_Vertical__CTL EQU CYREG_PRT0_CTL
RightEyeball_Vertical__DM0 EQU CYREG_PRT0_DM0
RightEyeball_Vertical__DM1 EQU CYREG_PRT0_DM1
RightEyeball_Vertical__DM2 EQU CYREG_PRT0_DM2
RightEyeball_Vertical__DR EQU CYREG_PRT0_DR
RightEyeball_Vertical__INP_DIS EQU CYREG_PRT0_INP_DIS
RightEyeball_Vertical__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RightEyeball_Vertical__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RightEyeball_Vertical__LCD_EN EQU CYREG_PRT0_LCD_EN
RightEyeball_Vertical__MASK EQU 0x40
RightEyeball_Vertical__PORT EQU 0
RightEyeball_Vertical__PRT EQU CYREG_PRT0_PRT
RightEyeball_Vertical__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RightEyeball_Vertical__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RightEyeball_Vertical__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RightEyeball_Vertical__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RightEyeball_Vertical__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RightEyeball_Vertical__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RightEyeball_Vertical__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RightEyeball_Vertical__PS EQU CYREG_PRT0_PS
RightEyeball_Vertical__SHIFT EQU 6
RightEyeball_Vertical__SLW EQU CYREG_PRT0_SLW

/* RightLip */
RightLip__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
RightLip__0__MASK EQU 0x40
RightLip__0__PC EQU CYREG_PRT1_PC6
RightLip__0__PORT EQU 1
RightLip__0__SHIFT EQU 6
RightLip__AG EQU CYREG_PRT1_AG
RightLip__AMUX EQU CYREG_PRT1_AMUX
RightLip__BIE EQU CYREG_PRT1_BIE
RightLip__BIT_MASK EQU CYREG_PRT1_BIT_MASK
RightLip__BYP EQU CYREG_PRT1_BYP
RightLip__CTL EQU CYREG_PRT1_CTL
RightLip__DM0 EQU CYREG_PRT1_DM0
RightLip__DM1 EQU CYREG_PRT1_DM1
RightLip__DM2 EQU CYREG_PRT1_DM2
RightLip__DR EQU CYREG_PRT1_DR
RightLip__INP_DIS EQU CYREG_PRT1_INP_DIS
RightLip__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
RightLip__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
RightLip__LCD_EN EQU CYREG_PRT1_LCD_EN
RightLip__MASK EQU 0x40
RightLip__PORT EQU 1
RightLip__PRT EQU CYREG_PRT1_PRT
RightLip__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
RightLip__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
RightLip__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
RightLip__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
RightLip__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
RightLip__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
RightLip__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
RightLip__PS EQU CYREG_PRT1_PS
RightLip__SHIFT EQU 6
RightLip__SLW EQU CYREG_PRT1_SLW

/* RightNeck */
RightNeck__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
RightNeck__0__MASK EQU 0x04
RightNeck__0__PC EQU CYREG_PRT2_PC2
RightNeck__0__PORT EQU 2
RightNeck__0__SHIFT EQU 2
RightNeck__AG EQU CYREG_PRT2_AG
RightNeck__AMUX EQU CYREG_PRT2_AMUX
RightNeck__BIE EQU CYREG_PRT2_BIE
RightNeck__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RightNeck__BYP EQU CYREG_PRT2_BYP
RightNeck__CTL EQU CYREG_PRT2_CTL
RightNeck__DM0 EQU CYREG_PRT2_DM0
RightNeck__DM1 EQU CYREG_PRT2_DM1
RightNeck__DM2 EQU CYREG_PRT2_DM2
RightNeck__DR EQU CYREG_PRT2_DR
RightNeck__INP_DIS EQU CYREG_PRT2_INP_DIS
RightNeck__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RightNeck__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RightNeck__LCD_EN EQU CYREG_PRT2_LCD_EN
RightNeck__MASK EQU 0x04
RightNeck__PORT EQU 2
RightNeck__PRT EQU CYREG_PRT2_PRT
RightNeck__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RightNeck__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RightNeck__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RightNeck__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RightNeck__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RightNeck__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RightNeck__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RightNeck__PS EQU CYREG_PRT2_PS
RightNeck__SHIFT EQU 2
RightNeck__SLW EQU CYREG_PRT2_SLW

/* Right_Eyeball */
Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Right_Eyeball_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Right_Eyeball_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Right_Eyeball_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Right_Eyeball_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Right_Eyeball_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Right_Eyeball_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Right_Eyeball_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Right_Eyeball_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Right_Eyeball_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Right_Eyeball_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Right_Eyeball_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Right_Eyeball_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
Right_Eyeball_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Right_Eyeball_PWMUDB_genblk8_stsreg__0__POS EQU 0
Right_Eyeball_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Right_Eyeball_PWMUDB_genblk8_stsreg__1__POS EQU 1
Right_Eyeball_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Right_Eyeball_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Right_Eyeball_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Right_Eyeball_PWMUDB_genblk8_stsreg__2__POS EQU 2
Right_Eyeball_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Right_Eyeball_PWMUDB_genblk8_stsreg__3__POS EQU 3
Right_Eyeball_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Right_Eyeball_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
Right_Eyeball_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Right_Eyeball_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Right_Eyeball_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Right_Eyeball_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
Right_Eyeball_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
Right_Eyeball_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Right_Eyeball_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Right_Eyeball_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

/* Right_Eyebrow */
Right_Eyebrow_Inner__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Right_Eyebrow_Inner__0__MASK EQU 0x01
Right_Eyebrow_Inner__0__PC EQU CYREG_PRT0_PC0
Right_Eyebrow_Inner__0__PORT EQU 0
Right_Eyebrow_Inner__0__SHIFT EQU 0
Right_Eyebrow_Inner__AG EQU CYREG_PRT0_AG
Right_Eyebrow_Inner__AMUX EQU CYREG_PRT0_AMUX
Right_Eyebrow_Inner__BIE EQU CYREG_PRT0_BIE
Right_Eyebrow_Inner__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Right_Eyebrow_Inner__BYP EQU CYREG_PRT0_BYP
Right_Eyebrow_Inner__CTL EQU CYREG_PRT0_CTL
Right_Eyebrow_Inner__DM0 EQU CYREG_PRT0_DM0
Right_Eyebrow_Inner__DM1 EQU CYREG_PRT0_DM1
Right_Eyebrow_Inner__DM2 EQU CYREG_PRT0_DM2
Right_Eyebrow_Inner__DR EQU CYREG_PRT0_DR
Right_Eyebrow_Inner__INP_DIS EQU CYREG_PRT0_INP_DIS
Right_Eyebrow_Inner__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Right_Eyebrow_Inner__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Right_Eyebrow_Inner__LCD_EN EQU CYREG_PRT0_LCD_EN
Right_Eyebrow_Inner__MASK EQU 0x01
Right_Eyebrow_Inner__PORT EQU 0
Right_Eyebrow_Inner__PRT EQU CYREG_PRT0_PRT
Right_Eyebrow_Inner__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Right_Eyebrow_Inner__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Right_Eyebrow_Inner__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Right_Eyebrow_Inner__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Right_Eyebrow_Inner__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Right_Eyebrow_Inner__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Right_Eyebrow_Inner__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Right_Eyebrow_Inner__PS EQU CYREG_PRT0_PS
Right_Eyebrow_Inner__SHIFT EQU 0
Right_Eyebrow_Inner__SLW EQU CYREG_PRT0_SLW
Right_Eyebrow_Outer__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Right_Eyebrow_Outer__0__MASK EQU 0x02
Right_Eyebrow_Outer__0__PC EQU CYREG_PRT0_PC1
Right_Eyebrow_Outer__0__PORT EQU 0
Right_Eyebrow_Outer__0__SHIFT EQU 1
Right_Eyebrow_Outer__AG EQU CYREG_PRT0_AG
Right_Eyebrow_Outer__AMUX EQU CYREG_PRT0_AMUX
Right_Eyebrow_Outer__BIE EQU CYREG_PRT0_BIE
Right_Eyebrow_Outer__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Right_Eyebrow_Outer__BYP EQU CYREG_PRT0_BYP
Right_Eyebrow_Outer__CTL EQU CYREG_PRT0_CTL
Right_Eyebrow_Outer__DM0 EQU CYREG_PRT0_DM0
Right_Eyebrow_Outer__DM1 EQU CYREG_PRT0_DM1
Right_Eyebrow_Outer__DM2 EQU CYREG_PRT0_DM2
Right_Eyebrow_Outer__DR EQU CYREG_PRT0_DR
Right_Eyebrow_Outer__INP_DIS EQU CYREG_PRT0_INP_DIS
Right_Eyebrow_Outer__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Right_Eyebrow_Outer__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Right_Eyebrow_Outer__LCD_EN EQU CYREG_PRT0_LCD_EN
Right_Eyebrow_Outer__MASK EQU 0x02
Right_Eyebrow_Outer__PORT EQU 0
Right_Eyebrow_Outer__PRT EQU CYREG_PRT0_PRT
Right_Eyebrow_Outer__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Right_Eyebrow_Outer__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Right_Eyebrow_Outer__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Right_Eyebrow_Outer__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Right_Eyebrow_Outer__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Right_Eyebrow_Outer__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Right_Eyebrow_Outer__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Right_Eyebrow_Outer__PS EQU CYREG_PRT0_PS
Right_Eyebrow_Outer__SHIFT EQU 1
Right_Eyebrow_Outer__SLW EQU CYREG_PRT0_SLW
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Right_Eyebrow_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
Right_Eyebrow_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Right_Eyebrow_PWMUDB_genblk8_stsreg__0__POS EQU 0
Right_Eyebrow_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
Right_Eyebrow_PWMUDB_genblk8_stsreg__1__POS EQU 1
Right_Eyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Right_Eyebrow_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Right_Eyebrow_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Right_Eyebrow_PWMUDB_genblk8_stsreg__2__POS EQU 2
Right_Eyebrow_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Right_Eyebrow_PWMUDB_genblk8_stsreg__3__POS EQU 3
Right_Eyebrow_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
Right_Eyebrow_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
Right_Eyebrow_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Right_Eyebrow_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Right_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Right_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
Right_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
Right_Eyebrow_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Right_Eyebrow_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
