TraceInfo({"top.inner.input":Struct((name:"rhdl_fpga::core::ram::asynchronous::In<rhdl_bits::bits_impl::Bits<8>,rhdl_core::types::domain::Red,rhdl_core::types::domain::Green>",fields:[(name:"write",ty:Signal(Struct((name:"rhdl_fpga::core::ram::asynchronous::WriteI<rhdl_bits::bits_impl::Bits<8>>",fields:[(name:"addr",ty:Bits(4)),(name:"data",ty:Bits(8)),(name:"enable",ty:Bits(1)),(name:"clock",ty:Clock)])),Red)),(name:"read",ty:Signal(Struct((name:"rhdl_fpga::core::ram::asynchronous::ReadI",fields:[(name:"addr",ty:Bits(4)),(name:"clock",ty:Clock)])),Green))])),"top.inner.output":Bits(8),"top.input":Struct((name:"rhdl_fpga::core::ram::option_async::In<rhdl_bits::bits_impl::Bits<8>,rhdl_core::types::domain::Red,rhdl_core::types::domain::Green>",fields:[(name:"write",ty:Signal(Struct((name:"rhdl_fpga::core::ram::option_async::WriteI<rhdl_bits::bits_impl::Bits<8>>",fields:[(name:"clock",ty:Clock),(name:"data",ty:Enum((name:"Option::<(rhdl_bits::bits_impl::Bits<4>, rhdl_bits::bits_impl::Bits<8>)>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Tuple((elements:[Bits(4),Bits(8)]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))))])),Red)),(name:"read",ty:Signal(Struct((name:"rhdl_fpga::core::ram::asynchronous::ReadI",fields:[(name:"addr",ty:Bits(4)),(name:"clock",ty:Clock)])),Green))])),"top.outputs":Signal(Bits(8),Green)})