Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec  1 16:59:43 2025
| Host         : CS152B-08 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |    78 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            8 |
|      8 |            3 |
|     12 |            1 |
|     14 |            1 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            6 |
| Yes          | No                    | No                     |              24 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             310 |           64 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------+----------------------------------------------+------------------+----------------+
|  Clock Signal  |                 Enable Signal                |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------------+----------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | uart_inst/p_0_in[4]                          |                                              |                1 |              2 |
|  clk_IBUF_BUFG | uart_inst/p_0_in[6]                          |                                              |                1 |              2 |
|  clk_IBUF_BUFG | uart_inst/p_0_in[1]                          |                                              |                1 |              2 |
|  clk_IBUF_BUFG | uart_inst/p_0_in[7]                          |                                              |                1 |              2 |
|  clk_IBUF_BUFG | uart_inst/p_0_in[0]                          |                                              |                1 |              2 |
|  clk_IBUF_BUFG | uart_inst/p_0_in[2]                          |                                              |                1 |              2 |
|  clk_IBUF_BUFG | uart_inst/p_0_in[3]                          |                                              |                1 |              2 |
|  clk_IBUF_BUFG | uart_inst/p_0_in[5]                          |                                              |                1 |              2 |
|  clk_IBUF_BUFG | ml_core/output_iter[3]_i_2_n_0               | ml_core/output_iter[3]_i_1_n_0               |                2 |              8 |
|  clk_IBUF_BUFG | ml_core/FSM_sequential_state[3]_i_1_n_0      | reset_IBUF                                   |                2 |              8 |
|  clk_IBUF_BUFG | uart_inst/bit_tick_counter[3]_i_1_n_0        |                                              |                2 |              8 |
|  clk_IBUF_BUFG | uart_inst/clock_counter[5]_i_2_n_0           | uart_inst/clock_counter                      |                2 |             12 |
|  clk_IBUF_BUFG | ml_core/hid_addr[6]_i_1_n_0                  | reset_IBUF                                   |                4 |             14 |
|  clk_IBUF_BUFG |                                              | reset_IBUF                                   |                6 |             16 |
|  clk_IBUF_BUFG | ml_core/hid_wdata[7]_i_2_n_0                 | ml_core/gen_dsp[51].u_dsp/hid_wdata_reg[0]_0 |                3 |             16 |
|  clk_IBUF_BUFG | ml_core/predicted_digit[3]_i_1_n_0           | reset_IBUF                                   |                3 |             16 |
|  clk_IBUF_BUFG | uart_inst/data[7]_i_1_n_0                    | reset_IBUF                                   |                1 |             16 |
|  clk_IBUF_BUFG | ml_core/img_addr[9]_i_1_n_0                  | reset_IBUF                                   |                3 |             20 |
|  clk_IBUF_BUFG | ml_core/pixel_iter[9]_i_2_n_0                | ml_core/pixel_iter[9]_i_1_n_0                |                7 |             20 |
|  clk_IBUF_BUFG | uart_inst/uart_valid                         | uart_inst/SR[0]                              |                3 |             20 |
|  clk_IBUF_BUFG | ml_core/neuron_iter[6]_i_2_n_0               | ml_core/neuron_iter[6]_i_1_n_0               |                9 |             30 |
|  clk_IBUF_BUFG |                                              |                                              |               12 |             44 |
|  clk_IBUF_BUFG | ml_core/dsp_pixel_in                         | reset_IBUF                                   |               16 |             64 |
|  clk_IBUF_BUFG | ml_core/gen_dsp[3].u_dsp/max_logit_reg[31]_0 | ml_core/gen_dsp[3].u_dsp/max_index_reg[0]    |                9 |             66 |
+----------------+----------------------------------------------+----------------------------------------------+------------------+----------------+


