// Seed: 4233192461
module module_0 (
    output logic id_1,
    input id_2,
    output logic id_3,
    input id_4,
    input id_5,
    output id_6,
    output logic id_7,
    output logic id_8,
    input logic id_9,
    output logic id_10,
    output id_11
);
  logic id_12;
  assign id_11.id_10 = 1;
  logic id_13;
  assign id_9 = 1 != id_1;
  type_22(
      id_12
  );
endmodule
