{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 2421, "design__instance__area": 73541.4, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 3, "power__internal__total": 0.13739214837551117, "power__switching__total": 0.09634039551019669, "power__leakage__total": 7.643620847375132e-07, "power__total": 0.23373331129550934, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.2990876242436744, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.2969490015708546, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5974978458897156, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.1464777229858027, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.597498, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 3.216631, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 3, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.3345907812184454, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.3313817924973124, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.4883742437576876, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.213510548617833, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -321.0819363489138, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.213510548617833, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.331398, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 146, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.213511, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 146, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 3, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.28294814514478916, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.2812985202169953, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.27379954634065484, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.376938046999961, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.2738, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.712394, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 7, "design__max_fanout_violation__count": 1, "design__max_cap_violation__count": 5, "clock__skew__worst_hold": -0.28030026315617096, "clock__skew__worst_setup": 0.2787837539727944, "timing__hold__ws": 0.27118041912918767, "timing__setup__ws": -4.591463339491001, "timing__hold__tns": 0, "timing__setup__tns": -355.6776094321886, "timing__hold__wns": 0, "timing__setup__wns": -4.591463339491001, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.27118, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 439, "timing__setup_r2r__ws": -4.591464, "timing__setup_r2r_vio__count": 439, "design__die__bbox": "0.0 0.0 337.815 355.735", "design__core__bbox": "6.72 15.68 330.96 337.12", "design__io": 106, "design__die__area": 120173, "design__core__area": 104224, "design__instance__count__stdcell": 3257, "design__instance__area__stdcell": 77211.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.740827, "design__instance__utilization__stdcell": 0.740827, "design__rows": 82, "design__rows:GF018hv5v_mcu_sc7": 82, "design__sites": 47478, "design__sites:GF018hv5v_mcu_sc7": 47478, "design__instance__count__class:buffer": 190, "design__instance__area__class:buffer": 4667, "design__instance__count__class:inverter": 139, "design__instance__area__class:inverter": 1545.42, "design__instance__count__class:sequential_cell": 280, "design__instance__area__class:sequential_cell": 18207, "design__instance__count__class:multi_input_combinational_cell": 1415, "design__instance__area__class:multi_input_combinational_cell": 35911.3, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 19895634, "design__instance__count__class:timing_repair_buffer": 278, "design__instance__area__class:timing_repair_buffer": 7784.18, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 109746, "design__violations": 0, "design__instance__count__class:clock_buffer": 87, "design__instance__area__class:clock_buffer": 4794.32, "design__instance__count__class:clock_inverter": 32, "design__instance__area__class:clock_inverter": 632.218, "design__instance__count__setup_buffer": 131, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 2429, "route__net__special": 2, "route__drc_errors__iter:0": 785, "route__wirelength__iter:0": 119084, "route__drc_errors__iter:1": 181, "route__wirelength__iter:1": 117542, "route__drc_errors__iter:2": 185, "route__wirelength__iter:2": 117226, "route__drc_errors__iter:3": 33, "route__wirelength__iter:3": 117145, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 117140, "route__drc_errors": 0, "route__wirelength": 117140, "route__vias": 16709, "route__vias__singlecut": 16709, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 587.66, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 53, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 53, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 53, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 3, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.2951738659265772, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.29319511537382487, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5934732873116271, "timing__setup__ws__corner:min_tt_025C_5v00": 2.3115980894837564, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.593473, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.293315, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 53, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 3, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.32788925280767084, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.3248912064671825, "timing__hold__ws__corner:min_ss_125C_4v50": 0.5154412598189515, "timing__setup__ws__corner:min_ss_125C_4v50": -3.8993342991533773, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -293.8310300460776, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.8993342991533773, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.324472, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 146, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.899334, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 146, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 53, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 3, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.28030026315617096, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.2787837539727944, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.27118041912918767, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.480286490839161, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.27118, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.834901, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 53, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 4, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.30372347163640995, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.3014420742785854, "timing__hold__ws__corner:max_tt_025C_5v00": 0.602348743488403, "timing__setup__ws__corner:max_tt_025C_5v00": 1.9521691482557453, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.602349, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.279807, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 53, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 7, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 5, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.342342580640219, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.3389597309885126, "timing__hold__ws__corner:max_ss_125C_4v50": 0.45585669862517747, "timing__setup__ws__corner:max_ss_125C_4v50": -4.591463339491001, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -355.6776094321886, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.591463339491001, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.339745, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 147, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.591464, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 147, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 53, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 4, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.28599870503582747, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.2842209603673684, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.27695657662276585, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.255772299468458, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.276957, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.55553, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 53, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 53, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99576, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99842, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00424469, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00916643, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00250469, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00916643, "design_powergrid__voltage__worst": 0.00916643, "design_powergrid__voltage__worst__net:VDD": 4.99576, "design_powergrid__drop__worst": 0.00916643, "design_powergrid__drop__worst__net:VDD": 0.00424469, "design_powergrid__voltage__worst__net:VSS": 0.00916643, "design_powergrid__drop__worst__net:VSS": 0.00916643, "ir__voltage__worst": 5, "ir__drop__avg": 0.00158, "ir__drop__worst": 0.00424, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}