Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_2port_tb_behav xil_defaultlib.ram_2port_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'i_wr_data' [/home/jzmoolman/src/_-languages/Getting started with FPGAs/src/verilog/ram_2port_tb.sv:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'o_rd_data' [/home/jzmoolman/src/_-languages/Getting started with FPGAs/src/verilog/ram_2port_tb.sv:27]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/jzmoolman/src/_-languages/Getting started with FPGAs/src/test_project/test_project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jzmoolman/src/_-languages/Getting started with FPGAs/src/test_project/test_project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram_2port
Compiling module xil_defaultlib.ram_2port_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ram_2port_tb_behav
