###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        17512   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        12917   # Number of read row buffer hits
num_read_cmds                  =        17512   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4598   # Number of ACT commands
num_pre_cmds                   =         4591   # Number of PRE commands
num_ondemand_pres              =          818   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2807112   # Cyles of rank active rank.0
rank_active_cycles.1           =      2123525   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7192888   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7876475   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        15963   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          206   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           20   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           16   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           14   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            8   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            7   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            5   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            8   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            7   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1258   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6131   # Read request latency (cycles)
read_latency[40-59]            =         4009   # Read request latency (cycles)
read_latency[60-79]            =         1415   # Read request latency (cycles)
read_latency[80-99]            =          541   # Read request latency (cycles)
read_latency[100-119]          =          494   # Read request latency (cycles)
read_latency[120-139]          =          363   # Read request latency (cycles)
read_latency[140-159]          =          315   # Read request latency (cycles)
read_latency[160-179]          =          318   # Read request latency (cycles)
read_latency[180-199]          =          245   # Read request latency (cycles)
read_latency[200-]             =         3681   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.06084e+07   # Read energy
act_energy                     =  1.25801e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.45259e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.78071e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.75164e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.32508e+09   # Active standby energy rank.1
average_read_latency           =       152.54   # Average read request latency (cycles)
average_interarrival           =       570.81   # Average request interarrival latency (cycles)
total_energy                   =  1.10978e+10   # Total energy (pJ)
average_power                  =      1109.78   # Average power (mW)
average_bandwidth              =     0.149436   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        14990   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        11275   # Number of read row buffer hits
num_read_cmds                  =        14990   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         3719   # Number of ACT commands
num_pre_cmds                   =         3714   # Number of PRE commands
num_ondemand_pres              =           78   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2372222   # Cyles of rank active rank.0
rank_active_cycles.1           =      2419498   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7627778   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7580502   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        13370   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          257   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           68   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           19   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           15   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            8   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            8   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            2   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            8   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            7   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1228   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6143   # Read request latency (cycles)
read_latency[40-59]            =         4167   # Read request latency (cycles)
read_latency[60-79]            =         1117   # Read request latency (cycles)
read_latency[80-99]            =          573   # Read request latency (cycles)
read_latency[100-119]          =          462   # Read request latency (cycles)
read_latency[120-139]          =          387   # Read request latency (cycles)
read_latency[140-159]          =          314   # Read request latency (cycles)
read_latency[160-179]          =          266   # Read request latency (cycles)
read_latency[180-199]          =          196   # Read request latency (cycles)
read_latency[200-]             =         1365   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  6.04397e+07   # Read energy
act_energy                     =  1.01752e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.66133e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.63864e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.48027e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.50977e+09   # Active standby energy rank.1
average_read_latency           =      81.2399   # Average read request latency (cycles)
average_interarrival           =      666.846   # Average request interarrival latency (cycles)
total_energy                   =  1.10653e+10   # Total energy (pJ)
average_power                  =      1106.53   # Average power (mW)
average_bandwidth              =     0.127915   # Average bandwidth
