"""Compute-only forms: 2a, 2a_short, 2b, 2c, 6a_mem, 6b_shiftimm.

Each handler executes one decoded instruction and returns the successor
states. FORMS maps form names to handlers; sharc_core.forms merges the
family tables.
"""

from __future__ import annotations

from collections.abc import Mapping
from typing import List

from sharc_disasm import Instruction

from .encoding import (
    _field,
)
from .values import (
    Const,
    _add,
    _multiply,
)
from .state import (
    State,
    _copy,
    _event,
    _render,
    _stop,
    _ureg,
)
from .memory import (
    _access_modifier_scale,
    _dm_write,
    _load_normal_ureg,
)
from .compute import (
    _apply_compute,
    _apply_compute_simd,
    _compute,
    _compute_simd,
    _shift_immediate,
)
from .sequencer import (
    _advance,
    _predicate,
)


def _type_6b_shiftimm(
    state: State, insn: Instruction, f: Mapping[str, int], name: str
) -> List[State]:
    """6b_shiftimm."""
    if _field(f, "cond") != 0x1F:
        return [_stop(state, insn, "unsupported Type6b predicate")]
    try:
        result = _shift_immediate(f, dict(state.uregs), state.special)
    except ValueError as error:
        return [_stop(state, insn, str(error))]
    _apply_compute(state, insn, result)
    return _advance(state, insn)


def _type_6a_mem(
    state: State, insn: Instruction, f: Mapping[str, int], name: str
) -> List[State]:
    """6a_mem."""
    # PRM Type 6a performs a ShiftImm and a normal-word memory transfer
    # in parallel, then post-modifies the selected I register by M.
    if _field(f, "cond") != 0x1F:
        return [_stop(state, insn, "unsupported Type6a predicate")]
    old = dict(state.uregs)
    try:
        result = _shift_immediate(f, old, state.special)
    except ValueError as error:
        return [_stop(state, insn, str(error))]
    bank = 8 if _field(f, "g") else 0
    index, modifier = _field(f, "i") + bank, _field(f, "m") + bank
    iv, mv = _ureg(old, 16 + index), _ureg(old, 32 + modifier)
    scale = _access_modifier_scale("normal-word", state.assume_nw32)
    scaled_mv = _multiply(mv, Const(scale), "M%d * %d" % (modifier, scale))
    space = "PM" if bank else "DM"
    dreg = _field(f, "dreg")
    if _field(f, "d"):
        value = _ureg(old, dreg)
        _event(
            state,
            insn,
            "store",
            space=space,
            dreg="R%d" % dreg,
            value=value,
            address=iv,
            expression=_render(iv),
            concrete_write=_dm_write(state, iv, 4, value) if space == "DM" else False,
            addressing_mode="post-modify",
            access_width="normal-word",
        )
    else:
        loaded = _load_normal_ureg(state, space, iv, dreg)
        _event(
            state,
            insn,
            "load",
            space=space,
            dreg="R%d" % dreg,
            address=iv,
            expression=_render(iv),
            concrete_value=loaded,
            addressing_mode="post-modify",
            access_width="normal-word",
        )
    state.uregs[16 + index] = _add(
        iv, scaled_mv, "I%d + M%d * %d" % (index, modifier, scale)
    )
    _apply_compute(state, insn, result)
    return _advance(state, insn)


def _type_2c(
    state: State, insn: Instruction, f: Mapping[str, int], name: str
) -> List[State]:
    """2c."""
    # Unconditional (no cond field): a SIMD-active MODE1 duplicates
    # this onto PEy's S register file too (PRM p.101, p.3-39).
    try:
        compute_x, compute_y = _compute_simd(state, f, True, dict(state.uregs))
    except ValueError as error:
        return [_stop(state, insn, str(error))]
    if compute_x is None:
        return [_stop(state, insn, "empty short compute")]
    _apply_compute_simd(state, insn, compute_x, compute_y)
    return _advance(state, insn)


def _type_2a_short(
    state: State, insn: Instruction, f: Mapping[str, int], name: str
) -> List[State]:
    """2a_short, 2b."""
    # Both are 32-bit unconditional full-compute forms with no
    # condition field (Type2b: PRM prefix 0xc0, decode_table.json
    # "prm figure (overrides PGR; firmware-confirmed)"): always execute.
    # A SIMD-active MODE1 duplicates this onto PEy too (PRM p.101).
    try:
        compute_x, compute_y = _compute_simd(
            state,
            f,
            False,
            dict(state.uregs),
            state.special,
            approx_recips=state.approx_recips,
        )
    except ValueError as error:
        return [_stop(state, insn, str(error))]
    if compute_x is None:
        return [_stop(state, insn, "empty full compute")]
    _apply_compute_simd(state, insn, compute_x, compute_y)
    return _advance(state, insn)


def _type_2a(
    state: State, insn: Instruction, f: Mapping[str, int], name: str
) -> List[State]:
    """2a."""
    # Type 2a conditionally executes a full compute.  Decode against the
    # pre-instruction register file before either predicate assumption mutates it.
    try:
        compute = _compute(
            f,
            False,
            dict(state.uregs),
            state.special,
            approx_recips=state.approx_recips,
        )
    except ValueError as error:
        return [_stop(state, insn, str(error))]
    if compute is None:
        return [_stop(state, insn, "empty full compute")]
    cond = _field(f, "cond")
    predicate = _predicate(state, cond)
    if predicate is True:
        _apply_compute(state, insn, compute)
        state.trace[-1].update(condition=cond, predicate_assumption=True)
        return _advance(state, insn)
    if predicate is False:
        _event(
            state,
            insn,
            "compute-skipped",
            condition=cond,
            predicate_assumption=False,
        )
        return _advance(state, insn)
    executed, skipped = _copy(state), _copy(state)
    _apply_compute(executed, insn, compute)
    executed.trace[-1].update(condition=cond, predicate_assumption=True)
    _event(
        skipped,
        insn,
        "compute-skipped",
        condition=cond,
        predicate_assumption=False,
    )
    return _advance(executed, insn) + _advance(skipped, insn)


FORMS = {
    "6b_shiftimm": _type_6b_shiftimm,
    "6a_mem": _type_6a_mem,
    "2c": _type_2c,
    "2a_short": _type_2a_short,
    "2b": _type_2a_short,
    "2a": _type_2a,
}
