module srlatch(input s, input r,output reg q );
always @(*)
begin 
if(s)
q = 1'b1;
else if(r)
q = 1'b0;
end
endmodule

