-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
-- Date        : Wed Apr 21 16:40:36 2021
-- Host        : Chaim running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/School/Project/new_repo/Vivado/cnn_step_a/cnn_step_a.srcs/sources_1/bd/design_1/ip/design_1_cnn_fc_i50_o10_0_0/design_1_cnn_fc_i50_o10_0_0_sim_netlist.vhdl
-- Design      : design_1_cnn_fc_i50_o10_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    weight_0_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_assign_reg_132_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[0]\ : out STD_LOGIC;
    \rdata_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rdata_reg[4]\ : out STD_LOGIC;
    \rdata_reg[5]\ : out STD_LOGIC;
    \rdata_reg[6]\ : out STD_LOGIC;
    \rdata_reg[8]\ : out STD_LOGIC;
    \rdata_reg[9]\ : out STD_LOGIC;
    \rdata_reg[10]\ : out STD_LOGIC;
    \rdata_reg[11]\ : out STD_LOGIC;
    \rdata_reg[12]\ : out STD_LOGIC;
    \rdata_reg[13]\ : out STD_LOGIC;
    \rdata_reg[14]\ : out STD_LOGIC;
    \rdata_reg[15]\ : out STD_LOGIC;
    \rdata_reg[16]\ : out STD_LOGIC;
    \rdata_reg[17]\ : out STD_LOGIC;
    \rdata_reg[18]\ : out STD_LOGIC;
    \rdata_reg[19]\ : out STD_LOGIC;
    \rdata_reg[20]\ : out STD_LOGIC;
    \rdata_reg[21]\ : out STD_LOGIC;
    \rdata_reg[22]\ : out STD_LOGIC;
    \rdata_reg[23]\ : out STD_LOGIC;
    \rdata_reg[24]\ : out STD_LOGIC;
    \rdata_reg[25]\ : out STD_LOGIC;
    \rdata_reg[26]\ : out STD_LOGIC;
    \rdata_reg[27]\ : out STD_LOGIC;
    \rdata_reg[28]\ : out STD_LOGIC;
    \rdata_reg[29]\ : out STD_LOGIC;
    \rdata_reg[30]\ : out STD_LOGIC;
    \rdata_reg[31]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_i_3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[31]_i_2\ : in STD_LOGIC;
    \rstate_reg[0]\ : in STD_LOGIC;
    \rdata_reg[0]_i_28\ : in STD_LOGIC;
    \rdata_reg[7]_i_10\ : in STD_LOGIC;
    \rdata_reg[1]_i_25\ : in STD_LOGIC;
    \rdata_reg[2]_i_10\ : in STD_LOGIC;
    \gen_write[1].mem_reg_0\ : in STD_LOGIC;
    \gen_write[1].mem_reg_1\ : in STD_LOGIC;
    \rdata_reg[2]_i_16\ : in STD_LOGIC;
    \rdata_reg[2]_i_18\ : in STD_LOGIC;
    \rdata_reg[2]_i_8\ : in STD_LOGIC;
    \rdata_reg[3]_i_10\ : in STD_LOGIC;
    \gen_write[1].mem_reg_2\ : in STD_LOGIC;
    \gen_write[1].mem_reg_3\ : in STD_LOGIC;
    \rdata_reg[3]_i_16\ : in STD_LOGIC;
    \rdata_reg[3]_i_18\ : in STD_LOGIC;
    \rdata_reg[3]_i_8\ : in STD_LOGIC;
    \rdata_reg[4]_i_21\ : in STD_LOGIC;
    \rdata_reg[5]_i_21\ : in STD_LOGIC;
    \rdata_reg[6]_i_21\ : in STD_LOGIC;
    \rdata_reg[7]_i_13\ : in STD_LOGIC;
    \gen_write[1].mem_reg_4\ : in STD_LOGIC;
    \gen_write[1].mem_reg_5\ : in STD_LOGIC;
    \rdata_reg[7]_i_21\ : in STD_LOGIC;
    \rdata_reg[7]_i_25\ : in STD_LOGIC;
    \rdata_reg[7]_i_9\ : in STD_LOGIC;
    \rdata_reg[8]_i_21\ : in STD_LOGIC;
    \rdata_reg[9]_i_21\ : in STD_LOGIC;
    \rdata_reg[10]_i_21\ : in STD_LOGIC;
    \rdata_reg[11]_i_21\ : in STD_LOGIC;
    \rdata_reg[12]_i_21\ : in STD_LOGIC;
    \rdata_reg[13]_i_21\ : in STD_LOGIC;
    \rdata_reg[14]_i_21\ : in STD_LOGIC;
    \rdata_reg[15]_i_21\ : in STD_LOGIC;
    \rdata_reg[16]_i_21\ : in STD_LOGIC;
    \rdata_reg[17]_i_21\ : in STD_LOGIC;
    \rdata_reg[18]_i_21\ : in STD_LOGIC;
    \rdata_reg[19]_i_21\ : in STD_LOGIC;
    \rdata_reg[20]_i_21\ : in STD_LOGIC;
    \rdata_reg[21]_i_21\ : in STD_LOGIC;
    \rdata_reg[22]_i_21\ : in STD_LOGIC;
    \rdata_reg[23]_i_21\ : in STD_LOGIC;
    \rdata_reg[24]_i_21\ : in STD_LOGIC;
    \rdata_reg[25]_i_21\ : in STD_LOGIC;
    \rdata_reg[26]_i_21\ : in STD_LOGIC;
    \rdata_reg[27]_i_21\ : in STD_LOGIC;
    \rdata_reg[28]_i_21\ : in STD_LOGIC;
    \rdata_reg[29]_i_21\ : in STD_LOGIC;
    \rdata_reg[30]_i_21\ : in STD_LOGIC;
    \rdata_reg[31]_i_37\ : in STD_LOGIC;
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_weight_0_write_reg : in STD_LOGIC;
    \b_assign_reg_132_reg[0]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[1]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[2]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[3]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[4]_i_3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[5]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[6]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[7]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[8]_i_3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[9]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[10]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[11]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[12]_i_3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[13]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[14]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[15]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[16]_i_3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[17]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[18]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[19]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[20]_i_3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[21]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[22]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[23]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[24]_i_3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[25]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[26]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[27]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[28]_i_3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[29]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[30]_i_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram : entity is "cnn_fc_i50_o10_CTRL_s_axi_ram";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram is
  signal \^doado\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \b_assign_reg_132[12]_i_4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_4_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_4_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_10_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_7_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_8__0_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_9_n_3\ : STD_LOGIC;
  signal \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \rdata[2]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_3\ : STD_LOGIC;
  signal \NLW_b_assign_reg_132_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_b_assign_reg_132_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \b_assign_reg_132[31]_i_1\ : label is "soft_lutpair0";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gen_write[1].mem_reg\ : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_write[1].mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_write[1].mem_reg\ : label is 1600;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_write[1].mem_reg\ : label is "gen_write[1].mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_write[1].mem_reg\ : label is 63;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_write[1].mem_reg\ : label is 31;
begin
  DOADO(31 downto 0) <= \^doado\(31 downto 0);
  DOBDO(31 downto 0) <= \^dobdo\(31 downto 0);
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(31),
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \b_assign_reg_132_reg[31]_i_2\,
      O => weight_0_q0(0)
    );
\b_assign_reg_132[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \b_assign_reg_132_reg[0]_i_2\,
      O => \b_assign_reg_132_reg[31]\(0)
    );
\b_assign_reg_132[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(10),
      I1 => \^doado\(10),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[10]_i_2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(10)
    );
\b_assign_reg_132[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(11),
      I1 => \^doado\(11),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[11]_i_2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(11)
    );
\b_assign_reg_132[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(12),
      I1 => \^doado\(12),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[12]_i_3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(12)
    );
\b_assign_reg_132[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[12]_i_3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(12),
      O => \b_assign_reg_132[12]_i_4_n_3\
    );
\b_assign_reg_132[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[11]_i_2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(11),
      O => \b_assign_reg_132[12]_i_5_n_3\
    );
\b_assign_reg_132[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[10]_i_2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(10),
      O => \b_assign_reg_132[12]_i_6_n_3\
    );
\b_assign_reg_132[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[9]_i_2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(9),
      O => \b_assign_reg_132[12]_i_7_n_3\
    );
\b_assign_reg_132[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(13),
      I1 => \^doado\(13),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[13]_i_2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(13)
    );
\b_assign_reg_132[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(14),
      I1 => \^doado\(14),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[14]_i_2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(14)
    );
\b_assign_reg_132[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(15),
      I1 => \^doado\(15),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[15]_i_2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(15)
    );
\b_assign_reg_132[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(16),
      I1 => \^doado\(16),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[16]_i_3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(16)
    );
\b_assign_reg_132[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[16]_i_3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(16),
      O => \b_assign_reg_132[16]_i_4_n_3\
    );
\b_assign_reg_132[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[15]_i_2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(15),
      O => \b_assign_reg_132[16]_i_5_n_3\
    );
\b_assign_reg_132[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[14]_i_2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(14),
      O => \b_assign_reg_132[16]_i_6_n_3\
    );
\b_assign_reg_132[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[13]_i_2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(13),
      O => \b_assign_reg_132[16]_i_7_n_3\
    );
\b_assign_reg_132[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(17),
      I1 => \^doado\(17),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[17]_i_2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(17)
    );
\b_assign_reg_132[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(18),
      I1 => \^doado\(18),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[18]_i_2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(18)
    );
\b_assign_reg_132[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(19),
      I1 => \^doado\(19),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[19]_i_2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(19)
    );
\b_assign_reg_132[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(1),
      I1 => \^doado\(1),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[1]_i_2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(1)
    );
\b_assign_reg_132[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(20),
      I1 => \^doado\(20),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[20]_i_3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(20)
    );
\b_assign_reg_132[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[20]_i_3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(20),
      O => \b_assign_reg_132[20]_i_4_n_3\
    );
\b_assign_reg_132[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[19]_i_2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(19),
      O => \b_assign_reg_132[20]_i_5_n_3\
    );
\b_assign_reg_132[20]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[18]_i_2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(18),
      O => \b_assign_reg_132[20]_i_6_n_3\
    );
\b_assign_reg_132[20]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[17]_i_2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(17),
      O => \b_assign_reg_132[20]_i_7_n_3\
    );
\b_assign_reg_132[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(21),
      I1 => \^doado\(21),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[21]_i_2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(21)
    );
\b_assign_reg_132[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(22),
      I1 => \^doado\(22),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[22]_i_2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(22)
    );
\b_assign_reg_132[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(23),
      I1 => \^doado\(23),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[23]_i_2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(23)
    );
\b_assign_reg_132[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(24),
      I1 => \^doado\(24),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[24]_i_3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(24)
    );
\b_assign_reg_132[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[24]_i_3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(24),
      O => \b_assign_reg_132[24]_i_4_n_3\
    );
\b_assign_reg_132[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[23]_i_2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(23),
      O => \b_assign_reg_132[24]_i_5_n_3\
    );
\b_assign_reg_132[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[22]_i_2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(22),
      O => \b_assign_reg_132[24]_i_6_n_3\
    );
\b_assign_reg_132[24]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[21]_i_2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(21),
      O => \b_assign_reg_132[24]_i_7_n_3\
    );
\b_assign_reg_132[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(25),
      I1 => \^doado\(25),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[25]_i_2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(25)
    );
\b_assign_reg_132[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(26),
      I1 => \^doado\(26),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[26]_i_2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(26)
    );
\b_assign_reg_132[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(27),
      I1 => \^doado\(27),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[27]_i_2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(27)
    );
\b_assign_reg_132[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(28),
      I1 => \^doado\(28),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[28]_i_3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(28)
    );
\b_assign_reg_132[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[28]_i_3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(28),
      O => \b_assign_reg_132[28]_i_4_n_3\
    );
\b_assign_reg_132[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[27]_i_2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(27),
      O => \b_assign_reg_132[28]_i_5_n_3\
    );
\b_assign_reg_132[28]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[26]_i_2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(26),
      O => \b_assign_reg_132[28]_i_6_n_3\
    );
\b_assign_reg_132[28]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[25]_i_2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(25),
      O => \b_assign_reg_132[28]_i_7_n_3\
    );
\b_assign_reg_132[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(29),
      I1 => \^doado\(29),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[29]_i_2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(29)
    );
\b_assign_reg_132[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(2),
      I1 => \^doado\(2),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[2]_i_2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(2)
    );
\b_assign_reg_132[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(30),
      I1 => \^doado\(30),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[30]_i_2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(30)
    );
\b_assign_reg_132[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \b_assign_reg_132_reg[31]_i_2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(31),
      I3 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(31),
      O => \b_assign_reg_132_reg[31]\(31)
    );
\b_assign_reg_132[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[31]_i_2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(31),
      O => \b_assign_reg_132[31]_i_6_n_3\
    );
\b_assign_reg_132[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[30]_i_2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(30),
      O => \b_assign_reg_132[31]_i_7_n_3\
    );
\b_assign_reg_132[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[29]_i_2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(29),
      O => \b_assign_reg_132[31]_i_8_n_3\
    );
\b_assign_reg_132[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(3),
      I1 => \^doado\(3),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[3]_i_2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(3)
    );
\b_assign_reg_132[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(4),
      I1 => \^doado\(4),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[4]_i_3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(4)
    );
\b_assign_reg_132[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[0]_i_2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(0),
      O => \b_assign_reg_132[4]_i_4_n_3\
    );
\b_assign_reg_132[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[4]_i_3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(4),
      O => \b_assign_reg_132[4]_i_5_n_3\
    );
\b_assign_reg_132[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[3]_i_2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(3),
      O => \b_assign_reg_132[4]_i_6_n_3\
    );
\b_assign_reg_132[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[2]_i_2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(2),
      O => \b_assign_reg_132[4]_i_7_n_3\
    );
\b_assign_reg_132[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[1]_i_2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(1),
      O => \b_assign_reg_132[4]_i_8_n_3\
    );
\b_assign_reg_132[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(5),
      I1 => \^doado\(5),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[5]_i_2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(5)
    );
\b_assign_reg_132[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(6),
      I1 => \^doado\(6),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[6]_i_2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(6)
    );
\b_assign_reg_132[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(7),
      I1 => \^doado\(7),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[7]_i_2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(7)
    );
\b_assign_reg_132[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(8),
      I1 => \^doado\(8),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[8]_i_3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(8)
    );
\b_assign_reg_132[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[8]_i_3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(8),
      O => \b_assign_reg_132[8]_i_4_n_3\
    );
\b_assign_reg_132[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[7]_i_2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(7),
      O => \b_assign_reg_132[8]_i_5_n_3\
    );
\b_assign_reg_132[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[6]_i_2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(6),
      O => \b_assign_reg_132[8]_i_6_n_3\
    );
\b_assign_reg_132[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[5]_i_2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(5),
      O => \b_assign_reg_132[8]_i_7_n_3\
    );
\b_assign_reg_132[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(9),
      I1 => \^doado\(9),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[9]_i_2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2\,
      O => \b_assign_reg_132_reg[31]\(9)
    );
\b_assign_reg_132_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[8]_i_2_n_3\,
      CO(3) => \b_assign_reg_132_reg[12]_i_2_n_3\,
      CO(2) => \b_assign_reg_132_reg[12]_i_2_n_4\,
      CO(1) => \b_assign_reg_132_reg[12]_i_2_n_5\,
      CO(0) => \b_assign_reg_132_reg[12]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(12 downto 9),
      S(3) => \b_assign_reg_132[12]_i_4_n_3\,
      S(2) => \b_assign_reg_132[12]_i_5_n_3\,
      S(1) => \b_assign_reg_132[12]_i_6_n_3\,
      S(0) => \b_assign_reg_132[12]_i_7_n_3\
    );
\b_assign_reg_132_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[12]_i_2_n_3\,
      CO(3) => \b_assign_reg_132_reg[16]_i_2_n_3\,
      CO(2) => \b_assign_reg_132_reg[16]_i_2_n_4\,
      CO(1) => \b_assign_reg_132_reg[16]_i_2_n_5\,
      CO(0) => \b_assign_reg_132_reg[16]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(16 downto 13),
      S(3) => \b_assign_reg_132[16]_i_4_n_3\,
      S(2) => \b_assign_reg_132[16]_i_5_n_3\,
      S(1) => \b_assign_reg_132[16]_i_6_n_3\,
      S(0) => \b_assign_reg_132[16]_i_7_n_3\
    );
\b_assign_reg_132_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[16]_i_2_n_3\,
      CO(3) => \b_assign_reg_132_reg[20]_i_2_n_3\,
      CO(2) => \b_assign_reg_132_reg[20]_i_2_n_4\,
      CO(1) => \b_assign_reg_132_reg[20]_i_2_n_5\,
      CO(0) => \b_assign_reg_132_reg[20]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(20 downto 17),
      S(3) => \b_assign_reg_132[20]_i_4_n_3\,
      S(2) => \b_assign_reg_132[20]_i_5_n_3\,
      S(1) => \b_assign_reg_132[20]_i_6_n_3\,
      S(0) => \b_assign_reg_132[20]_i_7_n_3\
    );
\b_assign_reg_132_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[20]_i_2_n_3\,
      CO(3) => \b_assign_reg_132_reg[24]_i_2_n_3\,
      CO(2) => \b_assign_reg_132_reg[24]_i_2_n_4\,
      CO(1) => \b_assign_reg_132_reg[24]_i_2_n_5\,
      CO(0) => \b_assign_reg_132_reg[24]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(24 downto 21),
      S(3) => \b_assign_reg_132[24]_i_4_n_3\,
      S(2) => \b_assign_reg_132[24]_i_5_n_3\,
      S(1) => \b_assign_reg_132[24]_i_6_n_3\,
      S(0) => \b_assign_reg_132[24]_i_7_n_3\
    );
\b_assign_reg_132_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[24]_i_2_n_3\,
      CO(3) => \b_assign_reg_132_reg[28]_i_2_n_3\,
      CO(2) => \b_assign_reg_132_reg[28]_i_2_n_4\,
      CO(1) => \b_assign_reg_132_reg[28]_i_2_n_5\,
      CO(0) => \b_assign_reg_132_reg[28]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(28 downto 25),
      S(3) => \b_assign_reg_132[28]_i_4_n_3\,
      S(2) => \b_assign_reg_132[28]_i_5_n_3\,
      S(1) => \b_assign_reg_132[28]_i_6_n_3\,
      S(0) => \b_assign_reg_132[28]_i_7_n_3\
    );
\b_assign_reg_132_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[28]_i_2_n_3\,
      CO(3 downto 2) => \NLW_b_assign_reg_132_reg[31]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \b_assign_reg_132_reg[31]_i_4_n_5\,
      CO(0) => \b_assign_reg_132_reg[31]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_b_assign_reg_132_reg[31]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(31 downto 29),
      S(3) => '0',
      S(2) => \b_assign_reg_132[31]_i_6_n_3\,
      S(1) => \b_assign_reg_132[31]_i_7_n_3\,
      S(0) => \b_assign_reg_132[31]_i_8_n_3\
    );
\b_assign_reg_132_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_assign_reg_132_reg[4]_i_2_n_3\,
      CO(2) => \b_assign_reg_132_reg[4]_i_2_n_4\,
      CO(1) => \b_assign_reg_132_reg[4]_i_2_n_5\,
      CO(0) => \b_assign_reg_132_reg[4]_i_2_n_6\,
      CYINIT => \b_assign_reg_132[4]_i_4_n_3\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(4 downto 1),
      S(3) => \b_assign_reg_132[4]_i_5_n_3\,
      S(2) => \b_assign_reg_132[4]_i_6_n_3\,
      S(1) => \b_assign_reg_132[4]_i_7_n_3\,
      S(0) => \b_assign_reg_132[4]_i_8_n_3\
    );
\b_assign_reg_132_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[4]_i_2_n_3\,
      CO(3) => \b_assign_reg_132_reg[8]_i_2_n_3\,
      CO(2) => \b_assign_reg_132_reg[8]_i_2_n_4\,
      CO(1) => \b_assign_reg_132_reg[8]_i_2_n_5\,
      CO(0) => \b_assign_reg_132_reg[8]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_746/tmp_5_fu_60_p2\(8 downto 5),
      S(3) => \b_assign_reg_132[8]_i_4_n_3\,
      S(2) => \b_assign_reg_132[8]_i_5_n_3\,
      S(1) => \b_assign_reg_132[8]_i_6_n_3\,
      S(0) => \b_assign_reg_132[8]_i_7_n_3\
    );
\gen_write[1].mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 11) => B"11111",
      ADDRARDADDR(10 downto 5) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 11) => B"11111",
      ADDRBWRADDR(10 downto 5) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \^doado\(31 downto 0),
      DOBDO(31 downto 0) => \^dobdo\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => \gen_write[1].mem_reg_i_7_n_3\,
      WEBWE(2) => \gen_write[1].mem_reg_i_8__0_n_3\,
      WEBWE(1) => \gen_write[1].mem_reg_i_9_n_3\,
      WEBWE(0) => \gen_write[1].mem_reg_i_10_n_3\
    );
\gen_write[1].mem_reg_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => int_weight_0_write_reg,
      O => \gen_write[1].mem_reg_i_10_n_3\
    );
\gen_write[1].mem_reg_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => int_weight_0_write_reg,
      O => \gen_write[1].mem_reg_i_7_n_3\
    );
\gen_write[1].mem_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => int_weight_0_write_reg,
      O => \gen_write[1].mem_reg_i_8__0_n_3\
    );
\gen_write[1].mem_reg_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => int_weight_0_write_reg,
      O => \gen_write[1].mem_reg_i_9_n_3\
    );
\rdata[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[0]_i_28\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(0),
      O => \rdata_reg[0]\
    );
\rdata[10]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[10]_i_21\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(10),
      O => \rdata_reg[10]\
    );
\rdata[11]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[11]_i_21\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(11),
      O => \rdata_reg[11]\
    );
\rdata[12]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[12]_i_21\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(12),
      O => \rdata_reg[12]\
    );
\rdata[13]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[13]_i_21\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(13),
      O => \rdata_reg[13]\
    );
\rdata[14]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[14]_i_21\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(14),
      O => \rdata_reg[14]\
    );
\rdata[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[15]_i_21\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(15),
      O => \rdata_reg[15]\
    );
\rdata[16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[16]_i_21\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(16),
      O => \rdata_reg[16]\
    );
\rdata[17]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[17]_i_21\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(17),
      O => \rdata_reg[17]\
    );
\rdata[18]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[18]_i_21\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(18),
      O => \rdata_reg[18]\
    );
\rdata[19]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[19]_i_21\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(19),
      O => \rdata_reg[19]\
    );
\rdata[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[1]_i_25\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(1),
      O => \rdata_reg[1]\
    );
\rdata[20]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[20]_i_21\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(20),
      O => \rdata_reg[20]\
    );
\rdata[21]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[21]_i_21\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(21),
      O => \rdata_reg[21]\
    );
\rdata[22]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[22]_i_21\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(22),
      O => \rdata_reg[22]\
    );
\rdata[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[23]_i_21\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(23),
      O => \rdata_reg[23]\
    );
\rdata[24]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[24]_i_21\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(24),
      O => \rdata_reg[24]\
    );
\rdata[25]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[25]_i_21\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(25),
      O => \rdata_reg[25]\
    );
\rdata[26]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[26]_i_21\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(26),
      O => \rdata_reg[26]\
    );
\rdata[27]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[27]_i_21\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(27),
      O => \rdata_reg[27]\
    );
\rdata[28]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[28]_i_21\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(28),
      O => \rdata_reg[28]\
    );
\rdata[29]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[29]_i_21\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(29),
      O => \rdata_reg[29]\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rdata[2]_i_2_n_3\,
      I1 => \rdata_reg[2]_i_10\,
      I2 => \gen_write[1].mem_reg_0\,
      I3 => \gen_write[1].mem_reg_1\,
      I4 => \rdata_reg[2]_i_16\,
      I5 => \rdata_reg[2]_i_18\,
      O => D(0)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[2]_i_8\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(2),
      O => \rdata[2]_i_2_n_3\
    );
\rdata[30]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[30]_i_21\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(30),
      O => \rdata_reg[30]\
    );
\rdata[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[31]_i_37\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(31),
      O => \rdata_reg[31]\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rdata[3]_i_2_n_3\,
      I1 => \rdata_reg[3]_i_10\,
      I2 => \gen_write[1].mem_reg_2\,
      I3 => \gen_write[1].mem_reg_3\,
      I4 => \rdata_reg[3]_i_16\,
      I5 => \rdata_reg[3]_i_18\,
      O => D(1)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[3]_i_8\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(3),
      O => \rdata[3]_i_2_n_3\
    );
\rdata[4]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[4]_i_21\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(4),
      O => \rdata_reg[4]\
    );
\rdata[5]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[5]_i_21\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(5),
      O => \rdata_reg[5]\
    );
\rdata[6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[6]_i_21\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(6),
      O => \rdata_reg[6]\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rdata[7]_i_2_n_3\,
      I1 => \rdata_reg[7]_i_13\,
      I2 => \gen_write[1].mem_reg_4\,
      I3 => \gen_write[1].mem_reg_5\,
      I4 => \rdata_reg[7]_i_21\,
      I5 => \rdata_reg[7]_i_25\,
      O => D(2)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[7]_i_9\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(7),
      O => \rdata[7]_i_2_n_3\
    );
\rdata[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[8]_i_21\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(8),
      O => \rdata_reg[8]\
    );
\rdata[9]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \rstate_reg[0]\,
      I1 => \rdata_reg[9]_i_21\,
      I2 => \rdata_reg[7]_i_10\,
      I3 => \^dobdo\(9),
      O => \rdata_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_28 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]_i_17\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    weight_1_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_assign_reg_132_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[0]\ : out STD_LOGIC;
    \rdata_reg[1]\ : out STD_LOGIC;
    \rdata_reg[2]\ : out STD_LOGIC;
    \rdata_reg[3]\ : out STD_LOGIC;
    \rdata_reg[7]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_i_3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[31]_i_2__0\ : in STD_LOGIC;
    \rdata_reg[0]_i_28\ : in STD_LOGIC;
    int_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rstate_reg[0]\ : in STD_LOGIC;
    int_gie_reg : in STD_LOGIC;
    int_weight_1_read_reg : in STD_LOGIC;
    \rdata_reg[0]_i_27\ : in STD_LOGIC;
    \rdata_reg[31]_i_18\ : in STD_LOGIC;
    \rdata_reg[1]_i_24\ : in STD_LOGIC;
    \rdata_reg[2]_i_24\ : in STD_LOGIC;
    \rdata_reg[3]_i_24\ : in STD_LOGIC;
    \rdata_reg[7]_i_37\ : in STD_LOGIC;
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_weight_1_write_reg : in STD_LOGIC;
    \b_assign_reg_132_reg[0]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[1]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[2]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[3]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[4]_i_3__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[5]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[6]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[7]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[8]_i_3__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[9]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[10]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[11]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[12]_i_3__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[13]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[14]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[15]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[16]_i_3__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[17]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[18]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[19]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[20]_i_3__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[21]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[22]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[23]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[24]_i_3__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[25]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[26]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[27]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[28]_i_3__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[29]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[30]_i_2__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_28 : entity is "cnn_fc_i50_o10_CTRL_s_axi_ram";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_28;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_28 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \b_assign_reg_132[12]_i_4__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_5__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_6__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_7__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_4__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_5__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_6__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_7__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_4__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_5__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_6__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_7__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_4__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_5__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_6__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_7__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_4__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_5__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_6__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_7__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_5__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_6__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_4__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_5__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_6__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_7__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_8__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_4__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_5__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_6__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_7__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__0_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__0_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__0_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__0_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__0_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__0_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__0_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__0_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__0_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__0_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__0_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__0_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__0_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__0_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__0_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_3__0_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_3__0_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__0_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__0_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__0_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__0_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__0_n_6\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_1__8_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_2__8_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_3__8_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_4__8_n_3\ : STD_LOGIC;
  signal \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \rdata[0]_i_12_n_3\ : STD_LOGIC;
  signal \^rdata_reg[31]_i_17\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_b_assign_reg_132_reg[31]_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_b_assign_reg_132_reg[31]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \b_assign_reg_132[31]_i_1__0\ : label is "soft_lutpair1";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gen_write[1].mem_reg\ : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_write[1].mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_write[1].mem_reg\ : label is 1600;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_write[1].mem_reg\ : label is "gen_write[1].mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_write[1].mem_reg\ : label is 63;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_write[1].mem_reg\ : label is 31;
begin
  DOADO(31 downto 0) <= \^doado\(31 downto 0);
  \rdata_reg[31]_i_17\(31 downto 0) <= \^rdata_reg[31]_i_17\(31 downto 0);
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(31),
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => weight_1_q0(0)
    );
\b_assign_reg_132[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \b_assign_reg_132_reg[0]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(0)
    );
\b_assign_reg_132[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(10),
      I1 => \^doado\(10),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[10]_i_2__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(10)
    );
\b_assign_reg_132[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(11),
      I1 => \^doado\(11),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[11]_i_2__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(11)
    );
\b_assign_reg_132[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(12),
      I1 => \^doado\(12),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[12]_i_3__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(12)
    );
\b_assign_reg_132[12]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[12]_i_3__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(12),
      O => \b_assign_reg_132[12]_i_4__0_n_3\
    );
\b_assign_reg_132[12]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[11]_i_2__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(11),
      O => \b_assign_reg_132[12]_i_5__0_n_3\
    );
\b_assign_reg_132[12]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[10]_i_2__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(10),
      O => \b_assign_reg_132[12]_i_6__0_n_3\
    );
\b_assign_reg_132[12]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[9]_i_2__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(9),
      O => \b_assign_reg_132[12]_i_7__0_n_3\
    );
\b_assign_reg_132[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(13),
      I1 => \^doado\(13),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[13]_i_2__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(13)
    );
\b_assign_reg_132[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(14),
      I1 => \^doado\(14),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[14]_i_2__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(14)
    );
\b_assign_reg_132[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(15),
      I1 => \^doado\(15),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[15]_i_2__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(15)
    );
\b_assign_reg_132[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(16),
      I1 => \^doado\(16),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[16]_i_3__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(16)
    );
\b_assign_reg_132[16]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[16]_i_3__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(16),
      O => \b_assign_reg_132[16]_i_4__0_n_3\
    );
\b_assign_reg_132[16]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[15]_i_2__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(15),
      O => \b_assign_reg_132[16]_i_5__0_n_3\
    );
\b_assign_reg_132[16]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[14]_i_2__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(14),
      O => \b_assign_reg_132[16]_i_6__0_n_3\
    );
\b_assign_reg_132[16]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[13]_i_2__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(13),
      O => \b_assign_reg_132[16]_i_7__0_n_3\
    );
\b_assign_reg_132[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(17),
      I1 => \^doado\(17),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[17]_i_2__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(17)
    );
\b_assign_reg_132[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(18),
      I1 => \^doado\(18),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[18]_i_2__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(18)
    );
\b_assign_reg_132[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(19),
      I1 => \^doado\(19),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[19]_i_2__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(19)
    );
\b_assign_reg_132[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(1),
      I1 => \^doado\(1),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[1]_i_2__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(1)
    );
\b_assign_reg_132[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(20),
      I1 => \^doado\(20),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[20]_i_3__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(20)
    );
\b_assign_reg_132[20]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[20]_i_3__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(20),
      O => \b_assign_reg_132[20]_i_4__0_n_3\
    );
\b_assign_reg_132[20]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[19]_i_2__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(19),
      O => \b_assign_reg_132[20]_i_5__0_n_3\
    );
\b_assign_reg_132[20]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[18]_i_2__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(18),
      O => \b_assign_reg_132[20]_i_6__0_n_3\
    );
\b_assign_reg_132[20]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[17]_i_2__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(17),
      O => \b_assign_reg_132[20]_i_7__0_n_3\
    );
\b_assign_reg_132[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(21),
      I1 => \^doado\(21),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[21]_i_2__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(21)
    );
\b_assign_reg_132[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(22),
      I1 => \^doado\(22),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[22]_i_2__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(22)
    );
\b_assign_reg_132[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(23),
      I1 => \^doado\(23),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[23]_i_2__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(23)
    );
\b_assign_reg_132[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(24),
      I1 => \^doado\(24),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[24]_i_3__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(24)
    );
\b_assign_reg_132[24]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[24]_i_3__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(24),
      O => \b_assign_reg_132[24]_i_4__0_n_3\
    );
\b_assign_reg_132[24]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[23]_i_2__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(23),
      O => \b_assign_reg_132[24]_i_5__0_n_3\
    );
\b_assign_reg_132[24]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[22]_i_2__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(22),
      O => \b_assign_reg_132[24]_i_6__0_n_3\
    );
\b_assign_reg_132[24]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[21]_i_2__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(21),
      O => \b_assign_reg_132[24]_i_7__0_n_3\
    );
\b_assign_reg_132[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(25),
      I1 => \^doado\(25),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[25]_i_2__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(25)
    );
\b_assign_reg_132[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(26),
      I1 => \^doado\(26),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[26]_i_2__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(26)
    );
\b_assign_reg_132[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(27),
      I1 => \^doado\(27),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[27]_i_2__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(27)
    );
\b_assign_reg_132[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(28),
      I1 => \^doado\(28),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[28]_i_3__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(28)
    );
\b_assign_reg_132[28]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[28]_i_3__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(28),
      O => \b_assign_reg_132[28]_i_4__0_n_3\
    );
\b_assign_reg_132[28]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[27]_i_2__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(27),
      O => \b_assign_reg_132[28]_i_5__0_n_3\
    );
\b_assign_reg_132[28]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[26]_i_2__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(26),
      O => \b_assign_reg_132[28]_i_6__0_n_3\
    );
\b_assign_reg_132[28]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[25]_i_2__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(25),
      O => \b_assign_reg_132[28]_i_7__0_n_3\
    );
\b_assign_reg_132[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(29),
      I1 => \^doado\(29),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[29]_i_2__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(29)
    );
\b_assign_reg_132[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(2),
      I1 => \^doado\(2),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[2]_i_2__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(2)
    );
\b_assign_reg_132[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(30),
      I1 => \^doado\(30),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[30]_i_2__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(30)
    );
\b_assign_reg_132[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \b_assign_reg_132_reg[31]_i_2__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(31),
      I3 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(31),
      O => \b_assign_reg_132_reg[31]\(31)
    );
\b_assign_reg_132[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[31]_i_2__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(31),
      O => \b_assign_reg_132[31]_i_4_n_3\
    );
\b_assign_reg_132[31]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[30]_i_2__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(30),
      O => \b_assign_reg_132[31]_i_5__0_n_3\
    );
\b_assign_reg_132[31]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[29]_i_2__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(29),
      O => \b_assign_reg_132[31]_i_6__0_n_3\
    );
\b_assign_reg_132[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(3),
      I1 => \^doado\(3),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[3]_i_2__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(3)
    );
\b_assign_reg_132[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(4),
      I1 => \^doado\(4),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[4]_i_3__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(4)
    );
\b_assign_reg_132[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[0]_i_2__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(0),
      O => \b_assign_reg_132[4]_i_4__0_n_3\
    );
\b_assign_reg_132[4]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[4]_i_3__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(4),
      O => \b_assign_reg_132[4]_i_5__0_n_3\
    );
\b_assign_reg_132[4]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[3]_i_2__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(3),
      O => \b_assign_reg_132[4]_i_6__0_n_3\
    );
\b_assign_reg_132[4]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[2]_i_2__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(2),
      O => \b_assign_reg_132[4]_i_7__0_n_3\
    );
\b_assign_reg_132[4]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[1]_i_2__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(1),
      O => \b_assign_reg_132[4]_i_8__0_n_3\
    );
\b_assign_reg_132[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(5),
      I1 => \^doado\(5),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[5]_i_2__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(5)
    );
\b_assign_reg_132[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(6),
      I1 => \^doado\(6),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[6]_i_2__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(6)
    );
\b_assign_reg_132[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(7),
      I1 => \^doado\(7),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[7]_i_2__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(7)
    );
\b_assign_reg_132[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(8),
      I1 => \^doado\(8),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[8]_i_3__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(8)
    );
\b_assign_reg_132[8]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[8]_i_3__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(8),
      O => \b_assign_reg_132[8]_i_4__0_n_3\
    );
\b_assign_reg_132[8]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[7]_i_2__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(7),
      O => \b_assign_reg_132[8]_i_5__0_n_3\
    );
\b_assign_reg_132[8]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[6]_i_2__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(6),
      O => \b_assign_reg_132[8]_i_6__0_n_3\
    );
\b_assign_reg_132[8]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[5]_i_2__0\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(5),
      O => \b_assign_reg_132[8]_i_7__0_n_3\
    );
\b_assign_reg_132[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(9),
      I1 => \^doado\(9),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[9]_i_2__0\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__0\,
      O => \b_assign_reg_132_reg[31]\(9)
    );
\b_assign_reg_132_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[8]_i_2__0_n_3\,
      CO(3) => \b_assign_reg_132_reg[12]_i_2__0_n_3\,
      CO(2) => \b_assign_reg_132_reg[12]_i_2__0_n_4\,
      CO(1) => \b_assign_reg_132_reg[12]_i_2__0_n_5\,
      CO(0) => \b_assign_reg_132_reg[12]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(12 downto 9),
      S(3) => \b_assign_reg_132[12]_i_4__0_n_3\,
      S(2) => \b_assign_reg_132[12]_i_5__0_n_3\,
      S(1) => \b_assign_reg_132[12]_i_6__0_n_3\,
      S(0) => \b_assign_reg_132[12]_i_7__0_n_3\
    );
\b_assign_reg_132_reg[16]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[12]_i_2__0_n_3\,
      CO(3) => \b_assign_reg_132_reg[16]_i_2__0_n_3\,
      CO(2) => \b_assign_reg_132_reg[16]_i_2__0_n_4\,
      CO(1) => \b_assign_reg_132_reg[16]_i_2__0_n_5\,
      CO(0) => \b_assign_reg_132_reg[16]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(16 downto 13),
      S(3) => \b_assign_reg_132[16]_i_4__0_n_3\,
      S(2) => \b_assign_reg_132[16]_i_5__0_n_3\,
      S(1) => \b_assign_reg_132[16]_i_6__0_n_3\,
      S(0) => \b_assign_reg_132[16]_i_7__0_n_3\
    );
\b_assign_reg_132_reg[20]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[16]_i_2__0_n_3\,
      CO(3) => \b_assign_reg_132_reg[20]_i_2__0_n_3\,
      CO(2) => \b_assign_reg_132_reg[20]_i_2__0_n_4\,
      CO(1) => \b_assign_reg_132_reg[20]_i_2__0_n_5\,
      CO(0) => \b_assign_reg_132_reg[20]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(20 downto 17),
      S(3) => \b_assign_reg_132[20]_i_4__0_n_3\,
      S(2) => \b_assign_reg_132[20]_i_5__0_n_3\,
      S(1) => \b_assign_reg_132[20]_i_6__0_n_3\,
      S(0) => \b_assign_reg_132[20]_i_7__0_n_3\
    );
\b_assign_reg_132_reg[24]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[20]_i_2__0_n_3\,
      CO(3) => \b_assign_reg_132_reg[24]_i_2__0_n_3\,
      CO(2) => \b_assign_reg_132_reg[24]_i_2__0_n_4\,
      CO(1) => \b_assign_reg_132_reg[24]_i_2__0_n_5\,
      CO(0) => \b_assign_reg_132_reg[24]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(24 downto 21),
      S(3) => \b_assign_reg_132[24]_i_4__0_n_3\,
      S(2) => \b_assign_reg_132[24]_i_5__0_n_3\,
      S(1) => \b_assign_reg_132[24]_i_6__0_n_3\,
      S(0) => \b_assign_reg_132[24]_i_7__0_n_3\
    );
\b_assign_reg_132_reg[28]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[24]_i_2__0_n_3\,
      CO(3) => \b_assign_reg_132_reg[28]_i_2__0_n_3\,
      CO(2) => \b_assign_reg_132_reg[28]_i_2__0_n_4\,
      CO(1) => \b_assign_reg_132_reg[28]_i_2__0_n_5\,
      CO(0) => \b_assign_reg_132_reg[28]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(28 downto 25),
      S(3) => \b_assign_reg_132[28]_i_4__0_n_3\,
      S(2) => \b_assign_reg_132[28]_i_5__0_n_3\,
      S(1) => \b_assign_reg_132[28]_i_6__0_n_3\,
      S(0) => \b_assign_reg_132[28]_i_7__0_n_3\
    );
\b_assign_reg_132_reg[31]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[28]_i_2__0_n_3\,
      CO(3 downto 2) => \NLW_b_assign_reg_132_reg[31]_i_3__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \b_assign_reg_132_reg[31]_i_3__0_n_5\,
      CO(0) => \b_assign_reg_132_reg[31]_i_3__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_b_assign_reg_132_reg[31]_i_3__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(31 downto 29),
      S(3) => '0',
      S(2) => \b_assign_reg_132[31]_i_4_n_3\,
      S(1) => \b_assign_reg_132[31]_i_5__0_n_3\,
      S(0) => \b_assign_reg_132[31]_i_6__0_n_3\
    );
\b_assign_reg_132_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_assign_reg_132_reg[4]_i_2__0_n_3\,
      CO(2) => \b_assign_reg_132_reg[4]_i_2__0_n_4\,
      CO(1) => \b_assign_reg_132_reg[4]_i_2__0_n_5\,
      CO(0) => \b_assign_reg_132_reg[4]_i_2__0_n_6\,
      CYINIT => \b_assign_reg_132[4]_i_4__0_n_3\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(4 downto 1),
      S(3) => \b_assign_reg_132[4]_i_5__0_n_3\,
      S(2) => \b_assign_reg_132[4]_i_6__0_n_3\,
      S(1) => \b_assign_reg_132[4]_i_7__0_n_3\,
      S(0) => \b_assign_reg_132[4]_i_8__0_n_3\
    );
\b_assign_reg_132_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[4]_i_2__0_n_3\,
      CO(3) => \b_assign_reg_132_reg[8]_i_2__0_n_3\,
      CO(2) => \b_assign_reg_132_reg[8]_i_2__0_n_4\,
      CO(1) => \b_assign_reg_132_reg[8]_i_2__0_n_5\,
      CO(0) => \b_assign_reg_132_reg[8]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_753/tmp_5_fu_60_p2\(8 downto 5),
      S(3) => \b_assign_reg_132[8]_i_4__0_n_3\,
      S(2) => \b_assign_reg_132[8]_i_5__0_n_3\,
      S(1) => \b_assign_reg_132[8]_i_6__0_n_3\,
      S(0) => \b_assign_reg_132[8]_i_7__0_n_3\
    );
\gen_write[1].mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 11) => B"11111",
      ADDRARDADDR(10 downto 5) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 11) => B"11111",
      ADDRBWRADDR(10 downto 5) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \^doado\(31 downto 0),
      DOBDO(31 downto 0) => \^rdata_reg[31]_i_17\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => \gen_write[1].mem_reg_i_1__8_n_3\,
      WEBWE(2) => \gen_write[1].mem_reg_i_2__8_n_3\,
      WEBWE(1) => \gen_write[1].mem_reg_i_3__8_n_3\,
      WEBWE(0) => \gen_write[1].mem_reg_i_4__8_n_3\
    );
\gen_write[1].mem_reg_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => int_weight_1_write_reg,
      O => \gen_write[1].mem_reg_i_1__8_n_3\
    );
\gen_write[1].mem_reg_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => int_weight_1_write_reg,
      O => \gen_write[1].mem_reg_i_2__8_n_3\
    );
\gen_write[1].mem_reg_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => int_weight_1_write_reg,
      O => \gen_write[1].mem_reg_i_3__8_n_3\
    );
\gen_write[1].mem_reg_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => int_weight_1_write_reg,
      O => \gen_write[1].mem_reg_i_4__8_n_3\
    );
\rdata[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_1_read_reg,
      I1 => \rdata_reg[0]_i_27\,
      I2 => \rdata_reg[31]_i_18\,
      I3 => \^rdata_reg[31]_i_17\(0),
      O => \rdata[0]_i_12_n_3\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \rdata[0]_i_12_n_3\,
      I1 => \rdata_reg[0]_i_28\,
      I2 => int_ap_start_reg,
      I3 => Q(0),
      I4 => \rstate_reg[0]\,
      I5 => int_gie_reg,
      O => \rdata_reg[0]\
    );
\rdata[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_1_read_reg,
      I1 => \rdata_reg[1]_i_24\,
      I2 => \rdata_reg[31]_i_18\,
      I3 => \^rdata_reg[31]_i_17\(1),
      O => \rdata_reg[1]\
    );
\rdata[2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_1_read_reg,
      I1 => \rdata_reg[2]_i_24\,
      I2 => \rdata_reg[31]_i_18\,
      I3 => \^rdata_reg[31]_i_17\(2),
      O => \rdata_reg[2]\
    );
\rdata[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_1_read_reg,
      I1 => \rdata_reg[3]_i_24\,
      I2 => \rdata_reg[31]_i_18\,
      I3 => \^rdata_reg[31]_i_17\(3),
      O => \rdata_reg[3]\
    );
\rdata[7]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_1_read_reg,
      I1 => \rdata_reg[7]_i_37\,
      I2 => \rdata_reg[31]_i_18\,
      I3 => \^rdata_reg[31]_i_17\(7),
      O => \rdata_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_29 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]_i_35\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    weight_2_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_assign_reg_132_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[1]\ : out STD_LOGIC;
    \rdata_reg[4]\ : out STD_LOGIC;
    \rdata_reg[5]\ : out STD_LOGIC;
    \rdata_reg[6]\ : out STD_LOGIC;
    \rdata_reg[8]\ : out STD_LOGIC;
    \rdata_reg[9]\ : out STD_LOGIC;
    \rdata_reg[10]\ : out STD_LOGIC;
    \rdata_reg[11]\ : out STD_LOGIC;
    \rdata_reg[12]\ : out STD_LOGIC;
    \rdata_reg[13]\ : out STD_LOGIC;
    \rdata_reg[14]\ : out STD_LOGIC;
    \rdata_reg[15]\ : out STD_LOGIC;
    \rdata_reg[16]\ : out STD_LOGIC;
    \rdata_reg[17]\ : out STD_LOGIC;
    \rdata_reg[18]\ : out STD_LOGIC;
    \rdata_reg[19]\ : out STD_LOGIC;
    \rdata_reg[20]\ : out STD_LOGIC;
    \rdata_reg[21]\ : out STD_LOGIC;
    \rdata_reg[22]\ : out STD_LOGIC;
    \rdata_reg[23]\ : out STD_LOGIC;
    \rdata_reg[24]\ : out STD_LOGIC;
    \rdata_reg[25]\ : out STD_LOGIC;
    \rdata_reg[26]\ : out STD_LOGIC;
    \rdata_reg[27]\ : out STD_LOGIC;
    \rdata_reg[28]\ : out STD_LOGIC;
    \rdata_reg[29]\ : out STD_LOGIC;
    \rdata_reg[30]\ : out STD_LOGIC;
    \rdata_reg[31]\ : out STD_LOGIC;
    \rdata_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_i_3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[31]_i_2__1\ : in STD_LOGIC;
    \int_isr_reg[1]\ : in STD_LOGIC;
    \rdata_reg[1]_i_24\ : in STD_LOGIC;
    \rdata_reg[1]_i_25\ : in STD_LOGIC;
    int_ap_done_reg : in STD_LOGIC;
    int_weight_1_read_reg : in STD_LOGIC;
    \rdata_reg[4]_i_11\ : in STD_LOGIC;
    \rdata_reg[31]_i_18\ : in STD_LOGIC;
    \gen_write[1].mem_reg_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \rdata_reg[4]_i_21\ : in STD_LOGIC;
    \rdata_reg[5]_i_11\ : in STD_LOGIC;
    \rdata_reg[5]_i_21\ : in STD_LOGIC;
    \rdata_reg[6]_i_11\ : in STD_LOGIC;
    \rdata_reg[6]_i_21\ : in STD_LOGIC;
    \rdata_reg[8]_i_11\ : in STD_LOGIC;
    \rdata_reg[8]_i_21\ : in STD_LOGIC;
    \rdata_reg[9]_i_11\ : in STD_LOGIC;
    \rdata_reg[9]_i_21\ : in STD_LOGIC;
    \rdata_reg[10]_i_11\ : in STD_LOGIC;
    \rdata_reg[10]_i_21\ : in STD_LOGIC;
    \rdata_reg[11]_i_11\ : in STD_LOGIC;
    \rdata_reg[11]_i_21\ : in STD_LOGIC;
    \rdata_reg[12]_i_11\ : in STD_LOGIC;
    \rdata_reg[12]_i_21\ : in STD_LOGIC;
    \rdata_reg[13]_i_11\ : in STD_LOGIC;
    \rdata_reg[13]_i_21\ : in STD_LOGIC;
    \rdata_reg[14]_i_11\ : in STD_LOGIC;
    \rdata_reg[14]_i_21\ : in STD_LOGIC;
    \rdata_reg[15]_i_11\ : in STD_LOGIC;
    \rdata_reg[15]_i_21\ : in STD_LOGIC;
    \rdata_reg[16]_i_11\ : in STD_LOGIC;
    \rdata_reg[16]_i_21\ : in STD_LOGIC;
    \rdata_reg[17]_i_11\ : in STD_LOGIC;
    \rdata_reg[17]_i_21\ : in STD_LOGIC;
    \rdata_reg[18]_i_11\ : in STD_LOGIC;
    \rdata_reg[18]_i_21\ : in STD_LOGIC;
    \rdata_reg[19]_i_11\ : in STD_LOGIC;
    \rdata_reg[19]_i_21\ : in STD_LOGIC;
    \rdata_reg[20]_i_11\ : in STD_LOGIC;
    \rdata_reg[20]_i_21\ : in STD_LOGIC;
    \rdata_reg[21]_i_11\ : in STD_LOGIC;
    \rdata_reg[21]_i_21\ : in STD_LOGIC;
    \rdata_reg[22]_i_11\ : in STD_LOGIC;
    \rdata_reg[22]_i_21\ : in STD_LOGIC;
    \rdata_reg[23]_i_11\ : in STD_LOGIC;
    \rdata_reg[23]_i_21\ : in STD_LOGIC;
    \rdata_reg[24]_i_11\ : in STD_LOGIC;
    \rdata_reg[24]_i_21\ : in STD_LOGIC;
    \rdata_reg[25]_i_11\ : in STD_LOGIC;
    \rdata_reg[25]_i_21\ : in STD_LOGIC;
    \rdata_reg[26]_i_11\ : in STD_LOGIC;
    \rdata_reg[26]_i_21\ : in STD_LOGIC;
    \rdata_reg[27]_i_11\ : in STD_LOGIC;
    \rdata_reg[27]_i_21\ : in STD_LOGIC;
    \rdata_reg[28]_i_11\ : in STD_LOGIC;
    \rdata_reg[28]_i_21\ : in STD_LOGIC;
    \rdata_reg[29]_i_11\ : in STD_LOGIC;
    \rdata_reg[29]_i_21\ : in STD_LOGIC;
    \rdata_reg[30]_i_11\ : in STD_LOGIC;
    \rdata_reg[30]_i_21\ : in STD_LOGIC;
    \rdata_reg[31]_i_17\ : in STD_LOGIC;
    \rdata_reg[31]_i_37\ : in STD_LOGIC;
    int_weight_2_read_reg : in STD_LOGIC;
    \rdata_reg[0]_i_26\ : in STD_LOGIC;
    \rdata_reg[7]_i_26\ : in STD_LOGIC;
    \rdata_reg[1]_i_23\ : in STD_LOGIC;
    \rdata_reg[4]_i_20\ : in STD_LOGIC;
    \rdata_reg[5]_i_20\ : in STD_LOGIC;
    \rdata_reg[6]_i_20\ : in STD_LOGIC;
    \rdata_reg[8]_i_20\ : in STD_LOGIC;
    \rdata_reg[9]_i_20\ : in STD_LOGIC;
    \rdata_reg[10]_i_20\ : in STD_LOGIC;
    \rdata_reg[11]_i_20\ : in STD_LOGIC;
    \rdata_reg[12]_i_20\ : in STD_LOGIC;
    \rdata_reg[13]_i_20\ : in STD_LOGIC;
    \rdata_reg[14]_i_20\ : in STD_LOGIC;
    \rdata_reg[15]_i_20\ : in STD_LOGIC;
    \rdata_reg[16]_i_20\ : in STD_LOGIC;
    \rdata_reg[17]_i_20\ : in STD_LOGIC;
    \rdata_reg[18]_i_20\ : in STD_LOGIC;
    \rdata_reg[19]_i_20\ : in STD_LOGIC;
    \rdata_reg[20]_i_20\ : in STD_LOGIC;
    \rdata_reg[21]_i_20\ : in STD_LOGIC;
    \rdata_reg[22]_i_20\ : in STD_LOGIC;
    \rdata_reg[23]_i_20\ : in STD_LOGIC;
    \rdata_reg[24]_i_20\ : in STD_LOGIC;
    \rdata_reg[25]_i_20\ : in STD_LOGIC;
    \rdata_reg[26]_i_20\ : in STD_LOGIC;
    \rdata_reg[27]_i_20\ : in STD_LOGIC;
    \rdata_reg[28]_i_20\ : in STD_LOGIC;
    \rdata_reg[29]_i_20\ : in STD_LOGIC;
    \rdata_reg[30]_i_20\ : in STD_LOGIC;
    \rdata_reg[31]_i_35_0\ : in STD_LOGIC;
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_weight_2_write_reg : in STD_LOGIC;
    \b_assign_reg_132_reg[0]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[1]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[2]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[3]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[4]_i_3__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[5]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[6]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[7]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[8]_i_3__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[9]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[10]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[11]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[12]_i_3__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[13]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[14]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[15]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[16]_i_3__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[17]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[18]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[19]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[20]_i_3__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[21]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[22]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[23]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[24]_i_3__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[25]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[26]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[27]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[28]_i_3__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[29]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[30]_i_2__1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_29 : entity is "cnn_fc_i50_o10_CTRL_s_axi_ram";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_29;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_29 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \b_assign_reg_132[12]_i_4__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_5__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_6__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_7__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_4__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_5__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_6__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_7__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_4__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_5__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_6__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_7__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_4__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_5__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_6__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_7__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_4__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_5__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_6__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_7__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_4__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_5__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_6__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_4__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_5__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_6__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_7__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_8__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_4__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_5__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_6__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_7__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__1_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__1_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__1_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__1_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__1_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__1_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__1_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__1_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__1_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__1_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__1_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__1_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__1_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__1_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__1_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_3__1_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_3__1_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__1_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__1_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__1_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__1_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__1_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__1_n_6\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_1__7_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_2__7_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_3__7_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_4__7_n_3\ : STD_LOGIC;
  signal \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \rdata[10]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[11]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[12]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[13]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[14]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[15]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[16]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[17]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[18]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[19]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_11_n_3\ : STD_LOGIC;
  signal \rdata[20]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[21]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[22]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[23]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[24]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[25]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[26]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[27]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[28]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[29]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[30]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_15_n_3\ : STD_LOGIC;
  signal \rdata[4]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[5]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[6]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[8]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[9]_i_10_n_3\ : STD_LOGIC;
  signal \^rdata_reg[31]_i_35\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_b_assign_reg_132_reg[31]_i_3__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_b_assign_reg_132_reg[31]_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \b_assign_reg_132[31]_i_1__1\ : label is "soft_lutpair2";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gen_write[1].mem_reg\ : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_write[1].mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_write[1].mem_reg\ : label is 1600;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_write[1].mem_reg\ : label is "gen_write[1].mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_write[1].mem_reg\ : label is 63;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_write[1].mem_reg\ : label is 31;
begin
  DOADO(31 downto 0) <= \^doado\(31 downto 0);
  \rdata_reg[31]_i_35\(31 downto 0) <= \^rdata_reg[31]_i_35\(31 downto 0);
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(31),
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => weight_2_q0(0)
    );
\b_assign_reg_132[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \b_assign_reg_132_reg[0]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(0)
    );
\b_assign_reg_132[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(10),
      I1 => \^doado\(10),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[10]_i_2__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(10)
    );
\b_assign_reg_132[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(11),
      I1 => \^doado\(11),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[11]_i_2__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(11)
    );
\b_assign_reg_132[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(12),
      I1 => \^doado\(12),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[12]_i_3__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(12)
    );
\b_assign_reg_132[12]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[12]_i_3__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(12),
      O => \b_assign_reg_132[12]_i_4__1_n_3\
    );
\b_assign_reg_132[12]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[11]_i_2__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(11),
      O => \b_assign_reg_132[12]_i_5__1_n_3\
    );
\b_assign_reg_132[12]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[10]_i_2__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(10),
      O => \b_assign_reg_132[12]_i_6__1_n_3\
    );
\b_assign_reg_132[12]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[9]_i_2__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(9),
      O => \b_assign_reg_132[12]_i_7__1_n_3\
    );
\b_assign_reg_132[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(13),
      I1 => \^doado\(13),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[13]_i_2__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(13)
    );
\b_assign_reg_132[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(14),
      I1 => \^doado\(14),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[14]_i_2__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(14)
    );
\b_assign_reg_132[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(15),
      I1 => \^doado\(15),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[15]_i_2__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(15)
    );
\b_assign_reg_132[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(16),
      I1 => \^doado\(16),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[16]_i_3__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(16)
    );
\b_assign_reg_132[16]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[16]_i_3__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(16),
      O => \b_assign_reg_132[16]_i_4__1_n_3\
    );
\b_assign_reg_132[16]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[15]_i_2__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(15),
      O => \b_assign_reg_132[16]_i_5__1_n_3\
    );
\b_assign_reg_132[16]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[14]_i_2__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(14),
      O => \b_assign_reg_132[16]_i_6__1_n_3\
    );
\b_assign_reg_132[16]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[13]_i_2__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(13),
      O => \b_assign_reg_132[16]_i_7__1_n_3\
    );
\b_assign_reg_132[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(17),
      I1 => \^doado\(17),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[17]_i_2__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(17)
    );
\b_assign_reg_132[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(18),
      I1 => \^doado\(18),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[18]_i_2__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(18)
    );
\b_assign_reg_132[19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(19),
      I1 => \^doado\(19),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[19]_i_2__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(19)
    );
\b_assign_reg_132[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(1),
      I1 => \^doado\(1),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[1]_i_2__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(1)
    );
\b_assign_reg_132[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(20),
      I1 => \^doado\(20),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[20]_i_3__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(20)
    );
\b_assign_reg_132[20]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[20]_i_3__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(20),
      O => \b_assign_reg_132[20]_i_4__1_n_3\
    );
\b_assign_reg_132[20]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[19]_i_2__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(19),
      O => \b_assign_reg_132[20]_i_5__1_n_3\
    );
\b_assign_reg_132[20]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[18]_i_2__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(18),
      O => \b_assign_reg_132[20]_i_6__1_n_3\
    );
\b_assign_reg_132[20]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[17]_i_2__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(17),
      O => \b_assign_reg_132[20]_i_7__1_n_3\
    );
\b_assign_reg_132[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(21),
      I1 => \^doado\(21),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[21]_i_2__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(21)
    );
\b_assign_reg_132[22]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(22),
      I1 => \^doado\(22),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[22]_i_2__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(22)
    );
\b_assign_reg_132[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(23),
      I1 => \^doado\(23),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[23]_i_2__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(23)
    );
\b_assign_reg_132[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(24),
      I1 => \^doado\(24),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[24]_i_3__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(24)
    );
\b_assign_reg_132[24]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[24]_i_3__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(24),
      O => \b_assign_reg_132[24]_i_4__1_n_3\
    );
\b_assign_reg_132[24]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[23]_i_2__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(23),
      O => \b_assign_reg_132[24]_i_5__1_n_3\
    );
\b_assign_reg_132[24]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[22]_i_2__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(22),
      O => \b_assign_reg_132[24]_i_6__1_n_3\
    );
\b_assign_reg_132[24]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[21]_i_2__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(21),
      O => \b_assign_reg_132[24]_i_7__1_n_3\
    );
\b_assign_reg_132[25]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(25),
      I1 => \^doado\(25),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[25]_i_2__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(25)
    );
\b_assign_reg_132[26]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(26),
      I1 => \^doado\(26),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[26]_i_2__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(26)
    );
\b_assign_reg_132[27]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(27),
      I1 => \^doado\(27),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[27]_i_2__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(27)
    );
\b_assign_reg_132[28]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(28),
      I1 => \^doado\(28),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[28]_i_3__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(28)
    );
\b_assign_reg_132[28]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[28]_i_3__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(28),
      O => \b_assign_reg_132[28]_i_4__1_n_3\
    );
\b_assign_reg_132[28]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[27]_i_2__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(27),
      O => \b_assign_reg_132[28]_i_5__1_n_3\
    );
\b_assign_reg_132[28]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[26]_i_2__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(26),
      O => \b_assign_reg_132[28]_i_6__1_n_3\
    );
\b_assign_reg_132[28]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[25]_i_2__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(25),
      O => \b_assign_reg_132[28]_i_7__1_n_3\
    );
\b_assign_reg_132[29]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(29),
      I1 => \^doado\(29),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[29]_i_2__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(29)
    );
\b_assign_reg_132[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(2),
      I1 => \^doado\(2),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[2]_i_2__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(2)
    );
\b_assign_reg_132[30]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(30),
      I1 => \^doado\(30),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[30]_i_2__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(30)
    );
\b_assign_reg_132[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \b_assign_reg_132_reg[31]_i_2__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(31),
      I3 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(31),
      O => \b_assign_reg_132_reg[31]\(31)
    );
\b_assign_reg_132[31]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[31]_i_2__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(31),
      O => \b_assign_reg_132[31]_i_4__0_n_3\
    );
\b_assign_reg_132[31]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[30]_i_2__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(30),
      O => \b_assign_reg_132[31]_i_5__1_n_3\
    );
\b_assign_reg_132[31]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[29]_i_2__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(29),
      O => \b_assign_reg_132[31]_i_6__1_n_3\
    );
\b_assign_reg_132[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(3),
      I1 => \^doado\(3),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[3]_i_2__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(3)
    );
\b_assign_reg_132[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(4),
      I1 => \^doado\(4),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[4]_i_3__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(4)
    );
\b_assign_reg_132[4]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[0]_i_2__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(0),
      O => \b_assign_reg_132[4]_i_4__1_n_3\
    );
\b_assign_reg_132[4]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[4]_i_3__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(4),
      O => \b_assign_reg_132[4]_i_5__1_n_3\
    );
\b_assign_reg_132[4]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[3]_i_2__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(3),
      O => \b_assign_reg_132[4]_i_6__1_n_3\
    );
\b_assign_reg_132[4]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[2]_i_2__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(2),
      O => \b_assign_reg_132[4]_i_7__1_n_3\
    );
\b_assign_reg_132[4]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[1]_i_2__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(1),
      O => \b_assign_reg_132[4]_i_8__1_n_3\
    );
\b_assign_reg_132[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(5),
      I1 => \^doado\(5),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[5]_i_2__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(5)
    );
\b_assign_reg_132[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(6),
      I1 => \^doado\(6),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[6]_i_2__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(6)
    );
\b_assign_reg_132[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(7),
      I1 => \^doado\(7),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[7]_i_2__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(7)
    );
\b_assign_reg_132[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(8),
      I1 => \^doado\(8),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[8]_i_3__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(8)
    );
\b_assign_reg_132[8]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[8]_i_3__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(8),
      O => \b_assign_reg_132[8]_i_4__1_n_3\
    );
\b_assign_reg_132[8]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[7]_i_2__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(7),
      O => \b_assign_reg_132[8]_i_5__1_n_3\
    );
\b_assign_reg_132[8]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[6]_i_2__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(6),
      O => \b_assign_reg_132[8]_i_6__1_n_3\
    );
\b_assign_reg_132[8]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[5]_i_2__1\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(5),
      O => \b_assign_reg_132[8]_i_7__1_n_3\
    );
\b_assign_reg_132[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(9),
      I1 => \^doado\(9),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[9]_i_2__1\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__1\,
      O => \b_assign_reg_132_reg[31]\(9)
    );
\b_assign_reg_132_reg[12]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[8]_i_2__1_n_3\,
      CO(3) => \b_assign_reg_132_reg[12]_i_2__1_n_3\,
      CO(2) => \b_assign_reg_132_reg[12]_i_2__1_n_4\,
      CO(1) => \b_assign_reg_132_reg[12]_i_2__1_n_5\,
      CO(0) => \b_assign_reg_132_reg[12]_i_2__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(12 downto 9),
      S(3) => \b_assign_reg_132[12]_i_4__1_n_3\,
      S(2) => \b_assign_reg_132[12]_i_5__1_n_3\,
      S(1) => \b_assign_reg_132[12]_i_6__1_n_3\,
      S(0) => \b_assign_reg_132[12]_i_7__1_n_3\
    );
\b_assign_reg_132_reg[16]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[12]_i_2__1_n_3\,
      CO(3) => \b_assign_reg_132_reg[16]_i_2__1_n_3\,
      CO(2) => \b_assign_reg_132_reg[16]_i_2__1_n_4\,
      CO(1) => \b_assign_reg_132_reg[16]_i_2__1_n_5\,
      CO(0) => \b_assign_reg_132_reg[16]_i_2__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(16 downto 13),
      S(3) => \b_assign_reg_132[16]_i_4__1_n_3\,
      S(2) => \b_assign_reg_132[16]_i_5__1_n_3\,
      S(1) => \b_assign_reg_132[16]_i_6__1_n_3\,
      S(0) => \b_assign_reg_132[16]_i_7__1_n_3\
    );
\b_assign_reg_132_reg[20]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[16]_i_2__1_n_3\,
      CO(3) => \b_assign_reg_132_reg[20]_i_2__1_n_3\,
      CO(2) => \b_assign_reg_132_reg[20]_i_2__1_n_4\,
      CO(1) => \b_assign_reg_132_reg[20]_i_2__1_n_5\,
      CO(0) => \b_assign_reg_132_reg[20]_i_2__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(20 downto 17),
      S(3) => \b_assign_reg_132[20]_i_4__1_n_3\,
      S(2) => \b_assign_reg_132[20]_i_5__1_n_3\,
      S(1) => \b_assign_reg_132[20]_i_6__1_n_3\,
      S(0) => \b_assign_reg_132[20]_i_7__1_n_3\
    );
\b_assign_reg_132_reg[24]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[20]_i_2__1_n_3\,
      CO(3) => \b_assign_reg_132_reg[24]_i_2__1_n_3\,
      CO(2) => \b_assign_reg_132_reg[24]_i_2__1_n_4\,
      CO(1) => \b_assign_reg_132_reg[24]_i_2__1_n_5\,
      CO(0) => \b_assign_reg_132_reg[24]_i_2__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(24 downto 21),
      S(3) => \b_assign_reg_132[24]_i_4__1_n_3\,
      S(2) => \b_assign_reg_132[24]_i_5__1_n_3\,
      S(1) => \b_assign_reg_132[24]_i_6__1_n_3\,
      S(0) => \b_assign_reg_132[24]_i_7__1_n_3\
    );
\b_assign_reg_132_reg[28]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[24]_i_2__1_n_3\,
      CO(3) => \b_assign_reg_132_reg[28]_i_2__1_n_3\,
      CO(2) => \b_assign_reg_132_reg[28]_i_2__1_n_4\,
      CO(1) => \b_assign_reg_132_reg[28]_i_2__1_n_5\,
      CO(0) => \b_assign_reg_132_reg[28]_i_2__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(28 downto 25),
      S(3) => \b_assign_reg_132[28]_i_4__1_n_3\,
      S(2) => \b_assign_reg_132[28]_i_5__1_n_3\,
      S(1) => \b_assign_reg_132[28]_i_6__1_n_3\,
      S(0) => \b_assign_reg_132[28]_i_7__1_n_3\
    );
\b_assign_reg_132_reg[31]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[28]_i_2__1_n_3\,
      CO(3 downto 2) => \NLW_b_assign_reg_132_reg[31]_i_3__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \b_assign_reg_132_reg[31]_i_3__1_n_5\,
      CO(0) => \b_assign_reg_132_reg[31]_i_3__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_b_assign_reg_132_reg[31]_i_3__1_O_UNCONNECTED\(3),
      O(2 downto 0) => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(31 downto 29),
      S(3) => '0',
      S(2) => \b_assign_reg_132[31]_i_4__0_n_3\,
      S(1) => \b_assign_reg_132[31]_i_5__1_n_3\,
      S(0) => \b_assign_reg_132[31]_i_6__1_n_3\
    );
\b_assign_reg_132_reg[4]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_assign_reg_132_reg[4]_i_2__1_n_3\,
      CO(2) => \b_assign_reg_132_reg[4]_i_2__1_n_4\,
      CO(1) => \b_assign_reg_132_reg[4]_i_2__1_n_5\,
      CO(0) => \b_assign_reg_132_reg[4]_i_2__1_n_6\,
      CYINIT => \b_assign_reg_132[4]_i_4__1_n_3\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(4 downto 1),
      S(3) => \b_assign_reg_132[4]_i_5__1_n_3\,
      S(2) => \b_assign_reg_132[4]_i_6__1_n_3\,
      S(1) => \b_assign_reg_132[4]_i_7__1_n_3\,
      S(0) => \b_assign_reg_132[4]_i_8__1_n_3\
    );
\b_assign_reg_132_reg[8]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[4]_i_2__1_n_3\,
      CO(3) => \b_assign_reg_132_reg[8]_i_2__1_n_3\,
      CO(2) => \b_assign_reg_132_reg[8]_i_2__1_n_4\,
      CO(1) => \b_assign_reg_132_reg[8]_i_2__1_n_5\,
      CO(0) => \b_assign_reg_132_reg[8]_i_2__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_760/tmp_5_fu_60_p2\(8 downto 5),
      S(3) => \b_assign_reg_132[8]_i_4__1_n_3\,
      S(2) => \b_assign_reg_132[8]_i_5__1_n_3\,
      S(1) => \b_assign_reg_132[8]_i_6__1_n_3\,
      S(0) => \b_assign_reg_132[8]_i_7__1_n_3\
    );
\gen_write[1].mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 11) => B"11111",
      ADDRARDADDR(10 downto 5) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 11) => B"11111",
      ADDRBWRADDR(10 downto 5) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \^doado\(31 downto 0),
      DOBDO(31 downto 0) => \^rdata_reg[31]_i_35\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => \gen_write[1].mem_reg_i_1__7_n_3\,
      WEBWE(2) => \gen_write[1].mem_reg_i_2__7_n_3\,
      WEBWE(1) => \gen_write[1].mem_reg_i_3__7_n_3\,
      WEBWE(0) => \gen_write[1].mem_reg_i_4__7_n_3\
    );
\gen_write[1].mem_reg_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => int_weight_2_write_reg,
      O => \gen_write[1].mem_reg_i_1__7_n_3\
    );
\gen_write[1].mem_reg_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => int_weight_2_write_reg,
      O => \gen_write[1].mem_reg_i_2__7_n_3\
    );
\gen_write[1].mem_reg_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => int_weight_2_write_reg,
      O => \gen_write[1].mem_reg_i_3__7_n_3\
    );
\gen_write[1].mem_reg_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => int_weight_2_write_reg,
      O => \gen_write[1].mem_reg_i_4__7_n_3\
    );
\rdata[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[0]_i_26\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(0),
      O => \rdata_reg[0]\
    );
\rdata[10]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[10]_i_20\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(10),
      O => \rdata[10]_i_10_n_3\
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[10]_i_10_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[10]_i_11\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(5),
      I5 => \rdata_reg[10]_i_21\,
      O => \rdata_reg[10]\
    );
\rdata[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[11]_i_20\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(11),
      O => \rdata[11]_i_10_n_3\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[11]_i_10_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[11]_i_11\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(6),
      I5 => \rdata_reg[11]_i_21\,
      O => \rdata_reg[11]\
    );
\rdata[12]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[12]_i_20\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(12),
      O => \rdata[12]_i_10_n_3\
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[12]_i_10_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[12]_i_11\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(7),
      I5 => \rdata_reg[12]_i_21\,
      O => \rdata_reg[12]\
    );
\rdata[13]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[13]_i_20\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(13),
      O => \rdata[13]_i_10_n_3\
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[13]_i_10_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[13]_i_11\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(8),
      I5 => \rdata_reg[13]_i_21\,
      O => \rdata_reg[13]\
    );
\rdata[14]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[14]_i_20\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(14),
      O => \rdata[14]_i_10_n_3\
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[14]_i_10_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[14]_i_11\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(9),
      I5 => \rdata_reg[14]_i_21\,
      O => \rdata_reg[14]\
    );
\rdata[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[15]_i_20\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(15),
      O => \rdata[15]_i_10_n_3\
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[15]_i_10_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[15]_i_11\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(10),
      I5 => \rdata_reg[15]_i_21\,
      O => \rdata_reg[15]\
    );
\rdata[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[16]_i_20\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(16),
      O => \rdata[16]_i_10_n_3\
    );
\rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[16]_i_10_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[16]_i_11\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(11),
      I5 => \rdata_reg[16]_i_21\,
      O => \rdata_reg[16]\
    );
\rdata[17]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[17]_i_20\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(17),
      O => \rdata[17]_i_10_n_3\
    );
\rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[17]_i_10_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[17]_i_11\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(12),
      I5 => \rdata_reg[17]_i_21\,
      O => \rdata_reg[17]\
    );
\rdata[18]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[18]_i_20\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(18),
      O => \rdata[18]_i_10_n_3\
    );
\rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[18]_i_10_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[18]_i_11\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(13),
      I5 => \rdata_reg[18]_i_21\,
      O => \rdata_reg[18]\
    );
\rdata[19]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[19]_i_20\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(19),
      O => \rdata[19]_i_10_n_3\
    );
\rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[19]_i_10_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[19]_i_11\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(14),
      I5 => \rdata_reg[19]_i_21\,
      O => \rdata_reg[19]\
    );
\rdata[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[1]_i_23\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(1),
      O => \rdata[1]_i_11_n_3\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \int_isr_reg[1]\,
      I1 => \rdata[1]_i_11_n_3\,
      I2 => \rdata_reg[1]_i_24\,
      I3 => \rdata_reg[1]_i_25\,
      I4 => int_ap_done_reg,
      O => \rdata_reg[1]\
    );
\rdata[20]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[20]_i_20\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(20),
      O => \rdata[20]_i_10_n_3\
    );
\rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[20]_i_10_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[20]_i_11\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(15),
      I5 => \rdata_reg[20]_i_21\,
      O => \rdata_reg[20]\
    );
\rdata[21]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[21]_i_20\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(21),
      O => \rdata[21]_i_10_n_3\
    );
\rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[21]_i_10_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[21]_i_11\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(16),
      I5 => \rdata_reg[21]_i_21\,
      O => \rdata_reg[21]\
    );
\rdata[22]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[22]_i_20\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(22),
      O => \rdata[22]_i_10_n_3\
    );
\rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[22]_i_10_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[22]_i_11\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(17),
      I5 => \rdata_reg[22]_i_21\,
      O => \rdata_reg[22]\
    );
\rdata[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[23]_i_20\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(23),
      O => \rdata[23]_i_10_n_3\
    );
\rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[23]_i_10_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[23]_i_11\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(18),
      I5 => \rdata_reg[23]_i_21\,
      O => \rdata_reg[23]\
    );
\rdata[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[24]_i_20\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(24),
      O => \rdata[24]_i_10_n_3\
    );
\rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[24]_i_10_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[24]_i_11\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(19),
      I5 => \rdata_reg[24]_i_21\,
      O => \rdata_reg[24]\
    );
\rdata[25]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[25]_i_20\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(25),
      O => \rdata[25]_i_10_n_3\
    );
\rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[25]_i_10_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[25]_i_11\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(20),
      I5 => \rdata_reg[25]_i_21\,
      O => \rdata_reg[25]\
    );
\rdata[26]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[26]_i_20\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(26),
      O => \rdata[26]_i_10_n_3\
    );
\rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[26]_i_10_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[26]_i_11\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(21),
      I5 => \rdata_reg[26]_i_21\,
      O => \rdata_reg[26]\
    );
\rdata[27]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[27]_i_20\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(27),
      O => \rdata[27]_i_10_n_3\
    );
\rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[27]_i_10_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[27]_i_11\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(22),
      I5 => \rdata_reg[27]_i_21\,
      O => \rdata_reg[27]\
    );
\rdata[28]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[28]_i_20\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(28),
      O => \rdata[28]_i_10_n_3\
    );
\rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[28]_i_10_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[28]_i_11\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(23),
      I5 => \rdata_reg[28]_i_21\,
      O => \rdata_reg[28]\
    );
\rdata[29]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[29]_i_20\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(29),
      O => \rdata[29]_i_10_n_3\
    );
\rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[29]_i_10_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[29]_i_11\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(24),
      I5 => \rdata_reg[29]_i_21\,
      O => \rdata_reg[29]\
    );
\rdata[30]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[30]_i_20\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(30),
      O => \rdata[30]_i_10_n_3\
    );
\rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[30]_i_10_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[30]_i_11\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(25),
      I5 => \rdata_reg[30]_i_21\,
      O => \rdata_reg[30]\
    );
\rdata[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[31]_i_35_0\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(31),
      O => \rdata[31]_i_15_n_3\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[31]_i_15_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[31]_i_17\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(26),
      I5 => \rdata_reg[31]_i_37\,
      O => \rdata_reg[31]\
    );
\rdata[4]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[4]_i_20\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(4),
      O => \rdata[4]_i_10_n_3\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[4]_i_10_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[4]_i_11\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(0),
      I5 => \rdata_reg[4]_i_21\,
      O => \rdata_reg[4]\
    );
\rdata[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[5]_i_20\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(5),
      O => \rdata[5]_i_10_n_3\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[5]_i_10_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[5]_i_11\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(1),
      I5 => \rdata_reg[5]_i_21\,
      O => \rdata_reg[5]\
    );
\rdata[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[6]_i_20\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(6),
      O => \rdata[6]_i_10_n_3\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[6]_i_10_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[6]_i_11\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(2),
      I5 => \rdata_reg[6]_i_21\,
      O => \rdata_reg[6]\
    );
\rdata[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[8]_i_20\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(8),
      O => \rdata[8]_i_10_n_3\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[8]_i_10_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[8]_i_11\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(3),
      I5 => \rdata_reg[8]_i_21\,
      O => \rdata_reg[8]\
    );
\rdata[9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_2_read_reg,
      I1 => \rdata_reg[9]_i_20\,
      I2 => \rdata_reg[7]_i_26\,
      I3 => \^rdata_reg[31]_i_35\(9),
      O => \rdata[9]_i_10_n_3\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[9]_i_10_n_3\,
      I1 => int_weight_1_read_reg,
      I2 => \rdata_reg[9]_i_11\,
      I3 => \rdata_reg[31]_i_18\,
      I4 => \gen_write[1].mem_reg_0\(4),
      I5 => \rdata_reg[9]_i_21\,
      O => \rdata_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_30 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]_i_34\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    weight_3_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_assign_reg_132_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[2]\ : out STD_LOGIC;
    \rdata_reg[3]\ : out STD_LOGIC;
    \rdata_reg[7]\ : out STD_LOGIC;
    \rdata_reg[1]\ : out STD_LOGIC;
    \rdata_reg[4]\ : out STD_LOGIC;
    \rdata_reg[5]\ : out STD_LOGIC;
    \rdata_reg[6]\ : out STD_LOGIC;
    \rdata_reg[8]\ : out STD_LOGIC;
    \rdata_reg[9]\ : out STD_LOGIC;
    \rdata_reg[10]\ : out STD_LOGIC;
    \rdata_reg[11]\ : out STD_LOGIC;
    \rdata_reg[12]\ : out STD_LOGIC;
    \rdata_reg[13]\ : out STD_LOGIC;
    \rdata_reg[14]\ : out STD_LOGIC;
    \rdata_reg[15]\ : out STD_LOGIC;
    \rdata_reg[16]\ : out STD_LOGIC;
    \rdata_reg[17]\ : out STD_LOGIC;
    \rdata_reg[18]\ : out STD_LOGIC;
    \rdata_reg[19]\ : out STD_LOGIC;
    \rdata_reg[20]\ : out STD_LOGIC;
    \rdata_reg[21]\ : out STD_LOGIC;
    \rdata_reg[22]\ : out STD_LOGIC;
    \rdata_reg[23]\ : out STD_LOGIC;
    \rdata_reg[24]\ : out STD_LOGIC;
    \rdata_reg[25]\ : out STD_LOGIC;
    \rdata_reg[26]\ : out STD_LOGIC;
    \rdata_reg[27]\ : out STD_LOGIC;
    \rdata_reg[28]\ : out STD_LOGIC;
    \rdata_reg[29]\ : out STD_LOGIC;
    \rdata_reg[30]\ : out STD_LOGIC;
    \rdata_reg[31]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_i_3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[31]_i_2__2\ : in STD_LOGIC;
    int_weight_2_read_reg : in STD_LOGIC;
    \rdata_reg[2]_i_18\ : in STD_LOGIC;
    \rdata_reg[7]_i_26\ : in STD_LOGIC;
    \gen_write[1].mem_reg_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rdata_reg[2]_i_24\ : in STD_LOGIC;
    \rdata_reg[3]_i_18\ : in STD_LOGIC;
    \rdata_reg[3]_i_24\ : in STD_LOGIC;
    \rdata_reg[7]_i_25\ : in STD_LOGIC;
    \rdata_reg[7]_i_37\ : in STD_LOGIC;
    int_weight_3_read_reg : in STD_LOGIC;
    \rdata_reg[1]_i_21\ : in STD_LOGIC;
    \rdata_reg[0]_i_10\ : in STD_LOGIC;
    \rdata_reg[2]_i_23\ : in STD_LOGIC;
    \rdata_reg[3]_i_23\ : in STD_LOGIC;
    \rdata_reg[4]_i_19\ : in STD_LOGIC;
    \rdata_reg[5]_i_19\ : in STD_LOGIC;
    \rdata_reg[6]_i_19\ : in STD_LOGIC;
    \rdata_reg[7]_i_35\ : in STD_LOGIC;
    \rdata_reg[8]_i_19\ : in STD_LOGIC;
    \rdata_reg[9]_i_19\ : in STD_LOGIC;
    \rdata_reg[10]_i_19\ : in STD_LOGIC;
    \rdata_reg[11]_i_19\ : in STD_LOGIC;
    \rdata_reg[12]_i_19\ : in STD_LOGIC;
    \rdata_reg[13]_i_19\ : in STD_LOGIC;
    \rdata_reg[14]_i_19\ : in STD_LOGIC;
    \rdata_reg[15]_i_19\ : in STD_LOGIC;
    \rdata_reg[16]_i_19\ : in STD_LOGIC;
    \rdata_reg[17]_i_19\ : in STD_LOGIC;
    \rdata_reg[18]_i_19\ : in STD_LOGIC;
    \rdata_reg[19]_i_19\ : in STD_LOGIC;
    \rdata_reg[20]_i_19\ : in STD_LOGIC;
    \rdata_reg[21]_i_19\ : in STD_LOGIC;
    \rdata_reg[22]_i_19\ : in STD_LOGIC;
    \rdata_reg[23]_i_19\ : in STD_LOGIC;
    \rdata_reg[24]_i_19\ : in STD_LOGIC;
    \rdata_reg[25]_i_19\ : in STD_LOGIC;
    \rdata_reg[26]_i_19\ : in STD_LOGIC;
    \rdata_reg[27]_i_19\ : in STD_LOGIC;
    \rdata_reg[28]_i_19\ : in STD_LOGIC;
    \rdata_reg[29]_i_19\ : in STD_LOGIC;
    \rdata_reg[30]_i_19\ : in STD_LOGIC;
    \rdata_reg[31]_i_34_0\ : in STD_LOGIC;
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_weight_3_write_reg : in STD_LOGIC;
    \b_assign_reg_132_reg[0]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[1]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[2]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[3]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[4]_i_3__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[5]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[6]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[7]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[8]_i_3__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[9]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[10]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[11]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[12]_i_3__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[13]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[14]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[15]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[16]_i_3__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[17]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[18]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[19]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[20]_i_3__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[21]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[22]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[23]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[24]_i_3__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[25]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[26]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[27]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[28]_i_3__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[29]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[30]_i_2__2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_30 : entity is "cnn_fc_i50_o10_CTRL_s_axi_ram";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_30;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_30 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \b_assign_reg_132[12]_i_4__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_5__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_6__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_7__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_4__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_5__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_6__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_7__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_4__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_5__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_6__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_7__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_4__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_5__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_6__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_7__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_4__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_5__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_6__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_7__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_4__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_5__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_6__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_4__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_5__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_6__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_7__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_8__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_4__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_5__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_6__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_7__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__2_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__2_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__2_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__2_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__2_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__2_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__2_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__2_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__2_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__2_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__2_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__2_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__2_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__2_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__2_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_3__2_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_3__2_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__2_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__2_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__2_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__2_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__2_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__2_n_6\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_1__6_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_2__6_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_3__6_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_4__6_n_3\ : STD_LOGIC;
  signal \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \rdata[2]_i_17_n_3\ : STD_LOGIC;
  signal \rdata[3]_i_17_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_23_n_3\ : STD_LOGIC;
  signal \^rdata_reg[31]_i_34\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_b_assign_reg_132_reg[31]_i_3__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_b_assign_reg_132_reg[31]_i_3__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \b_assign_reg_132[31]_i_1__2\ : label is "soft_lutpair3";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gen_write[1].mem_reg\ : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_write[1].mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_write[1].mem_reg\ : label is 1600;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_write[1].mem_reg\ : label is "gen_write[1].mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_write[1].mem_reg\ : label is 63;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_write[1].mem_reg\ : label is 31;
begin
  DOADO(31 downto 0) <= \^doado\(31 downto 0);
  \rdata_reg[31]_i_34\(31 downto 0) <= \^rdata_reg[31]_i_34\(31 downto 0);
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(31),
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => weight_3_q0(0)
    );
\b_assign_reg_132[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \b_assign_reg_132_reg[0]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(0)
    );
\b_assign_reg_132[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(10),
      I1 => \^doado\(10),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[10]_i_2__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(10)
    );
\b_assign_reg_132[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(11),
      I1 => \^doado\(11),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[11]_i_2__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(11)
    );
\b_assign_reg_132[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(12),
      I1 => \^doado\(12),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[12]_i_3__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(12)
    );
\b_assign_reg_132[12]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[12]_i_3__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(12),
      O => \b_assign_reg_132[12]_i_4__2_n_3\
    );
\b_assign_reg_132[12]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[11]_i_2__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(11),
      O => \b_assign_reg_132[12]_i_5__2_n_3\
    );
\b_assign_reg_132[12]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[10]_i_2__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(10),
      O => \b_assign_reg_132[12]_i_6__2_n_3\
    );
\b_assign_reg_132[12]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[9]_i_2__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(9),
      O => \b_assign_reg_132[12]_i_7__2_n_3\
    );
\b_assign_reg_132[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(13),
      I1 => \^doado\(13),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[13]_i_2__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(13)
    );
\b_assign_reg_132[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(14),
      I1 => \^doado\(14),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[14]_i_2__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(14)
    );
\b_assign_reg_132[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(15),
      I1 => \^doado\(15),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[15]_i_2__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(15)
    );
\b_assign_reg_132[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(16),
      I1 => \^doado\(16),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[16]_i_3__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(16)
    );
\b_assign_reg_132[16]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[16]_i_3__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(16),
      O => \b_assign_reg_132[16]_i_4__2_n_3\
    );
\b_assign_reg_132[16]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[15]_i_2__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(15),
      O => \b_assign_reg_132[16]_i_5__2_n_3\
    );
\b_assign_reg_132[16]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[14]_i_2__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(14),
      O => \b_assign_reg_132[16]_i_6__2_n_3\
    );
\b_assign_reg_132[16]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[13]_i_2__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(13),
      O => \b_assign_reg_132[16]_i_7__2_n_3\
    );
\b_assign_reg_132[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(17),
      I1 => \^doado\(17),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[17]_i_2__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(17)
    );
\b_assign_reg_132[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(18),
      I1 => \^doado\(18),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[18]_i_2__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(18)
    );
\b_assign_reg_132[19]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(19),
      I1 => \^doado\(19),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[19]_i_2__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(19)
    );
\b_assign_reg_132[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(1),
      I1 => \^doado\(1),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[1]_i_2__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(1)
    );
\b_assign_reg_132[20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(20),
      I1 => \^doado\(20),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[20]_i_3__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(20)
    );
\b_assign_reg_132[20]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[20]_i_3__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(20),
      O => \b_assign_reg_132[20]_i_4__2_n_3\
    );
\b_assign_reg_132[20]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[19]_i_2__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(19),
      O => \b_assign_reg_132[20]_i_5__2_n_3\
    );
\b_assign_reg_132[20]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[18]_i_2__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(18),
      O => \b_assign_reg_132[20]_i_6__2_n_3\
    );
\b_assign_reg_132[20]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[17]_i_2__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(17),
      O => \b_assign_reg_132[20]_i_7__2_n_3\
    );
\b_assign_reg_132[21]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(21),
      I1 => \^doado\(21),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[21]_i_2__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(21)
    );
\b_assign_reg_132[22]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(22),
      I1 => \^doado\(22),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[22]_i_2__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(22)
    );
\b_assign_reg_132[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(23),
      I1 => \^doado\(23),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[23]_i_2__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(23)
    );
\b_assign_reg_132[24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(24),
      I1 => \^doado\(24),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[24]_i_3__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(24)
    );
\b_assign_reg_132[24]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[24]_i_3__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(24),
      O => \b_assign_reg_132[24]_i_4__2_n_3\
    );
\b_assign_reg_132[24]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[23]_i_2__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(23),
      O => \b_assign_reg_132[24]_i_5__2_n_3\
    );
\b_assign_reg_132[24]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[22]_i_2__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(22),
      O => \b_assign_reg_132[24]_i_6__2_n_3\
    );
\b_assign_reg_132[24]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[21]_i_2__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(21),
      O => \b_assign_reg_132[24]_i_7__2_n_3\
    );
\b_assign_reg_132[25]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(25),
      I1 => \^doado\(25),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[25]_i_2__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(25)
    );
\b_assign_reg_132[26]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(26),
      I1 => \^doado\(26),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[26]_i_2__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(26)
    );
\b_assign_reg_132[27]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(27),
      I1 => \^doado\(27),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[27]_i_2__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(27)
    );
\b_assign_reg_132[28]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(28),
      I1 => \^doado\(28),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[28]_i_3__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(28)
    );
\b_assign_reg_132[28]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[28]_i_3__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(28),
      O => \b_assign_reg_132[28]_i_4__2_n_3\
    );
\b_assign_reg_132[28]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[27]_i_2__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(27),
      O => \b_assign_reg_132[28]_i_5__2_n_3\
    );
\b_assign_reg_132[28]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[26]_i_2__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(26),
      O => \b_assign_reg_132[28]_i_6__2_n_3\
    );
\b_assign_reg_132[28]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[25]_i_2__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(25),
      O => \b_assign_reg_132[28]_i_7__2_n_3\
    );
\b_assign_reg_132[29]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(29),
      I1 => \^doado\(29),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[29]_i_2__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(29)
    );
\b_assign_reg_132[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(2),
      I1 => \^doado\(2),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[2]_i_2__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(2)
    );
\b_assign_reg_132[30]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(30),
      I1 => \^doado\(30),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[30]_i_2__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(30)
    );
\b_assign_reg_132[31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \b_assign_reg_132_reg[31]_i_2__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(31),
      I3 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(31),
      O => \b_assign_reg_132_reg[31]\(31)
    );
\b_assign_reg_132[31]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[31]_i_2__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(31),
      O => \b_assign_reg_132[31]_i_4__1_n_3\
    );
\b_assign_reg_132[31]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[30]_i_2__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(30),
      O => \b_assign_reg_132[31]_i_5__2_n_3\
    );
\b_assign_reg_132[31]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[29]_i_2__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(29),
      O => \b_assign_reg_132[31]_i_6__2_n_3\
    );
\b_assign_reg_132[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(3),
      I1 => \^doado\(3),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[3]_i_2__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(3)
    );
\b_assign_reg_132[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(4),
      I1 => \^doado\(4),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[4]_i_3__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(4)
    );
\b_assign_reg_132[4]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[0]_i_2__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(0),
      O => \b_assign_reg_132[4]_i_4__2_n_3\
    );
\b_assign_reg_132[4]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[4]_i_3__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(4),
      O => \b_assign_reg_132[4]_i_5__2_n_3\
    );
\b_assign_reg_132[4]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[3]_i_2__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(3),
      O => \b_assign_reg_132[4]_i_6__2_n_3\
    );
\b_assign_reg_132[4]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[2]_i_2__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(2),
      O => \b_assign_reg_132[4]_i_7__2_n_3\
    );
\b_assign_reg_132[4]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[1]_i_2__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(1),
      O => \b_assign_reg_132[4]_i_8__2_n_3\
    );
\b_assign_reg_132[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(5),
      I1 => \^doado\(5),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[5]_i_2__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(5)
    );
\b_assign_reg_132[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(6),
      I1 => \^doado\(6),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[6]_i_2__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(6)
    );
\b_assign_reg_132[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(7),
      I1 => \^doado\(7),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[7]_i_2__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(7)
    );
\b_assign_reg_132[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(8),
      I1 => \^doado\(8),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[8]_i_3__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(8)
    );
\b_assign_reg_132[8]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[8]_i_3__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(8),
      O => \b_assign_reg_132[8]_i_4__2_n_3\
    );
\b_assign_reg_132[8]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[7]_i_2__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(7),
      O => \b_assign_reg_132[8]_i_5__2_n_3\
    );
\b_assign_reg_132[8]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[6]_i_2__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(6),
      O => \b_assign_reg_132[8]_i_6__2_n_3\
    );
\b_assign_reg_132[8]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[5]_i_2__2\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(5),
      O => \b_assign_reg_132[8]_i_7__2_n_3\
    );
\b_assign_reg_132[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(9),
      I1 => \^doado\(9),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[9]_i_2__2\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__2\,
      O => \b_assign_reg_132_reg[31]\(9)
    );
\b_assign_reg_132_reg[12]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[8]_i_2__2_n_3\,
      CO(3) => \b_assign_reg_132_reg[12]_i_2__2_n_3\,
      CO(2) => \b_assign_reg_132_reg[12]_i_2__2_n_4\,
      CO(1) => \b_assign_reg_132_reg[12]_i_2__2_n_5\,
      CO(0) => \b_assign_reg_132_reg[12]_i_2__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(12 downto 9),
      S(3) => \b_assign_reg_132[12]_i_4__2_n_3\,
      S(2) => \b_assign_reg_132[12]_i_5__2_n_3\,
      S(1) => \b_assign_reg_132[12]_i_6__2_n_3\,
      S(0) => \b_assign_reg_132[12]_i_7__2_n_3\
    );
\b_assign_reg_132_reg[16]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[12]_i_2__2_n_3\,
      CO(3) => \b_assign_reg_132_reg[16]_i_2__2_n_3\,
      CO(2) => \b_assign_reg_132_reg[16]_i_2__2_n_4\,
      CO(1) => \b_assign_reg_132_reg[16]_i_2__2_n_5\,
      CO(0) => \b_assign_reg_132_reg[16]_i_2__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(16 downto 13),
      S(3) => \b_assign_reg_132[16]_i_4__2_n_3\,
      S(2) => \b_assign_reg_132[16]_i_5__2_n_3\,
      S(1) => \b_assign_reg_132[16]_i_6__2_n_3\,
      S(0) => \b_assign_reg_132[16]_i_7__2_n_3\
    );
\b_assign_reg_132_reg[20]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[16]_i_2__2_n_3\,
      CO(3) => \b_assign_reg_132_reg[20]_i_2__2_n_3\,
      CO(2) => \b_assign_reg_132_reg[20]_i_2__2_n_4\,
      CO(1) => \b_assign_reg_132_reg[20]_i_2__2_n_5\,
      CO(0) => \b_assign_reg_132_reg[20]_i_2__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(20 downto 17),
      S(3) => \b_assign_reg_132[20]_i_4__2_n_3\,
      S(2) => \b_assign_reg_132[20]_i_5__2_n_3\,
      S(1) => \b_assign_reg_132[20]_i_6__2_n_3\,
      S(0) => \b_assign_reg_132[20]_i_7__2_n_3\
    );
\b_assign_reg_132_reg[24]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[20]_i_2__2_n_3\,
      CO(3) => \b_assign_reg_132_reg[24]_i_2__2_n_3\,
      CO(2) => \b_assign_reg_132_reg[24]_i_2__2_n_4\,
      CO(1) => \b_assign_reg_132_reg[24]_i_2__2_n_5\,
      CO(0) => \b_assign_reg_132_reg[24]_i_2__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(24 downto 21),
      S(3) => \b_assign_reg_132[24]_i_4__2_n_3\,
      S(2) => \b_assign_reg_132[24]_i_5__2_n_3\,
      S(1) => \b_assign_reg_132[24]_i_6__2_n_3\,
      S(0) => \b_assign_reg_132[24]_i_7__2_n_3\
    );
\b_assign_reg_132_reg[28]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[24]_i_2__2_n_3\,
      CO(3) => \b_assign_reg_132_reg[28]_i_2__2_n_3\,
      CO(2) => \b_assign_reg_132_reg[28]_i_2__2_n_4\,
      CO(1) => \b_assign_reg_132_reg[28]_i_2__2_n_5\,
      CO(0) => \b_assign_reg_132_reg[28]_i_2__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(28 downto 25),
      S(3) => \b_assign_reg_132[28]_i_4__2_n_3\,
      S(2) => \b_assign_reg_132[28]_i_5__2_n_3\,
      S(1) => \b_assign_reg_132[28]_i_6__2_n_3\,
      S(0) => \b_assign_reg_132[28]_i_7__2_n_3\
    );
\b_assign_reg_132_reg[31]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[28]_i_2__2_n_3\,
      CO(3 downto 2) => \NLW_b_assign_reg_132_reg[31]_i_3__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \b_assign_reg_132_reg[31]_i_3__2_n_5\,
      CO(0) => \b_assign_reg_132_reg[31]_i_3__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_b_assign_reg_132_reg[31]_i_3__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(31 downto 29),
      S(3) => '0',
      S(2) => \b_assign_reg_132[31]_i_4__1_n_3\,
      S(1) => \b_assign_reg_132[31]_i_5__2_n_3\,
      S(0) => \b_assign_reg_132[31]_i_6__2_n_3\
    );
\b_assign_reg_132_reg[4]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_assign_reg_132_reg[4]_i_2__2_n_3\,
      CO(2) => \b_assign_reg_132_reg[4]_i_2__2_n_4\,
      CO(1) => \b_assign_reg_132_reg[4]_i_2__2_n_5\,
      CO(0) => \b_assign_reg_132_reg[4]_i_2__2_n_6\,
      CYINIT => \b_assign_reg_132[4]_i_4__2_n_3\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(4 downto 1),
      S(3) => \b_assign_reg_132[4]_i_5__2_n_3\,
      S(2) => \b_assign_reg_132[4]_i_6__2_n_3\,
      S(1) => \b_assign_reg_132[4]_i_7__2_n_3\,
      S(0) => \b_assign_reg_132[4]_i_8__2_n_3\
    );
\b_assign_reg_132_reg[8]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[4]_i_2__2_n_3\,
      CO(3) => \b_assign_reg_132_reg[8]_i_2__2_n_3\,
      CO(2) => \b_assign_reg_132_reg[8]_i_2__2_n_4\,
      CO(1) => \b_assign_reg_132_reg[8]_i_2__2_n_5\,
      CO(0) => \b_assign_reg_132_reg[8]_i_2__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_767/tmp_5_fu_60_p2\(8 downto 5),
      S(3) => \b_assign_reg_132[8]_i_4__2_n_3\,
      S(2) => \b_assign_reg_132[8]_i_5__2_n_3\,
      S(1) => \b_assign_reg_132[8]_i_6__2_n_3\,
      S(0) => \b_assign_reg_132[8]_i_7__2_n_3\
    );
\gen_write[1].mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 11) => B"11111",
      ADDRARDADDR(10 downto 5) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 11) => B"11111",
      ADDRBWRADDR(10 downto 5) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \^doado\(31 downto 0),
      DOBDO(31 downto 0) => \^rdata_reg[31]_i_34\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => \gen_write[1].mem_reg_i_1__6_n_3\,
      WEBWE(2) => \gen_write[1].mem_reg_i_2__6_n_3\,
      WEBWE(1) => \gen_write[1].mem_reg_i_3__6_n_3\,
      WEBWE(0) => \gen_write[1].mem_reg_i_4__6_n_3\
    );
\gen_write[1].mem_reg_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => int_weight_3_write_reg,
      O => \gen_write[1].mem_reg_i_1__6_n_3\
    );
\gen_write[1].mem_reg_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => int_weight_3_write_reg,
      O => \gen_write[1].mem_reg_i_2__6_n_3\
    );
\gen_write[1].mem_reg_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => int_weight_3_write_reg,
      O => \gen_write[1].mem_reg_i_3__6_n_3\
    );
\gen_write[1].mem_reg_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => int_weight_3_write_reg,
      O => \gen_write[1].mem_reg_i_4__6_n_3\
    );
\rdata[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[10]_i_19\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(10),
      O => \rdata_reg[10]\
    );
\rdata[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[11]_i_19\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(11),
      O => \rdata_reg[11]\
    );
\rdata[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[12]_i_19\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(12),
      O => \rdata_reg[12]\
    );
\rdata[13]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[13]_i_19\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(13),
      O => \rdata_reg[13]\
    );
\rdata[14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[14]_i_19\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(14),
      O => \rdata_reg[14]\
    );
\rdata[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[15]_i_19\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(15),
      O => \rdata_reg[15]\
    );
\rdata[16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[16]_i_19\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(16),
      O => \rdata_reg[16]\
    );
\rdata[17]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[17]_i_19\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(17),
      O => \rdata_reg[17]\
    );
\rdata[18]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[18]_i_19\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(18),
      O => \rdata_reg[18]\
    );
\rdata[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[19]_i_19\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(19),
      O => \rdata_reg[19]\
    );
\rdata[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[1]_i_21\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(1),
      O => \rdata_reg[1]\
    );
\rdata[20]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[20]_i_19\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(20),
      O => \rdata_reg[20]\
    );
\rdata[21]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[21]_i_19\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(21),
      O => \rdata_reg[21]\
    );
\rdata[22]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[22]_i_19\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(22),
      O => \rdata_reg[22]\
    );
\rdata[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[23]_i_19\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(23),
      O => \rdata_reg[23]\
    );
\rdata[24]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[24]_i_19\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(24),
      O => \rdata_reg[24]\
    );
\rdata[25]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[25]_i_19\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(25),
      O => \rdata_reg[25]\
    );
\rdata[26]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[26]_i_19\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(26),
      O => \rdata_reg[26]\
    );
\rdata[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[27]_i_19\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(27),
      O => \rdata_reg[27]\
    );
\rdata[28]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[28]_i_19\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(28),
      O => \rdata_reg[28]\
    );
\rdata[29]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[29]_i_19\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(29),
      O => \rdata_reg[29]\
    );
\rdata[2]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[2]_i_23\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(2),
      O => \rdata[2]_i_17_n_3\
    );
\rdata[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[2]_i_17_n_3\,
      I1 => int_weight_2_read_reg,
      I2 => \rdata_reg[2]_i_18\,
      I3 => \rdata_reg[7]_i_26\,
      I4 => \gen_write[1].mem_reg_0\(0),
      I5 => \rdata_reg[2]_i_24\,
      O => \rdata_reg[2]\
    );
\rdata[30]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[30]_i_19\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(30),
      O => \rdata_reg[30]\
    );
\rdata[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[31]_i_34_0\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(31),
      O => \rdata_reg[31]\
    );
\rdata[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[3]_i_23\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(3),
      O => \rdata[3]_i_17_n_3\
    );
\rdata[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[3]_i_17_n_3\,
      I1 => int_weight_2_read_reg,
      I2 => \rdata_reg[3]_i_18\,
      I3 => \rdata_reg[7]_i_26\,
      I4 => \gen_write[1].mem_reg_0\(1),
      I5 => \rdata_reg[3]_i_24\,
      O => \rdata_reg[3]\
    );
\rdata[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[4]_i_19\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(4),
      O => \rdata_reg[4]\
    );
\rdata[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[5]_i_19\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(5),
      O => \rdata_reg[5]\
    );
\rdata[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[6]_i_19\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(6),
      O => \rdata_reg[6]\
    );
\rdata[7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[7]_i_35\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(7),
      O => \rdata[7]_i_23_n_3\
    );
\rdata[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[7]_i_23_n_3\,
      I1 => int_weight_2_read_reg,
      I2 => \rdata_reg[7]_i_25\,
      I3 => \rdata_reg[7]_i_26\,
      I4 => \gen_write[1].mem_reg_0\(2),
      I5 => \rdata_reg[7]_i_37\,
      O => \rdata_reg[7]\
    );
\rdata[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[8]_i_19\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(8),
      O => \rdata_reg[8]\
    );
\rdata[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_3_read_reg,
      I1 => \rdata_reg[9]_i_19\,
      I2 => \rdata_reg[0]_i_10\,
      I3 => \^rdata_reg[31]_i_34\(9),
      O => \rdata_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_31 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]_i_12\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    weight_4_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_assign_reg_132_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[2]\ : out STD_LOGIC;
    \rdata_reg[3]\ : out STD_LOGIC;
    \rdata_reg[7]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_i_3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[31]_i_2__3\ : in STD_LOGIC;
    \int_ctrl_reg[0]\ : in STD_LOGIC;
    \gen_write[1].mem_reg_0\ : in STD_LOGIC;
    \rdata_reg[0]_i_18\ : in STD_LOGIC;
    \rdata_reg[0]_i_21\ : in STD_LOGIC;
    int_weight_3_read_reg : in STD_LOGIC;
    \rdata_reg[0]_i_9\ : in STD_LOGIC;
    \rdata_reg[0]_i_10\ : in STD_LOGIC;
    \gen_write[1].mem_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[0]_i_26\ : in STD_LOGIC;
    int_weight_4_read_reg : in STD_LOGIC;
    \rdata_reg[0]_i_24\ : in STD_LOGIC;
    \rdata_reg[31]_i_13\ : in STD_LOGIC;
    \rdata_reg[2]_i_21\ : in STD_LOGIC;
    \rdata_reg[3]_i_21\ : in STD_LOGIC;
    \rdata_reg[7]_i_32\ : in STD_LOGIC;
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_weight_4_write_reg : in STD_LOGIC;
    \b_assign_reg_132_reg[0]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[1]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[2]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[3]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[4]_i_3__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[5]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[6]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[7]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[8]_i_3__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[9]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[10]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[11]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[12]_i_3__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[13]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[14]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[15]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[16]_i_3__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[17]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[18]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[19]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[20]_i_3__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[21]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[22]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[23]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[24]_i_3__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[25]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[26]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[27]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[28]_i_3__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[29]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[30]_i_2__3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_31 : entity is "cnn_fc_i50_o10_CTRL_s_axi_ram";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_31;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_31 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \b_assign_reg_132[12]_i_4__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_5__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_6__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_7__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_4__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_5__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_6__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_7__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_4__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_5__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_6__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_7__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_4__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_5__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_6__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_7__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_4__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_5__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_6__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_7__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_4__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_5__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_6__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_4__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_5__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_6__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_7__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_8__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_4__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_5__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_6__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_7__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__3_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__3_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__3_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__3_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__3_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__3_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__3_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__3_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__3_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__3_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__3_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__3_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__3_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__3_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__3_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_3__3_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_3__3_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__3_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__3_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__3_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__3_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__3_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__3_n_6\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_1__5_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_2__5_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_3__5_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_4__5_n_3\ : STD_LOGIC;
  signal \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \rdata[0]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[0]_i_7_n_3\ : STD_LOGIC;
  signal \^rdata_reg[31]_i_12\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_b_assign_reg_132_reg[31]_i_3__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_b_assign_reg_132_reg[31]_i_3__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \b_assign_reg_132[31]_i_1__3\ : label is "soft_lutpair4";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gen_write[1].mem_reg\ : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_write[1].mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_write[1].mem_reg\ : label is 1600;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_write[1].mem_reg\ : label is "gen_write[1].mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_write[1].mem_reg\ : label is 63;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_write[1].mem_reg\ : label is 31;
begin
  DOADO(31 downto 0) <= \^doado\(31 downto 0);
  \rdata_reg[31]_i_12\(31 downto 0) <= \^rdata_reg[31]_i_12\(31 downto 0);
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(31),
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => weight_4_q0(0)
    );
\b_assign_reg_132[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \b_assign_reg_132_reg[0]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(0)
    );
\b_assign_reg_132[10]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(10),
      I1 => \^doado\(10),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[10]_i_2__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(10)
    );
\b_assign_reg_132[11]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(11),
      I1 => \^doado\(11),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[11]_i_2__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(11)
    );
\b_assign_reg_132[12]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(12),
      I1 => \^doado\(12),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[12]_i_3__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(12)
    );
\b_assign_reg_132[12]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[12]_i_3__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(12),
      O => \b_assign_reg_132[12]_i_4__3_n_3\
    );
\b_assign_reg_132[12]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[11]_i_2__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(11),
      O => \b_assign_reg_132[12]_i_5__3_n_3\
    );
\b_assign_reg_132[12]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[10]_i_2__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(10),
      O => \b_assign_reg_132[12]_i_6__3_n_3\
    );
\b_assign_reg_132[12]_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[9]_i_2__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(9),
      O => \b_assign_reg_132[12]_i_7__3_n_3\
    );
\b_assign_reg_132[13]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(13),
      I1 => \^doado\(13),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[13]_i_2__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(13)
    );
\b_assign_reg_132[14]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(14),
      I1 => \^doado\(14),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[14]_i_2__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(14)
    );
\b_assign_reg_132[15]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(15),
      I1 => \^doado\(15),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[15]_i_2__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(15)
    );
\b_assign_reg_132[16]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(16),
      I1 => \^doado\(16),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[16]_i_3__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(16)
    );
\b_assign_reg_132[16]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[16]_i_3__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(16),
      O => \b_assign_reg_132[16]_i_4__3_n_3\
    );
\b_assign_reg_132[16]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[15]_i_2__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(15),
      O => \b_assign_reg_132[16]_i_5__3_n_3\
    );
\b_assign_reg_132[16]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[14]_i_2__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(14),
      O => \b_assign_reg_132[16]_i_6__3_n_3\
    );
\b_assign_reg_132[16]_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[13]_i_2__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(13),
      O => \b_assign_reg_132[16]_i_7__3_n_3\
    );
\b_assign_reg_132[17]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(17),
      I1 => \^doado\(17),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[17]_i_2__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(17)
    );
\b_assign_reg_132[18]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(18),
      I1 => \^doado\(18),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[18]_i_2__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(18)
    );
\b_assign_reg_132[19]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(19),
      I1 => \^doado\(19),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[19]_i_2__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(19)
    );
\b_assign_reg_132[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(1),
      I1 => \^doado\(1),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[1]_i_2__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(1)
    );
\b_assign_reg_132[20]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(20),
      I1 => \^doado\(20),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[20]_i_3__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(20)
    );
\b_assign_reg_132[20]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[20]_i_3__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(20),
      O => \b_assign_reg_132[20]_i_4__3_n_3\
    );
\b_assign_reg_132[20]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[19]_i_2__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(19),
      O => \b_assign_reg_132[20]_i_5__3_n_3\
    );
\b_assign_reg_132[20]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[18]_i_2__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(18),
      O => \b_assign_reg_132[20]_i_6__3_n_3\
    );
\b_assign_reg_132[20]_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[17]_i_2__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(17),
      O => \b_assign_reg_132[20]_i_7__3_n_3\
    );
\b_assign_reg_132[21]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(21),
      I1 => \^doado\(21),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[21]_i_2__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(21)
    );
\b_assign_reg_132[22]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(22),
      I1 => \^doado\(22),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[22]_i_2__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(22)
    );
\b_assign_reg_132[23]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(23),
      I1 => \^doado\(23),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[23]_i_2__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(23)
    );
\b_assign_reg_132[24]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(24),
      I1 => \^doado\(24),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[24]_i_3__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(24)
    );
\b_assign_reg_132[24]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[24]_i_3__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(24),
      O => \b_assign_reg_132[24]_i_4__3_n_3\
    );
\b_assign_reg_132[24]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[23]_i_2__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(23),
      O => \b_assign_reg_132[24]_i_5__3_n_3\
    );
\b_assign_reg_132[24]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[22]_i_2__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(22),
      O => \b_assign_reg_132[24]_i_6__3_n_3\
    );
\b_assign_reg_132[24]_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[21]_i_2__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(21),
      O => \b_assign_reg_132[24]_i_7__3_n_3\
    );
\b_assign_reg_132[25]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(25),
      I1 => \^doado\(25),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[25]_i_2__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(25)
    );
\b_assign_reg_132[26]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(26),
      I1 => \^doado\(26),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[26]_i_2__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(26)
    );
\b_assign_reg_132[27]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(27),
      I1 => \^doado\(27),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[27]_i_2__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(27)
    );
\b_assign_reg_132[28]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(28),
      I1 => \^doado\(28),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[28]_i_3__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(28)
    );
\b_assign_reg_132[28]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[28]_i_3__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(28),
      O => \b_assign_reg_132[28]_i_4__3_n_3\
    );
\b_assign_reg_132[28]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[27]_i_2__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(27),
      O => \b_assign_reg_132[28]_i_5__3_n_3\
    );
\b_assign_reg_132[28]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[26]_i_2__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(26),
      O => \b_assign_reg_132[28]_i_6__3_n_3\
    );
\b_assign_reg_132[28]_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[25]_i_2__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(25),
      O => \b_assign_reg_132[28]_i_7__3_n_3\
    );
\b_assign_reg_132[29]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(29),
      I1 => \^doado\(29),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[29]_i_2__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(29)
    );
\b_assign_reg_132[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(2),
      I1 => \^doado\(2),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[2]_i_2__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(2)
    );
\b_assign_reg_132[30]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(30),
      I1 => \^doado\(30),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[30]_i_2__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(30)
    );
\b_assign_reg_132[31]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \b_assign_reg_132_reg[31]_i_2__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(31),
      I3 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(31),
      O => \b_assign_reg_132_reg[31]\(31)
    );
\b_assign_reg_132[31]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[31]_i_2__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(31),
      O => \b_assign_reg_132[31]_i_4__2_n_3\
    );
\b_assign_reg_132[31]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[30]_i_2__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(30),
      O => \b_assign_reg_132[31]_i_5__3_n_3\
    );
\b_assign_reg_132[31]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[29]_i_2__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(29),
      O => \b_assign_reg_132[31]_i_6__3_n_3\
    );
\b_assign_reg_132[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(3),
      I1 => \^doado\(3),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[3]_i_2__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(3)
    );
\b_assign_reg_132[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(4),
      I1 => \^doado\(4),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[4]_i_3__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(4)
    );
\b_assign_reg_132[4]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[0]_i_2__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(0),
      O => \b_assign_reg_132[4]_i_4__3_n_3\
    );
\b_assign_reg_132[4]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[4]_i_3__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(4),
      O => \b_assign_reg_132[4]_i_5__3_n_3\
    );
\b_assign_reg_132[4]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[3]_i_2__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(3),
      O => \b_assign_reg_132[4]_i_6__3_n_3\
    );
\b_assign_reg_132[4]_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[2]_i_2__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(2),
      O => \b_assign_reg_132[4]_i_7__3_n_3\
    );
\b_assign_reg_132[4]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[1]_i_2__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(1),
      O => \b_assign_reg_132[4]_i_8__3_n_3\
    );
\b_assign_reg_132[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(5),
      I1 => \^doado\(5),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[5]_i_2__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(5)
    );
\b_assign_reg_132[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(6),
      I1 => \^doado\(6),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[6]_i_2__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(6)
    );
\b_assign_reg_132[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(7),
      I1 => \^doado\(7),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[7]_i_2__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(7)
    );
\b_assign_reg_132[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(8),
      I1 => \^doado\(8),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[8]_i_3__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(8)
    );
\b_assign_reg_132[8]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[8]_i_3__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(8),
      O => \b_assign_reg_132[8]_i_4__3_n_3\
    );
\b_assign_reg_132[8]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[7]_i_2__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(7),
      O => \b_assign_reg_132[8]_i_5__3_n_3\
    );
\b_assign_reg_132[8]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[6]_i_2__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(6),
      O => \b_assign_reg_132[8]_i_6__3_n_3\
    );
\b_assign_reg_132[8]_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[5]_i_2__3\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(5),
      O => \b_assign_reg_132[8]_i_7__3_n_3\
    );
\b_assign_reg_132[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(9),
      I1 => \^doado\(9),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[9]_i_2__3\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__3\,
      O => \b_assign_reg_132_reg[31]\(9)
    );
\b_assign_reg_132_reg[12]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[8]_i_2__3_n_3\,
      CO(3) => \b_assign_reg_132_reg[12]_i_2__3_n_3\,
      CO(2) => \b_assign_reg_132_reg[12]_i_2__3_n_4\,
      CO(1) => \b_assign_reg_132_reg[12]_i_2__3_n_5\,
      CO(0) => \b_assign_reg_132_reg[12]_i_2__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(12 downto 9),
      S(3) => \b_assign_reg_132[12]_i_4__3_n_3\,
      S(2) => \b_assign_reg_132[12]_i_5__3_n_3\,
      S(1) => \b_assign_reg_132[12]_i_6__3_n_3\,
      S(0) => \b_assign_reg_132[12]_i_7__3_n_3\
    );
\b_assign_reg_132_reg[16]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[12]_i_2__3_n_3\,
      CO(3) => \b_assign_reg_132_reg[16]_i_2__3_n_3\,
      CO(2) => \b_assign_reg_132_reg[16]_i_2__3_n_4\,
      CO(1) => \b_assign_reg_132_reg[16]_i_2__3_n_5\,
      CO(0) => \b_assign_reg_132_reg[16]_i_2__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(16 downto 13),
      S(3) => \b_assign_reg_132[16]_i_4__3_n_3\,
      S(2) => \b_assign_reg_132[16]_i_5__3_n_3\,
      S(1) => \b_assign_reg_132[16]_i_6__3_n_3\,
      S(0) => \b_assign_reg_132[16]_i_7__3_n_3\
    );
\b_assign_reg_132_reg[20]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[16]_i_2__3_n_3\,
      CO(3) => \b_assign_reg_132_reg[20]_i_2__3_n_3\,
      CO(2) => \b_assign_reg_132_reg[20]_i_2__3_n_4\,
      CO(1) => \b_assign_reg_132_reg[20]_i_2__3_n_5\,
      CO(0) => \b_assign_reg_132_reg[20]_i_2__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(20 downto 17),
      S(3) => \b_assign_reg_132[20]_i_4__3_n_3\,
      S(2) => \b_assign_reg_132[20]_i_5__3_n_3\,
      S(1) => \b_assign_reg_132[20]_i_6__3_n_3\,
      S(0) => \b_assign_reg_132[20]_i_7__3_n_3\
    );
\b_assign_reg_132_reg[24]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[20]_i_2__3_n_3\,
      CO(3) => \b_assign_reg_132_reg[24]_i_2__3_n_3\,
      CO(2) => \b_assign_reg_132_reg[24]_i_2__3_n_4\,
      CO(1) => \b_assign_reg_132_reg[24]_i_2__3_n_5\,
      CO(0) => \b_assign_reg_132_reg[24]_i_2__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(24 downto 21),
      S(3) => \b_assign_reg_132[24]_i_4__3_n_3\,
      S(2) => \b_assign_reg_132[24]_i_5__3_n_3\,
      S(1) => \b_assign_reg_132[24]_i_6__3_n_3\,
      S(0) => \b_assign_reg_132[24]_i_7__3_n_3\
    );
\b_assign_reg_132_reg[28]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[24]_i_2__3_n_3\,
      CO(3) => \b_assign_reg_132_reg[28]_i_2__3_n_3\,
      CO(2) => \b_assign_reg_132_reg[28]_i_2__3_n_4\,
      CO(1) => \b_assign_reg_132_reg[28]_i_2__3_n_5\,
      CO(0) => \b_assign_reg_132_reg[28]_i_2__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(28 downto 25),
      S(3) => \b_assign_reg_132[28]_i_4__3_n_3\,
      S(2) => \b_assign_reg_132[28]_i_5__3_n_3\,
      S(1) => \b_assign_reg_132[28]_i_6__3_n_3\,
      S(0) => \b_assign_reg_132[28]_i_7__3_n_3\
    );
\b_assign_reg_132_reg[31]_i_3__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[28]_i_2__3_n_3\,
      CO(3 downto 2) => \NLW_b_assign_reg_132_reg[31]_i_3__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \b_assign_reg_132_reg[31]_i_3__3_n_5\,
      CO(0) => \b_assign_reg_132_reg[31]_i_3__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_b_assign_reg_132_reg[31]_i_3__3_O_UNCONNECTED\(3),
      O(2 downto 0) => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(31 downto 29),
      S(3) => '0',
      S(2) => \b_assign_reg_132[31]_i_4__2_n_3\,
      S(1) => \b_assign_reg_132[31]_i_5__3_n_3\,
      S(0) => \b_assign_reg_132[31]_i_6__3_n_3\
    );
\b_assign_reg_132_reg[4]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_assign_reg_132_reg[4]_i_2__3_n_3\,
      CO(2) => \b_assign_reg_132_reg[4]_i_2__3_n_4\,
      CO(1) => \b_assign_reg_132_reg[4]_i_2__3_n_5\,
      CO(0) => \b_assign_reg_132_reg[4]_i_2__3_n_6\,
      CYINIT => \b_assign_reg_132[4]_i_4__3_n_3\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(4 downto 1),
      S(3) => \b_assign_reg_132[4]_i_5__3_n_3\,
      S(2) => \b_assign_reg_132[4]_i_6__3_n_3\,
      S(1) => \b_assign_reg_132[4]_i_7__3_n_3\,
      S(0) => \b_assign_reg_132[4]_i_8__3_n_3\
    );
\b_assign_reg_132_reg[8]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[4]_i_2__3_n_3\,
      CO(3) => \b_assign_reg_132_reg[8]_i_2__3_n_3\,
      CO(2) => \b_assign_reg_132_reg[8]_i_2__3_n_4\,
      CO(1) => \b_assign_reg_132_reg[8]_i_2__3_n_5\,
      CO(0) => \b_assign_reg_132_reg[8]_i_2__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_774/tmp_5_fu_60_p2\(8 downto 5),
      S(3) => \b_assign_reg_132[8]_i_4__3_n_3\,
      S(2) => \b_assign_reg_132[8]_i_5__3_n_3\,
      S(1) => \b_assign_reg_132[8]_i_6__3_n_3\,
      S(0) => \b_assign_reg_132[8]_i_7__3_n_3\
    );
\gen_write[1].mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 11) => B"11111",
      ADDRARDADDR(10 downto 5) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 11) => B"11111",
      ADDRBWRADDR(10 downto 5) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \^doado\(31 downto 0),
      DOBDO(31 downto 0) => \^rdata_reg[31]_i_12\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => \gen_write[1].mem_reg_i_1__5_n_3\,
      WEBWE(2) => \gen_write[1].mem_reg_i_2__5_n_3\,
      WEBWE(1) => \gen_write[1].mem_reg_i_3__5_n_3\,
      WEBWE(0) => \gen_write[1].mem_reg_i_4__5_n_3\
    );
\gen_write[1].mem_reg_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => int_weight_4_write_reg,
      O => \gen_write[1].mem_reg_i_1__5_n_3\
    );
\gen_write[1].mem_reg_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => int_weight_4_write_reg,
      O => \gen_write[1].mem_reg_i_2__5_n_3\
    );
\gen_write[1].mem_reg_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => int_weight_4_write_reg,
      O => \gen_write[1].mem_reg_i_3__5_n_3\
    );
\gen_write[1].mem_reg_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => int_weight_4_write_reg,
      O => \gen_write[1].mem_reg_i_4__5_n_3\
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[0]_i_2_n_3\,
      I1 => \int_ctrl_reg[0]\,
      I2 => \gen_write[1].mem_reg_0\,
      I3 => \rdata_reg[0]_i_18\,
      I4 => \rdata_reg[0]_i_21\,
      O => D(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[0]_i_7_n_3\,
      I1 => int_weight_3_read_reg,
      I2 => \rdata_reg[0]_i_9\,
      I3 => \rdata_reg[0]_i_10\,
      I4 => \gen_write[1].mem_reg_1\(0),
      I5 => \rdata_reg[0]_i_26\,
      O => \rdata[0]_i_2_n_3\
    );
\rdata[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_4_read_reg,
      I1 => \rdata_reg[0]_i_24\,
      I2 => \rdata_reg[31]_i_13\,
      I3 => \^rdata_reg[31]_i_12\(0),
      O => \rdata[0]_i_7_n_3\
    );
\rdata[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_4_read_reg,
      I1 => \rdata_reg[2]_i_21\,
      I2 => \rdata_reg[31]_i_13\,
      I3 => \^rdata_reg[31]_i_12\(2),
      O => \rdata_reg[2]\
    );
\rdata[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_4_read_reg,
      I1 => \rdata_reg[3]_i_21\,
      I2 => \rdata_reg[31]_i_13\,
      I3 => \^rdata_reg[31]_i_12\(3),
      O => \rdata_reg[3]\
    );
\rdata[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_4_read_reg,
      I1 => \rdata_reg[7]_i_32\,
      I2 => \rdata_reg[31]_i_13\,
      I3 => \^rdata_reg[31]_i_12\(7),
      O => \rdata_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_32 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]_i_31\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    weight_5_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_assign_reg_132_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \rdata_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_i_3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[31]_i_2__4\ : in STD_LOGIC;
    \int_isr_reg[1]\ : in STD_LOGIC;
    \gen_write[1].mem_reg_0\ : in STD_LOGIC;
    \rdata_reg[1]_i_16\ : in STD_LOGIC;
    \rdata_reg[1]_i_17\ : in STD_LOGIC;
    \rdata_reg[4]_i_11\ : in STD_LOGIC;
    \gen_write[1].mem_reg_1\ : in STD_LOGIC;
    \rdata_reg[4]_i_14\ : in STD_LOGIC;
    \rdata_reg[4]_i_15\ : in STD_LOGIC;
    \rdata_reg[5]_i_11\ : in STD_LOGIC;
    \gen_write[1].mem_reg_2\ : in STD_LOGIC;
    \rdata_reg[5]_i_14\ : in STD_LOGIC;
    \rdata_reg[5]_i_15\ : in STD_LOGIC;
    \rdata_reg[6]_i_11\ : in STD_LOGIC;
    \gen_write[1].mem_reg_3\ : in STD_LOGIC;
    \rdata_reg[6]_i_14\ : in STD_LOGIC;
    \rdata_reg[6]_i_15\ : in STD_LOGIC;
    \rdata_reg[8]_i_11\ : in STD_LOGIC;
    \gen_write[1].mem_reg_4\ : in STD_LOGIC;
    \rdata_reg[8]_i_14\ : in STD_LOGIC;
    \rdata_reg[8]_i_15\ : in STD_LOGIC;
    \rdata_reg[9]_i_11\ : in STD_LOGIC;
    \gen_write[1].mem_reg_5\ : in STD_LOGIC;
    \rdata_reg[9]_i_14\ : in STD_LOGIC;
    \rdata_reg[9]_i_15\ : in STD_LOGIC;
    \rdata_reg[10]_i_11\ : in STD_LOGIC;
    \gen_write[1].mem_reg_6\ : in STD_LOGIC;
    \rdata_reg[10]_i_14\ : in STD_LOGIC;
    \rdata_reg[10]_i_15\ : in STD_LOGIC;
    \rdata_reg[11]_i_11\ : in STD_LOGIC;
    \gen_write[1].mem_reg_7\ : in STD_LOGIC;
    \rdata_reg[11]_i_14\ : in STD_LOGIC;
    \rdata_reg[11]_i_15\ : in STD_LOGIC;
    \rdata_reg[12]_i_11\ : in STD_LOGIC;
    \gen_write[1].mem_reg_8\ : in STD_LOGIC;
    \rdata_reg[12]_i_14\ : in STD_LOGIC;
    \rdata_reg[12]_i_15\ : in STD_LOGIC;
    \rdata_reg[13]_i_11\ : in STD_LOGIC;
    \gen_write[1].mem_reg_9\ : in STD_LOGIC;
    \rdata_reg[13]_i_14\ : in STD_LOGIC;
    \rdata_reg[13]_i_15\ : in STD_LOGIC;
    \rdata_reg[14]_i_11\ : in STD_LOGIC;
    \gen_write[1].mem_reg_10\ : in STD_LOGIC;
    \rdata_reg[14]_i_14\ : in STD_LOGIC;
    \rdata_reg[14]_i_15\ : in STD_LOGIC;
    \rdata_reg[15]_i_11\ : in STD_LOGIC;
    \gen_write[1].mem_reg_11\ : in STD_LOGIC;
    \rdata_reg[15]_i_14\ : in STD_LOGIC;
    \rdata_reg[15]_i_15\ : in STD_LOGIC;
    \rdata_reg[16]_i_11\ : in STD_LOGIC;
    \gen_write[1].mem_reg_12\ : in STD_LOGIC;
    \rdata_reg[16]_i_14\ : in STD_LOGIC;
    \rdata_reg[16]_i_15\ : in STD_LOGIC;
    \rdata_reg[17]_i_11\ : in STD_LOGIC;
    \gen_write[1].mem_reg_13\ : in STD_LOGIC;
    \rdata_reg[17]_i_14\ : in STD_LOGIC;
    \rdata_reg[17]_i_15\ : in STD_LOGIC;
    \rdata_reg[18]_i_11\ : in STD_LOGIC;
    \gen_write[1].mem_reg_14\ : in STD_LOGIC;
    \rdata_reg[18]_i_14\ : in STD_LOGIC;
    \rdata_reg[18]_i_15\ : in STD_LOGIC;
    \rdata_reg[19]_i_11\ : in STD_LOGIC;
    \gen_write[1].mem_reg_15\ : in STD_LOGIC;
    \rdata_reg[19]_i_14\ : in STD_LOGIC;
    \rdata_reg[19]_i_15\ : in STD_LOGIC;
    \rdata_reg[20]_i_11\ : in STD_LOGIC;
    \gen_write[1].mem_reg_16\ : in STD_LOGIC;
    \rdata_reg[20]_i_14\ : in STD_LOGIC;
    \rdata_reg[20]_i_15\ : in STD_LOGIC;
    \rdata_reg[21]_i_11\ : in STD_LOGIC;
    \gen_write[1].mem_reg_17\ : in STD_LOGIC;
    \rdata_reg[21]_i_14\ : in STD_LOGIC;
    \rdata_reg[21]_i_15\ : in STD_LOGIC;
    \rdata_reg[22]_i_11\ : in STD_LOGIC;
    \gen_write[1].mem_reg_18\ : in STD_LOGIC;
    \rdata_reg[22]_i_14\ : in STD_LOGIC;
    \rdata_reg[22]_i_15\ : in STD_LOGIC;
    \rdata_reg[23]_i_11\ : in STD_LOGIC;
    \gen_write[1].mem_reg_19\ : in STD_LOGIC;
    \rdata_reg[23]_i_14\ : in STD_LOGIC;
    \rdata_reg[23]_i_15\ : in STD_LOGIC;
    \rdata_reg[24]_i_11\ : in STD_LOGIC;
    \gen_write[1].mem_reg_20\ : in STD_LOGIC;
    \rdata_reg[24]_i_14\ : in STD_LOGIC;
    \rdata_reg[24]_i_15\ : in STD_LOGIC;
    \rdata_reg[25]_i_11\ : in STD_LOGIC;
    \gen_write[1].mem_reg_21\ : in STD_LOGIC;
    \rdata_reg[25]_i_14\ : in STD_LOGIC;
    \rdata_reg[25]_i_15\ : in STD_LOGIC;
    \rdata_reg[26]_i_11\ : in STD_LOGIC;
    \gen_write[1].mem_reg_22\ : in STD_LOGIC;
    \rdata_reg[26]_i_14\ : in STD_LOGIC;
    \rdata_reg[26]_i_15\ : in STD_LOGIC;
    \rdata_reg[27]_i_11\ : in STD_LOGIC;
    \gen_write[1].mem_reg_23\ : in STD_LOGIC;
    \rdata_reg[27]_i_14\ : in STD_LOGIC;
    \rdata_reg[27]_i_15\ : in STD_LOGIC;
    \rdata_reg[28]_i_11\ : in STD_LOGIC;
    \gen_write[1].mem_reg_24\ : in STD_LOGIC;
    \rdata_reg[28]_i_14\ : in STD_LOGIC;
    \rdata_reg[28]_i_15\ : in STD_LOGIC;
    \rdata_reg[29]_i_11\ : in STD_LOGIC;
    \gen_write[1].mem_reg_25\ : in STD_LOGIC;
    \rdata_reg[29]_i_14\ : in STD_LOGIC;
    \rdata_reg[29]_i_15\ : in STD_LOGIC;
    \rdata_reg[30]_i_11\ : in STD_LOGIC;
    \gen_write[1].mem_reg_26\ : in STD_LOGIC;
    \rdata_reg[30]_i_14\ : in STD_LOGIC;
    \rdata_reg[30]_i_15\ : in STD_LOGIC;
    \rdata_reg[31]_i_17\ : in STD_LOGIC;
    \gen_write[1].mem_reg_27\ : in STD_LOGIC;
    \rdata_reg[31]_i_24\ : in STD_LOGIC;
    \rdata_reg[31]_i_27\ : in STD_LOGIC;
    int_weight_4_read_reg : in STD_LOGIC;
    \rdata_reg[1]_i_8\ : in STD_LOGIC;
    \rdata_reg[31]_i_13\ : in STD_LOGIC;
    \gen_write[1].mem_reg_28\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \rdata_reg[1]_i_21\ : in STD_LOGIC;
    \rdata_reg[4]_i_8\ : in STD_LOGIC;
    \rdata_reg[4]_i_19\ : in STD_LOGIC;
    \rdata_reg[5]_i_8\ : in STD_LOGIC;
    \rdata_reg[5]_i_19\ : in STD_LOGIC;
    \rdata_reg[6]_i_8\ : in STD_LOGIC;
    \rdata_reg[6]_i_19\ : in STD_LOGIC;
    \rdata_reg[8]_i_8\ : in STD_LOGIC;
    \rdata_reg[8]_i_19\ : in STD_LOGIC;
    \rdata_reg[9]_i_8\ : in STD_LOGIC;
    \rdata_reg[9]_i_19\ : in STD_LOGIC;
    \rdata_reg[10]_i_8\ : in STD_LOGIC;
    \rdata_reg[10]_i_19\ : in STD_LOGIC;
    \rdata_reg[11]_i_8\ : in STD_LOGIC;
    \rdata_reg[11]_i_19\ : in STD_LOGIC;
    \rdata_reg[12]_i_8\ : in STD_LOGIC;
    \rdata_reg[12]_i_19\ : in STD_LOGIC;
    \rdata_reg[13]_i_8\ : in STD_LOGIC;
    \rdata_reg[13]_i_19\ : in STD_LOGIC;
    \rdata_reg[14]_i_8\ : in STD_LOGIC;
    \rdata_reg[14]_i_19\ : in STD_LOGIC;
    \rdata_reg[15]_i_8\ : in STD_LOGIC;
    \rdata_reg[15]_i_19\ : in STD_LOGIC;
    \rdata_reg[16]_i_8\ : in STD_LOGIC;
    \rdata_reg[16]_i_19\ : in STD_LOGIC;
    \rdata_reg[17]_i_8\ : in STD_LOGIC;
    \rdata_reg[17]_i_19\ : in STD_LOGIC;
    \rdata_reg[18]_i_8\ : in STD_LOGIC;
    \rdata_reg[18]_i_19\ : in STD_LOGIC;
    \rdata_reg[19]_i_8\ : in STD_LOGIC;
    \rdata_reg[19]_i_19\ : in STD_LOGIC;
    \rdata_reg[20]_i_8\ : in STD_LOGIC;
    \rdata_reg[20]_i_19\ : in STD_LOGIC;
    \rdata_reg[21]_i_8\ : in STD_LOGIC;
    \rdata_reg[21]_i_19\ : in STD_LOGIC;
    \rdata_reg[22]_i_8\ : in STD_LOGIC;
    \rdata_reg[22]_i_19\ : in STD_LOGIC;
    \rdata_reg[23]_i_8\ : in STD_LOGIC;
    \rdata_reg[23]_i_19\ : in STD_LOGIC;
    \rdata_reg[24]_i_8\ : in STD_LOGIC;
    \rdata_reg[24]_i_19\ : in STD_LOGIC;
    \rdata_reg[25]_i_8\ : in STD_LOGIC;
    \rdata_reg[25]_i_19\ : in STD_LOGIC;
    \rdata_reg[26]_i_8\ : in STD_LOGIC;
    \rdata_reg[26]_i_19\ : in STD_LOGIC;
    \rdata_reg[27]_i_8\ : in STD_LOGIC;
    \rdata_reg[27]_i_19\ : in STD_LOGIC;
    \rdata_reg[28]_i_8\ : in STD_LOGIC;
    \rdata_reg[28]_i_19\ : in STD_LOGIC;
    \rdata_reg[29]_i_8\ : in STD_LOGIC;
    \rdata_reg[29]_i_19\ : in STD_LOGIC;
    \rdata_reg[30]_i_8\ : in STD_LOGIC;
    \rdata_reg[30]_i_19\ : in STD_LOGIC;
    \rdata_reg[31]_i_12\ : in STD_LOGIC;
    \rdata_reg[31]_i_34\ : in STD_LOGIC;
    int_weight_5_read_reg : in STD_LOGIC;
    \rdata_reg[0]_i_32\ : in STD_LOGIC;
    \rdata_reg[7]_i_14\ : in STD_LOGIC;
    \rdata_reg[1]_i_20\ : in STD_LOGIC;
    \rdata_reg[4]_i_18\ : in STD_LOGIC;
    \rdata_reg[5]_i_18\ : in STD_LOGIC;
    \rdata_reg[6]_i_18\ : in STD_LOGIC;
    \rdata_reg[8]_i_18\ : in STD_LOGIC;
    \rdata_reg[9]_i_18\ : in STD_LOGIC;
    \rdata_reg[10]_i_18\ : in STD_LOGIC;
    \rdata_reg[11]_i_18\ : in STD_LOGIC;
    \rdata_reg[12]_i_18\ : in STD_LOGIC;
    \rdata_reg[13]_i_18\ : in STD_LOGIC;
    \rdata_reg[14]_i_18\ : in STD_LOGIC;
    \rdata_reg[15]_i_18\ : in STD_LOGIC;
    \rdata_reg[16]_i_18\ : in STD_LOGIC;
    \rdata_reg[17]_i_18\ : in STD_LOGIC;
    \rdata_reg[18]_i_18\ : in STD_LOGIC;
    \rdata_reg[19]_i_18\ : in STD_LOGIC;
    \rdata_reg[20]_i_18\ : in STD_LOGIC;
    \rdata_reg[21]_i_18\ : in STD_LOGIC;
    \rdata_reg[22]_i_18\ : in STD_LOGIC;
    \rdata_reg[23]_i_18\ : in STD_LOGIC;
    \rdata_reg[24]_i_18\ : in STD_LOGIC;
    \rdata_reg[25]_i_18\ : in STD_LOGIC;
    \rdata_reg[26]_i_18\ : in STD_LOGIC;
    \rdata_reg[27]_i_18\ : in STD_LOGIC;
    \rdata_reg[28]_i_18\ : in STD_LOGIC;
    \rdata_reg[29]_i_18\ : in STD_LOGIC;
    \rdata_reg[30]_i_18\ : in STD_LOGIC;
    \rdata_reg[31]_i_31_0\ : in STD_LOGIC;
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_weight_5_write_reg : in STD_LOGIC;
    \b_assign_reg_132_reg[0]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[1]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[2]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[3]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[4]_i_3__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[5]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[6]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[7]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[8]_i_3__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[9]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[10]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[11]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[12]_i_3__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[13]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[14]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[15]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[16]_i_3__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[17]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[18]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[19]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[20]_i_3__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[21]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[22]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[23]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[24]_i_3__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[25]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[26]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[27]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[28]_i_3__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[29]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[30]_i_2__4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_32 : entity is "cnn_fc_i50_o10_CTRL_s_axi_ram";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_32;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_32 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \b_assign_reg_132[12]_i_4__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_5__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_6__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_7__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_4__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_5__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_6__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_7__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_4__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_5__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_6__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_7__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_4__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_5__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_6__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_7__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_4__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_5__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_6__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_7__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_4__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_5__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_6__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_4__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_5__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_6__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_7__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_8__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_4__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_5__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_6__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_7__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__4_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__4_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__4_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__4_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__4_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__4_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__4_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__4_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__4_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__4_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__4_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__4_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__4_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__4_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__4_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_3__4_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_3__4_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__4_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__4_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__4_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__4_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__4_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__4_n_6\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_1__4_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_2__4_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_3__4_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_4__4_n_3\ : STD_LOGIC;
  signal \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \rdata[10]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[10]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[11]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[12]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[13]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[14]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[15]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[16]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[17]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[18]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[19]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[20]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[21]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[22]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[23]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[24]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[25]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[26]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[27]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[28]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[29]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[30]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[4]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[5]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[6]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[8]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[9]_i_7_n_3\ : STD_LOGIC;
  signal \^rdata_reg[31]_i_31\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_b_assign_reg_132_reg[31]_i_3__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_b_assign_reg_132_reg[31]_i_3__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__4\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \b_assign_reg_132[31]_i_1__4\ : label is "soft_lutpair5";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gen_write[1].mem_reg\ : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_write[1].mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_write[1].mem_reg\ : label is 1600;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_write[1].mem_reg\ : label is "gen_write[1].mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_write[1].mem_reg\ : label is 63;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_write[1].mem_reg\ : label is 31;
begin
  DOADO(31 downto 0) <= \^doado\(31 downto 0);
  \rdata_reg[31]_i_31\(31 downto 0) <= \^rdata_reg[31]_i_31\(31 downto 0);
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(31),
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => weight_5_q0(0)
    );
\b_assign_reg_132[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \b_assign_reg_132_reg[0]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(0)
    );
\b_assign_reg_132[10]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(10),
      I1 => \^doado\(10),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[10]_i_2__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(10)
    );
\b_assign_reg_132[11]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(11),
      I1 => \^doado\(11),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[11]_i_2__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(11)
    );
\b_assign_reg_132[12]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(12),
      I1 => \^doado\(12),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[12]_i_3__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(12)
    );
\b_assign_reg_132[12]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[12]_i_3__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(12),
      O => \b_assign_reg_132[12]_i_4__4_n_3\
    );
\b_assign_reg_132[12]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[11]_i_2__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(11),
      O => \b_assign_reg_132[12]_i_5__4_n_3\
    );
\b_assign_reg_132[12]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[10]_i_2__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(10),
      O => \b_assign_reg_132[12]_i_6__4_n_3\
    );
\b_assign_reg_132[12]_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[9]_i_2__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(9),
      O => \b_assign_reg_132[12]_i_7__4_n_3\
    );
\b_assign_reg_132[13]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(13),
      I1 => \^doado\(13),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[13]_i_2__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(13)
    );
\b_assign_reg_132[14]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(14),
      I1 => \^doado\(14),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[14]_i_2__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(14)
    );
\b_assign_reg_132[15]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(15),
      I1 => \^doado\(15),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[15]_i_2__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(15)
    );
\b_assign_reg_132[16]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(16),
      I1 => \^doado\(16),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[16]_i_3__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(16)
    );
\b_assign_reg_132[16]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[16]_i_3__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(16),
      O => \b_assign_reg_132[16]_i_4__4_n_3\
    );
\b_assign_reg_132[16]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[15]_i_2__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(15),
      O => \b_assign_reg_132[16]_i_5__4_n_3\
    );
\b_assign_reg_132[16]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[14]_i_2__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(14),
      O => \b_assign_reg_132[16]_i_6__4_n_3\
    );
\b_assign_reg_132[16]_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[13]_i_2__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(13),
      O => \b_assign_reg_132[16]_i_7__4_n_3\
    );
\b_assign_reg_132[17]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(17),
      I1 => \^doado\(17),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[17]_i_2__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(17)
    );
\b_assign_reg_132[18]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(18),
      I1 => \^doado\(18),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[18]_i_2__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(18)
    );
\b_assign_reg_132[19]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(19),
      I1 => \^doado\(19),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[19]_i_2__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(19)
    );
\b_assign_reg_132[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(1),
      I1 => \^doado\(1),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[1]_i_2__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(1)
    );
\b_assign_reg_132[20]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(20),
      I1 => \^doado\(20),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[20]_i_3__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(20)
    );
\b_assign_reg_132[20]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[20]_i_3__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(20),
      O => \b_assign_reg_132[20]_i_4__4_n_3\
    );
\b_assign_reg_132[20]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[19]_i_2__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(19),
      O => \b_assign_reg_132[20]_i_5__4_n_3\
    );
\b_assign_reg_132[20]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[18]_i_2__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(18),
      O => \b_assign_reg_132[20]_i_6__4_n_3\
    );
\b_assign_reg_132[20]_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[17]_i_2__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(17),
      O => \b_assign_reg_132[20]_i_7__4_n_3\
    );
\b_assign_reg_132[21]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(21),
      I1 => \^doado\(21),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[21]_i_2__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(21)
    );
\b_assign_reg_132[22]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(22),
      I1 => \^doado\(22),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[22]_i_2__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(22)
    );
\b_assign_reg_132[23]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(23),
      I1 => \^doado\(23),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[23]_i_2__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(23)
    );
\b_assign_reg_132[24]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(24),
      I1 => \^doado\(24),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[24]_i_3__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(24)
    );
\b_assign_reg_132[24]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[24]_i_3__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(24),
      O => \b_assign_reg_132[24]_i_4__4_n_3\
    );
\b_assign_reg_132[24]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[23]_i_2__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(23),
      O => \b_assign_reg_132[24]_i_5__4_n_3\
    );
\b_assign_reg_132[24]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[22]_i_2__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(22),
      O => \b_assign_reg_132[24]_i_6__4_n_3\
    );
\b_assign_reg_132[24]_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[21]_i_2__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(21),
      O => \b_assign_reg_132[24]_i_7__4_n_3\
    );
\b_assign_reg_132[25]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(25),
      I1 => \^doado\(25),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[25]_i_2__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(25)
    );
\b_assign_reg_132[26]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(26),
      I1 => \^doado\(26),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[26]_i_2__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(26)
    );
\b_assign_reg_132[27]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(27),
      I1 => \^doado\(27),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[27]_i_2__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(27)
    );
\b_assign_reg_132[28]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(28),
      I1 => \^doado\(28),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[28]_i_3__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(28)
    );
\b_assign_reg_132[28]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[28]_i_3__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(28),
      O => \b_assign_reg_132[28]_i_4__4_n_3\
    );
\b_assign_reg_132[28]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[27]_i_2__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(27),
      O => \b_assign_reg_132[28]_i_5__4_n_3\
    );
\b_assign_reg_132[28]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[26]_i_2__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(26),
      O => \b_assign_reg_132[28]_i_6__4_n_3\
    );
\b_assign_reg_132[28]_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[25]_i_2__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(25),
      O => \b_assign_reg_132[28]_i_7__4_n_3\
    );
\b_assign_reg_132[29]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(29),
      I1 => \^doado\(29),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[29]_i_2__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(29)
    );
\b_assign_reg_132[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(2),
      I1 => \^doado\(2),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[2]_i_2__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(2)
    );
\b_assign_reg_132[30]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(30),
      I1 => \^doado\(30),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[30]_i_2__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(30)
    );
\b_assign_reg_132[31]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \b_assign_reg_132_reg[31]_i_2__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(31),
      I3 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(31),
      O => \b_assign_reg_132_reg[31]\(31)
    );
\b_assign_reg_132[31]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[31]_i_2__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(31),
      O => \b_assign_reg_132[31]_i_4__3_n_3\
    );
\b_assign_reg_132[31]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[30]_i_2__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(30),
      O => \b_assign_reg_132[31]_i_5__4_n_3\
    );
\b_assign_reg_132[31]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[29]_i_2__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(29),
      O => \b_assign_reg_132[31]_i_6__4_n_3\
    );
\b_assign_reg_132[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(3),
      I1 => \^doado\(3),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[3]_i_2__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(3)
    );
\b_assign_reg_132[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(4),
      I1 => \^doado\(4),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[4]_i_3__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(4)
    );
\b_assign_reg_132[4]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[0]_i_2__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(0),
      O => \b_assign_reg_132[4]_i_4__4_n_3\
    );
\b_assign_reg_132[4]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[4]_i_3__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(4),
      O => \b_assign_reg_132[4]_i_5__4_n_3\
    );
\b_assign_reg_132[4]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[3]_i_2__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(3),
      O => \b_assign_reg_132[4]_i_6__4_n_3\
    );
\b_assign_reg_132[4]_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[2]_i_2__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(2),
      O => \b_assign_reg_132[4]_i_7__4_n_3\
    );
\b_assign_reg_132[4]_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[1]_i_2__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(1),
      O => \b_assign_reg_132[4]_i_8__4_n_3\
    );
\b_assign_reg_132[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(5),
      I1 => \^doado\(5),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[5]_i_2__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(5)
    );
\b_assign_reg_132[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(6),
      I1 => \^doado\(6),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[6]_i_2__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(6)
    );
\b_assign_reg_132[7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(7),
      I1 => \^doado\(7),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[7]_i_2__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(7)
    );
\b_assign_reg_132[8]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(8),
      I1 => \^doado\(8),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[8]_i_3__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(8)
    );
\b_assign_reg_132[8]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[8]_i_3__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(8),
      O => \b_assign_reg_132[8]_i_4__4_n_3\
    );
\b_assign_reg_132[8]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[7]_i_2__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(7),
      O => \b_assign_reg_132[8]_i_5__4_n_3\
    );
\b_assign_reg_132[8]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[6]_i_2__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(6),
      O => \b_assign_reg_132[8]_i_6__4_n_3\
    );
\b_assign_reg_132[8]_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[5]_i_2__4\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(5),
      O => \b_assign_reg_132[8]_i_7__4_n_3\
    );
\b_assign_reg_132[9]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(9),
      I1 => \^doado\(9),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[9]_i_2__4\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__4\,
      O => \b_assign_reg_132_reg[31]\(9)
    );
\b_assign_reg_132_reg[12]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[8]_i_2__4_n_3\,
      CO(3) => \b_assign_reg_132_reg[12]_i_2__4_n_3\,
      CO(2) => \b_assign_reg_132_reg[12]_i_2__4_n_4\,
      CO(1) => \b_assign_reg_132_reg[12]_i_2__4_n_5\,
      CO(0) => \b_assign_reg_132_reg[12]_i_2__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(12 downto 9),
      S(3) => \b_assign_reg_132[12]_i_4__4_n_3\,
      S(2) => \b_assign_reg_132[12]_i_5__4_n_3\,
      S(1) => \b_assign_reg_132[12]_i_6__4_n_3\,
      S(0) => \b_assign_reg_132[12]_i_7__4_n_3\
    );
\b_assign_reg_132_reg[16]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[12]_i_2__4_n_3\,
      CO(3) => \b_assign_reg_132_reg[16]_i_2__4_n_3\,
      CO(2) => \b_assign_reg_132_reg[16]_i_2__4_n_4\,
      CO(1) => \b_assign_reg_132_reg[16]_i_2__4_n_5\,
      CO(0) => \b_assign_reg_132_reg[16]_i_2__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(16 downto 13),
      S(3) => \b_assign_reg_132[16]_i_4__4_n_3\,
      S(2) => \b_assign_reg_132[16]_i_5__4_n_3\,
      S(1) => \b_assign_reg_132[16]_i_6__4_n_3\,
      S(0) => \b_assign_reg_132[16]_i_7__4_n_3\
    );
\b_assign_reg_132_reg[20]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[16]_i_2__4_n_3\,
      CO(3) => \b_assign_reg_132_reg[20]_i_2__4_n_3\,
      CO(2) => \b_assign_reg_132_reg[20]_i_2__4_n_4\,
      CO(1) => \b_assign_reg_132_reg[20]_i_2__4_n_5\,
      CO(0) => \b_assign_reg_132_reg[20]_i_2__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(20 downto 17),
      S(3) => \b_assign_reg_132[20]_i_4__4_n_3\,
      S(2) => \b_assign_reg_132[20]_i_5__4_n_3\,
      S(1) => \b_assign_reg_132[20]_i_6__4_n_3\,
      S(0) => \b_assign_reg_132[20]_i_7__4_n_3\
    );
\b_assign_reg_132_reg[24]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[20]_i_2__4_n_3\,
      CO(3) => \b_assign_reg_132_reg[24]_i_2__4_n_3\,
      CO(2) => \b_assign_reg_132_reg[24]_i_2__4_n_4\,
      CO(1) => \b_assign_reg_132_reg[24]_i_2__4_n_5\,
      CO(0) => \b_assign_reg_132_reg[24]_i_2__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(24 downto 21),
      S(3) => \b_assign_reg_132[24]_i_4__4_n_3\,
      S(2) => \b_assign_reg_132[24]_i_5__4_n_3\,
      S(1) => \b_assign_reg_132[24]_i_6__4_n_3\,
      S(0) => \b_assign_reg_132[24]_i_7__4_n_3\
    );
\b_assign_reg_132_reg[28]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[24]_i_2__4_n_3\,
      CO(3) => \b_assign_reg_132_reg[28]_i_2__4_n_3\,
      CO(2) => \b_assign_reg_132_reg[28]_i_2__4_n_4\,
      CO(1) => \b_assign_reg_132_reg[28]_i_2__4_n_5\,
      CO(0) => \b_assign_reg_132_reg[28]_i_2__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(28 downto 25),
      S(3) => \b_assign_reg_132[28]_i_4__4_n_3\,
      S(2) => \b_assign_reg_132[28]_i_5__4_n_3\,
      S(1) => \b_assign_reg_132[28]_i_6__4_n_3\,
      S(0) => \b_assign_reg_132[28]_i_7__4_n_3\
    );
\b_assign_reg_132_reg[31]_i_3__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[28]_i_2__4_n_3\,
      CO(3 downto 2) => \NLW_b_assign_reg_132_reg[31]_i_3__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \b_assign_reg_132_reg[31]_i_3__4_n_5\,
      CO(0) => \b_assign_reg_132_reg[31]_i_3__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_b_assign_reg_132_reg[31]_i_3__4_O_UNCONNECTED\(3),
      O(2 downto 0) => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(31 downto 29),
      S(3) => '0',
      S(2) => \b_assign_reg_132[31]_i_4__3_n_3\,
      S(1) => \b_assign_reg_132[31]_i_5__4_n_3\,
      S(0) => \b_assign_reg_132[31]_i_6__4_n_3\
    );
\b_assign_reg_132_reg[4]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_assign_reg_132_reg[4]_i_2__4_n_3\,
      CO(2) => \b_assign_reg_132_reg[4]_i_2__4_n_4\,
      CO(1) => \b_assign_reg_132_reg[4]_i_2__4_n_5\,
      CO(0) => \b_assign_reg_132_reg[4]_i_2__4_n_6\,
      CYINIT => \b_assign_reg_132[4]_i_4__4_n_3\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(4 downto 1),
      S(3) => \b_assign_reg_132[4]_i_5__4_n_3\,
      S(2) => \b_assign_reg_132[4]_i_6__4_n_3\,
      S(1) => \b_assign_reg_132[4]_i_7__4_n_3\,
      S(0) => \b_assign_reg_132[4]_i_8__4_n_3\
    );
\b_assign_reg_132_reg[8]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[4]_i_2__4_n_3\,
      CO(3) => \b_assign_reg_132_reg[8]_i_2__4_n_3\,
      CO(2) => \b_assign_reg_132_reg[8]_i_2__4_n_4\,
      CO(1) => \b_assign_reg_132_reg[8]_i_2__4_n_5\,
      CO(0) => \b_assign_reg_132_reg[8]_i_2__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_781/tmp_5_fu_60_p2\(8 downto 5),
      S(3) => \b_assign_reg_132[8]_i_4__4_n_3\,
      S(2) => \b_assign_reg_132[8]_i_5__4_n_3\,
      S(1) => \b_assign_reg_132[8]_i_6__4_n_3\,
      S(0) => \b_assign_reg_132[8]_i_7__4_n_3\
    );
\gen_write[1].mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 11) => B"11111",
      ADDRARDADDR(10 downto 5) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 11) => B"11111",
      ADDRBWRADDR(10 downto 5) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \^doado\(31 downto 0),
      DOBDO(31 downto 0) => \^rdata_reg[31]_i_31\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => \gen_write[1].mem_reg_i_1__4_n_3\,
      WEBWE(2) => \gen_write[1].mem_reg_i_2__4_n_3\,
      WEBWE(1) => \gen_write[1].mem_reg_i_3__4_n_3\,
      WEBWE(0) => \gen_write[1].mem_reg_i_4__4_n_3\
    );
\gen_write[1].mem_reg_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => int_weight_5_write_reg,
      O => \gen_write[1].mem_reg_i_1__4_n_3\
    );
\gen_write[1].mem_reg_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => int_weight_5_write_reg,
      O => \gen_write[1].mem_reg_i_2__4_n_3\
    );
\gen_write[1].mem_reg_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => int_weight_5_write_reg,
      O => \gen_write[1].mem_reg_i_3__4_n_3\
    );
\gen_write[1].mem_reg_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => int_weight_5_write_reg,
      O => \gen_write[1].mem_reg_i_4__4_n_3\
    );
\rdata[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[0]_i_32\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(0),
      O => \rdata_reg[0]\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[10]_i_2_n_3\,
      I1 => \rdata_reg[10]_i_11\,
      I2 => \gen_write[1].mem_reg_6\,
      I3 => \rdata_reg[10]_i_14\,
      I4 => \rdata_reg[10]_i_15\,
      O => D(6)
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[10]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[10]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(6),
      I5 => \rdata_reg[10]_i_19\,
      O => \rdata[10]_i_2_n_3\
    );
\rdata[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[10]_i_18\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(10),
      O => \rdata[10]_i_7_n_3\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[11]_i_2_n_3\,
      I1 => \rdata_reg[11]_i_11\,
      I2 => \gen_write[1].mem_reg_7\,
      I3 => \rdata_reg[11]_i_14\,
      I4 => \rdata_reg[11]_i_15\,
      O => D(7)
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[11]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[11]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(7),
      I5 => \rdata_reg[11]_i_19\,
      O => \rdata[11]_i_2_n_3\
    );
\rdata[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[11]_i_18\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(11),
      O => \rdata[11]_i_7_n_3\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[12]_i_2_n_3\,
      I1 => \rdata_reg[12]_i_11\,
      I2 => \gen_write[1].mem_reg_8\,
      I3 => \rdata_reg[12]_i_14\,
      I4 => \rdata_reg[12]_i_15\,
      O => D(8)
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[12]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[12]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(8),
      I5 => \rdata_reg[12]_i_19\,
      O => \rdata[12]_i_2_n_3\
    );
\rdata[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[12]_i_18\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(12),
      O => \rdata[12]_i_7_n_3\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[13]_i_2_n_3\,
      I1 => \rdata_reg[13]_i_11\,
      I2 => \gen_write[1].mem_reg_9\,
      I3 => \rdata_reg[13]_i_14\,
      I4 => \rdata_reg[13]_i_15\,
      O => D(9)
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[13]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[13]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(9),
      I5 => \rdata_reg[13]_i_19\,
      O => \rdata[13]_i_2_n_3\
    );
\rdata[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[13]_i_18\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(13),
      O => \rdata[13]_i_7_n_3\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[14]_i_2_n_3\,
      I1 => \rdata_reg[14]_i_11\,
      I2 => \gen_write[1].mem_reg_10\,
      I3 => \rdata_reg[14]_i_14\,
      I4 => \rdata_reg[14]_i_15\,
      O => D(10)
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[14]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[14]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(10),
      I5 => \rdata_reg[14]_i_19\,
      O => \rdata[14]_i_2_n_3\
    );
\rdata[14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[14]_i_18\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(14),
      O => \rdata[14]_i_7_n_3\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[15]_i_2_n_3\,
      I1 => \rdata_reg[15]_i_11\,
      I2 => \gen_write[1].mem_reg_11\,
      I3 => \rdata_reg[15]_i_14\,
      I4 => \rdata_reg[15]_i_15\,
      O => D(11)
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[15]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[15]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(11),
      I5 => \rdata_reg[15]_i_19\,
      O => \rdata[15]_i_2_n_3\
    );
\rdata[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[15]_i_18\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(15),
      O => \rdata[15]_i_7_n_3\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[16]_i_2_n_3\,
      I1 => \rdata_reg[16]_i_11\,
      I2 => \gen_write[1].mem_reg_12\,
      I3 => \rdata_reg[16]_i_14\,
      I4 => \rdata_reg[16]_i_15\,
      O => D(12)
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[16]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[16]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(12),
      I5 => \rdata_reg[16]_i_19\,
      O => \rdata[16]_i_2_n_3\
    );
\rdata[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[16]_i_18\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(16),
      O => \rdata[16]_i_7_n_3\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[17]_i_2_n_3\,
      I1 => \rdata_reg[17]_i_11\,
      I2 => \gen_write[1].mem_reg_13\,
      I3 => \rdata_reg[17]_i_14\,
      I4 => \rdata_reg[17]_i_15\,
      O => D(13)
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[17]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[17]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(13),
      I5 => \rdata_reg[17]_i_19\,
      O => \rdata[17]_i_2_n_3\
    );
\rdata[17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[17]_i_18\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(17),
      O => \rdata[17]_i_7_n_3\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[18]_i_2_n_3\,
      I1 => \rdata_reg[18]_i_11\,
      I2 => \gen_write[1].mem_reg_14\,
      I3 => \rdata_reg[18]_i_14\,
      I4 => \rdata_reg[18]_i_15\,
      O => D(14)
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[18]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[18]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(14),
      I5 => \rdata_reg[18]_i_19\,
      O => \rdata[18]_i_2_n_3\
    );
\rdata[18]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[18]_i_18\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(18),
      O => \rdata[18]_i_7_n_3\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[19]_i_2_n_3\,
      I1 => \rdata_reg[19]_i_11\,
      I2 => \gen_write[1].mem_reg_15\,
      I3 => \rdata_reg[19]_i_14\,
      I4 => \rdata_reg[19]_i_15\,
      O => D(15)
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[19]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[19]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(15),
      I5 => \rdata_reg[19]_i_19\,
      O => \rdata[19]_i_2_n_3\
    );
\rdata[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[19]_i_18\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(19),
      O => \rdata[19]_i_7_n_3\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[1]_i_2_n_3\,
      I1 => \int_isr_reg[1]\,
      I2 => \gen_write[1].mem_reg_0\,
      I3 => \rdata_reg[1]_i_16\,
      I4 => \rdata_reg[1]_i_17\,
      O => D(0)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[1]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[1]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(0),
      I5 => \rdata_reg[1]_i_21\,
      O => \rdata[1]_i_2_n_3\
    );
\rdata[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[1]_i_20\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(1),
      O => \rdata[1]_i_7_n_3\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[20]_i_2_n_3\,
      I1 => \rdata_reg[20]_i_11\,
      I2 => \gen_write[1].mem_reg_16\,
      I3 => \rdata_reg[20]_i_14\,
      I4 => \rdata_reg[20]_i_15\,
      O => D(16)
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[20]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[20]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(16),
      I5 => \rdata_reg[20]_i_19\,
      O => \rdata[20]_i_2_n_3\
    );
\rdata[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[20]_i_18\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(20),
      O => \rdata[20]_i_7_n_3\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[21]_i_2_n_3\,
      I1 => \rdata_reg[21]_i_11\,
      I2 => \gen_write[1].mem_reg_17\,
      I3 => \rdata_reg[21]_i_14\,
      I4 => \rdata_reg[21]_i_15\,
      O => D(17)
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[21]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[21]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(17),
      I5 => \rdata_reg[21]_i_19\,
      O => \rdata[21]_i_2_n_3\
    );
\rdata[21]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[21]_i_18\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(21),
      O => \rdata[21]_i_7_n_3\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[22]_i_2_n_3\,
      I1 => \rdata_reg[22]_i_11\,
      I2 => \gen_write[1].mem_reg_18\,
      I3 => \rdata_reg[22]_i_14\,
      I4 => \rdata_reg[22]_i_15\,
      O => D(18)
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[22]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[22]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(18),
      I5 => \rdata_reg[22]_i_19\,
      O => \rdata[22]_i_2_n_3\
    );
\rdata[22]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[22]_i_18\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(22),
      O => \rdata[22]_i_7_n_3\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[23]_i_2_n_3\,
      I1 => \rdata_reg[23]_i_11\,
      I2 => \gen_write[1].mem_reg_19\,
      I3 => \rdata_reg[23]_i_14\,
      I4 => \rdata_reg[23]_i_15\,
      O => D(19)
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[23]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[23]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(19),
      I5 => \rdata_reg[23]_i_19\,
      O => \rdata[23]_i_2_n_3\
    );
\rdata[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[23]_i_18\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(23),
      O => \rdata[23]_i_7_n_3\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[24]_i_2_n_3\,
      I1 => \rdata_reg[24]_i_11\,
      I2 => \gen_write[1].mem_reg_20\,
      I3 => \rdata_reg[24]_i_14\,
      I4 => \rdata_reg[24]_i_15\,
      O => D(20)
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[24]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[24]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(20),
      I5 => \rdata_reg[24]_i_19\,
      O => \rdata[24]_i_2_n_3\
    );
\rdata[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[24]_i_18\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(24),
      O => \rdata[24]_i_7_n_3\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[25]_i_2_n_3\,
      I1 => \rdata_reg[25]_i_11\,
      I2 => \gen_write[1].mem_reg_21\,
      I3 => \rdata_reg[25]_i_14\,
      I4 => \rdata_reg[25]_i_15\,
      O => D(21)
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[25]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[25]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(21),
      I5 => \rdata_reg[25]_i_19\,
      O => \rdata[25]_i_2_n_3\
    );
\rdata[25]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[25]_i_18\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(25),
      O => \rdata[25]_i_7_n_3\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[26]_i_2_n_3\,
      I1 => \rdata_reg[26]_i_11\,
      I2 => \gen_write[1].mem_reg_22\,
      I3 => \rdata_reg[26]_i_14\,
      I4 => \rdata_reg[26]_i_15\,
      O => D(22)
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[26]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[26]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(22),
      I5 => \rdata_reg[26]_i_19\,
      O => \rdata[26]_i_2_n_3\
    );
\rdata[26]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[26]_i_18\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(26),
      O => \rdata[26]_i_7_n_3\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[27]_i_2_n_3\,
      I1 => \rdata_reg[27]_i_11\,
      I2 => \gen_write[1].mem_reg_23\,
      I3 => \rdata_reg[27]_i_14\,
      I4 => \rdata_reg[27]_i_15\,
      O => D(23)
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[27]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[27]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(23),
      I5 => \rdata_reg[27]_i_19\,
      O => \rdata[27]_i_2_n_3\
    );
\rdata[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[27]_i_18\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(27),
      O => \rdata[27]_i_7_n_3\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[28]_i_2_n_3\,
      I1 => \rdata_reg[28]_i_11\,
      I2 => \gen_write[1].mem_reg_24\,
      I3 => \rdata_reg[28]_i_14\,
      I4 => \rdata_reg[28]_i_15\,
      O => D(24)
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[28]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[28]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(24),
      I5 => \rdata_reg[28]_i_19\,
      O => \rdata[28]_i_2_n_3\
    );
\rdata[28]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[28]_i_18\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(28),
      O => \rdata[28]_i_7_n_3\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[29]_i_2_n_3\,
      I1 => \rdata_reg[29]_i_11\,
      I2 => \gen_write[1].mem_reg_25\,
      I3 => \rdata_reg[29]_i_14\,
      I4 => \rdata_reg[29]_i_15\,
      O => D(25)
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[29]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[29]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(25),
      I5 => \rdata_reg[29]_i_19\,
      O => \rdata[29]_i_2_n_3\
    );
\rdata[29]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[29]_i_18\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(29),
      O => \rdata[29]_i_7_n_3\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[30]_i_2_n_3\,
      I1 => \rdata_reg[30]_i_11\,
      I2 => \gen_write[1].mem_reg_26\,
      I3 => \rdata_reg[30]_i_14\,
      I4 => \rdata_reg[30]_i_15\,
      O => D(26)
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[30]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[30]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(26),
      I5 => \rdata_reg[30]_i_19\,
      O => \rdata[30]_i_2_n_3\
    );
\rdata[30]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[30]_i_18\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(30),
      O => \rdata[30]_i_7_n_3\
    );
\rdata[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[31]_i_31_0\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(31),
      O => \rdata[31]_i_10_n_3\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[31]_i_4_n_3\,
      I1 => \rdata_reg[31]_i_17\,
      I2 => \gen_write[1].mem_reg_27\,
      I3 => \rdata_reg[31]_i_24\,
      I4 => \rdata_reg[31]_i_27\,
      O => D(27)
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[31]_i_10_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[31]_i_12\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(27),
      I5 => \rdata_reg[31]_i_34\,
      O => \rdata[31]_i_4_n_3\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[4]_i_2_n_3\,
      I1 => \rdata_reg[4]_i_11\,
      I2 => \gen_write[1].mem_reg_1\,
      I3 => \rdata_reg[4]_i_14\,
      I4 => \rdata_reg[4]_i_15\,
      O => D(1)
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[4]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[4]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(1),
      I5 => \rdata_reg[4]_i_19\,
      O => \rdata[4]_i_2_n_3\
    );
\rdata[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[4]_i_18\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(4),
      O => \rdata[4]_i_7_n_3\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[5]_i_2_n_3\,
      I1 => \rdata_reg[5]_i_11\,
      I2 => \gen_write[1].mem_reg_2\,
      I3 => \rdata_reg[5]_i_14\,
      I4 => \rdata_reg[5]_i_15\,
      O => D(2)
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[5]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[5]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(2),
      I5 => \rdata_reg[5]_i_19\,
      O => \rdata[5]_i_2_n_3\
    );
\rdata[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[5]_i_18\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(5),
      O => \rdata[5]_i_7_n_3\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[6]_i_2_n_3\,
      I1 => \rdata_reg[6]_i_11\,
      I2 => \gen_write[1].mem_reg_3\,
      I3 => \rdata_reg[6]_i_14\,
      I4 => \rdata_reg[6]_i_15\,
      O => D(3)
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[6]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[6]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(3),
      I5 => \rdata_reg[6]_i_19\,
      O => \rdata[6]_i_2_n_3\
    );
\rdata[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[6]_i_18\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(6),
      O => \rdata[6]_i_7_n_3\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[8]_i_2_n_3\,
      I1 => \rdata_reg[8]_i_11\,
      I2 => \gen_write[1].mem_reg_4\,
      I3 => \rdata_reg[8]_i_14\,
      I4 => \rdata_reg[8]_i_15\,
      O => D(4)
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[8]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[8]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(4),
      I5 => \rdata_reg[8]_i_19\,
      O => \rdata[8]_i_2_n_3\
    );
\rdata[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[8]_i_18\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(8),
      O => \rdata[8]_i_7_n_3\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rdata[9]_i_2_n_3\,
      I1 => \rdata_reg[9]_i_11\,
      I2 => \gen_write[1].mem_reg_5\,
      I3 => \rdata_reg[9]_i_14\,
      I4 => \rdata_reg[9]_i_15\,
      O => D(5)
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[9]_i_7_n_3\,
      I1 => int_weight_4_read_reg,
      I2 => \rdata_reg[9]_i_8\,
      I3 => \rdata_reg[31]_i_13\,
      I4 => \gen_write[1].mem_reg_28\(5),
      I5 => \rdata_reg[9]_i_19\,
      O => \rdata[9]_i_2_n_3\
    );
\rdata[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_5_read_reg,
      I1 => \rdata_reg[9]_i_18\,
      I2 => \rdata_reg[7]_i_14\,
      I3 => \^rdata_reg[31]_i_31\(9),
      O => \rdata[9]_i_7_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_33 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]_i_44\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    weight_6_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_assign_reg_132_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[2]\ : out STD_LOGIC;
    \rdata_reg[3]\ : out STD_LOGIC;
    \rdata_reg[7]\ : out STD_LOGIC;
    \rdata_reg[1]\ : out STD_LOGIC;
    \rdata_reg[4]\ : out STD_LOGIC;
    \rdata_reg[5]\ : out STD_LOGIC;
    \rdata_reg[6]\ : out STD_LOGIC;
    \rdata_reg[8]\ : out STD_LOGIC;
    \rdata_reg[9]\ : out STD_LOGIC;
    \rdata_reg[10]\ : out STD_LOGIC;
    \rdata_reg[11]\ : out STD_LOGIC;
    \rdata_reg[12]\ : out STD_LOGIC;
    \rdata_reg[13]\ : out STD_LOGIC;
    \rdata_reg[14]\ : out STD_LOGIC;
    \rdata_reg[15]\ : out STD_LOGIC;
    \rdata_reg[16]\ : out STD_LOGIC;
    \rdata_reg[17]\ : out STD_LOGIC;
    \rdata_reg[18]\ : out STD_LOGIC;
    \rdata_reg[19]\ : out STD_LOGIC;
    \rdata_reg[20]\ : out STD_LOGIC;
    \rdata_reg[21]\ : out STD_LOGIC;
    \rdata_reg[22]\ : out STD_LOGIC;
    \rdata_reg[23]\ : out STD_LOGIC;
    \rdata_reg[24]\ : out STD_LOGIC;
    \rdata_reg[25]\ : out STD_LOGIC;
    \rdata_reg[26]\ : out STD_LOGIC;
    \rdata_reg[27]\ : out STD_LOGIC;
    \rdata_reg[28]\ : out STD_LOGIC;
    \rdata_reg[29]\ : out STD_LOGIC;
    \rdata_reg[30]\ : out STD_LOGIC;
    \rdata_reg[31]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_i_3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[31]_i_2__5\ : in STD_LOGIC;
    int_weight_5_read_reg : in STD_LOGIC;
    \rdata_reg[2]_i_10\ : in STD_LOGIC;
    \rdata_reg[7]_i_14\ : in STD_LOGIC;
    \gen_write[1].mem_reg_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rdata_reg[2]_i_21\ : in STD_LOGIC;
    \rdata_reg[3]_i_10\ : in STD_LOGIC;
    \rdata_reg[3]_i_21\ : in STD_LOGIC;
    \rdata_reg[7]_i_13\ : in STD_LOGIC;
    \rdata_reg[7]_i_32\ : in STD_LOGIC;
    int_weight_6_read_reg : in STD_LOGIC;
    \rdata_reg[1]_i_27\ : in STD_LOGIC;
    \rdata_reg[0]_i_22\ : in STD_LOGIC;
    \rdata_reg[2]_i_20\ : in STD_LOGIC;
    \rdata_reg[3]_i_20\ : in STD_LOGIC;
    \rdata_reg[4]_i_23\ : in STD_LOGIC;
    \rdata_reg[5]_i_23\ : in STD_LOGIC;
    \rdata_reg[6]_i_23\ : in STD_LOGIC;
    \rdata_reg[7]_i_29\ : in STD_LOGIC;
    \rdata_reg[8]_i_23\ : in STD_LOGIC;
    \rdata_reg[9]_i_23\ : in STD_LOGIC;
    \rdata_reg[10]_i_23\ : in STD_LOGIC;
    \rdata_reg[11]_i_23\ : in STD_LOGIC;
    \rdata_reg[12]_i_23\ : in STD_LOGIC;
    \rdata_reg[13]_i_23\ : in STD_LOGIC;
    \rdata_reg[14]_i_23\ : in STD_LOGIC;
    \rdata_reg[15]_i_23\ : in STD_LOGIC;
    \rdata_reg[16]_i_23\ : in STD_LOGIC;
    \rdata_reg[17]_i_23\ : in STD_LOGIC;
    \rdata_reg[18]_i_23\ : in STD_LOGIC;
    \rdata_reg[19]_i_23\ : in STD_LOGIC;
    \rdata_reg[20]_i_23\ : in STD_LOGIC;
    \rdata_reg[21]_i_23\ : in STD_LOGIC;
    \rdata_reg[22]_i_23\ : in STD_LOGIC;
    \rdata_reg[23]_i_23\ : in STD_LOGIC;
    \rdata_reg[24]_i_23\ : in STD_LOGIC;
    \rdata_reg[25]_i_23\ : in STD_LOGIC;
    \rdata_reg[26]_i_23\ : in STD_LOGIC;
    \rdata_reg[27]_i_23\ : in STD_LOGIC;
    \rdata_reg[28]_i_23\ : in STD_LOGIC;
    \rdata_reg[29]_i_23\ : in STD_LOGIC;
    \rdata_reg[30]_i_23\ : in STD_LOGIC;
    \rdata_reg[31]_i_44_0\ : in STD_LOGIC;
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_weight_6_write_reg : in STD_LOGIC;
    \b_assign_reg_132_reg[0]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[1]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[2]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[3]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[4]_i_3__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[5]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[6]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[7]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[8]_i_3__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[9]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[10]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[11]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[12]_i_3__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[13]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[14]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[15]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[16]_i_3__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[17]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[18]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[19]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[20]_i_3__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[21]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[22]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[23]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[24]_i_3__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[25]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[26]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[27]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[28]_i_3__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[29]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[30]_i_2__5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_33 : entity is "cnn_fc_i50_o10_CTRL_s_axi_ram";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_33;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_33 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \b_assign_reg_132[12]_i_4__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_5__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_6__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_7__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_4__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_5__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_6__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_7__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_4__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_5__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_6__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_7__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_4__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_5__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_6__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_7__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_4__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_5__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_6__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_7__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_4__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_5__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_6__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_4__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_5__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_6__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_7__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_8__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_4__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_5__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_6__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_7__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__5_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__5_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__5_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__5_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__5_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__5_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__5_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__5_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__5_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__5_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__5_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__5_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__5_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__5_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__5_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_3__5_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_3__5_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__5_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__5_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__5_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__5_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__5_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__5_n_6\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_1__3_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_2__3_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_3__3_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_4__3_n_3\ : STD_LOGIC;
  signal \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \rdata[2]_i_9_n_3\ : STD_LOGIC;
  signal \rdata[3]_i_9_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_11_n_3\ : STD_LOGIC;
  signal \^rdata_reg[31]_i_44\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_b_assign_reg_132_reg[31]_i_3__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_b_assign_reg_132_reg[31]_i_3__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \b_assign_reg_132[31]_i_1__5\ : label is "soft_lutpair6";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gen_write[1].mem_reg\ : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_write[1].mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_write[1].mem_reg\ : label is 1600;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_write[1].mem_reg\ : label is "gen_write[1].mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_write[1].mem_reg\ : label is 63;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_write[1].mem_reg\ : label is 31;
begin
  DOADO(31 downto 0) <= \^doado\(31 downto 0);
  \rdata_reg[31]_i_44\(31 downto 0) <= \^rdata_reg[31]_i_44\(31 downto 0);
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(31),
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => weight_6_q0(0)
    );
\b_assign_reg_132[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \b_assign_reg_132_reg[0]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(0)
    );
\b_assign_reg_132[10]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(10),
      I1 => \^doado\(10),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[10]_i_2__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(10)
    );
\b_assign_reg_132[11]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(11),
      I1 => \^doado\(11),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[11]_i_2__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(11)
    );
\b_assign_reg_132[12]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(12),
      I1 => \^doado\(12),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[12]_i_3__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(12)
    );
\b_assign_reg_132[12]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[12]_i_3__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(12),
      O => \b_assign_reg_132[12]_i_4__5_n_3\
    );
\b_assign_reg_132[12]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[11]_i_2__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(11),
      O => \b_assign_reg_132[12]_i_5__5_n_3\
    );
\b_assign_reg_132[12]_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[10]_i_2__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(10),
      O => \b_assign_reg_132[12]_i_6__5_n_3\
    );
\b_assign_reg_132[12]_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[9]_i_2__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(9),
      O => \b_assign_reg_132[12]_i_7__5_n_3\
    );
\b_assign_reg_132[13]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(13),
      I1 => \^doado\(13),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[13]_i_2__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(13)
    );
\b_assign_reg_132[14]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(14),
      I1 => \^doado\(14),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[14]_i_2__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(14)
    );
\b_assign_reg_132[15]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(15),
      I1 => \^doado\(15),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[15]_i_2__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(15)
    );
\b_assign_reg_132[16]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(16),
      I1 => \^doado\(16),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[16]_i_3__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(16)
    );
\b_assign_reg_132[16]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[16]_i_3__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(16),
      O => \b_assign_reg_132[16]_i_4__5_n_3\
    );
\b_assign_reg_132[16]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[15]_i_2__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(15),
      O => \b_assign_reg_132[16]_i_5__5_n_3\
    );
\b_assign_reg_132[16]_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[14]_i_2__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(14),
      O => \b_assign_reg_132[16]_i_6__5_n_3\
    );
\b_assign_reg_132[16]_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[13]_i_2__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(13),
      O => \b_assign_reg_132[16]_i_7__5_n_3\
    );
\b_assign_reg_132[17]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(17),
      I1 => \^doado\(17),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[17]_i_2__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(17)
    );
\b_assign_reg_132[18]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(18),
      I1 => \^doado\(18),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[18]_i_2__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(18)
    );
\b_assign_reg_132[19]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(19),
      I1 => \^doado\(19),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[19]_i_2__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(19)
    );
\b_assign_reg_132[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(1),
      I1 => \^doado\(1),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[1]_i_2__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(1)
    );
\b_assign_reg_132[20]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(20),
      I1 => \^doado\(20),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[20]_i_3__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(20)
    );
\b_assign_reg_132[20]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[20]_i_3__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(20),
      O => \b_assign_reg_132[20]_i_4__5_n_3\
    );
\b_assign_reg_132[20]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[19]_i_2__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(19),
      O => \b_assign_reg_132[20]_i_5__5_n_3\
    );
\b_assign_reg_132[20]_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[18]_i_2__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(18),
      O => \b_assign_reg_132[20]_i_6__5_n_3\
    );
\b_assign_reg_132[20]_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[17]_i_2__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(17),
      O => \b_assign_reg_132[20]_i_7__5_n_3\
    );
\b_assign_reg_132[21]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(21),
      I1 => \^doado\(21),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[21]_i_2__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(21)
    );
\b_assign_reg_132[22]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(22),
      I1 => \^doado\(22),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[22]_i_2__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(22)
    );
\b_assign_reg_132[23]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(23),
      I1 => \^doado\(23),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[23]_i_2__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(23)
    );
\b_assign_reg_132[24]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(24),
      I1 => \^doado\(24),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[24]_i_3__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(24)
    );
\b_assign_reg_132[24]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[24]_i_3__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(24),
      O => \b_assign_reg_132[24]_i_4__5_n_3\
    );
\b_assign_reg_132[24]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[23]_i_2__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(23),
      O => \b_assign_reg_132[24]_i_5__5_n_3\
    );
\b_assign_reg_132[24]_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[22]_i_2__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(22),
      O => \b_assign_reg_132[24]_i_6__5_n_3\
    );
\b_assign_reg_132[24]_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[21]_i_2__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(21),
      O => \b_assign_reg_132[24]_i_7__5_n_3\
    );
\b_assign_reg_132[25]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(25),
      I1 => \^doado\(25),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[25]_i_2__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(25)
    );
\b_assign_reg_132[26]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(26),
      I1 => \^doado\(26),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[26]_i_2__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(26)
    );
\b_assign_reg_132[27]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(27),
      I1 => \^doado\(27),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[27]_i_2__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(27)
    );
\b_assign_reg_132[28]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(28),
      I1 => \^doado\(28),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[28]_i_3__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(28)
    );
\b_assign_reg_132[28]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[28]_i_3__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(28),
      O => \b_assign_reg_132[28]_i_4__5_n_3\
    );
\b_assign_reg_132[28]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[27]_i_2__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(27),
      O => \b_assign_reg_132[28]_i_5__5_n_3\
    );
\b_assign_reg_132[28]_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[26]_i_2__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(26),
      O => \b_assign_reg_132[28]_i_6__5_n_3\
    );
\b_assign_reg_132[28]_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[25]_i_2__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(25),
      O => \b_assign_reg_132[28]_i_7__5_n_3\
    );
\b_assign_reg_132[29]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(29),
      I1 => \^doado\(29),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[29]_i_2__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(29)
    );
\b_assign_reg_132[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(2),
      I1 => \^doado\(2),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[2]_i_2__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(2)
    );
\b_assign_reg_132[30]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(30),
      I1 => \^doado\(30),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[30]_i_2__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(30)
    );
\b_assign_reg_132[31]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \b_assign_reg_132_reg[31]_i_2__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(31),
      I3 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(31),
      O => \b_assign_reg_132_reg[31]\(31)
    );
\b_assign_reg_132[31]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[31]_i_2__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(31),
      O => \b_assign_reg_132[31]_i_4__4_n_3\
    );
\b_assign_reg_132[31]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[30]_i_2__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(30),
      O => \b_assign_reg_132[31]_i_5__5_n_3\
    );
\b_assign_reg_132[31]_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[29]_i_2__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(29),
      O => \b_assign_reg_132[31]_i_6__5_n_3\
    );
\b_assign_reg_132[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(3),
      I1 => \^doado\(3),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[3]_i_2__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(3)
    );
\b_assign_reg_132[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(4),
      I1 => \^doado\(4),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[4]_i_3__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(4)
    );
\b_assign_reg_132[4]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[0]_i_2__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(0),
      O => \b_assign_reg_132[4]_i_4__5_n_3\
    );
\b_assign_reg_132[4]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[4]_i_3__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(4),
      O => \b_assign_reg_132[4]_i_5__5_n_3\
    );
\b_assign_reg_132[4]_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[3]_i_2__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(3),
      O => \b_assign_reg_132[4]_i_6__5_n_3\
    );
\b_assign_reg_132[4]_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[2]_i_2__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(2),
      O => \b_assign_reg_132[4]_i_7__5_n_3\
    );
\b_assign_reg_132[4]_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[1]_i_2__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(1),
      O => \b_assign_reg_132[4]_i_8__5_n_3\
    );
\b_assign_reg_132[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(5),
      I1 => \^doado\(5),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[5]_i_2__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(5)
    );
\b_assign_reg_132[6]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(6),
      I1 => \^doado\(6),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[6]_i_2__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(6)
    );
\b_assign_reg_132[7]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(7),
      I1 => \^doado\(7),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[7]_i_2__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(7)
    );
\b_assign_reg_132[8]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(8),
      I1 => \^doado\(8),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[8]_i_3__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(8)
    );
\b_assign_reg_132[8]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[8]_i_3__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(8),
      O => \b_assign_reg_132[8]_i_4__5_n_3\
    );
\b_assign_reg_132[8]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[7]_i_2__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(7),
      O => \b_assign_reg_132[8]_i_5__5_n_3\
    );
\b_assign_reg_132[8]_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[6]_i_2__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(6),
      O => \b_assign_reg_132[8]_i_6__5_n_3\
    );
\b_assign_reg_132[8]_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[5]_i_2__5\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(5),
      O => \b_assign_reg_132[8]_i_7__5_n_3\
    );
\b_assign_reg_132[9]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(9),
      I1 => \^doado\(9),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[9]_i_2__5\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__5\,
      O => \b_assign_reg_132_reg[31]\(9)
    );
\b_assign_reg_132_reg[12]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[8]_i_2__5_n_3\,
      CO(3) => \b_assign_reg_132_reg[12]_i_2__5_n_3\,
      CO(2) => \b_assign_reg_132_reg[12]_i_2__5_n_4\,
      CO(1) => \b_assign_reg_132_reg[12]_i_2__5_n_5\,
      CO(0) => \b_assign_reg_132_reg[12]_i_2__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(12 downto 9),
      S(3) => \b_assign_reg_132[12]_i_4__5_n_3\,
      S(2) => \b_assign_reg_132[12]_i_5__5_n_3\,
      S(1) => \b_assign_reg_132[12]_i_6__5_n_3\,
      S(0) => \b_assign_reg_132[12]_i_7__5_n_3\
    );
\b_assign_reg_132_reg[16]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[12]_i_2__5_n_3\,
      CO(3) => \b_assign_reg_132_reg[16]_i_2__5_n_3\,
      CO(2) => \b_assign_reg_132_reg[16]_i_2__5_n_4\,
      CO(1) => \b_assign_reg_132_reg[16]_i_2__5_n_5\,
      CO(0) => \b_assign_reg_132_reg[16]_i_2__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(16 downto 13),
      S(3) => \b_assign_reg_132[16]_i_4__5_n_3\,
      S(2) => \b_assign_reg_132[16]_i_5__5_n_3\,
      S(1) => \b_assign_reg_132[16]_i_6__5_n_3\,
      S(0) => \b_assign_reg_132[16]_i_7__5_n_3\
    );
\b_assign_reg_132_reg[20]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[16]_i_2__5_n_3\,
      CO(3) => \b_assign_reg_132_reg[20]_i_2__5_n_3\,
      CO(2) => \b_assign_reg_132_reg[20]_i_2__5_n_4\,
      CO(1) => \b_assign_reg_132_reg[20]_i_2__5_n_5\,
      CO(0) => \b_assign_reg_132_reg[20]_i_2__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(20 downto 17),
      S(3) => \b_assign_reg_132[20]_i_4__5_n_3\,
      S(2) => \b_assign_reg_132[20]_i_5__5_n_3\,
      S(1) => \b_assign_reg_132[20]_i_6__5_n_3\,
      S(0) => \b_assign_reg_132[20]_i_7__5_n_3\
    );
\b_assign_reg_132_reg[24]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[20]_i_2__5_n_3\,
      CO(3) => \b_assign_reg_132_reg[24]_i_2__5_n_3\,
      CO(2) => \b_assign_reg_132_reg[24]_i_2__5_n_4\,
      CO(1) => \b_assign_reg_132_reg[24]_i_2__5_n_5\,
      CO(0) => \b_assign_reg_132_reg[24]_i_2__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(24 downto 21),
      S(3) => \b_assign_reg_132[24]_i_4__5_n_3\,
      S(2) => \b_assign_reg_132[24]_i_5__5_n_3\,
      S(1) => \b_assign_reg_132[24]_i_6__5_n_3\,
      S(0) => \b_assign_reg_132[24]_i_7__5_n_3\
    );
\b_assign_reg_132_reg[28]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[24]_i_2__5_n_3\,
      CO(3) => \b_assign_reg_132_reg[28]_i_2__5_n_3\,
      CO(2) => \b_assign_reg_132_reg[28]_i_2__5_n_4\,
      CO(1) => \b_assign_reg_132_reg[28]_i_2__5_n_5\,
      CO(0) => \b_assign_reg_132_reg[28]_i_2__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(28 downto 25),
      S(3) => \b_assign_reg_132[28]_i_4__5_n_3\,
      S(2) => \b_assign_reg_132[28]_i_5__5_n_3\,
      S(1) => \b_assign_reg_132[28]_i_6__5_n_3\,
      S(0) => \b_assign_reg_132[28]_i_7__5_n_3\
    );
\b_assign_reg_132_reg[31]_i_3__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[28]_i_2__5_n_3\,
      CO(3 downto 2) => \NLW_b_assign_reg_132_reg[31]_i_3__5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \b_assign_reg_132_reg[31]_i_3__5_n_5\,
      CO(0) => \b_assign_reg_132_reg[31]_i_3__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_b_assign_reg_132_reg[31]_i_3__5_O_UNCONNECTED\(3),
      O(2 downto 0) => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(31 downto 29),
      S(3) => '0',
      S(2) => \b_assign_reg_132[31]_i_4__4_n_3\,
      S(1) => \b_assign_reg_132[31]_i_5__5_n_3\,
      S(0) => \b_assign_reg_132[31]_i_6__5_n_3\
    );
\b_assign_reg_132_reg[4]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_assign_reg_132_reg[4]_i_2__5_n_3\,
      CO(2) => \b_assign_reg_132_reg[4]_i_2__5_n_4\,
      CO(1) => \b_assign_reg_132_reg[4]_i_2__5_n_5\,
      CO(0) => \b_assign_reg_132_reg[4]_i_2__5_n_6\,
      CYINIT => \b_assign_reg_132[4]_i_4__5_n_3\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(4 downto 1),
      S(3) => \b_assign_reg_132[4]_i_5__5_n_3\,
      S(2) => \b_assign_reg_132[4]_i_6__5_n_3\,
      S(1) => \b_assign_reg_132[4]_i_7__5_n_3\,
      S(0) => \b_assign_reg_132[4]_i_8__5_n_3\
    );
\b_assign_reg_132_reg[8]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[4]_i_2__5_n_3\,
      CO(3) => \b_assign_reg_132_reg[8]_i_2__5_n_3\,
      CO(2) => \b_assign_reg_132_reg[8]_i_2__5_n_4\,
      CO(1) => \b_assign_reg_132_reg[8]_i_2__5_n_5\,
      CO(0) => \b_assign_reg_132_reg[8]_i_2__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_788/tmp_5_fu_60_p2\(8 downto 5),
      S(3) => \b_assign_reg_132[8]_i_4__5_n_3\,
      S(2) => \b_assign_reg_132[8]_i_5__5_n_3\,
      S(1) => \b_assign_reg_132[8]_i_6__5_n_3\,
      S(0) => \b_assign_reg_132[8]_i_7__5_n_3\
    );
\gen_write[1].mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 11) => B"11111",
      ADDRARDADDR(10 downto 5) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 11) => B"11111",
      ADDRBWRADDR(10 downto 5) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \^doado\(31 downto 0),
      DOBDO(31 downto 0) => \^rdata_reg[31]_i_44\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => \gen_write[1].mem_reg_i_1__3_n_3\,
      WEBWE(2) => \gen_write[1].mem_reg_i_2__3_n_3\,
      WEBWE(1) => \gen_write[1].mem_reg_i_3__3_n_3\,
      WEBWE(0) => \gen_write[1].mem_reg_i_4__3_n_3\
    );
\gen_write[1].mem_reg_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => int_weight_6_write_reg,
      O => \gen_write[1].mem_reg_i_1__3_n_3\
    );
\gen_write[1].mem_reg_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => int_weight_6_write_reg,
      O => \gen_write[1].mem_reg_i_2__3_n_3\
    );
\gen_write[1].mem_reg_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => int_weight_6_write_reg,
      O => \gen_write[1].mem_reg_i_3__3_n_3\
    );
\gen_write[1].mem_reg_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => int_weight_6_write_reg,
      O => \gen_write[1].mem_reg_i_4__3_n_3\
    );
\rdata[10]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[10]_i_23\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(10),
      O => \rdata_reg[10]\
    );
\rdata[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[11]_i_23\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(11),
      O => \rdata_reg[11]\
    );
\rdata[12]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[12]_i_23\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(12),
      O => \rdata_reg[12]\
    );
\rdata[13]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[13]_i_23\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(13),
      O => \rdata_reg[13]\
    );
\rdata[14]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[14]_i_23\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(14),
      O => \rdata_reg[14]\
    );
\rdata[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[15]_i_23\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(15),
      O => \rdata_reg[15]\
    );
\rdata[16]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[16]_i_23\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(16),
      O => \rdata_reg[16]\
    );
\rdata[17]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[17]_i_23\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(17),
      O => \rdata_reg[17]\
    );
\rdata[18]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[18]_i_23\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(18),
      O => \rdata_reg[18]\
    );
\rdata[19]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[19]_i_23\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(19),
      O => \rdata_reg[19]\
    );
\rdata[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[1]_i_27\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(1),
      O => \rdata_reg[1]\
    );
\rdata[20]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[20]_i_23\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(20),
      O => \rdata_reg[20]\
    );
\rdata[21]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[21]_i_23\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(21),
      O => \rdata_reg[21]\
    );
\rdata[22]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[22]_i_23\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(22),
      O => \rdata_reg[22]\
    );
\rdata[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[23]_i_23\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(23),
      O => \rdata_reg[23]\
    );
\rdata[24]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[24]_i_23\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(24),
      O => \rdata_reg[24]\
    );
\rdata[25]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[25]_i_23\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(25),
      O => \rdata_reg[25]\
    );
\rdata[26]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[26]_i_23\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(26),
      O => \rdata_reg[26]\
    );
\rdata[27]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[27]_i_23\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(27),
      O => \rdata_reg[27]\
    );
\rdata[28]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[28]_i_23\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(28),
      O => \rdata_reg[28]\
    );
\rdata[29]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[29]_i_23\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(29),
      O => \rdata_reg[29]\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[2]_i_9_n_3\,
      I1 => int_weight_5_read_reg,
      I2 => \rdata_reg[2]_i_10\,
      I3 => \rdata_reg[7]_i_14\,
      I4 => \gen_write[1].mem_reg_0\(0),
      I5 => \rdata_reg[2]_i_21\,
      O => \rdata_reg[2]\
    );
\rdata[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[2]_i_20\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(2),
      O => \rdata[2]_i_9_n_3\
    );
\rdata[30]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[30]_i_23\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(30),
      O => \rdata_reg[30]\
    );
\rdata[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[31]_i_44_0\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(31),
      O => \rdata_reg[31]\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[3]_i_9_n_3\,
      I1 => int_weight_5_read_reg,
      I2 => \rdata_reg[3]_i_10\,
      I3 => \rdata_reg[7]_i_14\,
      I4 => \gen_write[1].mem_reg_0\(1),
      I5 => \rdata_reg[3]_i_21\,
      O => \rdata_reg[3]\
    );
\rdata[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[3]_i_20\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(3),
      O => \rdata[3]_i_9_n_3\
    );
\rdata[4]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[4]_i_23\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(4),
      O => \rdata_reg[4]\
    );
\rdata[5]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[5]_i_23\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(5),
      O => \rdata_reg[5]\
    );
\rdata[6]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[6]_i_23\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(6),
      O => \rdata_reg[6]\
    );
\rdata[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[7]_i_29\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(7),
      O => \rdata[7]_i_11_n_3\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[7]_i_11_n_3\,
      I1 => int_weight_5_read_reg,
      I2 => \rdata_reg[7]_i_13\,
      I3 => \rdata_reg[7]_i_14\,
      I4 => \gen_write[1].mem_reg_0\(2),
      I5 => \rdata_reg[7]_i_32\,
      O => \rdata_reg[7]\
    );
\rdata[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[8]_i_23\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(8),
      O => \rdata_reg[8]\
    );
\rdata[9]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_6_read_reg,
      I1 => \rdata_reg[9]_i_23\,
      I2 => \rdata_reg[0]_i_22\,
      I3 => \^rdata_reg[31]_i_44\(9),
      O => \rdata_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_34 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]_i_43\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    weight_7_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_assign_reg_132_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[0]\ : out STD_LOGIC;
    \rdata_reg[1]\ : out STD_LOGIC;
    \rdata_reg[2]\ : out STD_LOGIC;
    \rdata_reg[3]\ : out STD_LOGIC;
    \rdata_reg[4]\ : out STD_LOGIC;
    \rdata_reg[5]\ : out STD_LOGIC;
    \rdata_reg[6]\ : out STD_LOGIC;
    \rdata_reg[7]\ : out STD_LOGIC;
    \rdata_reg[8]\ : out STD_LOGIC;
    \rdata_reg[9]\ : out STD_LOGIC;
    \rdata_reg[10]\ : out STD_LOGIC;
    \rdata_reg[11]\ : out STD_LOGIC;
    \rdata_reg[12]\ : out STD_LOGIC;
    \rdata_reg[13]\ : out STD_LOGIC;
    \rdata_reg[14]\ : out STD_LOGIC;
    \rdata_reg[15]\ : out STD_LOGIC;
    \rdata_reg[16]\ : out STD_LOGIC;
    \rdata_reg[17]\ : out STD_LOGIC;
    \rdata_reg[18]\ : out STD_LOGIC;
    \rdata_reg[19]\ : out STD_LOGIC;
    \rdata_reg[20]\ : out STD_LOGIC;
    \rdata_reg[21]\ : out STD_LOGIC;
    \rdata_reg[22]\ : out STD_LOGIC;
    \rdata_reg[23]\ : out STD_LOGIC;
    \rdata_reg[24]\ : out STD_LOGIC;
    \rdata_reg[25]\ : out STD_LOGIC;
    \rdata_reg[26]\ : out STD_LOGIC;
    \rdata_reg[27]\ : out STD_LOGIC;
    \rdata_reg[28]\ : out STD_LOGIC;
    \rdata_reg[29]\ : out STD_LOGIC;
    \rdata_reg[30]\ : out STD_LOGIC;
    \rdata_reg[31]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_i_3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[31]_i_2__6\ : in STD_LOGIC;
    int_weight_6_read_reg : in STD_LOGIC;
    \rdata_reg[0]_i_21\ : in STD_LOGIC;
    \rdata_reg[0]_i_22\ : in STD_LOGIC;
    \gen_write[1].mem_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[0]_i_32\ : in STD_LOGIC;
    int_weight_7_read_reg : in STD_LOGIC;
    \rdata_reg[0]_i_30\ : in STD_LOGIC;
    \rdata_reg[7]_i_22\ : in STD_LOGIC;
    \rdata_reg[1]_i_26\ : in STD_LOGIC;
    \rdata_reg[2]_i_16\ : in STD_LOGIC;
    \rdata_reg[3]_i_16\ : in STD_LOGIC;
    \rdata_reg[4]_i_22\ : in STD_LOGIC;
    \rdata_reg[5]_i_22\ : in STD_LOGIC;
    \rdata_reg[6]_i_22\ : in STD_LOGIC;
    \rdata_reg[7]_i_21\ : in STD_LOGIC;
    \rdata_reg[8]_i_22\ : in STD_LOGIC;
    \rdata_reg[9]_i_22\ : in STD_LOGIC;
    \rdata_reg[10]_i_22\ : in STD_LOGIC;
    \rdata_reg[11]_i_22\ : in STD_LOGIC;
    \rdata_reg[12]_i_22\ : in STD_LOGIC;
    \rdata_reg[13]_i_22\ : in STD_LOGIC;
    \rdata_reg[14]_i_22\ : in STD_LOGIC;
    \rdata_reg[15]_i_22\ : in STD_LOGIC;
    \rdata_reg[16]_i_22\ : in STD_LOGIC;
    \rdata_reg[17]_i_22\ : in STD_LOGIC;
    \rdata_reg[18]_i_22\ : in STD_LOGIC;
    \rdata_reg[19]_i_22\ : in STD_LOGIC;
    \rdata_reg[20]_i_22\ : in STD_LOGIC;
    \rdata_reg[21]_i_22\ : in STD_LOGIC;
    \rdata_reg[22]_i_22\ : in STD_LOGIC;
    \rdata_reg[23]_i_22\ : in STD_LOGIC;
    \rdata_reg[24]_i_22\ : in STD_LOGIC;
    \rdata_reg[25]_i_22\ : in STD_LOGIC;
    \rdata_reg[26]_i_22\ : in STD_LOGIC;
    \rdata_reg[27]_i_22\ : in STD_LOGIC;
    \rdata_reg[28]_i_22\ : in STD_LOGIC;
    \rdata_reg[29]_i_22\ : in STD_LOGIC;
    \rdata_reg[30]_i_22\ : in STD_LOGIC;
    \rdata_reg[31]_i_43_0\ : in STD_LOGIC;
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_weight_7_write_reg : in STD_LOGIC;
    \b_assign_reg_132_reg[0]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[1]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[2]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[3]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[4]_i_3__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[5]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[6]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[7]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[8]_i_3__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[9]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[10]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[11]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[12]_i_3__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[13]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[14]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[15]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[16]_i_3__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[17]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[18]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[19]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[20]_i_3__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[21]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[22]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[23]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[24]_i_3__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[25]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[26]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[27]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[28]_i_3__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[29]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[30]_i_2__6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_34 : entity is "cnn_fc_i50_o10_CTRL_s_axi_ram";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_34;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_34 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \b_assign_reg_132[12]_i_4__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_5__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_6__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_7__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_4__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_5__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_6__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_7__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_4__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_5__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_6__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_7__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_4__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_5__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_6__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_7__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_4__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_5__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_6__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_7__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_4__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_5__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_6__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_4__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_5__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_6__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_7__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_8__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_4__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_5__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_6__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_7__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__6_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__6_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__6_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__6_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__6_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__6_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__6_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__6_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__6_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__6_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__6_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__6_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__6_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__6_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__6_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_3__6_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_3__6_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__6_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__6_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__6_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__6_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__6_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__6_n_6\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_1__2_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_2__2_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_3__2_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_4__2_n_3\ : STD_LOGIC;
  signal \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \rdata[0]_i_19_n_3\ : STD_LOGIC;
  signal \^rdata_reg[31]_i_43\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_b_assign_reg_132_reg[31]_i_3__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_b_assign_reg_132_reg[31]_i_3__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__6\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \b_assign_reg_132[31]_i_1__6\ : label is "soft_lutpair7";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gen_write[1].mem_reg\ : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_write[1].mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_write[1].mem_reg\ : label is 1600;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_write[1].mem_reg\ : label is "gen_write[1].mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_write[1].mem_reg\ : label is 63;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_write[1].mem_reg\ : label is 31;
begin
  DOADO(31 downto 0) <= \^doado\(31 downto 0);
  \rdata_reg[31]_i_43\(31 downto 0) <= \^rdata_reg[31]_i_43\(31 downto 0);
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(31),
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => weight_7_q0(0)
    );
\b_assign_reg_132[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \b_assign_reg_132_reg[0]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(0)
    );
\b_assign_reg_132[10]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(10),
      I1 => \^doado\(10),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[10]_i_2__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(10)
    );
\b_assign_reg_132[11]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(11),
      I1 => \^doado\(11),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[11]_i_2__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(11)
    );
\b_assign_reg_132[12]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(12),
      I1 => \^doado\(12),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[12]_i_3__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(12)
    );
\b_assign_reg_132[12]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[12]_i_3__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(12),
      O => \b_assign_reg_132[12]_i_4__6_n_3\
    );
\b_assign_reg_132[12]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[11]_i_2__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(11),
      O => \b_assign_reg_132[12]_i_5__6_n_3\
    );
\b_assign_reg_132[12]_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[10]_i_2__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(10),
      O => \b_assign_reg_132[12]_i_6__6_n_3\
    );
\b_assign_reg_132[12]_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[9]_i_2__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(9),
      O => \b_assign_reg_132[12]_i_7__6_n_3\
    );
\b_assign_reg_132[13]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(13),
      I1 => \^doado\(13),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[13]_i_2__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(13)
    );
\b_assign_reg_132[14]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(14),
      I1 => \^doado\(14),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[14]_i_2__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(14)
    );
\b_assign_reg_132[15]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(15),
      I1 => \^doado\(15),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[15]_i_2__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(15)
    );
\b_assign_reg_132[16]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(16),
      I1 => \^doado\(16),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[16]_i_3__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(16)
    );
\b_assign_reg_132[16]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[16]_i_3__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(16),
      O => \b_assign_reg_132[16]_i_4__6_n_3\
    );
\b_assign_reg_132[16]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[15]_i_2__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(15),
      O => \b_assign_reg_132[16]_i_5__6_n_3\
    );
\b_assign_reg_132[16]_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[14]_i_2__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(14),
      O => \b_assign_reg_132[16]_i_6__6_n_3\
    );
\b_assign_reg_132[16]_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[13]_i_2__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(13),
      O => \b_assign_reg_132[16]_i_7__6_n_3\
    );
\b_assign_reg_132[17]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(17),
      I1 => \^doado\(17),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[17]_i_2__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(17)
    );
\b_assign_reg_132[18]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(18),
      I1 => \^doado\(18),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[18]_i_2__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(18)
    );
\b_assign_reg_132[19]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(19),
      I1 => \^doado\(19),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[19]_i_2__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(19)
    );
\b_assign_reg_132[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(1),
      I1 => \^doado\(1),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[1]_i_2__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(1)
    );
\b_assign_reg_132[20]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(20),
      I1 => \^doado\(20),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[20]_i_3__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(20)
    );
\b_assign_reg_132[20]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[20]_i_3__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(20),
      O => \b_assign_reg_132[20]_i_4__6_n_3\
    );
\b_assign_reg_132[20]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[19]_i_2__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(19),
      O => \b_assign_reg_132[20]_i_5__6_n_3\
    );
\b_assign_reg_132[20]_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[18]_i_2__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(18),
      O => \b_assign_reg_132[20]_i_6__6_n_3\
    );
\b_assign_reg_132[20]_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[17]_i_2__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(17),
      O => \b_assign_reg_132[20]_i_7__6_n_3\
    );
\b_assign_reg_132[21]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(21),
      I1 => \^doado\(21),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[21]_i_2__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(21)
    );
\b_assign_reg_132[22]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(22),
      I1 => \^doado\(22),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[22]_i_2__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(22)
    );
\b_assign_reg_132[23]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(23),
      I1 => \^doado\(23),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[23]_i_2__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(23)
    );
\b_assign_reg_132[24]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(24),
      I1 => \^doado\(24),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[24]_i_3__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(24)
    );
\b_assign_reg_132[24]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[24]_i_3__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(24),
      O => \b_assign_reg_132[24]_i_4__6_n_3\
    );
\b_assign_reg_132[24]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[23]_i_2__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(23),
      O => \b_assign_reg_132[24]_i_5__6_n_3\
    );
\b_assign_reg_132[24]_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[22]_i_2__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(22),
      O => \b_assign_reg_132[24]_i_6__6_n_3\
    );
\b_assign_reg_132[24]_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[21]_i_2__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(21),
      O => \b_assign_reg_132[24]_i_7__6_n_3\
    );
\b_assign_reg_132[25]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(25),
      I1 => \^doado\(25),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[25]_i_2__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(25)
    );
\b_assign_reg_132[26]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(26),
      I1 => \^doado\(26),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[26]_i_2__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(26)
    );
\b_assign_reg_132[27]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(27),
      I1 => \^doado\(27),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[27]_i_2__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(27)
    );
\b_assign_reg_132[28]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(28),
      I1 => \^doado\(28),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[28]_i_3__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(28)
    );
\b_assign_reg_132[28]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[28]_i_3__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(28),
      O => \b_assign_reg_132[28]_i_4__6_n_3\
    );
\b_assign_reg_132[28]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[27]_i_2__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(27),
      O => \b_assign_reg_132[28]_i_5__6_n_3\
    );
\b_assign_reg_132[28]_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[26]_i_2__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(26),
      O => \b_assign_reg_132[28]_i_6__6_n_3\
    );
\b_assign_reg_132[28]_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[25]_i_2__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(25),
      O => \b_assign_reg_132[28]_i_7__6_n_3\
    );
\b_assign_reg_132[29]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(29),
      I1 => \^doado\(29),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[29]_i_2__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(29)
    );
\b_assign_reg_132[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(2),
      I1 => \^doado\(2),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[2]_i_2__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(2)
    );
\b_assign_reg_132[30]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(30),
      I1 => \^doado\(30),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[30]_i_2__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(30)
    );
\b_assign_reg_132[31]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \b_assign_reg_132_reg[31]_i_2__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(31),
      I3 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(31),
      O => \b_assign_reg_132_reg[31]\(31)
    );
\b_assign_reg_132[31]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[31]_i_2__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(31),
      O => \b_assign_reg_132[31]_i_4__5_n_3\
    );
\b_assign_reg_132[31]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[30]_i_2__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(30),
      O => \b_assign_reg_132[31]_i_5__6_n_3\
    );
\b_assign_reg_132[31]_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[29]_i_2__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(29),
      O => \b_assign_reg_132[31]_i_6__6_n_3\
    );
\b_assign_reg_132[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(3),
      I1 => \^doado\(3),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[3]_i_2__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(3)
    );
\b_assign_reg_132[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(4),
      I1 => \^doado\(4),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[4]_i_3__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(4)
    );
\b_assign_reg_132[4]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[0]_i_2__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(0),
      O => \b_assign_reg_132[4]_i_4__6_n_3\
    );
\b_assign_reg_132[4]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[4]_i_3__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(4),
      O => \b_assign_reg_132[4]_i_5__6_n_3\
    );
\b_assign_reg_132[4]_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[3]_i_2__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(3),
      O => \b_assign_reg_132[4]_i_6__6_n_3\
    );
\b_assign_reg_132[4]_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[2]_i_2__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(2),
      O => \b_assign_reg_132[4]_i_7__6_n_3\
    );
\b_assign_reg_132[4]_i_8__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[1]_i_2__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(1),
      O => \b_assign_reg_132[4]_i_8__6_n_3\
    );
\b_assign_reg_132[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(5),
      I1 => \^doado\(5),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[5]_i_2__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(5)
    );
\b_assign_reg_132[6]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(6),
      I1 => \^doado\(6),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[6]_i_2__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(6)
    );
\b_assign_reg_132[7]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(7),
      I1 => \^doado\(7),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[7]_i_2__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(7)
    );
\b_assign_reg_132[8]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(8),
      I1 => \^doado\(8),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[8]_i_3__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(8)
    );
\b_assign_reg_132[8]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[8]_i_3__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(8),
      O => \b_assign_reg_132[8]_i_4__6_n_3\
    );
\b_assign_reg_132[8]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[7]_i_2__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(7),
      O => \b_assign_reg_132[8]_i_5__6_n_3\
    );
\b_assign_reg_132[8]_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[6]_i_2__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(6),
      O => \b_assign_reg_132[8]_i_6__6_n_3\
    );
\b_assign_reg_132[8]_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[5]_i_2__6\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(5),
      O => \b_assign_reg_132[8]_i_7__6_n_3\
    );
\b_assign_reg_132[9]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(9),
      I1 => \^doado\(9),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[9]_i_2__6\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__6\,
      O => \b_assign_reg_132_reg[31]\(9)
    );
\b_assign_reg_132_reg[12]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[8]_i_2__6_n_3\,
      CO(3) => \b_assign_reg_132_reg[12]_i_2__6_n_3\,
      CO(2) => \b_assign_reg_132_reg[12]_i_2__6_n_4\,
      CO(1) => \b_assign_reg_132_reg[12]_i_2__6_n_5\,
      CO(0) => \b_assign_reg_132_reg[12]_i_2__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(12 downto 9),
      S(3) => \b_assign_reg_132[12]_i_4__6_n_3\,
      S(2) => \b_assign_reg_132[12]_i_5__6_n_3\,
      S(1) => \b_assign_reg_132[12]_i_6__6_n_3\,
      S(0) => \b_assign_reg_132[12]_i_7__6_n_3\
    );
\b_assign_reg_132_reg[16]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[12]_i_2__6_n_3\,
      CO(3) => \b_assign_reg_132_reg[16]_i_2__6_n_3\,
      CO(2) => \b_assign_reg_132_reg[16]_i_2__6_n_4\,
      CO(1) => \b_assign_reg_132_reg[16]_i_2__6_n_5\,
      CO(0) => \b_assign_reg_132_reg[16]_i_2__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(16 downto 13),
      S(3) => \b_assign_reg_132[16]_i_4__6_n_3\,
      S(2) => \b_assign_reg_132[16]_i_5__6_n_3\,
      S(1) => \b_assign_reg_132[16]_i_6__6_n_3\,
      S(0) => \b_assign_reg_132[16]_i_7__6_n_3\
    );
\b_assign_reg_132_reg[20]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[16]_i_2__6_n_3\,
      CO(3) => \b_assign_reg_132_reg[20]_i_2__6_n_3\,
      CO(2) => \b_assign_reg_132_reg[20]_i_2__6_n_4\,
      CO(1) => \b_assign_reg_132_reg[20]_i_2__6_n_5\,
      CO(0) => \b_assign_reg_132_reg[20]_i_2__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(20 downto 17),
      S(3) => \b_assign_reg_132[20]_i_4__6_n_3\,
      S(2) => \b_assign_reg_132[20]_i_5__6_n_3\,
      S(1) => \b_assign_reg_132[20]_i_6__6_n_3\,
      S(0) => \b_assign_reg_132[20]_i_7__6_n_3\
    );
\b_assign_reg_132_reg[24]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[20]_i_2__6_n_3\,
      CO(3) => \b_assign_reg_132_reg[24]_i_2__6_n_3\,
      CO(2) => \b_assign_reg_132_reg[24]_i_2__6_n_4\,
      CO(1) => \b_assign_reg_132_reg[24]_i_2__6_n_5\,
      CO(0) => \b_assign_reg_132_reg[24]_i_2__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(24 downto 21),
      S(3) => \b_assign_reg_132[24]_i_4__6_n_3\,
      S(2) => \b_assign_reg_132[24]_i_5__6_n_3\,
      S(1) => \b_assign_reg_132[24]_i_6__6_n_3\,
      S(0) => \b_assign_reg_132[24]_i_7__6_n_3\
    );
\b_assign_reg_132_reg[28]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[24]_i_2__6_n_3\,
      CO(3) => \b_assign_reg_132_reg[28]_i_2__6_n_3\,
      CO(2) => \b_assign_reg_132_reg[28]_i_2__6_n_4\,
      CO(1) => \b_assign_reg_132_reg[28]_i_2__6_n_5\,
      CO(0) => \b_assign_reg_132_reg[28]_i_2__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(28 downto 25),
      S(3) => \b_assign_reg_132[28]_i_4__6_n_3\,
      S(2) => \b_assign_reg_132[28]_i_5__6_n_3\,
      S(1) => \b_assign_reg_132[28]_i_6__6_n_3\,
      S(0) => \b_assign_reg_132[28]_i_7__6_n_3\
    );
\b_assign_reg_132_reg[31]_i_3__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[28]_i_2__6_n_3\,
      CO(3 downto 2) => \NLW_b_assign_reg_132_reg[31]_i_3__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \b_assign_reg_132_reg[31]_i_3__6_n_5\,
      CO(0) => \b_assign_reg_132_reg[31]_i_3__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_b_assign_reg_132_reg[31]_i_3__6_O_UNCONNECTED\(3),
      O(2 downto 0) => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(31 downto 29),
      S(3) => '0',
      S(2) => \b_assign_reg_132[31]_i_4__5_n_3\,
      S(1) => \b_assign_reg_132[31]_i_5__6_n_3\,
      S(0) => \b_assign_reg_132[31]_i_6__6_n_3\
    );
\b_assign_reg_132_reg[4]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_assign_reg_132_reg[4]_i_2__6_n_3\,
      CO(2) => \b_assign_reg_132_reg[4]_i_2__6_n_4\,
      CO(1) => \b_assign_reg_132_reg[4]_i_2__6_n_5\,
      CO(0) => \b_assign_reg_132_reg[4]_i_2__6_n_6\,
      CYINIT => \b_assign_reg_132[4]_i_4__6_n_3\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(4 downto 1),
      S(3) => \b_assign_reg_132[4]_i_5__6_n_3\,
      S(2) => \b_assign_reg_132[4]_i_6__6_n_3\,
      S(1) => \b_assign_reg_132[4]_i_7__6_n_3\,
      S(0) => \b_assign_reg_132[4]_i_8__6_n_3\
    );
\b_assign_reg_132_reg[8]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[4]_i_2__6_n_3\,
      CO(3) => \b_assign_reg_132_reg[8]_i_2__6_n_3\,
      CO(2) => \b_assign_reg_132_reg[8]_i_2__6_n_4\,
      CO(1) => \b_assign_reg_132_reg[8]_i_2__6_n_5\,
      CO(0) => \b_assign_reg_132_reg[8]_i_2__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_795/tmp_5_fu_60_p2\(8 downto 5),
      S(3) => \b_assign_reg_132[8]_i_4__6_n_3\,
      S(2) => \b_assign_reg_132[8]_i_5__6_n_3\,
      S(1) => \b_assign_reg_132[8]_i_6__6_n_3\,
      S(0) => \b_assign_reg_132[8]_i_7__6_n_3\
    );
\gen_write[1].mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 11) => B"11111",
      ADDRARDADDR(10 downto 5) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 11) => B"11111",
      ADDRBWRADDR(10 downto 5) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \^doado\(31 downto 0),
      DOBDO(31 downto 0) => \^rdata_reg[31]_i_43\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => \gen_write[1].mem_reg_i_1__2_n_3\,
      WEBWE(2) => \gen_write[1].mem_reg_i_2__2_n_3\,
      WEBWE(1) => \gen_write[1].mem_reg_i_3__2_n_3\,
      WEBWE(0) => \gen_write[1].mem_reg_i_4__2_n_3\
    );
\gen_write[1].mem_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => int_weight_7_write_reg,
      O => \gen_write[1].mem_reg_i_1__2_n_3\
    );
\gen_write[1].mem_reg_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => int_weight_7_write_reg,
      O => \gen_write[1].mem_reg_i_2__2_n_3\
    );
\gen_write[1].mem_reg_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => int_weight_7_write_reg,
      O => \gen_write[1].mem_reg_i_3__2_n_3\
    );
\gen_write[1].mem_reg_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => int_weight_7_write_reg,
      O => \gen_write[1].mem_reg_i_4__2_n_3\
    );
\rdata[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[0]_i_30\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(0),
      O => \rdata[0]_i_19_n_3\
    );
\rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \rdata[0]_i_19_n_3\,
      I1 => int_weight_6_read_reg,
      I2 => \rdata_reg[0]_i_21\,
      I3 => \rdata_reg[0]_i_22\,
      I4 => \gen_write[1].mem_reg_0\(0),
      I5 => \rdata_reg[0]_i_32\,
      O => \rdata_reg[0]\
    );
\rdata[10]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[10]_i_22\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(10),
      O => \rdata_reg[10]\
    );
\rdata[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[11]_i_22\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(11),
      O => \rdata_reg[11]\
    );
\rdata[12]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[12]_i_22\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(12),
      O => \rdata_reg[12]\
    );
\rdata[13]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[13]_i_22\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(13),
      O => \rdata_reg[13]\
    );
\rdata[14]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[14]_i_22\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(14),
      O => \rdata_reg[14]\
    );
\rdata[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[15]_i_22\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(15),
      O => \rdata_reg[15]\
    );
\rdata[16]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[16]_i_22\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(16),
      O => \rdata_reg[16]\
    );
\rdata[17]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[17]_i_22\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(17),
      O => \rdata_reg[17]\
    );
\rdata[18]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[18]_i_22\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(18),
      O => \rdata_reg[18]\
    );
\rdata[19]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[19]_i_22\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(19),
      O => \rdata_reg[19]\
    );
\rdata[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[1]_i_26\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(1),
      O => \rdata_reg[1]\
    );
\rdata[20]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[20]_i_22\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(20),
      O => \rdata_reg[20]\
    );
\rdata[21]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[21]_i_22\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(21),
      O => \rdata_reg[21]\
    );
\rdata[22]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[22]_i_22\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(22),
      O => \rdata_reg[22]\
    );
\rdata[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[23]_i_22\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(23),
      O => \rdata_reg[23]\
    );
\rdata[24]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[24]_i_22\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(24),
      O => \rdata_reg[24]\
    );
\rdata[25]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[25]_i_22\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(25),
      O => \rdata_reg[25]\
    );
\rdata[26]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[26]_i_22\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(26),
      O => \rdata_reg[26]\
    );
\rdata[27]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[27]_i_22\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(27),
      O => \rdata_reg[27]\
    );
\rdata[28]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[28]_i_22\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(28),
      O => \rdata_reg[28]\
    );
\rdata[29]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[29]_i_22\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(29),
      O => \rdata_reg[29]\
    );
\rdata[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[2]_i_16\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(2),
      O => \rdata_reg[2]\
    );
\rdata[30]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[30]_i_22\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(30),
      O => \rdata_reg[30]\
    );
\rdata[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[31]_i_43_0\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(31),
      O => \rdata_reg[31]\
    );
\rdata[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[3]_i_16\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(3),
      O => \rdata_reg[3]\
    );
\rdata[4]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[4]_i_22\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(4),
      O => \rdata_reg[4]\
    );
\rdata[5]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[5]_i_22\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(5),
      O => \rdata_reg[5]\
    );
\rdata[6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[6]_i_22\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(6),
      O => \rdata_reg[6]\
    );
\rdata[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[7]_i_21\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(7),
      O => \rdata_reg[7]\
    );
\rdata[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[8]_i_22\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(8),
      O => \rdata_reg[8]\
    );
\rdata[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_7_read_reg,
      I1 => \rdata_reg[9]_i_22\,
      I2 => \rdata_reg[7]_i_22\,
      I3 => \^rdata_reg[31]_i_43\(9),
      O => \rdata_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_35 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]_i_27\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    weight_8_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_assign_reg_132_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[1]\ : out STD_LOGIC;
    \rdata_reg[4]\ : out STD_LOGIC;
    \rdata_reg[5]\ : out STD_LOGIC;
    \rdata_reg[6]\ : out STD_LOGIC;
    \rdata_reg[8]\ : out STD_LOGIC;
    \rdata_reg[9]\ : out STD_LOGIC;
    \rdata_reg[10]\ : out STD_LOGIC;
    \rdata_reg[11]\ : out STD_LOGIC;
    \rdata_reg[12]\ : out STD_LOGIC;
    \rdata_reg[13]\ : out STD_LOGIC;
    \rdata_reg[14]\ : out STD_LOGIC;
    \rdata_reg[15]\ : out STD_LOGIC;
    \rdata_reg[16]\ : out STD_LOGIC;
    \rdata_reg[17]\ : out STD_LOGIC;
    \rdata_reg[18]\ : out STD_LOGIC;
    \rdata_reg[19]\ : out STD_LOGIC;
    \rdata_reg[20]\ : out STD_LOGIC;
    \rdata_reg[21]\ : out STD_LOGIC;
    \rdata_reg[22]\ : out STD_LOGIC;
    \rdata_reg[23]\ : out STD_LOGIC;
    \rdata_reg[24]\ : out STD_LOGIC;
    \rdata_reg[25]\ : out STD_LOGIC;
    \rdata_reg[26]\ : out STD_LOGIC;
    \rdata_reg[27]\ : out STD_LOGIC;
    \rdata_reg[28]\ : out STD_LOGIC;
    \rdata_reg[29]\ : out STD_LOGIC;
    \rdata_reg[30]\ : out STD_LOGIC;
    \rdata_reg[31]\ : out STD_LOGIC;
    \rdata_reg[0]\ : out STD_LOGIC;
    \rdata_reg[2]\ : out STD_LOGIC;
    \rdata_reg[3]\ : out STD_LOGIC;
    \rdata_reg[7]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_i_3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[31]_i_2__7\ : in STD_LOGIC;
    int_weight_8_read_reg : in STD_LOGIC;
    \rdata_reg[1]_i_17\ : in STD_LOGIC;
    \rdata_reg[31]_i_28\ : in STD_LOGIC;
    \rdata_reg[1]_i_26\ : in STD_LOGIC;
    \rdata_reg[1]_i_27\ : in STD_LOGIC;
    \rdata_reg[4]_i_15\ : in STD_LOGIC;
    \rdata_reg[4]_i_22\ : in STD_LOGIC;
    \rdata_reg[4]_i_23\ : in STD_LOGIC;
    \rdata_reg[5]_i_15\ : in STD_LOGIC;
    \rdata_reg[5]_i_22\ : in STD_LOGIC;
    \rdata_reg[5]_i_23\ : in STD_LOGIC;
    \rdata_reg[6]_i_15\ : in STD_LOGIC;
    \rdata_reg[6]_i_22\ : in STD_LOGIC;
    \rdata_reg[6]_i_23\ : in STD_LOGIC;
    \rdata_reg[8]_i_15\ : in STD_LOGIC;
    \rdata_reg[8]_i_22\ : in STD_LOGIC;
    \rdata_reg[8]_i_23\ : in STD_LOGIC;
    \rdata_reg[9]_i_15\ : in STD_LOGIC;
    \rdata_reg[9]_i_22\ : in STD_LOGIC;
    \rdata_reg[9]_i_23\ : in STD_LOGIC;
    \rdata_reg[10]_i_15\ : in STD_LOGIC;
    \rdata_reg[10]_i_22\ : in STD_LOGIC;
    \rdata_reg[10]_i_23\ : in STD_LOGIC;
    \rdata_reg[11]_i_15\ : in STD_LOGIC;
    \rdata_reg[11]_i_22\ : in STD_LOGIC;
    \rdata_reg[11]_i_23\ : in STD_LOGIC;
    \rdata_reg[12]_i_15\ : in STD_LOGIC;
    \rdata_reg[12]_i_22\ : in STD_LOGIC;
    \rdata_reg[12]_i_23\ : in STD_LOGIC;
    \rdata_reg[13]_i_15\ : in STD_LOGIC;
    \rdata_reg[13]_i_22\ : in STD_LOGIC;
    \rdata_reg[13]_i_23\ : in STD_LOGIC;
    \rdata_reg[14]_i_15\ : in STD_LOGIC;
    \rdata_reg[14]_i_22\ : in STD_LOGIC;
    \rdata_reg[14]_i_23\ : in STD_LOGIC;
    \rdata_reg[15]_i_15\ : in STD_LOGIC;
    \rdata_reg[15]_i_22\ : in STD_LOGIC;
    \rdata_reg[15]_i_23\ : in STD_LOGIC;
    \rdata_reg[16]_i_15\ : in STD_LOGIC;
    \rdata_reg[16]_i_22\ : in STD_LOGIC;
    \rdata_reg[16]_i_23\ : in STD_LOGIC;
    \rdata_reg[17]_i_15\ : in STD_LOGIC;
    \rdata_reg[17]_i_22\ : in STD_LOGIC;
    \rdata_reg[17]_i_23\ : in STD_LOGIC;
    \rdata_reg[18]_i_15\ : in STD_LOGIC;
    \rdata_reg[18]_i_22\ : in STD_LOGIC;
    \rdata_reg[18]_i_23\ : in STD_LOGIC;
    \rdata_reg[19]_i_15\ : in STD_LOGIC;
    \rdata_reg[19]_i_22\ : in STD_LOGIC;
    \rdata_reg[19]_i_23\ : in STD_LOGIC;
    \rdata_reg[20]_i_15\ : in STD_LOGIC;
    \rdata_reg[20]_i_22\ : in STD_LOGIC;
    \rdata_reg[20]_i_23\ : in STD_LOGIC;
    \rdata_reg[21]_i_15\ : in STD_LOGIC;
    \rdata_reg[21]_i_22\ : in STD_LOGIC;
    \rdata_reg[21]_i_23\ : in STD_LOGIC;
    \rdata_reg[22]_i_15\ : in STD_LOGIC;
    \rdata_reg[22]_i_22\ : in STD_LOGIC;
    \rdata_reg[22]_i_23\ : in STD_LOGIC;
    \rdata_reg[23]_i_15\ : in STD_LOGIC;
    \rdata_reg[23]_i_22\ : in STD_LOGIC;
    \rdata_reg[23]_i_23\ : in STD_LOGIC;
    \rdata_reg[24]_i_15\ : in STD_LOGIC;
    \rdata_reg[24]_i_22\ : in STD_LOGIC;
    \rdata_reg[24]_i_23\ : in STD_LOGIC;
    \rdata_reg[25]_i_15\ : in STD_LOGIC;
    \rdata_reg[25]_i_22\ : in STD_LOGIC;
    \rdata_reg[25]_i_23\ : in STD_LOGIC;
    \rdata_reg[26]_i_15\ : in STD_LOGIC;
    \rdata_reg[26]_i_22\ : in STD_LOGIC;
    \rdata_reg[26]_i_23\ : in STD_LOGIC;
    \rdata_reg[27]_i_15\ : in STD_LOGIC;
    \rdata_reg[27]_i_22\ : in STD_LOGIC;
    \rdata_reg[27]_i_23\ : in STD_LOGIC;
    \rdata_reg[28]_i_15\ : in STD_LOGIC;
    \rdata_reg[28]_i_22\ : in STD_LOGIC;
    \rdata_reg[28]_i_23\ : in STD_LOGIC;
    \rdata_reg[29]_i_15\ : in STD_LOGIC;
    \rdata_reg[29]_i_22\ : in STD_LOGIC;
    \rdata_reg[29]_i_23\ : in STD_LOGIC;
    \rdata_reg[30]_i_15\ : in STD_LOGIC;
    \rdata_reg[30]_i_22\ : in STD_LOGIC;
    \rdata_reg[30]_i_23\ : in STD_LOGIC;
    \rdata_reg[31]_i_27_0\ : in STD_LOGIC;
    \rdata_reg[31]_i_43\ : in STD_LOGIC;
    \rdata_reg[31]_i_44\ : in STD_LOGIC;
    \rdata_reg[0]_i_18\ : in STD_LOGIC;
    \rdata_reg[2]_i_14\ : in STD_LOGIC;
    int_weight_9_q1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    int_weight_9_read_reg : in STD_LOGIC;
    \rdata_reg[3]_i_14\ : in STD_LOGIC;
    \rdata_reg[7]_i_18\ : in STD_LOGIC;
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_weight_8_write_reg : in STD_LOGIC;
    \b_assign_reg_132_reg[0]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[1]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[2]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[3]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[4]_i_3__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[5]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[6]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[7]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[8]_i_3__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[9]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[10]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[11]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[12]_i_3__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[13]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[14]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[15]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[16]_i_3__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[17]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[18]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[19]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[20]_i_3__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[21]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[22]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[23]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[24]_i_3__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[25]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[26]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[27]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[28]_i_3__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[29]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[30]_i_2__7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_35 : entity is "cnn_fc_i50_o10_CTRL_s_axi_ram";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_35;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_35 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \b_assign_reg_132[12]_i_4__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_5__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_6__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_7__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_4__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_5__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_6__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_7__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_4__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_5__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_6__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_7__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_4__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_5__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_6__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_7__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_4__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_5__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_6__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_7__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_4__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_5__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_6__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_4__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_5__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_6__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_7__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_8__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_4__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_5__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_6__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_7__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__7_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__7_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__7_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__7_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__7_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__7_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__7_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__7_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__7_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__7_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__7_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__7_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__7_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__7_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__7_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_3__7_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_3__7_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__7_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__7_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__7_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__7_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__7_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__7_n_6\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_1__1_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_2__1_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_3__1_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_4__1_n_3\ : STD_LOGIC;
  signal \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \^rdata_reg[31]_i_27\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_b_assign_reg_132_reg[31]_i_3__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_b_assign_reg_132_reg[31]_i_3__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__7\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \b_assign_reg_132[31]_i_1__7\ : label is "soft_lutpair8";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gen_write[1].mem_reg\ : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_write[1].mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_write[1].mem_reg\ : label is 1600;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_write[1].mem_reg\ : label is "gen_write[1].mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_write[1].mem_reg\ : label is 63;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_write[1].mem_reg\ : label is 31;
begin
  DOADO(31 downto 0) <= \^doado\(31 downto 0);
  \rdata_reg[31]_i_27\(31 downto 0) <= \^rdata_reg[31]_i_27\(31 downto 0);
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(31),
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => weight_8_q0(0)
    );
\b_assign_reg_132[0]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \b_assign_reg_132_reg[0]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(0)
    );
\b_assign_reg_132[10]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(10),
      I1 => \^doado\(10),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[10]_i_2__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(10)
    );
\b_assign_reg_132[11]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(11),
      I1 => \^doado\(11),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[11]_i_2__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(11)
    );
\b_assign_reg_132[12]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(12),
      I1 => \^doado\(12),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[12]_i_3__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(12)
    );
\b_assign_reg_132[12]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[12]_i_3__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(12),
      O => \b_assign_reg_132[12]_i_4__7_n_3\
    );
\b_assign_reg_132[12]_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[11]_i_2__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(11),
      O => \b_assign_reg_132[12]_i_5__7_n_3\
    );
\b_assign_reg_132[12]_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[10]_i_2__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(10),
      O => \b_assign_reg_132[12]_i_6__7_n_3\
    );
\b_assign_reg_132[12]_i_7__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[9]_i_2__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(9),
      O => \b_assign_reg_132[12]_i_7__7_n_3\
    );
\b_assign_reg_132[13]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(13),
      I1 => \^doado\(13),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[13]_i_2__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(13)
    );
\b_assign_reg_132[14]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(14),
      I1 => \^doado\(14),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[14]_i_2__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(14)
    );
\b_assign_reg_132[15]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(15),
      I1 => \^doado\(15),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[15]_i_2__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(15)
    );
\b_assign_reg_132[16]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(16),
      I1 => \^doado\(16),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[16]_i_3__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(16)
    );
\b_assign_reg_132[16]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[16]_i_3__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(16),
      O => \b_assign_reg_132[16]_i_4__7_n_3\
    );
\b_assign_reg_132[16]_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[15]_i_2__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(15),
      O => \b_assign_reg_132[16]_i_5__7_n_3\
    );
\b_assign_reg_132[16]_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[14]_i_2__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(14),
      O => \b_assign_reg_132[16]_i_6__7_n_3\
    );
\b_assign_reg_132[16]_i_7__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[13]_i_2__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(13),
      O => \b_assign_reg_132[16]_i_7__7_n_3\
    );
\b_assign_reg_132[17]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(17),
      I1 => \^doado\(17),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[17]_i_2__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(17)
    );
\b_assign_reg_132[18]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(18),
      I1 => \^doado\(18),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[18]_i_2__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(18)
    );
\b_assign_reg_132[19]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(19),
      I1 => \^doado\(19),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[19]_i_2__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(19)
    );
\b_assign_reg_132[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(1),
      I1 => \^doado\(1),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[1]_i_2__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(1)
    );
\b_assign_reg_132[20]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(20),
      I1 => \^doado\(20),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[20]_i_3__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(20)
    );
\b_assign_reg_132[20]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[20]_i_3__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(20),
      O => \b_assign_reg_132[20]_i_4__7_n_3\
    );
\b_assign_reg_132[20]_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[19]_i_2__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(19),
      O => \b_assign_reg_132[20]_i_5__7_n_3\
    );
\b_assign_reg_132[20]_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[18]_i_2__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(18),
      O => \b_assign_reg_132[20]_i_6__7_n_3\
    );
\b_assign_reg_132[20]_i_7__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[17]_i_2__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(17),
      O => \b_assign_reg_132[20]_i_7__7_n_3\
    );
\b_assign_reg_132[21]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(21),
      I1 => \^doado\(21),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[21]_i_2__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(21)
    );
\b_assign_reg_132[22]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(22),
      I1 => \^doado\(22),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[22]_i_2__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(22)
    );
\b_assign_reg_132[23]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(23),
      I1 => \^doado\(23),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[23]_i_2__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(23)
    );
\b_assign_reg_132[24]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(24),
      I1 => \^doado\(24),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[24]_i_3__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(24)
    );
\b_assign_reg_132[24]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[24]_i_3__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(24),
      O => \b_assign_reg_132[24]_i_4__7_n_3\
    );
\b_assign_reg_132[24]_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[23]_i_2__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(23),
      O => \b_assign_reg_132[24]_i_5__7_n_3\
    );
\b_assign_reg_132[24]_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[22]_i_2__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(22),
      O => \b_assign_reg_132[24]_i_6__7_n_3\
    );
\b_assign_reg_132[24]_i_7__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[21]_i_2__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(21),
      O => \b_assign_reg_132[24]_i_7__7_n_3\
    );
\b_assign_reg_132[25]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(25),
      I1 => \^doado\(25),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[25]_i_2__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(25)
    );
\b_assign_reg_132[26]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(26),
      I1 => \^doado\(26),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[26]_i_2__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(26)
    );
\b_assign_reg_132[27]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(27),
      I1 => \^doado\(27),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[27]_i_2__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(27)
    );
\b_assign_reg_132[28]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(28),
      I1 => \^doado\(28),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[28]_i_3__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(28)
    );
\b_assign_reg_132[28]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[28]_i_3__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(28),
      O => \b_assign_reg_132[28]_i_4__7_n_3\
    );
\b_assign_reg_132[28]_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[27]_i_2__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(27),
      O => \b_assign_reg_132[28]_i_5__7_n_3\
    );
\b_assign_reg_132[28]_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[26]_i_2__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(26),
      O => \b_assign_reg_132[28]_i_6__7_n_3\
    );
\b_assign_reg_132[28]_i_7__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[25]_i_2__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(25),
      O => \b_assign_reg_132[28]_i_7__7_n_3\
    );
\b_assign_reg_132[29]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(29),
      I1 => \^doado\(29),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[29]_i_2__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(29)
    );
\b_assign_reg_132[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(2),
      I1 => \^doado\(2),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[2]_i_2__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(2)
    );
\b_assign_reg_132[30]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(30),
      I1 => \^doado\(30),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[30]_i_2__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(30)
    );
\b_assign_reg_132[31]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \b_assign_reg_132_reg[31]_i_2__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(31),
      I3 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(31),
      O => \b_assign_reg_132_reg[31]\(31)
    );
\b_assign_reg_132[31]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[31]_i_2__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(31),
      O => \b_assign_reg_132[31]_i_4__6_n_3\
    );
\b_assign_reg_132[31]_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[30]_i_2__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(30),
      O => \b_assign_reg_132[31]_i_5__7_n_3\
    );
\b_assign_reg_132[31]_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[29]_i_2__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(29),
      O => \b_assign_reg_132[31]_i_6__7_n_3\
    );
\b_assign_reg_132[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(3),
      I1 => \^doado\(3),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[3]_i_2__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(3)
    );
\b_assign_reg_132[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(4),
      I1 => \^doado\(4),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[4]_i_3__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(4)
    );
\b_assign_reg_132[4]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[0]_i_2__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(0),
      O => \b_assign_reg_132[4]_i_4__7_n_3\
    );
\b_assign_reg_132[4]_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[4]_i_3__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(4),
      O => \b_assign_reg_132[4]_i_5__7_n_3\
    );
\b_assign_reg_132[4]_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[3]_i_2__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(3),
      O => \b_assign_reg_132[4]_i_6__7_n_3\
    );
\b_assign_reg_132[4]_i_7__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[2]_i_2__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(2),
      O => \b_assign_reg_132[4]_i_7__7_n_3\
    );
\b_assign_reg_132[4]_i_8__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[1]_i_2__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(1),
      O => \b_assign_reg_132[4]_i_8__7_n_3\
    );
\b_assign_reg_132[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(5),
      I1 => \^doado\(5),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[5]_i_2__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(5)
    );
\b_assign_reg_132[6]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(6),
      I1 => \^doado\(6),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[6]_i_2__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(6)
    );
\b_assign_reg_132[7]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(7),
      I1 => \^doado\(7),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[7]_i_2__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(7)
    );
\b_assign_reg_132[8]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(8),
      I1 => \^doado\(8),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[8]_i_3__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(8)
    );
\b_assign_reg_132[8]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[8]_i_3__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(8),
      O => \b_assign_reg_132[8]_i_4__7_n_3\
    );
\b_assign_reg_132[8]_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[7]_i_2__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(7),
      O => \b_assign_reg_132[8]_i_5__7_n_3\
    );
\b_assign_reg_132[8]_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[6]_i_2__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(6),
      O => \b_assign_reg_132[8]_i_6__7_n_3\
    );
\b_assign_reg_132[8]_i_7__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[5]_i_2__7\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(5),
      O => \b_assign_reg_132[8]_i_7__7_n_3\
    );
\b_assign_reg_132[9]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(9),
      I1 => \^doado\(9),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[9]_i_2__7\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__7\,
      O => \b_assign_reg_132_reg[31]\(9)
    );
\b_assign_reg_132_reg[12]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[8]_i_2__7_n_3\,
      CO(3) => \b_assign_reg_132_reg[12]_i_2__7_n_3\,
      CO(2) => \b_assign_reg_132_reg[12]_i_2__7_n_4\,
      CO(1) => \b_assign_reg_132_reg[12]_i_2__7_n_5\,
      CO(0) => \b_assign_reg_132_reg[12]_i_2__7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(12 downto 9),
      S(3) => \b_assign_reg_132[12]_i_4__7_n_3\,
      S(2) => \b_assign_reg_132[12]_i_5__7_n_3\,
      S(1) => \b_assign_reg_132[12]_i_6__7_n_3\,
      S(0) => \b_assign_reg_132[12]_i_7__7_n_3\
    );
\b_assign_reg_132_reg[16]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[12]_i_2__7_n_3\,
      CO(3) => \b_assign_reg_132_reg[16]_i_2__7_n_3\,
      CO(2) => \b_assign_reg_132_reg[16]_i_2__7_n_4\,
      CO(1) => \b_assign_reg_132_reg[16]_i_2__7_n_5\,
      CO(0) => \b_assign_reg_132_reg[16]_i_2__7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(16 downto 13),
      S(3) => \b_assign_reg_132[16]_i_4__7_n_3\,
      S(2) => \b_assign_reg_132[16]_i_5__7_n_3\,
      S(1) => \b_assign_reg_132[16]_i_6__7_n_3\,
      S(0) => \b_assign_reg_132[16]_i_7__7_n_3\
    );
\b_assign_reg_132_reg[20]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[16]_i_2__7_n_3\,
      CO(3) => \b_assign_reg_132_reg[20]_i_2__7_n_3\,
      CO(2) => \b_assign_reg_132_reg[20]_i_2__7_n_4\,
      CO(1) => \b_assign_reg_132_reg[20]_i_2__7_n_5\,
      CO(0) => \b_assign_reg_132_reg[20]_i_2__7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(20 downto 17),
      S(3) => \b_assign_reg_132[20]_i_4__7_n_3\,
      S(2) => \b_assign_reg_132[20]_i_5__7_n_3\,
      S(1) => \b_assign_reg_132[20]_i_6__7_n_3\,
      S(0) => \b_assign_reg_132[20]_i_7__7_n_3\
    );
\b_assign_reg_132_reg[24]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[20]_i_2__7_n_3\,
      CO(3) => \b_assign_reg_132_reg[24]_i_2__7_n_3\,
      CO(2) => \b_assign_reg_132_reg[24]_i_2__7_n_4\,
      CO(1) => \b_assign_reg_132_reg[24]_i_2__7_n_5\,
      CO(0) => \b_assign_reg_132_reg[24]_i_2__7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(24 downto 21),
      S(3) => \b_assign_reg_132[24]_i_4__7_n_3\,
      S(2) => \b_assign_reg_132[24]_i_5__7_n_3\,
      S(1) => \b_assign_reg_132[24]_i_6__7_n_3\,
      S(0) => \b_assign_reg_132[24]_i_7__7_n_3\
    );
\b_assign_reg_132_reg[28]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[24]_i_2__7_n_3\,
      CO(3) => \b_assign_reg_132_reg[28]_i_2__7_n_3\,
      CO(2) => \b_assign_reg_132_reg[28]_i_2__7_n_4\,
      CO(1) => \b_assign_reg_132_reg[28]_i_2__7_n_5\,
      CO(0) => \b_assign_reg_132_reg[28]_i_2__7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(28 downto 25),
      S(3) => \b_assign_reg_132[28]_i_4__7_n_3\,
      S(2) => \b_assign_reg_132[28]_i_5__7_n_3\,
      S(1) => \b_assign_reg_132[28]_i_6__7_n_3\,
      S(0) => \b_assign_reg_132[28]_i_7__7_n_3\
    );
\b_assign_reg_132_reg[31]_i_3__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[28]_i_2__7_n_3\,
      CO(3 downto 2) => \NLW_b_assign_reg_132_reg[31]_i_3__7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \b_assign_reg_132_reg[31]_i_3__7_n_5\,
      CO(0) => \b_assign_reg_132_reg[31]_i_3__7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_b_assign_reg_132_reg[31]_i_3__7_O_UNCONNECTED\(3),
      O(2 downto 0) => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(31 downto 29),
      S(3) => '0',
      S(2) => \b_assign_reg_132[31]_i_4__6_n_3\,
      S(1) => \b_assign_reg_132[31]_i_5__7_n_3\,
      S(0) => \b_assign_reg_132[31]_i_6__7_n_3\
    );
\b_assign_reg_132_reg[4]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_assign_reg_132_reg[4]_i_2__7_n_3\,
      CO(2) => \b_assign_reg_132_reg[4]_i_2__7_n_4\,
      CO(1) => \b_assign_reg_132_reg[4]_i_2__7_n_5\,
      CO(0) => \b_assign_reg_132_reg[4]_i_2__7_n_6\,
      CYINIT => \b_assign_reg_132[4]_i_4__7_n_3\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(4 downto 1),
      S(3) => \b_assign_reg_132[4]_i_5__7_n_3\,
      S(2) => \b_assign_reg_132[4]_i_6__7_n_3\,
      S(1) => \b_assign_reg_132[4]_i_7__7_n_3\,
      S(0) => \b_assign_reg_132[4]_i_8__7_n_3\
    );
\b_assign_reg_132_reg[8]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[4]_i_2__7_n_3\,
      CO(3) => \b_assign_reg_132_reg[8]_i_2__7_n_3\,
      CO(2) => \b_assign_reg_132_reg[8]_i_2__7_n_4\,
      CO(1) => \b_assign_reg_132_reg[8]_i_2__7_n_5\,
      CO(0) => \b_assign_reg_132_reg[8]_i_2__7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_802/tmp_5_fu_60_p2\(8 downto 5),
      S(3) => \b_assign_reg_132[8]_i_4__7_n_3\,
      S(2) => \b_assign_reg_132[8]_i_5__7_n_3\,
      S(1) => \b_assign_reg_132[8]_i_6__7_n_3\,
      S(0) => \b_assign_reg_132[8]_i_7__7_n_3\
    );
\gen_write[1].mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 11) => B"11111",
      ADDRARDADDR(10 downto 5) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 11) => B"11111",
      ADDRBWRADDR(10 downto 5) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \^doado\(31 downto 0),
      DOBDO(31 downto 0) => \^rdata_reg[31]_i_27\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => \gen_write[1].mem_reg_i_1__1_n_3\,
      WEBWE(2) => \gen_write[1].mem_reg_i_2__1_n_3\,
      WEBWE(1) => \gen_write[1].mem_reg_i_3__1_n_3\,
      WEBWE(0) => \gen_write[1].mem_reg_i_4__1_n_3\
    );
\gen_write[1].mem_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => int_weight_8_write_reg,
      O => \gen_write[1].mem_reg_i_1__1_n_3\
    );
\gen_write[1].mem_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => int_weight_8_write_reg,
      O => \gen_write[1].mem_reg_i_2__1_n_3\
    );
\gen_write[1].mem_reg_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => int_weight_8_write_reg,
      O => \gen_write[1].mem_reg_i_3__1_n_3\
    );
\gen_write[1].mem_reg_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => int_weight_8_write_reg,
      O => \gen_write[1].mem_reg_i_4__1_n_3\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[0]_i_18\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(0),
      O => \rdata_reg[0]\
    );
\rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[10]_i_15\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(10),
      I4 => \rdata_reg[10]_i_22\,
      I5 => \rdata_reg[10]_i_23\,
      O => \rdata_reg[10]\
    );
\rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[11]_i_15\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(11),
      I4 => \rdata_reg[11]_i_22\,
      I5 => \rdata_reg[11]_i_23\,
      O => \rdata_reg[11]\
    );
\rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[12]_i_15\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(12),
      I4 => \rdata_reg[12]_i_22\,
      I5 => \rdata_reg[12]_i_23\,
      O => \rdata_reg[12]\
    );
\rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[13]_i_15\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(13),
      I4 => \rdata_reg[13]_i_22\,
      I5 => \rdata_reg[13]_i_23\,
      O => \rdata_reg[13]\
    );
\rdata[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[14]_i_15\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(14),
      I4 => \rdata_reg[14]_i_22\,
      I5 => \rdata_reg[14]_i_23\,
      O => \rdata_reg[14]\
    );
\rdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[15]_i_15\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(15),
      I4 => \rdata_reg[15]_i_22\,
      I5 => \rdata_reg[15]_i_23\,
      O => \rdata_reg[15]\
    );
\rdata[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[16]_i_15\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(16),
      I4 => \rdata_reg[16]_i_22\,
      I5 => \rdata_reg[16]_i_23\,
      O => \rdata_reg[16]\
    );
\rdata[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[17]_i_15\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(17),
      I4 => \rdata_reg[17]_i_22\,
      I5 => \rdata_reg[17]_i_23\,
      O => \rdata_reg[17]\
    );
\rdata[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[18]_i_15\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(18),
      I4 => \rdata_reg[18]_i_22\,
      I5 => \rdata_reg[18]_i_23\,
      O => \rdata_reg[18]\
    );
\rdata[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[19]_i_15\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(19),
      I4 => \rdata_reg[19]_i_22\,
      I5 => \rdata_reg[19]_i_23\,
      O => \rdata_reg[19]\
    );
\rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[1]_i_17\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(1),
      I4 => \rdata_reg[1]_i_26\,
      I5 => \rdata_reg[1]_i_27\,
      O => \rdata_reg[1]\
    );
\rdata[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[20]_i_15\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(20),
      I4 => \rdata_reg[20]_i_22\,
      I5 => \rdata_reg[20]_i_23\,
      O => \rdata_reg[20]\
    );
\rdata[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[21]_i_15\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(21),
      I4 => \rdata_reg[21]_i_22\,
      I5 => \rdata_reg[21]_i_23\,
      O => \rdata_reg[21]\
    );
\rdata[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[22]_i_15\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(22),
      I4 => \rdata_reg[22]_i_22\,
      I5 => \rdata_reg[22]_i_23\,
      O => \rdata_reg[22]\
    );
\rdata[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[23]_i_15\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(23),
      I4 => \rdata_reg[23]_i_22\,
      I5 => \rdata_reg[23]_i_23\,
      O => \rdata_reg[23]\
    );
\rdata[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[24]_i_15\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(24),
      I4 => \rdata_reg[24]_i_22\,
      I5 => \rdata_reg[24]_i_23\,
      O => \rdata_reg[24]\
    );
\rdata[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[25]_i_15\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(25),
      I4 => \rdata_reg[25]_i_22\,
      I5 => \rdata_reg[25]_i_23\,
      O => \rdata_reg[25]\
    );
\rdata[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[26]_i_15\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(26),
      I4 => \rdata_reg[26]_i_22\,
      I5 => \rdata_reg[26]_i_23\,
      O => \rdata_reg[26]\
    );
\rdata[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[27]_i_15\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(27),
      I4 => \rdata_reg[27]_i_22\,
      I5 => \rdata_reg[27]_i_23\,
      O => \rdata_reg[27]\
    );
\rdata[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[28]_i_15\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(28),
      I4 => \rdata_reg[28]_i_22\,
      I5 => \rdata_reg[28]_i_23\,
      O => \rdata_reg[28]\
    );
\rdata[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[29]_i_15\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(29),
      I4 => \rdata_reg[29]_i_22\,
      I5 => \rdata_reg[29]_i_23\,
      O => \rdata_reg[29]\
    );
\rdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \^rdata_reg[31]_i_27\(2),
      I1 => \rdata_reg[31]_i_28\,
      I2 => \rdata_reg[2]_i_14\,
      I3 => int_weight_8_read_reg,
      I4 => int_weight_9_q1(0),
      I5 => int_weight_9_read_reg,
      O => \rdata_reg[2]\
    );
\rdata[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[30]_i_15\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(30),
      I4 => \rdata_reg[30]_i_22\,
      I5 => \rdata_reg[30]_i_23\,
      O => \rdata_reg[30]\
    );
\rdata[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[31]_i_27_0\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(31),
      I4 => \rdata_reg[31]_i_43\,
      I5 => \rdata_reg[31]_i_44\,
      O => \rdata_reg[31]\
    );
\rdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \^rdata_reg[31]_i_27\(3),
      I1 => \rdata_reg[31]_i_28\,
      I2 => \rdata_reg[3]_i_14\,
      I3 => int_weight_8_read_reg,
      I4 => int_weight_9_q1(1),
      I5 => int_weight_9_read_reg,
      O => \rdata_reg[3]\
    );
\rdata[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[4]_i_15\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(4),
      I4 => \rdata_reg[4]_i_22\,
      I5 => \rdata_reg[4]_i_23\,
      O => \rdata_reg[4]\
    );
\rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[5]_i_15\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(5),
      I4 => \rdata_reg[5]_i_22\,
      I5 => \rdata_reg[5]_i_23\,
      O => \rdata_reg[5]\
    );
\rdata[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[6]_i_15\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(6),
      I4 => \rdata_reg[6]_i_22\,
      I5 => \rdata_reg[6]_i_23\,
      O => \rdata_reg[6]\
    );
\rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \^rdata_reg[31]_i_27\(7),
      I1 => \rdata_reg[31]_i_28\,
      I2 => \rdata_reg[7]_i_18\,
      I3 => int_weight_8_read_reg,
      I4 => int_weight_9_q1(2),
      I5 => int_weight_9_read_reg,
      O => \rdata_reg[7]\
    );
\rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[8]_i_15\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(8),
      I4 => \rdata_reg[8]_i_22\,
      I5 => \rdata_reg[8]_i_23\,
      O => \rdata_reg[8]\
    );
\rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA808"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \rdata_reg[9]_i_15\,
      I2 => \rdata_reg[31]_i_28\,
      I3 => \^rdata_reg[31]_i_27\(9),
      I4 => \rdata_reg[9]_i_22\,
      I5 => \rdata_reg[9]_i_23\,
      O => \rdata_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_36 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]_i_24\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    weight_9_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_weight_9_q1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_assign_reg_132_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[0]\ : out STD_LOGIC;
    \rdata_reg[1]\ : out STD_LOGIC;
    \rdata_reg[4]\ : out STD_LOGIC;
    \rdata_reg[5]\ : out STD_LOGIC;
    \rdata_reg[6]\ : out STD_LOGIC;
    \rdata_reg[8]\ : out STD_LOGIC;
    \rdata_reg[9]\ : out STD_LOGIC;
    \rdata_reg[10]\ : out STD_LOGIC;
    \rdata_reg[11]\ : out STD_LOGIC;
    \rdata_reg[12]\ : out STD_LOGIC;
    \rdata_reg[13]\ : out STD_LOGIC;
    \rdata_reg[14]\ : out STD_LOGIC;
    \rdata_reg[15]\ : out STD_LOGIC;
    \rdata_reg[16]\ : out STD_LOGIC;
    \rdata_reg[17]\ : out STD_LOGIC;
    \rdata_reg[18]\ : out STD_LOGIC;
    \rdata_reg[19]\ : out STD_LOGIC;
    \rdata_reg[20]\ : out STD_LOGIC;
    \rdata_reg[21]\ : out STD_LOGIC;
    \rdata_reg[22]\ : out STD_LOGIC;
    \rdata_reg[23]\ : out STD_LOGIC;
    \rdata_reg[24]\ : out STD_LOGIC;
    \rdata_reg[25]\ : out STD_LOGIC;
    \rdata_reg[26]\ : out STD_LOGIC;
    \rdata_reg[27]\ : out STD_LOGIC;
    \rdata_reg[28]\ : out STD_LOGIC;
    \rdata_reg[29]\ : out STD_LOGIC;
    \rdata_reg[30]\ : out STD_LOGIC;
    \rdata_reg[31]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \waddr_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_i_3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[31]_i_2__8\ : in STD_LOGIC;
    \rdata_reg[31]_i_25\ : in STD_LOGIC;
    \rdata_reg[2]_i_22\ : in STD_LOGIC;
    \rdata_reg[3]_i_22\ : in STD_LOGIC;
    \rdata_reg[7]_i_33\ : in STD_LOGIC;
    \rdata_reg[0]_i_16\ : in STD_LOGIC;
    int_weight_9_read_reg : in STD_LOGIC;
    int_weight_8_read_reg : in STD_LOGIC;
    int_bias_q1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[1]_i_16\ : in STD_LOGIC;
    \rdata_reg[4]_i_14\ : in STD_LOGIC;
    \rdata_reg[5]_i_14\ : in STD_LOGIC;
    \rdata_reg[6]_i_14\ : in STD_LOGIC;
    \rdata_reg[8]_i_14\ : in STD_LOGIC;
    \rdata_reg[9]_i_14\ : in STD_LOGIC;
    \rdata_reg[10]_i_14\ : in STD_LOGIC;
    \rdata_reg[11]_i_14\ : in STD_LOGIC;
    \rdata_reg[12]_i_14\ : in STD_LOGIC;
    \rdata_reg[13]_i_14\ : in STD_LOGIC;
    \rdata_reg[14]_i_14\ : in STD_LOGIC;
    \rdata_reg[15]_i_14\ : in STD_LOGIC;
    \rdata_reg[16]_i_14\ : in STD_LOGIC;
    \rdata_reg[17]_i_14\ : in STD_LOGIC;
    \rdata_reg[18]_i_14\ : in STD_LOGIC;
    \rdata_reg[19]_i_14\ : in STD_LOGIC;
    \rdata_reg[20]_i_14\ : in STD_LOGIC;
    \rdata_reg[21]_i_14\ : in STD_LOGIC;
    \rdata_reg[22]_i_14\ : in STD_LOGIC;
    \rdata_reg[23]_i_14\ : in STD_LOGIC;
    \rdata_reg[24]_i_14\ : in STD_LOGIC;
    \rdata_reg[25]_i_14\ : in STD_LOGIC;
    \rdata_reg[26]_i_14\ : in STD_LOGIC;
    \rdata_reg[27]_i_14\ : in STD_LOGIC;
    \rdata_reg[28]_i_14\ : in STD_LOGIC;
    \rdata_reg[29]_i_14\ : in STD_LOGIC;
    \rdata_reg[30]_i_14\ : in STD_LOGIC;
    \rdata_reg[31]_i_24_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    rstate : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_weight_9_write_reg : in STD_LOGIC;
    \b_assign_reg_132_reg[0]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[1]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[2]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[3]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[4]_i_3__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[5]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[6]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[7]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[8]_i_3__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[9]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[10]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[11]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[12]_i_3__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[13]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[14]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[15]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[16]_i_3__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[17]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[18]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[19]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[20]_i_3__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[21]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[22]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[23]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[24]_i_3__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[25]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[26]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[27]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[28]_i_3__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[29]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[30]_i_2__8\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_36 : entity is "cnn_fc_i50_o10_CTRL_s_axi_ram";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_36;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_36 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^doado\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \b_assign_reg_132[12]_i_4__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_5__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_6__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[12]_i_7__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_4__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_5__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_6__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[16]_i_7__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_4__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_5__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_6__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[20]_i_7__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_4__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_5__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_6__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[24]_i_7__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_4__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_5__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_6__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[28]_i_7__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_4__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_5__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[31]_i_6__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_4__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_5__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_6__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_7__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[4]_i_8__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_4__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_5__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_6__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132[8]_i_7__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__8_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__8_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_2__8_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__8_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__8_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_2__8_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__8_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__8_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_2__8_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__8_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__8_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_2__8_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__8_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__8_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_2__8_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_3__8_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_3__8_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__8_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__8_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_2__8_n_6\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__8_n_4\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__8_n_5\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_2__8_n_6\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_1__0_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_2__0_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_3__0_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_4__0_n_3\ : STD_LOGIC;
  signal \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \^rdata_reg[31]_i_24\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_b_assign_reg_132_reg[31]_i_3__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_b_assign_reg_132_reg[31]_i_3__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__8\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \b_assign_reg_132[31]_i_1__8\ : label is "soft_lutpair9";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gen_write[1].mem_reg\ : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_write[1].mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_write[1].mem_reg\ : label is 1600;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_write[1].mem_reg\ : label is "gen_write[1].mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_write[1].mem_reg\ : label is 63;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_write[1].mem_reg\ : label is 31;
  attribute SOFT_HLUTNM of \rdata[2]_i_15\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \rdata[3]_i_15\ : label is "soft_lutpair10";
begin
  ADDRBWRADDR(1 downto 0) <= \^addrbwraddr\(1 downto 0);
  DOADO(31 downto 0) <= \^doado\(31 downto 0);
  \rdata_reg[31]_i_24\(31 downto 0) <= \^rdata_reg[31]_i_24\(31 downto 0);
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(31),
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => weight_9_q0(0)
    );
\b_assign_reg_132[0]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \b_assign_reg_132_reg[0]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(0)
    );
\b_assign_reg_132[10]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(10),
      I1 => \^doado\(10),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[10]_i_2__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(10)
    );
\b_assign_reg_132[11]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(11),
      I1 => \^doado\(11),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[11]_i_2__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(11)
    );
\b_assign_reg_132[12]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(12),
      I1 => \^doado\(12),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[12]_i_3__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(12)
    );
\b_assign_reg_132[12]_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[12]_i_3__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(12),
      O => \b_assign_reg_132[12]_i_4__8_n_3\
    );
\b_assign_reg_132[12]_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[11]_i_2__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(11),
      O => \b_assign_reg_132[12]_i_5__8_n_3\
    );
\b_assign_reg_132[12]_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[10]_i_2__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(10),
      O => \b_assign_reg_132[12]_i_6__8_n_3\
    );
\b_assign_reg_132[12]_i_7__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[9]_i_2__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(9),
      O => \b_assign_reg_132[12]_i_7__8_n_3\
    );
\b_assign_reg_132[13]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(13),
      I1 => \^doado\(13),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[13]_i_2__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(13)
    );
\b_assign_reg_132[14]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(14),
      I1 => \^doado\(14),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[14]_i_2__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(14)
    );
\b_assign_reg_132[15]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(15),
      I1 => \^doado\(15),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[15]_i_2__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(15)
    );
\b_assign_reg_132[16]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(16),
      I1 => \^doado\(16),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[16]_i_3__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(16)
    );
\b_assign_reg_132[16]_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[16]_i_3__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(16),
      O => \b_assign_reg_132[16]_i_4__8_n_3\
    );
\b_assign_reg_132[16]_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[15]_i_2__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(15),
      O => \b_assign_reg_132[16]_i_5__8_n_3\
    );
\b_assign_reg_132[16]_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[14]_i_2__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(14),
      O => \b_assign_reg_132[16]_i_6__8_n_3\
    );
\b_assign_reg_132[16]_i_7__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[13]_i_2__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(13),
      O => \b_assign_reg_132[16]_i_7__8_n_3\
    );
\b_assign_reg_132[17]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(17),
      I1 => \^doado\(17),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[17]_i_2__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(17)
    );
\b_assign_reg_132[18]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(18),
      I1 => \^doado\(18),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[18]_i_2__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(18)
    );
\b_assign_reg_132[19]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(19),
      I1 => \^doado\(19),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[19]_i_2__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(19)
    );
\b_assign_reg_132[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(1),
      I1 => \^doado\(1),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[1]_i_2__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(1)
    );
\b_assign_reg_132[20]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(20),
      I1 => \^doado\(20),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[20]_i_3__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(20)
    );
\b_assign_reg_132[20]_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[20]_i_3__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(20),
      O => \b_assign_reg_132[20]_i_4__8_n_3\
    );
\b_assign_reg_132[20]_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[19]_i_2__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(19),
      O => \b_assign_reg_132[20]_i_5__8_n_3\
    );
\b_assign_reg_132[20]_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[18]_i_2__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(18),
      O => \b_assign_reg_132[20]_i_6__8_n_3\
    );
\b_assign_reg_132[20]_i_7__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[17]_i_2__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(17),
      O => \b_assign_reg_132[20]_i_7__8_n_3\
    );
\b_assign_reg_132[21]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(21),
      I1 => \^doado\(21),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[21]_i_2__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(21)
    );
\b_assign_reg_132[22]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(22),
      I1 => \^doado\(22),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[22]_i_2__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(22)
    );
\b_assign_reg_132[23]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(23),
      I1 => \^doado\(23),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[23]_i_2__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(23)
    );
\b_assign_reg_132[24]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(24),
      I1 => \^doado\(24),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[24]_i_3__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(24)
    );
\b_assign_reg_132[24]_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[24]_i_3__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(24),
      O => \b_assign_reg_132[24]_i_4__8_n_3\
    );
\b_assign_reg_132[24]_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[23]_i_2__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(23),
      O => \b_assign_reg_132[24]_i_5__8_n_3\
    );
\b_assign_reg_132[24]_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[22]_i_2__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(22),
      O => \b_assign_reg_132[24]_i_6__8_n_3\
    );
\b_assign_reg_132[24]_i_7__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[21]_i_2__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(21),
      O => \b_assign_reg_132[24]_i_7__8_n_3\
    );
\b_assign_reg_132[25]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(25),
      I1 => \^doado\(25),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[25]_i_2__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(25)
    );
\b_assign_reg_132[26]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(26),
      I1 => \^doado\(26),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[26]_i_2__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(26)
    );
\b_assign_reg_132[27]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(27),
      I1 => \^doado\(27),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[27]_i_2__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(27)
    );
\b_assign_reg_132[28]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(28),
      I1 => \^doado\(28),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[28]_i_3__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(28)
    );
\b_assign_reg_132[28]_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[28]_i_3__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(28),
      O => \b_assign_reg_132[28]_i_4__8_n_3\
    );
\b_assign_reg_132[28]_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[27]_i_2__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(27),
      O => \b_assign_reg_132[28]_i_5__8_n_3\
    );
\b_assign_reg_132[28]_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[26]_i_2__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(26),
      O => \b_assign_reg_132[28]_i_6__8_n_3\
    );
\b_assign_reg_132[28]_i_7__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[25]_i_2__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(25),
      O => \b_assign_reg_132[28]_i_7__8_n_3\
    );
\b_assign_reg_132[29]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(29),
      I1 => \^doado\(29),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[29]_i_2__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(29)
    );
\b_assign_reg_132[2]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(2),
      I1 => \^doado\(2),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[2]_i_2__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(2)
    );
\b_assign_reg_132[30]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(30),
      I1 => \^doado\(30),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[30]_i_2__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(30)
    );
\b_assign_reg_132[31]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \b_assign_reg_132_reg[31]_i_2__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(31),
      I3 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(31),
      O => \b_assign_reg_132_reg[31]\(31)
    );
\b_assign_reg_132[31]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[31]_i_2__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(31),
      O => \b_assign_reg_132[31]_i_4__7_n_3\
    );
\b_assign_reg_132[31]_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[30]_i_2__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(30),
      O => \b_assign_reg_132[31]_i_5__8_n_3\
    );
\b_assign_reg_132[31]_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[29]_i_2__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(29),
      O => \b_assign_reg_132[31]_i_6__8_n_3\
    );
\b_assign_reg_132[3]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(3),
      I1 => \^doado\(3),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[3]_i_2__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(3)
    );
\b_assign_reg_132[4]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(4),
      I1 => \^doado\(4),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[4]_i_3__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(4)
    );
\b_assign_reg_132[4]_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[0]_i_2__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(0),
      O => \b_assign_reg_132[4]_i_4__8_n_3\
    );
\b_assign_reg_132[4]_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[4]_i_3__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(4),
      O => \b_assign_reg_132[4]_i_5__8_n_3\
    );
\b_assign_reg_132[4]_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[3]_i_2__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(3),
      O => \b_assign_reg_132[4]_i_6__8_n_3\
    );
\b_assign_reg_132[4]_i_7__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[2]_i_2__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(2),
      O => \b_assign_reg_132[4]_i_7__8_n_3\
    );
\b_assign_reg_132[4]_i_8__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[1]_i_2__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(1),
      O => \b_assign_reg_132[4]_i_8__8_n_3\
    );
\b_assign_reg_132[5]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(5),
      I1 => \^doado\(5),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[5]_i_2__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(5)
    );
\b_assign_reg_132[6]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(6),
      I1 => \^doado\(6),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[6]_i_2__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(6)
    );
\b_assign_reg_132[7]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(7),
      I1 => \^doado\(7),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[7]_i_2__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(7)
    );
\b_assign_reg_132[8]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(8),
      I1 => \^doado\(8),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[8]_i_3__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(8)
    );
\b_assign_reg_132[8]_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[8]_i_3__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(8),
      O => \b_assign_reg_132[8]_i_4__8_n_3\
    );
\b_assign_reg_132[8]_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[7]_i_2__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(7),
      O => \b_assign_reg_132[8]_i_5__8_n_3\
    );
\b_assign_reg_132[8]_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[6]_i_2__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(6),
      O => \b_assign_reg_132[8]_i_6__8_n_3\
    );
\b_assign_reg_132[8]_i_7__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \b_assign_reg_132_reg[5]_i_2__8\,
      I1 => \b_assign_reg_132_reg[31]_i_3\,
      I2 => \^doado\(5),
      O => \b_assign_reg_132[8]_i_7__8_n_3\
    );
\b_assign_reg_132[9]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACACAAFA0CFC0"
    )
        port map (
      I0 => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(9),
      I1 => \^doado\(9),
      I2 => \b_assign_reg_132_reg[31]_i_3\,
      I3 => \b_assign_reg_132_reg[9]_i_2__8\,
      I4 => \^doado\(31),
      I5 => \b_assign_reg_132_reg[31]_i_2__8\,
      O => \b_assign_reg_132_reg[31]\(9)
    );
\b_assign_reg_132_reg[12]_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[8]_i_2__8_n_3\,
      CO(3) => \b_assign_reg_132_reg[12]_i_2__8_n_3\,
      CO(2) => \b_assign_reg_132_reg[12]_i_2__8_n_4\,
      CO(1) => \b_assign_reg_132_reg[12]_i_2__8_n_5\,
      CO(0) => \b_assign_reg_132_reg[12]_i_2__8_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(12 downto 9),
      S(3) => \b_assign_reg_132[12]_i_4__8_n_3\,
      S(2) => \b_assign_reg_132[12]_i_5__8_n_3\,
      S(1) => \b_assign_reg_132[12]_i_6__8_n_3\,
      S(0) => \b_assign_reg_132[12]_i_7__8_n_3\
    );
\b_assign_reg_132_reg[16]_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[12]_i_2__8_n_3\,
      CO(3) => \b_assign_reg_132_reg[16]_i_2__8_n_3\,
      CO(2) => \b_assign_reg_132_reg[16]_i_2__8_n_4\,
      CO(1) => \b_assign_reg_132_reg[16]_i_2__8_n_5\,
      CO(0) => \b_assign_reg_132_reg[16]_i_2__8_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(16 downto 13),
      S(3) => \b_assign_reg_132[16]_i_4__8_n_3\,
      S(2) => \b_assign_reg_132[16]_i_5__8_n_3\,
      S(1) => \b_assign_reg_132[16]_i_6__8_n_3\,
      S(0) => \b_assign_reg_132[16]_i_7__8_n_3\
    );
\b_assign_reg_132_reg[20]_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[16]_i_2__8_n_3\,
      CO(3) => \b_assign_reg_132_reg[20]_i_2__8_n_3\,
      CO(2) => \b_assign_reg_132_reg[20]_i_2__8_n_4\,
      CO(1) => \b_assign_reg_132_reg[20]_i_2__8_n_5\,
      CO(0) => \b_assign_reg_132_reg[20]_i_2__8_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(20 downto 17),
      S(3) => \b_assign_reg_132[20]_i_4__8_n_3\,
      S(2) => \b_assign_reg_132[20]_i_5__8_n_3\,
      S(1) => \b_assign_reg_132[20]_i_6__8_n_3\,
      S(0) => \b_assign_reg_132[20]_i_7__8_n_3\
    );
\b_assign_reg_132_reg[24]_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[20]_i_2__8_n_3\,
      CO(3) => \b_assign_reg_132_reg[24]_i_2__8_n_3\,
      CO(2) => \b_assign_reg_132_reg[24]_i_2__8_n_4\,
      CO(1) => \b_assign_reg_132_reg[24]_i_2__8_n_5\,
      CO(0) => \b_assign_reg_132_reg[24]_i_2__8_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(24 downto 21),
      S(3) => \b_assign_reg_132[24]_i_4__8_n_3\,
      S(2) => \b_assign_reg_132[24]_i_5__8_n_3\,
      S(1) => \b_assign_reg_132[24]_i_6__8_n_3\,
      S(0) => \b_assign_reg_132[24]_i_7__8_n_3\
    );
\b_assign_reg_132_reg[28]_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[24]_i_2__8_n_3\,
      CO(3) => \b_assign_reg_132_reg[28]_i_2__8_n_3\,
      CO(2) => \b_assign_reg_132_reg[28]_i_2__8_n_4\,
      CO(1) => \b_assign_reg_132_reg[28]_i_2__8_n_5\,
      CO(0) => \b_assign_reg_132_reg[28]_i_2__8_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(28 downto 25),
      S(3) => \b_assign_reg_132[28]_i_4__8_n_3\,
      S(2) => \b_assign_reg_132[28]_i_5__8_n_3\,
      S(1) => \b_assign_reg_132[28]_i_6__8_n_3\,
      S(0) => \b_assign_reg_132[28]_i_7__8_n_3\
    );
\b_assign_reg_132_reg[31]_i_3__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[28]_i_2__8_n_3\,
      CO(3 downto 2) => \NLW_b_assign_reg_132_reg[31]_i_3__8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \b_assign_reg_132_reg[31]_i_3__8_n_5\,
      CO(0) => \b_assign_reg_132_reg[31]_i_3__8_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_b_assign_reg_132_reg[31]_i_3__8_O_UNCONNECTED\(3),
      O(2 downto 0) => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(31 downto 29),
      S(3) => '0',
      S(2) => \b_assign_reg_132[31]_i_4__7_n_3\,
      S(1) => \b_assign_reg_132[31]_i_5__8_n_3\,
      S(0) => \b_assign_reg_132[31]_i_6__8_n_3\
    );
\b_assign_reg_132_reg[4]_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_assign_reg_132_reg[4]_i_2__8_n_3\,
      CO(2) => \b_assign_reg_132_reg[4]_i_2__8_n_4\,
      CO(1) => \b_assign_reg_132_reg[4]_i_2__8_n_5\,
      CO(0) => \b_assign_reg_132_reg[4]_i_2__8_n_6\,
      CYINIT => \b_assign_reg_132[4]_i_4__8_n_3\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(4 downto 1),
      S(3) => \b_assign_reg_132[4]_i_5__8_n_3\,
      S(2) => \b_assign_reg_132[4]_i_6__8_n_3\,
      S(1) => \b_assign_reg_132[4]_i_7__8_n_3\,
      S(0) => \b_assign_reg_132[4]_i_8__8_n_3\
    );
\b_assign_reg_132_reg[8]_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_assign_reg_132_reg[4]_i_2__8_n_3\,
      CO(3) => \b_assign_reg_132_reg[8]_i_2__8_n_3\,
      CO(2) => \b_assign_reg_132_reg[8]_i_2__8_n_4\,
      CO(1) => \b_assign_reg_132_reg[8]_i_2__8_n_5\,
      CO(0) => \b_assign_reg_132_reg[8]_i_2__8_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \grp_fixed_point_mul_fu_809/tmp_5_fu_60_p2\(8 downto 5),
      S(3) => \b_assign_reg_132[8]_i_4__8_n_3\,
      S(2) => \b_assign_reg_132[8]_i_5__8_n_3\,
      S(1) => \b_assign_reg_132[8]_i_6__8_n_3\,
      S(0) => \b_assign_reg_132[8]_i_7__8_n_3\
    );
\gen_write[1].mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 11) => B"11111",
      ADDRARDADDR(10 downto 5) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 11) => B"11111",
      ADDRBWRADDR(10 downto 9) => \^addrbwraddr\(1 downto 0),
      ADDRBWRADDR(8 downto 5) => \waddr_reg[5]\(3 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \^doado\(31 downto 0),
      DOBDO(31 downto 0) => \^rdata_reg[31]_i_24\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => \gen_write[1].mem_reg_i_1__0_n_3\,
      WEBWE(2) => \gen_write[1].mem_reg_i_2__0_n_3\,
      WEBWE(1) => \gen_write[1].mem_reg_i_3__0_n_3\,
      WEBWE(0) => \gen_write[1].mem_reg_i_4__0_n_3\
    );
\gen_write[1].mem_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => Q(1),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate,
      I3 => ap_rst_n,
      I4 => s_axi_CTRL_ARADDR(1),
      O => \^addrbwraddr\(1)
    );
\gen_write[1].mem_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => int_weight_9_write_reg,
      O => \gen_write[1].mem_reg_i_1__0_n_3\
    );
\gen_write[1].mem_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => Q(0),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate,
      I3 => ap_rst_n,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \^addrbwraddr\(0)
    );
\gen_write[1].mem_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => int_weight_9_write_reg,
      O => \gen_write[1].mem_reg_i_2__0_n_3\
    );
\gen_write[1].mem_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => int_weight_9_write_reg,
      O => \gen_write[1].mem_reg_i_3__0_n_3\
    );
\gen_write[1].mem_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => int_weight_9_write_reg,
      O => \gen_write[1].mem_reg_i_4__0_n_3\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => \^rdata_reg[31]_i_24\(0),
      I1 => \rdata_reg[31]_i_25\,
      I2 => \rdata_reg[0]_i_16\,
      I3 => int_weight_9_read_reg,
      I4 => int_weight_8_read_reg,
      I5 => int_bias_q1(0),
      O => \rdata_reg[0]\
    );
\rdata[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[10]_i_14\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(10),
      O => \rdata_reg[10]\
    );
\rdata[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[11]_i_14\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(11),
      O => \rdata_reg[11]\
    );
\rdata[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[12]_i_14\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(12),
      O => \rdata_reg[12]\
    );
\rdata[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[13]_i_14\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(13),
      O => \rdata_reg[13]\
    );
\rdata[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[14]_i_14\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(14),
      O => \rdata_reg[14]\
    );
\rdata[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[15]_i_14\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(15),
      O => \rdata_reg[15]\
    );
\rdata[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[16]_i_14\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(16),
      O => \rdata_reg[16]\
    );
\rdata[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[17]_i_14\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(17),
      O => \rdata_reg[17]\
    );
\rdata[18]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[18]_i_14\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(18),
      O => \rdata_reg[18]\
    );
\rdata[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[19]_i_14\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(19),
      O => \rdata_reg[19]\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[1]_i_16\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(1),
      O => \rdata_reg[1]\
    );
\rdata[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[20]_i_14\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(20),
      O => \rdata_reg[20]\
    );
\rdata[21]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[21]_i_14\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(21),
      O => \rdata_reg[21]\
    );
\rdata[22]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[22]_i_14\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(22),
      O => \rdata_reg[22]\
    );
\rdata[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[23]_i_14\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(23),
      O => \rdata_reg[23]\
    );
\rdata[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[24]_i_14\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(24),
      O => \rdata_reg[24]\
    );
\rdata[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[25]_i_14\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(25),
      O => \rdata_reg[25]\
    );
\rdata[26]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[26]_i_14\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(26),
      O => \rdata_reg[26]\
    );
\rdata[27]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[27]_i_14\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(27),
      O => \rdata_reg[27]\
    );
\rdata[28]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[28]_i_14\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(28),
      O => \rdata_reg[28]\
    );
\rdata[29]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[29]_i_14\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(29),
      O => \rdata_reg[29]\
    );
\rdata[2]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rdata_reg[31]_i_24\(2),
      I1 => \rdata_reg[31]_i_25\,
      I2 => \rdata_reg[2]_i_22\,
      O => int_weight_9_q1(0)
    );
\rdata[30]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[30]_i_14\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(30),
      O => \rdata_reg[30]\
    );
\rdata[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[31]_i_24_0\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(31),
      O => \rdata_reg[31]\
    );
\rdata[3]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rdata_reg[31]_i_24\(3),
      I1 => \rdata_reg[31]_i_25\,
      I2 => \rdata_reg[3]_i_22\,
      O => int_weight_9_q1(1)
    );
\rdata[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[4]_i_14\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(4),
      O => \rdata_reg[4]\
    );
\rdata[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[5]_i_14\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(5),
      O => \rdata_reg[5]\
    );
\rdata[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[6]_i_14\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(6),
      O => \rdata_reg[6]\
    );
\rdata[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rdata_reg[31]_i_24\(7),
      I1 => \rdata_reg[31]_i_25\,
      I2 => \rdata_reg[7]_i_33\,
      O => int_weight_9_q1(2)
    );
\rdata[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[8]_i_14\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(8),
      O => \rdata_reg[8]\
    );
\rdata[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => int_weight_9_read_reg,
      I1 => \rdata_reg[9]_i_14\,
      I2 => \rdata_reg[31]_i_25\,
      I3 => \^rdata_reg[31]_i_24\(9),
      O => \rdata_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram__parameterized0\ is
  port (
    \result_9_17_reg_590_reg[31]_i_16\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]_i_21\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    int_bias_q1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[1]\ : out STD_LOGIC;
    \rdata_reg[2]\ : out STD_LOGIC;
    \rdata_reg[3]\ : out STD_LOGIC;
    \rdata_reg[4]\ : out STD_LOGIC;
    \rdata_reg[5]\ : out STD_LOGIC;
    \rdata_reg[6]\ : out STD_LOGIC;
    \rdata_reg[7]\ : out STD_LOGIC;
    \rdata_reg[8]\ : out STD_LOGIC;
    \rdata_reg[9]\ : out STD_LOGIC;
    \rdata_reg[10]\ : out STD_LOGIC;
    \rdata_reg[11]\ : out STD_LOGIC;
    \rdata_reg[12]\ : out STD_LOGIC;
    \rdata_reg[13]\ : out STD_LOGIC;
    \rdata_reg[14]\ : out STD_LOGIC;
    \rdata_reg[15]\ : out STD_LOGIC;
    \rdata_reg[16]\ : out STD_LOGIC;
    \rdata_reg[17]\ : out STD_LOGIC;
    \rdata_reg[18]\ : out STD_LOGIC;
    \rdata_reg[19]\ : out STD_LOGIC;
    \rdata_reg[20]\ : out STD_LOGIC;
    \rdata_reg[21]\ : out STD_LOGIC;
    \rdata_reg[22]\ : out STD_LOGIC;
    \rdata_reg[23]\ : out STD_LOGIC;
    \rdata_reg[24]\ : out STD_LOGIC;
    \rdata_reg[25]\ : out STD_LOGIC;
    \rdata_reg[26]\ : out STD_LOGIC;
    \rdata_reg[27]\ : out STD_LOGIC;
    \rdata_reg[28]\ : out STD_LOGIC;
    \rdata_reg[29]\ : out STD_LOGIC;
    \rdata_reg[30]\ : out STD_LOGIC;
    \rdata_reg[31]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]_i_20\ : in STD_LOGIC;
    \rdata_reg[0]_i_29\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \exitcond2_reg_1736_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \i1_reg_601_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_weight_8_read_reg : in STD_LOGIC;
    \rdata_reg[1]_i_15\ : in STD_LOGIC;
    \int_ctrl_reg[31]\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \rstate_reg[0]\ : in STD_LOGIC;
    \int_ctrl_reg[2]\ : in STD_LOGIC;
    \rdata_reg[2]_i_13\ : in STD_LOGIC;
    \int_ctrl_reg[3]\ : in STD_LOGIC;
    \rdata_reg[3]_i_13\ : in STD_LOGIC;
    \rdata_reg[4]_i_13\ : in STD_LOGIC;
    \rdata_reg[5]_i_13\ : in STD_LOGIC;
    \rdata_reg[6]_i_13\ : in STD_LOGIC;
    \int_ctrl_reg[7]\ : in STD_LOGIC;
    \rdata_reg[7]_i_17\ : in STD_LOGIC;
    \rdata_reg[8]_i_13\ : in STD_LOGIC;
    \rdata_reg[9]_i_13\ : in STD_LOGIC;
    \rdata_reg[10]_i_13\ : in STD_LOGIC;
    \rdata_reg[11]_i_13\ : in STD_LOGIC;
    \rdata_reg[12]_i_13\ : in STD_LOGIC;
    \rdata_reg[13]_i_13\ : in STD_LOGIC;
    \rdata_reg[14]_i_13\ : in STD_LOGIC;
    \rdata_reg[15]_i_13\ : in STD_LOGIC;
    \rdata_reg[16]_i_13\ : in STD_LOGIC;
    \rdata_reg[17]_i_13\ : in STD_LOGIC;
    \rdata_reg[18]_i_13\ : in STD_LOGIC;
    \rdata_reg[19]_i_13\ : in STD_LOGIC;
    \rdata_reg[20]_i_13\ : in STD_LOGIC;
    \rdata_reg[21]_i_13\ : in STD_LOGIC;
    \rdata_reg[22]_i_13\ : in STD_LOGIC;
    \rdata_reg[23]_i_13\ : in STD_LOGIC;
    \rdata_reg[24]_i_13\ : in STD_LOGIC;
    \rdata_reg[25]_i_13\ : in STD_LOGIC;
    \rdata_reg[26]_i_13\ : in STD_LOGIC;
    \rdata_reg[27]_i_13\ : in STD_LOGIC;
    \rdata_reg[28]_i_13\ : in STD_LOGIC;
    \rdata_reg[29]_i_13\ : in STD_LOGIC;
    \rdata_reg[30]_i_13\ : in STD_LOGIC;
    \rdata_reg[31]_i_21_0\ : in STD_LOGIC;
    \waddr_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    rstate : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_bias_write_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram__parameterized0\ : entity is "cnn_fc_i50_o10_CTRL_s_axi_ram";
end \design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram__parameterized0\;

architecture STRUCTURE of \design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram__parameterized0\ is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_write[1].mem_reg_i_5__0_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_6__0_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_7__0_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_8_n_3\ : STD_LOGIC;
  signal \^rdata_reg[31]_i_21\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gen_write[1].mem_reg\ : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_write[1].mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_write[1].mem_reg\ : label is 320;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_write[1].mem_reg\ : label is "gen_write[1].mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_write[1].mem_reg\ : label is 15;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_write[1].mem_reg\ : label is 31;
begin
  ADDRBWRADDR(3 downto 0) <= \^addrbwraddr\(3 downto 0);
  D(3 downto 0) <= \^d\(3 downto 0);
  \rdata_reg[31]_i_21\(31 downto 0) <= \^rdata_reg[31]_i_21\(31 downto 0);
\gen_write[1].mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 9) => B"1111111",
      ADDRARDADDR(8 downto 5) => \^d\(3 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 9) => B"1111111",
      ADDRBWRADDR(8 downto 5) => \^addrbwraddr\(3 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \result_9_17_reg_590_reg[31]_i_16\(31 downto 0),
      DOBDO(31 downto 0) => \^rdata_reg[31]_i_21\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => \gen_write[1].mem_reg_i_5__0_n_3\,
      WEBWE(2) => \gen_write[1].mem_reg_i_6__0_n_3\,
      WEBWE(1) => \gen_write[1].mem_reg_i_7__0_n_3\,
      WEBWE(0) => \gen_write[1].mem_reg_i_8_n_3\
    );
\gen_write[1].mem_reg_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => Q(3),
      I1 => \exitcond2_reg_1736_reg[0]\,
      I2 => \ap_CS_fsm_reg[3]\(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \i1_reg_601_reg[3]\(3),
      O => \^d\(3)
    );
\gen_write[1].mem_reg_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => Q(2),
      I1 => \exitcond2_reg_1736_reg[0]\,
      I2 => \ap_CS_fsm_reg[3]\(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \i1_reg_601_reg[3]\(2),
      O => \^d\(2)
    );
\gen_write[1].mem_reg_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \waddr_reg[5]\(3),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate,
      I3 => ap_rst_n,
      I4 => s_axi_CTRL_ARADDR(3),
      O => \^addrbwraddr\(3)
    );
\gen_write[1].mem_reg_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => Q(1),
      I1 => \exitcond2_reg_1736_reg[0]\,
      I2 => \ap_CS_fsm_reg[3]\(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \i1_reg_601_reg[3]\(1),
      O => \^d\(1)
    );
\gen_write[1].mem_reg_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \waddr_reg[5]\(2),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate,
      I3 => ap_rst_n,
      I4 => s_axi_CTRL_ARADDR(2),
      O => \^addrbwraddr\(2)
    );
\gen_write[1].mem_reg_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => Q(0),
      I1 => \exitcond2_reg_1736_reg[0]\,
      I2 => \ap_CS_fsm_reg[3]\(0),
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \i1_reg_601_reg[3]\(0),
      O => \^d\(0)
    );
\gen_write[1].mem_reg_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \waddr_reg[5]\(1),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate,
      I3 => ap_rst_n,
      I4 => s_axi_CTRL_ARADDR(1),
      O => \^addrbwraddr\(1)
    );
\gen_write[1].mem_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => int_bias_write_reg,
      O => \gen_write[1].mem_reg_i_5__0_n_3\
    );
\gen_write[1].mem_reg_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \waddr_reg[5]\(0),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate,
      I3 => ap_rst_n,
      I4 => s_axi_CTRL_ARADDR(0),
      O => \^addrbwraddr\(0)
    );
\gen_write[1].mem_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => int_bias_write_reg,
      O => \gen_write[1].mem_reg_i_6__0_n_3\
    );
\gen_write[1].mem_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => int_bias_write_reg,
      O => \gen_write[1].mem_reg_i_7__0_n_3\
    );
\gen_write[1].mem_reg_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => int_bias_write_reg,
      O => \gen_write[1].mem_reg_i_8_n_3\
    );
\rdata[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rdata_reg[31]_i_21\(0),
      I1 => \rdata_reg[31]_i_20\,
      I2 => \rdata_reg[0]_i_29\,
      O => int_bias_q1(0)
    );
\rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(10),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[10]_i_13\,
      I4 => \int_ctrl_reg[31]\(6),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[10]\
    );
\rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(11),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[11]_i_13\,
      I4 => \int_ctrl_reg[31]\(7),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[11]\
    );
\rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(12),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[12]_i_13\,
      I4 => \int_ctrl_reg[31]\(8),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[12]\
    );
\rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(13),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[13]_i_13\,
      I4 => \int_ctrl_reg[31]\(9),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[13]\
    );
\rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(14),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[14]_i_13\,
      I4 => \int_ctrl_reg[31]\(10),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[14]\
    );
\rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(15),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[15]_i_13\,
      I4 => \int_ctrl_reg[31]\(11),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[15]\
    );
\rdata[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(16),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[16]_i_13\,
      I4 => \int_ctrl_reg[31]\(12),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[16]\
    );
\rdata[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(17),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[17]_i_13\,
      I4 => \int_ctrl_reg[31]\(13),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[17]\
    );
\rdata[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(18),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[18]_i_13\,
      I4 => \int_ctrl_reg[31]\(14),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[18]\
    );
\rdata[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(19),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[19]_i_13\,
      I4 => \int_ctrl_reg[31]\(15),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[19]\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(1),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[1]_i_15\,
      I4 => \int_ctrl_reg[31]\(0),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[1]\
    );
\rdata[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(20),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[20]_i_13\,
      I4 => \int_ctrl_reg[31]\(16),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[20]\
    );
\rdata[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(21),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[21]_i_13\,
      I4 => \int_ctrl_reg[31]\(17),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[21]\
    );
\rdata[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(22),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[22]_i_13\,
      I4 => \int_ctrl_reg[31]\(18),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[22]\
    );
\rdata[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(23),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[23]_i_13\,
      I4 => \int_ctrl_reg[31]\(19),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[23]\
    );
\rdata[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(24),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[24]_i_13\,
      I4 => \int_ctrl_reg[31]\(20),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[24]\
    );
\rdata[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(25),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[25]_i_13\,
      I4 => \int_ctrl_reg[31]\(21),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[25]\
    );
\rdata[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(26),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[26]_i_13\,
      I4 => \int_ctrl_reg[31]\(22),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[26]\
    );
\rdata[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(27),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[27]_i_13\,
      I4 => \int_ctrl_reg[31]\(23),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[27]\
    );
\rdata[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(28),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[28]_i_13\,
      I4 => \int_ctrl_reg[31]\(24),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[28]\
    );
\rdata[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(29),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[29]_i_13\,
      I4 => \int_ctrl_reg[31]\(25),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[29]\
    );
\rdata[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \int_ctrl_reg[2]\,
      I1 => int_weight_8_read_reg,
      I2 => \^rdata_reg[31]_i_21\(2),
      I3 => \rdata_reg[31]_i_20\,
      I4 => \rdata_reg[2]_i_13\,
      O => \rdata_reg[2]\
    );
\rdata[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(30),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[30]_i_13\,
      I4 => \int_ctrl_reg[31]\(26),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[30]\
    );
\rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(31),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[31]_i_21_0\,
      I4 => \int_ctrl_reg[31]\(27),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[31]\
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \int_ctrl_reg[3]\,
      I1 => int_weight_8_read_reg,
      I2 => \^rdata_reg[31]_i_21\(3),
      I3 => \rdata_reg[31]_i_20\,
      I4 => \rdata_reg[3]_i_13\,
      O => \rdata_reg[3]\
    );
\rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(4),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[4]_i_13\,
      I4 => \int_ctrl_reg[31]\(1),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[4]\
    );
\rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(5),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[5]_i_13\,
      I4 => \int_ctrl_reg[31]\(2),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[5]\
    );
\rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(6),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[6]_i_13\,
      I4 => \int_ctrl_reg[31]\(3),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[6]\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \int_ctrl_reg[7]\,
      I1 => int_weight_8_read_reg,
      I2 => \^rdata_reg[31]_i_21\(7),
      I3 => \rdata_reg[31]_i_20\,
      I4 => \rdata_reg[7]_i_17\,
      O => \rdata_reg[7]\
    );
\rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(8),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[8]_i_13\,
      I4 => \int_ctrl_reg[31]\(4),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[8]\
    );
\rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
        port map (
      I0 => int_weight_8_read_reg,
      I1 => \^rdata_reg[31]_i_21\(9),
      I2 => \rdata_reg[31]_i_20\,
      I3 => \rdata_reg[9]_i_13\,
      I4 => \int_ctrl_reg[31]\(5),
      I5 => \rstate_reg[0]\,
      O => \rdata_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0 is
  port (
    \tmp_3_reg_137_reg[6]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[5]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[4]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[3]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[2]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[1]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[0]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0 : entity is "cnn_fc_i50_o10_mubkb_MulnS_0";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_154 : STD_LOGIC;
  signal buff0_reg_n_155 : STD_LOGIC;
  signal buff0_reg_n_156 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_54 : STD_LOGIC;
  signal buff0_reg_n_55 : STD_LOGIC;
  signal buff0_reg_n_56 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff1_reg__0_n_154\ : STD_LOGIC;
  signal \buff1_reg__0_n_155\ : STD_LOGIC;
  signal \buff1_reg__0_n_156\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_809/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[16]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(17),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(18),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(19),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(20),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(21),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(22),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(23),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(24),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(25),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(26),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(27),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(28),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(29),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(30),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(31),
      Q => a_reg0(31),
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_27,
      ACOUT(28) => buff0_reg_n_28,
      ACOUT(27) => buff0_reg_n_29,
      ACOUT(26) => buff0_reg_n_30,
      ACOUT(25) => buff0_reg_n_31,
      ACOUT(24) => buff0_reg_n_32,
      ACOUT(23) => buff0_reg_n_33,
      ACOUT(22) => buff0_reg_n_34,
      ACOUT(21) => buff0_reg_n_35,
      ACOUT(20) => buff0_reg_n_36,
      ACOUT(19) => buff0_reg_n_37,
      ACOUT(18) => buff0_reg_n_38,
      ACOUT(17) => buff0_reg_n_39,
      ACOUT(16) => buff0_reg_n_40,
      ACOUT(15) => buff0_reg_n_41,
      ACOUT(14) => buff0_reg_n_42,
      ACOUT(13) => buff0_reg_n_43,
      ACOUT(12) => buff0_reg_n_44,
      ACOUT(11) => buff0_reg_n_45,
      ACOUT(10) => buff0_reg_n_46,
      ACOUT(9) => buff0_reg_n_47,
      ACOUT(8) => buff0_reg_n_48,
      ACOUT(7) => buff0_reg_n_49,
      ACOUT(6) => buff0_reg_n_50,
      ACOUT(5) => buff0_reg_n_51,
      ACOUT(4) => buff0_reg_n_52,
      ACOUT(3) => buff0_reg_n_53,
      ACOUT(2) => buff0_reg_n_54,
      ACOUT(1) => buff0_reg_n_55,
      ACOUT(0) => buff0_reg_n_56,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => in0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_66_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_61,
      P(46) => buff0_reg_n_62,
      P(45) => buff0_reg_n_63,
      P(44) => buff0_reg_n_64,
      P(43) => buff0_reg_n_65,
      P(42) => buff0_reg_n_66,
      P(41) => buff0_reg_n_67,
      P(40) => buff0_reg_n_68,
      P(39) => buff0_reg_n_69,
      P(38) => buff0_reg_n_70,
      P(37) => buff0_reg_n_71,
      P(36) => buff0_reg_n_72,
      P(35) => buff0_reg_n_73,
      P(34) => buff0_reg_n_74,
      P(33) => buff0_reg_n_75,
      P(32) => buff0_reg_n_76,
      P(31) => buff0_reg_n_77,
      P(30) => buff0_reg_n_78,
      P(29) => buff0_reg_n_79,
      P(28) => buff0_reg_n_80,
      P(27) => buff0_reg_n_81,
      P(26) => buff0_reg_n_82,
      P(25) => buff0_reg_n_83,
      P(24) => buff0_reg_n_84,
      P(23) => buff0_reg_n_85,
      P(22) => buff0_reg_n_86,
      P(21) => buff0_reg_n_87,
      P(20) => buff0_reg_n_88,
      P(19) => buff0_reg_n_89,
      P(18) => buff0_reg_n_90,
      P(17) => buff0_reg_n_91,
      P(16) => buff0_reg_n_92,
      P(15) => buff0_reg_n_93,
      P(14) => buff0_reg_n_94,
      P(13) => buff0_reg_n_95,
      P(12) => buff0_reg_n_96,
      P(11) => buff0_reg_n_97,
      P(10) => buff0_reg_n_98,
      P(9) => buff0_reg_n_99,
      P(8) => buff0_reg_n_100,
      P(7) => buff0_reg_n_101,
      P(6) => buff0_reg_n_102,
      P(5) => buff0_reg_n_103,
      P(4) => buff0_reg_n_104,
      P(3) => buff0_reg_n_105,
      P(2) => buff0_reg_n_106,
      P(1) => buff0_reg_n_107,
      P(0) => buff0_reg_n_108,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_109,
      PCOUT(46) => buff0_reg_n_110,
      PCOUT(45) => buff0_reg_n_111,
      PCOUT(44) => buff0_reg_n_112,
      PCOUT(43) => buff0_reg_n_113,
      PCOUT(42) => buff0_reg_n_114,
      PCOUT(41) => buff0_reg_n_115,
      PCOUT(40) => buff0_reg_n_116,
      PCOUT(39) => buff0_reg_n_117,
      PCOUT(38) => buff0_reg_n_118,
      PCOUT(37) => buff0_reg_n_119,
      PCOUT(36) => buff0_reg_n_120,
      PCOUT(35) => buff0_reg_n_121,
      PCOUT(34) => buff0_reg_n_122,
      PCOUT(33) => buff0_reg_n_123,
      PCOUT(32) => buff0_reg_n_124,
      PCOUT(31) => buff0_reg_n_125,
      PCOUT(30) => buff0_reg_n_126,
      PCOUT(29) => buff0_reg_n_127,
      PCOUT(28) => buff0_reg_n_128,
      PCOUT(27) => buff0_reg_n_129,
      PCOUT(26) => buff0_reg_n_130,
      PCOUT(25) => buff0_reg_n_131,
      PCOUT(24) => buff0_reg_n_132,
      PCOUT(23) => buff0_reg_n_133,
      PCOUT(22) => buff0_reg_n_134,
      PCOUT(21) => buff0_reg_n_135,
      PCOUT(20) => buff0_reg_n_136,
      PCOUT(19) => buff0_reg_n_137,
      PCOUT(18) => buff0_reg_n_138,
      PCOUT(17) => buff0_reg_n_139,
      PCOUT(16) => buff0_reg_n_140,
      PCOUT(15) => buff0_reg_n_141,
      PCOUT(14) => buff0_reg_n_142,
      PCOUT(13) => buff0_reg_n_143,
      PCOUT(12) => buff0_reg_n_144,
      PCOUT(11) => buff0_reg_n_145,
      PCOUT(10) => buff0_reg_n_146,
      PCOUT(9) => buff0_reg_n_147,
      PCOUT(8) => buff0_reg_n_148,
      PCOUT(7) => buff0_reg_n_149,
      PCOUT(6) => buff0_reg_n_150,
      PCOUT(5) => buff0_reg_n_151,
      PCOUT(4) => buff0_reg_n_152,
      PCOUT(3) => buff0_reg_n_153,
      PCOUT(2) => buff0_reg_n_154,
      PCOUT(1) => buff0_reg_n_155,
      PCOUT(0) => buff0_reg_n_156,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_27,
      ACIN(28) => buff0_reg_n_28,
      ACIN(27) => buff0_reg_n_29,
      ACIN(26) => buff0_reg_n_30,
      ACIN(25) => buff0_reg_n_31,
      ACIN(24) => buff0_reg_n_32,
      ACIN(23) => buff0_reg_n_33,
      ACIN(22) => buff0_reg_n_34,
      ACIN(21) => buff0_reg_n_35,
      ACIN(20) => buff0_reg_n_36,
      ACIN(19) => buff0_reg_n_37,
      ACIN(18) => buff0_reg_n_38,
      ACIN(17) => buff0_reg_n_39,
      ACIN(16) => buff0_reg_n_40,
      ACIN(15) => buff0_reg_n_41,
      ACIN(14) => buff0_reg_n_42,
      ACIN(13) => buff0_reg_n_43,
      ACIN(12) => buff0_reg_n_44,
      ACIN(11) => buff0_reg_n_45,
      ACIN(10) => buff0_reg_n_46,
      ACIN(9) => buff0_reg_n_47,
      ACIN(8) => buff0_reg_n_48,
      ACIN(7) => buff0_reg_n_49,
      ACIN(6) => buff0_reg_n_50,
      ACIN(5) => buff0_reg_n_51,
      ACIN(4) => buff0_reg_n_52,
      ACIN(3) => buff0_reg_n_53,
      ACIN(2) => buff0_reg_n_54,
      ACIN(1) => buff0_reg_n_55,
      ACIN(0) => buff0_reg_n_56,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => in0(31),
      B(16) => in0(31),
      B(15) => in0(31),
      B(14 downto 0) => in0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => p_66_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_109,
      PCIN(46) => buff0_reg_n_110,
      PCIN(45) => buff0_reg_n_111,
      PCIN(44) => buff0_reg_n_112,
      PCIN(43) => buff0_reg_n_113,
      PCIN(42) => buff0_reg_n_114,
      PCIN(41) => buff0_reg_n_115,
      PCIN(40) => buff0_reg_n_116,
      PCIN(39) => buff0_reg_n_117,
      PCIN(38) => buff0_reg_n_118,
      PCIN(37) => buff0_reg_n_119,
      PCIN(36) => buff0_reg_n_120,
      PCIN(35) => buff0_reg_n_121,
      PCIN(34) => buff0_reg_n_122,
      PCIN(33) => buff0_reg_n_123,
      PCIN(32) => buff0_reg_n_124,
      PCIN(31) => buff0_reg_n_125,
      PCIN(30) => buff0_reg_n_126,
      PCIN(29) => buff0_reg_n_127,
      PCIN(28) => buff0_reg_n_128,
      PCIN(27) => buff0_reg_n_129,
      PCIN(26) => buff0_reg_n_130,
      PCIN(25) => buff0_reg_n_131,
      PCIN(24) => buff0_reg_n_132,
      PCIN(23) => buff0_reg_n_133,
      PCIN(22) => buff0_reg_n_134,
      PCIN(21) => buff0_reg_n_135,
      PCIN(20) => buff0_reg_n_136,
      PCIN(19) => buff0_reg_n_137,
      PCIN(18) => buff0_reg_n_138,
      PCIN(17) => buff0_reg_n_139,
      PCIN(16) => buff0_reg_n_140,
      PCIN(15) => buff0_reg_n_141,
      PCIN(14) => buff0_reg_n_142,
      PCIN(13) => buff0_reg_n_143,
      PCIN(12) => buff0_reg_n_144,
      PCIN(11) => buff0_reg_n_145,
      PCIN(10) => buff0_reg_n_146,
      PCIN(9) => buff0_reg_n_147,
      PCIN(8) => buff0_reg_n_148,
      PCIN(7) => buff0_reg_n_149,
      PCIN(6) => buff0_reg_n_150,
      PCIN(5) => buff0_reg_n_151,
      PCIN(4) => buff0_reg_n_152,
      PCIN(3) => buff0_reg_n_153,
      PCIN(2) => buff0_reg_n_154,
      PCIN(1) => buff0_reg_n_155,
      PCIN(0) => buff0_reg_n_156,
      PCOUT(47) => \buff1_reg__0_n_109\,
      PCOUT(46) => \buff1_reg__0_n_110\,
      PCOUT(45) => \buff1_reg__0_n_111\,
      PCOUT(44) => \buff1_reg__0_n_112\,
      PCOUT(43) => \buff1_reg__0_n_113\,
      PCOUT(42) => \buff1_reg__0_n_114\,
      PCOUT(41) => \buff1_reg__0_n_115\,
      PCOUT(40) => \buff1_reg__0_n_116\,
      PCOUT(39) => \buff1_reg__0_n_117\,
      PCOUT(38) => \buff1_reg__0_n_118\,
      PCOUT(37) => \buff1_reg__0_n_119\,
      PCOUT(36) => \buff1_reg__0_n_120\,
      PCOUT(35) => \buff1_reg__0_n_121\,
      PCOUT(34) => \buff1_reg__0_n_122\,
      PCOUT(33) => \buff1_reg__0_n_123\,
      PCOUT(32) => \buff1_reg__0_n_124\,
      PCOUT(31) => \buff1_reg__0_n_125\,
      PCOUT(30) => \buff1_reg__0_n_126\,
      PCOUT(29) => \buff1_reg__0_n_127\,
      PCOUT(28) => \buff1_reg__0_n_128\,
      PCOUT(27) => \buff1_reg__0_n_129\,
      PCOUT(26) => \buff1_reg__0_n_130\,
      PCOUT(25) => \buff1_reg__0_n_131\,
      PCOUT(24) => \buff1_reg__0_n_132\,
      PCOUT(23) => \buff1_reg__0_n_133\,
      PCOUT(22) => \buff1_reg__0_n_134\,
      PCOUT(21) => \buff1_reg__0_n_135\,
      PCOUT(20) => \buff1_reg__0_n_136\,
      PCOUT(19) => \buff1_reg__0_n_137\,
      PCOUT(18) => \buff1_reg__0_n_138\,
      PCOUT(17) => \buff1_reg__0_n_139\,
      PCOUT(16) => \buff1_reg__0_n_140\,
      PCOUT(15) => \buff1_reg__0_n_141\,
      PCOUT(14) => \buff1_reg__0_n_142\,
      PCOUT(13) => \buff1_reg__0_n_143\,
      PCOUT(12) => \buff1_reg__0_n_144\,
      PCOUT(11) => \buff1_reg__0_n_145\,
      PCOUT(10) => \buff1_reg__0_n_146\,
      PCOUT(9) => \buff1_reg__0_n_147\,
      PCOUT(8) => \buff1_reg__0_n_148\,
      PCOUT(7) => \buff1_reg__0_n_149\,
      PCOUT(6) => \buff1_reg__0_n_150\,
      PCOUT(5) => \buff1_reg__0_n_151\,
      PCOUT(4) => \buff1_reg__0_n_152\,
      PCOUT(3) => \buff1_reg__0_n_153\,
      PCOUT(2) => \buff1_reg__0_n_154\,
      PCOUT(1) => \buff1_reg__0_n_155\,
      PCOUT(0) => \buff1_reg__0_n_156\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => in0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(31),
      B(16) => a_reg0(31),
      B(15) => a_reg0(31),
      B(14 downto 0) => a_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_66_in,
      CEA2 => p_66_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => p_66_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_61\,
      P(46) => \buff2_reg__0_n_62\,
      P(45) => \buff2_reg__0_n_63\,
      P(44) => \buff2_reg__0_n_64\,
      P(43) => \buff2_reg__0_n_65\,
      P(42) => \buff2_reg__0_n_66\,
      P(41) => \buff2_reg__0_n_67\,
      P(40) => \buff2_reg__0_n_68\,
      P(39) => \buff2_reg__0_n_69\,
      P(38) => \buff2_reg__0_n_70\,
      P(37) => \buff2_reg__0_n_71\,
      P(36) => \buff2_reg__0_n_72\,
      P(35) => \buff2_reg__0_n_73\,
      P(34) => \buff2_reg__0_n_74\,
      P(33) => \buff2_reg__0_n_75\,
      P(32) => \buff2_reg__0_n_76\,
      P(31) => \buff2_reg__0_n_77\,
      P(30) => \buff2_reg__0_n_78\,
      P(29) => \buff2_reg__0_n_79\,
      P(28) => \buff2_reg__0_n_80\,
      P(27) => \buff2_reg__0_n_81\,
      P(26) => \buff2_reg__0_n_82\,
      P(25) => \buff2_reg__0_n_83\,
      P(24) => \buff2_reg__0_n_84\,
      P(23) => \buff2_reg__0_n_85\,
      P(22) => \buff2_reg__0_n_86\,
      P(21) => \buff2_reg__0_n_87\,
      P(20) => \buff2_reg__0_n_88\,
      P(19) => \buff2_reg__0_n_89\,
      P(18) => \buff2_reg__0_n_90\,
      P(17) => \buff2_reg__0_n_91\,
      P(16) => \buff2_reg__0_n_92\,
      P(15) => \buff2_reg__0_n_93\,
      P(14) => \buff2_reg__0_n_94\,
      P(13) => \buff2_reg__0_n_95\,
      P(12) => \buff2_reg__0_n_96\,
      P(11) => \buff2_reg__0_n_97\,
      P(10) => \buff2_reg__0_n_98\,
      P(9) => \buff2_reg__0_n_99\,
      P(8) => \buff2_reg__0_n_100\,
      P(7) => \buff2_reg__0_n_101\,
      P(6) => \buff2_reg__0_n_102\,
      P(5) => \buff2_reg__0_n_103\,
      P(4) => \buff2_reg__0_n_104\,
      P(3) => \buff2_reg__0_n_105\,
      P(2) => \buff2_reg__0_n_106\,
      P(1) => \buff2_reg__0_n_107\,
      P(0) => \buff2_reg__0_n_108\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_109\,
      PCIN(46) => \buff1_reg__0_n_110\,
      PCIN(45) => \buff1_reg__0_n_111\,
      PCIN(44) => \buff1_reg__0_n_112\,
      PCIN(43) => \buff1_reg__0_n_113\,
      PCIN(42) => \buff1_reg__0_n_114\,
      PCIN(41) => \buff1_reg__0_n_115\,
      PCIN(40) => \buff1_reg__0_n_116\,
      PCIN(39) => \buff1_reg__0_n_117\,
      PCIN(38) => \buff1_reg__0_n_118\,
      PCIN(37) => \buff1_reg__0_n_119\,
      PCIN(36) => \buff1_reg__0_n_120\,
      PCIN(35) => \buff1_reg__0_n_121\,
      PCIN(34) => \buff1_reg__0_n_122\,
      PCIN(33) => \buff1_reg__0_n_123\,
      PCIN(32) => \buff1_reg__0_n_124\,
      PCIN(31) => \buff1_reg__0_n_125\,
      PCIN(30) => \buff1_reg__0_n_126\,
      PCIN(29) => \buff1_reg__0_n_127\,
      PCIN(28) => \buff1_reg__0_n_128\,
      PCIN(27) => \buff1_reg__0_n_129\,
      PCIN(26) => \buff1_reg__0_n_130\,
      PCIN(25) => \buff1_reg__0_n_131\,
      PCIN(24) => \buff1_reg__0_n_132\,
      PCIN(23) => \buff1_reg__0_n_133\,
      PCIN(22) => \buff1_reg__0_n_134\,
      PCIN(21) => \buff1_reg__0_n_135\,
      PCIN(20) => \buff1_reg__0_n_136\,
      PCIN(19) => \buff1_reg__0_n_137\,
      PCIN(18) => \buff1_reg__0_n_138\,
      PCIN(17) => \buff1_reg__0_n_139\,
      PCIN(16) => \buff1_reg__0_n_140\,
      PCIN(15) => \buff1_reg__0_n_141\,
      PCIN(14) => \buff1_reg__0_n_142\,
      PCIN(13) => \buff1_reg__0_n_143\,
      PCIN(12) => \buff1_reg__0_n_144\,
      PCIN(11) => \buff1_reg__0_n_145\,
      PCIN(10) => \buff1_reg__0_n_146\,
      PCIN(9) => \buff1_reg__0_n_147\,
      PCIN(8) => \buff1_reg__0_n_148\,
      PCIN(7) => \buff1_reg__0_n_149\,
      PCIN(6) => \buff1_reg__0_n_150\,
      PCIN(5) => \buff1_reg__0_n_151\,
      PCIN(4) => \buff1_reg__0_n_152\,
      PCIN(3) => \buff1_reg__0_n_153\,
      PCIN(2) => \buff1_reg__0_n_154\,
      PCIN(1) => \buff1_reg__0_n_155\,
      PCIN(0) => \buff1_reg__0_n_156\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_108\,
      Q => \tmp_3_reg_137_reg[21]\(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_98\,
      Q => \tmp_3_reg_137_reg[21]\(10),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \tmp_3_reg_137_reg[0]__0\
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_97\,
      Q => \tmp_3_reg_137_reg[21]\(11),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \tmp_3_reg_137_reg[1]__0\
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_96\,
      Q => \tmp_3_reg_137_reg[21]\(12),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \tmp_3_reg_137_reg[2]__0\
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_95\,
      Q => \tmp_3_reg_137_reg[21]\(13),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \tmp_3_reg_137_reg[3]__0\
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_94\,
      Q => \tmp_3_reg_137_reg[21]\(14),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \tmp_3_reg_137_reg[4]__0\
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \tmp_3_reg_137_reg[5]__0\
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \tmp_3_reg_137_reg[6]__0\
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_107\,
      Q => \tmp_3_reg_137_reg[21]\(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_106\,
      Q => \tmp_3_reg_137_reg[21]\(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_105\,
      Q => \tmp_3_reg_137_reg[21]\(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_104\,
      Q => \tmp_3_reg_137_reg[21]\(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_103\,
      Q => \tmp_3_reg_137_reg[21]\(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_102\,
      Q => \tmp_3_reg_137_reg[21]\(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_101\,
      Q => \tmp_3_reg_137_reg[21]\(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_100\,
      Q => \tmp_3_reg_137_reg[21]\(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_99\,
      Q => \tmp_3_reg_137_reg[21]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_11 is
  port (
    \tmp_3_reg_137_reg[6]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[5]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[4]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[3]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[2]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[1]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[0]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_11 : entity is "cnn_fc_i50_o10_mubkb_MulnS_0";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_11;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_11 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_154 : STD_LOGIC;
  signal buff0_reg_n_155 : STD_LOGIC;
  signal buff0_reg_n_156 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_54 : STD_LOGIC;
  signal buff0_reg_n_55 : STD_LOGIC;
  signal buff0_reg_n_56 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff1_reg__0_n_154\ : STD_LOGIC;
  signal \buff1_reg__0_n_155\ : STD_LOGIC;
  signal \buff1_reg__0_n_156\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_802/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[16]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(17),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(18),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(19),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(20),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(21),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(22),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(23),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(24),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(25),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(26),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(27),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(28),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(29),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(30),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(31),
      Q => a_reg0(31),
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_27,
      ACOUT(28) => buff0_reg_n_28,
      ACOUT(27) => buff0_reg_n_29,
      ACOUT(26) => buff0_reg_n_30,
      ACOUT(25) => buff0_reg_n_31,
      ACOUT(24) => buff0_reg_n_32,
      ACOUT(23) => buff0_reg_n_33,
      ACOUT(22) => buff0_reg_n_34,
      ACOUT(21) => buff0_reg_n_35,
      ACOUT(20) => buff0_reg_n_36,
      ACOUT(19) => buff0_reg_n_37,
      ACOUT(18) => buff0_reg_n_38,
      ACOUT(17) => buff0_reg_n_39,
      ACOUT(16) => buff0_reg_n_40,
      ACOUT(15) => buff0_reg_n_41,
      ACOUT(14) => buff0_reg_n_42,
      ACOUT(13) => buff0_reg_n_43,
      ACOUT(12) => buff0_reg_n_44,
      ACOUT(11) => buff0_reg_n_45,
      ACOUT(10) => buff0_reg_n_46,
      ACOUT(9) => buff0_reg_n_47,
      ACOUT(8) => buff0_reg_n_48,
      ACOUT(7) => buff0_reg_n_49,
      ACOUT(6) => buff0_reg_n_50,
      ACOUT(5) => buff0_reg_n_51,
      ACOUT(4) => buff0_reg_n_52,
      ACOUT(3) => buff0_reg_n_53,
      ACOUT(2) => buff0_reg_n_54,
      ACOUT(1) => buff0_reg_n_55,
      ACOUT(0) => buff0_reg_n_56,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => in0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_66_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_61,
      P(46) => buff0_reg_n_62,
      P(45) => buff0_reg_n_63,
      P(44) => buff0_reg_n_64,
      P(43) => buff0_reg_n_65,
      P(42) => buff0_reg_n_66,
      P(41) => buff0_reg_n_67,
      P(40) => buff0_reg_n_68,
      P(39) => buff0_reg_n_69,
      P(38) => buff0_reg_n_70,
      P(37) => buff0_reg_n_71,
      P(36) => buff0_reg_n_72,
      P(35) => buff0_reg_n_73,
      P(34) => buff0_reg_n_74,
      P(33) => buff0_reg_n_75,
      P(32) => buff0_reg_n_76,
      P(31) => buff0_reg_n_77,
      P(30) => buff0_reg_n_78,
      P(29) => buff0_reg_n_79,
      P(28) => buff0_reg_n_80,
      P(27) => buff0_reg_n_81,
      P(26) => buff0_reg_n_82,
      P(25) => buff0_reg_n_83,
      P(24) => buff0_reg_n_84,
      P(23) => buff0_reg_n_85,
      P(22) => buff0_reg_n_86,
      P(21) => buff0_reg_n_87,
      P(20) => buff0_reg_n_88,
      P(19) => buff0_reg_n_89,
      P(18) => buff0_reg_n_90,
      P(17) => buff0_reg_n_91,
      P(16) => buff0_reg_n_92,
      P(15) => buff0_reg_n_93,
      P(14) => buff0_reg_n_94,
      P(13) => buff0_reg_n_95,
      P(12) => buff0_reg_n_96,
      P(11) => buff0_reg_n_97,
      P(10) => buff0_reg_n_98,
      P(9) => buff0_reg_n_99,
      P(8) => buff0_reg_n_100,
      P(7) => buff0_reg_n_101,
      P(6) => buff0_reg_n_102,
      P(5) => buff0_reg_n_103,
      P(4) => buff0_reg_n_104,
      P(3) => buff0_reg_n_105,
      P(2) => buff0_reg_n_106,
      P(1) => buff0_reg_n_107,
      P(0) => buff0_reg_n_108,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_109,
      PCOUT(46) => buff0_reg_n_110,
      PCOUT(45) => buff0_reg_n_111,
      PCOUT(44) => buff0_reg_n_112,
      PCOUT(43) => buff0_reg_n_113,
      PCOUT(42) => buff0_reg_n_114,
      PCOUT(41) => buff0_reg_n_115,
      PCOUT(40) => buff0_reg_n_116,
      PCOUT(39) => buff0_reg_n_117,
      PCOUT(38) => buff0_reg_n_118,
      PCOUT(37) => buff0_reg_n_119,
      PCOUT(36) => buff0_reg_n_120,
      PCOUT(35) => buff0_reg_n_121,
      PCOUT(34) => buff0_reg_n_122,
      PCOUT(33) => buff0_reg_n_123,
      PCOUT(32) => buff0_reg_n_124,
      PCOUT(31) => buff0_reg_n_125,
      PCOUT(30) => buff0_reg_n_126,
      PCOUT(29) => buff0_reg_n_127,
      PCOUT(28) => buff0_reg_n_128,
      PCOUT(27) => buff0_reg_n_129,
      PCOUT(26) => buff0_reg_n_130,
      PCOUT(25) => buff0_reg_n_131,
      PCOUT(24) => buff0_reg_n_132,
      PCOUT(23) => buff0_reg_n_133,
      PCOUT(22) => buff0_reg_n_134,
      PCOUT(21) => buff0_reg_n_135,
      PCOUT(20) => buff0_reg_n_136,
      PCOUT(19) => buff0_reg_n_137,
      PCOUT(18) => buff0_reg_n_138,
      PCOUT(17) => buff0_reg_n_139,
      PCOUT(16) => buff0_reg_n_140,
      PCOUT(15) => buff0_reg_n_141,
      PCOUT(14) => buff0_reg_n_142,
      PCOUT(13) => buff0_reg_n_143,
      PCOUT(12) => buff0_reg_n_144,
      PCOUT(11) => buff0_reg_n_145,
      PCOUT(10) => buff0_reg_n_146,
      PCOUT(9) => buff0_reg_n_147,
      PCOUT(8) => buff0_reg_n_148,
      PCOUT(7) => buff0_reg_n_149,
      PCOUT(6) => buff0_reg_n_150,
      PCOUT(5) => buff0_reg_n_151,
      PCOUT(4) => buff0_reg_n_152,
      PCOUT(3) => buff0_reg_n_153,
      PCOUT(2) => buff0_reg_n_154,
      PCOUT(1) => buff0_reg_n_155,
      PCOUT(0) => buff0_reg_n_156,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_27,
      ACIN(28) => buff0_reg_n_28,
      ACIN(27) => buff0_reg_n_29,
      ACIN(26) => buff0_reg_n_30,
      ACIN(25) => buff0_reg_n_31,
      ACIN(24) => buff0_reg_n_32,
      ACIN(23) => buff0_reg_n_33,
      ACIN(22) => buff0_reg_n_34,
      ACIN(21) => buff0_reg_n_35,
      ACIN(20) => buff0_reg_n_36,
      ACIN(19) => buff0_reg_n_37,
      ACIN(18) => buff0_reg_n_38,
      ACIN(17) => buff0_reg_n_39,
      ACIN(16) => buff0_reg_n_40,
      ACIN(15) => buff0_reg_n_41,
      ACIN(14) => buff0_reg_n_42,
      ACIN(13) => buff0_reg_n_43,
      ACIN(12) => buff0_reg_n_44,
      ACIN(11) => buff0_reg_n_45,
      ACIN(10) => buff0_reg_n_46,
      ACIN(9) => buff0_reg_n_47,
      ACIN(8) => buff0_reg_n_48,
      ACIN(7) => buff0_reg_n_49,
      ACIN(6) => buff0_reg_n_50,
      ACIN(5) => buff0_reg_n_51,
      ACIN(4) => buff0_reg_n_52,
      ACIN(3) => buff0_reg_n_53,
      ACIN(2) => buff0_reg_n_54,
      ACIN(1) => buff0_reg_n_55,
      ACIN(0) => buff0_reg_n_56,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => in0(31),
      B(16) => in0(31),
      B(15) => in0(31),
      B(14 downto 0) => in0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => p_66_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_109,
      PCIN(46) => buff0_reg_n_110,
      PCIN(45) => buff0_reg_n_111,
      PCIN(44) => buff0_reg_n_112,
      PCIN(43) => buff0_reg_n_113,
      PCIN(42) => buff0_reg_n_114,
      PCIN(41) => buff0_reg_n_115,
      PCIN(40) => buff0_reg_n_116,
      PCIN(39) => buff0_reg_n_117,
      PCIN(38) => buff0_reg_n_118,
      PCIN(37) => buff0_reg_n_119,
      PCIN(36) => buff0_reg_n_120,
      PCIN(35) => buff0_reg_n_121,
      PCIN(34) => buff0_reg_n_122,
      PCIN(33) => buff0_reg_n_123,
      PCIN(32) => buff0_reg_n_124,
      PCIN(31) => buff0_reg_n_125,
      PCIN(30) => buff0_reg_n_126,
      PCIN(29) => buff0_reg_n_127,
      PCIN(28) => buff0_reg_n_128,
      PCIN(27) => buff0_reg_n_129,
      PCIN(26) => buff0_reg_n_130,
      PCIN(25) => buff0_reg_n_131,
      PCIN(24) => buff0_reg_n_132,
      PCIN(23) => buff0_reg_n_133,
      PCIN(22) => buff0_reg_n_134,
      PCIN(21) => buff0_reg_n_135,
      PCIN(20) => buff0_reg_n_136,
      PCIN(19) => buff0_reg_n_137,
      PCIN(18) => buff0_reg_n_138,
      PCIN(17) => buff0_reg_n_139,
      PCIN(16) => buff0_reg_n_140,
      PCIN(15) => buff0_reg_n_141,
      PCIN(14) => buff0_reg_n_142,
      PCIN(13) => buff0_reg_n_143,
      PCIN(12) => buff0_reg_n_144,
      PCIN(11) => buff0_reg_n_145,
      PCIN(10) => buff0_reg_n_146,
      PCIN(9) => buff0_reg_n_147,
      PCIN(8) => buff0_reg_n_148,
      PCIN(7) => buff0_reg_n_149,
      PCIN(6) => buff0_reg_n_150,
      PCIN(5) => buff0_reg_n_151,
      PCIN(4) => buff0_reg_n_152,
      PCIN(3) => buff0_reg_n_153,
      PCIN(2) => buff0_reg_n_154,
      PCIN(1) => buff0_reg_n_155,
      PCIN(0) => buff0_reg_n_156,
      PCOUT(47) => \buff1_reg__0_n_109\,
      PCOUT(46) => \buff1_reg__0_n_110\,
      PCOUT(45) => \buff1_reg__0_n_111\,
      PCOUT(44) => \buff1_reg__0_n_112\,
      PCOUT(43) => \buff1_reg__0_n_113\,
      PCOUT(42) => \buff1_reg__0_n_114\,
      PCOUT(41) => \buff1_reg__0_n_115\,
      PCOUT(40) => \buff1_reg__0_n_116\,
      PCOUT(39) => \buff1_reg__0_n_117\,
      PCOUT(38) => \buff1_reg__0_n_118\,
      PCOUT(37) => \buff1_reg__0_n_119\,
      PCOUT(36) => \buff1_reg__0_n_120\,
      PCOUT(35) => \buff1_reg__0_n_121\,
      PCOUT(34) => \buff1_reg__0_n_122\,
      PCOUT(33) => \buff1_reg__0_n_123\,
      PCOUT(32) => \buff1_reg__0_n_124\,
      PCOUT(31) => \buff1_reg__0_n_125\,
      PCOUT(30) => \buff1_reg__0_n_126\,
      PCOUT(29) => \buff1_reg__0_n_127\,
      PCOUT(28) => \buff1_reg__0_n_128\,
      PCOUT(27) => \buff1_reg__0_n_129\,
      PCOUT(26) => \buff1_reg__0_n_130\,
      PCOUT(25) => \buff1_reg__0_n_131\,
      PCOUT(24) => \buff1_reg__0_n_132\,
      PCOUT(23) => \buff1_reg__0_n_133\,
      PCOUT(22) => \buff1_reg__0_n_134\,
      PCOUT(21) => \buff1_reg__0_n_135\,
      PCOUT(20) => \buff1_reg__0_n_136\,
      PCOUT(19) => \buff1_reg__0_n_137\,
      PCOUT(18) => \buff1_reg__0_n_138\,
      PCOUT(17) => \buff1_reg__0_n_139\,
      PCOUT(16) => \buff1_reg__0_n_140\,
      PCOUT(15) => \buff1_reg__0_n_141\,
      PCOUT(14) => \buff1_reg__0_n_142\,
      PCOUT(13) => \buff1_reg__0_n_143\,
      PCOUT(12) => \buff1_reg__0_n_144\,
      PCOUT(11) => \buff1_reg__0_n_145\,
      PCOUT(10) => \buff1_reg__0_n_146\,
      PCOUT(9) => \buff1_reg__0_n_147\,
      PCOUT(8) => \buff1_reg__0_n_148\,
      PCOUT(7) => \buff1_reg__0_n_149\,
      PCOUT(6) => \buff1_reg__0_n_150\,
      PCOUT(5) => \buff1_reg__0_n_151\,
      PCOUT(4) => \buff1_reg__0_n_152\,
      PCOUT(3) => \buff1_reg__0_n_153\,
      PCOUT(2) => \buff1_reg__0_n_154\,
      PCOUT(1) => \buff1_reg__0_n_155\,
      PCOUT(0) => \buff1_reg__0_n_156\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => in0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(31),
      B(16) => a_reg0(31),
      B(15) => a_reg0(31),
      B(14 downto 0) => a_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_66_in,
      CEA2 => p_66_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => p_66_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_61\,
      P(46) => \buff2_reg__0_n_62\,
      P(45) => \buff2_reg__0_n_63\,
      P(44) => \buff2_reg__0_n_64\,
      P(43) => \buff2_reg__0_n_65\,
      P(42) => \buff2_reg__0_n_66\,
      P(41) => \buff2_reg__0_n_67\,
      P(40) => \buff2_reg__0_n_68\,
      P(39) => \buff2_reg__0_n_69\,
      P(38) => \buff2_reg__0_n_70\,
      P(37) => \buff2_reg__0_n_71\,
      P(36) => \buff2_reg__0_n_72\,
      P(35) => \buff2_reg__0_n_73\,
      P(34) => \buff2_reg__0_n_74\,
      P(33) => \buff2_reg__0_n_75\,
      P(32) => \buff2_reg__0_n_76\,
      P(31) => \buff2_reg__0_n_77\,
      P(30) => \buff2_reg__0_n_78\,
      P(29) => \buff2_reg__0_n_79\,
      P(28) => \buff2_reg__0_n_80\,
      P(27) => \buff2_reg__0_n_81\,
      P(26) => \buff2_reg__0_n_82\,
      P(25) => \buff2_reg__0_n_83\,
      P(24) => \buff2_reg__0_n_84\,
      P(23) => \buff2_reg__0_n_85\,
      P(22) => \buff2_reg__0_n_86\,
      P(21) => \buff2_reg__0_n_87\,
      P(20) => \buff2_reg__0_n_88\,
      P(19) => \buff2_reg__0_n_89\,
      P(18) => \buff2_reg__0_n_90\,
      P(17) => \buff2_reg__0_n_91\,
      P(16) => \buff2_reg__0_n_92\,
      P(15) => \buff2_reg__0_n_93\,
      P(14) => \buff2_reg__0_n_94\,
      P(13) => \buff2_reg__0_n_95\,
      P(12) => \buff2_reg__0_n_96\,
      P(11) => \buff2_reg__0_n_97\,
      P(10) => \buff2_reg__0_n_98\,
      P(9) => \buff2_reg__0_n_99\,
      P(8) => \buff2_reg__0_n_100\,
      P(7) => \buff2_reg__0_n_101\,
      P(6) => \buff2_reg__0_n_102\,
      P(5) => \buff2_reg__0_n_103\,
      P(4) => \buff2_reg__0_n_104\,
      P(3) => \buff2_reg__0_n_105\,
      P(2) => \buff2_reg__0_n_106\,
      P(1) => \buff2_reg__0_n_107\,
      P(0) => \buff2_reg__0_n_108\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_109\,
      PCIN(46) => \buff1_reg__0_n_110\,
      PCIN(45) => \buff1_reg__0_n_111\,
      PCIN(44) => \buff1_reg__0_n_112\,
      PCIN(43) => \buff1_reg__0_n_113\,
      PCIN(42) => \buff1_reg__0_n_114\,
      PCIN(41) => \buff1_reg__0_n_115\,
      PCIN(40) => \buff1_reg__0_n_116\,
      PCIN(39) => \buff1_reg__0_n_117\,
      PCIN(38) => \buff1_reg__0_n_118\,
      PCIN(37) => \buff1_reg__0_n_119\,
      PCIN(36) => \buff1_reg__0_n_120\,
      PCIN(35) => \buff1_reg__0_n_121\,
      PCIN(34) => \buff1_reg__0_n_122\,
      PCIN(33) => \buff1_reg__0_n_123\,
      PCIN(32) => \buff1_reg__0_n_124\,
      PCIN(31) => \buff1_reg__0_n_125\,
      PCIN(30) => \buff1_reg__0_n_126\,
      PCIN(29) => \buff1_reg__0_n_127\,
      PCIN(28) => \buff1_reg__0_n_128\,
      PCIN(27) => \buff1_reg__0_n_129\,
      PCIN(26) => \buff1_reg__0_n_130\,
      PCIN(25) => \buff1_reg__0_n_131\,
      PCIN(24) => \buff1_reg__0_n_132\,
      PCIN(23) => \buff1_reg__0_n_133\,
      PCIN(22) => \buff1_reg__0_n_134\,
      PCIN(21) => \buff1_reg__0_n_135\,
      PCIN(20) => \buff1_reg__0_n_136\,
      PCIN(19) => \buff1_reg__0_n_137\,
      PCIN(18) => \buff1_reg__0_n_138\,
      PCIN(17) => \buff1_reg__0_n_139\,
      PCIN(16) => \buff1_reg__0_n_140\,
      PCIN(15) => \buff1_reg__0_n_141\,
      PCIN(14) => \buff1_reg__0_n_142\,
      PCIN(13) => \buff1_reg__0_n_143\,
      PCIN(12) => \buff1_reg__0_n_144\,
      PCIN(11) => \buff1_reg__0_n_145\,
      PCIN(10) => \buff1_reg__0_n_146\,
      PCIN(9) => \buff1_reg__0_n_147\,
      PCIN(8) => \buff1_reg__0_n_148\,
      PCIN(7) => \buff1_reg__0_n_149\,
      PCIN(6) => \buff1_reg__0_n_150\,
      PCIN(5) => \buff1_reg__0_n_151\,
      PCIN(4) => \buff1_reg__0_n_152\,
      PCIN(3) => \buff1_reg__0_n_153\,
      PCIN(2) => \buff1_reg__0_n_154\,
      PCIN(1) => \buff1_reg__0_n_155\,
      PCIN(0) => \buff1_reg__0_n_156\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_108\,
      Q => \tmp_3_reg_137_reg[21]\(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_98\,
      Q => \tmp_3_reg_137_reg[21]\(10),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \tmp_3_reg_137_reg[0]__0\
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_97\,
      Q => \tmp_3_reg_137_reg[21]\(11),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \tmp_3_reg_137_reg[1]__0\
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_96\,
      Q => \tmp_3_reg_137_reg[21]\(12),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \tmp_3_reg_137_reg[2]__0\
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_95\,
      Q => \tmp_3_reg_137_reg[21]\(13),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \tmp_3_reg_137_reg[3]__0\
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_94\,
      Q => \tmp_3_reg_137_reg[21]\(14),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \tmp_3_reg_137_reg[4]__0\
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \tmp_3_reg_137_reg[5]__0\
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \tmp_3_reg_137_reg[6]__0\
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_107\,
      Q => \tmp_3_reg_137_reg[21]\(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_106\,
      Q => \tmp_3_reg_137_reg[21]\(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_105\,
      Q => \tmp_3_reg_137_reg[21]\(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_104\,
      Q => \tmp_3_reg_137_reg[21]\(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_103\,
      Q => \tmp_3_reg_137_reg[21]\(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_102\,
      Q => \tmp_3_reg_137_reg[21]\(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_101\,
      Q => \tmp_3_reg_137_reg[21]\(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_100\,
      Q => \tmp_3_reg_137_reg[21]\(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_99\,
      Q => \tmp_3_reg_137_reg[21]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_13 is
  port (
    \tmp_3_reg_137_reg[6]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[5]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[4]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[3]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[2]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[1]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[0]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_13 : entity is "cnn_fc_i50_o10_mubkb_MulnS_0";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_13;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_13 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_154 : STD_LOGIC;
  signal buff0_reg_n_155 : STD_LOGIC;
  signal buff0_reg_n_156 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_54 : STD_LOGIC;
  signal buff0_reg_n_55 : STD_LOGIC;
  signal buff0_reg_n_56 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff1_reg__0_n_154\ : STD_LOGIC;
  signal \buff1_reg__0_n_155\ : STD_LOGIC;
  signal \buff1_reg__0_n_156\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_795/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[16]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(17),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(18),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(19),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(20),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(21),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(22),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(23),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(24),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(25),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(26),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(27),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(28),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(29),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(30),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(31),
      Q => a_reg0(31),
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_27,
      ACOUT(28) => buff0_reg_n_28,
      ACOUT(27) => buff0_reg_n_29,
      ACOUT(26) => buff0_reg_n_30,
      ACOUT(25) => buff0_reg_n_31,
      ACOUT(24) => buff0_reg_n_32,
      ACOUT(23) => buff0_reg_n_33,
      ACOUT(22) => buff0_reg_n_34,
      ACOUT(21) => buff0_reg_n_35,
      ACOUT(20) => buff0_reg_n_36,
      ACOUT(19) => buff0_reg_n_37,
      ACOUT(18) => buff0_reg_n_38,
      ACOUT(17) => buff0_reg_n_39,
      ACOUT(16) => buff0_reg_n_40,
      ACOUT(15) => buff0_reg_n_41,
      ACOUT(14) => buff0_reg_n_42,
      ACOUT(13) => buff0_reg_n_43,
      ACOUT(12) => buff0_reg_n_44,
      ACOUT(11) => buff0_reg_n_45,
      ACOUT(10) => buff0_reg_n_46,
      ACOUT(9) => buff0_reg_n_47,
      ACOUT(8) => buff0_reg_n_48,
      ACOUT(7) => buff0_reg_n_49,
      ACOUT(6) => buff0_reg_n_50,
      ACOUT(5) => buff0_reg_n_51,
      ACOUT(4) => buff0_reg_n_52,
      ACOUT(3) => buff0_reg_n_53,
      ACOUT(2) => buff0_reg_n_54,
      ACOUT(1) => buff0_reg_n_55,
      ACOUT(0) => buff0_reg_n_56,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => in0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_66_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_61,
      P(46) => buff0_reg_n_62,
      P(45) => buff0_reg_n_63,
      P(44) => buff0_reg_n_64,
      P(43) => buff0_reg_n_65,
      P(42) => buff0_reg_n_66,
      P(41) => buff0_reg_n_67,
      P(40) => buff0_reg_n_68,
      P(39) => buff0_reg_n_69,
      P(38) => buff0_reg_n_70,
      P(37) => buff0_reg_n_71,
      P(36) => buff0_reg_n_72,
      P(35) => buff0_reg_n_73,
      P(34) => buff0_reg_n_74,
      P(33) => buff0_reg_n_75,
      P(32) => buff0_reg_n_76,
      P(31) => buff0_reg_n_77,
      P(30) => buff0_reg_n_78,
      P(29) => buff0_reg_n_79,
      P(28) => buff0_reg_n_80,
      P(27) => buff0_reg_n_81,
      P(26) => buff0_reg_n_82,
      P(25) => buff0_reg_n_83,
      P(24) => buff0_reg_n_84,
      P(23) => buff0_reg_n_85,
      P(22) => buff0_reg_n_86,
      P(21) => buff0_reg_n_87,
      P(20) => buff0_reg_n_88,
      P(19) => buff0_reg_n_89,
      P(18) => buff0_reg_n_90,
      P(17) => buff0_reg_n_91,
      P(16) => buff0_reg_n_92,
      P(15) => buff0_reg_n_93,
      P(14) => buff0_reg_n_94,
      P(13) => buff0_reg_n_95,
      P(12) => buff0_reg_n_96,
      P(11) => buff0_reg_n_97,
      P(10) => buff0_reg_n_98,
      P(9) => buff0_reg_n_99,
      P(8) => buff0_reg_n_100,
      P(7) => buff0_reg_n_101,
      P(6) => buff0_reg_n_102,
      P(5) => buff0_reg_n_103,
      P(4) => buff0_reg_n_104,
      P(3) => buff0_reg_n_105,
      P(2) => buff0_reg_n_106,
      P(1) => buff0_reg_n_107,
      P(0) => buff0_reg_n_108,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_109,
      PCOUT(46) => buff0_reg_n_110,
      PCOUT(45) => buff0_reg_n_111,
      PCOUT(44) => buff0_reg_n_112,
      PCOUT(43) => buff0_reg_n_113,
      PCOUT(42) => buff0_reg_n_114,
      PCOUT(41) => buff0_reg_n_115,
      PCOUT(40) => buff0_reg_n_116,
      PCOUT(39) => buff0_reg_n_117,
      PCOUT(38) => buff0_reg_n_118,
      PCOUT(37) => buff0_reg_n_119,
      PCOUT(36) => buff0_reg_n_120,
      PCOUT(35) => buff0_reg_n_121,
      PCOUT(34) => buff0_reg_n_122,
      PCOUT(33) => buff0_reg_n_123,
      PCOUT(32) => buff0_reg_n_124,
      PCOUT(31) => buff0_reg_n_125,
      PCOUT(30) => buff0_reg_n_126,
      PCOUT(29) => buff0_reg_n_127,
      PCOUT(28) => buff0_reg_n_128,
      PCOUT(27) => buff0_reg_n_129,
      PCOUT(26) => buff0_reg_n_130,
      PCOUT(25) => buff0_reg_n_131,
      PCOUT(24) => buff0_reg_n_132,
      PCOUT(23) => buff0_reg_n_133,
      PCOUT(22) => buff0_reg_n_134,
      PCOUT(21) => buff0_reg_n_135,
      PCOUT(20) => buff0_reg_n_136,
      PCOUT(19) => buff0_reg_n_137,
      PCOUT(18) => buff0_reg_n_138,
      PCOUT(17) => buff0_reg_n_139,
      PCOUT(16) => buff0_reg_n_140,
      PCOUT(15) => buff0_reg_n_141,
      PCOUT(14) => buff0_reg_n_142,
      PCOUT(13) => buff0_reg_n_143,
      PCOUT(12) => buff0_reg_n_144,
      PCOUT(11) => buff0_reg_n_145,
      PCOUT(10) => buff0_reg_n_146,
      PCOUT(9) => buff0_reg_n_147,
      PCOUT(8) => buff0_reg_n_148,
      PCOUT(7) => buff0_reg_n_149,
      PCOUT(6) => buff0_reg_n_150,
      PCOUT(5) => buff0_reg_n_151,
      PCOUT(4) => buff0_reg_n_152,
      PCOUT(3) => buff0_reg_n_153,
      PCOUT(2) => buff0_reg_n_154,
      PCOUT(1) => buff0_reg_n_155,
      PCOUT(0) => buff0_reg_n_156,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_27,
      ACIN(28) => buff0_reg_n_28,
      ACIN(27) => buff0_reg_n_29,
      ACIN(26) => buff0_reg_n_30,
      ACIN(25) => buff0_reg_n_31,
      ACIN(24) => buff0_reg_n_32,
      ACIN(23) => buff0_reg_n_33,
      ACIN(22) => buff0_reg_n_34,
      ACIN(21) => buff0_reg_n_35,
      ACIN(20) => buff0_reg_n_36,
      ACIN(19) => buff0_reg_n_37,
      ACIN(18) => buff0_reg_n_38,
      ACIN(17) => buff0_reg_n_39,
      ACIN(16) => buff0_reg_n_40,
      ACIN(15) => buff0_reg_n_41,
      ACIN(14) => buff0_reg_n_42,
      ACIN(13) => buff0_reg_n_43,
      ACIN(12) => buff0_reg_n_44,
      ACIN(11) => buff0_reg_n_45,
      ACIN(10) => buff0_reg_n_46,
      ACIN(9) => buff0_reg_n_47,
      ACIN(8) => buff0_reg_n_48,
      ACIN(7) => buff0_reg_n_49,
      ACIN(6) => buff0_reg_n_50,
      ACIN(5) => buff0_reg_n_51,
      ACIN(4) => buff0_reg_n_52,
      ACIN(3) => buff0_reg_n_53,
      ACIN(2) => buff0_reg_n_54,
      ACIN(1) => buff0_reg_n_55,
      ACIN(0) => buff0_reg_n_56,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => in0(31),
      B(16) => in0(31),
      B(15) => in0(31),
      B(14 downto 0) => in0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => p_66_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_109,
      PCIN(46) => buff0_reg_n_110,
      PCIN(45) => buff0_reg_n_111,
      PCIN(44) => buff0_reg_n_112,
      PCIN(43) => buff0_reg_n_113,
      PCIN(42) => buff0_reg_n_114,
      PCIN(41) => buff0_reg_n_115,
      PCIN(40) => buff0_reg_n_116,
      PCIN(39) => buff0_reg_n_117,
      PCIN(38) => buff0_reg_n_118,
      PCIN(37) => buff0_reg_n_119,
      PCIN(36) => buff0_reg_n_120,
      PCIN(35) => buff0_reg_n_121,
      PCIN(34) => buff0_reg_n_122,
      PCIN(33) => buff0_reg_n_123,
      PCIN(32) => buff0_reg_n_124,
      PCIN(31) => buff0_reg_n_125,
      PCIN(30) => buff0_reg_n_126,
      PCIN(29) => buff0_reg_n_127,
      PCIN(28) => buff0_reg_n_128,
      PCIN(27) => buff0_reg_n_129,
      PCIN(26) => buff0_reg_n_130,
      PCIN(25) => buff0_reg_n_131,
      PCIN(24) => buff0_reg_n_132,
      PCIN(23) => buff0_reg_n_133,
      PCIN(22) => buff0_reg_n_134,
      PCIN(21) => buff0_reg_n_135,
      PCIN(20) => buff0_reg_n_136,
      PCIN(19) => buff0_reg_n_137,
      PCIN(18) => buff0_reg_n_138,
      PCIN(17) => buff0_reg_n_139,
      PCIN(16) => buff0_reg_n_140,
      PCIN(15) => buff0_reg_n_141,
      PCIN(14) => buff0_reg_n_142,
      PCIN(13) => buff0_reg_n_143,
      PCIN(12) => buff0_reg_n_144,
      PCIN(11) => buff0_reg_n_145,
      PCIN(10) => buff0_reg_n_146,
      PCIN(9) => buff0_reg_n_147,
      PCIN(8) => buff0_reg_n_148,
      PCIN(7) => buff0_reg_n_149,
      PCIN(6) => buff0_reg_n_150,
      PCIN(5) => buff0_reg_n_151,
      PCIN(4) => buff0_reg_n_152,
      PCIN(3) => buff0_reg_n_153,
      PCIN(2) => buff0_reg_n_154,
      PCIN(1) => buff0_reg_n_155,
      PCIN(0) => buff0_reg_n_156,
      PCOUT(47) => \buff1_reg__0_n_109\,
      PCOUT(46) => \buff1_reg__0_n_110\,
      PCOUT(45) => \buff1_reg__0_n_111\,
      PCOUT(44) => \buff1_reg__0_n_112\,
      PCOUT(43) => \buff1_reg__0_n_113\,
      PCOUT(42) => \buff1_reg__0_n_114\,
      PCOUT(41) => \buff1_reg__0_n_115\,
      PCOUT(40) => \buff1_reg__0_n_116\,
      PCOUT(39) => \buff1_reg__0_n_117\,
      PCOUT(38) => \buff1_reg__0_n_118\,
      PCOUT(37) => \buff1_reg__0_n_119\,
      PCOUT(36) => \buff1_reg__0_n_120\,
      PCOUT(35) => \buff1_reg__0_n_121\,
      PCOUT(34) => \buff1_reg__0_n_122\,
      PCOUT(33) => \buff1_reg__0_n_123\,
      PCOUT(32) => \buff1_reg__0_n_124\,
      PCOUT(31) => \buff1_reg__0_n_125\,
      PCOUT(30) => \buff1_reg__0_n_126\,
      PCOUT(29) => \buff1_reg__0_n_127\,
      PCOUT(28) => \buff1_reg__0_n_128\,
      PCOUT(27) => \buff1_reg__0_n_129\,
      PCOUT(26) => \buff1_reg__0_n_130\,
      PCOUT(25) => \buff1_reg__0_n_131\,
      PCOUT(24) => \buff1_reg__0_n_132\,
      PCOUT(23) => \buff1_reg__0_n_133\,
      PCOUT(22) => \buff1_reg__0_n_134\,
      PCOUT(21) => \buff1_reg__0_n_135\,
      PCOUT(20) => \buff1_reg__0_n_136\,
      PCOUT(19) => \buff1_reg__0_n_137\,
      PCOUT(18) => \buff1_reg__0_n_138\,
      PCOUT(17) => \buff1_reg__0_n_139\,
      PCOUT(16) => \buff1_reg__0_n_140\,
      PCOUT(15) => \buff1_reg__0_n_141\,
      PCOUT(14) => \buff1_reg__0_n_142\,
      PCOUT(13) => \buff1_reg__0_n_143\,
      PCOUT(12) => \buff1_reg__0_n_144\,
      PCOUT(11) => \buff1_reg__0_n_145\,
      PCOUT(10) => \buff1_reg__0_n_146\,
      PCOUT(9) => \buff1_reg__0_n_147\,
      PCOUT(8) => \buff1_reg__0_n_148\,
      PCOUT(7) => \buff1_reg__0_n_149\,
      PCOUT(6) => \buff1_reg__0_n_150\,
      PCOUT(5) => \buff1_reg__0_n_151\,
      PCOUT(4) => \buff1_reg__0_n_152\,
      PCOUT(3) => \buff1_reg__0_n_153\,
      PCOUT(2) => \buff1_reg__0_n_154\,
      PCOUT(1) => \buff1_reg__0_n_155\,
      PCOUT(0) => \buff1_reg__0_n_156\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => in0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(31),
      B(16) => a_reg0(31),
      B(15) => a_reg0(31),
      B(14 downto 0) => a_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_66_in,
      CEA2 => p_66_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => p_66_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_61\,
      P(46) => \buff2_reg__0_n_62\,
      P(45) => \buff2_reg__0_n_63\,
      P(44) => \buff2_reg__0_n_64\,
      P(43) => \buff2_reg__0_n_65\,
      P(42) => \buff2_reg__0_n_66\,
      P(41) => \buff2_reg__0_n_67\,
      P(40) => \buff2_reg__0_n_68\,
      P(39) => \buff2_reg__0_n_69\,
      P(38) => \buff2_reg__0_n_70\,
      P(37) => \buff2_reg__0_n_71\,
      P(36) => \buff2_reg__0_n_72\,
      P(35) => \buff2_reg__0_n_73\,
      P(34) => \buff2_reg__0_n_74\,
      P(33) => \buff2_reg__0_n_75\,
      P(32) => \buff2_reg__0_n_76\,
      P(31) => \buff2_reg__0_n_77\,
      P(30) => \buff2_reg__0_n_78\,
      P(29) => \buff2_reg__0_n_79\,
      P(28) => \buff2_reg__0_n_80\,
      P(27) => \buff2_reg__0_n_81\,
      P(26) => \buff2_reg__0_n_82\,
      P(25) => \buff2_reg__0_n_83\,
      P(24) => \buff2_reg__0_n_84\,
      P(23) => \buff2_reg__0_n_85\,
      P(22) => \buff2_reg__0_n_86\,
      P(21) => \buff2_reg__0_n_87\,
      P(20) => \buff2_reg__0_n_88\,
      P(19) => \buff2_reg__0_n_89\,
      P(18) => \buff2_reg__0_n_90\,
      P(17) => \buff2_reg__0_n_91\,
      P(16) => \buff2_reg__0_n_92\,
      P(15) => \buff2_reg__0_n_93\,
      P(14) => \buff2_reg__0_n_94\,
      P(13) => \buff2_reg__0_n_95\,
      P(12) => \buff2_reg__0_n_96\,
      P(11) => \buff2_reg__0_n_97\,
      P(10) => \buff2_reg__0_n_98\,
      P(9) => \buff2_reg__0_n_99\,
      P(8) => \buff2_reg__0_n_100\,
      P(7) => \buff2_reg__0_n_101\,
      P(6) => \buff2_reg__0_n_102\,
      P(5) => \buff2_reg__0_n_103\,
      P(4) => \buff2_reg__0_n_104\,
      P(3) => \buff2_reg__0_n_105\,
      P(2) => \buff2_reg__0_n_106\,
      P(1) => \buff2_reg__0_n_107\,
      P(0) => \buff2_reg__0_n_108\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_109\,
      PCIN(46) => \buff1_reg__0_n_110\,
      PCIN(45) => \buff1_reg__0_n_111\,
      PCIN(44) => \buff1_reg__0_n_112\,
      PCIN(43) => \buff1_reg__0_n_113\,
      PCIN(42) => \buff1_reg__0_n_114\,
      PCIN(41) => \buff1_reg__0_n_115\,
      PCIN(40) => \buff1_reg__0_n_116\,
      PCIN(39) => \buff1_reg__0_n_117\,
      PCIN(38) => \buff1_reg__0_n_118\,
      PCIN(37) => \buff1_reg__0_n_119\,
      PCIN(36) => \buff1_reg__0_n_120\,
      PCIN(35) => \buff1_reg__0_n_121\,
      PCIN(34) => \buff1_reg__0_n_122\,
      PCIN(33) => \buff1_reg__0_n_123\,
      PCIN(32) => \buff1_reg__0_n_124\,
      PCIN(31) => \buff1_reg__0_n_125\,
      PCIN(30) => \buff1_reg__0_n_126\,
      PCIN(29) => \buff1_reg__0_n_127\,
      PCIN(28) => \buff1_reg__0_n_128\,
      PCIN(27) => \buff1_reg__0_n_129\,
      PCIN(26) => \buff1_reg__0_n_130\,
      PCIN(25) => \buff1_reg__0_n_131\,
      PCIN(24) => \buff1_reg__0_n_132\,
      PCIN(23) => \buff1_reg__0_n_133\,
      PCIN(22) => \buff1_reg__0_n_134\,
      PCIN(21) => \buff1_reg__0_n_135\,
      PCIN(20) => \buff1_reg__0_n_136\,
      PCIN(19) => \buff1_reg__0_n_137\,
      PCIN(18) => \buff1_reg__0_n_138\,
      PCIN(17) => \buff1_reg__0_n_139\,
      PCIN(16) => \buff1_reg__0_n_140\,
      PCIN(15) => \buff1_reg__0_n_141\,
      PCIN(14) => \buff1_reg__0_n_142\,
      PCIN(13) => \buff1_reg__0_n_143\,
      PCIN(12) => \buff1_reg__0_n_144\,
      PCIN(11) => \buff1_reg__0_n_145\,
      PCIN(10) => \buff1_reg__0_n_146\,
      PCIN(9) => \buff1_reg__0_n_147\,
      PCIN(8) => \buff1_reg__0_n_148\,
      PCIN(7) => \buff1_reg__0_n_149\,
      PCIN(6) => \buff1_reg__0_n_150\,
      PCIN(5) => \buff1_reg__0_n_151\,
      PCIN(4) => \buff1_reg__0_n_152\,
      PCIN(3) => \buff1_reg__0_n_153\,
      PCIN(2) => \buff1_reg__0_n_154\,
      PCIN(1) => \buff1_reg__0_n_155\,
      PCIN(0) => \buff1_reg__0_n_156\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_108\,
      Q => \tmp_3_reg_137_reg[21]\(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_98\,
      Q => \tmp_3_reg_137_reg[21]\(10),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \tmp_3_reg_137_reg[0]__0\
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_97\,
      Q => \tmp_3_reg_137_reg[21]\(11),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \tmp_3_reg_137_reg[1]__0\
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_96\,
      Q => \tmp_3_reg_137_reg[21]\(12),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \tmp_3_reg_137_reg[2]__0\
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_95\,
      Q => \tmp_3_reg_137_reg[21]\(13),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \tmp_3_reg_137_reg[3]__0\
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_94\,
      Q => \tmp_3_reg_137_reg[21]\(14),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \tmp_3_reg_137_reg[4]__0\
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \tmp_3_reg_137_reg[5]__0\
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \tmp_3_reg_137_reg[6]__0\
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_107\,
      Q => \tmp_3_reg_137_reg[21]\(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_106\,
      Q => \tmp_3_reg_137_reg[21]\(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_105\,
      Q => \tmp_3_reg_137_reg[21]\(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_104\,
      Q => \tmp_3_reg_137_reg[21]\(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_103\,
      Q => \tmp_3_reg_137_reg[21]\(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_102\,
      Q => \tmp_3_reg_137_reg[21]\(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_101\,
      Q => \tmp_3_reg_137_reg[21]\(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_100\,
      Q => \tmp_3_reg_137_reg[21]\(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_99\,
      Q => \tmp_3_reg_137_reg[21]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_15 is
  port (
    \tmp_3_reg_137_reg[6]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[5]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[4]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[3]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[2]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[1]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[0]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_15 : entity is "cnn_fc_i50_o10_mubkb_MulnS_0";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_15;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_15 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_154 : STD_LOGIC;
  signal buff0_reg_n_155 : STD_LOGIC;
  signal buff0_reg_n_156 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_54 : STD_LOGIC;
  signal buff0_reg_n_55 : STD_LOGIC;
  signal buff0_reg_n_56 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff1_reg__0_n_154\ : STD_LOGIC;
  signal \buff1_reg__0_n_155\ : STD_LOGIC;
  signal \buff1_reg__0_n_156\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_788/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[16]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(17),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(18),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(19),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(20),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(21),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(22),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(23),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(24),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(25),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(26),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(27),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(28),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(29),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(30),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(31),
      Q => a_reg0(31),
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_27,
      ACOUT(28) => buff0_reg_n_28,
      ACOUT(27) => buff0_reg_n_29,
      ACOUT(26) => buff0_reg_n_30,
      ACOUT(25) => buff0_reg_n_31,
      ACOUT(24) => buff0_reg_n_32,
      ACOUT(23) => buff0_reg_n_33,
      ACOUT(22) => buff0_reg_n_34,
      ACOUT(21) => buff0_reg_n_35,
      ACOUT(20) => buff0_reg_n_36,
      ACOUT(19) => buff0_reg_n_37,
      ACOUT(18) => buff0_reg_n_38,
      ACOUT(17) => buff0_reg_n_39,
      ACOUT(16) => buff0_reg_n_40,
      ACOUT(15) => buff0_reg_n_41,
      ACOUT(14) => buff0_reg_n_42,
      ACOUT(13) => buff0_reg_n_43,
      ACOUT(12) => buff0_reg_n_44,
      ACOUT(11) => buff0_reg_n_45,
      ACOUT(10) => buff0_reg_n_46,
      ACOUT(9) => buff0_reg_n_47,
      ACOUT(8) => buff0_reg_n_48,
      ACOUT(7) => buff0_reg_n_49,
      ACOUT(6) => buff0_reg_n_50,
      ACOUT(5) => buff0_reg_n_51,
      ACOUT(4) => buff0_reg_n_52,
      ACOUT(3) => buff0_reg_n_53,
      ACOUT(2) => buff0_reg_n_54,
      ACOUT(1) => buff0_reg_n_55,
      ACOUT(0) => buff0_reg_n_56,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => in0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_66_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_61,
      P(46) => buff0_reg_n_62,
      P(45) => buff0_reg_n_63,
      P(44) => buff0_reg_n_64,
      P(43) => buff0_reg_n_65,
      P(42) => buff0_reg_n_66,
      P(41) => buff0_reg_n_67,
      P(40) => buff0_reg_n_68,
      P(39) => buff0_reg_n_69,
      P(38) => buff0_reg_n_70,
      P(37) => buff0_reg_n_71,
      P(36) => buff0_reg_n_72,
      P(35) => buff0_reg_n_73,
      P(34) => buff0_reg_n_74,
      P(33) => buff0_reg_n_75,
      P(32) => buff0_reg_n_76,
      P(31) => buff0_reg_n_77,
      P(30) => buff0_reg_n_78,
      P(29) => buff0_reg_n_79,
      P(28) => buff0_reg_n_80,
      P(27) => buff0_reg_n_81,
      P(26) => buff0_reg_n_82,
      P(25) => buff0_reg_n_83,
      P(24) => buff0_reg_n_84,
      P(23) => buff0_reg_n_85,
      P(22) => buff0_reg_n_86,
      P(21) => buff0_reg_n_87,
      P(20) => buff0_reg_n_88,
      P(19) => buff0_reg_n_89,
      P(18) => buff0_reg_n_90,
      P(17) => buff0_reg_n_91,
      P(16) => buff0_reg_n_92,
      P(15) => buff0_reg_n_93,
      P(14) => buff0_reg_n_94,
      P(13) => buff0_reg_n_95,
      P(12) => buff0_reg_n_96,
      P(11) => buff0_reg_n_97,
      P(10) => buff0_reg_n_98,
      P(9) => buff0_reg_n_99,
      P(8) => buff0_reg_n_100,
      P(7) => buff0_reg_n_101,
      P(6) => buff0_reg_n_102,
      P(5) => buff0_reg_n_103,
      P(4) => buff0_reg_n_104,
      P(3) => buff0_reg_n_105,
      P(2) => buff0_reg_n_106,
      P(1) => buff0_reg_n_107,
      P(0) => buff0_reg_n_108,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_109,
      PCOUT(46) => buff0_reg_n_110,
      PCOUT(45) => buff0_reg_n_111,
      PCOUT(44) => buff0_reg_n_112,
      PCOUT(43) => buff0_reg_n_113,
      PCOUT(42) => buff0_reg_n_114,
      PCOUT(41) => buff0_reg_n_115,
      PCOUT(40) => buff0_reg_n_116,
      PCOUT(39) => buff0_reg_n_117,
      PCOUT(38) => buff0_reg_n_118,
      PCOUT(37) => buff0_reg_n_119,
      PCOUT(36) => buff0_reg_n_120,
      PCOUT(35) => buff0_reg_n_121,
      PCOUT(34) => buff0_reg_n_122,
      PCOUT(33) => buff0_reg_n_123,
      PCOUT(32) => buff0_reg_n_124,
      PCOUT(31) => buff0_reg_n_125,
      PCOUT(30) => buff0_reg_n_126,
      PCOUT(29) => buff0_reg_n_127,
      PCOUT(28) => buff0_reg_n_128,
      PCOUT(27) => buff0_reg_n_129,
      PCOUT(26) => buff0_reg_n_130,
      PCOUT(25) => buff0_reg_n_131,
      PCOUT(24) => buff0_reg_n_132,
      PCOUT(23) => buff0_reg_n_133,
      PCOUT(22) => buff0_reg_n_134,
      PCOUT(21) => buff0_reg_n_135,
      PCOUT(20) => buff0_reg_n_136,
      PCOUT(19) => buff0_reg_n_137,
      PCOUT(18) => buff0_reg_n_138,
      PCOUT(17) => buff0_reg_n_139,
      PCOUT(16) => buff0_reg_n_140,
      PCOUT(15) => buff0_reg_n_141,
      PCOUT(14) => buff0_reg_n_142,
      PCOUT(13) => buff0_reg_n_143,
      PCOUT(12) => buff0_reg_n_144,
      PCOUT(11) => buff0_reg_n_145,
      PCOUT(10) => buff0_reg_n_146,
      PCOUT(9) => buff0_reg_n_147,
      PCOUT(8) => buff0_reg_n_148,
      PCOUT(7) => buff0_reg_n_149,
      PCOUT(6) => buff0_reg_n_150,
      PCOUT(5) => buff0_reg_n_151,
      PCOUT(4) => buff0_reg_n_152,
      PCOUT(3) => buff0_reg_n_153,
      PCOUT(2) => buff0_reg_n_154,
      PCOUT(1) => buff0_reg_n_155,
      PCOUT(0) => buff0_reg_n_156,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_27,
      ACIN(28) => buff0_reg_n_28,
      ACIN(27) => buff0_reg_n_29,
      ACIN(26) => buff0_reg_n_30,
      ACIN(25) => buff0_reg_n_31,
      ACIN(24) => buff0_reg_n_32,
      ACIN(23) => buff0_reg_n_33,
      ACIN(22) => buff0_reg_n_34,
      ACIN(21) => buff0_reg_n_35,
      ACIN(20) => buff0_reg_n_36,
      ACIN(19) => buff0_reg_n_37,
      ACIN(18) => buff0_reg_n_38,
      ACIN(17) => buff0_reg_n_39,
      ACIN(16) => buff0_reg_n_40,
      ACIN(15) => buff0_reg_n_41,
      ACIN(14) => buff0_reg_n_42,
      ACIN(13) => buff0_reg_n_43,
      ACIN(12) => buff0_reg_n_44,
      ACIN(11) => buff0_reg_n_45,
      ACIN(10) => buff0_reg_n_46,
      ACIN(9) => buff0_reg_n_47,
      ACIN(8) => buff0_reg_n_48,
      ACIN(7) => buff0_reg_n_49,
      ACIN(6) => buff0_reg_n_50,
      ACIN(5) => buff0_reg_n_51,
      ACIN(4) => buff0_reg_n_52,
      ACIN(3) => buff0_reg_n_53,
      ACIN(2) => buff0_reg_n_54,
      ACIN(1) => buff0_reg_n_55,
      ACIN(0) => buff0_reg_n_56,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => in0(31),
      B(16) => in0(31),
      B(15) => in0(31),
      B(14 downto 0) => in0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => p_66_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_109,
      PCIN(46) => buff0_reg_n_110,
      PCIN(45) => buff0_reg_n_111,
      PCIN(44) => buff0_reg_n_112,
      PCIN(43) => buff0_reg_n_113,
      PCIN(42) => buff0_reg_n_114,
      PCIN(41) => buff0_reg_n_115,
      PCIN(40) => buff0_reg_n_116,
      PCIN(39) => buff0_reg_n_117,
      PCIN(38) => buff0_reg_n_118,
      PCIN(37) => buff0_reg_n_119,
      PCIN(36) => buff0_reg_n_120,
      PCIN(35) => buff0_reg_n_121,
      PCIN(34) => buff0_reg_n_122,
      PCIN(33) => buff0_reg_n_123,
      PCIN(32) => buff0_reg_n_124,
      PCIN(31) => buff0_reg_n_125,
      PCIN(30) => buff0_reg_n_126,
      PCIN(29) => buff0_reg_n_127,
      PCIN(28) => buff0_reg_n_128,
      PCIN(27) => buff0_reg_n_129,
      PCIN(26) => buff0_reg_n_130,
      PCIN(25) => buff0_reg_n_131,
      PCIN(24) => buff0_reg_n_132,
      PCIN(23) => buff0_reg_n_133,
      PCIN(22) => buff0_reg_n_134,
      PCIN(21) => buff0_reg_n_135,
      PCIN(20) => buff0_reg_n_136,
      PCIN(19) => buff0_reg_n_137,
      PCIN(18) => buff0_reg_n_138,
      PCIN(17) => buff0_reg_n_139,
      PCIN(16) => buff0_reg_n_140,
      PCIN(15) => buff0_reg_n_141,
      PCIN(14) => buff0_reg_n_142,
      PCIN(13) => buff0_reg_n_143,
      PCIN(12) => buff0_reg_n_144,
      PCIN(11) => buff0_reg_n_145,
      PCIN(10) => buff0_reg_n_146,
      PCIN(9) => buff0_reg_n_147,
      PCIN(8) => buff0_reg_n_148,
      PCIN(7) => buff0_reg_n_149,
      PCIN(6) => buff0_reg_n_150,
      PCIN(5) => buff0_reg_n_151,
      PCIN(4) => buff0_reg_n_152,
      PCIN(3) => buff0_reg_n_153,
      PCIN(2) => buff0_reg_n_154,
      PCIN(1) => buff0_reg_n_155,
      PCIN(0) => buff0_reg_n_156,
      PCOUT(47) => \buff1_reg__0_n_109\,
      PCOUT(46) => \buff1_reg__0_n_110\,
      PCOUT(45) => \buff1_reg__0_n_111\,
      PCOUT(44) => \buff1_reg__0_n_112\,
      PCOUT(43) => \buff1_reg__0_n_113\,
      PCOUT(42) => \buff1_reg__0_n_114\,
      PCOUT(41) => \buff1_reg__0_n_115\,
      PCOUT(40) => \buff1_reg__0_n_116\,
      PCOUT(39) => \buff1_reg__0_n_117\,
      PCOUT(38) => \buff1_reg__0_n_118\,
      PCOUT(37) => \buff1_reg__0_n_119\,
      PCOUT(36) => \buff1_reg__0_n_120\,
      PCOUT(35) => \buff1_reg__0_n_121\,
      PCOUT(34) => \buff1_reg__0_n_122\,
      PCOUT(33) => \buff1_reg__0_n_123\,
      PCOUT(32) => \buff1_reg__0_n_124\,
      PCOUT(31) => \buff1_reg__0_n_125\,
      PCOUT(30) => \buff1_reg__0_n_126\,
      PCOUT(29) => \buff1_reg__0_n_127\,
      PCOUT(28) => \buff1_reg__0_n_128\,
      PCOUT(27) => \buff1_reg__0_n_129\,
      PCOUT(26) => \buff1_reg__0_n_130\,
      PCOUT(25) => \buff1_reg__0_n_131\,
      PCOUT(24) => \buff1_reg__0_n_132\,
      PCOUT(23) => \buff1_reg__0_n_133\,
      PCOUT(22) => \buff1_reg__0_n_134\,
      PCOUT(21) => \buff1_reg__0_n_135\,
      PCOUT(20) => \buff1_reg__0_n_136\,
      PCOUT(19) => \buff1_reg__0_n_137\,
      PCOUT(18) => \buff1_reg__0_n_138\,
      PCOUT(17) => \buff1_reg__0_n_139\,
      PCOUT(16) => \buff1_reg__0_n_140\,
      PCOUT(15) => \buff1_reg__0_n_141\,
      PCOUT(14) => \buff1_reg__0_n_142\,
      PCOUT(13) => \buff1_reg__0_n_143\,
      PCOUT(12) => \buff1_reg__0_n_144\,
      PCOUT(11) => \buff1_reg__0_n_145\,
      PCOUT(10) => \buff1_reg__0_n_146\,
      PCOUT(9) => \buff1_reg__0_n_147\,
      PCOUT(8) => \buff1_reg__0_n_148\,
      PCOUT(7) => \buff1_reg__0_n_149\,
      PCOUT(6) => \buff1_reg__0_n_150\,
      PCOUT(5) => \buff1_reg__0_n_151\,
      PCOUT(4) => \buff1_reg__0_n_152\,
      PCOUT(3) => \buff1_reg__0_n_153\,
      PCOUT(2) => \buff1_reg__0_n_154\,
      PCOUT(1) => \buff1_reg__0_n_155\,
      PCOUT(0) => \buff1_reg__0_n_156\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => in0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(31),
      B(16) => a_reg0(31),
      B(15) => a_reg0(31),
      B(14 downto 0) => a_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_66_in,
      CEA2 => p_66_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => p_66_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_61\,
      P(46) => \buff2_reg__0_n_62\,
      P(45) => \buff2_reg__0_n_63\,
      P(44) => \buff2_reg__0_n_64\,
      P(43) => \buff2_reg__0_n_65\,
      P(42) => \buff2_reg__0_n_66\,
      P(41) => \buff2_reg__0_n_67\,
      P(40) => \buff2_reg__0_n_68\,
      P(39) => \buff2_reg__0_n_69\,
      P(38) => \buff2_reg__0_n_70\,
      P(37) => \buff2_reg__0_n_71\,
      P(36) => \buff2_reg__0_n_72\,
      P(35) => \buff2_reg__0_n_73\,
      P(34) => \buff2_reg__0_n_74\,
      P(33) => \buff2_reg__0_n_75\,
      P(32) => \buff2_reg__0_n_76\,
      P(31) => \buff2_reg__0_n_77\,
      P(30) => \buff2_reg__0_n_78\,
      P(29) => \buff2_reg__0_n_79\,
      P(28) => \buff2_reg__0_n_80\,
      P(27) => \buff2_reg__0_n_81\,
      P(26) => \buff2_reg__0_n_82\,
      P(25) => \buff2_reg__0_n_83\,
      P(24) => \buff2_reg__0_n_84\,
      P(23) => \buff2_reg__0_n_85\,
      P(22) => \buff2_reg__0_n_86\,
      P(21) => \buff2_reg__0_n_87\,
      P(20) => \buff2_reg__0_n_88\,
      P(19) => \buff2_reg__0_n_89\,
      P(18) => \buff2_reg__0_n_90\,
      P(17) => \buff2_reg__0_n_91\,
      P(16) => \buff2_reg__0_n_92\,
      P(15) => \buff2_reg__0_n_93\,
      P(14) => \buff2_reg__0_n_94\,
      P(13) => \buff2_reg__0_n_95\,
      P(12) => \buff2_reg__0_n_96\,
      P(11) => \buff2_reg__0_n_97\,
      P(10) => \buff2_reg__0_n_98\,
      P(9) => \buff2_reg__0_n_99\,
      P(8) => \buff2_reg__0_n_100\,
      P(7) => \buff2_reg__0_n_101\,
      P(6) => \buff2_reg__0_n_102\,
      P(5) => \buff2_reg__0_n_103\,
      P(4) => \buff2_reg__0_n_104\,
      P(3) => \buff2_reg__0_n_105\,
      P(2) => \buff2_reg__0_n_106\,
      P(1) => \buff2_reg__0_n_107\,
      P(0) => \buff2_reg__0_n_108\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_109\,
      PCIN(46) => \buff1_reg__0_n_110\,
      PCIN(45) => \buff1_reg__0_n_111\,
      PCIN(44) => \buff1_reg__0_n_112\,
      PCIN(43) => \buff1_reg__0_n_113\,
      PCIN(42) => \buff1_reg__0_n_114\,
      PCIN(41) => \buff1_reg__0_n_115\,
      PCIN(40) => \buff1_reg__0_n_116\,
      PCIN(39) => \buff1_reg__0_n_117\,
      PCIN(38) => \buff1_reg__0_n_118\,
      PCIN(37) => \buff1_reg__0_n_119\,
      PCIN(36) => \buff1_reg__0_n_120\,
      PCIN(35) => \buff1_reg__0_n_121\,
      PCIN(34) => \buff1_reg__0_n_122\,
      PCIN(33) => \buff1_reg__0_n_123\,
      PCIN(32) => \buff1_reg__0_n_124\,
      PCIN(31) => \buff1_reg__0_n_125\,
      PCIN(30) => \buff1_reg__0_n_126\,
      PCIN(29) => \buff1_reg__0_n_127\,
      PCIN(28) => \buff1_reg__0_n_128\,
      PCIN(27) => \buff1_reg__0_n_129\,
      PCIN(26) => \buff1_reg__0_n_130\,
      PCIN(25) => \buff1_reg__0_n_131\,
      PCIN(24) => \buff1_reg__0_n_132\,
      PCIN(23) => \buff1_reg__0_n_133\,
      PCIN(22) => \buff1_reg__0_n_134\,
      PCIN(21) => \buff1_reg__0_n_135\,
      PCIN(20) => \buff1_reg__0_n_136\,
      PCIN(19) => \buff1_reg__0_n_137\,
      PCIN(18) => \buff1_reg__0_n_138\,
      PCIN(17) => \buff1_reg__0_n_139\,
      PCIN(16) => \buff1_reg__0_n_140\,
      PCIN(15) => \buff1_reg__0_n_141\,
      PCIN(14) => \buff1_reg__0_n_142\,
      PCIN(13) => \buff1_reg__0_n_143\,
      PCIN(12) => \buff1_reg__0_n_144\,
      PCIN(11) => \buff1_reg__0_n_145\,
      PCIN(10) => \buff1_reg__0_n_146\,
      PCIN(9) => \buff1_reg__0_n_147\,
      PCIN(8) => \buff1_reg__0_n_148\,
      PCIN(7) => \buff1_reg__0_n_149\,
      PCIN(6) => \buff1_reg__0_n_150\,
      PCIN(5) => \buff1_reg__0_n_151\,
      PCIN(4) => \buff1_reg__0_n_152\,
      PCIN(3) => \buff1_reg__0_n_153\,
      PCIN(2) => \buff1_reg__0_n_154\,
      PCIN(1) => \buff1_reg__0_n_155\,
      PCIN(0) => \buff1_reg__0_n_156\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_108\,
      Q => \tmp_3_reg_137_reg[21]\(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_98\,
      Q => \tmp_3_reg_137_reg[21]\(10),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \tmp_3_reg_137_reg[0]__0\
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_97\,
      Q => \tmp_3_reg_137_reg[21]\(11),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \tmp_3_reg_137_reg[1]__0\
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_96\,
      Q => \tmp_3_reg_137_reg[21]\(12),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \tmp_3_reg_137_reg[2]__0\
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_95\,
      Q => \tmp_3_reg_137_reg[21]\(13),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \tmp_3_reg_137_reg[3]__0\
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_94\,
      Q => \tmp_3_reg_137_reg[21]\(14),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \tmp_3_reg_137_reg[4]__0\
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \tmp_3_reg_137_reg[5]__0\
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \tmp_3_reg_137_reg[6]__0\
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_107\,
      Q => \tmp_3_reg_137_reg[21]\(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_106\,
      Q => \tmp_3_reg_137_reg[21]\(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_105\,
      Q => \tmp_3_reg_137_reg[21]\(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_104\,
      Q => \tmp_3_reg_137_reg[21]\(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_103\,
      Q => \tmp_3_reg_137_reg[21]\(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_102\,
      Q => \tmp_3_reg_137_reg[21]\(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_101\,
      Q => \tmp_3_reg_137_reg[21]\(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_100\,
      Q => \tmp_3_reg_137_reg[21]\(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_99\,
      Q => \tmp_3_reg_137_reg[21]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_17 is
  port (
    \tmp_3_reg_137_reg[6]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[5]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[4]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[3]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[2]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[1]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[0]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_17 : entity is "cnn_fc_i50_o10_mubkb_MulnS_0";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_17;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_17 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_154 : STD_LOGIC;
  signal buff0_reg_n_155 : STD_LOGIC;
  signal buff0_reg_n_156 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_54 : STD_LOGIC;
  signal buff0_reg_n_55 : STD_LOGIC;
  signal buff0_reg_n_56 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff1_reg__0_n_154\ : STD_LOGIC;
  signal \buff1_reg__0_n_155\ : STD_LOGIC;
  signal \buff1_reg__0_n_156\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_781/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[16]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(17),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(18),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(19),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(20),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(21),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(22),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(23),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(24),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(25),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(26),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(27),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(28),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(29),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(30),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(31),
      Q => a_reg0(31),
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_27,
      ACOUT(28) => buff0_reg_n_28,
      ACOUT(27) => buff0_reg_n_29,
      ACOUT(26) => buff0_reg_n_30,
      ACOUT(25) => buff0_reg_n_31,
      ACOUT(24) => buff0_reg_n_32,
      ACOUT(23) => buff0_reg_n_33,
      ACOUT(22) => buff0_reg_n_34,
      ACOUT(21) => buff0_reg_n_35,
      ACOUT(20) => buff0_reg_n_36,
      ACOUT(19) => buff0_reg_n_37,
      ACOUT(18) => buff0_reg_n_38,
      ACOUT(17) => buff0_reg_n_39,
      ACOUT(16) => buff0_reg_n_40,
      ACOUT(15) => buff0_reg_n_41,
      ACOUT(14) => buff0_reg_n_42,
      ACOUT(13) => buff0_reg_n_43,
      ACOUT(12) => buff0_reg_n_44,
      ACOUT(11) => buff0_reg_n_45,
      ACOUT(10) => buff0_reg_n_46,
      ACOUT(9) => buff0_reg_n_47,
      ACOUT(8) => buff0_reg_n_48,
      ACOUT(7) => buff0_reg_n_49,
      ACOUT(6) => buff0_reg_n_50,
      ACOUT(5) => buff0_reg_n_51,
      ACOUT(4) => buff0_reg_n_52,
      ACOUT(3) => buff0_reg_n_53,
      ACOUT(2) => buff0_reg_n_54,
      ACOUT(1) => buff0_reg_n_55,
      ACOUT(0) => buff0_reg_n_56,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => in0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_66_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_61,
      P(46) => buff0_reg_n_62,
      P(45) => buff0_reg_n_63,
      P(44) => buff0_reg_n_64,
      P(43) => buff0_reg_n_65,
      P(42) => buff0_reg_n_66,
      P(41) => buff0_reg_n_67,
      P(40) => buff0_reg_n_68,
      P(39) => buff0_reg_n_69,
      P(38) => buff0_reg_n_70,
      P(37) => buff0_reg_n_71,
      P(36) => buff0_reg_n_72,
      P(35) => buff0_reg_n_73,
      P(34) => buff0_reg_n_74,
      P(33) => buff0_reg_n_75,
      P(32) => buff0_reg_n_76,
      P(31) => buff0_reg_n_77,
      P(30) => buff0_reg_n_78,
      P(29) => buff0_reg_n_79,
      P(28) => buff0_reg_n_80,
      P(27) => buff0_reg_n_81,
      P(26) => buff0_reg_n_82,
      P(25) => buff0_reg_n_83,
      P(24) => buff0_reg_n_84,
      P(23) => buff0_reg_n_85,
      P(22) => buff0_reg_n_86,
      P(21) => buff0_reg_n_87,
      P(20) => buff0_reg_n_88,
      P(19) => buff0_reg_n_89,
      P(18) => buff0_reg_n_90,
      P(17) => buff0_reg_n_91,
      P(16) => buff0_reg_n_92,
      P(15) => buff0_reg_n_93,
      P(14) => buff0_reg_n_94,
      P(13) => buff0_reg_n_95,
      P(12) => buff0_reg_n_96,
      P(11) => buff0_reg_n_97,
      P(10) => buff0_reg_n_98,
      P(9) => buff0_reg_n_99,
      P(8) => buff0_reg_n_100,
      P(7) => buff0_reg_n_101,
      P(6) => buff0_reg_n_102,
      P(5) => buff0_reg_n_103,
      P(4) => buff0_reg_n_104,
      P(3) => buff0_reg_n_105,
      P(2) => buff0_reg_n_106,
      P(1) => buff0_reg_n_107,
      P(0) => buff0_reg_n_108,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_109,
      PCOUT(46) => buff0_reg_n_110,
      PCOUT(45) => buff0_reg_n_111,
      PCOUT(44) => buff0_reg_n_112,
      PCOUT(43) => buff0_reg_n_113,
      PCOUT(42) => buff0_reg_n_114,
      PCOUT(41) => buff0_reg_n_115,
      PCOUT(40) => buff0_reg_n_116,
      PCOUT(39) => buff0_reg_n_117,
      PCOUT(38) => buff0_reg_n_118,
      PCOUT(37) => buff0_reg_n_119,
      PCOUT(36) => buff0_reg_n_120,
      PCOUT(35) => buff0_reg_n_121,
      PCOUT(34) => buff0_reg_n_122,
      PCOUT(33) => buff0_reg_n_123,
      PCOUT(32) => buff0_reg_n_124,
      PCOUT(31) => buff0_reg_n_125,
      PCOUT(30) => buff0_reg_n_126,
      PCOUT(29) => buff0_reg_n_127,
      PCOUT(28) => buff0_reg_n_128,
      PCOUT(27) => buff0_reg_n_129,
      PCOUT(26) => buff0_reg_n_130,
      PCOUT(25) => buff0_reg_n_131,
      PCOUT(24) => buff0_reg_n_132,
      PCOUT(23) => buff0_reg_n_133,
      PCOUT(22) => buff0_reg_n_134,
      PCOUT(21) => buff0_reg_n_135,
      PCOUT(20) => buff0_reg_n_136,
      PCOUT(19) => buff0_reg_n_137,
      PCOUT(18) => buff0_reg_n_138,
      PCOUT(17) => buff0_reg_n_139,
      PCOUT(16) => buff0_reg_n_140,
      PCOUT(15) => buff0_reg_n_141,
      PCOUT(14) => buff0_reg_n_142,
      PCOUT(13) => buff0_reg_n_143,
      PCOUT(12) => buff0_reg_n_144,
      PCOUT(11) => buff0_reg_n_145,
      PCOUT(10) => buff0_reg_n_146,
      PCOUT(9) => buff0_reg_n_147,
      PCOUT(8) => buff0_reg_n_148,
      PCOUT(7) => buff0_reg_n_149,
      PCOUT(6) => buff0_reg_n_150,
      PCOUT(5) => buff0_reg_n_151,
      PCOUT(4) => buff0_reg_n_152,
      PCOUT(3) => buff0_reg_n_153,
      PCOUT(2) => buff0_reg_n_154,
      PCOUT(1) => buff0_reg_n_155,
      PCOUT(0) => buff0_reg_n_156,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_27,
      ACIN(28) => buff0_reg_n_28,
      ACIN(27) => buff0_reg_n_29,
      ACIN(26) => buff0_reg_n_30,
      ACIN(25) => buff0_reg_n_31,
      ACIN(24) => buff0_reg_n_32,
      ACIN(23) => buff0_reg_n_33,
      ACIN(22) => buff0_reg_n_34,
      ACIN(21) => buff0_reg_n_35,
      ACIN(20) => buff0_reg_n_36,
      ACIN(19) => buff0_reg_n_37,
      ACIN(18) => buff0_reg_n_38,
      ACIN(17) => buff0_reg_n_39,
      ACIN(16) => buff0_reg_n_40,
      ACIN(15) => buff0_reg_n_41,
      ACIN(14) => buff0_reg_n_42,
      ACIN(13) => buff0_reg_n_43,
      ACIN(12) => buff0_reg_n_44,
      ACIN(11) => buff0_reg_n_45,
      ACIN(10) => buff0_reg_n_46,
      ACIN(9) => buff0_reg_n_47,
      ACIN(8) => buff0_reg_n_48,
      ACIN(7) => buff0_reg_n_49,
      ACIN(6) => buff0_reg_n_50,
      ACIN(5) => buff0_reg_n_51,
      ACIN(4) => buff0_reg_n_52,
      ACIN(3) => buff0_reg_n_53,
      ACIN(2) => buff0_reg_n_54,
      ACIN(1) => buff0_reg_n_55,
      ACIN(0) => buff0_reg_n_56,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => in0(31),
      B(16) => in0(31),
      B(15) => in0(31),
      B(14 downto 0) => in0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => p_66_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_109,
      PCIN(46) => buff0_reg_n_110,
      PCIN(45) => buff0_reg_n_111,
      PCIN(44) => buff0_reg_n_112,
      PCIN(43) => buff0_reg_n_113,
      PCIN(42) => buff0_reg_n_114,
      PCIN(41) => buff0_reg_n_115,
      PCIN(40) => buff0_reg_n_116,
      PCIN(39) => buff0_reg_n_117,
      PCIN(38) => buff0_reg_n_118,
      PCIN(37) => buff0_reg_n_119,
      PCIN(36) => buff0_reg_n_120,
      PCIN(35) => buff0_reg_n_121,
      PCIN(34) => buff0_reg_n_122,
      PCIN(33) => buff0_reg_n_123,
      PCIN(32) => buff0_reg_n_124,
      PCIN(31) => buff0_reg_n_125,
      PCIN(30) => buff0_reg_n_126,
      PCIN(29) => buff0_reg_n_127,
      PCIN(28) => buff0_reg_n_128,
      PCIN(27) => buff0_reg_n_129,
      PCIN(26) => buff0_reg_n_130,
      PCIN(25) => buff0_reg_n_131,
      PCIN(24) => buff0_reg_n_132,
      PCIN(23) => buff0_reg_n_133,
      PCIN(22) => buff0_reg_n_134,
      PCIN(21) => buff0_reg_n_135,
      PCIN(20) => buff0_reg_n_136,
      PCIN(19) => buff0_reg_n_137,
      PCIN(18) => buff0_reg_n_138,
      PCIN(17) => buff0_reg_n_139,
      PCIN(16) => buff0_reg_n_140,
      PCIN(15) => buff0_reg_n_141,
      PCIN(14) => buff0_reg_n_142,
      PCIN(13) => buff0_reg_n_143,
      PCIN(12) => buff0_reg_n_144,
      PCIN(11) => buff0_reg_n_145,
      PCIN(10) => buff0_reg_n_146,
      PCIN(9) => buff0_reg_n_147,
      PCIN(8) => buff0_reg_n_148,
      PCIN(7) => buff0_reg_n_149,
      PCIN(6) => buff0_reg_n_150,
      PCIN(5) => buff0_reg_n_151,
      PCIN(4) => buff0_reg_n_152,
      PCIN(3) => buff0_reg_n_153,
      PCIN(2) => buff0_reg_n_154,
      PCIN(1) => buff0_reg_n_155,
      PCIN(0) => buff0_reg_n_156,
      PCOUT(47) => \buff1_reg__0_n_109\,
      PCOUT(46) => \buff1_reg__0_n_110\,
      PCOUT(45) => \buff1_reg__0_n_111\,
      PCOUT(44) => \buff1_reg__0_n_112\,
      PCOUT(43) => \buff1_reg__0_n_113\,
      PCOUT(42) => \buff1_reg__0_n_114\,
      PCOUT(41) => \buff1_reg__0_n_115\,
      PCOUT(40) => \buff1_reg__0_n_116\,
      PCOUT(39) => \buff1_reg__0_n_117\,
      PCOUT(38) => \buff1_reg__0_n_118\,
      PCOUT(37) => \buff1_reg__0_n_119\,
      PCOUT(36) => \buff1_reg__0_n_120\,
      PCOUT(35) => \buff1_reg__0_n_121\,
      PCOUT(34) => \buff1_reg__0_n_122\,
      PCOUT(33) => \buff1_reg__0_n_123\,
      PCOUT(32) => \buff1_reg__0_n_124\,
      PCOUT(31) => \buff1_reg__0_n_125\,
      PCOUT(30) => \buff1_reg__0_n_126\,
      PCOUT(29) => \buff1_reg__0_n_127\,
      PCOUT(28) => \buff1_reg__0_n_128\,
      PCOUT(27) => \buff1_reg__0_n_129\,
      PCOUT(26) => \buff1_reg__0_n_130\,
      PCOUT(25) => \buff1_reg__0_n_131\,
      PCOUT(24) => \buff1_reg__0_n_132\,
      PCOUT(23) => \buff1_reg__0_n_133\,
      PCOUT(22) => \buff1_reg__0_n_134\,
      PCOUT(21) => \buff1_reg__0_n_135\,
      PCOUT(20) => \buff1_reg__0_n_136\,
      PCOUT(19) => \buff1_reg__0_n_137\,
      PCOUT(18) => \buff1_reg__0_n_138\,
      PCOUT(17) => \buff1_reg__0_n_139\,
      PCOUT(16) => \buff1_reg__0_n_140\,
      PCOUT(15) => \buff1_reg__0_n_141\,
      PCOUT(14) => \buff1_reg__0_n_142\,
      PCOUT(13) => \buff1_reg__0_n_143\,
      PCOUT(12) => \buff1_reg__0_n_144\,
      PCOUT(11) => \buff1_reg__0_n_145\,
      PCOUT(10) => \buff1_reg__0_n_146\,
      PCOUT(9) => \buff1_reg__0_n_147\,
      PCOUT(8) => \buff1_reg__0_n_148\,
      PCOUT(7) => \buff1_reg__0_n_149\,
      PCOUT(6) => \buff1_reg__0_n_150\,
      PCOUT(5) => \buff1_reg__0_n_151\,
      PCOUT(4) => \buff1_reg__0_n_152\,
      PCOUT(3) => \buff1_reg__0_n_153\,
      PCOUT(2) => \buff1_reg__0_n_154\,
      PCOUT(1) => \buff1_reg__0_n_155\,
      PCOUT(0) => \buff1_reg__0_n_156\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => in0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(31),
      B(16) => a_reg0(31),
      B(15) => a_reg0(31),
      B(14 downto 0) => a_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_66_in,
      CEA2 => p_66_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => p_66_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_61\,
      P(46) => \buff2_reg__0_n_62\,
      P(45) => \buff2_reg__0_n_63\,
      P(44) => \buff2_reg__0_n_64\,
      P(43) => \buff2_reg__0_n_65\,
      P(42) => \buff2_reg__0_n_66\,
      P(41) => \buff2_reg__0_n_67\,
      P(40) => \buff2_reg__0_n_68\,
      P(39) => \buff2_reg__0_n_69\,
      P(38) => \buff2_reg__0_n_70\,
      P(37) => \buff2_reg__0_n_71\,
      P(36) => \buff2_reg__0_n_72\,
      P(35) => \buff2_reg__0_n_73\,
      P(34) => \buff2_reg__0_n_74\,
      P(33) => \buff2_reg__0_n_75\,
      P(32) => \buff2_reg__0_n_76\,
      P(31) => \buff2_reg__0_n_77\,
      P(30) => \buff2_reg__0_n_78\,
      P(29) => \buff2_reg__0_n_79\,
      P(28) => \buff2_reg__0_n_80\,
      P(27) => \buff2_reg__0_n_81\,
      P(26) => \buff2_reg__0_n_82\,
      P(25) => \buff2_reg__0_n_83\,
      P(24) => \buff2_reg__0_n_84\,
      P(23) => \buff2_reg__0_n_85\,
      P(22) => \buff2_reg__0_n_86\,
      P(21) => \buff2_reg__0_n_87\,
      P(20) => \buff2_reg__0_n_88\,
      P(19) => \buff2_reg__0_n_89\,
      P(18) => \buff2_reg__0_n_90\,
      P(17) => \buff2_reg__0_n_91\,
      P(16) => \buff2_reg__0_n_92\,
      P(15) => \buff2_reg__0_n_93\,
      P(14) => \buff2_reg__0_n_94\,
      P(13) => \buff2_reg__0_n_95\,
      P(12) => \buff2_reg__0_n_96\,
      P(11) => \buff2_reg__0_n_97\,
      P(10) => \buff2_reg__0_n_98\,
      P(9) => \buff2_reg__0_n_99\,
      P(8) => \buff2_reg__0_n_100\,
      P(7) => \buff2_reg__0_n_101\,
      P(6) => \buff2_reg__0_n_102\,
      P(5) => \buff2_reg__0_n_103\,
      P(4) => \buff2_reg__0_n_104\,
      P(3) => \buff2_reg__0_n_105\,
      P(2) => \buff2_reg__0_n_106\,
      P(1) => \buff2_reg__0_n_107\,
      P(0) => \buff2_reg__0_n_108\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_109\,
      PCIN(46) => \buff1_reg__0_n_110\,
      PCIN(45) => \buff1_reg__0_n_111\,
      PCIN(44) => \buff1_reg__0_n_112\,
      PCIN(43) => \buff1_reg__0_n_113\,
      PCIN(42) => \buff1_reg__0_n_114\,
      PCIN(41) => \buff1_reg__0_n_115\,
      PCIN(40) => \buff1_reg__0_n_116\,
      PCIN(39) => \buff1_reg__0_n_117\,
      PCIN(38) => \buff1_reg__0_n_118\,
      PCIN(37) => \buff1_reg__0_n_119\,
      PCIN(36) => \buff1_reg__0_n_120\,
      PCIN(35) => \buff1_reg__0_n_121\,
      PCIN(34) => \buff1_reg__0_n_122\,
      PCIN(33) => \buff1_reg__0_n_123\,
      PCIN(32) => \buff1_reg__0_n_124\,
      PCIN(31) => \buff1_reg__0_n_125\,
      PCIN(30) => \buff1_reg__0_n_126\,
      PCIN(29) => \buff1_reg__0_n_127\,
      PCIN(28) => \buff1_reg__0_n_128\,
      PCIN(27) => \buff1_reg__0_n_129\,
      PCIN(26) => \buff1_reg__0_n_130\,
      PCIN(25) => \buff1_reg__0_n_131\,
      PCIN(24) => \buff1_reg__0_n_132\,
      PCIN(23) => \buff1_reg__0_n_133\,
      PCIN(22) => \buff1_reg__0_n_134\,
      PCIN(21) => \buff1_reg__0_n_135\,
      PCIN(20) => \buff1_reg__0_n_136\,
      PCIN(19) => \buff1_reg__0_n_137\,
      PCIN(18) => \buff1_reg__0_n_138\,
      PCIN(17) => \buff1_reg__0_n_139\,
      PCIN(16) => \buff1_reg__0_n_140\,
      PCIN(15) => \buff1_reg__0_n_141\,
      PCIN(14) => \buff1_reg__0_n_142\,
      PCIN(13) => \buff1_reg__0_n_143\,
      PCIN(12) => \buff1_reg__0_n_144\,
      PCIN(11) => \buff1_reg__0_n_145\,
      PCIN(10) => \buff1_reg__0_n_146\,
      PCIN(9) => \buff1_reg__0_n_147\,
      PCIN(8) => \buff1_reg__0_n_148\,
      PCIN(7) => \buff1_reg__0_n_149\,
      PCIN(6) => \buff1_reg__0_n_150\,
      PCIN(5) => \buff1_reg__0_n_151\,
      PCIN(4) => \buff1_reg__0_n_152\,
      PCIN(3) => \buff1_reg__0_n_153\,
      PCIN(2) => \buff1_reg__0_n_154\,
      PCIN(1) => \buff1_reg__0_n_155\,
      PCIN(0) => \buff1_reg__0_n_156\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_108\,
      Q => \tmp_3_reg_137_reg[21]\(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_98\,
      Q => \tmp_3_reg_137_reg[21]\(10),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \tmp_3_reg_137_reg[0]__0\
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_97\,
      Q => \tmp_3_reg_137_reg[21]\(11),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \tmp_3_reg_137_reg[1]__0\
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_96\,
      Q => \tmp_3_reg_137_reg[21]\(12),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \tmp_3_reg_137_reg[2]__0\
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_95\,
      Q => \tmp_3_reg_137_reg[21]\(13),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \tmp_3_reg_137_reg[3]__0\
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_94\,
      Q => \tmp_3_reg_137_reg[21]\(14),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \tmp_3_reg_137_reg[4]__0\
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \tmp_3_reg_137_reg[5]__0\
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \tmp_3_reg_137_reg[6]__0\
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_107\,
      Q => \tmp_3_reg_137_reg[21]\(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_106\,
      Q => \tmp_3_reg_137_reg[21]\(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_105\,
      Q => \tmp_3_reg_137_reg[21]\(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_104\,
      Q => \tmp_3_reg_137_reg[21]\(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_103\,
      Q => \tmp_3_reg_137_reg[21]\(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_102\,
      Q => \tmp_3_reg_137_reg[21]\(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_101\,
      Q => \tmp_3_reg_137_reg[21]\(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_100\,
      Q => \tmp_3_reg_137_reg[21]\(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_99\,
      Q => \tmp_3_reg_137_reg[21]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_19 is
  port (
    \tmp_3_reg_137_reg[6]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[5]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[4]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[3]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[2]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[1]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[0]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_19 : entity is "cnn_fc_i50_o10_mubkb_MulnS_0";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_19;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_19 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_154 : STD_LOGIC;
  signal buff0_reg_n_155 : STD_LOGIC;
  signal buff0_reg_n_156 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_54 : STD_LOGIC;
  signal buff0_reg_n_55 : STD_LOGIC;
  signal buff0_reg_n_56 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff1_reg__0_n_154\ : STD_LOGIC;
  signal \buff1_reg__0_n_155\ : STD_LOGIC;
  signal \buff1_reg__0_n_156\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_774/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[16]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(17),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(18),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(19),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(20),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(21),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(22),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(23),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(24),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(25),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(26),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(27),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(28),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(29),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(30),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(31),
      Q => a_reg0(31),
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_27,
      ACOUT(28) => buff0_reg_n_28,
      ACOUT(27) => buff0_reg_n_29,
      ACOUT(26) => buff0_reg_n_30,
      ACOUT(25) => buff0_reg_n_31,
      ACOUT(24) => buff0_reg_n_32,
      ACOUT(23) => buff0_reg_n_33,
      ACOUT(22) => buff0_reg_n_34,
      ACOUT(21) => buff0_reg_n_35,
      ACOUT(20) => buff0_reg_n_36,
      ACOUT(19) => buff0_reg_n_37,
      ACOUT(18) => buff0_reg_n_38,
      ACOUT(17) => buff0_reg_n_39,
      ACOUT(16) => buff0_reg_n_40,
      ACOUT(15) => buff0_reg_n_41,
      ACOUT(14) => buff0_reg_n_42,
      ACOUT(13) => buff0_reg_n_43,
      ACOUT(12) => buff0_reg_n_44,
      ACOUT(11) => buff0_reg_n_45,
      ACOUT(10) => buff0_reg_n_46,
      ACOUT(9) => buff0_reg_n_47,
      ACOUT(8) => buff0_reg_n_48,
      ACOUT(7) => buff0_reg_n_49,
      ACOUT(6) => buff0_reg_n_50,
      ACOUT(5) => buff0_reg_n_51,
      ACOUT(4) => buff0_reg_n_52,
      ACOUT(3) => buff0_reg_n_53,
      ACOUT(2) => buff0_reg_n_54,
      ACOUT(1) => buff0_reg_n_55,
      ACOUT(0) => buff0_reg_n_56,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => in0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_66_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_61,
      P(46) => buff0_reg_n_62,
      P(45) => buff0_reg_n_63,
      P(44) => buff0_reg_n_64,
      P(43) => buff0_reg_n_65,
      P(42) => buff0_reg_n_66,
      P(41) => buff0_reg_n_67,
      P(40) => buff0_reg_n_68,
      P(39) => buff0_reg_n_69,
      P(38) => buff0_reg_n_70,
      P(37) => buff0_reg_n_71,
      P(36) => buff0_reg_n_72,
      P(35) => buff0_reg_n_73,
      P(34) => buff0_reg_n_74,
      P(33) => buff0_reg_n_75,
      P(32) => buff0_reg_n_76,
      P(31) => buff0_reg_n_77,
      P(30) => buff0_reg_n_78,
      P(29) => buff0_reg_n_79,
      P(28) => buff0_reg_n_80,
      P(27) => buff0_reg_n_81,
      P(26) => buff0_reg_n_82,
      P(25) => buff0_reg_n_83,
      P(24) => buff0_reg_n_84,
      P(23) => buff0_reg_n_85,
      P(22) => buff0_reg_n_86,
      P(21) => buff0_reg_n_87,
      P(20) => buff0_reg_n_88,
      P(19) => buff0_reg_n_89,
      P(18) => buff0_reg_n_90,
      P(17) => buff0_reg_n_91,
      P(16) => buff0_reg_n_92,
      P(15) => buff0_reg_n_93,
      P(14) => buff0_reg_n_94,
      P(13) => buff0_reg_n_95,
      P(12) => buff0_reg_n_96,
      P(11) => buff0_reg_n_97,
      P(10) => buff0_reg_n_98,
      P(9) => buff0_reg_n_99,
      P(8) => buff0_reg_n_100,
      P(7) => buff0_reg_n_101,
      P(6) => buff0_reg_n_102,
      P(5) => buff0_reg_n_103,
      P(4) => buff0_reg_n_104,
      P(3) => buff0_reg_n_105,
      P(2) => buff0_reg_n_106,
      P(1) => buff0_reg_n_107,
      P(0) => buff0_reg_n_108,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_109,
      PCOUT(46) => buff0_reg_n_110,
      PCOUT(45) => buff0_reg_n_111,
      PCOUT(44) => buff0_reg_n_112,
      PCOUT(43) => buff0_reg_n_113,
      PCOUT(42) => buff0_reg_n_114,
      PCOUT(41) => buff0_reg_n_115,
      PCOUT(40) => buff0_reg_n_116,
      PCOUT(39) => buff0_reg_n_117,
      PCOUT(38) => buff0_reg_n_118,
      PCOUT(37) => buff0_reg_n_119,
      PCOUT(36) => buff0_reg_n_120,
      PCOUT(35) => buff0_reg_n_121,
      PCOUT(34) => buff0_reg_n_122,
      PCOUT(33) => buff0_reg_n_123,
      PCOUT(32) => buff0_reg_n_124,
      PCOUT(31) => buff0_reg_n_125,
      PCOUT(30) => buff0_reg_n_126,
      PCOUT(29) => buff0_reg_n_127,
      PCOUT(28) => buff0_reg_n_128,
      PCOUT(27) => buff0_reg_n_129,
      PCOUT(26) => buff0_reg_n_130,
      PCOUT(25) => buff0_reg_n_131,
      PCOUT(24) => buff0_reg_n_132,
      PCOUT(23) => buff0_reg_n_133,
      PCOUT(22) => buff0_reg_n_134,
      PCOUT(21) => buff0_reg_n_135,
      PCOUT(20) => buff0_reg_n_136,
      PCOUT(19) => buff0_reg_n_137,
      PCOUT(18) => buff0_reg_n_138,
      PCOUT(17) => buff0_reg_n_139,
      PCOUT(16) => buff0_reg_n_140,
      PCOUT(15) => buff0_reg_n_141,
      PCOUT(14) => buff0_reg_n_142,
      PCOUT(13) => buff0_reg_n_143,
      PCOUT(12) => buff0_reg_n_144,
      PCOUT(11) => buff0_reg_n_145,
      PCOUT(10) => buff0_reg_n_146,
      PCOUT(9) => buff0_reg_n_147,
      PCOUT(8) => buff0_reg_n_148,
      PCOUT(7) => buff0_reg_n_149,
      PCOUT(6) => buff0_reg_n_150,
      PCOUT(5) => buff0_reg_n_151,
      PCOUT(4) => buff0_reg_n_152,
      PCOUT(3) => buff0_reg_n_153,
      PCOUT(2) => buff0_reg_n_154,
      PCOUT(1) => buff0_reg_n_155,
      PCOUT(0) => buff0_reg_n_156,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_27,
      ACIN(28) => buff0_reg_n_28,
      ACIN(27) => buff0_reg_n_29,
      ACIN(26) => buff0_reg_n_30,
      ACIN(25) => buff0_reg_n_31,
      ACIN(24) => buff0_reg_n_32,
      ACIN(23) => buff0_reg_n_33,
      ACIN(22) => buff0_reg_n_34,
      ACIN(21) => buff0_reg_n_35,
      ACIN(20) => buff0_reg_n_36,
      ACIN(19) => buff0_reg_n_37,
      ACIN(18) => buff0_reg_n_38,
      ACIN(17) => buff0_reg_n_39,
      ACIN(16) => buff0_reg_n_40,
      ACIN(15) => buff0_reg_n_41,
      ACIN(14) => buff0_reg_n_42,
      ACIN(13) => buff0_reg_n_43,
      ACIN(12) => buff0_reg_n_44,
      ACIN(11) => buff0_reg_n_45,
      ACIN(10) => buff0_reg_n_46,
      ACIN(9) => buff0_reg_n_47,
      ACIN(8) => buff0_reg_n_48,
      ACIN(7) => buff0_reg_n_49,
      ACIN(6) => buff0_reg_n_50,
      ACIN(5) => buff0_reg_n_51,
      ACIN(4) => buff0_reg_n_52,
      ACIN(3) => buff0_reg_n_53,
      ACIN(2) => buff0_reg_n_54,
      ACIN(1) => buff0_reg_n_55,
      ACIN(0) => buff0_reg_n_56,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => in0(31),
      B(16) => in0(31),
      B(15) => in0(31),
      B(14 downto 0) => in0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => p_66_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_109,
      PCIN(46) => buff0_reg_n_110,
      PCIN(45) => buff0_reg_n_111,
      PCIN(44) => buff0_reg_n_112,
      PCIN(43) => buff0_reg_n_113,
      PCIN(42) => buff0_reg_n_114,
      PCIN(41) => buff0_reg_n_115,
      PCIN(40) => buff0_reg_n_116,
      PCIN(39) => buff0_reg_n_117,
      PCIN(38) => buff0_reg_n_118,
      PCIN(37) => buff0_reg_n_119,
      PCIN(36) => buff0_reg_n_120,
      PCIN(35) => buff0_reg_n_121,
      PCIN(34) => buff0_reg_n_122,
      PCIN(33) => buff0_reg_n_123,
      PCIN(32) => buff0_reg_n_124,
      PCIN(31) => buff0_reg_n_125,
      PCIN(30) => buff0_reg_n_126,
      PCIN(29) => buff0_reg_n_127,
      PCIN(28) => buff0_reg_n_128,
      PCIN(27) => buff0_reg_n_129,
      PCIN(26) => buff0_reg_n_130,
      PCIN(25) => buff0_reg_n_131,
      PCIN(24) => buff0_reg_n_132,
      PCIN(23) => buff0_reg_n_133,
      PCIN(22) => buff0_reg_n_134,
      PCIN(21) => buff0_reg_n_135,
      PCIN(20) => buff0_reg_n_136,
      PCIN(19) => buff0_reg_n_137,
      PCIN(18) => buff0_reg_n_138,
      PCIN(17) => buff0_reg_n_139,
      PCIN(16) => buff0_reg_n_140,
      PCIN(15) => buff0_reg_n_141,
      PCIN(14) => buff0_reg_n_142,
      PCIN(13) => buff0_reg_n_143,
      PCIN(12) => buff0_reg_n_144,
      PCIN(11) => buff0_reg_n_145,
      PCIN(10) => buff0_reg_n_146,
      PCIN(9) => buff0_reg_n_147,
      PCIN(8) => buff0_reg_n_148,
      PCIN(7) => buff0_reg_n_149,
      PCIN(6) => buff0_reg_n_150,
      PCIN(5) => buff0_reg_n_151,
      PCIN(4) => buff0_reg_n_152,
      PCIN(3) => buff0_reg_n_153,
      PCIN(2) => buff0_reg_n_154,
      PCIN(1) => buff0_reg_n_155,
      PCIN(0) => buff0_reg_n_156,
      PCOUT(47) => \buff1_reg__0_n_109\,
      PCOUT(46) => \buff1_reg__0_n_110\,
      PCOUT(45) => \buff1_reg__0_n_111\,
      PCOUT(44) => \buff1_reg__0_n_112\,
      PCOUT(43) => \buff1_reg__0_n_113\,
      PCOUT(42) => \buff1_reg__0_n_114\,
      PCOUT(41) => \buff1_reg__0_n_115\,
      PCOUT(40) => \buff1_reg__0_n_116\,
      PCOUT(39) => \buff1_reg__0_n_117\,
      PCOUT(38) => \buff1_reg__0_n_118\,
      PCOUT(37) => \buff1_reg__0_n_119\,
      PCOUT(36) => \buff1_reg__0_n_120\,
      PCOUT(35) => \buff1_reg__0_n_121\,
      PCOUT(34) => \buff1_reg__0_n_122\,
      PCOUT(33) => \buff1_reg__0_n_123\,
      PCOUT(32) => \buff1_reg__0_n_124\,
      PCOUT(31) => \buff1_reg__0_n_125\,
      PCOUT(30) => \buff1_reg__0_n_126\,
      PCOUT(29) => \buff1_reg__0_n_127\,
      PCOUT(28) => \buff1_reg__0_n_128\,
      PCOUT(27) => \buff1_reg__0_n_129\,
      PCOUT(26) => \buff1_reg__0_n_130\,
      PCOUT(25) => \buff1_reg__0_n_131\,
      PCOUT(24) => \buff1_reg__0_n_132\,
      PCOUT(23) => \buff1_reg__0_n_133\,
      PCOUT(22) => \buff1_reg__0_n_134\,
      PCOUT(21) => \buff1_reg__0_n_135\,
      PCOUT(20) => \buff1_reg__0_n_136\,
      PCOUT(19) => \buff1_reg__0_n_137\,
      PCOUT(18) => \buff1_reg__0_n_138\,
      PCOUT(17) => \buff1_reg__0_n_139\,
      PCOUT(16) => \buff1_reg__0_n_140\,
      PCOUT(15) => \buff1_reg__0_n_141\,
      PCOUT(14) => \buff1_reg__0_n_142\,
      PCOUT(13) => \buff1_reg__0_n_143\,
      PCOUT(12) => \buff1_reg__0_n_144\,
      PCOUT(11) => \buff1_reg__0_n_145\,
      PCOUT(10) => \buff1_reg__0_n_146\,
      PCOUT(9) => \buff1_reg__0_n_147\,
      PCOUT(8) => \buff1_reg__0_n_148\,
      PCOUT(7) => \buff1_reg__0_n_149\,
      PCOUT(6) => \buff1_reg__0_n_150\,
      PCOUT(5) => \buff1_reg__0_n_151\,
      PCOUT(4) => \buff1_reg__0_n_152\,
      PCOUT(3) => \buff1_reg__0_n_153\,
      PCOUT(2) => \buff1_reg__0_n_154\,
      PCOUT(1) => \buff1_reg__0_n_155\,
      PCOUT(0) => \buff1_reg__0_n_156\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => in0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(31),
      B(16) => a_reg0(31),
      B(15) => a_reg0(31),
      B(14 downto 0) => a_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_66_in,
      CEA2 => p_66_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => p_66_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_61\,
      P(46) => \buff2_reg__0_n_62\,
      P(45) => \buff2_reg__0_n_63\,
      P(44) => \buff2_reg__0_n_64\,
      P(43) => \buff2_reg__0_n_65\,
      P(42) => \buff2_reg__0_n_66\,
      P(41) => \buff2_reg__0_n_67\,
      P(40) => \buff2_reg__0_n_68\,
      P(39) => \buff2_reg__0_n_69\,
      P(38) => \buff2_reg__0_n_70\,
      P(37) => \buff2_reg__0_n_71\,
      P(36) => \buff2_reg__0_n_72\,
      P(35) => \buff2_reg__0_n_73\,
      P(34) => \buff2_reg__0_n_74\,
      P(33) => \buff2_reg__0_n_75\,
      P(32) => \buff2_reg__0_n_76\,
      P(31) => \buff2_reg__0_n_77\,
      P(30) => \buff2_reg__0_n_78\,
      P(29) => \buff2_reg__0_n_79\,
      P(28) => \buff2_reg__0_n_80\,
      P(27) => \buff2_reg__0_n_81\,
      P(26) => \buff2_reg__0_n_82\,
      P(25) => \buff2_reg__0_n_83\,
      P(24) => \buff2_reg__0_n_84\,
      P(23) => \buff2_reg__0_n_85\,
      P(22) => \buff2_reg__0_n_86\,
      P(21) => \buff2_reg__0_n_87\,
      P(20) => \buff2_reg__0_n_88\,
      P(19) => \buff2_reg__0_n_89\,
      P(18) => \buff2_reg__0_n_90\,
      P(17) => \buff2_reg__0_n_91\,
      P(16) => \buff2_reg__0_n_92\,
      P(15) => \buff2_reg__0_n_93\,
      P(14) => \buff2_reg__0_n_94\,
      P(13) => \buff2_reg__0_n_95\,
      P(12) => \buff2_reg__0_n_96\,
      P(11) => \buff2_reg__0_n_97\,
      P(10) => \buff2_reg__0_n_98\,
      P(9) => \buff2_reg__0_n_99\,
      P(8) => \buff2_reg__0_n_100\,
      P(7) => \buff2_reg__0_n_101\,
      P(6) => \buff2_reg__0_n_102\,
      P(5) => \buff2_reg__0_n_103\,
      P(4) => \buff2_reg__0_n_104\,
      P(3) => \buff2_reg__0_n_105\,
      P(2) => \buff2_reg__0_n_106\,
      P(1) => \buff2_reg__0_n_107\,
      P(0) => \buff2_reg__0_n_108\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_109\,
      PCIN(46) => \buff1_reg__0_n_110\,
      PCIN(45) => \buff1_reg__0_n_111\,
      PCIN(44) => \buff1_reg__0_n_112\,
      PCIN(43) => \buff1_reg__0_n_113\,
      PCIN(42) => \buff1_reg__0_n_114\,
      PCIN(41) => \buff1_reg__0_n_115\,
      PCIN(40) => \buff1_reg__0_n_116\,
      PCIN(39) => \buff1_reg__0_n_117\,
      PCIN(38) => \buff1_reg__0_n_118\,
      PCIN(37) => \buff1_reg__0_n_119\,
      PCIN(36) => \buff1_reg__0_n_120\,
      PCIN(35) => \buff1_reg__0_n_121\,
      PCIN(34) => \buff1_reg__0_n_122\,
      PCIN(33) => \buff1_reg__0_n_123\,
      PCIN(32) => \buff1_reg__0_n_124\,
      PCIN(31) => \buff1_reg__0_n_125\,
      PCIN(30) => \buff1_reg__0_n_126\,
      PCIN(29) => \buff1_reg__0_n_127\,
      PCIN(28) => \buff1_reg__0_n_128\,
      PCIN(27) => \buff1_reg__0_n_129\,
      PCIN(26) => \buff1_reg__0_n_130\,
      PCIN(25) => \buff1_reg__0_n_131\,
      PCIN(24) => \buff1_reg__0_n_132\,
      PCIN(23) => \buff1_reg__0_n_133\,
      PCIN(22) => \buff1_reg__0_n_134\,
      PCIN(21) => \buff1_reg__0_n_135\,
      PCIN(20) => \buff1_reg__0_n_136\,
      PCIN(19) => \buff1_reg__0_n_137\,
      PCIN(18) => \buff1_reg__0_n_138\,
      PCIN(17) => \buff1_reg__0_n_139\,
      PCIN(16) => \buff1_reg__0_n_140\,
      PCIN(15) => \buff1_reg__0_n_141\,
      PCIN(14) => \buff1_reg__0_n_142\,
      PCIN(13) => \buff1_reg__0_n_143\,
      PCIN(12) => \buff1_reg__0_n_144\,
      PCIN(11) => \buff1_reg__0_n_145\,
      PCIN(10) => \buff1_reg__0_n_146\,
      PCIN(9) => \buff1_reg__0_n_147\,
      PCIN(8) => \buff1_reg__0_n_148\,
      PCIN(7) => \buff1_reg__0_n_149\,
      PCIN(6) => \buff1_reg__0_n_150\,
      PCIN(5) => \buff1_reg__0_n_151\,
      PCIN(4) => \buff1_reg__0_n_152\,
      PCIN(3) => \buff1_reg__0_n_153\,
      PCIN(2) => \buff1_reg__0_n_154\,
      PCIN(1) => \buff1_reg__0_n_155\,
      PCIN(0) => \buff1_reg__0_n_156\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_108\,
      Q => \tmp_3_reg_137_reg[21]\(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_98\,
      Q => \tmp_3_reg_137_reg[21]\(10),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \tmp_3_reg_137_reg[0]__0\
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_97\,
      Q => \tmp_3_reg_137_reg[21]\(11),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \tmp_3_reg_137_reg[1]__0\
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_96\,
      Q => \tmp_3_reg_137_reg[21]\(12),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \tmp_3_reg_137_reg[2]__0\
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_95\,
      Q => \tmp_3_reg_137_reg[21]\(13),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \tmp_3_reg_137_reg[3]__0\
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_94\,
      Q => \tmp_3_reg_137_reg[21]\(14),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \tmp_3_reg_137_reg[4]__0\
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \tmp_3_reg_137_reg[5]__0\
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \tmp_3_reg_137_reg[6]__0\
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_107\,
      Q => \tmp_3_reg_137_reg[21]\(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_106\,
      Q => \tmp_3_reg_137_reg[21]\(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_105\,
      Q => \tmp_3_reg_137_reg[21]\(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_104\,
      Q => \tmp_3_reg_137_reg[21]\(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_103\,
      Q => \tmp_3_reg_137_reg[21]\(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_102\,
      Q => \tmp_3_reg_137_reg[21]\(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_101\,
      Q => \tmp_3_reg_137_reg[21]\(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_100\,
      Q => \tmp_3_reg_137_reg[21]\(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_99\,
      Q => \tmp_3_reg_137_reg[21]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_21 is
  port (
    \tmp_3_reg_137_reg[6]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[5]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[4]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[3]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[2]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[1]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[0]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_21 : entity is "cnn_fc_i50_o10_mubkb_MulnS_0";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_21;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_21 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_154 : STD_LOGIC;
  signal buff0_reg_n_155 : STD_LOGIC;
  signal buff0_reg_n_156 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_54 : STD_LOGIC;
  signal buff0_reg_n_55 : STD_LOGIC;
  signal buff0_reg_n_56 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff1_reg__0_n_154\ : STD_LOGIC;
  signal \buff1_reg__0_n_155\ : STD_LOGIC;
  signal \buff1_reg__0_n_156\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_767/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[16]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(17),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(18),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(19),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(20),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(21),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(22),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(23),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(24),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(25),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(26),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(27),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(28),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(29),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(30),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(31),
      Q => a_reg0(31),
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_27,
      ACOUT(28) => buff0_reg_n_28,
      ACOUT(27) => buff0_reg_n_29,
      ACOUT(26) => buff0_reg_n_30,
      ACOUT(25) => buff0_reg_n_31,
      ACOUT(24) => buff0_reg_n_32,
      ACOUT(23) => buff0_reg_n_33,
      ACOUT(22) => buff0_reg_n_34,
      ACOUT(21) => buff0_reg_n_35,
      ACOUT(20) => buff0_reg_n_36,
      ACOUT(19) => buff0_reg_n_37,
      ACOUT(18) => buff0_reg_n_38,
      ACOUT(17) => buff0_reg_n_39,
      ACOUT(16) => buff0_reg_n_40,
      ACOUT(15) => buff0_reg_n_41,
      ACOUT(14) => buff0_reg_n_42,
      ACOUT(13) => buff0_reg_n_43,
      ACOUT(12) => buff0_reg_n_44,
      ACOUT(11) => buff0_reg_n_45,
      ACOUT(10) => buff0_reg_n_46,
      ACOUT(9) => buff0_reg_n_47,
      ACOUT(8) => buff0_reg_n_48,
      ACOUT(7) => buff0_reg_n_49,
      ACOUT(6) => buff0_reg_n_50,
      ACOUT(5) => buff0_reg_n_51,
      ACOUT(4) => buff0_reg_n_52,
      ACOUT(3) => buff0_reg_n_53,
      ACOUT(2) => buff0_reg_n_54,
      ACOUT(1) => buff0_reg_n_55,
      ACOUT(0) => buff0_reg_n_56,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => in0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_66_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_61,
      P(46) => buff0_reg_n_62,
      P(45) => buff0_reg_n_63,
      P(44) => buff0_reg_n_64,
      P(43) => buff0_reg_n_65,
      P(42) => buff0_reg_n_66,
      P(41) => buff0_reg_n_67,
      P(40) => buff0_reg_n_68,
      P(39) => buff0_reg_n_69,
      P(38) => buff0_reg_n_70,
      P(37) => buff0_reg_n_71,
      P(36) => buff0_reg_n_72,
      P(35) => buff0_reg_n_73,
      P(34) => buff0_reg_n_74,
      P(33) => buff0_reg_n_75,
      P(32) => buff0_reg_n_76,
      P(31) => buff0_reg_n_77,
      P(30) => buff0_reg_n_78,
      P(29) => buff0_reg_n_79,
      P(28) => buff0_reg_n_80,
      P(27) => buff0_reg_n_81,
      P(26) => buff0_reg_n_82,
      P(25) => buff0_reg_n_83,
      P(24) => buff0_reg_n_84,
      P(23) => buff0_reg_n_85,
      P(22) => buff0_reg_n_86,
      P(21) => buff0_reg_n_87,
      P(20) => buff0_reg_n_88,
      P(19) => buff0_reg_n_89,
      P(18) => buff0_reg_n_90,
      P(17) => buff0_reg_n_91,
      P(16) => buff0_reg_n_92,
      P(15) => buff0_reg_n_93,
      P(14) => buff0_reg_n_94,
      P(13) => buff0_reg_n_95,
      P(12) => buff0_reg_n_96,
      P(11) => buff0_reg_n_97,
      P(10) => buff0_reg_n_98,
      P(9) => buff0_reg_n_99,
      P(8) => buff0_reg_n_100,
      P(7) => buff0_reg_n_101,
      P(6) => buff0_reg_n_102,
      P(5) => buff0_reg_n_103,
      P(4) => buff0_reg_n_104,
      P(3) => buff0_reg_n_105,
      P(2) => buff0_reg_n_106,
      P(1) => buff0_reg_n_107,
      P(0) => buff0_reg_n_108,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_109,
      PCOUT(46) => buff0_reg_n_110,
      PCOUT(45) => buff0_reg_n_111,
      PCOUT(44) => buff0_reg_n_112,
      PCOUT(43) => buff0_reg_n_113,
      PCOUT(42) => buff0_reg_n_114,
      PCOUT(41) => buff0_reg_n_115,
      PCOUT(40) => buff0_reg_n_116,
      PCOUT(39) => buff0_reg_n_117,
      PCOUT(38) => buff0_reg_n_118,
      PCOUT(37) => buff0_reg_n_119,
      PCOUT(36) => buff0_reg_n_120,
      PCOUT(35) => buff0_reg_n_121,
      PCOUT(34) => buff0_reg_n_122,
      PCOUT(33) => buff0_reg_n_123,
      PCOUT(32) => buff0_reg_n_124,
      PCOUT(31) => buff0_reg_n_125,
      PCOUT(30) => buff0_reg_n_126,
      PCOUT(29) => buff0_reg_n_127,
      PCOUT(28) => buff0_reg_n_128,
      PCOUT(27) => buff0_reg_n_129,
      PCOUT(26) => buff0_reg_n_130,
      PCOUT(25) => buff0_reg_n_131,
      PCOUT(24) => buff0_reg_n_132,
      PCOUT(23) => buff0_reg_n_133,
      PCOUT(22) => buff0_reg_n_134,
      PCOUT(21) => buff0_reg_n_135,
      PCOUT(20) => buff0_reg_n_136,
      PCOUT(19) => buff0_reg_n_137,
      PCOUT(18) => buff0_reg_n_138,
      PCOUT(17) => buff0_reg_n_139,
      PCOUT(16) => buff0_reg_n_140,
      PCOUT(15) => buff0_reg_n_141,
      PCOUT(14) => buff0_reg_n_142,
      PCOUT(13) => buff0_reg_n_143,
      PCOUT(12) => buff0_reg_n_144,
      PCOUT(11) => buff0_reg_n_145,
      PCOUT(10) => buff0_reg_n_146,
      PCOUT(9) => buff0_reg_n_147,
      PCOUT(8) => buff0_reg_n_148,
      PCOUT(7) => buff0_reg_n_149,
      PCOUT(6) => buff0_reg_n_150,
      PCOUT(5) => buff0_reg_n_151,
      PCOUT(4) => buff0_reg_n_152,
      PCOUT(3) => buff0_reg_n_153,
      PCOUT(2) => buff0_reg_n_154,
      PCOUT(1) => buff0_reg_n_155,
      PCOUT(0) => buff0_reg_n_156,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_27,
      ACIN(28) => buff0_reg_n_28,
      ACIN(27) => buff0_reg_n_29,
      ACIN(26) => buff0_reg_n_30,
      ACIN(25) => buff0_reg_n_31,
      ACIN(24) => buff0_reg_n_32,
      ACIN(23) => buff0_reg_n_33,
      ACIN(22) => buff0_reg_n_34,
      ACIN(21) => buff0_reg_n_35,
      ACIN(20) => buff0_reg_n_36,
      ACIN(19) => buff0_reg_n_37,
      ACIN(18) => buff0_reg_n_38,
      ACIN(17) => buff0_reg_n_39,
      ACIN(16) => buff0_reg_n_40,
      ACIN(15) => buff0_reg_n_41,
      ACIN(14) => buff0_reg_n_42,
      ACIN(13) => buff0_reg_n_43,
      ACIN(12) => buff0_reg_n_44,
      ACIN(11) => buff0_reg_n_45,
      ACIN(10) => buff0_reg_n_46,
      ACIN(9) => buff0_reg_n_47,
      ACIN(8) => buff0_reg_n_48,
      ACIN(7) => buff0_reg_n_49,
      ACIN(6) => buff0_reg_n_50,
      ACIN(5) => buff0_reg_n_51,
      ACIN(4) => buff0_reg_n_52,
      ACIN(3) => buff0_reg_n_53,
      ACIN(2) => buff0_reg_n_54,
      ACIN(1) => buff0_reg_n_55,
      ACIN(0) => buff0_reg_n_56,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => in0(31),
      B(16) => in0(31),
      B(15) => in0(31),
      B(14 downto 0) => in0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => p_66_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_109,
      PCIN(46) => buff0_reg_n_110,
      PCIN(45) => buff0_reg_n_111,
      PCIN(44) => buff0_reg_n_112,
      PCIN(43) => buff0_reg_n_113,
      PCIN(42) => buff0_reg_n_114,
      PCIN(41) => buff0_reg_n_115,
      PCIN(40) => buff0_reg_n_116,
      PCIN(39) => buff0_reg_n_117,
      PCIN(38) => buff0_reg_n_118,
      PCIN(37) => buff0_reg_n_119,
      PCIN(36) => buff0_reg_n_120,
      PCIN(35) => buff0_reg_n_121,
      PCIN(34) => buff0_reg_n_122,
      PCIN(33) => buff0_reg_n_123,
      PCIN(32) => buff0_reg_n_124,
      PCIN(31) => buff0_reg_n_125,
      PCIN(30) => buff0_reg_n_126,
      PCIN(29) => buff0_reg_n_127,
      PCIN(28) => buff0_reg_n_128,
      PCIN(27) => buff0_reg_n_129,
      PCIN(26) => buff0_reg_n_130,
      PCIN(25) => buff0_reg_n_131,
      PCIN(24) => buff0_reg_n_132,
      PCIN(23) => buff0_reg_n_133,
      PCIN(22) => buff0_reg_n_134,
      PCIN(21) => buff0_reg_n_135,
      PCIN(20) => buff0_reg_n_136,
      PCIN(19) => buff0_reg_n_137,
      PCIN(18) => buff0_reg_n_138,
      PCIN(17) => buff0_reg_n_139,
      PCIN(16) => buff0_reg_n_140,
      PCIN(15) => buff0_reg_n_141,
      PCIN(14) => buff0_reg_n_142,
      PCIN(13) => buff0_reg_n_143,
      PCIN(12) => buff0_reg_n_144,
      PCIN(11) => buff0_reg_n_145,
      PCIN(10) => buff0_reg_n_146,
      PCIN(9) => buff0_reg_n_147,
      PCIN(8) => buff0_reg_n_148,
      PCIN(7) => buff0_reg_n_149,
      PCIN(6) => buff0_reg_n_150,
      PCIN(5) => buff0_reg_n_151,
      PCIN(4) => buff0_reg_n_152,
      PCIN(3) => buff0_reg_n_153,
      PCIN(2) => buff0_reg_n_154,
      PCIN(1) => buff0_reg_n_155,
      PCIN(0) => buff0_reg_n_156,
      PCOUT(47) => \buff1_reg__0_n_109\,
      PCOUT(46) => \buff1_reg__0_n_110\,
      PCOUT(45) => \buff1_reg__0_n_111\,
      PCOUT(44) => \buff1_reg__0_n_112\,
      PCOUT(43) => \buff1_reg__0_n_113\,
      PCOUT(42) => \buff1_reg__0_n_114\,
      PCOUT(41) => \buff1_reg__0_n_115\,
      PCOUT(40) => \buff1_reg__0_n_116\,
      PCOUT(39) => \buff1_reg__0_n_117\,
      PCOUT(38) => \buff1_reg__0_n_118\,
      PCOUT(37) => \buff1_reg__0_n_119\,
      PCOUT(36) => \buff1_reg__0_n_120\,
      PCOUT(35) => \buff1_reg__0_n_121\,
      PCOUT(34) => \buff1_reg__0_n_122\,
      PCOUT(33) => \buff1_reg__0_n_123\,
      PCOUT(32) => \buff1_reg__0_n_124\,
      PCOUT(31) => \buff1_reg__0_n_125\,
      PCOUT(30) => \buff1_reg__0_n_126\,
      PCOUT(29) => \buff1_reg__0_n_127\,
      PCOUT(28) => \buff1_reg__0_n_128\,
      PCOUT(27) => \buff1_reg__0_n_129\,
      PCOUT(26) => \buff1_reg__0_n_130\,
      PCOUT(25) => \buff1_reg__0_n_131\,
      PCOUT(24) => \buff1_reg__0_n_132\,
      PCOUT(23) => \buff1_reg__0_n_133\,
      PCOUT(22) => \buff1_reg__0_n_134\,
      PCOUT(21) => \buff1_reg__0_n_135\,
      PCOUT(20) => \buff1_reg__0_n_136\,
      PCOUT(19) => \buff1_reg__0_n_137\,
      PCOUT(18) => \buff1_reg__0_n_138\,
      PCOUT(17) => \buff1_reg__0_n_139\,
      PCOUT(16) => \buff1_reg__0_n_140\,
      PCOUT(15) => \buff1_reg__0_n_141\,
      PCOUT(14) => \buff1_reg__0_n_142\,
      PCOUT(13) => \buff1_reg__0_n_143\,
      PCOUT(12) => \buff1_reg__0_n_144\,
      PCOUT(11) => \buff1_reg__0_n_145\,
      PCOUT(10) => \buff1_reg__0_n_146\,
      PCOUT(9) => \buff1_reg__0_n_147\,
      PCOUT(8) => \buff1_reg__0_n_148\,
      PCOUT(7) => \buff1_reg__0_n_149\,
      PCOUT(6) => \buff1_reg__0_n_150\,
      PCOUT(5) => \buff1_reg__0_n_151\,
      PCOUT(4) => \buff1_reg__0_n_152\,
      PCOUT(3) => \buff1_reg__0_n_153\,
      PCOUT(2) => \buff1_reg__0_n_154\,
      PCOUT(1) => \buff1_reg__0_n_155\,
      PCOUT(0) => \buff1_reg__0_n_156\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => in0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(31),
      B(16) => a_reg0(31),
      B(15) => a_reg0(31),
      B(14 downto 0) => a_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_66_in,
      CEA2 => p_66_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => p_66_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_61\,
      P(46) => \buff2_reg__0_n_62\,
      P(45) => \buff2_reg__0_n_63\,
      P(44) => \buff2_reg__0_n_64\,
      P(43) => \buff2_reg__0_n_65\,
      P(42) => \buff2_reg__0_n_66\,
      P(41) => \buff2_reg__0_n_67\,
      P(40) => \buff2_reg__0_n_68\,
      P(39) => \buff2_reg__0_n_69\,
      P(38) => \buff2_reg__0_n_70\,
      P(37) => \buff2_reg__0_n_71\,
      P(36) => \buff2_reg__0_n_72\,
      P(35) => \buff2_reg__0_n_73\,
      P(34) => \buff2_reg__0_n_74\,
      P(33) => \buff2_reg__0_n_75\,
      P(32) => \buff2_reg__0_n_76\,
      P(31) => \buff2_reg__0_n_77\,
      P(30) => \buff2_reg__0_n_78\,
      P(29) => \buff2_reg__0_n_79\,
      P(28) => \buff2_reg__0_n_80\,
      P(27) => \buff2_reg__0_n_81\,
      P(26) => \buff2_reg__0_n_82\,
      P(25) => \buff2_reg__0_n_83\,
      P(24) => \buff2_reg__0_n_84\,
      P(23) => \buff2_reg__0_n_85\,
      P(22) => \buff2_reg__0_n_86\,
      P(21) => \buff2_reg__0_n_87\,
      P(20) => \buff2_reg__0_n_88\,
      P(19) => \buff2_reg__0_n_89\,
      P(18) => \buff2_reg__0_n_90\,
      P(17) => \buff2_reg__0_n_91\,
      P(16) => \buff2_reg__0_n_92\,
      P(15) => \buff2_reg__0_n_93\,
      P(14) => \buff2_reg__0_n_94\,
      P(13) => \buff2_reg__0_n_95\,
      P(12) => \buff2_reg__0_n_96\,
      P(11) => \buff2_reg__0_n_97\,
      P(10) => \buff2_reg__0_n_98\,
      P(9) => \buff2_reg__0_n_99\,
      P(8) => \buff2_reg__0_n_100\,
      P(7) => \buff2_reg__0_n_101\,
      P(6) => \buff2_reg__0_n_102\,
      P(5) => \buff2_reg__0_n_103\,
      P(4) => \buff2_reg__0_n_104\,
      P(3) => \buff2_reg__0_n_105\,
      P(2) => \buff2_reg__0_n_106\,
      P(1) => \buff2_reg__0_n_107\,
      P(0) => \buff2_reg__0_n_108\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_109\,
      PCIN(46) => \buff1_reg__0_n_110\,
      PCIN(45) => \buff1_reg__0_n_111\,
      PCIN(44) => \buff1_reg__0_n_112\,
      PCIN(43) => \buff1_reg__0_n_113\,
      PCIN(42) => \buff1_reg__0_n_114\,
      PCIN(41) => \buff1_reg__0_n_115\,
      PCIN(40) => \buff1_reg__0_n_116\,
      PCIN(39) => \buff1_reg__0_n_117\,
      PCIN(38) => \buff1_reg__0_n_118\,
      PCIN(37) => \buff1_reg__0_n_119\,
      PCIN(36) => \buff1_reg__0_n_120\,
      PCIN(35) => \buff1_reg__0_n_121\,
      PCIN(34) => \buff1_reg__0_n_122\,
      PCIN(33) => \buff1_reg__0_n_123\,
      PCIN(32) => \buff1_reg__0_n_124\,
      PCIN(31) => \buff1_reg__0_n_125\,
      PCIN(30) => \buff1_reg__0_n_126\,
      PCIN(29) => \buff1_reg__0_n_127\,
      PCIN(28) => \buff1_reg__0_n_128\,
      PCIN(27) => \buff1_reg__0_n_129\,
      PCIN(26) => \buff1_reg__0_n_130\,
      PCIN(25) => \buff1_reg__0_n_131\,
      PCIN(24) => \buff1_reg__0_n_132\,
      PCIN(23) => \buff1_reg__0_n_133\,
      PCIN(22) => \buff1_reg__0_n_134\,
      PCIN(21) => \buff1_reg__0_n_135\,
      PCIN(20) => \buff1_reg__0_n_136\,
      PCIN(19) => \buff1_reg__0_n_137\,
      PCIN(18) => \buff1_reg__0_n_138\,
      PCIN(17) => \buff1_reg__0_n_139\,
      PCIN(16) => \buff1_reg__0_n_140\,
      PCIN(15) => \buff1_reg__0_n_141\,
      PCIN(14) => \buff1_reg__0_n_142\,
      PCIN(13) => \buff1_reg__0_n_143\,
      PCIN(12) => \buff1_reg__0_n_144\,
      PCIN(11) => \buff1_reg__0_n_145\,
      PCIN(10) => \buff1_reg__0_n_146\,
      PCIN(9) => \buff1_reg__0_n_147\,
      PCIN(8) => \buff1_reg__0_n_148\,
      PCIN(7) => \buff1_reg__0_n_149\,
      PCIN(6) => \buff1_reg__0_n_150\,
      PCIN(5) => \buff1_reg__0_n_151\,
      PCIN(4) => \buff1_reg__0_n_152\,
      PCIN(3) => \buff1_reg__0_n_153\,
      PCIN(2) => \buff1_reg__0_n_154\,
      PCIN(1) => \buff1_reg__0_n_155\,
      PCIN(0) => \buff1_reg__0_n_156\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_108\,
      Q => \tmp_3_reg_137_reg[21]\(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_98\,
      Q => \tmp_3_reg_137_reg[21]\(10),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \tmp_3_reg_137_reg[0]__0\
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_97\,
      Q => \tmp_3_reg_137_reg[21]\(11),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \tmp_3_reg_137_reg[1]__0\
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_96\,
      Q => \tmp_3_reg_137_reg[21]\(12),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \tmp_3_reg_137_reg[2]__0\
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_95\,
      Q => \tmp_3_reg_137_reg[21]\(13),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \tmp_3_reg_137_reg[3]__0\
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_94\,
      Q => \tmp_3_reg_137_reg[21]\(14),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \tmp_3_reg_137_reg[4]__0\
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \tmp_3_reg_137_reg[5]__0\
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \tmp_3_reg_137_reg[6]__0\
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_107\,
      Q => \tmp_3_reg_137_reg[21]\(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_106\,
      Q => \tmp_3_reg_137_reg[21]\(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_105\,
      Q => \tmp_3_reg_137_reg[21]\(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_104\,
      Q => \tmp_3_reg_137_reg[21]\(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_103\,
      Q => \tmp_3_reg_137_reg[21]\(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_102\,
      Q => \tmp_3_reg_137_reg[21]\(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_101\,
      Q => \tmp_3_reg_137_reg[21]\(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_100\,
      Q => \tmp_3_reg_137_reg[21]\(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_99\,
      Q => \tmp_3_reg_137_reg[21]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_23 is
  port (
    \tmp_3_reg_137_reg[6]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[5]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[4]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[3]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[2]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[1]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[0]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_23 : entity is "cnn_fc_i50_o10_mubkb_MulnS_0";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_23;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_23 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_154 : STD_LOGIC;
  signal buff0_reg_n_155 : STD_LOGIC;
  signal buff0_reg_n_156 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_54 : STD_LOGIC;
  signal buff0_reg_n_55 : STD_LOGIC;
  signal buff0_reg_n_56 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff1_reg__0_n_154\ : STD_LOGIC;
  signal \buff1_reg__0_n_155\ : STD_LOGIC;
  signal \buff1_reg__0_n_156\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_760/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[16]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(17),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(18),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(19),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(20),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(21),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(22),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(23),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(24),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(25),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(26),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(27),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(28),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(29),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(30),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(31),
      Q => a_reg0(31),
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_27,
      ACOUT(28) => buff0_reg_n_28,
      ACOUT(27) => buff0_reg_n_29,
      ACOUT(26) => buff0_reg_n_30,
      ACOUT(25) => buff0_reg_n_31,
      ACOUT(24) => buff0_reg_n_32,
      ACOUT(23) => buff0_reg_n_33,
      ACOUT(22) => buff0_reg_n_34,
      ACOUT(21) => buff0_reg_n_35,
      ACOUT(20) => buff0_reg_n_36,
      ACOUT(19) => buff0_reg_n_37,
      ACOUT(18) => buff0_reg_n_38,
      ACOUT(17) => buff0_reg_n_39,
      ACOUT(16) => buff0_reg_n_40,
      ACOUT(15) => buff0_reg_n_41,
      ACOUT(14) => buff0_reg_n_42,
      ACOUT(13) => buff0_reg_n_43,
      ACOUT(12) => buff0_reg_n_44,
      ACOUT(11) => buff0_reg_n_45,
      ACOUT(10) => buff0_reg_n_46,
      ACOUT(9) => buff0_reg_n_47,
      ACOUT(8) => buff0_reg_n_48,
      ACOUT(7) => buff0_reg_n_49,
      ACOUT(6) => buff0_reg_n_50,
      ACOUT(5) => buff0_reg_n_51,
      ACOUT(4) => buff0_reg_n_52,
      ACOUT(3) => buff0_reg_n_53,
      ACOUT(2) => buff0_reg_n_54,
      ACOUT(1) => buff0_reg_n_55,
      ACOUT(0) => buff0_reg_n_56,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => in0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_66_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_61,
      P(46) => buff0_reg_n_62,
      P(45) => buff0_reg_n_63,
      P(44) => buff0_reg_n_64,
      P(43) => buff0_reg_n_65,
      P(42) => buff0_reg_n_66,
      P(41) => buff0_reg_n_67,
      P(40) => buff0_reg_n_68,
      P(39) => buff0_reg_n_69,
      P(38) => buff0_reg_n_70,
      P(37) => buff0_reg_n_71,
      P(36) => buff0_reg_n_72,
      P(35) => buff0_reg_n_73,
      P(34) => buff0_reg_n_74,
      P(33) => buff0_reg_n_75,
      P(32) => buff0_reg_n_76,
      P(31) => buff0_reg_n_77,
      P(30) => buff0_reg_n_78,
      P(29) => buff0_reg_n_79,
      P(28) => buff0_reg_n_80,
      P(27) => buff0_reg_n_81,
      P(26) => buff0_reg_n_82,
      P(25) => buff0_reg_n_83,
      P(24) => buff0_reg_n_84,
      P(23) => buff0_reg_n_85,
      P(22) => buff0_reg_n_86,
      P(21) => buff0_reg_n_87,
      P(20) => buff0_reg_n_88,
      P(19) => buff0_reg_n_89,
      P(18) => buff0_reg_n_90,
      P(17) => buff0_reg_n_91,
      P(16) => buff0_reg_n_92,
      P(15) => buff0_reg_n_93,
      P(14) => buff0_reg_n_94,
      P(13) => buff0_reg_n_95,
      P(12) => buff0_reg_n_96,
      P(11) => buff0_reg_n_97,
      P(10) => buff0_reg_n_98,
      P(9) => buff0_reg_n_99,
      P(8) => buff0_reg_n_100,
      P(7) => buff0_reg_n_101,
      P(6) => buff0_reg_n_102,
      P(5) => buff0_reg_n_103,
      P(4) => buff0_reg_n_104,
      P(3) => buff0_reg_n_105,
      P(2) => buff0_reg_n_106,
      P(1) => buff0_reg_n_107,
      P(0) => buff0_reg_n_108,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_109,
      PCOUT(46) => buff0_reg_n_110,
      PCOUT(45) => buff0_reg_n_111,
      PCOUT(44) => buff0_reg_n_112,
      PCOUT(43) => buff0_reg_n_113,
      PCOUT(42) => buff0_reg_n_114,
      PCOUT(41) => buff0_reg_n_115,
      PCOUT(40) => buff0_reg_n_116,
      PCOUT(39) => buff0_reg_n_117,
      PCOUT(38) => buff0_reg_n_118,
      PCOUT(37) => buff0_reg_n_119,
      PCOUT(36) => buff0_reg_n_120,
      PCOUT(35) => buff0_reg_n_121,
      PCOUT(34) => buff0_reg_n_122,
      PCOUT(33) => buff0_reg_n_123,
      PCOUT(32) => buff0_reg_n_124,
      PCOUT(31) => buff0_reg_n_125,
      PCOUT(30) => buff0_reg_n_126,
      PCOUT(29) => buff0_reg_n_127,
      PCOUT(28) => buff0_reg_n_128,
      PCOUT(27) => buff0_reg_n_129,
      PCOUT(26) => buff0_reg_n_130,
      PCOUT(25) => buff0_reg_n_131,
      PCOUT(24) => buff0_reg_n_132,
      PCOUT(23) => buff0_reg_n_133,
      PCOUT(22) => buff0_reg_n_134,
      PCOUT(21) => buff0_reg_n_135,
      PCOUT(20) => buff0_reg_n_136,
      PCOUT(19) => buff0_reg_n_137,
      PCOUT(18) => buff0_reg_n_138,
      PCOUT(17) => buff0_reg_n_139,
      PCOUT(16) => buff0_reg_n_140,
      PCOUT(15) => buff0_reg_n_141,
      PCOUT(14) => buff0_reg_n_142,
      PCOUT(13) => buff0_reg_n_143,
      PCOUT(12) => buff0_reg_n_144,
      PCOUT(11) => buff0_reg_n_145,
      PCOUT(10) => buff0_reg_n_146,
      PCOUT(9) => buff0_reg_n_147,
      PCOUT(8) => buff0_reg_n_148,
      PCOUT(7) => buff0_reg_n_149,
      PCOUT(6) => buff0_reg_n_150,
      PCOUT(5) => buff0_reg_n_151,
      PCOUT(4) => buff0_reg_n_152,
      PCOUT(3) => buff0_reg_n_153,
      PCOUT(2) => buff0_reg_n_154,
      PCOUT(1) => buff0_reg_n_155,
      PCOUT(0) => buff0_reg_n_156,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_27,
      ACIN(28) => buff0_reg_n_28,
      ACIN(27) => buff0_reg_n_29,
      ACIN(26) => buff0_reg_n_30,
      ACIN(25) => buff0_reg_n_31,
      ACIN(24) => buff0_reg_n_32,
      ACIN(23) => buff0_reg_n_33,
      ACIN(22) => buff0_reg_n_34,
      ACIN(21) => buff0_reg_n_35,
      ACIN(20) => buff0_reg_n_36,
      ACIN(19) => buff0_reg_n_37,
      ACIN(18) => buff0_reg_n_38,
      ACIN(17) => buff0_reg_n_39,
      ACIN(16) => buff0_reg_n_40,
      ACIN(15) => buff0_reg_n_41,
      ACIN(14) => buff0_reg_n_42,
      ACIN(13) => buff0_reg_n_43,
      ACIN(12) => buff0_reg_n_44,
      ACIN(11) => buff0_reg_n_45,
      ACIN(10) => buff0_reg_n_46,
      ACIN(9) => buff0_reg_n_47,
      ACIN(8) => buff0_reg_n_48,
      ACIN(7) => buff0_reg_n_49,
      ACIN(6) => buff0_reg_n_50,
      ACIN(5) => buff0_reg_n_51,
      ACIN(4) => buff0_reg_n_52,
      ACIN(3) => buff0_reg_n_53,
      ACIN(2) => buff0_reg_n_54,
      ACIN(1) => buff0_reg_n_55,
      ACIN(0) => buff0_reg_n_56,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => in0(31),
      B(16) => in0(31),
      B(15) => in0(31),
      B(14 downto 0) => in0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => p_66_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_109,
      PCIN(46) => buff0_reg_n_110,
      PCIN(45) => buff0_reg_n_111,
      PCIN(44) => buff0_reg_n_112,
      PCIN(43) => buff0_reg_n_113,
      PCIN(42) => buff0_reg_n_114,
      PCIN(41) => buff0_reg_n_115,
      PCIN(40) => buff0_reg_n_116,
      PCIN(39) => buff0_reg_n_117,
      PCIN(38) => buff0_reg_n_118,
      PCIN(37) => buff0_reg_n_119,
      PCIN(36) => buff0_reg_n_120,
      PCIN(35) => buff0_reg_n_121,
      PCIN(34) => buff0_reg_n_122,
      PCIN(33) => buff0_reg_n_123,
      PCIN(32) => buff0_reg_n_124,
      PCIN(31) => buff0_reg_n_125,
      PCIN(30) => buff0_reg_n_126,
      PCIN(29) => buff0_reg_n_127,
      PCIN(28) => buff0_reg_n_128,
      PCIN(27) => buff0_reg_n_129,
      PCIN(26) => buff0_reg_n_130,
      PCIN(25) => buff0_reg_n_131,
      PCIN(24) => buff0_reg_n_132,
      PCIN(23) => buff0_reg_n_133,
      PCIN(22) => buff0_reg_n_134,
      PCIN(21) => buff0_reg_n_135,
      PCIN(20) => buff0_reg_n_136,
      PCIN(19) => buff0_reg_n_137,
      PCIN(18) => buff0_reg_n_138,
      PCIN(17) => buff0_reg_n_139,
      PCIN(16) => buff0_reg_n_140,
      PCIN(15) => buff0_reg_n_141,
      PCIN(14) => buff0_reg_n_142,
      PCIN(13) => buff0_reg_n_143,
      PCIN(12) => buff0_reg_n_144,
      PCIN(11) => buff0_reg_n_145,
      PCIN(10) => buff0_reg_n_146,
      PCIN(9) => buff0_reg_n_147,
      PCIN(8) => buff0_reg_n_148,
      PCIN(7) => buff0_reg_n_149,
      PCIN(6) => buff0_reg_n_150,
      PCIN(5) => buff0_reg_n_151,
      PCIN(4) => buff0_reg_n_152,
      PCIN(3) => buff0_reg_n_153,
      PCIN(2) => buff0_reg_n_154,
      PCIN(1) => buff0_reg_n_155,
      PCIN(0) => buff0_reg_n_156,
      PCOUT(47) => \buff1_reg__0_n_109\,
      PCOUT(46) => \buff1_reg__0_n_110\,
      PCOUT(45) => \buff1_reg__0_n_111\,
      PCOUT(44) => \buff1_reg__0_n_112\,
      PCOUT(43) => \buff1_reg__0_n_113\,
      PCOUT(42) => \buff1_reg__0_n_114\,
      PCOUT(41) => \buff1_reg__0_n_115\,
      PCOUT(40) => \buff1_reg__0_n_116\,
      PCOUT(39) => \buff1_reg__0_n_117\,
      PCOUT(38) => \buff1_reg__0_n_118\,
      PCOUT(37) => \buff1_reg__0_n_119\,
      PCOUT(36) => \buff1_reg__0_n_120\,
      PCOUT(35) => \buff1_reg__0_n_121\,
      PCOUT(34) => \buff1_reg__0_n_122\,
      PCOUT(33) => \buff1_reg__0_n_123\,
      PCOUT(32) => \buff1_reg__0_n_124\,
      PCOUT(31) => \buff1_reg__0_n_125\,
      PCOUT(30) => \buff1_reg__0_n_126\,
      PCOUT(29) => \buff1_reg__0_n_127\,
      PCOUT(28) => \buff1_reg__0_n_128\,
      PCOUT(27) => \buff1_reg__0_n_129\,
      PCOUT(26) => \buff1_reg__0_n_130\,
      PCOUT(25) => \buff1_reg__0_n_131\,
      PCOUT(24) => \buff1_reg__0_n_132\,
      PCOUT(23) => \buff1_reg__0_n_133\,
      PCOUT(22) => \buff1_reg__0_n_134\,
      PCOUT(21) => \buff1_reg__0_n_135\,
      PCOUT(20) => \buff1_reg__0_n_136\,
      PCOUT(19) => \buff1_reg__0_n_137\,
      PCOUT(18) => \buff1_reg__0_n_138\,
      PCOUT(17) => \buff1_reg__0_n_139\,
      PCOUT(16) => \buff1_reg__0_n_140\,
      PCOUT(15) => \buff1_reg__0_n_141\,
      PCOUT(14) => \buff1_reg__0_n_142\,
      PCOUT(13) => \buff1_reg__0_n_143\,
      PCOUT(12) => \buff1_reg__0_n_144\,
      PCOUT(11) => \buff1_reg__0_n_145\,
      PCOUT(10) => \buff1_reg__0_n_146\,
      PCOUT(9) => \buff1_reg__0_n_147\,
      PCOUT(8) => \buff1_reg__0_n_148\,
      PCOUT(7) => \buff1_reg__0_n_149\,
      PCOUT(6) => \buff1_reg__0_n_150\,
      PCOUT(5) => \buff1_reg__0_n_151\,
      PCOUT(4) => \buff1_reg__0_n_152\,
      PCOUT(3) => \buff1_reg__0_n_153\,
      PCOUT(2) => \buff1_reg__0_n_154\,
      PCOUT(1) => \buff1_reg__0_n_155\,
      PCOUT(0) => \buff1_reg__0_n_156\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => in0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(31),
      B(16) => a_reg0(31),
      B(15) => a_reg0(31),
      B(14 downto 0) => a_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_66_in,
      CEA2 => p_66_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => p_66_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_61\,
      P(46) => \buff2_reg__0_n_62\,
      P(45) => \buff2_reg__0_n_63\,
      P(44) => \buff2_reg__0_n_64\,
      P(43) => \buff2_reg__0_n_65\,
      P(42) => \buff2_reg__0_n_66\,
      P(41) => \buff2_reg__0_n_67\,
      P(40) => \buff2_reg__0_n_68\,
      P(39) => \buff2_reg__0_n_69\,
      P(38) => \buff2_reg__0_n_70\,
      P(37) => \buff2_reg__0_n_71\,
      P(36) => \buff2_reg__0_n_72\,
      P(35) => \buff2_reg__0_n_73\,
      P(34) => \buff2_reg__0_n_74\,
      P(33) => \buff2_reg__0_n_75\,
      P(32) => \buff2_reg__0_n_76\,
      P(31) => \buff2_reg__0_n_77\,
      P(30) => \buff2_reg__0_n_78\,
      P(29) => \buff2_reg__0_n_79\,
      P(28) => \buff2_reg__0_n_80\,
      P(27) => \buff2_reg__0_n_81\,
      P(26) => \buff2_reg__0_n_82\,
      P(25) => \buff2_reg__0_n_83\,
      P(24) => \buff2_reg__0_n_84\,
      P(23) => \buff2_reg__0_n_85\,
      P(22) => \buff2_reg__0_n_86\,
      P(21) => \buff2_reg__0_n_87\,
      P(20) => \buff2_reg__0_n_88\,
      P(19) => \buff2_reg__0_n_89\,
      P(18) => \buff2_reg__0_n_90\,
      P(17) => \buff2_reg__0_n_91\,
      P(16) => \buff2_reg__0_n_92\,
      P(15) => \buff2_reg__0_n_93\,
      P(14) => \buff2_reg__0_n_94\,
      P(13) => \buff2_reg__0_n_95\,
      P(12) => \buff2_reg__0_n_96\,
      P(11) => \buff2_reg__0_n_97\,
      P(10) => \buff2_reg__0_n_98\,
      P(9) => \buff2_reg__0_n_99\,
      P(8) => \buff2_reg__0_n_100\,
      P(7) => \buff2_reg__0_n_101\,
      P(6) => \buff2_reg__0_n_102\,
      P(5) => \buff2_reg__0_n_103\,
      P(4) => \buff2_reg__0_n_104\,
      P(3) => \buff2_reg__0_n_105\,
      P(2) => \buff2_reg__0_n_106\,
      P(1) => \buff2_reg__0_n_107\,
      P(0) => \buff2_reg__0_n_108\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_109\,
      PCIN(46) => \buff1_reg__0_n_110\,
      PCIN(45) => \buff1_reg__0_n_111\,
      PCIN(44) => \buff1_reg__0_n_112\,
      PCIN(43) => \buff1_reg__0_n_113\,
      PCIN(42) => \buff1_reg__0_n_114\,
      PCIN(41) => \buff1_reg__0_n_115\,
      PCIN(40) => \buff1_reg__0_n_116\,
      PCIN(39) => \buff1_reg__0_n_117\,
      PCIN(38) => \buff1_reg__0_n_118\,
      PCIN(37) => \buff1_reg__0_n_119\,
      PCIN(36) => \buff1_reg__0_n_120\,
      PCIN(35) => \buff1_reg__0_n_121\,
      PCIN(34) => \buff1_reg__0_n_122\,
      PCIN(33) => \buff1_reg__0_n_123\,
      PCIN(32) => \buff1_reg__0_n_124\,
      PCIN(31) => \buff1_reg__0_n_125\,
      PCIN(30) => \buff1_reg__0_n_126\,
      PCIN(29) => \buff1_reg__0_n_127\,
      PCIN(28) => \buff1_reg__0_n_128\,
      PCIN(27) => \buff1_reg__0_n_129\,
      PCIN(26) => \buff1_reg__0_n_130\,
      PCIN(25) => \buff1_reg__0_n_131\,
      PCIN(24) => \buff1_reg__0_n_132\,
      PCIN(23) => \buff1_reg__0_n_133\,
      PCIN(22) => \buff1_reg__0_n_134\,
      PCIN(21) => \buff1_reg__0_n_135\,
      PCIN(20) => \buff1_reg__0_n_136\,
      PCIN(19) => \buff1_reg__0_n_137\,
      PCIN(18) => \buff1_reg__0_n_138\,
      PCIN(17) => \buff1_reg__0_n_139\,
      PCIN(16) => \buff1_reg__0_n_140\,
      PCIN(15) => \buff1_reg__0_n_141\,
      PCIN(14) => \buff1_reg__0_n_142\,
      PCIN(13) => \buff1_reg__0_n_143\,
      PCIN(12) => \buff1_reg__0_n_144\,
      PCIN(11) => \buff1_reg__0_n_145\,
      PCIN(10) => \buff1_reg__0_n_146\,
      PCIN(9) => \buff1_reg__0_n_147\,
      PCIN(8) => \buff1_reg__0_n_148\,
      PCIN(7) => \buff1_reg__0_n_149\,
      PCIN(6) => \buff1_reg__0_n_150\,
      PCIN(5) => \buff1_reg__0_n_151\,
      PCIN(4) => \buff1_reg__0_n_152\,
      PCIN(3) => \buff1_reg__0_n_153\,
      PCIN(2) => \buff1_reg__0_n_154\,
      PCIN(1) => \buff1_reg__0_n_155\,
      PCIN(0) => \buff1_reg__0_n_156\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_108\,
      Q => \tmp_3_reg_137_reg[21]\(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_98\,
      Q => \tmp_3_reg_137_reg[21]\(10),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \tmp_3_reg_137_reg[0]__0\
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_97\,
      Q => \tmp_3_reg_137_reg[21]\(11),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \tmp_3_reg_137_reg[1]__0\
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_96\,
      Q => \tmp_3_reg_137_reg[21]\(12),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \tmp_3_reg_137_reg[2]__0\
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_95\,
      Q => \tmp_3_reg_137_reg[21]\(13),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \tmp_3_reg_137_reg[3]__0\
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_94\,
      Q => \tmp_3_reg_137_reg[21]\(14),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \tmp_3_reg_137_reg[4]__0\
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \tmp_3_reg_137_reg[5]__0\
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \tmp_3_reg_137_reg[6]__0\
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_107\,
      Q => \tmp_3_reg_137_reg[21]\(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_106\,
      Q => \tmp_3_reg_137_reg[21]\(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_105\,
      Q => \tmp_3_reg_137_reg[21]\(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_104\,
      Q => \tmp_3_reg_137_reg[21]\(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_103\,
      Q => \tmp_3_reg_137_reg[21]\(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_102\,
      Q => \tmp_3_reg_137_reg[21]\(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_101\,
      Q => \tmp_3_reg_137_reg[21]\(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_100\,
      Q => \tmp_3_reg_137_reg[21]\(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_99\,
      Q => \tmp_3_reg_137_reg[21]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_25 is
  port (
    \tmp_3_reg_137_reg[6]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[5]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[4]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[3]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[2]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[1]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[0]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_25 : entity is "cnn_fc_i50_o10_mubkb_MulnS_0";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_25;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_25 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_154 : STD_LOGIC;
  signal buff0_reg_n_155 : STD_LOGIC;
  signal buff0_reg_n_156 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_54 : STD_LOGIC;
  signal buff0_reg_n_55 : STD_LOGIC;
  signal buff0_reg_n_56 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff1_reg__0_n_154\ : STD_LOGIC;
  signal \buff1_reg__0_n_155\ : STD_LOGIC;
  signal \buff1_reg__0_n_156\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_753/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[16]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(17),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(18),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(19),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(20),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(21),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(22),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(23),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(24),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(25),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(26),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(27),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(28),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(29),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(30),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => Q(31),
      Q => a_reg0(31),
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_27,
      ACOUT(28) => buff0_reg_n_28,
      ACOUT(27) => buff0_reg_n_29,
      ACOUT(26) => buff0_reg_n_30,
      ACOUT(25) => buff0_reg_n_31,
      ACOUT(24) => buff0_reg_n_32,
      ACOUT(23) => buff0_reg_n_33,
      ACOUT(22) => buff0_reg_n_34,
      ACOUT(21) => buff0_reg_n_35,
      ACOUT(20) => buff0_reg_n_36,
      ACOUT(19) => buff0_reg_n_37,
      ACOUT(18) => buff0_reg_n_38,
      ACOUT(17) => buff0_reg_n_39,
      ACOUT(16) => buff0_reg_n_40,
      ACOUT(15) => buff0_reg_n_41,
      ACOUT(14) => buff0_reg_n_42,
      ACOUT(13) => buff0_reg_n_43,
      ACOUT(12) => buff0_reg_n_44,
      ACOUT(11) => buff0_reg_n_45,
      ACOUT(10) => buff0_reg_n_46,
      ACOUT(9) => buff0_reg_n_47,
      ACOUT(8) => buff0_reg_n_48,
      ACOUT(7) => buff0_reg_n_49,
      ACOUT(6) => buff0_reg_n_50,
      ACOUT(5) => buff0_reg_n_51,
      ACOUT(4) => buff0_reg_n_52,
      ACOUT(3) => buff0_reg_n_53,
      ACOUT(2) => buff0_reg_n_54,
      ACOUT(1) => buff0_reg_n_55,
      ACOUT(0) => buff0_reg_n_56,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => in0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_66_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_61,
      P(46) => buff0_reg_n_62,
      P(45) => buff0_reg_n_63,
      P(44) => buff0_reg_n_64,
      P(43) => buff0_reg_n_65,
      P(42) => buff0_reg_n_66,
      P(41) => buff0_reg_n_67,
      P(40) => buff0_reg_n_68,
      P(39) => buff0_reg_n_69,
      P(38) => buff0_reg_n_70,
      P(37) => buff0_reg_n_71,
      P(36) => buff0_reg_n_72,
      P(35) => buff0_reg_n_73,
      P(34) => buff0_reg_n_74,
      P(33) => buff0_reg_n_75,
      P(32) => buff0_reg_n_76,
      P(31) => buff0_reg_n_77,
      P(30) => buff0_reg_n_78,
      P(29) => buff0_reg_n_79,
      P(28) => buff0_reg_n_80,
      P(27) => buff0_reg_n_81,
      P(26) => buff0_reg_n_82,
      P(25) => buff0_reg_n_83,
      P(24) => buff0_reg_n_84,
      P(23) => buff0_reg_n_85,
      P(22) => buff0_reg_n_86,
      P(21) => buff0_reg_n_87,
      P(20) => buff0_reg_n_88,
      P(19) => buff0_reg_n_89,
      P(18) => buff0_reg_n_90,
      P(17) => buff0_reg_n_91,
      P(16) => buff0_reg_n_92,
      P(15) => buff0_reg_n_93,
      P(14) => buff0_reg_n_94,
      P(13) => buff0_reg_n_95,
      P(12) => buff0_reg_n_96,
      P(11) => buff0_reg_n_97,
      P(10) => buff0_reg_n_98,
      P(9) => buff0_reg_n_99,
      P(8) => buff0_reg_n_100,
      P(7) => buff0_reg_n_101,
      P(6) => buff0_reg_n_102,
      P(5) => buff0_reg_n_103,
      P(4) => buff0_reg_n_104,
      P(3) => buff0_reg_n_105,
      P(2) => buff0_reg_n_106,
      P(1) => buff0_reg_n_107,
      P(0) => buff0_reg_n_108,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_109,
      PCOUT(46) => buff0_reg_n_110,
      PCOUT(45) => buff0_reg_n_111,
      PCOUT(44) => buff0_reg_n_112,
      PCOUT(43) => buff0_reg_n_113,
      PCOUT(42) => buff0_reg_n_114,
      PCOUT(41) => buff0_reg_n_115,
      PCOUT(40) => buff0_reg_n_116,
      PCOUT(39) => buff0_reg_n_117,
      PCOUT(38) => buff0_reg_n_118,
      PCOUT(37) => buff0_reg_n_119,
      PCOUT(36) => buff0_reg_n_120,
      PCOUT(35) => buff0_reg_n_121,
      PCOUT(34) => buff0_reg_n_122,
      PCOUT(33) => buff0_reg_n_123,
      PCOUT(32) => buff0_reg_n_124,
      PCOUT(31) => buff0_reg_n_125,
      PCOUT(30) => buff0_reg_n_126,
      PCOUT(29) => buff0_reg_n_127,
      PCOUT(28) => buff0_reg_n_128,
      PCOUT(27) => buff0_reg_n_129,
      PCOUT(26) => buff0_reg_n_130,
      PCOUT(25) => buff0_reg_n_131,
      PCOUT(24) => buff0_reg_n_132,
      PCOUT(23) => buff0_reg_n_133,
      PCOUT(22) => buff0_reg_n_134,
      PCOUT(21) => buff0_reg_n_135,
      PCOUT(20) => buff0_reg_n_136,
      PCOUT(19) => buff0_reg_n_137,
      PCOUT(18) => buff0_reg_n_138,
      PCOUT(17) => buff0_reg_n_139,
      PCOUT(16) => buff0_reg_n_140,
      PCOUT(15) => buff0_reg_n_141,
      PCOUT(14) => buff0_reg_n_142,
      PCOUT(13) => buff0_reg_n_143,
      PCOUT(12) => buff0_reg_n_144,
      PCOUT(11) => buff0_reg_n_145,
      PCOUT(10) => buff0_reg_n_146,
      PCOUT(9) => buff0_reg_n_147,
      PCOUT(8) => buff0_reg_n_148,
      PCOUT(7) => buff0_reg_n_149,
      PCOUT(6) => buff0_reg_n_150,
      PCOUT(5) => buff0_reg_n_151,
      PCOUT(4) => buff0_reg_n_152,
      PCOUT(3) => buff0_reg_n_153,
      PCOUT(2) => buff0_reg_n_154,
      PCOUT(1) => buff0_reg_n_155,
      PCOUT(0) => buff0_reg_n_156,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_27,
      ACIN(28) => buff0_reg_n_28,
      ACIN(27) => buff0_reg_n_29,
      ACIN(26) => buff0_reg_n_30,
      ACIN(25) => buff0_reg_n_31,
      ACIN(24) => buff0_reg_n_32,
      ACIN(23) => buff0_reg_n_33,
      ACIN(22) => buff0_reg_n_34,
      ACIN(21) => buff0_reg_n_35,
      ACIN(20) => buff0_reg_n_36,
      ACIN(19) => buff0_reg_n_37,
      ACIN(18) => buff0_reg_n_38,
      ACIN(17) => buff0_reg_n_39,
      ACIN(16) => buff0_reg_n_40,
      ACIN(15) => buff0_reg_n_41,
      ACIN(14) => buff0_reg_n_42,
      ACIN(13) => buff0_reg_n_43,
      ACIN(12) => buff0_reg_n_44,
      ACIN(11) => buff0_reg_n_45,
      ACIN(10) => buff0_reg_n_46,
      ACIN(9) => buff0_reg_n_47,
      ACIN(8) => buff0_reg_n_48,
      ACIN(7) => buff0_reg_n_49,
      ACIN(6) => buff0_reg_n_50,
      ACIN(5) => buff0_reg_n_51,
      ACIN(4) => buff0_reg_n_52,
      ACIN(3) => buff0_reg_n_53,
      ACIN(2) => buff0_reg_n_54,
      ACIN(1) => buff0_reg_n_55,
      ACIN(0) => buff0_reg_n_56,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => in0(31),
      B(16) => in0(31),
      B(15) => in0(31),
      B(14 downto 0) => in0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => p_66_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_109,
      PCIN(46) => buff0_reg_n_110,
      PCIN(45) => buff0_reg_n_111,
      PCIN(44) => buff0_reg_n_112,
      PCIN(43) => buff0_reg_n_113,
      PCIN(42) => buff0_reg_n_114,
      PCIN(41) => buff0_reg_n_115,
      PCIN(40) => buff0_reg_n_116,
      PCIN(39) => buff0_reg_n_117,
      PCIN(38) => buff0_reg_n_118,
      PCIN(37) => buff0_reg_n_119,
      PCIN(36) => buff0_reg_n_120,
      PCIN(35) => buff0_reg_n_121,
      PCIN(34) => buff0_reg_n_122,
      PCIN(33) => buff0_reg_n_123,
      PCIN(32) => buff0_reg_n_124,
      PCIN(31) => buff0_reg_n_125,
      PCIN(30) => buff0_reg_n_126,
      PCIN(29) => buff0_reg_n_127,
      PCIN(28) => buff0_reg_n_128,
      PCIN(27) => buff0_reg_n_129,
      PCIN(26) => buff0_reg_n_130,
      PCIN(25) => buff0_reg_n_131,
      PCIN(24) => buff0_reg_n_132,
      PCIN(23) => buff0_reg_n_133,
      PCIN(22) => buff0_reg_n_134,
      PCIN(21) => buff0_reg_n_135,
      PCIN(20) => buff0_reg_n_136,
      PCIN(19) => buff0_reg_n_137,
      PCIN(18) => buff0_reg_n_138,
      PCIN(17) => buff0_reg_n_139,
      PCIN(16) => buff0_reg_n_140,
      PCIN(15) => buff0_reg_n_141,
      PCIN(14) => buff0_reg_n_142,
      PCIN(13) => buff0_reg_n_143,
      PCIN(12) => buff0_reg_n_144,
      PCIN(11) => buff0_reg_n_145,
      PCIN(10) => buff0_reg_n_146,
      PCIN(9) => buff0_reg_n_147,
      PCIN(8) => buff0_reg_n_148,
      PCIN(7) => buff0_reg_n_149,
      PCIN(6) => buff0_reg_n_150,
      PCIN(5) => buff0_reg_n_151,
      PCIN(4) => buff0_reg_n_152,
      PCIN(3) => buff0_reg_n_153,
      PCIN(2) => buff0_reg_n_154,
      PCIN(1) => buff0_reg_n_155,
      PCIN(0) => buff0_reg_n_156,
      PCOUT(47) => \buff1_reg__0_n_109\,
      PCOUT(46) => \buff1_reg__0_n_110\,
      PCOUT(45) => \buff1_reg__0_n_111\,
      PCOUT(44) => \buff1_reg__0_n_112\,
      PCOUT(43) => \buff1_reg__0_n_113\,
      PCOUT(42) => \buff1_reg__0_n_114\,
      PCOUT(41) => \buff1_reg__0_n_115\,
      PCOUT(40) => \buff1_reg__0_n_116\,
      PCOUT(39) => \buff1_reg__0_n_117\,
      PCOUT(38) => \buff1_reg__0_n_118\,
      PCOUT(37) => \buff1_reg__0_n_119\,
      PCOUT(36) => \buff1_reg__0_n_120\,
      PCOUT(35) => \buff1_reg__0_n_121\,
      PCOUT(34) => \buff1_reg__0_n_122\,
      PCOUT(33) => \buff1_reg__0_n_123\,
      PCOUT(32) => \buff1_reg__0_n_124\,
      PCOUT(31) => \buff1_reg__0_n_125\,
      PCOUT(30) => \buff1_reg__0_n_126\,
      PCOUT(29) => \buff1_reg__0_n_127\,
      PCOUT(28) => \buff1_reg__0_n_128\,
      PCOUT(27) => \buff1_reg__0_n_129\,
      PCOUT(26) => \buff1_reg__0_n_130\,
      PCOUT(25) => \buff1_reg__0_n_131\,
      PCOUT(24) => \buff1_reg__0_n_132\,
      PCOUT(23) => \buff1_reg__0_n_133\,
      PCOUT(22) => \buff1_reg__0_n_134\,
      PCOUT(21) => \buff1_reg__0_n_135\,
      PCOUT(20) => \buff1_reg__0_n_136\,
      PCOUT(19) => \buff1_reg__0_n_137\,
      PCOUT(18) => \buff1_reg__0_n_138\,
      PCOUT(17) => \buff1_reg__0_n_139\,
      PCOUT(16) => \buff1_reg__0_n_140\,
      PCOUT(15) => \buff1_reg__0_n_141\,
      PCOUT(14) => \buff1_reg__0_n_142\,
      PCOUT(13) => \buff1_reg__0_n_143\,
      PCOUT(12) => \buff1_reg__0_n_144\,
      PCOUT(11) => \buff1_reg__0_n_145\,
      PCOUT(10) => \buff1_reg__0_n_146\,
      PCOUT(9) => \buff1_reg__0_n_147\,
      PCOUT(8) => \buff1_reg__0_n_148\,
      PCOUT(7) => \buff1_reg__0_n_149\,
      PCOUT(6) => \buff1_reg__0_n_150\,
      PCOUT(5) => \buff1_reg__0_n_151\,
      PCOUT(4) => \buff1_reg__0_n_152\,
      PCOUT(3) => \buff1_reg__0_n_153\,
      PCOUT(2) => \buff1_reg__0_n_154\,
      PCOUT(1) => \buff1_reg__0_n_155\,
      PCOUT(0) => \buff1_reg__0_n_156\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => in0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(31),
      B(16) => a_reg0(31),
      B(15) => a_reg0(31),
      B(14 downto 0) => a_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => p_66_in,
      CEA2 => p_66_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_66_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_66_in,
      CEP => p_66_in,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_61\,
      P(46) => \buff2_reg__0_n_62\,
      P(45) => \buff2_reg__0_n_63\,
      P(44) => \buff2_reg__0_n_64\,
      P(43) => \buff2_reg__0_n_65\,
      P(42) => \buff2_reg__0_n_66\,
      P(41) => \buff2_reg__0_n_67\,
      P(40) => \buff2_reg__0_n_68\,
      P(39) => \buff2_reg__0_n_69\,
      P(38) => \buff2_reg__0_n_70\,
      P(37) => \buff2_reg__0_n_71\,
      P(36) => \buff2_reg__0_n_72\,
      P(35) => \buff2_reg__0_n_73\,
      P(34) => \buff2_reg__0_n_74\,
      P(33) => \buff2_reg__0_n_75\,
      P(32) => \buff2_reg__0_n_76\,
      P(31) => \buff2_reg__0_n_77\,
      P(30) => \buff2_reg__0_n_78\,
      P(29) => \buff2_reg__0_n_79\,
      P(28) => \buff2_reg__0_n_80\,
      P(27) => \buff2_reg__0_n_81\,
      P(26) => \buff2_reg__0_n_82\,
      P(25) => \buff2_reg__0_n_83\,
      P(24) => \buff2_reg__0_n_84\,
      P(23) => \buff2_reg__0_n_85\,
      P(22) => \buff2_reg__0_n_86\,
      P(21) => \buff2_reg__0_n_87\,
      P(20) => \buff2_reg__0_n_88\,
      P(19) => \buff2_reg__0_n_89\,
      P(18) => \buff2_reg__0_n_90\,
      P(17) => \buff2_reg__0_n_91\,
      P(16) => \buff2_reg__0_n_92\,
      P(15) => \buff2_reg__0_n_93\,
      P(14) => \buff2_reg__0_n_94\,
      P(13) => \buff2_reg__0_n_95\,
      P(12) => \buff2_reg__0_n_96\,
      P(11) => \buff2_reg__0_n_97\,
      P(10) => \buff2_reg__0_n_98\,
      P(9) => \buff2_reg__0_n_99\,
      P(8) => \buff2_reg__0_n_100\,
      P(7) => \buff2_reg__0_n_101\,
      P(6) => \buff2_reg__0_n_102\,
      P(5) => \buff2_reg__0_n_103\,
      P(4) => \buff2_reg__0_n_104\,
      P(3) => \buff2_reg__0_n_105\,
      P(2) => \buff2_reg__0_n_106\,
      P(1) => \buff2_reg__0_n_107\,
      P(0) => \buff2_reg__0_n_108\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_109\,
      PCIN(46) => \buff1_reg__0_n_110\,
      PCIN(45) => \buff1_reg__0_n_111\,
      PCIN(44) => \buff1_reg__0_n_112\,
      PCIN(43) => \buff1_reg__0_n_113\,
      PCIN(42) => \buff1_reg__0_n_114\,
      PCIN(41) => \buff1_reg__0_n_115\,
      PCIN(40) => \buff1_reg__0_n_116\,
      PCIN(39) => \buff1_reg__0_n_117\,
      PCIN(38) => \buff1_reg__0_n_118\,
      PCIN(37) => \buff1_reg__0_n_119\,
      PCIN(36) => \buff1_reg__0_n_120\,
      PCIN(35) => \buff1_reg__0_n_121\,
      PCIN(34) => \buff1_reg__0_n_122\,
      PCIN(33) => \buff1_reg__0_n_123\,
      PCIN(32) => \buff1_reg__0_n_124\,
      PCIN(31) => \buff1_reg__0_n_125\,
      PCIN(30) => \buff1_reg__0_n_126\,
      PCIN(29) => \buff1_reg__0_n_127\,
      PCIN(28) => \buff1_reg__0_n_128\,
      PCIN(27) => \buff1_reg__0_n_129\,
      PCIN(26) => \buff1_reg__0_n_130\,
      PCIN(25) => \buff1_reg__0_n_131\,
      PCIN(24) => \buff1_reg__0_n_132\,
      PCIN(23) => \buff1_reg__0_n_133\,
      PCIN(22) => \buff1_reg__0_n_134\,
      PCIN(21) => \buff1_reg__0_n_135\,
      PCIN(20) => \buff1_reg__0_n_136\,
      PCIN(19) => \buff1_reg__0_n_137\,
      PCIN(18) => \buff1_reg__0_n_138\,
      PCIN(17) => \buff1_reg__0_n_139\,
      PCIN(16) => \buff1_reg__0_n_140\,
      PCIN(15) => \buff1_reg__0_n_141\,
      PCIN(14) => \buff1_reg__0_n_142\,
      PCIN(13) => \buff1_reg__0_n_143\,
      PCIN(12) => \buff1_reg__0_n_144\,
      PCIN(11) => \buff1_reg__0_n_145\,
      PCIN(10) => \buff1_reg__0_n_146\,
      PCIN(9) => \buff1_reg__0_n_147\,
      PCIN(8) => \buff1_reg__0_n_148\,
      PCIN(7) => \buff1_reg__0_n_149\,
      PCIN(6) => \buff1_reg__0_n_150\,
      PCIN(5) => \buff1_reg__0_n_151\,
      PCIN(4) => \buff1_reg__0_n_152\,
      PCIN(3) => \buff1_reg__0_n_153\,
      PCIN(2) => \buff1_reg__0_n_154\,
      PCIN(1) => \buff1_reg__0_n_155\,
      PCIN(0) => \buff1_reg__0_n_156\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_108\,
      Q => \tmp_3_reg_137_reg[21]\(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_98\,
      Q => \tmp_3_reg_137_reg[21]\(10),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \tmp_3_reg_137_reg[0]__0\
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_97\,
      Q => \tmp_3_reg_137_reg[21]\(11),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \tmp_3_reg_137_reg[1]__0\
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_96\,
      Q => \tmp_3_reg_137_reg[21]\(12),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \tmp_3_reg_137_reg[2]__0\
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_95\,
      Q => \tmp_3_reg_137_reg[21]\(13),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \tmp_3_reg_137_reg[3]__0\
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_94\,
      Q => \tmp_3_reg_137_reg[21]\(14),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \tmp_3_reg_137_reg[4]__0\
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \tmp_3_reg_137_reg[5]__0\
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \tmp_3_reg_137_reg[6]__0\
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_107\,
      Q => \tmp_3_reg_137_reg[21]\(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_106\,
      Q => \tmp_3_reg_137_reg[21]\(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_105\,
      Q => \tmp_3_reg_137_reg[21]\(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_104\,
      Q => \tmp_3_reg_137_reg[21]\(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_103\,
      Q => \tmp_3_reg_137_reg[21]\(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_102\,
      Q => \tmp_3_reg_137_reg[21]\(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_101\,
      Q => \tmp_3_reg_137_reg[21]\(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_100\,
      Q => \tmp_3_reg_137_reg[21]\(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \buff2_reg__0_n_99\,
      Q => \tmp_3_reg_137_reg[21]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_27 is
  port (
    \buff1_reg__0_0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[6]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[5]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[4]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[3]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[2]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[1]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[0]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp2_iter1 : in STD_LOGIC;
    \exitcond3_reg_1800_reg[0]\ : in STD_LOGIC;
    \inStream_V_data_V_0_state_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_27 : entity is "cnn_fc_i50_o10_mubkb_MulnS_0";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_27;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_27 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_106 : STD_LOGIC;
  signal buff0_reg_n_107 : STD_LOGIC;
  signal buff0_reg_n_108 : STD_LOGIC;
  signal buff0_reg_n_109 : STD_LOGIC;
  signal buff0_reg_n_110 : STD_LOGIC;
  signal buff0_reg_n_111 : STD_LOGIC;
  signal buff0_reg_n_112 : STD_LOGIC;
  signal buff0_reg_n_113 : STD_LOGIC;
  signal buff0_reg_n_114 : STD_LOGIC;
  signal buff0_reg_n_115 : STD_LOGIC;
  signal buff0_reg_n_116 : STD_LOGIC;
  signal buff0_reg_n_117 : STD_LOGIC;
  signal buff0_reg_n_118 : STD_LOGIC;
  signal buff0_reg_n_119 : STD_LOGIC;
  signal buff0_reg_n_120 : STD_LOGIC;
  signal buff0_reg_n_121 : STD_LOGIC;
  signal buff0_reg_n_122 : STD_LOGIC;
  signal buff0_reg_n_123 : STD_LOGIC;
  signal buff0_reg_n_124 : STD_LOGIC;
  signal buff0_reg_n_125 : STD_LOGIC;
  signal buff0_reg_n_126 : STD_LOGIC;
  signal buff0_reg_n_127 : STD_LOGIC;
  signal buff0_reg_n_128 : STD_LOGIC;
  signal buff0_reg_n_129 : STD_LOGIC;
  signal buff0_reg_n_130 : STD_LOGIC;
  signal buff0_reg_n_131 : STD_LOGIC;
  signal buff0_reg_n_132 : STD_LOGIC;
  signal buff0_reg_n_133 : STD_LOGIC;
  signal buff0_reg_n_134 : STD_LOGIC;
  signal buff0_reg_n_135 : STD_LOGIC;
  signal buff0_reg_n_136 : STD_LOGIC;
  signal buff0_reg_n_137 : STD_LOGIC;
  signal buff0_reg_n_138 : STD_LOGIC;
  signal buff0_reg_n_139 : STD_LOGIC;
  signal buff0_reg_n_140 : STD_LOGIC;
  signal buff0_reg_n_141 : STD_LOGIC;
  signal buff0_reg_n_142 : STD_LOGIC;
  signal buff0_reg_n_143 : STD_LOGIC;
  signal buff0_reg_n_144 : STD_LOGIC;
  signal buff0_reg_n_145 : STD_LOGIC;
  signal buff0_reg_n_146 : STD_LOGIC;
  signal buff0_reg_n_147 : STD_LOGIC;
  signal buff0_reg_n_148 : STD_LOGIC;
  signal buff0_reg_n_149 : STD_LOGIC;
  signal buff0_reg_n_150 : STD_LOGIC;
  signal buff0_reg_n_151 : STD_LOGIC;
  signal buff0_reg_n_152 : STD_LOGIC;
  signal buff0_reg_n_153 : STD_LOGIC;
  signal buff0_reg_n_154 : STD_LOGIC;
  signal buff0_reg_n_155 : STD_LOGIC;
  signal buff0_reg_n_156 : STD_LOGIC;
  signal buff0_reg_n_27 : STD_LOGIC;
  signal buff0_reg_n_28 : STD_LOGIC;
  signal buff0_reg_n_29 : STD_LOGIC;
  signal buff0_reg_n_30 : STD_LOGIC;
  signal buff0_reg_n_31 : STD_LOGIC;
  signal buff0_reg_n_32 : STD_LOGIC;
  signal buff0_reg_n_33 : STD_LOGIC;
  signal buff0_reg_n_34 : STD_LOGIC;
  signal buff0_reg_n_35 : STD_LOGIC;
  signal buff0_reg_n_36 : STD_LOGIC;
  signal buff0_reg_n_37 : STD_LOGIC;
  signal buff0_reg_n_38 : STD_LOGIC;
  signal buff0_reg_n_39 : STD_LOGIC;
  signal buff0_reg_n_40 : STD_LOGIC;
  signal buff0_reg_n_41 : STD_LOGIC;
  signal buff0_reg_n_42 : STD_LOGIC;
  signal buff0_reg_n_43 : STD_LOGIC;
  signal buff0_reg_n_44 : STD_LOGIC;
  signal buff0_reg_n_45 : STD_LOGIC;
  signal buff0_reg_n_46 : STD_LOGIC;
  signal buff0_reg_n_47 : STD_LOGIC;
  signal buff0_reg_n_48 : STD_LOGIC;
  signal buff0_reg_n_49 : STD_LOGIC;
  signal buff0_reg_n_50 : STD_LOGIC;
  signal buff0_reg_n_51 : STD_LOGIC;
  signal buff0_reg_n_52 : STD_LOGIC;
  signal buff0_reg_n_53 : STD_LOGIC;
  signal buff0_reg_n_54 : STD_LOGIC;
  signal buff0_reg_n_55 : STD_LOGIC;
  signal buff0_reg_n_56 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \^buff1_reg__0_0\ : STD_LOGIC;
  signal \buff1_reg__0_n_109\ : STD_LOGIC;
  signal \buff1_reg__0_n_110\ : STD_LOGIC;
  signal \buff1_reg__0_n_111\ : STD_LOGIC;
  signal \buff1_reg__0_n_112\ : STD_LOGIC;
  signal \buff1_reg__0_n_113\ : STD_LOGIC;
  signal \buff1_reg__0_n_114\ : STD_LOGIC;
  signal \buff1_reg__0_n_115\ : STD_LOGIC;
  signal \buff1_reg__0_n_116\ : STD_LOGIC;
  signal \buff1_reg__0_n_117\ : STD_LOGIC;
  signal \buff1_reg__0_n_118\ : STD_LOGIC;
  signal \buff1_reg__0_n_119\ : STD_LOGIC;
  signal \buff1_reg__0_n_120\ : STD_LOGIC;
  signal \buff1_reg__0_n_121\ : STD_LOGIC;
  signal \buff1_reg__0_n_122\ : STD_LOGIC;
  signal \buff1_reg__0_n_123\ : STD_LOGIC;
  signal \buff1_reg__0_n_124\ : STD_LOGIC;
  signal \buff1_reg__0_n_125\ : STD_LOGIC;
  signal \buff1_reg__0_n_126\ : STD_LOGIC;
  signal \buff1_reg__0_n_127\ : STD_LOGIC;
  signal \buff1_reg__0_n_128\ : STD_LOGIC;
  signal \buff1_reg__0_n_129\ : STD_LOGIC;
  signal \buff1_reg__0_n_130\ : STD_LOGIC;
  signal \buff1_reg__0_n_131\ : STD_LOGIC;
  signal \buff1_reg__0_n_132\ : STD_LOGIC;
  signal \buff1_reg__0_n_133\ : STD_LOGIC;
  signal \buff1_reg__0_n_134\ : STD_LOGIC;
  signal \buff1_reg__0_n_135\ : STD_LOGIC;
  signal \buff1_reg__0_n_136\ : STD_LOGIC;
  signal \buff1_reg__0_n_137\ : STD_LOGIC;
  signal \buff1_reg__0_n_138\ : STD_LOGIC;
  signal \buff1_reg__0_n_139\ : STD_LOGIC;
  signal \buff1_reg__0_n_140\ : STD_LOGIC;
  signal \buff1_reg__0_n_141\ : STD_LOGIC;
  signal \buff1_reg__0_n_142\ : STD_LOGIC;
  signal \buff1_reg__0_n_143\ : STD_LOGIC;
  signal \buff1_reg__0_n_144\ : STD_LOGIC;
  signal \buff1_reg__0_n_145\ : STD_LOGIC;
  signal \buff1_reg__0_n_146\ : STD_LOGIC;
  signal \buff1_reg__0_n_147\ : STD_LOGIC;
  signal \buff1_reg__0_n_148\ : STD_LOGIC;
  signal \buff1_reg__0_n_149\ : STD_LOGIC;
  signal \buff1_reg__0_n_150\ : STD_LOGIC;
  signal \buff1_reg__0_n_151\ : STD_LOGIC;
  signal \buff1_reg__0_n_152\ : STD_LOGIC;
  signal \buff1_reg__0_n_153\ : STD_LOGIC;
  signal \buff1_reg__0_n_154\ : STD_LOGIC;
  signal \buff1_reg__0_n_155\ : STD_LOGIC;
  signal \buff1_reg__0_n_156\ : STD_LOGIC;
  signal \buff2_reg__0_n_100\ : STD_LOGIC;
  signal \buff2_reg__0_n_101\ : STD_LOGIC;
  signal \buff2_reg__0_n_102\ : STD_LOGIC;
  signal \buff2_reg__0_n_103\ : STD_LOGIC;
  signal \buff2_reg__0_n_104\ : STD_LOGIC;
  signal \buff2_reg__0_n_105\ : STD_LOGIC;
  signal \buff2_reg__0_n_106\ : STD_LOGIC;
  signal \buff2_reg__0_n_107\ : STD_LOGIC;
  signal \buff2_reg__0_n_108\ : STD_LOGIC;
  signal \buff2_reg__0_n_61\ : STD_LOGIC;
  signal \buff2_reg__0_n_62\ : STD_LOGIC;
  signal \buff2_reg__0_n_63\ : STD_LOGIC;
  signal \buff2_reg__0_n_64\ : STD_LOGIC;
  signal \buff2_reg__0_n_65\ : STD_LOGIC;
  signal \buff2_reg__0_n_66\ : STD_LOGIC;
  signal \buff2_reg__0_n_67\ : STD_LOGIC;
  signal \buff2_reg__0_n_68\ : STD_LOGIC;
  signal \buff2_reg__0_n_69\ : STD_LOGIC;
  signal \buff2_reg__0_n_70\ : STD_LOGIC;
  signal \buff2_reg__0_n_71\ : STD_LOGIC;
  signal \buff2_reg__0_n_72\ : STD_LOGIC;
  signal \buff2_reg__0_n_73\ : STD_LOGIC;
  signal \buff2_reg__0_n_74\ : STD_LOGIC;
  signal \buff2_reg__0_n_75\ : STD_LOGIC;
  signal \buff2_reg__0_n_76\ : STD_LOGIC;
  signal \buff2_reg__0_n_77\ : STD_LOGIC;
  signal \buff2_reg__0_n_78\ : STD_LOGIC;
  signal \buff2_reg__0_n_79\ : STD_LOGIC;
  signal \buff2_reg__0_n_80\ : STD_LOGIC;
  signal \buff2_reg__0_n_81\ : STD_LOGIC;
  signal \buff2_reg__0_n_82\ : STD_LOGIC;
  signal \buff2_reg__0_n_83\ : STD_LOGIC;
  signal \buff2_reg__0_n_84\ : STD_LOGIC;
  signal \buff2_reg__0_n_85\ : STD_LOGIC;
  signal \buff2_reg__0_n_86\ : STD_LOGIC;
  signal \buff2_reg__0_n_87\ : STD_LOGIC;
  signal \buff2_reg__0_n_88\ : STD_LOGIC;
  signal \buff2_reg__0_n_89\ : STD_LOGIC;
  signal \buff2_reg__0_n_90\ : STD_LOGIC;
  signal \buff2_reg__0_n_91\ : STD_LOGIC;
  signal \buff2_reg__0_n_92\ : STD_LOGIC;
  signal \buff2_reg__0_n_93\ : STD_LOGIC;
  signal \buff2_reg__0_n_94\ : STD_LOGIC;
  signal \buff2_reg__0_n_95\ : STD_LOGIC;
  signal \buff2_reg__0_n_96\ : STD_LOGIC;
  signal \buff2_reg__0_n_97\ : STD_LOGIC;
  signal \buff2_reg__0_n_98\ : STD_LOGIC;
  signal \buff2_reg__0_n_99\ : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff1_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff1_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff1_reg__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_buff2_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_buff2_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff2_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff3_reg[10]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[10]_srl3 ";
  attribute srl_bus_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[11]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[11]_srl3 ";
  attribute srl_bus_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[12]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[12]_srl3 ";
  attribute srl_bus_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[13]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[13]_srl3 ";
  attribute srl_bus_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[14]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[14]_srl3 ";
  attribute srl_bus_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[15]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[15]_srl3 ";
  attribute srl_bus_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg ";
  attribute srl_name of \buff3_reg[16]_srl3\ : label is "inst/\grp_fixed_point_mul_fu_746/cnn_fc_i50_o10_mubkb_U0/cnn_fc_i50_o10_mubkb_MulnS_0_U/buff3_reg[16]_srl3 ";
begin
  \buff1_reg__0_0\ <= \^buff1_reg__0_0\;
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => Q(17),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => Q(18),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => Q(19),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => Q(20),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => Q(21),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => Q(22),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => Q(23),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => Q(24),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => Q(25),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => Q(26),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => Q(27),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => Q(28),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => Q(29),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => Q(30),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => Q(31),
      Q => a_reg0(31),
      R => '0'
    );
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff0_reg_n_27,
      ACOUT(28) => buff0_reg_n_28,
      ACOUT(27) => buff0_reg_n_29,
      ACOUT(26) => buff0_reg_n_30,
      ACOUT(25) => buff0_reg_n_31,
      ACOUT(24) => buff0_reg_n_32,
      ACOUT(23) => buff0_reg_n_33,
      ACOUT(22) => buff0_reg_n_34,
      ACOUT(21) => buff0_reg_n_35,
      ACOUT(20) => buff0_reg_n_36,
      ACOUT(19) => buff0_reg_n_37,
      ACOUT(18) => buff0_reg_n_38,
      ACOUT(17) => buff0_reg_n_39,
      ACOUT(16) => buff0_reg_n_40,
      ACOUT(15) => buff0_reg_n_41,
      ACOUT(14) => buff0_reg_n_42,
      ACOUT(13) => buff0_reg_n_43,
      ACOUT(12) => buff0_reg_n_44,
      ACOUT(11) => buff0_reg_n_45,
      ACOUT(10) => buff0_reg_n_46,
      ACOUT(9) => buff0_reg_n_47,
      ACOUT(8) => buff0_reg_n_48,
      ACOUT(7) => buff0_reg_n_49,
      ACOUT(6) => buff0_reg_n_50,
      ACOUT(5) => buff0_reg_n_51,
      ACOUT(4) => buff0_reg_n_52,
      ACOUT(3) => buff0_reg_n_53,
      ACOUT(2) => buff0_reg_n_54,
      ACOUT(1) => buff0_reg_n_55,
      ACOUT(0) => buff0_reg_n_56,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => in0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^buff1_reg__0_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^buff1_reg__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^buff1_reg__0_0\,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_61,
      P(46) => buff0_reg_n_62,
      P(45) => buff0_reg_n_63,
      P(44) => buff0_reg_n_64,
      P(43) => buff0_reg_n_65,
      P(42) => buff0_reg_n_66,
      P(41) => buff0_reg_n_67,
      P(40) => buff0_reg_n_68,
      P(39) => buff0_reg_n_69,
      P(38) => buff0_reg_n_70,
      P(37) => buff0_reg_n_71,
      P(36) => buff0_reg_n_72,
      P(35) => buff0_reg_n_73,
      P(34) => buff0_reg_n_74,
      P(33) => buff0_reg_n_75,
      P(32) => buff0_reg_n_76,
      P(31) => buff0_reg_n_77,
      P(30) => buff0_reg_n_78,
      P(29) => buff0_reg_n_79,
      P(28) => buff0_reg_n_80,
      P(27) => buff0_reg_n_81,
      P(26) => buff0_reg_n_82,
      P(25) => buff0_reg_n_83,
      P(24) => buff0_reg_n_84,
      P(23) => buff0_reg_n_85,
      P(22) => buff0_reg_n_86,
      P(21) => buff0_reg_n_87,
      P(20) => buff0_reg_n_88,
      P(19) => buff0_reg_n_89,
      P(18) => buff0_reg_n_90,
      P(17) => buff0_reg_n_91,
      P(16) => buff0_reg_n_92,
      P(15) => buff0_reg_n_93,
      P(14) => buff0_reg_n_94,
      P(13) => buff0_reg_n_95,
      P(12) => buff0_reg_n_96,
      P(11) => buff0_reg_n_97,
      P(10) => buff0_reg_n_98,
      P(9) => buff0_reg_n_99,
      P(8) => buff0_reg_n_100,
      P(7) => buff0_reg_n_101,
      P(6) => buff0_reg_n_102,
      P(5) => buff0_reg_n_103,
      P(4) => buff0_reg_n_104,
      P(3) => buff0_reg_n_105,
      P(2) => buff0_reg_n_106,
      P(1) => buff0_reg_n_107,
      P(0) => buff0_reg_n_108,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff0_reg_n_109,
      PCOUT(46) => buff0_reg_n_110,
      PCOUT(45) => buff0_reg_n_111,
      PCOUT(44) => buff0_reg_n_112,
      PCOUT(43) => buff0_reg_n_113,
      PCOUT(42) => buff0_reg_n_114,
      PCOUT(41) => buff0_reg_n_115,
      PCOUT(40) => buff0_reg_n_116,
      PCOUT(39) => buff0_reg_n_117,
      PCOUT(38) => buff0_reg_n_118,
      PCOUT(37) => buff0_reg_n_119,
      PCOUT(36) => buff0_reg_n_120,
      PCOUT(35) => buff0_reg_n_121,
      PCOUT(34) => buff0_reg_n_122,
      PCOUT(33) => buff0_reg_n_123,
      PCOUT(32) => buff0_reg_n_124,
      PCOUT(31) => buff0_reg_n_125,
      PCOUT(30) => buff0_reg_n_126,
      PCOUT(29) => buff0_reg_n_127,
      PCOUT(28) => buff0_reg_n_128,
      PCOUT(27) => buff0_reg_n_129,
      PCOUT(26) => buff0_reg_n_130,
      PCOUT(25) => buff0_reg_n_131,
      PCOUT(24) => buff0_reg_n_132,
      PCOUT(23) => buff0_reg_n_133,
      PCOUT(22) => buff0_reg_n_134,
      PCOUT(21) => buff0_reg_n_135,
      PCOUT(20) => buff0_reg_n_136,
      PCOUT(19) => buff0_reg_n_137,
      PCOUT(18) => buff0_reg_n_138,
      PCOUT(17) => buff0_reg_n_139,
      PCOUT(16) => buff0_reg_n_140,
      PCOUT(15) => buff0_reg_n_141,
      PCOUT(14) => buff0_reg_n_142,
      PCOUT(13) => buff0_reg_n_143,
      PCOUT(12) => buff0_reg_n_144,
      PCOUT(11) => buff0_reg_n_145,
      PCOUT(10) => buff0_reg_n_146,
      PCOUT(9) => buff0_reg_n_147,
      PCOUT(8) => buff0_reg_n_148,
      PCOUT(7) => buff0_reg_n_149,
      PCOUT(6) => buff0_reg_n_150,
      PCOUT(5) => buff0_reg_n_151,
      PCOUT(4) => buff0_reg_n_152,
      PCOUT(3) => buff0_reg_n_153,
      PCOUT(2) => buff0_reg_n_154,
      PCOUT(1) => buff0_reg_n_155,
      PCOUT(0) => buff0_reg_n_156,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
buff0_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\(0),
      I1 => ap_enable_reg_pp2_iter1,
      I2 => \exitcond3_reg_1800_reg[0]\,
      I3 => \inStream_V_data_V_0_state_reg[0]\,
      O => \^buff1_reg__0_0\
    );
\buff1_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff0_reg_n_27,
      ACIN(28) => buff0_reg_n_28,
      ACIN(27) => buff0_reg_n_29,
      ACIN(26) => buff0_reg_n_30,
      ACIN(25) => buff0_reg_n_31,
      ACIN(24) => buff0_reg_n_32,
      ACIN(23) => buff0_reg_n_33,
      ACIN(22) => buff0_reg_n_34,
      ACIN(21) => buff0_reg_n_35,
      ACIN(20) => buff0_reg_n_36,
      ACIN(19) => buff0_reg_n_37,
      ACIN(18) => buff0_reg_n_38,
      ACIN(17) => buff0_reg_n_39,
      ACIN(16) => buff0_reg_n_40,
      ACIN(15) => buff0_reg_n_41,
      ACIN(14) => buff0_reg_n_42,
      ACIN(13) => buff0_reg_n_43,
      ACIN(12) => buff0_reg_n_44,
      ACIN(11) => buff0_reg_n_45,
      ACIN(10) => buff0_reg_n_46,
      ACIN(9) => buff0_reg_n_47,
      ACIN(8) => buff0_reg_n_48,
      ACIN(7) => buff0_reg_n_49,
      ACIN(6) => buff0_reg_n_50,
      ACIN(5) => buff0_reg_n_51,
      ACIN(4) => buff0_reg_n_52,
      ACIN(3) => buff0_reg_n_53,
      ACIN(2) => buff0_reg_n_54,
      ACIN(1) => buff0_reg_n_55,
      ACIN(0) => buff0_reg_n_56,
      ACOUT(29 downto 0) => \NLW_buff1_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => in0(31),
      B(16) => in0(31),
      B(15) => in0(31),
      B(14 downto 0) => in0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff1_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff1_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^buff1_reg__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^buff1_reg__0_0\,
      CEP => \^buff1_reg__0_0\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_buff1_reg__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 0) => \NLW_buff1_reg__0_P_UNCONNECTED\(47 downto 0),
      PATTERNBDETECT => \NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => buff0_reg_n_109,
      PCIN(46) => buff0_reg_n_110,
      PCIN(45) => buff0_reg_n_111,
      PCIN(44) => buff0_reg_n_112,
      PCIN(43) => buff0_reg_n_113,
      PCIN(42) => buff0_reg_n_114,
      PCIN(41) => buff0_reg_n_115,
      PCIN(40) => buff0_reg_n_116,
      PCIN(39) => buff0_reg_n_117,
      PCIN(38) => buff0_reg_n_118,
      PCIN(37) => buff0_reg_n_119,
      PCIN(36) => buff0_reg_n_120,
      PCIN(35) => buff0_reg_n_121,
      PCIN(34) => buff0_reg_n_122,
      PCIN(33) => buff0_reg_n_123,
      PCIN(32) => buff0_reg_n_124,
      PCIN(31) => buff0_reg_n_125,
      PCIN(30) => buff0_reg_n_126,
      PCIN(29) => buff0_reg_n_127,
      PCIN(28) => buff0_reg_n_128,
      PCIN(27) => buff0_reg_n_129,
      PCIN(26) => buff0_reg_n_130,
      PCIN(25) => buff0_reg_n_131,
      PCIN(24) => buff0_reg_n_132,
      PCIN(23) => buff0_reg_n_133,
      PCIN(22) => buff0_reg_n_134,
      PCIN(21) => buff0_reg_n_135,
      PCIN(20) => buff0_reg_n_136,
      PCIN(19) => buff0_reg_n_137,
      PCIN(18) => buff0_reg_n_138,
      PCIN(17) => buff0_reg_n_139,
      PCIN(16) => buff0_reg_n_140,
      PCIN(15) => buff0_reg_n_141,
      PCIN(14) => buff0_reg_n_142,
      PCIN(13) => buff0_reg_n_143,
      PCIN(12) => buff0_reg_n_144,
      PCIN(11) => buff0_reg_n_145,
      PCIN(10) => buff0_reg_n_146,
      PCIN(9) => buff0_reg_n_147,
      PCIN(8) => buff0_reg_n_148,
      PCIN(7) => buff0_reg_n_149,
      PCIN(6) => buff0_reg_n_150,
      PCIN(5) => buff0_reg_n_151,
      PCIN(4) => buff0_reg_n_152,
      PCIN(3) => buff0_reg_n_153,
      PCIN(2) => buff0_reg_n_154,
      PCIN(1) => buff0_reg_n_155,
      PCIN(0) => buff0_reg_n_156,
      PCOUT(47) => \buff1_reg__0_n_109\,
      PCOUT(46) => \buff1_reg__0_n_110\,
      PCOUT(45) => \buff1_reg__0_n_111\,
      PCOUT(44) => \buff1_reg__0_n_112\,
      PCOUT(43) => \buff1_reg__0_n_113\,
      PCOUT(42) => \buff1_reg__0_n_114\,
      PCOUT(41) => \buff1_reg__0_n_115\,
      PCOUT(40) => \buff1_reg__0_n_116\,
      PCOUT(39) => \buff1_reg__0_n_117\,
      PCOUT(38) => \buff1_reg__0_n_118\,
      PCOUT(37) => \buff1_reg__0_n_119\,
      PCOUT(36) => \buff1_reg__0_n_120\,
      PCOUT(35) => \buff1_reg__0_n_121\,
      PCOUT(34) => \buff1_reg__0_n_122\,
      PCOUT(33) => \buff1_reg__0_n_123\,
      PCOUT(32) => \buff1_reg__0_n_124\,
      PCOUT(31) => \buff1_reg__0_n_125\,
      PCOUT(30) => \buff1_reg__0_n_126\,
      PCOUT(29) => \buff1_reg__0_n_127\,
      PCOUT(28) => \buff1_reg__0_n_128\,
      PCOUT(27) => \buff1_reg__0_n_129\,
      PCOUT(26) => \buff1_reg__0_n_130\,
      PCOUT(25) => \buff1_reg__0_n_131\,
      PCOUT(24) => \buff1_reg__0_n_132\,
      PCOUT(23) => \buff1_reg__0_n_133\,
      PCOUT(22) => \buff1_reg__0_n_134\,
      PCOUT(21) => \buff1_reg__0_n_135\,
      PCOUT(20) => \buff1_reg__0_n_136\,
      PCOUT(19) => \buff1_reg__0_n_137\,
      PCOUT(18) => \buff1_reg__0_n_138\,
      PCOUT(17) => \buff1_reg__0_n_139\,
      PCOUT(16) => \buff1_reg__0_n_140\,
      PCOUT(15) => \buff1_reg__0_n_141\,
      PCOUT(14) => \buff1_reg__0_n_142\,
      PCOUT(13) => \buff1_reg__0_n_143\,
      PCOUT(12) => \buff1_reg__0_n_144\,
      PCOUT(11) => \buff1_reg__0_n_145\,
      PCOUT(10) => \buff1_reg__0_n_146\,
      PCOUT(9) => \buff1_reg__0_n_147\,
      PCOUT(8) => \buff1_reg__0_n_148\,
      PCOUT(7) => \buff1_reg__0_n_149\,
      PCOUT(6) => \buff1_reg__0_n_150\,
      PCOUT(5) => \buff1_reg__0_n_151\,
      PCOUT(4) => \buff1_reg__0_n_152\,
      PCOUT(3) => \buff1_reg__0_n_153\,
      PCOUT(2) => \buff1_reg__0_n_154\,
      PCOUT(1) => \buff1_reg__0_n_155\,
      PCOUT(0) => \buff1_reg__0_n_156\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff2_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => in0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_buff2_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(31),
      B(16) => a_reg0(31),
      B(15) => a_reg0(31),
      B(14 downto 0) => a_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_buff2_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_buff2_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \^buff1_reg__0_0\,
      CEA2 => \^buff1_reg__0_0\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^buff1_reg__0_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^buff1_reg__0_0\,
      CEP => \^buff1_reg__0_0\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_buff2_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \buff2_reg__0_n_61\,
      P(46) => \buff2_reg__0_n_62\,
      P(45) => \buff2_reg__0_n_63\,
      P(44) => \buff2_reg__0_n_64\,
      P(43) => \buff2_reg__0_n_65\,
      P(42) => \buff2_reg__0_n_66\,
      P(41) => \buff2_reg__0_n_67\,
      P(40) => \buff2_reg__0_n_68\,
      P(39) => \buff2_reg__0_n_69\,
      P(38) => \buff2_reg__0_n_70\,
      P(37) => \buff2_reg__0_n_71\,
      P(36) => \buff2_reg__0_n_72\,
      P(35) => \buff2_reg__0_n_73\,
      P(34) => \buff2_reg__0_n_74\,
      P(33) => \buff2_reg__0_n_75\,
      P(32) => \buff2_reg__0_n_76\,
      P(31) => \buff2_reg__0_n_77\,
      P(30) => \buff2_reg__0_n_78\,
      P(29) => \buff2_reg__0_n_79\,
      P(28) => \buff2_reg__0_n_80\,
      P(27) => \buff2_reg__0_n_81\,
      P(26) => \buff2_reg__0_n_82\,
      P(25) => \buff2_reg__0_n_83\,
      P(24) => \buff2_reg__0_n_84\,
      P(23) => \buff2_reg__0_n_85\,
      P(22) => \buff2_reg__0_n_86\,
      P(21) => \buff2_reg__0_n_87\,
      P(20) => \buff2_reg__0_n_88\,
      P(19) => \buff2_reg__0_n_89\,
      P(18) => \buff2_reg__0_n_90\,
      P(17) => \buff2_reg__0_n_91\,
      P(16) => \buff2_reg__0_n_92\,
      P(15) => \buff2_reg__0_n_93\,
      P(14) => \buff2_reg__0_n_94\,
      P(13) => \buff2_reg__0_n_95\,
      P(12) => \buff2_reg__0_n_96\,
      P(11) => \buff2_reg__0_n_97\,
      P(10) => \buff2_reg__0_n_98\,
      P(9) => \buff2_reg__0_n_99\,
      P(8) => \buff2_reg__0_n_100\,
      P(7) => \buff2_reg__0_n_101\,
      P(6) => \buff2_reg__0_n_102\,
      P(5) => \buff2_reg__0_n_103\,
      P(4) => \buff2_reg__0_n_104\,
      P(3) => \buff2_reg__0_n_105\,
      P(2) => \buff2_reg__0_n_106\,
      P(1) => \buff2_reg__0_n_107\,
      P(0) => \buff2_reg__0_n_108\,
      PATTERNBDETECT => \NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \buff1_reg__0_n_109\,
      PCIN(46) => \buff1_reg__0_n_110\,
      PCIN(45) => \buff1_reg__0_n_111\,
      PCIN(44) => \buff1_reg__0_n_112\,
      PCIN(43) => \buff1_reg__0_n_113\,
      PCIN(42) => \buff1_reg__0_n_114\,
      PCIN(41) => \buff1_reg__0_n_115\,
      PCIN(40) => \buff1_reg__0_n_116\,
      PCIN(39) => \buff1_reg__0_n_117\,
      PCIN(38) => \buff1_reg__0_n_118\,
      PCIN(37) => \buff1_reg__0_n_119\,
      PCIN(36) => \buff1_reg__0_n_120\,
      PCIN(35) => \buff1_reg__0_n_121\,
      PCIN(34) => \buff1_reg__0_n_122\,
      PCIN(33) => \buff1_reg__0_n_123\,
      PCIN(32) => \buff1_reg__0_n_124\,
      PCIN(31) => \buff1_reg__0_n_125\,
      PCIN(30) => \buff1_reg__0_n_126\,
      PCIN(29) => \buff1_reg__0_n_127\,
      PCIN(28) => \buff1_reg__0_n_128\,
      PCIN(27) => \buff1_reg__0_n_129\,
      PCIN(26) => \buff1_reg__0_n_130\,
      PCIN(25) => \buff1_reg__0_n_131\,
      PCIN(24) => \buff1_reg__0_n_132\,
      PCIN(23) => \buff1_reg__0_n_133\,
      PCIN(22) => \buff1_reg__0_n_134\,
      PCIN(21) => \buff1_reg__0_n_135\,
      PCIN(20) => \buff1_reg__0_n_136\,
      PCIN(19) => \buff1_reg__0_n_137\,
      PCIN(18) => \buff1_reg__0_n_138\,
      PCIN(17) => \buff1_reg__0_n_139\,
      PCIN(16) => \buff1_reg__0_n_140\,
      PCIN(15) => \buff1_reg__0_n_141\,
      PCIN(14) => \buff1_reg__0_n_142\,
      PCIN(13) => \buff1_reg__0_n_143\,
      PCIN(12) => \buff1_reg__0_n_144\,
      PCIN(11) => \buff1_reg__0_n_145\,
      PCIN(10) => \buff1_reg__0_n_146\,
      PCIN(9) => \buff1_reg__0_n_147\,
      PCIN(8) => \buff1_reg__0_n_148\,
      PCIN(7) => \buff1_reg__0_n_149\,
      PCIN(6) => \buff1_reg__0_n_150\,
      PCIN(5) => \buff1_reg__0_n_151\,
      PCIN(4) => \buff1_reg__0_n_152\,
      PCIN(3) => \buff1_reg__0_n_153\,
      PCIN(2) => \buff1_reg__0_n_154\,
      PCIN(1) => \buff1_reg__0_n_155\,
      PCIN(0) => \buff1_reg__0_n_156\,
      PCOUT(47 downto 0) => \NLW_buff2_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED\
    );
\buff3_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_108\,
      Q => \tmp_3_reg_137_reg[21]\(0),
      R => '0'
    );
\buff3_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_98\,
      Q => \tmp_3_reg_137_reg[21]\(10),
      R => '0'
    );
\buff3_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^buff1_reg__0_0\,
      CLK => ap_clk,
      D => buff0_reg_n_98,
      Q => \tmp_3_reg_137_reg[0]__0\
    );
\buff3_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_97\,
      Q => \tmp_3_reg_137_reg[21]\(11),
      R => '0'
    );
\buff3_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^buff1_reg__0_0\,
      CLK => ap_clk,
      D => buff0_reg_n_97,
      Q => \tmp_3_reg_137_reg[1]__0\
    );
\buff3_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_96\,
      Q => \tmp_3_reg_137_reg[21]\(12),
      R => '0'
    );
\buff3_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^buff1_reg__0_0\,
      CLK => ap_clk,
      D => buff0_reg_n_96,
      Q => \tmp_3_reg_137_reg[2]__0\
    );
\buff3_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_95\,
      Q => \tmp_3_reg_137_reg[21]\(13),
      R => '0'
    );
\buff3_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^buff1_reg__0_0\,
      CLK => ap_clk,
      D => buff0_reg_n_95,
      Q => \tmp_3_reg_137_reg[3]__0\
    );
\buff3_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_94\,
      Q => \tmp_3_reg_137_reg[21]\(14),
      R => '0'
    );
\buff3_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^buff1_reg__0_0\,
      CLK => ap_clk,
      D => buff0_reg_n_94,
      Q => \tmp_3_reg_137_reg[4]__0\
    );
\buff3_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^buff1_reg__0_0\,
      CLK => ap_clk,
      D => buff0_reg_n_93,
      Q => \tmp_3_reg_137_reg[5]__0\
    );
\buff3_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^buff1_reg__0_0\,
      CLK => ap_clk,
      D => buff0_reg_n_92,
      Q => \tmp_3_reg_137_reg[6]__0\
    );
\buff3_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_107\,
      Q => \tmp_3_reg_137_reg[21]\(1),
      R => '0'
    );
\buff3_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_106\,
      Q => \tmp_3_reg_137_reg[21]\(2),
      R => '0'
    );
\buff3_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_105\,
      Q => \tmp_3_reg_137_reg[21]\(3),
      R => '0'
    );
\buff3_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_104\,
      Q => \tmp_3_reg_137_reg[21]\(4),
      R => '0'
    );
\buff3_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_103\,
      Q => \tmp_3_reg_137_reg[21]\(5),
      R => '0'
    );
\buff3_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_102\,
      Q => \tmp_3_reg_137_reg[21]\(6),
      R => '0'
    );
\buff3_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_101\,
      Q => \tmp_3_reg_137_reg[21]\(7),
      R => '0'
    );
\buff3_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_100\,
      Q => \tmp_3_reg_137_reg[21]\(8),
      R => '0'
    );
\buff3_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^buff1_reg__0_0\,
      D => \buff2_reg__0_n_99\,
      Q => \tmp_3_reg_137_reg[21]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mucud is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \result_9_15_reg_579_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \result_9_13_reg_568_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \result_9_11_reg_557_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \result_9_3_reg_546_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \result_9_20_reg_535_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \result_9_9_reg_524_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \result_9_7_reg_513_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \result_8_2_reg_502_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \result_9_2_reg_491_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_write[1].mem_reg\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \result_9_17_reg_590_reg[31]_i_15\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[3]_i_17\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[3]_i_16\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[3]_i_15\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[3]_i_14\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[7]_i_17\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[7]_i_16\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[7]_i_15\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[7]_i_14\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[11]_i_17\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[11]_i_16\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[11]_i_15\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[11]_i_14\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[15]_i_17\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[15]_i_16\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[15]_i_15\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[15]_i_14\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[19]_i_17\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[19]_i_16\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[19]_i_15\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[19]_i_14\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[23]_i_17\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[23]_i_16\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[23]_i_15\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[23]_i_14\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[27]_i_17\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[27]_i_16\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[27]_i_15\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[27]_i_14\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[31]_i_19\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[31]_i_18\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[31]_i_17\ : in STD_LOGIC;
    \result_9_17_reg_590_reg[31]_i_16\ : in STD_LOGIC;
    \i1_reg_601_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_8_2_reg_502_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \result_9_2_reg_491_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \result_9_11_reg_557_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \result_9_13_reg_568_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \result_9_15_reg_579_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \result_9_17_reg_590_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \result_9_7_reg_513_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \result_9_9_reg_524_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \result_9_20_reg_535_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \result_9_3_reg_546_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mucud : entity is "cnn_fc_i50_o10_mucud";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mucud;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mucud is
  signal \result_8_2_reg_502[11]_i_2_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[11]_i_3_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[11]_i_4_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[11]_i_5_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[15]_i_2_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[15]_i_3_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[15]_i_4_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[15]_i_5_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[19]_i_2_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[19]_i_3_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[19]_i_4_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[19]_i_5_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[23]_i_2_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[23]_i_3_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[23]_i_4_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[23]_i_5_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[27]_i_2_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[27]_i_3_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[27]_i_4_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[27]_i_5_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[31]_i_3_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[31]_i_4_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[31]_i_5_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[31]_i_6_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[3]_i_2_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[3]_i_3_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[3]_i_4_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[3]_i_5_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[7]_i_2_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[7]_i_3_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[7]_i_4_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502[7]_i_5_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_11_reg_557[11]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[11]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[11]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[11]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[15]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[15]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[15]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[15]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[19]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[19]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[19]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[19]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[23]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[23]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[23]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[23]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[27]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[27]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[27]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[27]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[31]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[31]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[31]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[31]_i_6_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[3]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[3]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[3]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[3]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[7]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[7]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[7]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557[7]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_13_reg_568[11]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[11]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[11]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[11]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[15]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[15]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[15]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[15]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[19]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[19]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[19]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[19]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[23]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[23]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[23]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[23]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[27]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[27]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[27]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[27]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[31]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[31]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[31]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[31]_i_6_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[3]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[3]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[3]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[3]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[7]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[7]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[7]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568[7]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_15_reg_579[11]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[11]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[11]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[11]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[15]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[15]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[15]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[15]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[19]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[19]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[19]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[19]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[23]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[23]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[23]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[23]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[27]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[27]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[27]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[27]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[31]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[31]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[31]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[31]_i_6_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[3]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[3]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[3]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[3]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[7]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[7]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[7]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579[7]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_17_reg_590[11]_i_18_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[11]_i_19_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[11]_i_20_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[11]_i_21_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[11]_i_22_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[11]_i_23_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[11]_i_24_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[11]_i_25_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[11]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[11]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[11]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[11]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[11]_i_6_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[11]_i_7_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[11]_i_8_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[11]_i_9_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[15]_i_18_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[15]_i_19_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[15]_i_20_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[15]_i_21_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[15]_i_22_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[15]_i_23_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[15]_i_24_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[15]_i_25_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[15]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[15]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[15]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[15]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[15]_i_6_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[15]_i_7_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[15]_i_8_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[15]_i_9_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[19]_i_18_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[19]_i_19_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[19]_i_20_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[19]_i_21_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[19]_i_22_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[19]_i_23_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[19]_i_24_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[19]_i_25_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[19]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[19]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[19]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[19]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[19]_i_6_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[19]_i_7_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[19]_i_8_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[19]_i_9_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[23]_i_18_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[23]_i_19_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[23]_i_20_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[23]_i_21_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[23]_i_22_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[23]_i_23_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[23]_i_24_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[23]_i_25_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[23]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[23]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[23]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[23]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[23]_i_6_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[23]_i_7_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[23]_i_8_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[23]_i_9_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[27]_i_18_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[27]_i_19_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[27]_i_20_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[27]_i_21_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[27]_i_22_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[27]_i_23_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[27]_i_24_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[27]_i_25_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[27]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[27]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[27]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[27]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[27]_i_6_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[27]_i_7_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[27]_i_8_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[27]_i_9_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[31]_i_10_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[31]_i_14_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[31]_i_20_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[31]_i_21_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[31]_i_22_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[31]_i_23_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[31]_i_24_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[31]_i_25_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[31]_i_27_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[31]_i_28_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[31]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[31]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[31]_i_6_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[31]_i_7_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[31]_i_8_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[31]_i_9_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[3]_i_18_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[3]_i_19_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[3]_i_20_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[3]_i_21_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[3]_i_22_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[3]_i_23_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[3]_i_24_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[3]_i_25_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[3]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[3]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[3]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[3]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[3]_i_6_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[3]_i_7_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[3]_i_8_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[3]_i_9_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[7]_i_18_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[7]_i_19_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[7]_i_20_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[7]_i_21_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[7]_i_22_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[7]_i_23_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[7]_i_24_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[7]_i_25_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[7]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[7]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[7]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[7]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[7]_i_6_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[7]_i_7_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[7]_i_8_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590[7]_i_9_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[11]_i_10_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[11]_i_11_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[11]_i_12_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[11]_i_13_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[15]_i_10_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[15]_i_11_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[15]_i_13_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[19]_i_10_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[19]_i_11_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[19]_i_12_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[19]_i_13_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[23]_i_10_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[23]_i_11_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[23]_i_12_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[23]_i_13_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[27]_i_10_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[27]_i_11_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[27]_i_12_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[27]_i_13_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[31]_i_12_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[31]_i_13_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[31]_i_26_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[3]_i_10_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[3]_i_11_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[3]_i_12_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[3]_i_13_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[7]_i_11_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[7]_i_12_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[7]_i_13_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_20_reg_535[11]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[11]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[11]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[11]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[15]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[15]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[15]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[15]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[19]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[19]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[19]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[19]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[23]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[23]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[23]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[23]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[27]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[27]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[27]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[27]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[31]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[31]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[31]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[31]_i_6_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[3]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[3]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[3]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[3]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[7]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[7]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[7]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535[7]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_2_reg_491[11]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[11]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[11]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[11]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[15]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[15]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[15]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[15]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[19]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[19]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[19]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[19]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[23]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[23]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[23]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[23]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[27]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[27]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[27]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[27]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[31]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[31]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[31]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[31]_i_6_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[3]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[3]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[3]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[3]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[7]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[7]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[7]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491[7]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_3_reg_546[11]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[11]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[11]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[11]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[15]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[15]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[15]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[15]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[19]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[19]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[19]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[19]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[23]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[23]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[23]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[23]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[27]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[27]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[27]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[27]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[31]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[31]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[31]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[31]_i_6_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[3]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[3]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[3]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[3]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[7]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[7]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[7]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546[7]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_7_reg_513[11]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[11]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[11]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[11]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[15]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[15]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[15]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[15]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[19]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[19]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[19]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[19]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[23]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[23]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[23]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[23]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[27]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[27]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[27]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[27]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[31]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[31]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[31]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[31]_i_6_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[3]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[3]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[3]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[3]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[7]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[7]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[7]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513[7]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_9_reg_524[11]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[11]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[11]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[11]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[15]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[15]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[15]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[15]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[19]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[19]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[19]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[19]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[23]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[23]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[23]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[23]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[27]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[27]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[27]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[27]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[31]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[31]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[31]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[31]_i_6_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[3]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[3]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[3]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[3]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[7]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[7]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[7]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524[7]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \NLW_result_8_2_reg_502_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_9_11_reg_557_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_9_13_reg_568_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_9_15_reg_579_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_9_17_reg_590_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_9_20_reg_535_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_9_2_reg_491_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_9_3_reg_546_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_9_7_reg_513_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_9_9_reg_524_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\result_8_2_reg_502[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(11),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_14\,
      O => \result_8_2_reg_502[11]_i_2_n_3\
    );
\result_8_2_reg_502[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(10),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_15\,
      O => \result_8_2_reg_502[11]_i_3_n_3\
    );
\result_8_2_reg_502[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(9),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_16\,
      O => \result_8_2_reg_502[11]_i_4_n_3\
    );
\result_8_2_reg_502[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(8),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_17\,
      O => \result_8_2_reg_502[11]_i_5_n_3\
    );
\result_8_2_reg_502[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(15),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_14\,
      O => \result_8_2_reg_502[15]_i_2_n_3\
    );
\result_8_2_reg_502[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(14),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_15\,
      O => \result_8_2_reg_502[15]_i_3_n_3\
    );
\result_8_2_reg_502[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(13),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_16\,
      O => \result_8_2_reg_502[15]_i_4_n_3\
    );
\result_8_2_reg_502[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(12),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_17\,
      O => \result_8_2_reg_502[15]_i_5_n_3\
    );
\result_8_2_reg_502[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(19),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_14\,
      O => \result_8_2_reg_502[19]_i_2_n_3\
    );
\result_8_2_reg_502[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(18),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_15\,
      O => \result_8_2_reg_502[19]_i_3_n_3\
    );
\result_8_2_reg_502[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(17),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_16\,
      O => \result_8_2_reg_502[19]_i_4_n_3\
    );
\result_8_2_reg_502[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(16),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_17\,
      O => \result_8_2_reg_502[19]_i_5_n_3\
    );
\result_8_2_reg_502[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(23),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_14\,
      O => \result_8_2_reg_502[23]_i_2_n_3\
    );
\result_8_2_reg_502[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(22),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_15\,
      O => \result_8_2_reg_502[23]_i_3_n_3\
    );
\result_8_2_reg_502[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(21),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_16\,
      O => \result_8_2_reg_502[23]_i_4_n_3\
    );
\result_8_2_reg_502[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(20),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_17\,
      O => \result_8_2_reg_502[23]_i_5_n_3\
    );
\result_8_2_reg_502[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(27),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_14\,
      O => \result_8_2_reg_502[27]_i_2_n_3\
    );
\result_8_2_reg_502[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(26),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_15\,
      O => \result_8_2_reg_502[27]_i_3_n_3\
    );
\result_8_2_reg_502[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(25),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_16\,
      O => \result_8_2_reg_502[27]_i_4_n_3\
    );
\result_8_2_reg_502[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(24),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_17\,
      O => \result_8_2_reg_502[27]_i_5_n_3\
    );
\result_8_2_reg_502[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_14_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(31),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_16\,
      O => \result_8_2_reg_502[31]_i_3_n_3\
    );
\result_8_2_reg_502[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(30),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_17\,
      O => \result_8_2_reg_502[31]_i_4_n_3\
    );
\result_8_2_reg_502[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(29),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_18\,
      O => \result_8_2_reg_502[31]_i_5_n_3\
    );
\result_8_2_reg_502[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_6_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(28),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_19\,
      O => \result_8_2_reg_502[31]_i_6_n_3\
    );
\result_8_2_reg_502[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(3),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_14\,
      O => \result_8_2_reg_502[3]_i_2_n_3\
    );
\result_8_2_reg_502[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(2),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_15\,
      O => \result_8_2_reg_502[3]_i_3_n_3\
    );
\result_8_2_reg_502[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(1),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_16\,
      O => \result_8_2_reg_502[3]_i_4_n_3\
    );
\result_8_2_reg_502[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(0),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_17\,
      O => \result_8_2_reg_502[3]_i_5_n_3\
    );
\result_8_2_reg_502[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(7),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_14\,
      O => \result_8_2_reg_502[7]_i_2_n_3\
    );
\result_8_2_reg_502[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(6),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_15\,
      O => \result_8_2_reg_502[7]_i_3_n_3\
    );
\result_8_2_reg_502[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(5),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_16\,
      O => \result_8_2_reg_502[7]_i_4_n_3\
    );
\result_8_2_reg_502[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(4),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_17\,
      O => \result_8_2_reg_502[7]_i_5_n_3\
    );
\result_8_2_reg_502_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_8_2_reg_502_reg[7]_i_1_n_3\,
      CO(3) => \result_8_2_reg_502_reg[11]_i_1_n_3\,
      CO(2) => \result_8_2_reg_502_reg[11]_i_1_n_4\,
      CO(1) => \result_8_2_reg_502_reg[11]_i_1_n_5\,
      CO(0) => \result_8_2_reg_502_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[11]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[11]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[11]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[11]_i_5_n_3\,
      O(3 downto 0) => \result_8_2_reg_502_reg[31]\(11 downto 8),
      S(3) => \result_8_2_reg_502[11]_i_2_n_3\,
      S(2) => \result_8_2_reg_502[11]_i_3_n_3\,
      S(1) => \result_8_2_reg_502[11]_i_4_n_3\,
      S(0) => \result_8_2_reg_502[11]_i_5_n_3\
    );
\result_8_2_reg_502_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_8_2_reg_502_reg[11]_i_1_n_3\,
      CO(3) => \result_8_2_reg_502_reg[15]_i_1_n_3\,
      CO(2) => \result_8_2_reg_502_reg[15]_i_1_n_4\,
      CO(1) => \result_8_2_reg_502_reg[15]_i_1_n_5\,
      CO(0) => \result_8_2_reg_502_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[15]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[15]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[15]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[15]_i_5_n_3\,
      O(3 downto 0) => \result_8_2_reg_502_reg[31]\(15 downto 12),
      S(3) => \result_8_2_reg_502[15]_i_2_n_3\,
      S(2) => \result_8_2_reg_502[15]_i_3_n_3\,
      S(1) => \result_8_2_reg_502[15]_i_4_n_3\,
      S(0) => \result_8_2_reg_502[15]_i_5_n_3\
    );
\result_8_2_reg_502_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_8_2_reg_502_reg[15]_i_1_n_3\,
      CO(3) => \result_8_2_reg_502_reg[19]_i_1_n_3\,
      CO(2) => \result_8_2_reg_502_reg[19]_i_1_n_4\,
      CO(1) => \result_8_2_reg_502_reg[19]_i_1_n_5\,
      CO(0) => \result_8_2_reg_502_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[19]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[19]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[19]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[19]_i_5_n_3\,
      O(3 downto 0) => \result_8_2_reg_502_reg[31]\(19 downto 16),
      S(3) => \result_8_2_reg_502[19]_i_2_n_3\,
      S(2) => \result_8_2_reg_502[19]_i_3_n_3\,
      S(1) => \result_8_2_reg_502[19]_i_4_n_3\,
      S(0) => \result_8_2_reg_502[19]_i_5_n_3\
    );
\result_8_2_reg_502_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_8_2_reg_502_reg[19]_i_1_n_3\,
      CO(3) => \result_8_2_reg_502_reg[23]_i_1_n_3\,
      CO(2) => \result_8_2_reg_502_reg[23]_i_1_n_4\,
      CO(1) => \result_8_2_reg_502_reg[23]_i_1_n_5\,
      CO(0) => \result_8_2_reg_502_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[23]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[23]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[23]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[23]_i_5_n_3\,
      O(3 downto 0) => \result_8_2_reg_502_reg[31]\(23 downto 20),
      S(3) => \result_8_2_reg_502[23]_i_2_n_3\,
      S(2) => \result_8_2_reg_502[23]_i_3_n_3\,
      S(1) => \result_8_2_reg_502[23]_i_4_n_3\,
      S(0) => \result_8_2_reg_502[23]_i_5_n_3\
    );
\result_8_2_reg_502_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_8_2_reg_502_reg[23]_i_1_n_3\,
      CO(3) => \result_8_2_reg_502_reg[27]_i_1_n_3\,
      CO(2) => \result_8_2_reg_502_reg[27]_i_1_n_4\,
      CO(1) => \result_8_2_reg_502_reg[27]_i_1_n_5\,
      CO(0) => \result_8_2_reg_502_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[27]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[27]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[27]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[27]_i_5_n_3\,
      O(3 downto 0) => \result_8_2_reg_502_reg[31]\(27 downto 24),
      S(3) => \result_8_2_reg_502[27]_i_2_n_3\,
      S(2) => \result_8_2_reg_502[27]_i_3_n_3\,
      S(1) => \result_8_2_reg_502[27]_i_4_n_3\,
      S(0) => \result_8_2_reg_502[27]_i_5_n_3\
    );
\result_8_2_reg_502_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_8_2_reg_502_reg[27]_i_1_n_3\,
      CO(3) => \NLW_result_8_2_reg_502_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \result_8_2_reg_502_reg[31]_i_2_n_4\,
      CO(1) => \result_8_2_reg_502_reg[31]_i_2_n_5\,
      CO(0) => \result_8_2_reg_502_reg[31]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \result_9_17_reg_590[31]_i_4_n_3\,
      DI(1) => \result_9_17_reg_590[31]_i_5_n_3\,
      DI(0) => \result_9_17_reg_590[31]_i_6_n_3\,
      O(3 downto 0) => \result_8_2_reg_502_reg[31]\(31 downto 28),
      S(3) => \result_8_2_reg_502[31]_i_3_n_3\,
      S(2) => \result_8_2_reg_502[31]_i_4_n_3\,
      S(1) => \result_8_2_reg_502[31]_i_5_n_3\,
      S(0) => \result_8_2_reg_502[31]_i_6_n_3\
    );
\result_8_2_reg_502_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_8_2_reg_502_reg[3]_i_1_n_3\,
      CO(2) => \result_8_2_reg_502_reg[3]_i_1_n_4\,
      CO(1) => \result_8_2_reg_502_reg[3]_i_1_n_5\,
      CO(0) => \result_8_2_reg_502_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[3]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[3]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[3]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[3]_i_5_n_3\,
      O(3 downto 0) => \result_8_2_reg_502_reg[31]\(3 downto 0),
      S(3) => \result_8_2_reg_502[3]_i_2_n_3\,
      S(2) => \result_8_2_reg_502[3]_i_3_n_3\,
      S(1) => \result_8_2_reg_502[3]_i_4_n_3\,
      S(0) => \result_8_2_reg_502[3]_i_5_n_3\
    );
\result_8_2_reg_502_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_8_2_reg_502_reg[3]_i_1_n_3\,
      CO(3) => \result_8_2_reg_502_reg[7]_i_1_n_3\,
      CO(2) => \result_8_2_reg_502_reg[7]_i_1_n_4\,
      CO(1) => \result_8_2_reg_502_reg[7]_i_1_n_5\,
      CO(0) => \result_8_2_reg_502_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[7]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[7]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[7]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[7]_i_5_n_3\,
      O(3 downto 0) => \result_8_2_reg_502_reg[31]\(7 downto 4),
      S(3) => \result_8_2_reg_502[7]_i_2_n_3\,
      S(2) => \result_8_2_reg_502[7]_i_3_n_3\,
      S(1) => \result_8_2_reg_502[7]_i_4_n_3\,
      S(0) => \result_8_2_reg_502[7]_i_5_n_3\
    );
\result_9_11_reg_557[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(11),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_14\,
      O => \result_9_11_reg_557[11]_i_2_n_3\
    );
\result_9_11_reg_557[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(10),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_15\,
      O => \result_9_11_reg_557[11]_i_3_n_3\
    );
\result_9_11_reg_557[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(9),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_16\,
      O => \result_9_11_reg_557[11]_i_4_n_3\
    );
\result_9_11_reg_557[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(8),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_17\,
      O => \result_9_11_reg_557[11]_i_5_n_3\
    );
\result_9_11_reg_557[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(15),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_14\,
      O => \result_9_11_reg_557[15]_i_2_n_3\
    );
\result_9_11_reg_557[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(14),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_15\,
      O => \result_9_11_reg_557[15]_i_3_n_3\
    );
\result_9_11_reg_557[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(13),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_16\,
      O => \result_9_11_reg_557[15]_i_4_n_3\
    );
\result_9_11_reg_557[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(12),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_17\,
      O => \result_9_11_reg_557[15]_i_5_n_3\
    );
\result_9_11_reg_557[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(19),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_14\,
      O => \result_9_11_reg_557[19]_i_2_n_3\
    );
\result_9_11_reg_557[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(18),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_15\,
      O => \result_9_11_reg_557[19]_i_3_n_3\
    );
\result_9_11_reg_557[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(17),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_16\,
      O => \result_9_11_reg_557[19]_i_4_n_3\
    );
\result_9_11_reg_557[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(16),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_17\,
      O => \result_9_11_reg_557[19]_i_5_n_3\
    );
\result_9_11_reg_557[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(23),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_14\,
      O => \result_9_11_reg_557[23]_i_2_n_3\
    );
\result_9_11_reg_557[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(22),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_15\,
      O => \result_9_11_reg_557[23]_i_3_n_3\
    );
\result_9_11_reg_557[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(21),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_16\,
      O => \result_9_11_reg_557[23]_i_4_n_3\
    );
\result_9_11_reg_557[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(20),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_17\,
      O => \result_9_11_reg_557[23]_i_5_n_3\
    );
\result_9_11_reg_557[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(27),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_14\,
      O => \result_9_11_reg_557[27]_i_2_n_3\
    );
\result_9_11_reg_557[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(26),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_15\,
      O => \result_9_11_reg_557[27]_i_3_n_3\
    );
\result_9_11_reg_557[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(25),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_16\,
      O => \result_9_11_reg_557[27]_i_4_n_3\
    );
\result_9_11_reg_557[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(24),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_17\,
      O => \result_9_11_reg_557[27]_i_5_n_3\
    );
\result_9_11_reg_557[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_14_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(31),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_16\,
      O => \result_9_11_reg_557[31]_i_3_n_3\
    );
\result_9_11_reg_557[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(30),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_17\,
      O => \result_9_11_reg_557[31]_i_4_n_3\
    );
\result_9_11_reg_557[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(29),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_18\,
      O => \result_9_11_reg_557[31]_i_5_n_3\
    );
\result_9_11_reg_557[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_6_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(28),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_19\,
      O => \result_9_11_reg_557[31]_i_6_n_3\
    );
\result_9_11_reg_557[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(3),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_14\,
      O => \result_9_11_reg_557[3]_i_2_n_3\
    );
\result_9_11_reg_557[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(2),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_15\,
      O => \result_9_11_reg_557[3]_i_3_n_3\
    );
\result_9_11_reg_557[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(1),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_16\,
      O => \result_9_11_reg_557[3]_i_4_n_3\
    );
\result_9_11_reg_557[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(0),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_17\,
      O => \result_9_11_reg_557[3]_i_5_n_3\
    );
\result_9_11_reg_557[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(7),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_14\,
      O => \result_9_11_reg_557[7]_i_2_n_3\
    );
\result_9_11_reg_557[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(6),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_15\,
      O => \result_9_11_reg_557[7]_i_3_n_3\
    );
\result_9_11_reg_557[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(5),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_16\,
      O => \result_9_11_reg_557[7]_i_4_n_3\
    );
\result_9_11_reg_557[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(4),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_17\,
      O => \result_9_11_reg_557[7]_i_5_n_3\
    );
\result_9_11_reg_557_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_11_reg_557_reg[7]_i_1_n_3\,
      CO(3) => \result_9_11_reg_557_reg[11]_i_1_n_3\,
      CO(2) => \result_9_11_reg_557_reg[11]_i_1_n_4\,
      CO(1) => \result_9_11_reg_557_reg[11]_i_1_n_5\,
      CO(0) => \result_9_11_reg_557_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[11]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[11]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[11]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[11]_i_5_n_3\,
      O(3 downto 0) => \result_9_11_reg_557_reg[31]\(11 downto 8),
      S(3) => \result_9_11_reg_557[11]_i_2_n_3\,
      S(2) => \result_9_11_reg_557[11]_i_3_n_3\,
      S(1) => \result_9_11_reg_557[11]_i_4_n_3\,
      S(0) => \result_9_11_reg_557[11]_i_5_n_3\
    );
\result_9_11_reg_557_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_11_reg_557_reg[11]_i_1_n_3\,
      CO(3) => \result_9_11_reg_557_reg[15]_i_1_n_3\,
      CO(2) => \result_9_11_reg_557_reg[15]_i_1_n_4\,
      CO(1) => \result_9_11_reg_557_reg[15]_i_1_n_5\,
      CO(0) => \result_9_11_reg_557_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[15]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[15]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[15]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[15]_i_5_n_3\,
      O(3 downto 0) => \result_9_11_reg_557_reg[31]\(15 downto 12),
      S(3) => \result_9_11_reg_557[15]_i_2_n_3\,
      S(2) => \result_9_11_reg_557[15]_i_3_n_3\,
      S(1) => \result_9_11_reg_557[15]_i_4_n_3\,
      S(0) => \result_9_11_reg_557[15]_i_5_n_3\
    );
\result_9_11_reg_557_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_11_reg_557_reg[15]_i_1_n_3\,
      CO(3) => \result_9_11_reg_557_reg[19]_i_1_n_3\,
      CO(2) => \result_9_11_reg_557_reg[19]_i_1_n_4\,
      CO(1) => \result_9_11_reg_557_reg[19]_i_1_n_5\,
      CO(0) => \result_9_11_reg_557_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[19]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[19]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[19]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[19]_i_5_n_3\,
      O(3 downto 0) => \result_9_11_reg_557_reg[31]\(19 downto 16),
      S(3) => \result_9_11_reg_557[19]_i_2_n_3\,
      S(2) => \result_9_11_reg_557[19]_i_3_n_3\,
      S(1) => \result_9_11_reg_557[19]_i_4_n_3\,
      S(0) => \result_9_11_reg_557[19]_i_5_n_3\
    );
\result_9_11_reg_557_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_11_reg_557_reg[19]_i_1_n_3\,
      CO(3) => \result_9_11_reg_557_reg[23]_i_1_n_3\,
      CO(2) => \result_9_11_reg_557_reg[23]_i_1_n_4\,
      CO(1) => \result_9_11_reg_557_reg[23]_i_1_n_5\,
      CO(0) => \result_9_11_reg_557_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[23]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[23]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[23]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[23]_i_5_n_3\,
      O(3 downto 0) => \result_9_11_reg_557_reg[31]\(23 downto 20),
      S(3) => \result_9_11_reg_557[23]_i_2_n_3\,
      S(2) => \result_9_11_reg_557[23]_i_3_n_3\,
      S(1) => \result_9_11_reg_557[23]_i_4_n_3\,
      S(0) => \result_9_11_reg_557[23]_i_5_n_3\
    );
\result_9_11_reg_557_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_11_reg_557_reg[23]_i_1_n_3\,
      CO(3) => \result_9_11_reg_557_reg[27]_i_1_n_3\,
      CO(2) => \result_9_11_reg_557_reg[27]_i_1_n_4\,
      CO(1) => \result_9_11_reg_557_reg[27]_i_1_n_5\,
      CO(0) => \result_9_11_reg_557_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[27]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[27]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[27]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[27]_i_5_n_3\,
      O(3 downto 0) => \result_9_11_reg_557_reg[31]\(27 downto 24),
      S(3) => \result_9_11_reg_557[27]_i_2_n_3\,
      S(2) => \result_9_11_reg_557[27]_i_3_n_3\,
      S(1) => \result_9_11_reg_557[27]_i_4_n_3\,
      S(0) => \result_9_11_reg_557[27]_i_5_n_3\
    );
\result_9_11_reg_557_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_11_reg_557_reg[27]_i_1_n_3\,
      CO(3) => \NLW_result_9_11_reg_557_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \result_9_11_reg_557_reg[31]_i_2_n_4\,
      CO(1) => \result_9_11_reg_557_reg[31]_i_2_n_5\,
      CO(0) => \result_9_11_reg_557_reg[31]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \result_9_17_reg_590[31]_i_4_n_3\,
      DI(1) => \result_9_17_reg_590[31]_i_5_n_3\,
      DI(0) => \result_9_17_reg_590[31]_i_6_n_3\,
      O(3 downto 0) => \result_9_11_reg_557_reg[31]\(31 downto 28),
      S(3) => \result_9_11_reg_557[31]_i_3_n_3\,
      S(2) => \result_9_11_reg_557[31]_i_4_n_3\,
      S(1) => \result_9_11_reg_557[31]_i_5_n_3\,
      S(0) => \result_9_11_reg_557[31]_i_6_n_3\
    );
\result_9_11_reg_557_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_9_11_reg_557_reg[3]_i_1_n_3\,
      CO(2) => \result_9_11_reg_557_reg[3]_i_1_n_4\,
      CO(1) => \result_9_11_reg_557_reg[3]_i_1_n_5\,
      CO(0) => \result_9_11_reg_557_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[3]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[3]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[3]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[3]_i_5_n_3\,
      O(3 downto 0) => \result_9_11_reg_557_reg[31]\(3 downto 0),
      S(3) => \result_9_11_reg_557[3]_i_2_n_3\,
      S(2) => \result_9_11_reg_557[3]_i_3_n_3\,
      S(1) => \result_9_11_reg_557[3]_i_4_n_3\,
      S(0) => \result_9_11_reg_557[3]_i_5_n_3\
    );
\result_9_11_reg_557_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_11_reg_557_reg[3]_i_1_n_3\,
      CO(3) => \result_9_11_reg_557_reg[7]_i_1_n_3\,
      CO(2) => \result_9_11_reg_557_reg[7]_i_1_n_4\,
      CO(1) => \result_9_11_reg_557_reg[7]_i_1_n_5\,
      CO(0) => \result_9_11_reg_557_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[7]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[7]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[7]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[7]_i_5_n_3\,
      O(3 downto 0) => \result_9_11_reg_557_reg[31]\(7 downto 4),
      S(3) => \result_9_11_reg_557[7]_i_2_n_3\,
      S(2) => \result_9_11_reg_557[7]_i_3_n_3\,
      S(1) => \result_9_11_reg_557[7]_i_4_n_3\,
      S(0) => \result_9_11_reg_557[7]_i_5_n_3\
    );
\result_9_13_reg_568[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(11),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_14\,
      O => \result_9_13_reg_568[11]_i_2_n_3\
    );
\result_9_13_reg_568[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(10),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_15\,
      O => \result_9_13_reg_568[11]_i_3_n_3\
    );
\result_9_13_reg_568[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(9),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_16\,
      O => \result_9_13_reg_568[11]_i_4_n_3\
    );
\result_9_13_reg_568[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(8),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_17\,
      O => \result_9_13_reg_568[11]_i_5_n_3\
    );
\result_9_13_reg_568[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(15),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_14\,
      O => \result_9_13_reg_568[15]_i_2_n_3\
    );
\result_9_13_reg_568[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(14),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_15\,
      O => \result_9_13_reg_568[15]_i_3_n_3\
    );
\result_9_13_reg_568[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(13),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_16\,
      O => \result_9_13_reg_568[15]_i_4_n_3\
    );
\result_9_13_reg_568[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(12),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_17\,
      O => \result_9_13_reg_568[15]_i_5_n_3\
    );
\result_9_13_reg_568[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(19),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_14\,
      O => \result_9_13_reg_568[19]_i_2_n_3\
    );
\result_9_13_reg_568[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(18),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_15\,
      O => \result_9_13_reg_568[19]_i_3_n_3\
    );
\result_9_13_reg_568[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(17),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_16\,
      O => \result_9_13_reg_568[19]_i_4_n_3\
    );
\result_9_13_reg_568[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(16),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_17\,
      O => \result_9_13_reg_568[19]_i_5_n_3\
    );
\result_9_13_reg_568[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(23),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_14\,
      O => \result_9_13_reg_568[23]_i_2_n_3\
    );
\result_9_13_reg_568[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(22),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_15\,
      O => \result_9_13_reg_568[23]_i_3_n_3\
    );
\result_9_13_reg_568[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(21),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_16\,
      O => \result_9_13_reg_568[23]_i_4_n_3\
    );
\result_9_13_reg_568[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(20),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_17\,
      O => \result_9_13_reg_568[23]_i_5_n_3\
    );
\result_9_13_reg_568[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(27),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_14\,
      O => \result_9_13_reg_568[27]_i_2_n_3\
    );
\result_9_13_reg_568[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(26),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_15\,
      O => \result_9_13_reg_568[27]_i_3_n_3\
    );
\result_9_13_reg_568[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(25),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_16\,
      O => \result_9_13_reg_568[27]_i_4_n_3\
    );
\result_9_13_reg_568[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(24),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_17\,
      O => \result_9_13_reg_568[27]_i_5_n_3\
    );
\result_9_13_reg_568[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_14_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(31),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_16\,
      O => \result_9_13_reg_568[31]_i_3_n_3\
    );
\result_9_13_reg_568[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(30),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_17\,
      O => \result_9_13_reg_568[31]_i_4_n_3\
    );
\result_9_13_reg_568[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(29),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_18\,
      O => \result_9_13_reg_568[31]_i_5_n_3\
    );
\result_9_13_reg_568[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_6_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(28),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_19\,
      O => \result_9_13_reg_568[31]_i_6_n_3\
    );
\result_9_13_reg_568[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(3),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_14\,
      O => \result_9_13_reg_568[3]_i_2_n_3\
    );
\result_9_13_reg_568[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(2),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_15\,
      O => \result_9_13_reg_568[3]_i_3_n_3\
    );
\result_9_13_reg_568[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(1),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_16\,
      O => \result_9_13_reg_568[3]_i_4_n_3\
    );
\result_9_13_reg_568[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(0),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_17\,
      O => \result_9_13_reg_568[3]_i_5_n_3\
    );
\result_9_13_reg_568[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(7),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_14\,
      O => \result_9_13_reg_568[7]_i_2_n_3\
    );
\result_9_13_reg_568[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(6),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_15\,
      O => \result_9_13_reg_568[7]_i_3_n_3\
    );
\result_9_13_reg_568[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(5),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_16\,
      O => \result_9_13_reg_568[7]_i_4_n_3\
    );
\result_9_13_reg_568[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(4),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_17\,
      O => \result_9_13_reg_568[7]_i_5_n_3\
    );
\result_9_13_reg_568_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_13_reg_568_reg[7]_i_1_n_3\,
      CO(3) => \result_9_13_reg_568_reg[11]_i_1_n_3\,
      CO(2) => \result_9_13_reg_568_reg[11]_i_1_n_4\,
      CO(1) => \result_9_13_reg_568_reg[11]_i_1_n_5\,
      CO(0) => \result_9_13_reg_568_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[11]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[11]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[11]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[11]_i_5_n_3\,
      O(3 downto 0) => \result_9_13_reg_568_reg[31]\(11 downto 8),
      S(3) => \result_9_13_reg_568[11]_i_2_n_3\,
      S(2) => \result_9_13_reg_568[11]_i_3_n_3\,
      S(1) => \result_9_13_reg_568[11]_i_4_n_3\,
      S(0) => \result_9_13_reg_568[11]_i_5_n_3\
    );
\result_9_13_reg_568_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_13_reg_568_reg[11]_i_1_n_3\,
      CO(3) => \result_9_13_reg_568_reg[15]_i_1_n_3\,
      CO(2) => \result_9_13_reg_568_reg[15]_i_1_n_4\,
      CO(1) => \result_9_13_reg_568_reg[15]_i_1_n_5\,
      CO(0) => \result_9_13_reg_568_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[15]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[15]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[15]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[15]_i_5_n_3\,
      O(3 downto 0) => \result_9_13_reg_568_reg[31]\(15 downto 12),
      S(3) => \result_9_13_reg_568[15]_i_2_n_3\,
      S(2) => \result_9_13_reg_568[15]_i_3_n_3\,
      S(1) => \result_9_13_reg_568[15]_i_4_n_3\,
      S(0) => \result_9_13_reg_568[15]_i_5_n_3\
    );
\result_9_13_reg_568_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_13_reg_568_reg[15]_i_1_n_3\,
      CO(3) => \result_9_13_reg_568_reg[19]_i_1_n_3\,
      CO(2) => \result_9_13_reg_568_reg[19]_i_1_n_4\,
      CO(1) => \result_9_13_reg_568_reg[19]_i_1_n_5\,
      CO(0) => \result_9_13_reg_568_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[19]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[19]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[19]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[19]_i_5_n_3\,
      O(3 downto 0) => \result_9_13_reg_568_reg[31]\(19 downto 16),
      S(3) => \result_9_13_reg_568[19]_i_2_n_3\,
      S(2) => \result_9_13_reg_568[19]_i_3_n_3\,
      S(1) => \result_9_13_reg_568[19]_i_4_n_3\,
      S(0) => \result_9_13_reg_568[19]_i_5_n_3\
    );
\result_9_13_reg_568_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_13_reg_568_reg[19]_i_1_n_3\,
      CO(3) => \result_9_13_reg_568_reg[23]_i_1_n_3\,
      CO(2) => \result_9_13_reg_568_reg[23]_i_1_n_4\,
      CO(1) => \result_9_13_reg_568_reg[23]_i_1_n_5\,
      CO(0) => \result_9_13_reg_568_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[23]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[23]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[23]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[23]_i_5_n_3\,
      O(3 downto 0) => \result_9_13_reg_568_reg[31]\(23 downto 20),
      S(3) => \result_9_13_reg_568[23]_i_2_n_3\,
      S(2) => \result_9_13_reg_568[23]_i_3_n_3\,
      S(1) => \result_9_13_reg_568[23]_i_4_n_3\,
      S(0) => \result_9_13_reg_568[23]_i_5_n_3\
    );
\result_9_13_reg_568_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_13_reg_568_reg[23]_i_1_n_3\,
      CO(3) => \result_9_13_reg_568_reg[27]_i_1_n_3\,
      CO(2) => \result_9_13_reg_568_reg[27]_i_1_n_4\,
      CO(1) => \result_9_13_reg_568_reg[27]_i_1_n_5\,
      CO(0) => \result_9_13_reg_568_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[27]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[27]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[27]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[27]_i_5_n_3\,
      O(3 downto 0) => \result_9_13_reg_568_reg[31]\(27 downto 24),
      S(3) => \result_9_13_reg_568[27]_i_2_n_3\,
      S(2) => \result_9_13_reg_568[27]_i_3_n_3\,
      S(1) => \result_9_13_reg_568[27]_i_4_n_3\,
      S(0) => \result_9_13_reg_568[27]_i_5_n_3\
    );
\result_9_13_reg_568_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_13_reg_568_reg[27]_i_1_n_3\,
      CO(3) => \NLW_result_9_13_reg_568_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \result_9_13_reg_568_reg[31]_i_2_n_4\,
      CO(1) => \result_9_13_reg_568_reg[31]_i_2_n_5\,
      CO(0) => \result_9_13_reg_568_reg[31]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \result_9_17_reg_590[31]_i_4_n_3\,
      DI(1) => \result_9_17_reg_590[31]_i_5_n_3\,
      DI(0) => \result_9_17_reg_590[31]_i_6_n_3\,
      O(3 downto 0) => \result_9_13_reg_568_reg[31]\(31 downto 28),
      S(3) => \result_9_13_reg_568[31]_i_3_n_3\,
      S(2) => \result_9_13_reg_568[31]_i_4_n_3\,
      S(1) => \result_9_13_reg_568[31]_i_5_n_3\,
      S(0) => \result_9_13_reg_568[31]_i_6_n_3\
    );
\result_9_13_reg_568_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_9_13_reg_568_reg[3]_i_1_n_3\,
      CO(2) => \result_9_13_reg_568_reg[3]_i_1_n_4\,
      CO(1) => \result_9_13_reg_568_reg[3]_i_1_n_5\,
      CO(0) => \result_9_13_reg_568_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[3]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[3]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[3]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[3]_i_5_n_3\,
      O(3 downto 0) => \result_9_13_reg_568_reg[31]\(3 downto 0),
      S(3) => \result_9_13_reg_568[3]_i_2_n_3\,
      S(2) => \result_9_13_reg_568[3]_i_3_n_3\,
      S(1) => \result_9_13_reg_568[3]_i_4_n_3\,
      S(0) => \result_9_13_reg_568[3]_i_5_n_3\
    );
\result_9_13_reg_568_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_13_reg_568_reg[3]_i_1_n_3\,
      CO(3) => \result_9_13_reg_568_reg[7]_i_1_n_3\,
      CO(2) => \result_9_13_reg_568_reg[7]_i_1_n_4\,
      CO(1) => \result_9_13_reg_568_reg[7]_i_1_n_5\,
      CO(0) => \result_9_13_reg_568_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[7]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[7]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[7]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[7]_i_5_n_3\,
      O(3 downto 0) => \result_9_13_reg_568_reg[31]\(7 downto 4),
      S(3) => \result_9_13_reg_568[7]_i_2_n_3\,
      S(2) => \result_9_13_reg_568[7]_i_3_n_3\,
      S(1) => \result_9_13_reg_568[7]_i_4_n_3\,
      S(0) => \result_9_13_reg_568[7]_i_5_n_3\
    );
\result_9_15_reg_579[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(11),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_14\,
      O => \result_9_15_reg_579[11]_i_2_n_3\
    );
\result_9_15_reg_579[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(10),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_15\,
      O => \result_9_15_reg_579[11]_i_3_n_3\
    );
\result_9_15_reg_579[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(9),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_16\,
      O => \result_9_15_reg_579[11]_i_4_n_3\
    );
\result_9_15_reg_579[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(8),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_17\,
      O => \result_9_15_reg_579[11]_i_5_n_3\
    );
\result_9_15_reg_579[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(15),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_14\,
      O => \result_9_15_reg_579[15]_i_2_n_3\
    );
\result_9_15_reg_579[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(14),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_15\,
      O => \result_9_15_reg_579[15]_i_3_n_3\
    );
\result_9_15_reg_579[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(13),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_16\,
      O => \result_9_15_reg_579[15]_i_4_n_3\
    );
\result_9_15_reg_579[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(12),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_17\,
      O => \result_9_15_reg_579[15]_i_5_n_3\
    );
\result_9_15_reg_579[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(19),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_14\,
      O => \result_9_15_reg_579[19]_i_2_n_3\
    );
\result_9_15_reg_579[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(18),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_15\,
      O => \result_9_15_reg_579[19]_i_3_n_3\
    );
\result_9_15_reg_579[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(17),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_16\,
      O => \result_9_15_reg_579[19]_i_4_n_3\
    );
\result_9_15_reg_579[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(16),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_17\,
      O => \result_9_15_reg_579[19]_i_5_n_3\
    );
\result_9_15_reg_579[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(23),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_14\,
      O => \result_9_15_reg_579[23]_i_2_n_3\
    );
\result_9_15_reg_579[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(22),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_15\,
      O => \result_9_15_reg_579[23]_i_3_n_3\
    );
\result_9_15_reg_579[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(21),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_16\,
      O => \result_9_15_reg_579[23]_i_4_n_3\
    );
\result_9_15_reg_579[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(20),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_17\,
      O => \result_9_15_reg_579[23]_i_5_n_3\
    );
\result_9_15_reg_579[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(27),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_14\,
      O => \result_9_15_reg_579[27]_i_2_n_3\
    );
\result_9_15_reg_579[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(26),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_15\,
      O => \result_9_15_reg_579[27]_i_3_n_3\
    );
\result_9_15_reg_579[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(25),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_16\,
      O => \result_9_15_reg_579[27]_i_4_n_3\
    );
\result_9_15_reg_579[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(24),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_17\,
      O => \result_9_15_reg_579[27]_i_5_n_3\
    );
\result_9_15_reg_579[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_14_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(31),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_16\,
      O => \result_9_15_reg_579[31]_i_3_n_3\
    );
\result_9_15_reg_579[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(30),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_17\,
      O => \result_9_15_reg_579[31]_i_4_n_3\
    );
\result_9_15_reg_579[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(29),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_18\,
      O => \result_9_15_reg_579[31]_i_5_n_3\
    );
\result_9_15_reg_579[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_6_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(28),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_19\,
      O => \result_9_15_reg_579[31]_i_6_n_3\
    );
\result_9_15_reg_579[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(3),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_14\,
      O => \result_9_15_reg_579[3]_i_2_n_3\
    );
\result_9_15_reg_579[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(2),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_15\,
      O => \result_9_15_reg_579[3]_i_3_n_3\
    );
\result_9_15_reg_579[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(1),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_16\,
      O => \result_9_15_reg_579[3]_i_4_n_3\
    );
\result_9_15_reg_579[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(0),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_17\,
      O => \result_9_15_reg_579[3]_i_5_n_3\
    );
\result_9_15_reg_579[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(7),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_14\,
      O => \result_9_15_reg_579[7]_i_2_n_3\
    );
\result_9_15_reg_579[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(6),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_15\,
      O => \result_9_15_reg_579[7]_i_3_n_3\
    );
\result_9_15_reg_579[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(5),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_16\,
      O => \result_9_15_reg_579[7]_i_4_n_3\
    );
\result_9_15_reg_579[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(4),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_17\,
      O => \result_9_15_reg_579[7]_i_5_n_3\
    );
\result_9_15_reg_579_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_15_reg_579_reg[7]_i_1_n_3\,
      CO(3) => \result_9_15_reg_579_reg[11]_i_1_n_3\,
      CO(2) => \result_9_15_reg_579_reg[11]_i_1_n_4\,
      CO(1) => \result_9_15_reg_579_reg[11]_i_1_n_5\,
      CO(0) => \result_9_15_reg_579_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[11]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[11]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[11]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[11]_i_5_n_3\,
      O(3 downto 0) => \result_9_15_reg_579_reg[31]\(11 downto 8),
      S(3) => \result_9_15_reg_579[11]_i_2_n_3\,
      S(2) => \result_9_15_reg_579[11]_i_3_n_3\,
      S(1) => \result_9_15_reg_579[11]_i_4_n_3\,
      S(0) => \result_9_15_reg_579[11]_i_5_n_3\
    );
\result_9_15_reg_579_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_15_reg_579_reg[11]_i_1_n_3\,
      CO(3) => \result_9_15_reg_579_reg[15]_i_1_n_3\,
      CO(2) => \result_9_15_reg_579_reg[15]_i_1_n_4\,
      CO(1) => \result_9_15_reg_579_reg[15]_i_1_n_5\,
      CO(0) => \result_9_15_reg_579_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[15]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[15]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[15]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[15]_i_5_n_3\,
      O(3 downto 0) => \result_9_15_reg_579_reg[31]\(15 downto 12),
      S(3) => \result_9_15_reg_579[15]_i_2_n_3\,
      S(2) => \result_9_15_reg_579[15]_i_3_n_3\,
      S(1) => \result_9_15_reg_579[15]_i_4_n_3\,
      S(0) => \result_9_15_reg_579[15]_i_5_n_3\
    );
\result_9_15_reg_579_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_15_reg_579_reg[15]_i_1_n_3\,
      CO(3) => \result_9_15_reg_579_reg[19]_i_1_n_3\,
      CO(2) => \result_9_15_reg_579_reg[19]_i_1_n_4\,
      CO(1) => \result_9_15_reg_579_reg[19]_i_1_n_5\,
      CO(0) => \result_9_15_reg_579_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[19]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[19]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[19]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[19]_i_5_n_3\,
      O(3 downto 0) => \result_9_15_reg_579_reg[31]\(19 downto 16),
      S(3) => \result_9_15_reg_579[19]_i_2_n_3\,
      S(2) => \result_9_15_reg_579[19]_i_3_n_3\,
      S(1) => \result_9_15_reg_579[19]_i_4_n_3\,
      S(0) => \result_9_15_reg_579[19]_i_5_n_3\
    );
\result_9_15_reg_579_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_15_reg_579_reg[19]_i_1_n_3\,
      CO(3) => \result_9_15_reg_579_reg[23]_i_1_n_3\,
      CO(2) => \result_9_15_reg_579_reg[23]_i_1_n_4\,
      CO(1) => \result_9_15_reg_579_reg[23]_i_1_n_5\,
      CO(0) => \result_9_15_reg_579_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[23]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[23]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[23]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[23]_i_5_n_3\,
      O(3 downto 0) => \result_9_15_reg_579_reg[31]\(23 downto 20),
      S(3) => \result_9_15_reg_579[23]_i_2_n_3\,
      S(2) => \result_9_15_reg_579[23]_i_3_n_3\,
      S(1) => \result_9_15_reg_579[23]_i_4_n_3\,
      S(0) => \result_9_15_reg_579[23]_i_5_n_3\
    );
\result_9_15_reg_579_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_15_reg_579_reg[23]_i_1_n_3\,
      CO(3) => \result_9_15_reg_579_reg[27]_i_1_n_3\,
      CO(2) => \result_9_15_reg_579_reg[27]_i_1_n_4\,
      CO(1) => \result_9_15_reg_579_reg[27]_i_1_n_5\,
      CO(0) => \result_9_15_reg_579_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[27]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[27]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[27]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[27]_i_5_n_3\,
      O(3 downto 0) => \result_9_15_reg_579_reg[31]\(27 downto 24),
      S(3) => \result_9_15_reg_579[27]_i_2_n_3\,
      S(2) => \result_9_15_reg_579[27]_i_3_n_3\,
      S(1) => \result_9_15_reg_579[27]_i_4_n_3\,
      S(0) => \result_9_15_reg_579[27]_i_5_n_3\
    );
\result_9_15_reg_579_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_15_reg_579_reg[27]_i_1_n_3\,
      CO(3) => \NLW_result_9_15_reg_579_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \result_9_15_reg_579_reg[31]_i_2_n_4\,
      CO(1) => \result_9_15_reg_579_reg[31]_i_2_n_5\,
      CO(0) => \result_9_15_reg_579_reg[31]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \result_9_17_reg_590[31]_i_4_n_3\,
      DI(1) => \result_9_17_reg_590[31]_i_5_n_3\,
      DI(0) => \result_9_17_reg_590[31]_i_6_n_3\,
      O(3 downto 0) => \result_9_15_reg_579_reg[31]\(31 downto 28),
      S(3) => \result_9_15_reg_579[31]_i_3_n_3\,
      S(2) => \result_9_15_reg_579[31]_i_4_n_3\,
      S(1) => \result_9_15_reg_579[31]_i_5_n_3\,
      S(0) => \result_9_15_reg_579[31]_i_6_n_3\
    );
\result_9_15_reg_579_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_9_15_reg_579_reg[3]_i_1_n_3\,
      CO(2) => \result_9_15_reg_579_reg[3]_i_1_n_4\,
      CO(1) => \result_9_15_reg_579_reg[3]_i_1_n_5\,
      CO(0) => \result_9_15_reg_579_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[3]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[3]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[3]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[3]_i_5_n_3\,
      O(3 downto 0) => \result_9_15_reg_579_reg[31]\(3 downto 0),
      S(3) => \result_9_15_reg_579[3]_i_2_n_3\,
      S(2) => \result_9_15_reg_579[3]_i_3_n_3\,
      S(1) => \result_9_15_reg_579[3]_i_4_n_3\,
      S(0) => \result_9_15_reg_579[3]_i_5_n_3\
    );
\result_9_15_reg_579_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_15_reg_579_reg[3]_i_1_n_3\,
      CO(3) => \result_9_15_reg_579_reg[7]_i_1_n_3\,
      CO(2) => \result_9_15_reg_579_reg[7]_i_1_n_4\,
      CO(1) => \result_9_15_reg_579_reg[7]_i_1_n_5\,
      CO(0) => \result_9_15_reg_579_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[7]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[7]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[7]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[7]_i_5_n_3\,
      O(3 downto 0) => \result_9_15_reg_579_reg[31]\(7 downto 4),
      S(3) => \result_9_15_reg_579[7]_i_2_n_3\,
      S(2) => \result_9_15_reg_579[7]_i_3_n_3\,
      S(1) => \result_9_15_reg_579[7]_i_4_n_3\,
      S(0) => \result_9_15_reg_579[7]_i_5_n_3\
    );
\result_9_17_reg_590[11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(11),
      I1 => \result_9_13_reg_568_reg[31]_0\(11),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(11),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(11),
      O => \result_9_17_reg_590[11]_i_18_n_3\
    );
\result_9_17_reg_590[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(11),
      I1 => \result_9_9_reg_524_reg[31]_0\(11),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(11),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(11),
      O => \result_9_17_reg_590[11]_i_19_n_3\
    );
\result_9_17_reg_590[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[11]_i_10_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(11),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(11),
      I5 => Q(0),
      O => \result_9_17_reg_590[11]_i_2_n_3\
    );
\result_9_17_reg_590[11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(10),
      I1 => \result_9_13_reg_568_reg[31]_0\(10),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(10),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(10),
      O => \result_9_17_reg_590[11]_i_20_n_3\
    );
\result_9_17_reg_590[11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(10),
      I1 => \result_9_9_reg_524_reg[31]_0\(10),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(10),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(10),
      O => \result_9_17_reg_590[11]_i_21_n_3\
    );
\result_9_17_reg_590[11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(9),
      I1 => \result_9_13_reg_568_reg[31]_0\(9),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(9),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(9),
      O => \result_9_17_reg_590[11]_i_22_n_3\
    );
\result_9_17_reg_590[11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(9),
      I1 => \result_9_9_reg_524_reg[31]_0\(9),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(9),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(9),
      O => \result_9_17_reg_590[11]_i_23_n_3\
    );
\result_9_17_reg_590[11]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(8),
      I1 => \result_9_13_reg_568_reg[31]_0\(8),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(8),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(8),
      O => \result_9_17_reg_590[11]_i_24_n_3\
    );
\result_9_17_reg_590[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(8),
      I1 => \result_9_9_reg_524_reg[31]_0\(8),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(8),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(8),
      O => \result_9_17_reg_590[11]_i_25_n_3\
    );
\result_9_17_reg_590[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[11]_i_11_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(10),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(10),
      I5 => Q(0),
      O => \result_9_17_reg_590[11]_i_3_n_3\
    );
\result_9_17_reg_590[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[11]_i_12_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(9),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(9),
      I5 => Q(0),
      O => \result_9_17_reg_590[11]_i_4_n_3\
    );
\result_9_17_reg_590[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[11]_i_13_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(8),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(8),
      I5 => Q(0),
      O => \result_9_17_reg_590[11]_i_5_n_3\
    );
\result_9_17_reg_590[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(11),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_14\,
      O => \result_9_17_reg_590[11]_i_6_n_3\
    );
\result_9_17_reg_590[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(10),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_15\,
      O => \result_9_17_reg_590[11]_i_7_n_3\
    );
\result_9_17_reg_590[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(9),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_16\,
      O => \result_9_17_reg_590[11]_i_8_n_3\
    );
\result_9_17_reg_590[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(8),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_17\,
      O => \result_9_17_reg_590[11]_i_9_n_3\
    );
\result_9_17_reg_590[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(15),
      I1 => \result_9_13_reg_568_reg[31]_0\(15),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(15),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(15),
      O => \result_9_17_reg_590[15]_i_18_n_3\
    );
\result_9_17_reg_590[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(15),
      I1 => \result_9_9_reg_524_reg[31]_0\(15),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(15),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(15),
      O => \result_9_17_reg_590[15]_i_19_n_3\
    );
\result_9_17_reg_590[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[15]_i_10_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(15),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(15),
      I5 => Q(0),
      O => \result_9_17_reg_590[15]_i_2_n_3\
    );
\result_9_17_reg_590[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(14),
      I1 => \result_9_13_reg_568_reg[31]_0\(14),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(14),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(14),
      O => \result_9_17_reg_590[15]_i_20_n_3\
    );
\result_9_17_reg_590[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(14),
      I1 => \result_9_9_reg_524_reg[31]_0\(14),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(14),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(14),
      O => \result_9_17_reg_590[15]_i_21_n_3\
    );
\result_9_17_reg_590[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(13),
      I1 => \result_9_13_reg_568_reg[31]_0\(13),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(13),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(13),
      O => \result_9_17_reg_590[15]_i_22_n_3\
    );
\result_9_17_reg_590[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(13),
      I1 => \result_9_9_reg_524_reg[31]_0\(13),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(13),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(13),
      O => \result_9_17_reg_590[15]_i_23_n_3\
    );
\result_9_17_reg_590[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(12),
      I1 => \result_9_13_reg_568_reg[31]_0\(12),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(12),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(12),
      O => \result_9_17_reg_590[15]_i_24_n_3\
    );
\result_9_17_reg_590[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(12),
      I1 => \result_9_9_reg_524_reg[31]_0\(12),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(12),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(12),
      O => \result_9_17_reg_590[15]_i_25_n_3\
    );
\result_9_17_reg_590[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[15]_i_11_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(14),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(14),
      I5 => Q(0),
      O => \result_9_17_reg_590[15]_i_3_n_3\
    );
\result_9_17_reg_590[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[15]_i_12_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(13),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(13),
      I5 => Q(0),
      O => \result_9_17_reg_590[15]_i_4_n_3\
    );
\result_9_17_reg_590[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[15]_i_13_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(12),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(12),
      I5 => Q(0),
      O => \result_9_17_reg_590[15]_i_5_n_3\
    );
\result_9_17_reg_590[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(15),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_14\,
      O => \result_9_17_reg_590[15]_i_6_n_3\
    );
\result_9_17_reg_590[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(14),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_15\,
      O => \result_9_17_reg_590[15]_i_7_n_3\
    );
\result_9_17_reg_590[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(13),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_16\,
      O => \result_9_17_reg_590[15]_i_8_n_3\
    );
\result_9_17_reg_590[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(12),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_17\,
      O => \result_9_17_reg_590[15]_i_9_n_3\
    );
\result_9_17_reg_590[19]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(19),
      I1 => \result_9_13_reg_568_reg[31]_0\(19),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(19),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(19),
      O => \result_9_17_reg_590[19]_i_18_n_3\
    );
\result_9_17_reg_590[19]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(19),
      I1 => \result_9_9_reg_524_reg[31]_0\(19),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(19),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(19),
      O => \result_9_17_reg_590[19]_i_19_n_3\
    );
\result_9_17_reg_590[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[19]_i_10_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(19),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(19),
      I5 => Q(0),
      O => \result_9_17_reg_590[19]_i_2_n_3\
    );
\result_9_17_reg_590[19]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(18),
      I1 => \result_9_13_reg_568_reg[31]_0\(18),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(18),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(18),
      O => \result_9_17_reg_590[19]_i_20_n_3\
    );
\result_9_17_reg_590[19]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(18),
      I1 => \result_9_9_reg_524_reg[31]_0\(18),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(18),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(18),
      O => \result_9_17_reg_590[19]_i_21_n_3\
    );
\result_9_17_reg_590[19]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(17),
      I1 => \result_9_13_reg_568_reg[31]_0\(17),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(17),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(17),
      O => \result_9_17_reg_590[19]_i_22_n_3\
    );
\result_9_17_reg_590[19]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(17),
      I1 => \result_9_9_reg_524_reg[31]_0\(17),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(17),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(17),
      O => \result_9_17_reg_590[19]_i_23_n_3\
    );
\result_9_17_reg_590[19]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(16),
      I1 => \result_9_13_reg_568_reg[31]_0\(16),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(16),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(16),
      O => \result_9_17_reg_590[19]_i_24_n_3\
    );
\result_9_17_reg_590[19]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(16),
      I1 => \result_9_9_reg_524_reg[31]_0\(16),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(16),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(16),
      O => \result_9_17_reg_590[19]_i_25_n_3\
    );
\result_9_17_reg_590[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[19]_i_11_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(18),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(18),
      I5 => Q(0),
      O => \result_9_17_reg_590[19]_i_3_n_3\
    );
\result_9_17_reg_590[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[19]_i_12_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(17),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(17),
      I5 => Q(0),
      O => \result_9_17_reg_590[19]_i_4_n_3\
    );
\result_9_17_reg_590[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[19]_i_13_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(16),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(16),
      I5 => Q(0),
      O => \result_9_17_reg_590[19]_i_5_n_3\
    );
\result_9_17_reg_590[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(19),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_14\,
      O => \result_9_17_reg_590[19]_i_6_n_3\
    );
\result_9_17_reg_590[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(18),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_15\,
      O => \result_9_17_reg_590[19]_i_7_n_3\
    );
\result_9_17_reg_590[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(17),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_16\,
      O => \result_9_17_reg_590[19]_i_8_n_3\
    );
\result_9_17_reg_590[19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(16),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_17\,
      O => \result_9_17_reg_590[19]_i_9_n_3\
    );
\result_9_17_reg_590[23]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(23),
      I1 => \result_9_13_reg_568_reg[31]_0\(23),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(23),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(23),
      O => \result_9_17_reg_590[23]_i_18_n_3\
    );
\result_9_17_reg_590[23]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(23),
      I1 => \result_9_9_reg_524_reg[31]_0\(23),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(23),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(23),
      O => \result_9_17_reg_590[23]_i_19_n_3\
    );
\result_9_17_reg_590[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[23]_i_10_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(23),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(23),
      I5 => Q(0),
      O => \result_9_17_reg_590[23]_i_2_n_3\
    );
\result_9_17_reg_590[23]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(22),
      I1 => \result_9_13_reg_568_reg[31]_0\(22),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(22),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(22),
      O => \result_9_17_reg_590[23]_i_20_n_3\
    );
\result_9_17_reg_590[23]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(22),
      I1 => \result_9_9_reg_524_reg[31]_0\(22),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(22),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(22),
      O => \result_9_17_reg_590[23]_i_21_n_3\
    );
\result_9_17_reg_590[23]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(21),
      I1 => \result_9_13_reg_568_reg[31]_0\(21),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(21),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(21),
      O => \result_9_17_reg_590[23]_i_22_n_3\
    );
\result_9_17_reg_590[23]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(21),
      I1 => \result_9_9_reg_524_reg[31]_0\(21),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(21),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(21),
      O => \result_9_17_reg_590[23]_i_23_n_3\
    );
\result_9_17_reg_590[23]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(20),
      I1 => \result_9_13_reg_568_reg[31]_0\(20),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(20),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(20),
      O => \result_9_17_reg_590[23]_i_24_n_3\
    );
\result_9_17_reg_590[23]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(20),
      I1 => \result_9_9_reg_524_reg[31]_0\(20),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(20),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(20),
      O => \result_9_17_reg_590[23]_i_25_n_3\
    );
\result_9_17_reg_590[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[23]_i_11_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(22),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(22),
      I5 => Q(0),
      O => \result_9_17_reg_590[23]_i_3_n_3\
    );
\result_9_17_reg_590[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[23]_i_12_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(21),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(21),
      I5 => Q(0),
      O => \result_9_17_reg_590[23]_i_4_n_3\
    );
\result_9_17_reg_590[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[23]_i_13_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(20),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(20),
      I5 => Q(0),
      O => \result_9_17_reg_590[23]_i_5_n_3\
    );
\result_9_17_reg_590[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(23),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_14\,
      O => \result_9_17_reg_590[23]_i_6_n_3\
    );
\result_9_17_reg_590[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(22),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_15\,
      O => \result_9_17_reg_590[23]_i_7_n_3\
    );
\result_9_17_reg_590[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(21),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_16\,
      O => \result_9_17_reg_590[23]_i_8_n_3\
    );
\result_9_17_reg_590[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(20),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_17\,
      O => \result_9_17_reg_590[23]_i_9_n_3\
    );
\result_9_17_reg_590[27]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(27),
      I1 => \result_9_13_reg_568_reg[31]_0\(27),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(27),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(27),
      O => \result_9_17_reg_590[27]_i_18_n_3\
    );
\result_9_17_reg_590[27]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(27),
      I1 => \result_9_9_reg_524_reg[31]_0\(27),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(27),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(27),
      O => \result_9_17_reg_590[27]_i_19_n_3\
    );
\result_9_17_reg_590[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[27]_i_10_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(27),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(27),
      I5 => Q(0),
      O => \result_9_17_reg_590[27]_i_2_n_3\
    );
\result_9_17_reg_590[27]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(26),
      I1 => \result_9_13_reg_568_reg[31]_0\(26),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(26),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(26),
      O => \result_9_17_reg_590[27]_i_20_n_3\
    );
\result_9_17_reg_590[27]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(26),
      I1 => \result_9_9_reg_524_reg[31]_0\(26),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(26),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(26),
      O => \result_9_17_reg_590[27]_i_21_n_3\
    );
\result_9_17_reg_590[27]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(25),
      I1 => \result_9_13_reg_568_reg[31]_0\(25),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(25),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(25),
      O => \result_9_17_reg_590[27]_i_22_n_3\
    );
\result_9_17_reg_590[27]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(25),
      I1 => \result_9_9_reg_524_reg[31]_0\(25),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(25),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(25),
      O => \result_9_17_reg_590[27]_i_23_n_3\
    );
\result_9_17_reg_590[27]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(24),
      I1 => \result_9_13_reg_568_reg[31]_0\(24),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(24),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(24),
      O => \result_9_17_reg_590[27]_i_24_n_3\
    );
\result_9_17_reg_590[27]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(24),
      I1 => \result_9_9_reg_524_reg[31]_0\(24),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(24),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(24),
      O => \result_9_17_reg_590[27]_i_25_n_3\
    );
\result_9_17_reg_590[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[27]_i_11_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(26),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(26),
      I5 => Q(0),
      O => \result_9_17_reg_590[27]_i_3_n_3\
    );
\result_9_17_reg_590[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[27]_i_12_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(25),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(25),
      I5 => Q(0),
      O => \result_9_17_reg_590[27]_i_4_n_3\
    );
\result_9_17_reg_590[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[27]_i_13_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(24),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(24),
      I5 => Q(0),
      O => \result_9_17_reg_590[27]_i_5_n_3\
    );
\result_9_17_reg_590[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(27),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_14\,
      O => \result_9_17_reg_590[27]_i_6_n_3\
    );
\result_9_17_reg_590[27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(26),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_15\,
      O => \result_9_17_reg_590[27]_i_7_n_3\
    );
\result_9_17_reg_590[27]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(25),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_16\,
      O => \result_9_17_reg_590[27]_i_8_n_3\
    );
\result_9_17_reg_590[27]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(24),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_17\,
      O => \result_9_17_reg_590[27]_i_9_n_3\
    );
\result_9_17_reg_590[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_6_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(28),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_19\,
      O => \result_9_17_reg_590[31]_i_10_n_3\
    );
\result_9_17_reg_590[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[31]_i_26_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(31),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(31),
      I5 => Q(0),
      O => \result_9_17_reg_590[31]_i_14_n_3\
    );
\result_9_17_reg_590[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(30),
      I1 => \result_9_13_reg_568_reg[31]_0\(30),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(30),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(30),
      O => \result_9_17_reg_590[31]_i_20_n_3\
    );
\result_9_17_reg_590[31]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(30),
      I1 => \result_9_9_reg_524_reg[31]_0\(30),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(30),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(30),
      O => \result_9_17_reg_590[31]_i_21_n_3\
    );
\result_9_17_reg_590[31]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(29),
      I1 => \result_9_13_reg_568_reg[31]_0\(29),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(29),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(29),
      O => \result_9_17_reg_590[31]_i_22_n_3\
    );
\result_9_17_reg_590[31]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(29),
      I1 => \result_9_9_reg_524_reg[31]_0\(29),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(29),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(29),
      O => \result_9_17_reg_590[31]_i_23_n_3\
    );
\result_9_17_reg_590[31]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(28),
      I1 => \result_9_13_reg_568_reg[31]_0\(28),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(28),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(28),
      O => \result_9_17_reg_590[31]_i_24_n_3\
    );
\result_9_17_reg_590[31]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(28),
      I1 => \result_9_9_reg_524_reg[31]_0\(28),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(28),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(28),
      O => \result_9_17_reg_590[31]_i_25_n_3\
    );
\result_9_17_reg_590[31]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(31),
      I1 => \result_9_13_reg_568_reg[31]_0\(31),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(31),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(31),
      O => \result_9_17_reg_590[31]_i_27_n_3\
    );
\result_9_17_reg_590[31]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(31),
      I1 => \result_9_9_reg_524_reg[31]_0\(31),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(31),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(31),
      O => \result_9_17_reg_590[31]_i_28_n_3\
    );
\result_9_17_reg_590[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[31]_i_11_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(30),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(30),
      I5 => Q(0),
      O => \result_9_17_reg_590[31]_i_4_n_3\
    );
\result_9_17_reg_590[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[31]_i_12_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(29),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(29),
      I5 => Q(0),
      O => \result_9_17_reg_590[31]_i_5_n_3\
    );
\result_9_17_reg_590[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[31]_i_13_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(28),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(28),
      I5 => Q(0),
      O => \result_9_17_reg_590[31]_i_6_n_3\
    );
\result_9_17_reg_590[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_14_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(31),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_16\,
      O => \result_9_17_reg_590[31]_i_7_n_3\
    );
\result_9_17_reg_590[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(30),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_17\,
      O => \result_9_17_reg_590[31]_i_8_n_3\
    );
\result_9_17_reg_590[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(29),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_18\,
      O => \result_9_17_reg_590[31]_i_9_n_3\
    );
\result_9_17_reg_590[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(3),
      I1 => \result_9_13_reg_568_reg[31]_0\(3),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(3),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(3),
      O => \result_9_17_reg_590[3]_i_18_n_3\
    );
\result_9_17_reg_590[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(3),
      I1 => \result_9_9_reg_524_reg[31]_0\(3),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(3),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(3),
      O => \result_9_17_reg_590[3]_i_19_n_3\
    );
\result_9_17_reg_590[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[3]_i_10_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(3),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(3),
      I5 => Q(0),
      O => \result_9_17_reg_590[3]_i_2_n_3\
    );
\result_9_17_reg_590[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(2),
      I1 => \result_9_13_reg_568_reg[31]_0\(2),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(2),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(2),
      O => \result_9_17_reg_590[3]_i_20_n_3\
    );
\result_9_17_reg_590[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(2),
      I1 => \result_9_9_reg_524_reg[31]_0\(2),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(2),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(2),
      O => \result_9_17_reg_590[3]_i_21_n_3\
    );
\result_9_17_reg_590[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(1),
      I1 => \result_9_13_reg_568_reg[31]_0\(1),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(1),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(1),
      O => \result_9_17_reg_590[3]_i_22_n_3\
    );
\result_9_17_reg_590[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(1),
      I1 => \result_9_9_reg_524_reg[31]_0\(1),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(1),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(1),
      O => \result_9_17_reg_590[3]_i_23_n_3\
    );
\result_9_17_reg_590[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(0),
      I1 => \result_9_13_reg_568_reg[31]_0\(0),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(0),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(0),
      O => \result_9_17_reg_590[3]_i_24_n_3\
    );
\result_9_17_reg_590[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(0),
      I1 => \result_9_9_reg_524_reg[31]_0\(0),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(0),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(0),
      O => \result_9_17_reg_590[3]_i_25_n_3\
    );
\result_9_17_reg_590[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[3]_i_11_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(2),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(2),
      I5 => Q(0),
      O => \result_9_17_reg_590[3]_i_3_n_3\
    );
\result_9_17_reg_590[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[3]_i_12_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(1),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(1),
      I5 => Q(0),
      O => \result_9_17_reg_590[3]_i_4_n_3\
    );
\result_9_17_reg_590[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[3]_i_13_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(0),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(0),
      I5 => Q(0),
      O => \result_9_17_reg_590[3]_i_5_n_3\
    );
\result_9_17_reg_590[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(3),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_14\,
      O => \result_9_17_reg_590[3]_i_6_n_3\
    );
\result_9_17_reg_590[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(2),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_15\,
      O => \result_9_17_reg_590[3]_i_7_n_3\
    );
\result_9_17_reg_590[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(1),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_16\,
      O => \result_9_17_reg_590[3]_i_8_n_3\
    );
\result_9_17_reg_590[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(0),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_17\,
      O => \result_9_17_reg_590[3]_i_9_n_3\
    );
\result_9_17_reg_590[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(7),
      I1 => \result_9_13_reg_568_reg[31]_0\(7),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(7),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(7),
      O => \result_9_17_reg_590[7]_i_18_n_3\
    );
\result_9_17_reg_590[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(7),
      I1 => \result_9_9_reg_524_reg[31]_0\(7),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(7),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(7),
      O => \result_9_17_reg_590[7]_i_19_n_3\
    );
\result_9_17_reg_590[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[7]_i_10_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(7),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(7),
      I5 => Q(0),
      O => \result_9_17_reg_590[7]_i_2_n_3\
    );
\result_9_17_reg_590[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(6),
      I1 => \result_9_13_reg_568_reg[31]_0\(6),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(6),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(6),
      O => \result_9_17_reg_590[7]_i_20_n_3\
    );
\result_9_17_reg_590[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(6),
      I1 => \result_9_9_reg_524_reg[31]_0\(6),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(6),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(6),
      O => \result_9_17_reg_590[7]_i_21_n_3\
    );
\result_9_17_reg_590[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(5),
      I1 => \result_9_13_reg_568_reg[31]_0\(5),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(5),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(5),
      O => \result_9_17_reg_590[7]_i_22_n_3\
    );
\result_9_17_reg_590[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(5),
      I1 => \result_9_9_reg_524_reg[31]_0\(5),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(5),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(5),
      O => \result_9_17_reg_590[7]_i_23_n_3\
    );
\result_9_17_reg_590[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_11_reg_557_reg[31]_0\(4),
      I1 => \result_9_13_reg_568_reg[31]_0\(4),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_15_reg_579_reg[31]_0\(4),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(4),
      O => \result_9_17_reg_590[7]_i_24_n_3\
    );
\result_9_17_reg_590[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_9_7_reg_513_reg[31]_0\(4),
      I1 => \result_9_9_reg_524_reg[31]_0\(4),
      I2 => \i1_reg_601_reg[3]\(1),
      I3 => \result_9_20_reg_535_reg[31]_0\(4),
      I4 => \i1_reg_601_reg[3]\(0),
      I5 => \result_9_3_reg_546_reg[31]_0\(4),
      O => \result_9_17_reg_590[7]_i_25_n_3\
    );
\result_9_17_reg_590[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[7]_i_11_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(6),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(6),
      I5 => Q(0),
      O => \result_9_17_reg_590[7]_i_3_n_3\
    );
\result_9_17_reg_590[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[7]_i_12_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(5),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(5),
      I5 => Q(0),
      O => \result_9_17_reg_590[7]_i_4_n_3\
    );
\result_9_17_reg_590[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE444E4"
    )
        port map (
      I0 => \i1_reg_601_reg[3]\(3),
      I1 => \result_9_17_reg_590_reg[7]_i_13_n_3\,
      I2 => \result_8_2_reg_502_reg[31]_0\(4),
      I3 => \i1_reg_601_reg[3]\(0),
      I4 => \result_9_2_reg_491_reg[31]_0\(4),
      I5 => Q(0),
      O => \result_9_17_reg_590[7]_i_5_n_3\
    );
\result_9_17_reg_590[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(7),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_14\,
      O => \result_9_17_reg_590[7]_i_6_n_3\
    );
\result_9_17_reg_590[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(6),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_15\,
      O => \result_9_17_reg_590[7]_i_7_n_3\
    );
\result_9_17_reg_590[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(5),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_16\,
      O => \result_9_17_reg_590[7]_i_8_n_3\
    );
\result_9_17_reg_590[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(4),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_17\,
      O => \result_9_17_reg_590[7]_i_9_n_3\
    );
\result_9_17_reg_590_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_17_reg_590_reg[7]_i_1_n_3\,
      CO(3) => \result_9_17_reg_590_reg[11]_i_1_n_3\,
      CO(2) => \result_9_17_reg_590_reg[11]_i_1_n_4\,
      CO(1) => \result_9_17_reg_590_reg[11]_i_1_n_5\,
      CO(0) => \result_9_17_reg_590_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[11]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[11]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[11]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[11]_i_5_n_3\,
      O(3 downto 0) => \out\(11 downto 8),
      S(3) => \result_9_17_reg_590[11]_i_6_n_3\,
      S(2) => \result_9_17_reg_590[11]_i_7_n_3\,
      S(1) => \result_9_17_reg_590[11]_i_8_n_3\,
      S(0) => \result_9_17_reg_590[11]_i_9_n_3\
    );
\result_9_17_reg_590_reg[11]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[11]_i_18_n_3\,
      I1 => \result_9_17_reg_590[11]_i_19_n_3\,
      O => \result_9_17_reg_590_reg[11]_i_10_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[11]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[11]_i_20_n_3\,
      I1 => \result_9_17_reg_590[11]_i_21_n_3\,
      O => \result_9_17_reg_590_reg[11]_i_11_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[11]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[11]_i_22_n_3\,
      I1 => \result_9_17_reg_590[11]_i_23_n_3\,
      O => \result_9_17_reg_590_reg[11]_i_12_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[11]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[11]_i_24_n_3\,
      I1 => \result_9_17_reg_590[11]_i_25_n_3\,
      O => \result_9_17_reg_590_reg[11]_i_13_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_17_reg_590_reg[11]_i_1_n_3\,
      CO(3) => \result_9_17_reg_590_reg[15]_i_1_n_3\,
      CO(2) => \result_9_17_reg_590_reg[15]_i_1_n_4\,
      CO(1) => \result_9_17_reg_590_reg[15]_i_1_n_5\,
      CO(0) => \result_9_17_reg_590_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[15]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[15]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[15]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[15]_i_5_n_3\,
      O(3 downto 0) => \out\(15 downto 12),
      S(3) => \result_9_17_reg_590[15]_i_6_n_3\,
      S(2) => \result_9_17_reg_590[15]_i_7_n_3\,
      S(1) => \result_9_17_reg_590[15]_i_8_n_3\,
      S(0) => \result_9_17_reg_590[15]_i_9_n_3\
    );
\result_9_17_reg_590_reg[15]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[15]_i_18_n_3\,
      I1 => \result_9_17_reg_590[15]_i_19_n_3\,
      O => \result_9_17_reg_590_reg[15]_i_10_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[15]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[15]_i_20_n_3\,
      I1 => \result_9_17_reg_590[15]_i_21_n_3\,
      O => \result_9_17_reg_590_reg[15]_i_11_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[15]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[15]_i_22_n_3\,
      I1 => \result_9_17_reg_590[15]_i_23_n_3\,
      O => \result_9_17_reg_590_reg[15]_i_12_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[15]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[15]_i_24_n_3\,
      I1 => \result_9_17_reg_590[15]_i_25_n_3\,
      O => \result_9_17_reg_590_reg[15]_i_13_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_17_reg_590_reg[15]_i_1_n_3\,
      CO(3) => \result_9_17_reg_590_reg[19]_i_1_n_3\,
      CO(2) => \result_9_17_reg_590_reg[19]_i_1_n_4\,
      CO(1) => \result_9_17_reg_590_reg[19]_i_1_n_5\,
      CO(0) => \result_9_17_reg_590_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[19]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[19]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[19]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[19]_i_5_n_3\,
      O(3 downto 0) => \out\(19 downto 16),
      S(3) => \result_9_17_reg_590[19]_i_6_n_3\,
      S(2) => \result_9_17_reg_590[19]_i_7_n_3\,
      S(1) => \result_9_17_reg_590[19]_i_8_n_3\,
      S(0) => \result_9_17_reg_590[19]_i_9_n_3\
    );
\result_9_17_reg_590_reg[19]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[19]_i_18_n_3\,
      I1 => \result_9_17_reg_590[19]_i_19_n_3\,
      O => \result_9_17_reg_590_reg[19]_i_10_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[19]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[19]_i_20_n_3\,
      I1 => \result_9_17_reg_590[19]_i_21_n_3\,
      O => \result_9_17_reg_590_reg[19]_i_11_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[19]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[19]_i_22_n_3\,
      I1 => \result_9_17_reg_590[19]_i_23_n_3\,
      O => \result_9_17_reg_590_reg[19]_i_12_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[19]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[19]_i_24_n_3\,
      I1 => \result_9_17_reg_590[19]_i_25_n_3\,
      O => \result_9_17_reg_590_reg[19]_i_13_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_17_reg_590_reg[19]_i_1_n_3\,
      CO(3) => \result_9_17_reg_590_reg[23]_i_1_n_3\,
      CO(2) => \result_9_17_reg_590_reg[23]_i_1_n_4\,
      CO(1) => \result_9_17_reg_590_reg[23]_i_1_n_5\,
      CO(0) => \result_9_17_reg_590_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[23]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[23]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[23]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[23]_i_5_n_3\,
      O(3 downto 0) => \out\(23 downto 20),
      S(3) => \result_9_17_reg_590[23]_i_6_n_3\,
      S(2) => \result_9_17_reg_590[23]_i_7_n_3\,
      S(1) => \result_9_17_reg_590[23]_i_8_n_3\,
      S(0) => \result_9_17_reg_590[23]_i_9_n_3\
    );
\result_9_17_reg_590_reg[23]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[23]_i_18_n_3\,
      I1 => \result_9_17_reg_590[23]_i_19_n_3\,
      O => \result_9_17_reg_590_reg[23]_i_10_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[23]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[23]_i_20_n_3\,
      I1 => \result_9_17_reg_590[23]_i_21_n_3\,
      O => \result_9_17_reg_590_reg[23]_i_11_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[23]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[23]_i_22_n_3\,
      I1 => \result_9_17_reg_590[23]_i_23_n_3\,
      O => \result_9_17_reg_590_reg[23]_i_12_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[23]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[23]_i_24_n_3\,
      I1 => \result_9_17_reg_590[23]_i_25_n_3\,
      O => \result_9_17_reg_590_reg[23]_i_13_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_17_reg_590_reg[23]_i_1_n_3\,
      CO(3) => \result_9_17_reg_590_reg[27]_i_1_n_3\,
      CO(2) => \result_9_17_reg_590_reg[27]_i_1_n_4\,
      CO(1) => \result_9_17_reg_590_reg[27]_i_1_n_5\,
      CO(0) => \result_9_17_reg_590_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[27]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[27]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[27]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[27]_i_5_n_3\,
      O(3 downto 0) => \out\(27 downto 24),
      S(3) => \result_9_17_reg_590[27]_i_6_n_3\,
      S(2) => \result_9_17_reg_590[27]_i_7_n_3\,
      S(1) => \result_9_17_reg_590[27]_i_8_n_3\,
      S(0) => \result_9_17_reg_590[27]_i_9_n_3\
    );
\result_9_17_reg_590_reg[27]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[27]_i_18_n_3\,
      I1 => \result_9_17_reg_590[27]_i_19_n_3\,
      O => \result_9_17_reg_590_reg[27]_i_10_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[27]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[27]_i_20_n_3\,
      I1 => \result_9_17_reg_590[27]_i_21_n_3\,
      O => \result_9_17_reg_590_reg[27]_i_11_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[27]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[27]_i_22_n_3\,
      I1 => \result_9_17_reg_590[27]_i_23_n_3\,
      O => \result_9_17_reg_590_reg[27]_i_12_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[27]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[27]_i_24_n_3\,
      I1 => \result_9_17_reg_590[27]_i_25_n_3\,
      O => \result_9_17_reg_590_reg[27]_i_13_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[31]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[31]_i_20_n_3\,
      I1 => \result_9_17_reg_590[31]_i_21_n_3\,
      O => \result_9_17_reg_590_reg[31]_i_11_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[31]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[31]_i_22_n_3\,
      I1 => \result_9_17_reg_590[31]_i_23_n_3\,
      O => \result_9_17_reg_590_reg[31]_i_12_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[31]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[31]_i_24_n_3\,
      I1 => \result_9_17_reg_590[31]_i_25_n_3\,
      O => \result_9_17_reg_590_reg[31]_i_13_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_17_reg_590_reg[27]_i_1_n_3\,
      CO(3) => \NLW_result_9_17_reg_590_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \result_9_17_reg_590_reg[31]_i_2_n_4\,
      CO(1) => \result_9_17_reg_590_reg[31]_i_2_n_5\,
      CO(0) => \result_9_17_reg_590_reg[31]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \result_9_17_reg_590[31]_i_4_n_3\,
      DI(1) => \result_9_17_reg_590[31]_i_5_n_3\,
      DI(0) => \result_9_17_reg_590[31]_i_6_n_3\,
      O(3 downto 0) => \out\(31 downto 28),
      S(3) => \result_9_17_reg_590[31]_i_7_n_3\,
      S(2) => \result_9_17_reg_590[31]_i_8_n_3\,
      S(1) => \result_9_17_reg_590[31]_i_9_n_3\,
      S(0) => \result_9_17_reg_590[31]_i_10_n_3\
    );
\result_9_17_reg_590_reg[31]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[31]_i_27_n_3\,
      I1 => \result_9_17_reg_590[31]_i_28_n_3\,
      O => \result_9_17_reg_590_reg[31]_i_26_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_9_17_reg_590_reg[3]_i_1_n_3\,
      CO(2) => \result_9_17_reg_590_reg[3]_i_1_n_4\,
      CO(1) => \result_9_17_reg_590_reg[3]_i_1_n_5\,
      CO(0) => \result_9_17_reg_590_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[3]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[3]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[3]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[3]_i_5_n_3\,
      O(3 downto 0) => \out\(3 downto 0),
      S(3) => \result_9_17_reg_590[3]_i_6_n_3\,
      S(2) => \result_9_17_reg_590[3]_i_7_n_3\,
      S(1) => \result_9_17_reg_590[3]_i_8_n_3\,
      S(0) => \result_9_17_reg_590[3]_i_9_n_3\
    );
\result_9_17_reg_590_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[3]_i_18_n_3\,
      I1 => \result_9_17_reg_590[3]_i_19_n_3\,
      O => \result_9_17_reg_590_reg[3]_i_10_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[3]_i_20_n_3\,
      I1 => \result_9_17_reg_590[3]_i_21_n_3\,
      O => \result_9_17_reg_590_reg[3]_i_11_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[3]_i_22_n_3\,
      I1 => \result_9_17_reg_590[3]_i_23_n_3\,
      O => \result_9_17_reg_590_reg[3]_i_12_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[3]_i_24_n_3\,
      I1 => \result_9_17_reg_590[3]_i_25_n_3\,
      O => \result_9_17_reg_590_reg[3]_i_13_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_17_reg_590_reg[3]_i_1_n_3\,
      CO(3) => \result_9_17_reg_590_reg[7]_i_1_n_3\,
      CO(2) => \result_9_17_reg_590_reg[7]_i_1_n_4\,
      CO(1) => \result_9_17_reg_590_reg[7]_i_1_n_5\,
      CO(0) => \result_9_17_reg_590_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[7]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[7]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[7]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[7]_i_5_n_3\,
      O(3 downto 0) => \out\(7 downto 4),
      S(3) => \result_9_17_reg_590[7]_i_6_n_3\,
      S(2) => \result_9_17_reg_590[7]_i_7_n_3\,
      S(1) => \result_9_17_reg_590[7]_i_8_n_3\,
      S(0) => \result_9_17_reg_590[7]_i_9_n_3\
    );
\result_9_17_reg_590_reg[7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[7]_i_18_n_3\,
      I1 => \result_9_17_reg_590[7]_i_19_n_3\,
      O => \result_9_17_reg_590_reg[7]_i_10_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[7]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[7]_i_20_n_3\,
      I1 => \result_9_17_reg_590[7]_i_21_n_3\,
      O => \result_9_17_reg_590_reg[7]_i_11_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[7]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[7]_i_22_n_3\,
      I1 => \result_9_17_reg_590[7]_i_23_n_3\,
      O => \result_9_17_reg_590_reg[7]_i_12_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_17_reg_590_reg[7]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \result_9_17_reg_590[7]_i_24_n_3\,
      I1 => \result_9_17_reg_590[7]_i_25_n_3\,
      O => \result_9_17_reg_590_reg[7]_i_13_n_3\,
      S => \i1_reg_601_reg[3]\(2)
    );
\result_9_20_reg_535[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(11),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_14\,
      O => \result_9_20_reg_535[11]_i_2_n_3\
    );
\result_9_20_reg_535[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(10),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_15\,
      O => \result_9_20_reg_535[11]_i_3_n_3\
    );
\result_9_20_reg_535[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(9),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_16\,
      O => \result_9_20_reg_535[11]_i_4_n_3\
    );
\result_9_20_reg_535[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(8),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_17\,
      O => \result_9_20_reg_535[11]_i_5_n_3\
    );
\result_9_20_reg_535[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(15),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_14\,
      O => \result_9_20_reg_535[15]_i_2_n_3\
    );
\result_9_20_reg_535[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(14),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_15\,
      O => \result_9_20_reg_535[15]_i_3_n_3\
    );
\result_9_20_reg_535[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(13),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_16\,
      O => \result_9_20_reg_535[15]_i_4_n_3\
    );
\result_9_20_reg_535[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(12),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_17\,
      O => \result_9_20_reg_535[15]_i_5_n_3\
    );
\result_9_20_reg_535[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(19),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_14\,
      O => \result_9_20_reg_535[19]_i_2_n_3\
    );
\result_9_20_reg_535[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(18),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_15\,
      O => \result_9_20_reg_535[19]_i_3_n_3\
    );
\result_9_20_reg_535[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(17),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_16\,
      O => \result_9_20_reg_535[19]_i_4_n_3\
    );
\result_9_20_reg_535[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(16),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_17\,
      O => \result_9_20_reg_535[19]_i_5_n_3\
    );
\result_9_20_reg_535[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(23),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_14\,
      O => \result_9_20_reg_535[23]_i_2_n_3\
    );
\result_9_20_reg_535[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(22),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_15\,
      O => \result_9_20_reg_535[23]_i_3_n_3\
    );
\result_9_20_reg_535[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(21),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_16\,
      O => \result_9_20_reg_535[23]_i_4_n_3\
    );
\result_9_20_reg_535[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(20),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_17\,
      O => \result_9_20_reg_535[23]_i_5_n_3\
    );
\result_9_20_reg_535[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(27),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_14\,
      O => \result_9_20_reg_535[27]_i_2_n_3\
    );
\result_9_20_reg_535[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(26),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_15\,
      O => \result_9_20_reg_535[27]_i_3_n_3\
    );
\result_9_20_reg_535[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(25),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_16\,
      O => \result_9_20_reg_535[27]_i_4_n_3\
    );
\result_9_20_reg_535[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(24),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_17\,
      O => \result_9_20_reg_535[27]_i_5_n_3\
    );
\result_9_20_reg_535[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_14_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(31),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_16\,
      O => \result_9_20_reg_535[31]_i_3_n_3\
    );
\result_9_20_reg_535[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(30),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_17\,
      O => \result_9_20_reg_535[31]_i_4_n_3\
    );
\result_9_20_reg_535[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(29),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_18\,
      O => \result_9_20_reg_535[31]_i_5_n_3\
    );
\result_9_20_reg_535[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_6_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(28),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_19\,
      O => \result_9_20_reg_535[31]_i_6_n_3\
    );
\result_9_20_reg_535[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(3),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_14\,
      O => \result_9_20_reg_535[3]_i_2_n_3\
    );
\result_9_20_reg_535[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(2),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_15\,
      O => \result_9_20_reg_535[3]_i_3_n_3\
    );
\result_9_20_reg_535[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(1),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_16\,
      O => \result_9_20_reg_535[3]_i_4_n_3\
    );
\result_9_20_reg_535[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(0),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_17\,
      O => \result_9_20_reg_535[3]_i_5_n_3\
    );
\result_9_20_reg_535[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(7),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_14\,
      O => \result_9_20_reg_535[7]_i_2_n_3\
    );
\result_9_20_reg_535[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(6),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_15\,
      O => \result_9_20_reg_535[7]_i_3_n_3\
    );
\result_9_20_reg_535[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(5),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_16\,
      O => \result_9_20_reg_535[7]_i_4_n_3\
    );
\result_9_20_reg_535[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(4),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_17\,
      O => \result_9_20_reg_535[7]_i_5_n_3\
    );
\result_9_20_reg_535_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_20_reg_535_reg[7]_i_1_n_3\,
      CO(3) => \result_9_20_reg_535_reg[11]_i_1_n_3\,
      CO(2) => \result_9_20_reg_535_reg[11]_i_1_n_4\,
      CO(1) => \result_9_20_reg_535_reg[11]_i_1_n_5\,
      CO(0) => \result_9_20_reg_535_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[11]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[11]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[11]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[11]_i_5_n_3\,
      O(3 downto 0) => \result_9_20_reg_535_reg[31]\(11 downto 8),
      S(3) => \result_9_20_reg_535[11]_i_2_n_3\,
      S(2) => \result_9_20_reg_535[11]_i_3_n_3\,
      S(1) => \result_9_20_reg_535[11]_i_4_n_3\,
      S(0) => \result_9_20_reg_535[11]_i_5_n_3\
    );
\result_9_20_reg_535_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_20_reg_535_reg[11]_i_1_n_3\,
      CO(3) => \result_9_20_reg_535_reg[15]_i_1_n_3\,
      CO(2) => \result_9_20_reg_535_reg[15]_i_1_n_4\,
      CO(1) => \result_9_20_reg_535_reg[15]_i_1_n_5\,
      CO(0) => \result_9_20_reg_535_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[15]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[15]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[15]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[15]_i_5_n_3\,
      O(3 downto 0) => \result_9_20_reg_535_reg[31]\(15 downto 12),
      S(3) => \result_9_20_reg_535[15]_i_2_n_3\,
      S(2) => \result_9_20_reg_535[15]_i_3_n_3\,
      S(1) => \result_9_20_reg_535[15]_i_4_n_3\,
      S(0) => \result_9_20_reg_535[15]_i_5_n_3\
    );
\result_9_20_reg_535_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_20_reg_535_reg[15]_i_1_n_3\,
      CO(3) => \result_9_20_reg_535_reg[19]_i_1_n_3\,
      CO(2) => \result_9_20_reg_535_reg[19]_i_1_n_4\,
      CO(1) => \result_9_20_reg_535_reg[19]_i_1_n_5\,
      CO(0) => \result_9_20_reg_535_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[19]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[19]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[19]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[19]_i_5_n_3\,
      O(3 downto 0) => \result_9_20_reg_535_reg[31]\(19 downto 16),
      S(3) => \result_9_20_reg_535[19]_i_2_n_3\,
      S(2) => \result_9_20_reg_535[19]_i_3_n_3\,
      S(1) => \result_9_20_reg_535[19]_i_4_n_3\,
      S(0) => \result_9_20_reg_535[19]_i_5_n_3\
    );
\result_9_20_reg_535_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_20_reg_535_reg[19]_i_1_n_3\,
      CO(3) => \result_9_20_reg_535_reg[23]_i_1_n_3\,
      CO(2) => \result_9_20_reg_535_reg[23]_i_1_n_4\,
      CO(1) => \result_9_20_reg_535_reg[23]_i_1_n_5\,
      CO(0) => \result_9_20_reg_535_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[23]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[23]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[23]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[23]_i_5_n_3\,
      O(3 downto 0) => \result_9_20_reg_535_reg[31]\(23 downto 20),
      S(3) => \result_9_20_reg_535[23]_i_2_n_3\,
      S(2) => \result_9_20_reg_535[23]_i_3_n_3\,
      S(1) => \result_9_20_reg_535[23]_i_4_n_3\,
      S(0) => \result_9_20_reg_535[23]_i_5_n_3\
    );
\result_9_20_reg_535_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_20_reg_535_reg[23]_i_1_n_3\,
      CO(3) => \result_9_20_reg_535_reg[27]_i_1_n_3\,
      CO(2) => \result_9_20_reg_535_reg[27]_i_1_n_4\,
      CO(1) => \result_9_20_reg_535_reg[27]_i_1_n_5\,
      CO(0) => \result_9_20_reg_535_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[27]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[27]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[27]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[27]_i_5_n_3\,
      O(3 downto 0) => \result_9_20_reg_535_reg[31]\(27 downto 24),
      S(3) => \result_9_20_reg_535[27]_i_2_n_3\,
      S(2) => \result_9_20_reg_535[27]_i_3_n_3\,
      S(1) => \result_9_20_reg_535[27]_i_4_n_3\,
      S(0) => \result_9_20_reg_535[27]_i_5_n_3\
    );
\result_9_20_reg_535_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_20_reg_535_reg[27]_i_1_n_3\,
      CO(3) => \NLW_result_9_20_reg_535_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \result_9_20_reg_535_reg[31]_i_2_n_4\,
      CO(1) => \result_9_20_reg_535_reg[31]_i_2_n_5\,
      CO(0) => \result_9_20_reg_535_reg[31]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \result_9_17_reg_590[31]_i_4_n_3\,
      DI(1) => \result_9_17_reg_590[31]_i_5_n_3\,
      DI(0) => \result_9_17_reg_590[31]_i_6_n_3\,
      O(3 downto 0) => \result_9_20_reg_535_reg[31]\(31 downto 28),
      S(3) => \result_9_20_reg_535[31]_i_3_n_3\,
      S(2) => \result_9_20_reg_535[31]_i_4_n_3\,
      S(1) => \result_9_20_reg_535[31]_i_5_n_3\,
      S(0) => \result_9_20_reg_535[31]_i_6_n_3\
    );
\result_9_20_reg_535_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_9_20_reg_535_reg[3]_i_1_n_3\,
      CO(2) => \result_9_20_reg_535_reg[3]_i_1_n_4\,
      CO(1) => \result_9_20_reg_535_reg[3]_i_1_n_5\,
      CO(0) => \result_9_20_reg_535_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[3]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[3]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[3]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[3]_i_5_n_3\,
      O(3 downto 0) => \result_9_20_reg_535_reg[31]\(3 downto 0),
      S(3) => \result_9_20_reg_535[3]_i_2_n_3\,
      S(2) => \result_9_20_reg_535[3]_i_3_n_3\,
      S(1) => \result_9_20_reg_535[3]_i_4_n_3\,
      S(0) => \result_9_20_reg_535[3]_i_5_n_3\
    );
\result_9_20_reg_535_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_20_reg_535_reg[3]_i_1_n_3\,
      CO(3) => \result_9_20_reg_535_reg[7]_i_1_n_3\,
      CO(2) => \result_9_20_reg_535_reg[7]_i_1_n_4\,
      CO(1) => \result_9_20_reg_535_reg[7]_i_1_n_5\,
      CO(0) => \result_9_20_reg_535_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[7]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[7]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[7]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[7]_i_5_n_3\,
      O(3 downto 0) => \result_9_20_reg_535_reg[31]\(7 downto 4),
      S(3) => \result_9_20_reg_535[7]_i_2_n_3\,
      S(2) => \result_9_20_reg_535[7]_i_3_n_3\,
      S(1) => \result_9_20_reg_535[7]_i_4_n_3\,
      S(0) => \result_9_20_reg_535[7]_i_5_n_3\
    );
\result_9_2_reg_491[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(11),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_14\,
      O => \result_9_2_reg_491[11]_i_2_n_3\
    );
\result_9_2_reg_491[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(10),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_15\,
      O => \result_9_2_reg_491[11]_i_3_n_3\
    );
\result_9_2_reg_491[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(9),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_16\,
      O => \result_9_2_reg_491[11]_i_4_n_3\
    );
\result_9_2_reg_491[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(8),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_17\,
      O => \result_9_2_reg_491[11]_i_5_n_3\
    );
\result_9_2_reg_491[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(15),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_14\,
      O => \result_9_2_reg_491[15]_i_2_n_3\
    );
\result_9_2_reg_491[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(14),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_15\,
      O => \result_9_2_reg_491[15]_i_3_n_3\
    );
\result_9_2_reg_491[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(13),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_16\,
      O => \result_9_2_reg_491[15]_i_4_n_3\
    );
\result_9_2_reg_491[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(12),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_17\,
      O => \result_9_2_reg_491[15]_i_5_n_3\
    );
\result_9_2_reg_491[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(19),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_14\,
      O => \result_9_2_reg_491[19]_i_2_n_3\
    );
\result_9_2_reg_491[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(18),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_15\,
      O => \result_9_2_reg_491[19]_i_3_n_3\
    );
\result_9_2_reg_491[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(17),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_16\,
      O => \result_9_2_reg_491[19]_i_4_n_3\
    );
\result_9_2_reg_491[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(16),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_17\,
      O => \result_9_2_reg_491[19]_i_5_n_3\
    );
\result_9_2_reg_491[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(23),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_14\,
      O => \result_9_2_reg_491[23]_i_2_n_3\
    );
\result_9_2_reg_491[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(22),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_15\,
      O => \result_9_2_reg_491[23]_i_3_n_3\
    );
\result_9_2_reg_491[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(21),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_16\,
      O => \result_9_2_reg_491[23]_i_4_n_3\
    );
\result_9_2_reg_491[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(20),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_17\,
      O => \result_9_2_reg_491[23]_i_5_n_3\
    );
\result_9_2_reg_491[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(27),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_14\,
      O => \result_9_2_reg_491[27]_i_2_n_3\
    );
\result_9_2_reg_491[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(26),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_15\,
      O => \result_9_2_reg_491[27]_i_3_n_3\
    );
\result_9_2_reg_491[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(25),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_16\,
      O => \result_9_2_reg_491[27]_i_4_n_3\
    );
\result_9_2_reg_491[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(24),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_17\,
      O => \result_9_2_reg_491[27]_i_5_n_3\
    );
\result_9_2_reg_491[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_14_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(31),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_16\,
      O => \result_9_2_reg_491[31]_i_3_n_3\
    );
\result_9_2_reg_491[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(30),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_17\,
      O => \result_9_2_reg_491[31]_i_4_n_3\
    );
\result_9_2_reg_491[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(29),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_18\,
      O => \result_9_2_reg_491[31]_i_5_n_3\
    );
\result_9_2_reg_491[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_6_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(28),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_19\,
      O => \result_9_2_reg_491[31]_i_6_n_3\
    );
\result_9_2_reg_491[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(3),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_14\,
      O => \result_9_2_reg_491[3]_i_2_n_3\
    );
\result_9_2_reg_491[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(2),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_15\,
      O => \result_9_2_reg_491[3]_i_3_n_3\
    );
\result_9_2_reg_491[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(1),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_16\,
      O => \result_9_2_reg_491[3]_i_4_n_3\
    );
\result_9_2_reg_491[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(0),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_17\,
      O => \result_9_2_reg_491[3]_i_5_n_3\
    );
\result_9_2_reg_491[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(7),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_14\,
      O => \result_9_2_reg_491[7]_i_2_n_3\
    );
\result_9_2_reg_491[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(6),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_15\,
      O => \result_9_2_reg_491[7]_i_3_n_3\
    );
\result_9_2_reg_491[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(5),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_16\,
      O => \result_9_2_reg_491[7]_i_4_n_3\
    );
\result_9_2_reg_491[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(4),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_17\,
      O => \result_9_2_reg_491[7]_i_5_n_3\
    );
\result_9_2_reg_491_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_2_reg_491_reg[7]_i_1_n_3\,
      CO(3) => \result_9_2_reg_491_reg[11]_i_1_n_3\,
      CO(2) => \result_9_2_reg_491_reg[11]_i_1_n_4\,
      CO(1) => \result_9_2_reg_491_reg[11]_i_1_n_5\,
      CO(0) => \result_9_2_reg_491_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[11]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[11]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[11]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[11]_i_5_n_3\,
      O(3 downto 0) => \result_9_2_reg_491_reg[31]\(11 downto 8),
      S(3) => \result_9_2_reg_491[11]_i_2_n_3\,
      S(2) => \result_9_2_reg_491[11]_i_3_n_3\,
      S(1) => \result_9_2_reg_491[11]_i_4_n_3\,
      S(0) => \result_9_2_reg_491[11]_i_5_n_3\
    );
\result_9_2_reg_491_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_2_reg_491_reg[11]_i_1_n_3\,
      CO(3) => \result_9_2_reg_491_reg[15]_i_1_n_3\,
      CO(2) => \result_9_2_reg_491_reg[15]_i_1_n_4\,
      CO(1) => \result_9_2_reg_491_reg[15]_i_1_n_5\,
      CO(0) => \result_9_2_reg_491_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[15]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[15]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[15]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[15]_i_5_n_3\,
      O(3 downto 0) => \result_9_2_reg_491_reg[31]\(15 downto 12),
      S(3) => \result_9_2_reg_491[15]_i_2_n_3\,
      S(2) => \result_9_2_reg_491[15]_i_3_n_3\,
      S(1) => \result_9_2_reg_491[15]_i_4_n_3\,
      S(0) => \result_9_2_reg_491[15]_i_5_n_3\
    );
\result_9_2_reg_491_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_2_reg_491_reg[15]_i_1_n_3\,
      CO(3) => \result_9_2_reg_491_reg[19]_i_1_n_3\,
      CO(2) => \result_9_2_reg_491_reg[19]_i_1_n_4\,
      CO(1) => \result_9_2_reg_491_reg[19]_i_1_n_5\,
      CO(0) => \result_9_2_reg_491_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[19]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[19]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[19]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[19]_i_5_n_3\,
      O(3 downto 0) => \result_9_2_reg_491_reg[31]\(19 downto 16),
      S(3) => \result_9_2_reg_491[19]_i_2_n_3\,
      S(2) => \result_9_2_reg_491[19]_i_3_n_3\,
      S(1) => \result_9_2_reg_491[19]_i_4_n_3\,
      S(0) => \result_9_2_reg_491[19]_i_5_n_3\
    );
\result_9_2_reg_491_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_2_reg_491_reg[19]_i_1_n_3\,
      CO(3) => \result_9_2_reg_491_reg[23]_i_1_n_3\,
      CO(2) => \result_9_2_reg_491_reg[23]_i_1_n_4\,
      CO(1) => \result_9_2_reg_491_reg[23]_i_1_n_5\,
      CO(0) => \result_9_2_reg_491_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[23]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[23]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[23]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[23]_i_5_n_3\,
      O(3 downto 0) => \result_9_2_reg_491_reg[31]\(23 downto 20),
      S(3) => \result_9_2_reg_491[23]_i_2_n_3\,
      S(2) => \result_9_2_reg_491[23]_i_3_n_3\,
      S(1) => \result_9_2_reg_491[23]_i_4_n_3\,
      S(0) => \result_9_2_reg_491[23]_i_5_n_3\
    );
\result_9_2_reg_491_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_2_reg_491_reg[23]_i_1_n_3\,
      CO(3) => \result_9_2_reg_491_reg[27]_i_1_n_3\,
      CO(2) => \result_9_2_reg_491_reg[27]_i_1_n_4\,
      CO(1) => \result_9_2_reg_491_reg[27]_i_1_n_5\,
      CO(0) => \result_9_2_reg_491_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[27]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[27]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[27]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[27]_i_5_n_3\,
      O(3 downto 0) => \result_9_2_reg_491_reg[31]\(27 downto 24),
      S(3) => \result_9_2_reg_491[27]_i_2_n_3\,
      S(2) => \result_9_2_reg_491[27]_i_3_n_3\,
      S(1) => \result_9_2_reg_491[27]_i_4_n_3\,
      S(0) => \result_9_2_reg_491[27]_i_5_n_3\
    );
\result_9_2_reg_491_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_2_reg_491_reg[27]_i_1_n_3\,
      CO(3) => \NLW_result_9_2_reg_491_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \result_9_2_reg_491_reg[31]_i_2_n_4\,
      CO(1) => \result_9_2_reg_491_reg[31]_i_2_n_5\,
      CO(0) => \result_9_2_reg_491_reg[31]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \result_9_17_reg_590[31]_i_4_n_3\,
      DI(1) => \result_9_17_reg_590[31]_i_5_n_3\,
      DI(0) => \result_9_17_reg_590[31]_i_6_n_3\,
      O(3 downto 0) => \result_9_2_reg_491_reg[31]\(31 downto 28),
      S(3) => \result_9_2_reg_491[31]_i_3_n_3\,
      S(2) => \result_9_2_reg_491[31]_i_4_n_3\,
      S(1) => \result_9_2_reg_491[31]_i_5_n_3\,
      S(0) => \result_9_2_reg_491[31]_i_6_n_3\
    );
\result_9_2_reg_491_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_9_2_reg_491_reg[3]_i_1_n_3\,
      CO(2) => \result_9_2_reg_491_reg[3]_i_1_n_4\,
      CO(1) => \result_9_2_reg_491_reg[3]_i_1_n_5\,
      CO(0) => \result_9_2_reg_491_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[3]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[3]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[3]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[3]_i_5_n_3\,
      O(3 downto 0) => \result_9_2_reg_491_reg[31]\(3 downto 0),
      S(3) => \result_9_2_reg_491[3]_i_2_n_3\,
      S(2) => \result_9_2_reg_491[3]_i_3_n_3\,
      S(1) => \result_9_2_reg_491[3]_i_4_n_3\,
      S(0) => \result_9_2_reg_491[3]_i_5_n_3\
    );
\result_9_2_reg_491_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_2_reg_491_reg[3]_i_1_n_3\,
      CO(3) => \result_9_2_reg_491_reg[7]_i_1_n_3\,
      CO(2) => \result_9_2_reg_491_reg[7]_i_1_n_4\,
      CO(1) => \result_9_2_reg_491_reg[7]_i_1_n_5\,
      CO(0) => \result_9_2_reg_491_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[7]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[7]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[7]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[7]_i_5_n_3\,
      O(3 downto 0) => \result_9_2_reg_491_reg[31]\(7 downto 4),
      S(3) => \result_9_2_reg_491[7]_i_2_n_3\,
      S(2) => \result_9_2_reg_491[7]_i_3_n_3\,
      S(1) => \result_9_2_reg_491[7]_i_4_n_3\,
      S(0) => \result_9_2_reg_491[7]_i_5_n_3\
    );
\result_9_3_reg_546[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(11),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_14\,
      O => \result_9_3_reg_546[11]_i_2_n_3\
    );
\result_9_3_reg_546[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(10),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_15\,
      O => \result_9_3_reg_546[11]_i_3_n_3\
    );
\result_9_3_reg_546[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(9),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_16\,
      O => \result_9_3_reg_546[11]_i_4_n_3\
    );
\result_9_3_reg_546[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(8),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_17\,
      O => \result_9_3_reg_546[11]_i_5_n_3\
    );
\result_9_3_reg_546[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(15),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_14\,
      O => \result_9_3_reg_546[15]_i_2_n_3\
    );
\result_9_3_reg_546[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(14),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_15\,
      O => \result_9_3_reg_546[15]_i_3_n_3\
    );
\result_9_3_reg_546[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(13),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_16\,
      O => \result_9_3_reg_546[15]_i_4_n_3\
    );
\result_9_3_reg_546[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(12),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_17\,
      O => \result_9_3_reg_546[15]_i_5_n_3\
    );
\result_9_3_reg_546[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(19),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_14\,
      O => \result_9_3_reg_546[19]_i_2_n_3\
    );
\result_9_3_reg_546[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(18),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_15\,
      O => \result_9_3_reg_546[19]_i_3_n_3\
    );
\result_9_3_reg_546[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(17),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_16\,
      O => \result_9_3_reg_546[19]_i_4_n_3\
    );
\result_9_3_reg_546[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(16),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_17\,
      O => \result_9_3_reg_546[19]_i_5_n_3\
    );
\result_9_3_reg_546[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(23),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_14\,
      O => \result_9_3_reg_546[23]_i_2_n_3\
    );
\result_9_3_reg_546[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(22),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_15\,
      O => \result_9_3_reg_546[23]_i_3_n_3\
    );
\result_9_3_reg_546[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(21),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_16\,
      O => \result_9_3_reg_546[23]_i_4_n_3\
    );
\result_9_3_reg_546[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(20),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_17\,
      O => \result_9_3_reg_546[23]_i_5_n_3\
    );
\result_9_3_reg_546[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(27),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_14\,
      O => \result_9_3_reg_546[27]_i_2_n_3\
    );
\result_9_3_reg_546[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(26),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_15\,
      O => \result_9_3_reg_546[27]_i_3_n_3\
    );
\result_9_3_reg_546[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(25),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_16\,
      O => \result_9_3_reg_546[27]_i_4_n_3\
    );
\result_9_3_reg_546[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(24),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_17\,
      O => \result_9_3_reg_546[27]_i_5_n_3\
    );
\result_9_3_reg_546[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_14_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(31),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_16\,
      O => \result_9_3_reg_546[31]_i_3_n_3\
    );
\result_9_3_reg_546[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(30),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_17\,
      O => \result_9_3_reg_546[31]_i_4_n_3\
    );
\result_9_3_reg_546[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(29),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_18\,
      O => \result_9_3_reg_546[31]_i_5_n_3\
    );
\result_9_3_reg_546[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_6_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(28),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_19\,
      O => \result_9_3_reg_546[31]_i_6_n_3\
    );
\result_9_3_reg_546[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(3),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_14\,
      O => \result_9_3_reg_546[3]_i_2_n_3\
    );
\result_9_3_reg_546[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(2),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_15\,
      O => \result_9_3_reg_546[3]_i_3_n_3\
    );
\result_9_3_reg_546[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(1),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_16\,
      O => \result_9_3_reg_546[3]_i_4_n_3\
    );
\result_9_3_reg_546[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(0),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_17\,
      O => \result_9_3_reg_546[3]_i_5_n_3\
    );
\result_9_3_reg_546[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(7),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_14\,
      O => \result_9_3_reg_546[7]_i_2_n_3\
    );
\result_9_3_reg_546[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(6),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_15\,
      O => \result_9_3_reg_546[7]_i_3_n_3\
    );
\result_9_3_reg_546[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(5),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_16\,
      O => \result_9_3_reg_546[7]_i_4_n_3\
    );
\result_9_3_reg_546[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(4),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_17\,
      O => \result_9_3_reg_546[7]_i_5_n_3\
    );
\result_9_3_reg_546_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_3_reg_546_reg[7]_i_1_n_3\,
      CO(3) => \result_9_3_reg_546_reg[11]_i_1_n_3\,
      CO(2) => \result_9_3_reg_546_reg[11]_i_1_n_4\,
      CO(1) => \result_9_3_reg_546_reg[11]_i_1_n_5\,
      CO(0) => \result_9_3_reg_546_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[11]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[11]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[11]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[11]_i_5_n_3\,
      O(3 downto 0) => \result_9_3_reg_546_reg[31]\(11 downto 8),
      S(3) => \result_9_3_reg_546[11]_i_2_n_3\,
      S(2) => \result_9_3_reg_546[11]_i_3_n_3\,
      S(1) => \result_9_3_reg_546[11]_i_4_n_3\,
      S(0) => \result_9_3_reg_546[11]_i_5_n_3\
    );
\result_9_3_reg_546_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_3_reg_546_reg[11]_i_1_n_3\,
      CO(3) => \result_9_3_reg_546_reg[15]_i_1_n_3\,
      CO(2) => \result_9_3_reg_546_reg[15]_i_1_n_4\,
      CO(1) => \result_9_3_reg_546_reg[15]_i_1_n_5\,
      CO(0) => \result_9_3_reg_546_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[15]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[15]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[15]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[15]_i_5_n_3\,
      O(3 downto 0) => \result_9_3_reg_546_reg[31]\(15 downto 12),
      S(3) => \result_9_3_reg_546[15]_i_2_n_3\,
      S(2) => \result_9_3_reg_546[15]_i_3_n_3\,
      S(1) => \result_9_3_reg_546[15]_i_4_n_3\,
      S(0) => \result_9_3_reg_546[15]_i_5_n_3\
    );
\result_9_3_reg_546_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_3_reg_546_reg[15]_i_1_n_3\,
      CO(3) => \result_9_3_reg_546_reg[19]_i_1_n_3\,
      CO(2) => \result_9_3_reg_546_reg[19]_i_1_n_4\,
      CO(1) => \result_9_3_reg_546_reg[19]_i_1_n_5\,
      CO(0) => \result_9_3_reg_546_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[19]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[19]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[19]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[19]_i_5_n_3\,
      O(3 downto 0) => \result_9_3_reg_546_reg[31]\(19 downto 16),
      S(3) => \result_9_3_reg_546[19]_i_2_n_3\,
      S(2) => \result_9_3_reg_546[19]_i_3_n_3\,
      S(1) => \result_9_3_reg_546[19]_i_4_n_3\,
      S(0) => \result_9_3_reg_546[19]_i_5_n_3\
    );
\result_9_3_reg_546_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_3_reg_546_reg[19]_i_1_n_3\,
      CO(3) => \result_9_3_reg_546_reg[23]_i_1_n_3\,
      CO(2) => \result_9_3_reg_546_reg[23]_i_1_n_4\,
      CO(1) => \result_9_3_reg_546_reg[23]_i_1_n_5\,
      CO(0) => \result_9_3_reg_546_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[23]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[23]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[23]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[23]_i_5_n_3\,
      O(3 downto 0) => \result_9_3_reg_546_reg[31]\(23 downto 20),
      S(3) => \result_9_3_reg_546[23]_i_2_n_3\,
      S(2) => \result_9_3_reg_546[23]_i_3_n_3\,
      S(1) => \result_9_3_reg_546[23]_i_4_n_3\,
      S(0) => \result_9_3_reg_546[23]_i_5_n_3\
    );
\result_9_3_reg_546_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_3_reg_546_reg[23]_i_1_n_3\,
      CO(3) => \result_9_3_reg_546_reg[27]_i_1_n_3\,
      CO(2) => \result_9_3_reg_546_reg[27]_i_1_n_4\,
      CO(1) => \result_9_3_reg_546_reg[27]_i_1_n_5\,
      CO(0) => \result_9_3_reg_546_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[27]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[27]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[27]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[27]_i_5_n_3\,
      O(3 downto 0) => \result_9_3_reg_546_reg[31]\(27 downto 24),
      S(3) => \result_9_3_reg_546[27]_i_2_n_3\,
      S(2) => \result_9_3_reg_546[27]_i_3_n_3\,
      S(1) => \result_9_3_reg_546[27]_i_4_n_3\,
      S(0) => \result_9_3_reg_546[27]_i_5_n_3\
    );
\result_9_3_reg_546_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_3_reg_546_reg[27]_i_1_n_3\,
      CO(3) => \NLW_result_9_3_reg_546_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \result_9_3_reg_546_reg[31]_i_2_n_4\,
      CO(1) => \result_9_3_reg_546_reg[31]_i_2_n_5\,
      CO(0) => \result_9_3_reg_546_reg[31]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \result_9_17_reg_590[31]_i_4_n_3\,
      DI(1) => \result_9_17_reg_590[31]_i_5_n_3\,
      DI(0) => \result_9_17_reg_590[31]_i_6_n_3\,
      O(3 downto 0) => \result_9_3_reg_546_reg[31]\(31 downto 28),
      S(3) => \result_9_3_reg_546[31]_i_3_n_3\,
      S(2) => \result_9_3_reg_546[31]_i_4_n_3\,
      S(1) => \result_9_3_reg_546[31]_i_5_n_3\,
      S(0) => \result_9_3_reg_546[31]_i_6_n_3\
    );
\result_9_3_reg_546_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_9_3_reg_546_reg[3]_i_1_n_3\,
      CO(2) => \result_9_3_reg_546_reg[3]_i_1_n_4\,
      CO(1) => \result_9_3_reg_546_reg[3]_i_1_n_5\,
      CO(0) => \result_9_3_reg_546_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[3]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[3]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[3]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[3]_i_5_n_3\,
      O(3 downto 0) => \result_9_3_reg_546_reg[31]\(3 downto 0),
      S(3) => \result_9_3_reg_546[3]_i_2_n_3\,
      S(2) => \result_9_3_reg_546[3]_i_3_n_3\,
      S(1) => \result_9_3_reg_546[3]_i_4_n_3\,
      S(0) => \result_9_3_reg_546[3]_i_5_n_3\
    );
\result_9_3_reg_546_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_3_reg_546_reg[3]_i_1_n_3\,
      CO(3) => \result_9_3_reg_546_reg[7]_i_1_n_3\,
      CO(2) => \result_9_3_reg_546_reg[7]_i_1_n_4\,
      CO(1) => \result_9_3_reg_546_reg[7]_i_1_n_5\,
      CO(0) => \result_9_3_reg_546_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[7]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[7]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[7]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[7]_i_5_n_3\,
      O(3 downto 0) => \result_9_3_reg_546_reg[31]\(7 downto 4),
      S(3) => \result_9_3_reg_546[7]_i_2_n_3\,
      S(2) => \result_9_3_reg_546[7]_i_3_n_3\,
      S(1) => \result_9_3_reg_546[7]_i_4_n_3\,
      S(0) => \result_9_3_reg_546[7]_i_5_n_3\
    );
\result_9_7_reg_513[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(11),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_14\,
      O => \result_9_7_reg_513[11]_i_2_n_3\
    );
\result_9_7_reg_513[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(10),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_15\,
      O => \result_9_7_reg_513[11]_i_3_n_3\
    );
\result_9_7_reg_513[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(9),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_16\,
      O => \result_9_7_reg_513[11]_i_4_n_3\
    );
\result_9_7_reg_513[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(8),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_17\,
      O => \result_9_7_reg_513[11]_i_5_n_3\
    );
\result_9_7_reg_513[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(15),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_14\,
      O => \result_9_7_reg_513[15]_i_2_n_3\
    );
\result_9_7_reg_513[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(14),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_15\,
      O => \result_9_7_reg_513[15]_i_3_n_3\
    );
\result_9_7_reg_513[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(13),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_16\,
      O => \result_9_7_reg_513[15]_i_4_n_3\
    );
\result_9_7_reg_513[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(12),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_17\,
      O => \result_9_7_reg_513[15]_i_5_n_3\
    );
\result_9_7_reg_513[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(19),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_14\,
      O => \result_9_7_reg_513[19]_i_2_n_3\
    );
\result_9_7_reg_513[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(18),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_15\,
      O => \result_9_7_reg_513[19]_i_3_n_3\
    );
\result_9_7_reg_513[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(17),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_16\,
      O => \result_9_7_reg_513[19]_i_4_n_3\
    );
\result_9_7_reg_513[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(16),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_17\,
      O => \result_9_7_reg_513[19]_i_5_n_3\
    );
\result_9_7_reg_513[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(23),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_14\,
      O => \result_9_7_reg_513[23]_i_2_n_3\
    );
\result_9_7_reg_513[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(22),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_15\,
      O => \result_9_7_reg_513[23]_i_3_n_3\
    );
\result_9_7_reg_513[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(21),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_16\,
      O => \result_9_7_reg_513[23]_i_4_n_3\
    );
\result_9_7_reg_513[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(20),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_17\,
      O => \result_9_7_reg_513[23]_i_5_n_3\
    );
\result_9_7_reg_513[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(27),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_14\,
      O => \result_9_7_reg_513[27]_i_2_n_3\
    );
\result_9_7_reg_513[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(26),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_15\,
      O => \result_9_7_reg_513[27]_i_3_n_3\
    );
\result_9_7_reg_513[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(25),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_16\,
      O => \result_9_7_reg_513[27]_i_4_n_3\
    );
\result_9_7_reg_513[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(24),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_17\,
      O => \result_9_7_reg_513[27]_i_5_n_3\
    );
\result_9_7_reg_513[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_14_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(31),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_16\,
      O => \result_9_7_reg_513[31]_i_3_n_3\
    );
\result_9_7_reg_513[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(30),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_17\,
      O => \result_9_7_reg_513[31]_i_4_n_3\
    );
\result_9_7_reg_513[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(29),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_18\,
      O => \result_9_7_reg_513[31]_i_5_n_3\
    );
\result_9_7_reg_513[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_6_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(28),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_19\,
      O => \result_9_7_reg_513[31]_i_6_n_3\
    );
\result_9_7_reg_513[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(3),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_14\,
      O => \result_9_7_reg_513[3]_i_2_n_3\
    );
\result_9_7_reg_513[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(2),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_15\,
      O => \result_9_7_reg_513[3]_i_3_n_3\
    );
\result_9_7_reg_513[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(1),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_16\,
      O => \result_9_7_reg_513[3]_i_4_n_3\
    );
\result_9_7_reg_513[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(0),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_17\,
      O => \result_9_7_reg_513[3]_i_5_n_3\
    );
\result_9_7_reg_513[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(7),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_14\,
      O => \result_9_7_reg_513[7]_i_2_n_3\
    );
\result_9_7_reg_513[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(6),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_15\,
      O => \result_9_7_reg_513[7]_i_3_n_3\
    );
\result_9_7_reg_513[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(5),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_16\,
      O => \result_9_7_reg_513[7]_i_4_n_3\
    );
\result_9_7_reg_513[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(4),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_17\,
      O => \result_9_7_reg_513[7]_i_5_n_3\
    );
\result_9_7_reg_513_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_7_reg_513_reg[7]_i_1_n_3\,
      CO(3) => \result_9_7_reg_513_reg[11]_i_1_n_3\,
      CO(2) => \result_9_7_reg_513_reg[11]_i_1_n_4\,
      CO(1) => \result_9_7_reg_513_reg[11]_i_1_n_5\,
      CO(0) => \result_9_7_reg_513_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[11]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[11]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[11]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[11]_i_5_n_3\,
      O(3 downto 0) => \result_9_7_reg_513_reg[31]\(11 downto 8),
      S(3) => \result_9_7_reg_513[11]_i_2_n_3\,
      S(2) => \result_9_7_reg_513[11]_i_3_n_3\,
      S(1) => \result_9_7_reg_513[11]_i_4_n_3\,
      S(0) => \result_9_7_reg_513[11]_i_5_n_3\
    );
\result_9_7_reg_513_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_7_reg_513_reg[11]_i_1_n_3\,
      CO(3) => \result_9_7_reg_513_reg[15]_i_1_n_3\,
      CO(2) => \result_9_7_reg_513_reg[15]_i_1_n_4\,
      CO(1) => \result_9_7_reg_513_reg[15]_i_1_n_5\,
      CO(0) => \result_9_7_reg_513_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[15]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[15]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[15]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[15]_i_5_n_3\,
      O(3 downto 0) => \result_9_7_reg_513_reg[31]\(15 downto 12),
      S(3) => \result_9_7_reg_513[15]_i_2_n_3\,
      S(2) => \result_9_7_reg_513[15]_i_3_n_3\,
      S(1) => \result_9_7_reg_513[15]_i_4_n_3\,
      S(0) => \result_9_7_reg_513[15]_i_5_n_3\
    );
\result_9_7_reg_513_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_7_reg_513_reg[15]_i_1_n_3\,
      CO(3) => \result_9_7_reg_513_reg[19]_i_1_n_3\,
      CO(2) => \result_9_7_reg_513_reg[19]_i_1_n_4\,
      CO(1) => \result_9_7_reg_513_reg[19]_i_1_n_5\,
      CO(0) => \result_9_7_reg_513_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[19]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[19]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[19]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[19]_i_5_n_3\,
      O(3 downto 0) => \result_9_7_reg_513_reg[31]\(19 downto 16),
      S(3) => \result_9_7_reg_513[19]_i_2_n_3\,
      S(2) => \result_9_7_reg_513[19]_i_3_n_3\,
      S(1) => \result_9_7_reg_513[19]_i_4_n_3\,
      S(0) => \result_9_7_reg_513[19]_i_5_n_3\
    );
\result_9_7_reg_513_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_7_reg_513_reg[19]_i_1_n_3\,
      CO(3) => \result_9_7_reg_513_reg[23]_i_1_n_3\,
      CO(2) => \result_9_7_reg_513_reg[23]_i_1_n_4\,
      CO(1) => \result_9_7_reg_513_reg[23]_i_1_n_5\,
      CO(0) => \result_9_7_reg_513_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[23]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[23]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[23]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[23]_i_5_n_3\,
      O(3 downto 0) => \result_9_7_reg_513_reg[31]\(23 downto 20),
      S(3) => \result_9_7_reg_513[23]_i_2_n_3\,
      S(2) => \result_9_7_reg_513[23]_i_3_n_3\,
      S(1) => \result_9_7_reg_513[23]_i_4_n_3\,
      S(0) => \result_9_7_reg_513[23]_i_5_n_3\
    );
\result_9_7_reg_513_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_7_reg_513_reg[23]_i_1_n_3\,
      CO(3) => \result_9_7_reg_513_reg[27]_i_1_n_3\,
      CO(2) => \result_9_7_reg_513_reg[27]_i_1_n_4\,
      CO(1) => \result_9_7_reg_513_reg[27]_i_1_n_5\,
      CO(0) => \result_9_7_reg_513_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[27]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[27]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[27]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[27]_i_5_n_3\,
      O(3 downto 0) => \result_9_7_reg_513_reg[31]\(27 downto 24),
      S(3) => \result_9_7_reg_513[27]_i_2_n_3\,
      S(2) => \result_9_7_reg_513[27]_i_3_n_3\,
      S(1) => \result_9_7_reg_513[27]_i_4_n_3\,
      S(0) => \result_9_7_reg_513[27]_i_5_n_3\
    );
\result_9_7_reg_513_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_7_reg_513_reg[27]_i_1_n_3\,
      CO(3) => \NLW_result_9_7_reg_513_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \result_9_7_reg_513_reg[31]_i_2_n_4\,
      CO(1) => \result_9_7_reg_513_reg[31]_i_2_n_5\,
      CO(0) => \result_9_7_reg_513_reg[31]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \result_9_17_reg_590[31]_i_4_n_3\,
      DI(1) => \result_9_17_reg_590[31]_i_5_n_3\,
      DI(0) => \result_9_17_reg_590[31]_i_6_n_3\,
      O(3 downto 0) => \result_9_7_reg_513_reg[31]\(31 downto 28),
      S(3) => \result_9_7_reg_513[31]_i_3_n_3\,
      S(2) => \result_9_7_reg_513[31]_i_4_n_3\,
      S(1) => \result_9_7_reg_513[31]_i_5_n_3\,
      S(0) => \result_9_7_reg_513[31]_i_6_n_3\
    );
\result_9_7_reg_513_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_9_7_reg_513_reg[3]_i_1_n_3\,
      CO(2) => \result_9_7_reg_513_reg[3]_i_1_n_4\,
      CO(1) => \result_9_7_reg_513_reg[3]_i_1_n_5\,
      CO(0) => \result_9_7_reg_513_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[3]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[3]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[3]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[3]_i_5_n_3\,
      O(3 downto 0) => \result_9_7_reg_513_reg[31]\(3 downto 0),
      S(3) => \result_9_7_reg_513[3]_i_2_n_3\,
      S(2) => \result_9_7_reg_513[3]_i_3_n_3\,
      S(1) => \result_9_7_reg_513[3]_i_4_n_3\,
      S(0) => \result_9_7_reg_513[3]_i_5_n_3\
    );
\result_9_7_reg_513_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_7_reg_513_reg[3]_i_1_n_3\,
      CO(3) => \result_9_7_reg_513_reg[7]_i_1_n_3\,
      CO(2) => \result_9_7_reg_513_reg[7]_i_1_n_4\,
      CO(1) => \result_9_7_reg_513_reg[7]_i_1_n_5\,
      CO(0) => \result_9_7_reg_513_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[7]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[7]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[7]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[7]_i_5_n_3\,
      O(3 downto 0) => \result_9_7_reg_513_reg[31]\(7 downto 4),
      S(3) => \result_9_7_reg_513[7]_i_2_n_3\,
      S(2) => \result_9_7_reg_513[7]_i_3_n_3\,
      S(1) => \result_9_7_reg_513[7]_i_4_n_3\,
      S(0) => \result_9_7_reg_513[7]_i_5_n_3\
    );
\result_9_9_reg_524[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(11),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_14\,
      O => \result_9_9_reg_524[11]_i_2_n_3\
    );
\result_9_9_reg_524[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(10),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_15\,
      O => \result_9_9_reg_524[11]_i_3_n_3\
    );
\result_9_9_reg_524[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(9),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_16\,
      O => \result_9_9_reg_524[11]_i_4_n_3\
    );
\result_9_9_reg_524[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[11]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(8),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[11]_i_17\,
      O => \result_9_9_reg_524[11]_i_5_n_3\
    );
\result_9_9_reg_524[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(15),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_14\,
      O => \result_9_9_reg_524[15]_i_2_n_3\
    );
\result_9_9_reg_524[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(14),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_15\,
      O => \result_9_9_reg_524[15]_i_3_n_3\
    );
\result_9_9_reg_524[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(13),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_16\,
      O => \result_9_9_reg_524[15]_i_4_n_3\
    );
\result_9_9_reg_524[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[15]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(12),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[15]_i_17\,
      O => \result_9_9_reg_524[15]_i_5_n_3\
    );
\result_9_9_reg_524[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(19),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_14\,
      O => \result_9_9_reg_524[19]_i_2_n_3\
    );
\result_9_9_reg_524[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(18),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_15\,
      O => \result_9_9_reg_524[19]_i_3_n_3\
    );
\result_9_9_reg_524[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(17),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_16\,
      O => \result_9_9_reg_524[19]_i_4_n_3\
    );
\result_9_9_reg_524[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[19]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(16),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[19]_i_17\,
      O => \result_9_9_reg_524[19]_i_5_n_3\
    );
\result_9_9_reg_524[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(23),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_14\,
      O => \result_9_9_reg_524[23]_i_2_n_3\
    );
\result_9_9_reg_524[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(22),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_15\,
      O => \result_9_9_reg_524[23]_i_3_n_3\
    );
\result_9_9_reg_524[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(21),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_16\,
      O => \result_9_9_reg_524[23]_i_4_n_3\
    );
\result_9_9_reg_524[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[23]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(20),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[23]_i_17\,
      O => \result_9_9_reg_524[23]_i_5_n_3\
    );
\result_9_9_reg_524[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(27),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_14\,
      O => \result_9_9_reg_524[27]_i_2_n_3\
    );
\result_9_9_reg_524[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(26),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_15\,
      O => \result_9_9_reg_524[27]_i_3_n_3\
    );
\result_9_9_reg_524[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(25),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_16\,
      O => \result_9_9_reg_524[27]_i_4_n_3\
    );
\result_9_9_reg_524[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[27]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(24),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[27]_i_17\,
      O => \result_9_9_reg_524[27]_i_5_n_3\
    );
\result_9_9_reg_524[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_14_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(31),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_16\,
      O => \result_9_9_reg_524[31]_i_3_n_3\
    );
\result_9_9_reg_524[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(30),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_17\,
      O => \result_9_9_reg_524[31]_i_4_n_3\
    );
\result_9_9_reg_524[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(29),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_18\,
      O => \result_9_9_reg_524[31]_i_5_n_3\
    );
\result_9_9_reg_524[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[31]_i_6_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(28),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[31]_i_19\,
      O => \result_9_9_reg_524[31]_i_6_n_3\
    );
\result_9_9_reg_524[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(3),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_14\,
      O => \result_9_9_reg_524[3]_i_2_n_3\
    );
\result_9_9_reg_524[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(2),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_15\,
      O => \result_9_9_reg_524[3]_i_3_n_3\
    );
\result_9_9_reg_524[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(1),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_16\,
      O => \result_9_9_reg_524[3]_i_4_n_3\
    );
\result_9_9_reg_524[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[3]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(0),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[3]_i_17\,
      O => \result_9_9_reg_524[3]_i_5_n_3\
    );
\result_9_9_reg_524[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_2_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(7),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_14\,
      O => \result_9_9_reg_524[7]_i_2_n_3\
    );
\result_9_9_reg_524[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_3_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(6),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_15\,
      O => \result_9_9_reg_524[7]_i_3_n_3\
    );
\result_9_9_reg_524[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_4_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(5),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_16\,
      O => \result_9_9_reg_524[7]_i_4_n_3\
    );
\result_9_9_reg_524[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A999AAA"
    )
        port map (
      I0 => \result_9_17_reg_590[7]_i_5_n_3\,
      I1 => Q(0),
      I2 => \gen_write[1].mem_reg\(4),
      I3 => \result_9_17_reg_590_reg[31]_i_15\,
      I4 => \result_9_17_reg_590_reg[7]_i_17\,
      O => \result_9_9_reg_524[7]_i_5_n_3\
    );
\result_9_9_reg_524_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_9_reg_524_reg[7]_i_1_n_3\,
      CO(3) => \result_9_9_reg_524_reg[11]_i_1_n_3\,
      CO(2) => \result_9_9_reg_524_reg[11]_i_1_n_4\,
      CO(1) => \result_9_9_reg_524_reg[11]_i_1_n_5\,
      CO(0) => \result_9_9_reg_524_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[11]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[11]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[11]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[11]_i_5_n_3\,
      O(3 downto 0) => \result_9_9_reg_524_reg[31]\(11 downto 8),
      S(3) => \result_9_9_reg_524[11]_i_2_n_3\,
      S(2) => \result_9_9_reg_524[11]_i_3_n_3\,
      S(1) => \result_9_9_reg_524[11]_i_4_n_3\,
      S(0) => \result_9_9_reg_524[11]_i_5_n_3\
    );
\result_9_9_reg_524_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_9_reg_524_reg[11]_i_1_n_3\,
      CO(3) => \result_9_9_reg_524_reg[15]_i_1_n_3\,
      CO(2) => \result_9_9_reg_524_reg[15]_i_1_n_4\,
      CO(1) => \result_9_9_reg_524_reg[15]_i_1_n_5\,
      CO(0) => \result_9_9_reg_524_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[15]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[15]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[15]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[15]_i_5_n_3\,
      O(3 downto 0) => \result_9_9_reg_524_reg[31]\(15 downto 12),
      S(3) => \result_9_9_reg_524[15]_i_2_n_3\,
      S(2) => \result_9_9_reg_524[15]_i_3_n_3\,
      S(1) => \result_9_9_reg_524[15]_i_4_n_3\,
      S(0) => \result_9_9_reg_524[15]_i_5_n_3\
    );
\result_9_9_reg_524_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_9_reg_524_reg[15]_i_1_n_3\,
      CO(3) => \result_9_9_reg_524_reg[19]_i_1_n_3\,
      CO(2) => \result_9_9_reg_524_reg[19]_i_1_n_4\,
      CO(1) => \result_9_9_reg_524_reg[19]_i_1_n_5\,
      CO(0) => \result_9_9_reg_524_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[19]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[19]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[19]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[19]_i_5_n_3\,
      O(3 downto 0) => \result_9_9_reg_524_reg[31]\(19 downto 16),
      S(3) => \result_9_9_reg_524[19]_i_2_n_3\,
      S(2) => \result_9_9_reg_524[19]_i_3_n_3\,
      S(1) => \result_9_9_reg_524[19]_i_4_n_3\,
      S(0) => \result_9_9_reg_524[19]_i_5_n_3\
    );
\result_9_9_reg_524_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_9_reg_524_reg[19]_i_1_n_3\,
      CO(3) => \result_9_9_reg_524_reg[23]_i_1_n_3\,
      CO(2) => \result_9_9_reg_524_reg[23]_i_1_n_4\,
      CO(1) => \result_9_9_reg_524_reg[23]_i_1_n_5\,
      CO(0) => \result_9_9_reg_524_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[23]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[23]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[23]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[23]_i_5_n_3\,
      O(3 downto 0) => \result_9_9_reg_524_reg[31]\(23 downto 20),
      S(3) => \result_9_9_reg_524[23]_i_2_n_3\,
      S(2) => \result_9_9_reg_524[23]_i_3_n_3\,
      S(1) => \result_9_9_reg_524[23]_i_4_n_3\,
      S(0) => \result_9_9_reg_524[23]_i_5_n_3\
    );
\result_9_9_reg_524_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_9_reg_524_reg[23]_i_1_n_3\,
      CO(3) => \result_9_9_reg_524_reg[27]_i_1_n_3\,
      CO(2) => \result_9_9_reg_524_reg[27]_i_1_n_4\,
      CO(1) => \result_9_9_reg_524_reg[27]_i_1_n_5\,
      CO(0) => \result_9_9_reg_524_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[27]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[27]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[27]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[27]_i_5_n_3\,
      O(3 downto 0) => \result_9_9_reg_524_reg[31]\(27 downto 24),
      S(3) => \result_9_9_reg_524[27]_i_2_n_3\,
      S(2) => \result_9_9_reg_524[27]_i_3_n_3\,
      S(1) => \result_9_9_reg_524[27]_i_4_n_3\,
      S(0) => \result_9_9_reg_524[27]_i_5_n_3\
    );
\result_9_9_reg_524_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_9_reg_524_reg[27]_i_1_n_3\,
      CO(3) => \NLW_result_9_9_reg_524_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \result_9_9_reg_524_reg[31]_i_2_n_4\,
      CO(1) => \result_9_9_reg_524_reg[31]_i_2_n_5\,
      CO(0) => \result_9_9_reg_524_reg[31]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \result_9_17_reg_590[31]_i_4_n_3\,
      DI(1) => \result_9_17_reg_590[31]_i_5_n_3\,
      DI(0) => \result_9_17_reg_590[31]_i_6_n_3\,
      O(3 downto 0) => \result_9_9_reg_524_reg[31]\(31 downto 28),
      S(3) => \result_9_9_reg_524[31]_i_3_n_3\,
      S(2) => \result_9_9_reg_524[31]_i_4_n_3\,
      S(1) => \result_9_9_reg_524[31]_i_5_n_3\,
      S(0) => \result_9_9_reg_524[31]_i_6_n_3\
    );
\result_9_9_reg_524_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_9_9_reg_524_reg[3]_i_1_n_3\,
      CO(2) => \result_9_9_reg_524_reg[3]_i_1_n_4\,
      CO(1) => \result_9_9_reg_524_reg[3]_i_1_n_5\,
      CO(0) => \result_9_9_reg_524_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[3]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[3]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[3]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[3]_i_5_n_3\,
      O(3 downto 0) => \result_9_9_reg_524_reg[31]\(3 downto 0),
      S(3) => \result_9_9_reg_524[3]_i_2_n_3\,
      S(2) => \result_9_9_reg_524[3]_i_3_n_3\,
      S(1) => \result_9_9_reg_524[3]_i_4_n_3\,
      S(0) => \result_9_9_reg_524[3]_i_5_n_3\
    );
\result_9_9_reg_524_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_9_reg_524_reg[3]_i_1_n_3\,
      CO(3) => \result_9_9_reg_524_reg[7]_i_1_n_3\,
      CO(2) => \result_9_9_reg_524_reg[7]_i_1_n_4\,
      CO(1) => \result_9_9_reg_524_reg[7]_i_1_n_5\,
      CO(0) => \result_9_9_reg_524_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_17_reg_590[7]_i_2_n_3\,
      DI(2) => \result_9_17_reg_590[7]_i_3_n_3\,
      DI(1) => \result_9_17_reg_590[7]_i_4_n_3\,
      DI(0) => \result_9_17_reg_590[7]_i_5_n_3\,
      O(3 downto 0) => \result_9_9_reg_524_reg[31]\(7 downto 4),
      S(3) => \result_9_9_reg_524[7]_i_2_n_3\,
      S(2) => \result_9_9_reg_524[7]_i_3_n_3\,
      S(1) => \result_9_9_reg_524[7]_i_4_n_3\,
      S(0) => \result_9_9_reg_524[7]_i_5_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mucud_0 is
  port (
    \outStream_V_data_V_1_payload_A_reg[31]\ : out STD_LOGIC;
    \outStream_V_data_V_1_payload_B_reg[31]\ : out STD_LOGIC;
    \outStream_V_data_V_1_payload_A_reg[30]\ : out STD_LOGIC;
    \outStream_V_data_V_1_payload_B_reg[30]\ : out STD_LOGIC;
    data_1_fu_1615_p12 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \outStream_V_data_V_1_state_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    outStream_V_data_V_1_sel_wr : in STD_LOGIC;
    outStream_V_data_V_1_payload_A : in STD_LOGIC_VECTOR ( 0 to 0 );
    outStream_V_data_V_1_payload_B : in STD_LOGIC_VECTOR ( 0 to 0 );
    result_9_4_reg_613_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \writeCount_assign_reg_734_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    result_8_4_reg_624_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_8_reg_1909 : in STD_LOGIC;
    result_3_4_reg_679_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    result_2_4_reg_690_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    result_1_4_reg_701_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    result_0_4_reg_712_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    result_7_4_reg_635_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    result_6_4_reg_646_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    result_5_4_reg_657_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    result_4_4_reg_668_reg : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mucud_0 : entity is "cnn_fc_i50_o10_mucud";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mucud_0;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mucud_0 is
  signal data_fu_1665_p3 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \outStream_V_data_V_1_payload_A[0]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[0]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[10]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[10]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[11]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[12]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[12]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[13]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[13]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[14]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[14]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[15]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[16]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[16]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[17]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[17]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[18]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[18]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[19]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[1]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[1]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[20]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[20]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[21]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[21]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[22]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[22]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[23]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[24]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[24]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[25]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[25]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[26]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[26]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[27]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[28]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[28]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[29]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[29]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[2]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[2]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[30]_i_10_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[30]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[30]_i_7_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[30]_i_8_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[30]_i_9_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[3]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[3]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[4]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[4]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[5]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[5]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[6]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[6]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[7]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[8]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[8]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[9]_i_3_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A[9]_i_4_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[13]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[18]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[21]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[25]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[29]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[30]_i_5_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[30]_i_6_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_payload_A_reg[9]_i_2_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \outStream_V_data_V_1_payload_A[30]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \outStream_V_data_V_1_payload_B[30]_i_1\ : label is "soft_lutpair56";
begin
\outStream_V_data_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(0),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(0),
      I3 => \outStream_V_data_V_1_payload_A_reg[0]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(0)
    );
\outStream_V_data_V_1_payload_A[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(0),
      I1 => result_2_4_reg_690_reg(0),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(0),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(0),
      O => \outStream_V_data_V_1_payload_A[0]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(0),
      I1 => result_6_4_reg_646_reg(0),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(0),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(0),
      O => \outStream_V_data_V_1_payload_A[0]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(10),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(10),
      I3 => \outStream_V_data_V_1_payload_A_reg[10]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(10)
    );
\outStream_V_data_V_1_payload_A[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(10),
      I1 => result_2_4_reg_690_reg(10),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(10),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(10),
      O => \outStream_V_data_V_1_payload_A[10]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(10),
      I1 => result_6_4_reg_646_reg(10),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(10),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(10),
      O => \outStream_V_data_V_1_payload_A[10]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(11),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(11),
      I3 => \outStream_V_data_V_1_payload_A_reg[11]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(11)
    );
\outStream_V_data_V_1_payload_A[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(11),
      I1 => result_2_4_reg_690_reg(11),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(11),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(11),
      O => \outStream_V_data_V_1_payload_A[11]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(11),
      I1 => result_6_4_reg_646_reg(11),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(11),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(11),
      O => \outStream_V_data_V_1_payload_A[11]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(12),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(12),
      I3 => \outStream_V_data_V_1_payload_A_reg[12]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(12)
    );
\outStream_V_data_V_1_payload_A[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(12),
      I1 => result_2_4_reg_690_reg(12),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(12),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(12),
      O => \outStream_V_data_V_1_payload_A[12]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(12),
      I1 => result_6_4_reg_646_reg(12),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(12),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(12),
      O => \outStream_V_data_V_1_payload_A[12]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(13),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(13),
      I3 => \outStream_V_data_V_1_payload_A_reg[13]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(13)
    );
\outStream_V_data_V_1_payload_A[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(13),
      I1 => result_2_4_reg_690_reg(13),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(13),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(13),
      O => \outStream_V_data_V_1_payload_A[13]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(13),
      I1 => result_6_4_reg_646_reg(13),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(13),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(13),
      O => \outStream_V_data_V_1_payload_A[13]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(14),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(14),
      I3 => \outStream_V_data_V_1_payload_A_reg[14]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(14)
    );
\outStream_V_data_V_1_payload_A[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(14),
      I1 => result_2_4_reg_690_reg(14),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(14),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(14),
      O => \outStream_V_data_V_1_payload_A[14]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(14),
      I1 => result_6_4_reg_646_reg(14),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(14),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(14),
      O => \outStream_V_data_V_1_payload_A[14]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(15),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(15),
      I3 => \outStream_V_data_V_1_payload_A_reg[15]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(15)
    );
\outStream_V_data_V_1_payload_A[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(15),
      I1 => result_2_4_reg_690_reg(15),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(15),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(15),
      O => \outStream_V_data_V_1_payload_A[15]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(15),
      I1 => result_6_4_reg_646_reg(15),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(15),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(15),
      O => \outStream_V_data_V_1_payload_A[15]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(16),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(16),
      I3 => \outStream_V_data_V_1_payload_A_reg[16]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(16)
    );
\outStream_V_data_V_1_payload_A[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(16),
      I1 => result_2_4_reg_690_reg(16),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(16),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(16),
      O => \outStream_V_data_V_1_payload_A[16]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(16),
      I1 => result_6_4_reg_646_reg(16),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(16),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(16),
      O => \outStream_V_data_V_1_payload_A[16]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(17),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(17),
      I3 => \outStream_V_data_V_1_payload_A_reg[17]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(17)
    );
\outStream_V_data_V_1_payload_A[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(17),
      I1 => result_2_4_reg_690_reg(17),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(17),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(17),
      O => \outStream_V_data_V_1_payload_A[17]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(17),
      I1 => result_6_4_reg_646_reg(17),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(17),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(17),
      O => \outStream_V_data_V_1_payload_A[17]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(18),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(18),
      I3 => \outStream_V_data_V_1_payload_A_reg[18]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(18)
    );
\outStream_V_data_V_1_payload_A[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(18),
      I1 => result_2_4_reg_690_reg(18),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(18),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(18),
      O => \outStream_V_data_V_1_payload_A[18]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(18),
      I1 => result_6_4_reg_646_reg(18),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(18),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(18),
      O => \outStream_V_data_V_1_payload_A[18]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(19),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(19),
      I3 => \outStream_V_data_V_1_payload_A_reg[19]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(19)
    );
\outStream_V_data_V_1_payload_A[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(19),
      I1 => result_2_4_reg_690_reg(19),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(19),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(19),
      O => \outStream_V_data_V_1_payload_A[19]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(19),
      I1 => result_6_4_reg_646_reg(19),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(19),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(19),
      O => \outStream_V_data_V_1_payload_A[19]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(1),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(1),
      I3 => \outStream_V_data_V_1_payload_A_reg[1]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(1)
    );
\outStream_V_data_V_1_payload_A[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(1),
      I1 => result_2_4_reg_690_reg(1),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(1),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(1),
      O => \outStream_V_data_V_1_payload_A[1]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(1),
      I1 => result_6_4_reg_646_reg(1),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(1),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(1),
      O => \outStream_V_data_V_1_payload_A[1]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(20),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(20),
      I3 => \outStream_V_data_V_1_payload_A_reg[20]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(20)
    );
\outStream_V_data_V_1_payload_A[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(20),
      I1 => result_2_4_reg_690_reg(20),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(20),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(20),
      O => \outStream_V_data_V_1_payload_A[20]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(20),
      I1 => result_6_4_reg_646_reg(20),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(20),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(20),
      O => \outStream_V_data_V_1_payload_A[20]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(21),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(21),
      I3 => \outStream_V_data_V_1_payload_A_reg[21]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(21)
    );
\outStream_V_data_V_1_payload_A[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(21),
      I1 => result_2_4_reg_690_reg(21),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(21),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(21),
      O => \outStream_V_data_V_1_payload_A[21]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(21),
      I1 => result_6_4_reg_646_reg(21),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(21),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(21),
      O => \outStream_V_data_V_1_payload_A[21]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(22),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(22),
      I3 => \outStream_V_data_V_1_payload_A_reg[22]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(22)
    );
\outStream_V_data_V_1_payload_A[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(22),
      I1 => result_2_4_reg_690_reg(22),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(22),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(22),
      O => \outStream_V_data_V_1_payload_A[22]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(22),
      I1 => result_6_4_reg_646_reg(22),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(22),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(22),
      O => \outStream_V_data_V_1_payload_A[22]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(23),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(23),
      I3 => \outStream_V_data_V_1_payload_A_reg[23]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(23)
    );
\outStream_V_data_V_1_payload_A[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(23),
      I1 => result_2_4_reg_690_reg(23),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(23),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(23),
      O => \outStream_V_data_V_1_payload_A[23]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(23),
      I1 => result_6_4_reg_646_reg(23),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(23),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(23),
      O => \outStream_V_data_V_1_payload_A[23]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(24),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(24),
      I3 => \outStream_V_data_V_1_payload_A_reg[24]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(24)
    );
\outStream_V_data_V_1_payload_A[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(24),
      I1 => result_2_4_reg_690_reg(24),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(24),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(24),
      O => \outStream_V_data_V_1_payload_A[24]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(24),
      I1 => result_6_4_reg_646_reg(24),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(24),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(24),
      O => \outStream_V_data_V_1_payload_A[24]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(25),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(25),
      I3 => \outStream_V_data_V_1_payload_A_reg[25]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(25)
    );
\outStream_V_data_V_1_payload_A[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(25),
      I1 => result_2_4_reg_690_reg(25),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(25),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(25),
      O => \outStream_V_data_V_1_payload_A[25]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(25),
      I1 => result_6_4_reg_646_reg(25),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(25),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(25),
      O => \outStream_V_data_V_1_payload_A[25]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(26),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(26),
      I3 => \outStream_V_data_V_1_payload_A_reg[26]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(26)
    );
\outStream_V_data_V_1_payload_A[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(26),
      I1 => result_2_4_reg_690_reg(26),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(26),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(26),
      O => \outStream_V_data_V_1_payload_A[26]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(26),
      I1 => result_6_4_reg_646_reg(26),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(26),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(26),
      O => \outStream_V_data_V_1_payload_A[26]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(27),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(27),
      I3 => \outStream_V_data_V_1_payload_A_reg[27]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(27)
    );
\outStream_V_data_V_1_payload_A[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(27),
      I1 => result_2_4_reg_690_reg(27),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(27),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(27),
      O => \outStream_V_data_V_1_payload_A[27]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(27),
      I1 => result_6_4_reg_646_reg(27),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(27),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(27),
      O => \outStream_V_data_V_1_payload_A[27]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(28),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(28),
      I3 => \outStream_V_data_V_1_payload_A_reg[28]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(28)
    );
\outStream_V_data_V_1_payload_A[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(28),
      I1 => result_2_4_reg_690_reg(28),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(28),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(28),
      O => \outStream_V_data_V_1_payload_A[28]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(28),
      I1 => result_6_4_reg_646_reg(28),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(28),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(28),
      O => \outStream_V_data_V_1_payload_A[28]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(29),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(29),
      I3 => \outStream_V_data_V_1_payload_A_reg[29]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(29)
    );
\outStream_V_data_V_1_payload_A[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(29),
      I1 => result_2_4_reg_690_reg(29),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(29),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(29),
      O => \outStream_V_data_V_1_payload_A[29]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(29),
      I1 => result_6_4_reg_646_reg(29),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(29),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(29),
      O => \outStream_V_data_V_1_payload_A[29]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(2),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(2),
      I3 => \outStream_V_data_V_1_payload_A_reg[2]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(2)
    );
\outStream_V_data_V_1_payload_A[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(2),
      I1 => result_2_4_reg_690_reg(2),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(2),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(2),
      O => \outStream_V_data_V_1_payload_A[2]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(2),
      I1 => result_6_4_reg_646_reg(2),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(2),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(2),
      O => \outStream_V_data_V_1_payload_A[2]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0045"
    )
        port map (
      I0 => outStream_V_data_V_1_sel_wr,
      I1 => Q(0),
      I2 => \outStream_V_data_V_1_state_reg[0]\,
      I3 => \outStream_V_data_V_1_payload_A[30]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[30]\
    );
\outStream_V_data_V_1_payload_A[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(31),
      I1 => result_6_4_reg_646_reg(31),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(31),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(31),
      O => \outStream_V_data_V_1_payload_A[30]_i_10_n_3\
    );
\outStream_V_data_V_1_payload_A[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(30),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(30),
      I3 => \outStream_V_data_V_1_payload_A_reg[30]_i_5_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(30)
    );
\outStream_V_data_V_1_payload_A[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"474700FFFFFFFFFF"
    )
        port map (
      I0 => result_9_4_reg_613_reg(31),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(31),
      I3 => \outStream_V_data_V_1_payload_A_reg[30]_i_6_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      I5 => tmp_8_reg_1909,
      O => \outStream_V_data_V_1_payload_A[30]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(30),
      I1 => result_2_4_reg_690_reg(30),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(30),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(30),
      O => \outStream_V_data_V_1_payload_A[30]_i_7_n_3\
    );
\outStream_V_data_V_1_payload_A[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(30),
      I1 => result_6_4_reg_646_reg(30),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(30),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(30),
      O => \outStream_V_data_V_1_payload_A[30]_i_8_n_3\
    );
\outStream_V_data_V_1_payload_A[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(31),
      I1 => result_2_4_reg_690_reg(31),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(31),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(31),
      O => \outStream_V_data_V_1_payload_A[30]_i_9_n_3\
    );
\outStream_V_data_V_1_payload_A[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => data_fu_1665_p3(31),
      I1 => \outStream_V_data_V_1_state_reg[0]\,
      I2 => Q(0),
      I3 => outStream_V_data_V_1_sel_wr,
      I4 => outStream_V_data_V_1_payload_A(0),
      O => \outStream_V_data_V_1_payload_A_reg[31]\
    );
\outStream_V_data_V_1_payload_A[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(31),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(31),
      I3 => \outStream_V_data_V_1_payload_A_reg[30]_i_6_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      I5 => tmp_8_reg_1909,
      O => data_fu_1665_p3(31)
    );
\outStream_V_data_V_1_payload_A[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(3),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(3),
      I3 => \outStream_V_data_V_1_payload_A_reg[3]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(3)
    );
\outStream_V_data_V_1_payload_A[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(3),
      I1 => result_2_4_reg_690_reg(3),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(3),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(3),
      O => \outStream_V_data_V_1_payload_A[3]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(3),
      I1 => result_6_4_reg_646_reg(3),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(3),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(3),
      O => \outStream_V_data_V_1_payload_A[3]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(4),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(4),
      I3 => \outStream_V_data_V_1_payload_A_reg[4]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(4)
    );
\outStream_V_data_V_1_payload_A[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(4),
      I1 => result_2_4_reg_690_reg(4),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(4),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(4),
      O => \outStream_V_data_V_1_payload_A[4]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(4),
      I1 => result_6_4_reg_646_reg(4),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(4),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(4),
      O => \outStream_V_data_V_1_payload_A[4]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(5),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(5),
      I3 => \outStream_V_data_V_1_payload_A_reg[5]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(5)
    );
\outStream_V_data_V_1_payload_A[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(5),
      I1 => result_2_4_reg_690_reg(5),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(5),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(5),
      O => \outStream_V_data_V_1_payload_A[5]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(5),
      I1 => result_6_4_reg_646_reg(5),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(5),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(5),
      O => \outStream_V_data_V_1_payload_A[5]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(6),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(6),
      I3 => \outStream_V_data_V_1_payload_A_reg[6]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(6)
    );
\outStream_V_data_V_1_payload_A[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(6),
      I1 => result_2_4_reg_690_reg(6),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(6),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(6),
      O => \outStream_V_data_V_1_payload_A[6]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(6),
      I1 => result_6_4_reg_646_reg(6),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(6),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(6),
      O => \outStream_V_data_V_1_payload_A[6]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(7),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(7),
      I3 => \outStream_V_data_V_1_payload_A_reg[7]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(7)
    );
\outStream_V_data_V_1_payload_A[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(7),
      I1 => result_2_4_reg_690_reg(7),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(7),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(7),
      O => \outStream_V_data_V_1_payload_A[7]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(7),
      I1 => result_6_4_reg_646_reg(7),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(7),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(7),
      O => \outStream_V_data_V_1_payload_A[7]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(8),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(8),
      I3 => \outStream_V_data_V_1_payload_A_reg[8]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(8)
    );
\outStream_V_data_V_1_payload_A[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(8),
      I1 => result_2_4_reg_690_reg(8),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(8),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(8),
      O => \outStream_V_data_V_1_payload_A[8]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(8),
      I1 => result_6_4_reg_646_reg(8),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(8),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(8),
      O => \outStream_V_data_V_1_payload_A[8]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => result_9_4_reg_613_reg(9),
      I1 => \writeCount_assign_reg_734_reg[3]\(0),
      I2 => result_8_4_reg_624_reg(9),
      I3 => \outStream_V_data_V_1_payload_A_reg[9]_i_2_n_3\,
      I4 => \writeCount_assign_reg_734_reg[3]\(3),
      O => data_1_fu_1615_p12(9)
    );
\outStream_V_data_V_1_payload_A[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_3_4_reg_679_reg(9),
      I1 => result_2_4_reg_690_reg(9),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_1_4_reg_701_reg(9),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_0_4_reg_712_reg(9),
      O => \outStream_V_data_V_1_payload_A[9]_i_3_n_3\
    );
\outStream_V_data_V_1_payload_A[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_7_4_reg_635_reg(9),
      I1 => result_6_4_reg_646_reg(9),
      I2 => \writeCount_assign_reg_734_reg[3]\(1),
      I3 => result_5_4_reg_657_reg(9),
      I4 => \writeCount_assign_reg_734_reg[3]\(0),
      I5 => result_4_4_reg_668_reg(9),
      O => \outStream_V_data_V_1_payload_A[9]_i_4_n_3\
    );
\outStream_V_data_V_1_payload_A_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[0]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[0]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[0]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[10]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[10]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[10]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[11]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[11]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[11]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[12]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[12]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[12]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[13]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[13]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[13]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[14]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[14]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[14]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[15]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[15]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[15]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[16]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[16]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[16]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[17]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[17]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[17]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[18]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[18]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[18]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[19]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[19]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[19]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[1]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[1]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[1]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[20]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[20]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[20]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[21]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[21]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[21]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[22]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[22]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[22]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[23]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[23]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[23]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[24]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[24]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[24]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[25]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[25]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[25]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[25]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[26]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[26]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[26]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[27]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[27]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[27]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[27]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[28]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[28]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[28]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[28]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[29]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[29]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[29]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[29]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[2]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[2]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[2]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[30]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[30]_i_7_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[30]_i_8_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[30]_i_5_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[30]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[30]_i_9_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[30]_i_10_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[30]_i_6_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[3]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[3]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[3]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[4]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[4]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[4]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[5]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[5]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[5]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[6]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[6]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[6]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[7]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[7]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[7]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[8]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[8]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[8]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_A_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \outStream_V_data_V_1_payload_A[9]_i_3_n_3\,
      I1 => \outStream_V_data_V_1_payload_A[9]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_A_reg[9]_i_2_n_3\,
      S => \writeCount_assign_reg_734_reg[3]\(2)
    );
\outStream_V_data_V_1_payload_B[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008A"
    )
        port map (
      I0 => outStream_V_data_V_1_sel_wr,
      I1 => Q(0),
      I2 => \outStream_V_data_V_1_state_reg[0]\,
      I3 => \outStream_V_data_V_1_payload_A[30]_i_4_n_3\,
      O => \outStream_V_data_V_1_payload_B_reg[30]\
    );
\outStream_V_data_V_1_payload_B[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => data_fu_1665_p3(31),
      I1 => \outStream_V_data_V_1_state_reg[0]\,
      I2 => Q(0),
      I3 => outStream_V_data_V_1_sel_wr,
      I4 => outStream_V_data_V_1_payload_B(0),
      O => \outStream_V_data_V_1_payload_B_reg[31]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_i_2__0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]_i_17\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_i_2__1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]_i_35\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_i_2__2\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]_i_34\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_i_2__3\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]_i_12\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_i_2__4\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]_i_31\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_i_2__5\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]_i_44\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_i_2__6\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]_i_43\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_i_2__7\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]_i_27\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_i_2__8\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]_i_24\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \result_9_17_reg_590_reg[31]_i_16\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]_i_21\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : out STD_LOGIC;
    weight_0_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[31]_i_20\ : out STD_LOGIC;
    weight_1_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    weight_2_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    weight_3_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    weight_4_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    weight_5_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    weight_6_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    weight_7_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    weight_8_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    weight_9_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    \b_assign_reg_132_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_2\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_3\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_4\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_5\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_6\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_7\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_8\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    \ctrl_read_reg_1673_reg[0]\ : out STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[7]_i_10\ : out STD_LOGIC;
    \rdata_reg[31]_i_18\ : out STD_LOGIC;
    \rdata_reg[7]_i_26\ : out STD_LOGIC;
    \rdata_reg[0]_i_10\ : out STD_LOGIC;
    \rdata_reg[31]_i_13\ : out STD_LOGIC;
    \rdata_reg[7]_i_14\ : out STD_LOGIC;
    \rdata_reg[0]_i_22\ : out STD_LOGIC;
    \rdata_reg[7]_i_22\ : out STD_LOGIC;
    \rdata_reg[31]_i_28\ : out STD_LOGIC;
    \rdata_reg[31]_i_25\ : out STD_LOGIC;
    \rdata_reg[31]_i_20_0\ : out STD_LOGIC;
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axi_CTRL_BVALID : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \b_assign_reg_132_reg[31]_i_3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[31]_i_2\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    \b_assign_reg_132_reg[31]_i_2__0_0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[31]_i_2__1_0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[31]_i_2__2_0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[31]_i_2__3_0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[31]_i_2__4_0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[31]_i_2__5_0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[31]_i_2__6_0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[31]_i_2__7_0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[31]_i_2__8_0\ : in STD_LOGIC;
    \rdata_reg[31]_i_25_0\ : in STD_LOGIC;
    \rdata_reg[2]_i_22\ : in STD_LOGIC;
    \rdata_reg[3]_i_22\ : in STD_LOGIC;
    \rdata_reg[7]_i_33\ : in STD_LOGIC;
    \rdata_reg[31]_i_20_1\ : in STD_LOGIC;
    \rdata_reg[0]_i_29\ : in STD_LOGIC;
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \exitcond2_reg_1736_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    \i1_reg_601_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_reg_480_reg[3]\ : in STD_LOGIC;
    \outStream_V_keep_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outStream_V_strb_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outStream_V_id_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outStream_V_user_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outStream_V_dest_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outStream_V_data_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outStream_V_last_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ctrl_read_reg_1673 : in STD_LOGIC;
    \rdata_reg[0]_i_28\ : in STD_LOGIC;
    \rdata_reg[7]_i_10_0\ : in STD_LOGIC;
    \rdata_reg[1]_i_25\ : in STD_LOGIC;
    \rdata_reg[2]_i_8\ : in STD_LOGIC;
    \rdata_reg[3]_i_8\ : in STD_LOGIC;
    \rdata_reg[4]_i_11\ : in STD_LOGIC;
    \rdata_reg[31]_i_18_0\ : in STD_LOGIC;
    \rdata_reg[4]_i_21\ : in STD_LOGIC;
    \rdata_reg[5]_i_11\ : in STD_LOGIC;
    \rdata_reg[5]_i_21\ : in STD_LOGIC;
    \rdata_reg[6]_i_11\ : in STD_LOGIC;
    \rdata_reg[6]_i_21\ : in STD_LOGIC;
    \rdata_reg[7]_i_9\ : in STD_LOGIC;
    \rdata_reg[8]_i_11\ : in STD_LOGIC;
    \rdata_reg[8]_i_21\ : in STD_LOGIC;
    \rdata_reg[9]_i_11\ : in STD_LOGIC;
    \rdata_reg[9]_i_21\ : in STD_LOGIC;
    \rdata_reg[10]_i_11\ : in STD_LOGIC;
    \rdata_reg[10]_i_21\ : in STD_LOGIC;
    \rdata_reg[11]_i_11\ : in STD_LOGIC;
    \rdata_reg[11]_i_21\ : in STD_LOGIC;
    \rdata_reg[12]_i_11\ : in STD_LOGIC;
    \rdata_reg[12]_i_21\ : in STD_LOGIC;
    \rdata_reg[13]_i_11\ : in STD_LOGIC;
    \rdata_reg[13]_i_21\ : in STD_LOGIC;
    \rdata_reg[14]_i_11\ : in STD_LOGIC;
    \rdata_reg[14]_i_21\ : in STD_LOGIC;
    \rdata_reg[15]_i_11\ : in STD_LOGIC;
    \rdata_reg[15]_i_21\ : in STD_LOGIC;
    \rdata_reg[16]_i_11\ : in STD_LOGIC;
    \rdata_reg[16]_i_21\ : in STD_LOGIC;
    \rdata_reg[17]_i_11\ : in STD_LOGIC;
    \rdata_reg[17]_i_21\ : in STD_LOGIC;
    \rdata_reg[18]_i_11\ : in STD_LOGIC;
    \rdata_reg[18]_i_21\ : in STD_LOGIC;
    \rdata_reg[19]_i_11\ : in STD_LOGIC;
    \rdata_reg[19]_i_21\ : in STD_LOGIC;
    \rdata_reg[20]_i_11\ : in STD_LOGIC;
    \rdata_reg[20]_i_21\ : in STD_LOGIC;
    \rdata_reg[21]_i_11\ : in STD_LOGIC;
    \rdata_reg[21]_i_21\ : in STD_LOGIC;
    \rdata_reg[22]_i_11\ : in STD_LOGIC;
    \rdata_reg[22]_i_21\ : in STD_LOGIC;
    \rdata_reg[23]_i_11\ : in STD_LOGIC;
    \rdata_reg[23]_i_21\ : in STD_LOGIC;
    \rdata_reg[24]_i_11\ : in STD_LOGIC;
    \rdata_reg[24]_i_21\ : in STD_LOGIC;
    \rdata_reg[25]_i_11\ : in STD_LOGIC;
    \rdata_reg[25]_i_21\ : in STD_LOGIC;
    \rdata_reg[26]_i_11\ : in STD_LOGIC;
    \rdata_reg[26]_i_21\ : in STD_LOGIC;
    \rdata_reg[27]_i_11\ : in STD_LOGIC;
    \rdata_reg[27]_i_21\ : in STD_LOGIC;
    \rdata_reg[28]_i_11\ : in STD_LOGIC;
    \rdata_reg[28]_i_21\ : in STD_LOGIC;
    \rdata_reg[29]_i_11\ : in STD_LOGIC;
    \rdata_reg[29]_i_21\ : in STD_LOGIC;
    \rdata_reg[30]_i_11\ : in STD_LOGIC;
    \rdata_reg[30]_i_21\ : in STD_LOGIC;
    \rdata_reg[31]_i_17_0\ : in STD_LOGIC;
    \rdata_reg[31]_i_37\ : in STD_LOGIC;
    \rdata_reg[0]_i_27\ : in STD_LOGIC;
    \rdata_reg[1]_i_24\ : in STD_LOGIC;
    \rdata_reg[2]_i_18\ : in STD_LOGIC;
    \rdata_reg[7]_i_26_0\ : in STD_LOGIC;
    \rdata_reg[2]_i_24\ : in STD_LOGIC;
    \rdata_reg[3]_i_18\ : in STD_LOGIC;
    \rdata_reg[3]_i_24\ : in STD_LOGIC;
    \rdata_reg[7]_i_25\ : in STD_LOGIC;
    \rdata_reg[7]_i_37\ : in STD_LOGIC;
    \rdata_reg[0]_i_9\ : in STD_LOGIC;
    \rdata_reg[0]_i_10_0\ : in STD_LOGIC;
    \rdata_reg[0]_i_26\ : in STD_LOGIC;
    \rdata_reg[1]_i_23\ : in STD_LOGIC;
    \rdata_reg[4]_i_20\ : in STD_LOGIC;
    \rdata_reg[5]_i_20\ : in STD_LOGIC;
    \rdata_reg[6]_i_20\ : in STD_LOGIC;
    \rdata_reg[8]_i_20\ : in STD_LOGIC;
    \rdata_reg[9]_i_20\ : in STD_LOGIC;
    \rdata_reg[10]_i_20\ : in STD_LOGIC;
    \rdata_reg[11]_i_20\ : in STD_LOGIC;
    \rdata_reg[12]_i_20\ : in STD_LOGIC;
    \rdata_reg[13]_i_20\ : in STD_LOGIC;
    \rdata_reg[14]_i_20\ : in STD_LOGIC;
    \rdata_reg[15]_i_20\ : in STD_LOGIC;
    \rdata_reg[16]_i_20\ : in STD_LOGIC;
    \rdata_reg[17]_i_20\ : in STD_LOGIC;
    \rdata_reg[18]_i_20\ : in STD_LOGIC;
    \rdata_reg[19]_i_20\ : in STD_LOGIC;
    \rdata_reg[20]_i_20\ : in STD_LOGIC;
    \rdata_reg[21]_i_20\ : in STD_LOGIC;
    \rdata_reg[22]_i_20\ : in STD_LOGIC;
    \rdata_reg[23]_i_20\ : in STD_LOGIC;
    \rdata_reg[24]_i_20\ : in STD_LOGIC;
    \rdata_reg[25]_i_20\ : in STD_LOGIC;
    \rdata_reg[26]_i_20\ : in STD_LOGIC;
    \rdata_reg[27]_i_20\ : in STD_LOGIC;
    \rdata_reg[28]_i_20\ : in STD_LOGIC;
    \rdata_reg[29]_i_20\ : in STD_LOGIC;
    \rdata_reg[30]_i_20\ : in STD_LOGIC;
    \rdata_reg[31]_i_35_0\ : in STD_LOGIC;
    \rdata_reg[1]_i_8\ : in STD_LOGIC;
    \rdata_reg[31]_i_13_0\ : in STD_LOGIC;
    \rdata_reg[1]_i_21\ : in STD_LOGIC;
    \rdata_reg[2]_i_23\ : in STD_LOGIC;
    \rdata_reg[3]_i_23\ : in STD_LOGIC;
    \rdata_reg[4]_i_8\ : in STD_LOGIC;
    \rdata_reg[4]_i_19\ : in STD_LOGIC;
    \rdata_reg[5]_i_8\ : in STD_LOGIC;
    \rdata_reg[5]_i_19\ : in STD_LOGIC;
    \rdata_reg[6]_i_8\ : in STD_LOGIC;
    \rdata_reg[6]_i_19\ : in STD_LOGIC;
    \rdata_reg[7]_i_35\ : in STD_LOGIC;
    \rdata_reg[8]_i_8\ : in STD_LOGIC;
    \rdata_reg[8]_i_19\ : in STD_LOGIC;
    \rdata_reg[9]_i_8\ : in STD_LOGIC;
    \rdata_reg[9]_i_19\ : in STD_LOGIC;
    \rdata_reg[10]_i_8\ : in STD_LOGIC;
    \rdata_reg[10]_i_19\ : in STD_LOGIC;
    \rdata_reg[11]_i_8\ : in STD_LOGIC;
    \rdata_reg[11]_i_19\ : in STD_LOGIC;
    \rdata_reg[12]_i_8\ : in STD_LOGIC;
    \rdata_reg[12]_i_19\ : in STD_LOGIC;
    \rdata_reg[13]_i_8\ : in STD_LOGIC;
    \rdata_reg[13]_i_19\ : in STD_LOGIC;
    \rdata_reg[14]_i_8\ : in STD_LOGIC;
    \rdata_reg[14]_i_19\ : in STD_LOGIC;
    \rdata_reg[15]_i_8\ : in STD_LOGIC;
    \rdata_reg[15]_i_19\ : in STD_LOGIC;
    \rdata_reg[16]_i_8\ : in STD_LOGIC;
    \rdata_reg[16]_i_19\ : in STD_LOGIC;
    \rdata_reg[17]_i_8\ : in STD_LOGIC;
    \rdata_reg[17]_i_19\ : in STD_LOGIC;
    \rdata_reg[18]_i_8\ : in STD_LOGIC;
    \rdata_reg[18]_i_19\ : in STD_LOGIC;
    \rdata_reg[19]_i_8\ : in STD_LOGIC;
    \rdata_reg[19]_i_19\ : in STD_LOGIC;
    \rdata_reg[20]_i_8\ : in STD_LOGIC;
    \rdata_reg[20]_i_19\ : in STD_LOGIC;
    \rdata_reg[21]_i_8\ : in STD_LOGIC;
    \rdata_reg[21]_i_19\ : in STD_LOGIC;
    \rdata_reg[22]_i_8\ : in STD_LOGIC;
    \rdata_reg[22]_i_19\ : in STD_LOGIC;
    \rdata_reg[23]_i_8\ : in STD_LOGIC;
    \rdata_reg[23]_i_19\ : in STD_LOGIC;
    \rdata_reg[24]_i_8\ : in STD_LOGIC;
    \rdata_reg[24]_i_19\ : in STD_LOGIC;
    \rdata_reg[25]_i_8\ : in STD_LOGIC;
    \rdata_reg[25]_i_19\ : in STD_LOGIC;
    \rdata_reg[26]_i_8\ : in STD_LOGIC;
    \rdata_reg[26]_i_19\ : in STD_LOGIC;
    \rdata_reg[27]_i_8\ : in STD_LOGIC;
    \rdata_reg[27]_i_19\ : in STD_LOGIC;
    \rdata_reg[28]_i_8\ : in STD_LOGIC;
    \rdata_reg[28]_i_19\ : in STD_LOGIC;
    \rdata_reg[29]_i_8\ : in STD_LOGIC;
    \rdata_reg[29]_i_19\ : in STD_LOGIC;
    \rdata_reg[30]_i_8\ : in STD_LOGIC;
    \rdata_reg[30]_i_19\ : in STD_LOGIC;
    \rdata_reg[31]_i_12_0\ : in STD_LOGIC;
    \rdata_reg[31]_i_34_0\ : in STD_LOGIC;
    \rdata_reg[0]_i_24\ : in STD_LOGIC;
    \rdata_reg[2]_i_10\ : in STD_LOGIC;
    \rdata_reg[7]_i_14_0\ : in STD_LOGIC;
    \rdata_reg[2]_i_21\ : in STD_LOGIC;
    \rdata_reg[3]_i_10\ : in STD_LOGIC;
    \rdata_reg[3]_i_21\ : in STD_LOGIC;
    \rdata_reg[7]_i_13\ : in STD_LOGIC;
    \rdata_reg[7]_i_32\ : in STD_LOGIC;
    \rdata_reg[0]_i_21\ : in STD_LOGIC;
    \rdata_reg[0]_i_22_0\ : in STD_LOGIC;
    \rdata_reg[0]_i_32\ : in STD_LOGIC;
    \rdata_reg[1]_i_20\ : in STD_LOGIC;
    \rdata_reg[4]_i_18\ : in STD_LOGIC;
    \rdata_reg[5]_i_18\ : in STD_LOGIC;
    \rdata_reg[6]_i_18\ : in STD_LOGIC;
    \rdata_reg[8]_i_18\ : in STD_LOGIC;
    \rdata_reg[9]_i_18\ : in STD_LOGIC;
    \rdata_reg[10]_i_18\ : in STD_LOGIC;
    \rdata_reg[11]_i_18\ : in STD_LOGIC;
    \rdata_reg[12]_i_18\ : in STD_LOGIC;
    \rdata_reg[13]_i_18\ : in STD_LOGIC;
    \rdata_reg[14]_i_18\ : in STD_LOGIC;
    \rdata_reg[15]_i_18\ : in STD_LOGIC;
    \rdata_reg[16]_i_18\ : in STD_LOGIC;
    \rdata_reg[17]_i_18\ : in STD_LOGIC;
    \rdata_reg[18]_i_18\ : in STD_LOGIC;
    \rdata_reg[19]_i_18\ : in STD_LOGIC;
    \rdata_reg[20]_i_18\ : in STD_LOGIC;
    \rdata_reg[21]_i_18\ : in STD_LOGIC;
    \rdata_reg[22]_i_18\ : in STD_LOGIC;
    \rdata_reg[23]_i_18\ : in STD_LOGIC;
    \rdata_reg[24]_i_18\ : in STD_LOGIC;
    \rdata_reg[25]_i_18\ : in STD_LOGIC;
    \rdata_reg[26]_i_18\ : in STD_LOGIC;
    \rdata_reg[27]_i_18\ : in STD_LOGIC;
    \rdata_reg[28]_i_18\ : in STD_LOGIC;
    \rdata_reg[29]_i_18\ : in STD_LOGIC;
    \rdata_reg[30]_i_18\ : in STD_LOGIC;
    \rdata_reg[31]_i_31_0\ : in STD_LOGIC;
    \rdata_reg[1]_i_17\ : in STD_LOGIC;
    \rdata_reg[31]_i_28_0\ : in STD_LOGIC;
    \rdata_reg[1]_i_27\ : in STD_LOGIC;
    \rdata_reg[2]_i_20\ : in STD_LOGIC;
    \rdata_reg[3]_i_20\ : in STD_LOGIC;
    \rdata_reg[4]_i_15\ : in STD_LOGIC;
    \rdata_reg[4]_i_23\ : in STD_LOGIC;
    \rdata_reg[5]_i_15\ : in STD_LOGIC;
    \rdata_reg[5]_i_23\ : in STD_LOGIC;
    \rdata_reg[6]_i_15\ : in STD_LOGIC;
    \rdata_reg[6]_i_23\ : in STD_LOGIC;
    \rdata_reg[7]_i_29\ : in STD_LOGIC;
    \rdata_reg[8]_i_15\ : in STD_LOGIC;
    \rdata_reg[8]_i_23\ : in STD_LOGIC;
    \rdata_reg[9]_i_15\ : in STD_LOGIC;
    \rdata_reg[9]_i_23\ : in STD_LOGIC;
    \rdata_reg[10]_i_15\ : in STD_LOGIC;
    \rdata_reg[10]_i_23\ : in STD_LOGIC;
    \rdata_reg[11]_i_15\ : in STD_LOGIC;
    \rdata_reg[11]_i_23\ : in STD_LOGIC;
    \rdata_reg[12]_i_15\ : in STD_LOGIC;
    \rdata_reg[12]_i_23\ : in STD_LOGIC;
    \rdata_reg[13]_i_15\ : in STD_LOGIC;
    \rdata_reg[13]_i_23\ : in STD_LOGIC;
    \rdata_reg[14]_i_15\ : in STD_LOGIC;
    \rdata_reg[14]_i_23\ : in STD_LOGIC;
    \rdata_reg[15]_i_15\ : in STD_LOGIC;
    \rdata_reg[15]_i_23\ : in STD_LOGIC;
    \rdata_reg[16]_i_15\ : in STD_LOGIC;
    \rdata_reg[16]_i_23\ : in STD_LOGIC;
    \rdata_reg[17]_i_15\ : in STD_LOGIC;
    \rdata_reg[17]_i_23\ : in STD_LOGIC;
    \rdata_reg[18]_i_15\ : in STD_LOGIC;
    \rdata_reg[18]_i_23\ : in STD_LOGIC;
    \rdata_reg[19]_i_15\ : in STD_LOGIC;
    \rdata_reg[19]_i_23\ : in STD_LOGIC;
    \rdata_reg[20]_i_15\ : in STD_LOGIC;
    \rdata_reg[20]_i_23\ : in STD_LOGIC;
    \rdata_reg[21]_i_15\ : in STD_LOGIC;
    \rdata_reg[21]_i_23\ : in STD_LOGIC;
    \rdata_reg[22]_i_15\ : in STD_LOGIC;
    \rdata_reg[22]_i_23\ : in STD_LOGIC;
    \rdata_reg[23]_i_15\ : in STD_LOGIC;
    \rdata_reg[23]_i_23\ : in STD_LOGIC;
    \rdata_reg[24]_i_15\ : in STD_LOGIC;
    \rdata_reg[24]_i_23\ : in STD_LOGIC;
    \rdata_reg[25]_i_15\ : in STD_LOGIC;
    \rdata_reg[25]_i_23\ : in STD_LOGIC;
    \rdata_reg[26]_i_15\ : in STD_LOGIC;
    \rdata_reg[26]_i_23\ : in STD_LOGIC;
    \rdata_reg[27]_i_15\ : in STD_LOGIC;
    \rdata_reg[27]_i_23\ : in STD_LOGIC;
    \rdata_reg[28]_i_15\ : in STD_LOGIC;
    \rdata_reg[28]_i_23\ : in STD_LOGIC;
    \rdata_reg[29]_i_15\ : in STD_LOGIC;
    \rdata_reg[29]_i_23\ : in STD_LOGIC;
    \rdata_reg[30]_i_15\ : in STD_LOGIC;
    \rdata_reg[30]_i_23\ : in STD_LOGIC;
    \rdata_reg[31]_i_27_0\ : in STD_LOGIC;
    \rdata_reg[31]_i_44_0\ : in STD_LOGIC;
    \rdata_reg[0]_i_30\ : in STD_LOGIC;
    \rdata_reg[7]_i_22_0\ : in STD_LOGIC;
    \rdata_reg[1]_i_26\ : in STD_LOGIC;
    \rdata_reg[2]_i_16\ : in STD_LOGIC;
    \rdata_reg[3]_i_16\ : in STD_LOGIC;
    \rdata_reg[4]_i_22\ : in STD_LOGIC;
    \rdata_reg[5]_i_22\ : in STD_LOGIC;
    \rdata_reg[6]_i_22\ : in STD_LOGIC;
    \rdata_reg[7]_i_21\ : in STD_LOGIC;
    \rdata_reg[8]_i_22\ : in STD_LOGIC;
    \rdata_reg[9]_i_22\ : in STD_LOGIC;
    \rdata_reg[10]_i_22\ : in STD_LOGIC;
    \rdata_reg[11]_i_22\ : in STD_LOGIC;
    \rdata_reg[12]_i_22\ : in STD_LOGIC;
    \rdata_reg[13]_i_22\ : in STD_LOGIC;
    \rdata_reg[14]_i_22\ : in STD_LOGIC;
    \rdata_reg[15]_i_22\ : in STD_LOGIC;
    \rdata_reg[16]_i_22\ : in STD_LOGIC;
    \rdata_reg[17]_i_22\ : in STD_LOGIC;
    \rdata_reg[18]_i_22\ : in STD_LOGIC;
    \rdata_reg[19]_i_22\ : in STD_LOGIC;
    \rdata_reg[20]_i_22\ : in STD_LOGIC;
    \rdata_reg[21]_i_22\ : in STD_LOGIC;
    \rdata_reg[22]_i_22\ : in STD_LOGIC;
    \rdata_reg[23]_i_22\ : in STD_LOGIC;
    \rdata_reg[24]_i_22\ : in STD_LOGIC;
    \rdata_reg[25]_i_22\ : in STD_LOGIC;
    \rdata_reg[26]_i_22\ : in STD_LOGIC;
    \rdata_reg[27]_i_22\ : in STD_LOGIC;
    \rdata_reg[28]_i_22\ : in STD_LOGIC;
    \rdata_reg[29]_i_22\ : in STD_LOGIC;
    \rdata_reg[30]_i_22\ : in STD_LOGIC;
    \rdata_reg[31]_i_43_0\ : in STD_LOGIC;
    \rdata_reg[0]_i_18\ : in STD_LOGIC;
    \rdata_reg[2]_i_14\ : in STD_LOGIC;
    \rdata_reg[3]_i_14\ : in STD_LOGIC;
    \rdata_reg[7]_i_18\ : in STD_LOGIC;
    \rdata_reg[0]_i_16\ : in STD_LOGIC;
    \rdata_reg[1]_i_16\ : in STD_LOGIC;
    \rdata_reg[4]_i_14\ : in STD_LOGIC;
    \rdata_reg[5]_i_14\ : in STD_LOGIC;
    \rdata_reg[6]_i_14\ : in STD_LOGIC;
    \rdata_reg[8]_i_14\ : in STD_LOGIC;
    \rdata_reg[9]_i_14\ : in STD_LOGIC;
    \rdata_reg[10]_i_14\ : in STD_LOGIC;
    \rdata_reg[11]_i_14\ : in STD_LOGIC;
    \rdata_reg[12]_i_14\ : in STD_LOGIC;
    \rdata_reg[13]_i_14\ : in STD_LOGIC;
    \rdata_reg[14]_i_14\ : in STD_LOGIC;
    \rdata_reg[15]_i_14\ : in STD_LOGIC;
    \rdata_reg[16]_i_14\ : in STD_LOGIC;
    \rdata_reg[17]_i_14\ : in STD_LOGIC;
    \rdata_reg[18]_i_14\ : in STD_LOGIC;
    \rdata_reg[19]_i_14\ : in STD_LOGIC;
    \rdata_reg[20]_i_14\ : in STD_LOGIC;
    \rdata_reg[21]_i_14\ : in STD_LOGIC;
    \rdata_reg[22]_i_14\ : in STD_LOGIC;
    \rdata_reg[23]_i_14\ : in STD_LOGIC;
    \rdata_reg[24]_i_14\ : in STD_LOGIC;
    \rdata_reg[25]_i_14\ : in STD_LOGIC;
    \rdata_reg[26]_i_14\ : in STD_LOGIC;
    \rdata_reg[27]_i_14\ : in STD_LOGIC;
    \rdata_reg[28]_i_14\ : in STD_LOGIC;
    \rdata_reg[29]_i_14\ : in STD_LOGIC;
    \rdata_reg[30]_i_14\ : in STD_LOGIC;
    \rdata_reg[31]_i_24_0\ : in STD_LOGIC;
    \rdata_reg[1]_i_15\ : in STD_LOGIC;
    \rdata_reg[2]_i_13\ : in STD_LOGIC;
    \rdata_reg[3]_i_13\ : in STD_LOGIC;
    \rdata_reg[4]_i_13\ : in STD_LOGIC;
    \rdata_reg[5]_i_13\ : in STD_LOGIC;
    \rdata_reg[6]_i_13\ : in STD_LOGIC;
    \rdata_reg[7]_i_17\ : in STD_LOGIC;
    \rdata_reg[8]_i_13\ : in STD_LOGIC;
    \rdata_reg[9]_i_13\ : in STD_LOGIC;
    \rdata_reg[10]_i_13\ : in STD_LOGIC;
    \rdata_reg[11]_i_13\ : in STD_LOGIC;
    \rdata_reg[12]_i_13\ : in STD_LOGIC;
    \rdata_reg[13]_i_13\ : in STD_LOGIC;
    \rdata_reg[14]_i_13\ : in STD_LOGIC;
    \rdata_reg[15]_i_13\ : in STD_LOGIC;
    \rdata_reg[16]_i_13\ : in STD_LOGIC;
    \rdata_reg[17]_i_13\ : in STD_LOGIC;
    \rdata_reg[18]_i_13\ : in STD_LOGIC;
    \rdata_reg[19]_i_13\ : in STD_LOGIC;
    \rdata_reg[20]_i_13\ : in STD_LOGIC;
    \rdata_reg[21]_i_13\ : in STD_LOGIC;
    \rdata_reg[22]_i_13\ : in STD_LOGIC;
    \rdata_reg[23]_i_13\ : in STD_LOGIC;
    \rdata_reg[24]_i_13\ : in STD_LOGIC;
    \rdata_reg[25]_i_13\ : in STD_LOGIC;
    \rdata_reg[26]_i_13\ : in STD_LOGIC;
    \rdata_reg[27]_i_13\ : in STD_LOGIC;
    \rdata_reg[28]_i_13\ : in STD_LOGIC;
    \rdata_reg[29]_i_13\ : in STD_LOGIC;
    \rdata_reg[30]_i_13\ : in STD_LOGIC;
    \rdata_reg[31]_i_21_0\ : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_assign_reg_132_reg[0]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[1]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[2]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[3]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[4]_i_3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[5]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[6]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[7]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[8]_i_3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[9]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[10]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[11]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[12]_i_3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[13]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[14]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[15]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[16]_i_3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[17]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[18]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[19]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[20]_i_3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[21]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[22]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[23]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[24]_i_3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[25]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[26]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[27]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[28]_i_3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[29]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[30]_i_2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[0]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[1]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[2]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[3]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[4]_i_3__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[5]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[6]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[7]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[8]_i_3__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[9]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[10]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[11]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[12]_i_3__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[13]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[14]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[15]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[16]_i_3__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[17]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[18]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[19]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[20]_i_3__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[21]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[22]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[23]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[24]_i_3__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[25]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[26]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[27]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[28]_i_3__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[29]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[30]_i_2__0\ : in STD_LOGIC;
    \b_assign_reg_132_reg[0]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[1]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[2]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[3]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[4]_i_3__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[5]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[6]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[7]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[8]_i_3__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[9]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[10]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[11]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[12]_i_3__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[13]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[14]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[15]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[16]_i_3__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[17]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[18]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[19]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[20]_i_3__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[21]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[22]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[23]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[24]_i_3__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[25]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[26]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[27]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[28]_i_3__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[29]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[30]_i_2__1\ : in STD_LOGIC;
    \b_assign_reg_132_reg[0]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[1]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[2]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[3]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[4]_i_3__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[5]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[6]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[7]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[8]_i_3__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[9]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[10]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[11]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[12]_i_3__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[13]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[14]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[15]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[16]_i_3__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[17]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[18]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[19]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[20]_i_3__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[21]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[22]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[23]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[24]_i_3__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[25]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[26]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[27]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[28]_i_3__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[29]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[30]_i_2__2\ : in STD_LOGIC;
    \b_assign_reg_132_reg[0]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[1]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[2]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[3]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[4]_i_3__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[5]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[6]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[7]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[8]_i_3__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[9]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[10]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[11]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[12]_i_3__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[13]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[14]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[15]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[16]_i_3__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[17]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[18]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[19]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[20]_i_3__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[21]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[22]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[23]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[24]_i_3__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[25]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[26]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[27]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[28]_i_3__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[29]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[30]_i_2__3\ : in STD_LOGIC;
    \b_assign_reg_132_reg[0]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[1]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[2]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[3]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[4]_i_3__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[5]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[6]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[7]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[8]_i_3__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[9]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[10]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[11]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[12]_i_3__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[13]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[14]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[15]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[16]_i_3__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[17]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[18]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[19]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[20]_i_3__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[21]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[22]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[23]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[24]_i_3__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[25]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[26]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[27]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[28]_i_3__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[29]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[30]_i_2__4\ : in STD_LOGIC;
    \b_assign_reg_132_reg[0]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[1]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[2]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[3]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[4]_i_3__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[5]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[6]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[7]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[8]_i_3__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[9]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[10]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[11]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[12]_i_3__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[13]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[14]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[15]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[16]_i_3__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[17]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[18]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[19]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[20]_i_3__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[21]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[22]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[23]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[24]_i_3__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[25]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[26]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[27]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[28]_i_3__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[29]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[30]_i_2__5\ : in STD_LOGIC;
    \b_assign_reg_132_reg[0]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[1]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[2]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[3]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[4]_i_3__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[5]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[6]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[7]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[8]_i_3__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[9]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[10]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[11]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[12]_i_3__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[13]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[14]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[15]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[16]_i_3__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[17]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[18]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[19]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[20]_i_3__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[21]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[22]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[23]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[24]_i_3__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[25]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[26]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[27]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[28]_i_3__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[29]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[30]_i_2__6\ : in STD_LOGIC;
    \b_assign_reg_132_reg[0]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[1]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[2]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[3]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[4]_i_3__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[5]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[6]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[7]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[8]_i_3__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[9]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[10]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[11]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[12]_i_3__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[13]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[14]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[15]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[16]_i_3__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[17]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[18]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[19]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[20]_i_3__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[21]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[22]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[23]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[24]_i_3__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[25]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[26]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[27]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[28]_i_3__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[29]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[30]_i_2__7\ : in STD_LOGIC;
    \b_assign_reg_132_reg[0]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[1]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[2]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[3]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[4]_i_3__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[5]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[6]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[7]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[8]_i_3__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[9]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[10]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[11]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[12]_i_3__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[13]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[14]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[15]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[16]_i_3__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[17]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[18]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[19]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[20]_i_3__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[21]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[22]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[23]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[24]_i_3__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[25]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[26]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[27]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[28]_i_3__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[29]_i_2__8\ : in STD_LOGIC;
    \b_assign_reg_132_reg[30]_i_2__8\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi : entity is "cnn_fc_i50_o10_CTRL_s_axi";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi is
  signal \^ap_cs_fsm_reg[0]\ : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal aw_hs : STD_LOGIC;
  signal ctrl : STD_LOGIC_VECTOR ( 0 to 0 );
  signal int_ap_done : STD_LOGIC;
  signal int_ap_done_i_1_n_3 : STD_LOGIC;
  signal int_ap_done_i_2_n_3 : STD_LOGIC;
  signal int_ap_done_i_3_n_3 : STD_LOGIC;
  signal int_ap_done_i_4_n_3 : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_3 : STD_LOGIC;
  signal int_auto_restart_i_1_n_3 : STD_LOGIC;
  signal int_auto_restart_reg_n_3 : STD_LOGIC;
  signal int_bias_address1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal int_bias_n_100 : STD_LOGIC;
  signal int_bias_n_101 : STD_LOGIC;
  signal int_bias_n_102 : STD_LOGIC;
  signal int_bias_n_103 : STD_LOGIC;
  signal int_bias_n_104 : STD_LOGIC;
  signal int_bias_n_105 : STD_LOGIC;
  signal int_bias_n_106 : STD_LOGIC;
  signal int_bias_n_76 : STD_LOGIC;
  signal int_bias_n_77 : STD_LOGIC;
  signal int_bias_n_78 : STD_LOGIC;
  signal int_bias_n_79 : STD_LOGIC;
  signal int_bias_n_80 : STD_LOGIC;
  signal int_bias_n_81 : STD_LOGIC;
  signal int_bias_n_82 : STD_LOGIC;
  signal int_bias_n_83 : STD_LOGIC;
  signal int_bias_n_84 : STD_LOGIC;
  signal int_bias_n_85 : STD_LOGIC;
  signal int_bias_n_86 : STD_LOGIC;
  signal int_bias_n_87 : STD_LOGIC;
  signal int_bias_n_88 : STD_LOGIC;
  signal int_bias_n_89 : STD_LOGIC;
  signal int_bias_n_90 : STD_LOGIC;
  signal int_bias_n_91 : STD_LOGIC;
  signal int_bias_n_92 : STD_LOGIC;
  signal int_bias_n_93 : STD_LOGIC;
  signal int_bias_n_94 : STD_LOGIC;
  signal int_bias_n_95 : STD_LOGIC;
  signal int_bias_n_96 : STD_LOGIC;
  signal int_bias_n_97 : STD_LOGIC;
  signal int_bias_n_98 : STD_LOGIC;
  signal int_bias_n_99 : STD_LOGIC;
  signal int_bias_q1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal int_bias_read : STD_LOGIC;
  signal int_bias_read0 : STD_LOGIC;
  signal int_bias_read_i_2_n_3 : STD_LOGIC;
  signal int_bias_write0 : STD_LOGIC;
  signal int_bias_write_i_1_n_3 : STD_LOGIC;
  signal int_bias_write_reg_n_3 : STD_LOGIC;
  signal \int_ctrl[0]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[10]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[11]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[12]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[13]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[14]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[15]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[16]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[17]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[18]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[19]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[1]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[20]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[21]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[22]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[23]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[24]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[25]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[26]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[27]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[28]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[29]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[2]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[30]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[31]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[31]_i_2_n_3\ : STD_LOGIC;
  signal \int_ctrl[31]_i_3_n_3\ : STD_LOGIC;
  signal \int_ctrl[31]_i_4_n_3\ : STD_LOGIC;
  signal \int_ctrl[31]_i_5_n_3\ : STD_LOGIC;
  signal \int_ctrl[3]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[4]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[5]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[6]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[7]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[8]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl[9]_i_1_n_3\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[10]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[11]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[12]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[13]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[14]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[15]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[16]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[17]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[18]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[19]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[1]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[20]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[21]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[22]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[23]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[24]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[25]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[26]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[27]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[28]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[29]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[2]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[30]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[31]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[3]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[4]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[5]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[6]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[7]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[8]\ : STD_LOGIC;
  signal \int_ctrl_reg_n_3_[9]\ : STD_LOGIC;
  signal int_gie_i_1_n_3 : STD_LOGIC;
  signal int_gie_reg_n_3 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_3\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_3\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_3\ : STD_LOGIC;
  signal \int_ier[1]_i_3_n_3\ : STD_LOGIC;
  signal \int_ier_reg_n_3_[0]\ : STD_LOGIC;
  signal \int_ier_reg_n_3_[1]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_3\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_3\ : STD_LOGIC;
  signal \int_isr_reg_n_3_[0]\ : STD_LOGIC;
  signal int_weight_0_address1 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal int_weight_0_n_100 : STD_LOGIC;
  signal int_weight_0_n_101 : STD_LOGIC;
  signal int_weight_0_n_105 : STD_LOGIC;
  signal int_weight_0_n_106 : STD_LOGIC;
  signal int_weight_0_n_107 : STD_LOGIC;
  signal int_weight_0_n_108 : STD_LOGIC;
  signal int_weight_0_n_109 : STD_LOGIC;
  signal int_weight_0_n_110 : STD_LOGIC;
  signal int_weight_0_n_111 : STD_LOGIC;
  signal int_weight_0_n_112 : STD_LOGIC;
  signal int_weight_0_n_113 : STD_LOGIC;
  signal int_weight_0_n_114 : STD_LOGIC;
  signal int_weight_0_n_115 : STD_LOGIC;
  signal int_weight_0_n_116 : STD_LOGIC;
  signal int_weight_0_n_117 : STD_LOGIC;
  signal int_weight_0_n_118 : STD_LOGIC;
  signal int_weight_0_n_119 : STD_LOGIC;
  signal int_weight_0_n_120 : STD_LOGIC;
  signal int_weight_0_n_121 : STD_LOGIC;
  signal int_weight_0_n_122 : STD_LOGIC;
  signal int_weight_0_n_123 : STD_LOGIC;
  signal int_weight_0_n_124 : STD_LOGIC;
  signal int_weight_0_n_125 : STD_LOGIC;
  signal int_weight_0_n_126 : STD_LOGIC;
  signal int_weight_0_n_127 : STD_LOGIC;
  signal int_weight_0_n_128 : STD_LOGIC;
  signal int_weight_0_n_129 : STD_LOGIC;
  signal int_weight_0_n_130 : STD_LOGIC;
  signal int_weight_0_n_131 : STD_LOGIC;
  signal int_weight_0_read : STD_LOGIC;
  signal int_weight_0_read0 : STD_LOGIC;
  signal int_weight_0_write_i_1_n_3 : STD_LOGIC;
  signal int_weight_0_write_reg_n_3 : STD_LOGIC;
  signal int_weight_1_n_100 : STD_LOGIC;
  signal int_weight_1_n_101 : STD_LOGIC;
  signal int_weight_1_n_102 : STD_LOGIC;
  signal int_weight_1_n_103 : STD_LOGIC;
  signal int_weight_1_n_104 : STD_LOGIC;
  signal int_weight_1_read : STD_LOGIC;
  signal int_weight_1_read0 : STD_LOGIC;
  signal int_weight_1_write_i_1_n_3 : STD_LOGIC;
  signal int_weight_1_write_reg_n_3 : STD_LOGIC;
  signal int_weight_2_n_100 : STD_LOGIC;
  signal int_weight_2_n_101 : STD_LOGIC;
  signal int_weight_2_n_102 : STD_LOGIC;
  signal int_weight_2_n_103 : STD_LOGIC;
  signal int_weight_2_n_104 : STD_LOGIC;
  signal int_weight_2_n_105 : STD_LOGIC;
  signal int_weight_2_n_106 : STD_LOGIC;
  signal int_weight_2_n_107 : STD_LOGIC;
  signal int_weight_2_n_108 : STD_LOGIC;
  signal int_weight_2_n_109 : STD_LOGIC;
  signal int_weight_2_n_110 : STD_LOGIC;
  signal int_weight_2_n_111 : STD_LOGIC;
  signal int_weight_2_n_112 : STD_LOGIC;
  signal int_weight_2_n_113 : STD_LOGIC;
  signal int_weight_2_n_114 : STD_LOGIC;
  signal int_weight_2_n_115 : STD_LOGIC;
  signal int_weight_2_n_116 : STD_LOGIC;
  signal int_weight_2_n_117 : STD_LOGIC;
  signal int_weight_2_n_118 : STD_LOGIC;
  signal int_weight_2_n_119 : STD_LOGIC;
  signal int_weight_2_n_120 : STD_LOGIC;
  signal int_weight_2_n_121 : STD_LOGIC;
  signal int_weight_2_n_122 : STD_LOGIC;
  signal int_weight_2_n_123 : STD_LOGIC;
  signal int_weight_2_n_124 : STD_LOGIC;
  signal int_weight_2_n_125 : STD_LOGIC;
  signal int_weight_2_n_126 : STD_LOGIC;
  signal int_weight_2_n_127 : STD_LOGIC;
  signal int_weight_2_n_128 : STD_LOGIC;
  signal int_weight_2_read : STD_LOGIC;
  signal int_weight_2_read0 : STD_LOGIC;
  signal int_weight_2_write_i_1_n_3 : STD_LOGIC;
  signal int_weight_2_write_reg_n_3 : STD_LOGIC;
  signal int_weight_3_n_100 : STD_LOGIC;
  signal int_weight_3_n_101 : STD_LOGIC;
  signal int_weight_3_n_102 : STD_LOGIC;
  signal int_weight_3_n_103 : STD_LOGIC;
  signal int_weight_3_n_104 : STD_LOGIC;
  signal int_weight_3_n_105 : STD_LOGIC;
  signal int_weight_3_n_106 : STD_LOGIC;
  signal int_weight_3_n_107 : STD_LOGIC;
  signal int_weight_3_n_108 : STD_LOGIC;
  signal int_weight_3_n_109 : STD_LOGIC;
  signal int_weight_3_n_110 : STD_LOGIC;
  signal int_weight_3_n_111 : STD_LOGIC;
  signal int_weight_3_n_112 : STD_LOGIC;
  signal int_weight_3_n_113 : STD_LOGIC;
  signal int_weight_3_n_114 : STD_LOGIC;
  signal int_weight_3_n_115 : STD_LOGIC;
  signal int_weight_3_n_116 : STD_LOGIC;
  signal int_weight_3_n_117 : STD_LOGIC;
  signal int_weight_3_n_118 : STD_LOGIC;
  signal int_weight_3_n_119 : STD_LOGIC;
  signal int_weight_3_n_120 : STD_LOGIC;
  signal int_weight_3_n_121 : STD_LOGIC;
  signal int_weight_3_n_122 : STD_LOGIC;
  signal int_weight_3_n_123 : STD_LOGIC;
  signal int_weight_3_n_124 : STD_LOGIC;
  signal int_weight_3_n_125 : STD_LOGIC;
  signal int_weight_3_n_126 : STD_LOGIC;
  signal int_weight_3_n_127 : STD_LOGIC;
  signal int_weight_3_n_128 : STD_LOGIC;
  signal int_weight_3_n_129 : STD_LOGIC;
  signal int_weight_3_n_130 : STD_LOGIC;
  signal int_weight_3_read : STD_LOGIC;
  signal int_weight_3_read0 : STD_LOGIC;
  signal int_weight_3_write_i_1_n_3 : STD_LOGIC;
  signal int_weight_3_write_reg_n_3 : STD_LOGIC;
  signal int_weight_4_n_101 : STD_LOGIC;
  signal int_weight_4_n_102 : STD_LOGIC;
  signal int_weight_4_n_103 : STD_LOGIC;
  signal int_weight_4_read : STD_LOGIC;
  signal int_weight_4_read0 : STD_LOGIC;
  signal int_weight_4_write_i_1_n_3 : STD_LOGIC;
  signal int_weight_4_write_reg_n_3 : STD_LOGIC;
  signal int_weight_5_n_128 : STD_LOGIC;
  signal int_weight_5_read : STD_LOGIC;
  signal int_weight_5_read0 : STD_LOGIC;
  signal int_weight_5_write_i_1_n_3 : STD_LOGIC;
  signal int_weight_5_write_i_2_n_3 : STD_LOGIC;
  signal int_weight_5_write_reg_n_3 : STD_LOGIC;
  signal int_weight_6_n_100 : STD_LOGIC;
  signal int_weight_6_n_101 : STD_LOGIC;
  signal int_weight_6_n_102 : STD_LOGIC;
  signal int_weight_6_n_103 : STD_LOGIC;
  signal int_weight_6_n_104 : STD_LOGIC;
  signal int_weight_6_n_105 : STD_LOGIC;
  signal int_weight_6_n_106 : STD_LOGIC;
  signal int_weight_6_n_107 : STD_LOGIC;
  signal int_weight_6_n_108 : STD_LOGIC;
  signal int_weight_6_n_109 : STD_LOGIC;
  signal int_weight_6_n_110 : STD_LOGIC;
  signal int_weight_6_n_111 : STD_LOGIC;
  signal int_weight_6_n_112 : STD_LOGIC;
  signal int_weight_6_n_113 : STD_LOGIC;
  signal int_weight_6_n_114 : STD_LOGIC;
  signal int_weight_6_n_115 : STD_LOGIC;
  signal int_weight_6_n_116 : STD_LOGIC;
  signal int_weight_6_n_117 : STD_LOGIC;
  signal int_weight_6_n_118 : STD_LOGIC;
  signal int_weight_6_n_119 : STD_LOGIC;
  signal int_weight_6_n_120 : STD_LOGIC;
  signal int_weight_6_n_121 : STD_LOGIC;
  signal int_weight_6_n_122 : STD_LOGIC;
  signal int_weight_6_n_123 : STD_LOGIC;
  signal int_weight_6_n_124 : STD_LOGIC;
  signal int_weight_6_n_125 : STD_LOGIC;
  signal int_weight_6_n_126 : STD_LOGIC;
  signal int_weight_6_n_127 : STD_LOGIC;
  signal int_weight_6_n_128 : STD_LOGIC;
  signal int_weight_6_n_129 : STD_LOGIC;
  signal int_weight_6_n_130 : STD_LOGIC;
  signal int_weight_6_read : STD_LOGIC;
  signal int_weight_6_read0 : STD_LOGIC;
  signal int_weight_6_write_i_1_n_3 : STD_LOGIC;
  signal int_weight_6_write_i_2_n_3 : STD_LOGIC;
  signal int_weight_6_write_reg_n_3 : STD_LOGIC;
  signal int_weight_7_n_100 : STD_LOGIC;
  signal int_weight_7_n_101 : STD_LOGIC;
  signal int_weight_7_n_102 : STD_LOGIC;
  signal int_weight_7_n_103 : STD_LOGIC;
  signal int_weight_7_n_104 : STD_LOGIC;
  signal int_weight_7_n_105 : STD_LOGIC;
  signal int_weight_7_n_106 : STD_LOGIC;
  signal int_weight_7_n_107 : STD_LOGIC;
  signal int_weight_7_n_108 : STD_LOGIC;
  signal int_weight_7_n_109 : STD_LOGIC;
  signal int_weight_7_n_110 : STD_LOGIC;
  signal int_weight_7_n_111 : STD_LOGIC;
  signal int_weight_7_n_112 : STD_LOGIC;
  signal int_weight_7_n_113 : STD_LOGIC;
  signal int_weight_7_n_114 : STD_LOGIC;
  signal int_weight_7_n_115 : STD_LOGIC;
  signal int_weight_7_n_116 : STD_LOGIC;
  signal int_weight_7_n_117 : STD_LOGIC;
  signal int_weight_7_n_118 : STD_LOGIC;
  signal int_weight_7_n_119 : STD_LOGIC;
  signal int_weight_7_n_120 : STD_LOGIC;
  signal int_weight_7_n_121 : STD_LOGIC;
  signal int_weight_7_n_122 : STD_LOGIC;
  signal int_weight_7_n_123 : STD_LOGIC;
  signal int_weight_7_n_124 : STD_LOGIC;
  signal int_weight_7_n_125 : STD_LOGIC;
  signal int_weight_7_n_126 : STD_LOGIC;
  signal int_weight_7_n_127 : STD_LOGIC;
  signal int_weight_7_n_128 : STD_LOGIC;
  signal int_weight_7_n_129 : STD_LOGIC;
  signal int_weight_7_n_130 : STD_LOGIC;
  signal int_weight_7_n_131 : STD_LOGIC;
  signal int_weight_7_read : STD_LOGIC;
  signal int_weight_7_read0 : STD_LOGIC;
  signal int_weight_7_write_i_1_n_3 : STD_LOGIC;
  signal int_weight_7_write_reg_n_3 : STD_LOGIC;
  signal int_weight_8_n_100 : STD_LOGIC;
  signal int_weight_8_n_101 : STD_LOGIC;
  signal int_weight_8_n_102 : STD_LOGIC;
  signal int_weight_8_n_103 : STD_LOGIC;
  signal int_weight_8_n_104 : STD_LOGIC;
  signal int_weight_8_n_105 : STD_LOGIC;
  signal int_weight_8_n_106 : STD_LOGIC;
  signal int_weight_8_n_107 : STD_LOGIC;
  signal int_weight_8_n_108 : STD_LOGIC;
  signal int_weight_8_n_109 : STD_LOGIC;
  signal int_weight_8_n_110 : STD_LOGIC;
  signal int_weight_8_n_111 : STD_LOGIC;
  signal int_weight_8_n_112 : STD_LOGIC;
  signal int_weight_8_n_113 : STD_LOGIC;
  signal int_weight_8_n_114 : STD_LOGIC;
  signal int_weight_8_n_115 : STD_LOGIC;
  signal int_weight_8_n_116 : STD_LOGIC;
  signal int_weight_8_n_117 : STD_LOGIC;
  signal int_weight_8_n_118 : STD_LOGIC;
  signal int_weight_8_n_119 : STD_LOGIC;
  signal int_weight_8_n_120 : STD_LOGIC;
  signal int_weight_8_n_121 : STD_LOGIC;
  signal int_weight_8_n_122 : STD_LOGIC;
  signal int_weight_8_n_123 : STD_LOGIC;
  signal int_weight_8_n_124 : STD_LOGIC;
  signal int_weight_8_n_125 : STD_LOGIC;
  signal int_weight_8_n_126 : STD_LOGIC;
  signal int_weight_8_n_127 : STD_LOGIC;
  signal int_weight_8_n_128 : STD_LOGIC;
  signal int_weight_8_n_129 : STD_LOGIC;
  signal int_weight_8_n_130 : STD_LOGIC;
  signal int_weight_8_n_131 : STD_LOGIC;
  signal int_weight_8_read : STD_LOGIC;
  signal int_weight_8_read0 : STD_LOGIC;
  signal int_weight_8_write_i_1_n_3 : STD_LOGIC;
  signal int_weight_8_write_i_2_n_3 : STD_LOGIC;
  signal int_weight_8_write_reg_n_3 : STD_LOGIC;
  signal int_weight_9_n_105 : STD_LOGIC;
  signal int_weight_9_n_106 : STD_LOGIC;
  signal int_weight_9_n_107 : STD_LOGIC;
  signal int_weight_9_n_108 : STD_LOGIC;
  signal int_weight_9_n_109 : STD_LOGIC;
  signal int_weight_9_n_110 : STD_LOGIC;
  signal int_weight_9_n_111 : STD_LOGIC;
  signal int_weight_9_n_112 : STD_LOGIC;
  signal int_weight_9_n_113 : STD_LOGIC;
  signal int_weight_9_n_114 : STD_LOGIC;
  signal int_weight_9_n_115 : STD_LOGIC;
  signal int_weight_9_n_116 : STD_LOGIC;
  signal int_weight_9_n_117 : STD_LOGIC;
  signal int_weight_9_n_118 : STD_LOGIC;
  signal int_weight_9_n_119 : STD_LOGIC;
  signal int_weight_9_n_120 : STD_LOGIC;
  signal int_weight_9_n_121 : STD_LOGIC;
  signal int_weight_9_n_122 : STD_LOGIC;
  signal int_weight_9_n_123 : STD_LOGIC;
  signal int_weight_9_n_124 : STD_LOGIC;
  signal int_weight_9_n_125 : STD_LOGIC;
  signal int_weight_9_n_126 : STD_LOGIC;
  signal int_weight_9_n_127 : STD_LOGIC;
  signal int_weight_9_n_128 : STD_LOGIC;
  signal int_weight_9_n_129 : STD_LOGIC;
  signal int_weight_9_n_130 : STD_LOGIC;
  signal int_weight_9_n_131 : STD_LOGIC;
  signal int_weight_9_n_132 : STD_LOGIC;
  signal int_weight_9_n_133 : STD_LOGIC;
  signal int_weight_9_q1 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal int_weight_9_read : STD_LOGIC;
  signal int_weight_9_read0 : STD_LOGIC;
  signal int_weight_9_read_i_2_n_3 : STD_LOGIC;
  signal int_weight_9_write_i_1_n_3 : STD_LOGIC;
  signal int_weight_9_write_i_2_n_3 : STD_LOGIC;
  signal int_weight_9_write_reg_n_3 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal \rdata[0]_i_14_n_3\ : STD_LOGIC;
  signal \rdata[0]_i_15_n_3\ : STD_LOGIC;
  signal \rdata[0]_i_20_n_3\ : STD_LOGIC;
  signal \rdata[0]_i_8_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_10_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_14_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_22_n_3\ : STD_LOGIC;
  signal \rdata[2]_i_12_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_11_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_16_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_22_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_23_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_26_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_39_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_40_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_9_n_3\ : STD_LOGIC;
  signal \rdata[3]_i_12_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_12_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_16_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_20_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_24_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_30_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_8_n_3\ : STD_LOGIC;
  signal \^rdata_reg[31]_i_12\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^rdata_reg[31]_i_17\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^rdata_reg[31]_i_31\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^rdata_reg[31]_i_34\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^rdata_reg[31]_i_35\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^rdata_reg[31]_i_44\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rstate : STD_LOGIC;
  signal \rstate[0]_i_1_n_3\ : STD_LOGIC;
  signal s_axi_CTRL_RVALID_INST_0_i_1_n_3 : STD_LOGIC;
  signal s_axi_CTRL_RVALID_INST_0_i_2_n_3 : STD_LOGIC;
  signal s_axi_CTRL_RVALID_INST_0_i_3_n_3 : STD_LOGIC;
  signal \waddr_reg_n_3_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[10]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[11]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[8]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[9]\ : STD_LOGIC;
  signal wstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wstate[0]_i_1_n_3\ : STD_LOGIC;
  signal \wstate[1]_i_1_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ctrl_read_reg_1673[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \i_reg_480[3]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of int_ap_done_i_1 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of int_ap_done_i_3 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of int_ap_start_i_3 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of int_bias_read_i_2 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of int_bias_write_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_ctrl[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_ctrl[10]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_ctrl[11]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_ctrl[12]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_ctrl[13]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_ctrl[14]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_ctrl[15]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_ctrl[16]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_ctrl[17]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_ctrl[18]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_ctrl[19]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_ctrl[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_ctrl[20]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_ctrl[21]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_ctrl[22]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_ctrl[23]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_ctrl[24]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_ctrl[25]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_ctrl[26]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_ctrl[27]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_ctrl[28]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_ctrl[29]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_ctrl[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_ctrl[30]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_ctrl[31]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_ctrl[31]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_ctrl[3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_ctrl[4]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_ctrl[5]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_ctrl[6]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_ctrl[7]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_ctrl[8]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_ctrl[9]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_ier[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_ier[1]_i_3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of int_weight_0_read_i_1 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of int_weight_0_write_i_1 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of int_weight_1_read_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of int_weight_1_write_i_1 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of int_weight_2_read_i_1 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of int_weight_2_write_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of int_weight_3_read_i_1 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of int_weight_4_read_i_1 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of int_weight_5_read_i_1 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of int_weight_5_write_i_2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of int_weight_6_read_i_1 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of int_weight_6_write_i_2 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of int_weight_7_read_i_1 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of int_weight_7_write_i_1 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of int_weight_8_read_i_1 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of int_weight_8_write_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of int_weight_9_read_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of int_weight_9_read_i_2 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of int_weight_9_write_i_1 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rdata[0]_i_20\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rdata[0]_i_25\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \rdata[0]_i_31\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \rdata[31]_i_16\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rdata[31]_i_32\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rdata[31]_i_33\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \rdata[31]_i_36\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rdata[31]_i_38\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rdata[31]_i_39\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \rdata[31]_i_40\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rdata[31]_i_41\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rdata[31]_i_42\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rdata[3]_i_12\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \rdata[7]_i_12\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rdata[7]_i_28\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rdata[7]_i_31\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \rdata[7]_i_34\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \rdata[7]_i_36\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rdata[7]_i_8\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rstate[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of s_axi_CTRL_ARREADY_INST_0 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of s_axi_CTRL_AWREADY_INST_0 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of s_axi_CTRL_WREADY_INST_0 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \wstate[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \wstate[1]_i_1\ : label is "soft_lutpair31";
begin
  \ap_CS_fsm_reg[0]\ <= \^ap_cs_fsm_reg[0]\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  \rdata_reg[31]_i_12\(31 downto 0) <= \^rdata_reg[31]_i_12\(31 downto 0);
  \rdata_reg[31]_i_17\(31 downto 0) <= \^rdata_reg[31]_i_17\(31 downto 0);
  \rdata_reg[31]_i_31\(31 downto 0) <= \^rdata_reg[31]_i_31\(31 downto 0);
  \rdata_reg[31]_i_34\(31 downto 0) <= \^rdata_reg[31]_i_34\(31 downto 0);
  \rdata_reg[31]_i_35\(31 downto 0) <= \^rdata_reg[31]_i_35\(31 downto 0);
  \rdata_reg[31]_i_44\(31 downto 0) <= \^rdata_reg[31]_i_44\(31 downto 0);
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_done,
      I1 => ap_start,
      I2 => \ap_CS_fsm_reg[8]\(0),
      O => \ap_CS_fsm_reg[1]\(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_start,
      I1 => \ap_CS_fsm_reg[8]\(0),
      I2 => \i_reg_480_reg[3]\,
      O => \ap_CS_fsm_reg[1]\(1)
    );
\ctrl_read_reg_1673[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ctrl(0),
      I1 => ap_start,
      I2 => \ap_CS_fsm_reg[8]\(0),
      I3 => ctrl_read_reg_1673,
      O => \ctrl_read_reg_1673_reg[0]\
    );
\i_reg_480[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_start,
      I1 => \ap_CS_fsm_reg[8]\(0),
      I2 => \i_reg_480_reg[3]\,
      O => SR(0)
    );
\inStream_V_dest_V_0_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
int_ap_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => int_ap_done_i_2_n_3,
      I1 => ap_done,
      I2 => int_ap_done,
      O => int_ap_done_i_1_n_3
    );
int_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => int_ap_done_i_3_n_3,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => int_bias_read_i_2_n_3,
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => int_ap_done_i_4_n_3,
      I5 => s_axi_CTRL_ARADDR(2),
      O => int_ap_done_i_2_n_3
    );
int_ap_done_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(9),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => s_axi_CTRL_ARADDR(11),
      I3 => s_axi_CTRL_ARADDR(6),
      O => int_ap_done_i_3_n_3
    );
int_ap_done_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(1),
      I3 => s_axi_CTRL_ARADDR(0),
      O => int_ap_done_i_4_n_3
    );
int_ap_done_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_3,
      Q => int_ap_done,
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => int_auto_restart_reg_n_3,
      I1 => ap_done,
      I2 => int_ap_start3_out,
      I3 => ap_start,
      O => int_ap_start_i_1_n_3
    );
int_ap_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[8]\(2),
      I1 => \outStream_V_keep_V_1_state_reg[1]\(0),
      I2 => \outStream_V_strb_V_1_state_reg[1]\(0),
      I3 => \outStream_V_id_V_1_state_reg[1]\(0),
      I4 => \^ap_cs_fsm_reg[0]\,
      O => ap_done
    );
int_ap_start_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => p_0_in(0),
      I1 => s_axi_CTRL_WDATA(0),
      I2 => p_0_in(1),
      I3 => \int_ier[1]_i_2_n_3\,
      O => int_ap_start3_out
    );
int_ap_start_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \outStream_V_user_V_1_state_reg[1]\(0),
      I1 => \outStream_V_dest_V_1_state_reg[1]\(0),
      I2 => \outStream_V_data_V_1_state_reg[1]\(0),
      I3 => \outStream_V_last_V_1_state_reg[1]\(0),
      O => \^ap_cs_fsm_reg[0]\
    );
int_ap_start_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_3,
      Q => ap_start,
      R => \^ap_rst_n_inv\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => \int_ier[1]_i_2_n_3\,
      I4 => int_auto_restart_reg_n_3,
      O => int_auto_restart_i_1_n_3
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_3,
      Q => int_auto_restart_reg_n_3,
      R => \^ap_rst_n_inv\
    );
int_bias: entity work.\design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram__parameterized0\
     port map (
      ADDRBWRADDR(3 downto 0) => int_bias_address1(3 downto 0),
      D(3 downto 0) => D(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      \ap_CS_fsm_reg[3]\(0) => \ap_CS_fsm_reg[8]\(1),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_rst_n => ap_rst_n,
      \exitcond2_reg_1736_reg[0]\ => \exitcond2_reg_1736_reg[0]\,
      \i1_reg_601_reg[3]\(3 downto 0) => \i1_reg_601_reg[3]\(3 downto 0),
      int_bias_q1(0) => int_bias_q1(0),
      int_bias_write_reg => int_bias_write_reg_n_3,
      \int_ctrl_reg[2]\ => \rdata[2]_i_12_n_3\,
      \int_ctrl_reg[31]\(27) => \int_ctrl_reg_n_3_[31]\,
      \int_ctrl_reg[31]\(26) => \int_ctrl_reg_n_3_[30]\,
      \int_ctrl_reg[31]\(25) => \int_ctrl_reg_n_3_[29]\,
      \int_ctrl_reg[31]\(24) => \int_ctrl_reg_n_3_[28]\,
      \int_ctrl_reg[31]\(23) => \int_ctrl_reg_n_3_[27]\,
      \int_ctrl_reg[31]\(22) => \int_ctrl_reg_n_3_[26]\,
      \int_ctrl_reg[31]\(21) => \int_ctrl_reg_n_3_[25]\,
      \int_ctrl_reg[31]\(20) => \int_ctrl_reg_n_3_[24]\,
      \int_ctrl_reg[31]\(19) => \int_ctrl_reg_n_3_[23]\,
      \int_ctrl_reg[31]\(18) => \int_ctrl_reg_n_3_[22]\,
      \int_ctrl_reg[31]\(17) => \int_ctrl_reg_n_3_[21]\,
      \int_ctrl_reg[31]\(16) => \int_ctrl_reg_n_3_[20]\,
      \int_ctrl_reg[31]\(15) => \int_ctrl_reg_n_3_[19]\,
      \int_ctrl_reg[31]\(14) => \int_ctrl_reg_n_3_[18]\,
      \int_ctrl_reg[31]\(13) => \int_ctrl_reg_n_3_[17]\,
      \int_ctrl_reg[31]\(12) => \int_ctrl_reg_n_3_[16]\,
      \int_ctrl_reg[31]\(11) => \int_ctrl_reg_n_3_[15]\,
      \int_ctrl_reg[31]\(10) => \int_ctrl_reg_n_3_[14]\,
      \int_ctrl_reg[31]\(9) => \int_ctrl_reg_n_3_[13]\,
      \int_ctrl_reg[31]\(8) => \int_ctrl_reg_n_3_[12]\,
      \int_ctrl_reg[31]\(7) => \int_ctrl_reg_n_3_[11]\,
      \int_ctrl_reg[31]\(6) => \int_ctrl_reg_n_3_[10]\,
      \int_ctrl_reg[31]\(5) => \int_ctrl_reg_n_3_[9]\,
      \int_ctrl_reg[31]\(4) => \int_ctrl_reg_n_3_[8]\,
      \int_ctrl_reg[31]\(3) => \int_ctrl_reg_n_3_[6]\,
      \int_ctrl_reg[31]\(2) => \int_ctrl_reg_n_3_[5]\,
      \int_ctrl_reg[31]\(1) => \int_ctrl_reg_n_3_[4]\,
      \int_ctrl_reg[31]\(0) => \int_ctrl_reg_n_3_[1]\,
      \int_ctrl_reg[3]\ => \rdata[3]_i_12_n_3\,
      \int_ctrl_reg[7]\ => \rdata[7]_i_16_n_3\,
      int_weight_8_read_reg => \rdata[31]_i_3_n_3\,
      \rdata_reg[0]_i_29\ => \rdata_reg[0]_i_29\,
      \rdata_reg[10]\ => int_bias_n_85,
      \rdata_reg[10]_i_13\ => \rdata_reg[10]_i_13\,
      \rdata_reg[11]\ => int_bias_n_86,
      \rdata_reg[11]_i_13\ => \rdata_reg[11]_i_13\,
      \rdata_reg[12]\ => int_bias_n_87,
      \rdata_reg[12]_i_13\ => \rdata_reg[12]_i_13\,
      \rdata_reg[13]\ => int_bias_n_88,
      \rdata_reg[13]_i_13\ => \rdata_reg[13]_i_13\,
      \rdata_reg[14]\ => int_bias_n_89,
      \rdata_reg[14]_i_13\ => \rdata_reg[14]_i_13\,
      \rdata_reg[15]\ => int_bias_n_90,
      \rdata_reg[15]_i_13\ => \rdata_reg[15]_i_13\,
      \rdata_reg[16]\ => int_bias_n_91,
      \rdata_reg[16]_i_13\ => \rdata_reg[16]_i_13\,
      \rdata_reg[17]\ => int_bias_n_92,
      \rdata_reg[17]_i_13\ => \rdata_reg[17]_i_13\,
      \rdata_reg[18]\ => int_bias_n_93,
      \rdata_reg[18]_i_13\ => \rdata_reg[18]_i_13\,
      \rdata_reg[19]\ => int_bias_n_94,
      \rdata_reg[19]_i_13\ => \rdata_reg[19]_i_13\,
      \rdata_reg[1]\ => int_bias_n_76,
      \rdata_reg[1]_i_15\ => \rdata_reg[1]_i_15\,
      \rdata_reg[20]\ => int_bias_n_95,
      \rdata_reg[20]_i_13\ => \rdata_reg[20]_i_13\,
      \rdata_reg[21]\ => int_bias_n_96,
      \rdata_reg[21]_i_13\ => \rdata_reg[21]_i_13\,
      \rdata_reg[22]\ => int_bias_n_97,
      \rdata_reg[22]_i_13\ => \rdata_reg[22]_i_13\,
      \rdata_reg[23]\ => int_bias_n_98,
      \rdata_reg[23]_i_13\ => \rdata_reg[23]_i_13\,
      \rdata_reg[24]\ => int_bias_n_99,
      \rdata_reg[24]_i_13\ => \rdata_reg[24]_i_13\,
      \rdata_reg[25]\ => int_bias_n_100,
      \rdata_reg[25]_i_13\ => \rdata_reg[25]_i_13\,
      \rdata_reg[26]\ => int_bias_n_101,
      \rdata_reg[26]_i_13\ => \rdata_reg[26]_i_13\,
      \rdata_reg[27]\ => int_bias_n_102,
      \rdata_reg[27]_i_13\ => \rdata_reg[27]_i_13\,
      \rdata_reg[28]\ => int_bias_n_103,
      \rdata_reg[28]_i_13\ => \rdata_reg[28]_i_13\,
      \rdata_reg[29]\ => int_bias_n_104,
      \rdata_reg[29]_i_13\ => \rdata_reg[29]_i_13\,
      \rdata_reg[2]\ => int_bias_n_77,
      \rdata_reg[2]_i_13\ => \rdata_reg[2]_i_13\,
      \rdata_reg[30]\ => int_bias_n_105,
      \rdata_reg[30]_i_13\ => \rdata_reg[30]_i_13\,
      \rdata_reg[31]\ => int_bias_n_106,
      \rdata_reg[31]_i_20\ => \rdata_reg[31]_i_20_1\,
      \rdata_reg[31]_i_21\(31 downto 0) => \rdata_reg[31]_i_21\(31 downto 0),
      \rdata_reg[31]_i_21_0\ => \rdata_reg[31]_i_21_0\,
      \rdata_reg[3]\ => int_bias_n_78,
      \rdata_reg[3]_i_13\ => \rdata_reg[3]_i_13\,
      \rdata_reg[4]\ => int_bias_n_79,
      \rdata_reg[4]_i_13\ => \rdata_reg[4]_i_13\,
      \rdata_reg[5]\ => int_bias_n_80,
      \rdata_reg[5]_i_13\ => \rdata_reg[5]_i_13\,
      \rdata_reg[6]\ => int_bias_n_81,
      \rdata_reg[6]_i_13\ => \rdata_reg[6]_i_13\,
      \rdata_reg[7]\ => int_bias_n_82,
      \rdata_reg[7]_i_17\ => \rdata_reg[7]_i_17\,
      \rdata_reg[8]\ => int_bias_n_83,
      \rdata_reg[8]_i_13\ => \rdata_reg[8]_i_13\,
      \rdata_reg[9]\ => int_bias_n_84,
      \rdata_reg[9]_i_13\ => \rdata_reg[9]_i_13\,
      \result_9_17_reg_590_reg[31]_i_16\(31 downto 0) => \result_9_17_reg_590_reg[31]_i_16\(31 downto 0),
      rstate => rstate,
      \rstate_reg[0]\ => \rdata[31]_i_22_n_3\,
      s_axi_CTRL_ARADDR(3 downto 0) => s_axi_CTRL_ARADDR(5 downto 2),
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      \waddr_reg[5]\(3 downto 0) => p_0_in(3 downto 0)
    );
int_bias_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => s_axi_CTRL_ARADDR(8),
      I3 => s_axi_CTRL_ARADDR(11),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => int_bias_read_i_2_n_3,
      O => int_bias_read0
    );
int_bias_read_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_rst_n,
      I1 => rstate,
      I2 => s_axi_CTRL_ARVALID,
      I3 => s_axi_CTRL_ARADDR(10),
      O => int_bias_read_i_2_n_3
    );
int_bias_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_bias_read0,
      Q => int_bias_read,
      R => \^ap_rst_n_inv\
    );
int_bias_write_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => int_bias_write0,
      I1 => s_axi_CTRL_WVALID,
      I2 => int_bias_write_reg_n_3,
      O => int_bias_write_i_1_n_3
    );
int_bias_write_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => s_axi_CTRL_AWADDR(8),
      I1 => s_axi_CTRL_AWADDR(11),
      I2 => s_axi_CTRL_AWADDR(6),
      I3 => s_axi_CTRL_AWADDR(7),
      I4 => int_weight_9_write_i_2_n_3,
      O => int_bias_write0
    );
int_bias_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_bias_write_i_1_n_3,
      Q => int_bias_write_reg_n_3,
      R => \^ap_rst_n_inv\
    );
\int_ctrl[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ctrl(0),
      O => \int_ctrl[0]_i_1_n_3\
    );
\int_ctrl[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_3_[10]\,
      O => \int_ctrl[10]_i_1_n_3\
    );
\int_ctrl[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_3_[11]\,
      O => \int_ctrl[11]_i_1_n_3\
    );
\int_ctrl[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_3_[12]\,
      O => \int_ctrl[12]_i_1_n_3\
    );
\int_ctrl[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_3_[13]\,
      O => \int_ctrl[13]_i_1_n_3\
    );
\int_ctrl[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_3_[14]\,
      O => \int_ctrl[14]_i_1_n_3\
    );
\int_ctrl[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_3_[15]\,
      O => \int_ctrl[15]_i_1_n_3\
    );
\int_ctrl[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_3_[16]\,
      O => \int_ctrl[16]_i_1_n_3\
    );
\int_ctrl[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_3_[17]\,
      O => \int_ctrl[17]_i_1_n_3\
    );
\int_ctrl[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_3_[18]\,
      O => \int_ctrl[18]_i_1_n_3\
    );
\int_ctrl[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_3_[19]\,
      O => \int_ctrl[19]_i_1_n_3\
    );
\int_ctrl[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_3_[1]\,
      O => \int_ctrl[1]_i_1_n_3\
    );
\int_ctrl[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_3_[20]\,
      O => \int_ctrl[20]_i_1_n_3\
    );
\int_ctrl[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_3_[21]\,
      O => \int_ctrl[21]_i_1_n_3\
    );
\int_ctrl[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_3_[22]\,
      O => \int_ctrl[22]_i_1_n_3\
    );
\int_ctrl[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \int_ctrl_reg_n_3_[23]\,
      O => \int_ctrl[23]_i_1_n_3\
    );
\int_ctrl[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_3_[24]\,
      O => \int_ctrl[24]_i_1_n_3\
    );
\int_ctrl[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_3_[25]\,
      O => \int_ctrl[25]_i_1_n_3\
    );
\int_ctrl[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_3_[26]\,
      O => \int_ctrl[26]_i_1_n_3\
    );
\int_ctrl[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_3_[27]\,
      O => \int_ctrl[27]_i_1_n_3\
    );
\int_ctrl[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_3_[28]\,
      O => \int_ctrl[28]_i_1_n_3\
    );
\int_ctrl[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_3_[29]\,
      O => \int_ctrl[29]_i_1_n_3\
    );
\int_ctrl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_3_[2]\,
      O => \int_ctrl[2]_i_1_n_3\
    );
\int_ctrl[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_3_[30]\,
      O => \int_ctrl[30]_i_1_n_3\
    );
\int_ctrl[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \int_ctrl[31]_i_3_n_3\,
      I2 => \int_ctrl[31]_i_4_n_3\,
      O => \int_ctrl[31]_i_1_n_3\
    );
\int_ctrl[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \int_ctrl_reg_n_3_[31]\,
      O => \int_ctrl[31]_i_2_n_3\
    );
\int_ctrl[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => wstate(0),
      I1 => wstate(1),
      I2 => \waddr_reg_n_3_[0]\,
      I3 => \waddr_reg_n_3_[1]\,
      I4 => \int_ctrl[31]_i_5_n_3\,
      O => \int_ctrl[31]_i_3_n_3\
    );
\int_ctrl[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \waddr_reg_n_3_[8]\,
      I1 => \waddr_reg_n_3_[9]\,
      I2 => p_0_in(4),
      I3 => p_0_in(1),
      I4 => s_axi_CTRL_WVALID,
      I5 => \waddr_reg_n_3_[11]\,
      O => \int_ctrl[31]_i_4_n_3\
    );
\int_ctrl[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \waddr_reg_n_3_[10]\,
      I1 => p_0_in(5),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      O => \int_ctrl[31]_i_5_n_3\
    );
\int_ctrl[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_3_[3]\,
      O => \int_ctrl[3]_i_1_n_3\
    );
\int_ctrl[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_3_[4]\,
      O => \int_ctrl[4]_i_1_n_3\
    );
\int_ctrl[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_3_[5]\,
      O => \int_ctrl[5]_i_1_n_3\
    );
\int_ctrl[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_3_[6]\,
      O => \int_ctrl[6]_i_1_n_3\
    );
\int_ctrl[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ctrl_reg_n_3_[7]\,
      O => \int_ctrl[7]_i_1_n_3\
    );
\int_ctrl[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_3_[8]\,
      O => \int_ctrl[8]_i_1_n_3\
    );
\int_ctrl[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_ctrl_reg_n_3_[9]\,
      O => \int_ctrl[9]_i_1_n_3\
    );
\int_ctrl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[0]_i_1_n_3\,
      Q => ctrl(0),
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[10]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[11]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[12]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[13]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[14]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[15]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[16]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[17]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[18]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[19]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[1]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[1]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[20]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[21]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[22]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[23]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[24]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[25]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[26]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[27]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[28]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[29]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[2]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[2]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[30]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[31]_i_2_n_3\,
      Q => \int_ctrl_reg_n_3_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[3]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[3]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[4]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[4]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[5]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[5]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[6]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[6]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[7]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[7]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[8]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_ctrl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \int_ctrl[31]_i_1_n_3\,
      D => \int_ctrl[9]_i_1_n_3\,
      Q => \int_ctrl_reg_n_3_[9]\,
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => \int_ier[1]_i_2_n_3\,
      I4 => int_gie_reg_n_3,
      O => int_gie_i_1_n_3
    );
int_gie_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_3,
      Q => int_gie_reg_n_3,
      R => \^ap_rst_n_inv\
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => \int_ier[1]_i_2_n_3\,
      I4 => \int_ier_reg_n_3_[0]\,
      O => \int_ier[0]_i_1_n_3\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => \int_ier[1]_i_2_n_3\,
      I4 => \int_ier_reg_n_3_[1]\,
      O => \int_ier[1]_i_1_n_3\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \waddr_reg_n_3_[8]\,
      I2 => \waddr_reg_n_3_[9]\,
      I3 => \waddr_reg_n_3_[11]\,
      I4 => \int_ier[1]_i_3_n_3\,
      I5 => \int_ctrl[31]_i_3_n_3\,
      O => \int_ier[1]_i_2_n_3\
    );
\int_ier[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(0),
      I1 => s_axi_CTRL_WVALID,
      O => \int_ier[1]_i_3_n_3\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_3\,
      Q => \int_ier_reg_n_3_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_3\,
      Q => \int_ier_reg_n_3_[1]\,
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_isr6_out,
      I2 => ap_done,
      I3 => \int_ier_reg_n_3_[0]\,
      I4 => \int_isr_reg_n_3_[0]\,
      O => \int_isr[0]_i_1_n_3\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => \int_ier[1]_i_2_n_3\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_3_[1]\,
      I3 => ap_done,
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_3\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_3\,
      Q => \int_isr_reg_n_3_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_3\,
      Q => p_1_in,
      R => \^ap_rst_n_inv\
    );
int_weight_0: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      ADDRBWRADDR(5 downto 4) => int_weight_0_address1(5 downto 4),
      ADDRBWRADDR(3 downto 0) => int_bias_address1(3 downto 0),
      D(2) => \p_0_in__0\(7),
      D(1 downto 0) => \p_0_in__0\(3 downto 2),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      ap_clk => ap_clk,
      \b_assign_reg_132_reg[0]_i_2\ => \b_assign_reg_132_reg[0]_i_2\,
      \b_assign_reg_132_reg[10]_i_2\ => \b_assign_reg_132_reg[10]_i_2\,
      \b_assign_reg_132_reg[11]_i_2\ => \b_assign_reg_132_reg[11]_i_2\,
      \b_assign_reg_132_reg[12]_i_3\ => \b_assign_reg_132_reg[12]_i_3\,
      \b_assign_reg_132_reg[13]_i_2\ => \b_assign_reg_132_reg[13]_i_2\,
      \b_assign_reg_132_reg[14]_i_2\ => \b_assign_reg_132_reg[14]_i_2\,
      \b_assign_reg_132_reg[15]_i_2\ => \b_assign_reg_132_reg[15]_i_2\,
      \b_assign_reg_132_reg[16]_i_3\ => \b_assign_reg_132_reg[16]_i_3\,
      \b_assign_reg_132_reg[17]_i_2\ => \b_assign_reg_132_reg[17]_i_2\,
      \b_assign_reg_132_reg[18]_i_2\ => \b_assign_reg_132_reg[18]_i_2\,
      \b_assign_reg_132_reg[19]_i_2\ => \b_assign_reg_132_reg[19]_i_2\,
      \b_assign_reg_132_reg[1]_i_2\ => \b_assign_reg_132_reg[1]_i_2\,
      \b_assign_reg_132_reg[20]_i_3\ => \b_assign_reg_132_reg[20]_i_3\,
      \b_assign_reg_132_reg[21]_i_2\ => \b_assign_reg_132_reg[21]_i_2\,
      \b_assign_reg_132_reg[22]_i_2\ => \b_assign_reg_132_reg[22]_i_2\,
      \b_assign_reg_132_reg[23]_i_2\ => \b_assign_reg_132_reg[23]_i_2\,
      \b_assign_reg_132_reg[24]_i_3\ => \b_assign_reg_132_reg[24]_i_3\,
      \b_assign_reg_132_reg[25]_i_2\ => \b_assign_reg_132_reg[25]_i_2\,
      \b_assign_reg_132_reg[26]_i_2\ => \b_assign_reg_132_reg[26]_i_2\,
      \b_assign_reg_132_reg[27]_i_2\ => \b_assign_reg_132_reg[27]_i_2\,
      \b_assign_reg_132_reg[28]_i_3\ => \b_assign_reg_132_reg[28]_i_3\,
      \b_assign_reg_132_reg[29]_i_2\ => \b_assign_reg_132_reg[29]_i_2\,
      \b_assign_reg_132_reg[2]_i_2\ => \b_assign_reg_132_reg[2]_i_2\,
      \b_assign_reg_132_reg[30]_i_2\ => \b_assign_reg_132_reg[30]_i_2\,
      \b_assign_reg_132_reg[31]\(31 downto 0) => \b_assign_reg_132_reg[31]\(31 downto 0),
      \b_assign_reg_132_reg[31]_i_2\ => \b_assign_reg_132_reg[31]_i_2\,
      \b_assign_reg_132_reg[31]_i_3\ => \b_assign_reg_132_reg[31]_i_3\,
      \b_assign_reg_132_reg[3]_i_2\ => \b_assign_reg_132_reg[3]_i_2\,
      \b_assign_reg_132_reg[4]_i_3\ => \b_assign_reg_132_reg[4]_i_3\,
      \b_assign_reg_132_reg[5]_i_2\ => \b_assign_reg_132_reg[5]_i_2\,
      \b_assign_reg_132_reg[6]_i_2\ => \b_assign_reg_132_reg[6]_i_2\,
      \b_assign_reg_132_reg[7]_i_2\ => \b_assign_reg_132_reg[7]_i_2\,
      \b_assign_reg_132_reg[8]_i_3\ => \b_assign_reg_132_reg[8]_i_3\,
      \b_assign_reg_132_reg[9]_i_2\ => \b_assign_reg_132_reg[9]_i_2\,
      \gen_write[1].mem_reg_0\ => int_bias_n_77,
      \gen_write[1].mem_reg_1\ => int_weight_8_n_129,
      \gen_write[1].mem_reg_2\ => int_bias_n_78,
      \gen_write[1].mem_reg_3\ => int_weight_8_n_130,
      \gen_write[1].mem_reg_4\ => int_bias_n_82,
      \gen_write[1].mem_reg_5\ => int_weight_8_n_131,
      int_weight_0_write_reg => int_weight_0_write_reg_n_3,
      \rdata_reg[0]\ => int_weight_0_n_100,
      \rdata_reg[0]_i_28\ => \rdata_reg[0]_i_28\,
      \rdata_reg[10]\ => int_weight_0_n_110,
      \rdata_reg[10]_i_21\ => \rdata_reg[10]_i_21\,
      \rdata_reg[11]\ => int_weight_0_n_111,
      \rdata_reg[11]_i_21\ => \rdata_reg[11]_i_21\,
      \rdata_reg[12]\ => int_weight_0_n_112,
      \rdata_reg[12]_i_21\ => \rdata_reg[12]_i_21\,
      \rdata_reg[13]\ => int_weight_0_n_113,
      \rdata_reg[13]_i_21\ => \rdata_reg[13]_i_21\,
      \rdata_reg[14]\ => int_weight_0_n_114,
      \rdata_reg[14]_i_21\ => \rdata_reg[14]_i_21\,
      \rdata_reg[15]\ => int_weight_0_n_115,
      \rdata_reg[15]_i_21\ => \rdata_reg[15]_i_21\,
      \rdata_reg[16]\ => int_weight_0_n_116,
      \rdata_reg[16]_i_21\ => \rdata_reg[16]_i_21\,
      \rdata_reg[17]\ => int_weight_0_n_117,
      \rdata_reg[17]_i_21\ => \rdata_reg[17]_i_21\,
      \rdata_reg[18]\ => int_weight_0_n_118,
      \rdata_reg[18]_i_21\ => \rdata_reg[18]_i_21\,
      \rdata_reg[19]\ => int_weight_0_n_119,
      \rdata_reg[19]_i_21\ => \rdata_reg[19]_i_21\,
      \rdata_reg[1]\ => int_weight_0_n_101,
      \rdata_reg[1]_i_25\ => \rdata_reg[1]_i_25\,
      \rdata_reg[20]\ => int_weight_0_n_120,
      \rdata_reg[20]_i_21\ => \rdata_reg[20]_i_21\,
      \rdata_reg[21]\ => int_weight_0_n_121,
      \rdata_reg[21]_i_21\ => \rdata_reg[21]_i_21\,
      \rdata_reg[22]\ => int_weight_0_n_122,
      \rdata_reg[22]_i_21\ => \rdata_reg[22]_i_21\,
      \rdata_reg[23]\ => int_weight_0_n_123,
      \rdata_reg[23]_i_21\ => \rdata_reg[23]_i_21\,
      \rdata_reg[24]\ => int_weight_0_n_124,
      \rdata_reg[24]_i_21\ => \rdata_reg[24]_i_21\,
      \rdata_reg[25]\ => int_weight_0_n_125,
      \rdata_reg[25]_i_21\ => \rdata_reg[25]_i_21\,
      \rdata_reg[26]\ => int_weight_0_n_126,
      \rdata_reg[26]_i_21\ => \rdata_reg[26]_i_21\,
      \rdata_reg[27]\ => int_weight_0_n_127,
      \rdata_reg[27]_i_21\ => \rdata_reg[27]_i_21\,
      \rdata_reg[28]\ => int_weight_0_n_128,
      \rdata_reg[28]_i_21\ => \rdata_reg[28]_i_21\,
      \rdata_reg[29]\ => int_weight_0_n_129,
      \rdata_reg[29]_i_21\ => \rdata_reg[29]_i_21\,
      \rdata_reg[2]_i_10\ => int_weight_6_n_100,
      \rdata_reg[2]_i_16\ => int_weight_7_n_102,
      \rdata_reg[2]_i_18\ => int_weight_3_n_100,
      \rdata_reg[2]_i_8\ => \rdata_reg[2]_i_8\,
      \rdata_reg[30]\ => int_weight_0_n_130,
      \rdata_reg[30]_i_21\ => \rdata_reg[30]_i_21\,
      \rdata_reg[31]\ => int_weight_0_n_131,
      \rdata_reg[31]_i_37\ => \rdata_reg[31]_i_37\,
      \rdata_reg[3]_i_10\ => int_weight_6_n_101,
      \rdata_reg[3]_i_16\ => int_weight_7_n_103,
      \rdata_reg[3]_i_18\ => int_weight_3_n_101,
      \rdata_reg[3]_i_8\ => \rdata_reg[3]_i_8\,
      \rdata_reg[4]\ => int_weight_0_n_105,
      \rdata_reg[4]_i_21\ => \rdata_reg[4]_i_21\,
      \rdata_reg[5]\ => int_weight_0_n_106,
      \rdata_reg[5]_i_21\ => \rdata_reg[5]_i_21\,
      \rdata_reg[6]\ => int_weight_0_n_107,
      \rdata_reg[6]_i_21\ => \rdata_reg[6]_i_21\,
      \rdata_reg[7]_i_10\ => \rdata_reg[7]_i_10_0\,
      \rdata_reg[7]_i_13\ => int_weight_6_n_102,
      \rdata_reg[7]_i_21\ => int_weight_7_n_107,
      \rdata_reg[7]_i_25\ => int_weight_3_n_102,
      \rdata_reg[7]_i_9\ => \rdata_reg[7]_i_9\,
      \rdata_reg[8]\ => int_weight_0_n_108,
      \rdata_reg[8]_i_21\ => \rdata_reg[8]_i_21\,
      \rdata_reg[9]\ => int_weight_0_n_109,
      \rdata_reg[9]_i_21\ => \rdata_reg[9]_i_21\,
      \rstate_reg[0]\ => \rdata[7]_i_8_n_3\,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      weight_0_q0(0) => weight_0_q0(0)
    );
int_weight_0_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(8),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => s_axi_CTRL_ARADDR(11),
      I3 => s_axi_CTRL_ARADDR(10),
      I4 => int_weight_9_read_i_2_n_3,
      O => int_weight_0_read0
    );
int_weight_0_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_weight_0_read0,
      Q => int_weight_0_read,
      R => \^ap_rst_n_inv\
    );
int_weight_0_write_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2020"
    )
        port map (
      I0 => s_axi_CTRL_AWADDR(8),
      I1 => s_axi_CTRL_AWADDR(11),
      I2 => int_weight_8_write_i_2_n_3,
      I3 => s_axi_CTRL_WVALID,
      I4 => int_weight_0_write_reg_n_3,
      O => int_weight_0_write_i_1_n_3
    );
int_weight_0_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_weight_0_write_i_1_n_3,
      Q => int_weight_0_write_reg_n_3,
      R => \^ap_rst_n_inv\
    );
int_weight_1: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_28
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      ADDRBWRADDR(5 downto 4) => int_weight_0_address1(5 downto 4),
      ADDRBWRADDR(3 downto 0) => int_bias_address1(3 downto 0),
      DOADO(31 downto 0) => \b_assign_reg_132_reg[31]_i_2__0\(31 downto 0),
      Q(0) => ctrl(0),
      ap_clk => ap_clk,
      \b_assign_reg_132_reg[0]_i_2__0\ => \b_assign_reg_132_reg[0]_i_2__0\,
      \b_assign_reg_132_reg[10]_i_2__0\ => \b_assign_reg_132_reg[10]_i_2__0\,
      \b_assign_reg_132_reg[11]_i_2__0\ => \b_assign_reg_132_reg[11]_i_2__0\,
      \b_assign_reg_132_reg[12]_i_3__0\ => \b_assign_reg_132_reg[12]_i_3__0\,
      \b_assign_reg_132_reg[13]_i_2__0\ => \b_assign_reg_132_reg[13]_i_2__0\,
      \b_assign_reg_132_reg[14]_i_2__0\ => \b_assign_reg_132_reg[14]_i_2__0\,
      \b_assign_reg_132_reg[15]_i_2__0\ => \b_assign_reg_132_reg[15]_i_2__0\,
      \b_assign_reg_132_reg[16]_i_3__0\ => \b_assign_reg_132_reg[16]_i_3__0\,
      \b_assign_reg_132_reg[17]_i_2__0\ => \b_assign_reg_132_reg[17]_i_2__0\,
      \b_assign_reg_132_reg[18]_i_2__0\ => \b_assign_reg_132_reg[18]_i_2__0\,
      \b_assign_reg_132_reg[19]_i_2__0\ => \b_assign_reg_132_reg[19]_i_2__0\,
      \b_assign_reg_132_reg[1]_i_2__0\ => \b_assign_reg_132_reg[1]_i_2__0\,
      \b_assign_reg_132_reg[20]_i_3__0\ => \b_assign_reg_132_reg[20]_i_3__0\,
      \b_assign_reg_132_reg[21]_i_2__0\ => \b_assign_reg_132_reg[21]_i_2__0\,
      \b_assign_reg_132_reg[22]_i_2__0\ => \b_assign_reg_132_reg[22]_i_2__0\,
      \b_assign_reg_132_reg[23]_i_2__0\ => \b_assign_reg_132_reg[23]_i_2__0\,
      \b_assign_reg_132_reg[24]_i_3__0\ => \b_assign_reg_132_reg[24]_i_3__0\,
      \b_assign_reg_132_reg[25]_i_2__0\ => \b_assign_reg_132_reg[25]_i_2__0\,
      \b_assign_reg_132_reg[26]_i_2__0\ => \b_assign_reg_132_reg[26]_i_2__0\,
      \b_assign_reg_132_reg[27]_i_2__0\ => \b_assign_reg_132_reg[27]_i_2__0\,
      \b_assign_reg_132_reg[28]_i_3__0\ => \b_assign_reg_132_reg[28]_i_3__0\,
      \b_assign_reg_132_reg[29]_i_2__0\ => \b_assign_reg_132_reg[29]_i_2__0\,
      \b_assign_reg_132_reg[2]_i_2__0\ => \b_assign_reg_132_reg[2]_i_2__0\,
      \b_assign_reg_132_reg[30]_i_2__0\ => \b_assign_reg_132_reg[30]_i_2__0\,
      \b_assign_reg_132_reg[31]\(31 downto 0) => \b_assign_reg_132_reg[31]_0\(31 downto 0),
      \b_assign_reg_132_reg[31]_i_2__0\ => \b_assign_reg_132_reg[31]_i_2__0_0\,
      \b_assign_reg_132_reg[31]_i_3\ => \b_assign_reg_132_reg[31]_i_3\,
      \b_assign_reg_132_reg[3]_i_2__0\ => \b_assign_reg_132_reg[3]_i_2__0\,
      \b_assign_reg_132_reg[4]_i_3__0\ => \b_assign_reg_132_reg[4]_i_3__0\,
      \b_assign_reg_132_reg[5]_i_2__0\ => \b_assign_reg_132_reg[5]_i_2__0\,
      \b_assign_reg_132_reg[6]_i_2__0\ => \b_assign_reg_132_reg[6]_i_2__0\,
      \b_assign_reg_132_reg[7]_i_2__0\ => \b_assign_reg_132_reg[7]_i_2__0\,
      \b_assign_reg_132_reg[8]_i_3__0\ => \b_assign_reg_132_reg[8]_i_3__0\,
      \b_assign_reg_132_reg[9]_i_2__0\ => \b_assign_reg_132_reg[9]_i_2__0\,
      int_ap_start_reg => \rdata[0]_i_14_n_3\,
      int_gie_reg => \rdata[0]_i_15_n_3\,
      int_weight_1_read_reg => \rdata[31]_i_16_n_3\,
      int_weight_1_write_reg => int_weight_1_write_reg_n_3,
      \rdata_reg[0]\ => int_weight_1_n_100,
      \rdata_reg[0]_i_27\ => \rdata_reg[0]_i_27\,
      \rdata_reg[0]_i_28\ => int_weight_0_n_100,
      \rdata_reg[1]\ => int_weight_1_n_101,
      \rdata_reg[1]_i_24\ => \rdata_reg[1]_i_24\,
      \rdata_reg[2]\ => int_weight_1_n_102,
      \rdata_reg[2]_i_24\ => \rdata_reg[2]_i_24\,
      \rdata_reg[31]_i_17\(31 downto 0) => \^rdata_reg[31]_i_17\(31 downto 0),
      \rdata_reg[31]_i_18\ => \rdata_reg[31]_i_18_0\,
      \rdata_reg[3]\ => int_weight_1_n_103,
      \rdata_reg[3]_i_24\ => \rdata_reg[3]_i_24\,
      \rdata_reg[7]\ => int_weight_1_n_104,
      \rdata_reg[7]_i_37\ => \rdata_reg[7]_i_37\,
      \rstate_reg[0]\ => \rdata[31]_i_22_n_3\,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      weight_1_q0(0) => weight_1_q0(0)
    );
int_weight_1_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(9),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => s_axi_CTRL_ARADDR(11),
      I3 => s_axi_CTRL_ARADDR(10),
      I4 => int_weight_9_read_i_2_n_3,
      O => int_weight_1_read0
    );
int_weight_1_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_weight_1_read0,
      Q => int_weight_1_read,
      R => \^ap_rst_n_inv\
    );
int_weight_1_write_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0202"
    )
        port map (
      I0 => int_weight_9_write_i_2_n_3,
      I1 => s_axi_CTRL_AWADDR(8),
      I2 => s_axi_CTRL_AWADDR(11),
      I3 => s_axi_CTRL_WVALID,
      I4 => int_weight_1_write_reg_n_3,
      O => int_weight_1_write_i_1_n_3
    );
int_weight_1_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_weight_1_write_i_1_n_3,
      Q => int_weight_1_write_reg_n_3,
      R => \^ap_rst_n_inv\
    );
int_weight_2: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_29
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      ADDRBWRADDR(5 downto 4) => int_weight_0_address1(5 downto 4),
      ADDRBWRADDR(3 downto 0) => int_bias_address1(3 downto 0),
      DOADO(31 downto 0) => \b_assign_reg_132_reg[31]_i_2__1\(31 downto 0),
      ap_clk => ap_clk,
      \b_assign_reg_132_reg[0]_i_2__1\ => \b_assign_reg_132_reg[0]_i_2__1\,
      \b_assign_reg_132_reg[10]_i_2__1\ => \b_assign_reg_132_reg[10]_i_2__1\,
      \b_assign_reg_132_reg[11]_i_2__1\ => \b_assign_reg_132_reg[11]_i_2__1\,
      \b_assign_reg_132_reg[12]_i_3__1\ => \b_assign_reg_132_reg[12]_i_3__1\,
      \b_assign_reg_132_reg[13]_i_2__1\ => \b_assign_reg_132_reg[13]_i_2__1\,
      \b_assign_reg_132_reg[14]_i_2__1\ => \b_assign_reg_132_reg[14]_i_2__1\,
      \b_assign_reg_132_reg[15]_i_2__1\ => \b_assign_reg_132_reg[15]_i_2__1\,
      \b_assign_reg_132_reg[16]_i_3__1\ => \b_assign_reg_132_reg[16]_i_3__1\,
      \b_assign_reg_132_reg[17]_i_2__1\ => \b_assign_reg_132_reg[17]_i_2__1\,
      \b_assign_reg_132_reg[18]_i_2__1\ => \b_assign_reg_132_reg[18]_i_2__1\,
      \b_assign_reg_132_reg[19]_i_2__1\ => \b_assign_reg_132_reg[19]_i_2__1\,
      \b_assign_reg_132_reg[1]_i_2__1\ => \b_assign_reg_132_reg[1]_i_2__1\,
      \b_assign_reg_132_reg[20]_i_3__1\ => \b_assign_reg_132_reg[20]_i_3__1\,
      \b_assign_reg_132_reg[21]_i_2__1\ => \b_assign_reg_132_reg[21]_i_2__1\,
      \b_assign_reg_132_reg[22]_i_2__1\ => \b_assign_reg_132_reg[22]_i_2__1\,
      \b_assign_reg_132_reg[23]_i_2__1\ => \b_assign_reg_132_reg[23]_i_2__1\,
      \b_assign_reg_132_reg[24]_i_3__1\ => \b_assign_reg_132_reg[24]_i_3__1\,
      \b_assign_reg_132_reg[25]_i_2__1\ => \b_assign_reg_132_reg[25]_i_2__1\,
      \b_assign_reg_132_reg[26]_i_2__1\ => \b_assign_reg_132_reg[26]_i_2__1\,
      \b_assign_reg_132_reg[27]_i_2__1\ => \b_assign_reg_132_reg[27]_i_2__1\,
      \b_assign_reg_132_reg[28]_i_3__1\ => \b_assign_reg_132_reg[28]_i_3__1\,
      \b_assign_reg_132_reg[29]_i_2__1\ => \b_assign_reg_132_reg[29]_i_2__1\,
      \b_assign_reg_132_reg[2]_i_2__1\ => \b_assign_reg_132_reg[2]_i_2__1\,
      \b_assign_reg_132_reg[30]_i_2__1\ => \b_assign_reg_132_reg[30]_i_2__1\,
      \b_assign_reg_132_reg[31]\(31 downto 0) => \b_assign_reg_132_reg[31]_1\(31 downto 0),
      \b_assign_reg_132_reg[31]_i_2__1\ => \b_assign_reg_132_reg[31]_i_2__1_0\,
      \b_assign_reg_132_reg[31]_i_3\ => \b_assign_reg_132_reg[31]_i_3\,
      \b_assign_reg_132_reg[3]_i_2__1\ => \b_assign_reg_132_reg[3]_i_2__1\,
      \b_assign_reg_132_reg[4]_i_3__1\ => \b_assign_reg_132_reg[4]_i_3__1\,
      \b_assign_reg_132_reg[5]_i_2__1\ => \b_assign_reg_132_reg[5]_i_2__1\,
      \b_assign_reg_132_reg[6]_i_2__1\ => \b_assign_reg_132_reg[6]_i_2__1\,
      \b_assign_reg_132_reg[7]_i_2__1\ => \b_assign_reg_132_reg[7]_i_2__1\,
      \b_assign_reg_132_reg[8]_i_3__1\ => \b_assign_reg_132_reg[8]_i_3__1\,
      \b_assign_reg_132_reg[9]_i_2__1\ => \b_assign_reg_132_reg[9]_i_2__1\,
      \gen_write[1].mem_reg_0\(26 downto 3) => \^rdata_reg[31]_i_17\(31 downto 8),
      \gen_write[1].mem_reg_0\(2 downto 0) => \^rdata_reg[31]_i_17\(6 downto 4),
      int_ap_done_reg => \rdata[1]_i_14_n_3\,
      \int_isr_reg[1]\ => \rdata[1]_i_10_n_3\,
      int_weight_1_read_reg => \rdata[31]_i_16_n_3\,
      int_weight_2_read_reg => \rdata[7]_i_24_n_3\,
      int_weight_2_write_reg => int_weight_2_write_reg_n_3,
      \rdata_reg[0]\ => int_weight_2_n_128,
      \rdata_reg[0]_i_26\ => \rdata_reg[0]_i_26\,
      \rdata_reg[10]\ => int_weight_2_n_106,
      \rdata_reg[10]_i_11\ => \rdata_reg[10]_i_11\,
      \rdata_reg[10]_i_20\ => \rdata_reg[10]_i_20\,
      \rdata_reg[10]_i_21\ => int_weight_0_n_110,
      \rdata_reg[11]\ => int_weight_2_n_107,
      \rdata_reg[11]_i_11\ => \rdata_reg[11]_i_11\,
      \rdata_reg[11]_i_20\ => \rdata_reg[11]_i_20\,
      \rdata_reg[11]_i_21\ => int_weight_0_n_111,
      \rdata_reg[12]\ => int_weight_2_n_108,
      \rdata_reg[12]_i_11\ => \rdata_reg[12]_i_11\,
      \rdata_reg[12]_i_20\ => \rdata_reg[12]_i_20\,
      \rdata_reg[12]_i_21\ => int_weight_0_n_112,
      \rdata_reg[13]\ => int_weight_2_n_109,
      \rdata_reg[13]_i_11\ => \rdata_reg[13]_i_11\,
      \rdata_reg[13]_i_20\ => \rdata_reg[13]_i_20\,
      \rdata_reg[13]_i_21\ => int_weight_0_n_113,
      \rdata_reg[14]\ => int_weight_2_n_110,
      \rdata_reg[14]_i_11\ => \rdata_reg[14]_i_11\,
      \rdata_reg[14]_i_20\ => \rdata_reg[14]_i_20\,
      \rdata_reg[14]_i_21\ => int_weight_0_n_114,
      \rdata_reg[15]\ => int_weight_2_n_111,
      \rdata_reg[15]_i_11\ => \rdata_reg[15]_i_11\,
      \rdata_reg[15]_i_20\ => \rdata_reg[15]_i_20\,
      \rdata_reg[15]_i_21\ => int_weight_0_n_115,
      \rdata_reg[16]\ => int_weight_2_n_112,
      \rdata_reg[16]_i_11\ => \rdata_reg[16]_i_11\,
      \rdata_reg[16]_i_20\ => \rdata_reg[16]_i_20\,
      \rdata_reg[16]_i_21\ => int_weight_0_n_116,
      \rdata_reg[17]\ => int_weight_2_n_113,
      \rdata_reg[17]_i_11\ => \rdata_reg[17]_i_11\,
      \rdata_reg[17]_i_20\ => \rdata_reg[17]_i_20\,
      \rdata_reg[17]_i_21\ => int_weight_0_n_117,
      \rdata_reg[18]\ => int_weight_2_n_114,
      \rdata_reg[18]_i_11\ => \rdata_reg[18]_i_11\,
      \rdata_reg[18]_i_20\ => \rdata_reg[18]_i_20\,
      \rdata_reg[18]_i_21\ => int_weight_0_n_118,
      \rdata_reg[19]\ => int_weight_2_n_115,
      \rdata_reg[19]_i_11\ => \rdata_reg[19]_i_11\,
      \rdata_reg[19]_i_20\ => \rdata_reg[19]_i_20\,
      \rdata_reg[19]_i_21\ => int_weight_0_n_119,
      \rdata_reg[1]\ => int_weight_2_n_100,
      \rdata_reg[1]_i_23\ => \rdata_reg[1]_i_23\,
      \rdata_reg[1]_i_24\ => int_weight_1_n_101,
      \rdata_reg[1]_i_25\ => int_weight_0_n_101,
      \rdata_reg[20]\ => int_weight_2_n_116,
      \rdata_reg[20]_i_11\ => \rdata_reg[20]_i_11\,
      \rdata_reg[20]_i_20\ => \rdata_reg[20]_i_20\,
      \rdata_reg[20]_i_21\ => int_weight_0_n_120,
      \rdata_reg[21]\ => int_weight_2_n_117,
      \rdata_reg[21]_i_11\ => \rdata_reg[21]_i_11\,
      \rdata_reg[21]_i_20\ => \rdata_reg[21]_i_20\,
      \rdata_reg[21]_i_21\ => int_weight_0_n_121,
      \rdata_reg[22]\ => int_weight_2_n_118,
      \rdata_reg[22]_i_11\ => \rdata_reg[22]_i_11\,
      \rdata_reg[22]_i_20\ => \rdata_reg[22]_i_20\,
      \rdata_reg[22]_i_21\ => int_weight_0_n_122,
      \rdata_reg[23]\ => int_weight_2_n_119,
      \rdata_reg[23]_i_11\ => \rdata_reg[23]_i_11\,
      \rdata_reg[23]_i_20\ => \rdata_reg[23]_i_20\,
      \rdata_reg[23]_i_21\ => int_weight_0_n_123,
      \rdata_reg[24]\ => int_weight_2_n_120,
      \rdata_reg[24]_i_11\ => \rdata_reg[24]_i_11\,
      \rdata_reg[24]_i_20\ => \rdata_reg[24]_i_20\,
      \rdata_reg[24]_i_21\ => int_weight_0_n_124,
      \rdata_reg[25]\ => int_weight_2_n_121,
      \rdata_reg[25]_i_11\ => \rdata_reg[25]_i_11\,
      \rdata_reg[25]_i_20\ => \rdata_reg[25]_i_20\,
      \rdata_reg[25]_i_21\ => int_weight_0_n_125,
      \rdata_reg[26]\ => int_weight_2_n_122,
      \rdata_reg[26]_i_11\ => \rdata_reg[26]_i_11\,
      \rdata_reg[26]_i_20\ => \rdata_reg[26]_i_20\,
      \rdata_reg[26]_i_21\ => int_weight_0_n_126,
      \rdata_reg[27]\ => int_weight_2_n_123,
      \rdata_reg[27]_i_11\ => \rdata_reg[27]_i_11\,
      \rdata_reg[27]_i_20\ => \rdata_reg[27]_i_20\,
      \rdata_reg[27]_i_21\ => int_weight_0_n_127,
      \rdata_reg[28]\ => int_weight_2_n_124,
      \rdata_reg[28]_i_11\ => \rdata_reg[28]_i_11\,
      \rdata_reg[28]_i_20\ => \rdata_reg[28]_i_20\,
      \rdata_reg[28]_i_21\ => int_weight_0_n_128,
      \rdata_reg[29]\ => int_weight_2_n_125,
      \rdata_reg[29]_i_11\ => \rdata_reg[29]_i_11\,
      \rdata_reg[29]_i_20\ => \rdata_reg[29]_i_20\,
      \rdata_reg[29]_i_21\ => int_weight_0_n_129,
      \rdata_reg[30]\ => int_weight_2_n_126,
      \rdata_reg[30]_i_11\ => \rdata_reg[30]_i_11\,
      \rdata_reg[30]_i_20\ => \rdata_reg[30]_i_20\,
      \rdata_reg[30]_i_21\ => int_weight_0_n_130,
      \rdata_reg[31]\ => int_weight_2_n_127,
      \rdata_reg[31]_i_17\ => \rdata_reg[31]_i_17_0\,
      \rdata_reg[31]_i_18\ => \rdata_reg[31]_i_18_0\,
      \rdata_reg[31]_i_35\(31 downto 0) => \^rdata_reg[31]_i_35\(31 downto 0),
      \rdata_reg[31]_i_35_0\ => \rdata_reg[31]_i_35_0\,
      \rdata_reg[31]_i_37\ => int_weight_0_n_131,
      \rdata_reg[4]\ => int_weight_2_n_101,
      \rdata_reg[4]_i_11\ => \rdata_reg[4]_i_11\,
      \rdata_reg[4]_i_20\ => \rdata_reg[4]_i_20\,
      \rdata_reg[4]_i_21\ => int_weight_0_n_105,
      \rdata_reg[5]\ => int_weight_2_n_102,
      \rdata_reg[5]_i_11\ => \rdata_reg[5]_i_11\,
      \rdata_reg[5]_i_20\ => \rdata_reg[5]_i_20\,
      \rdata_reg[5]_i_21\ => int_weight_0_n_106,
      \rdata_reg[6]\ => int_weight_2_n_103,
      \rdata_reg[6]_i_11\ => \rdata_reg[6]_i_11\,
      \rdata_reg[6]_i_20\ => \rdata_reg[6]_i_20\,
      \rdata_reg[6]_i_21\ => int_weight_0_n_107,
      \rdata_reg[7]_i_26\ => \rdata_reg[7]_i_26_0\,
      \rdata_reg[8]\ => int_weight_2_n_104,
      \rdata_reg[8]_i_11\ => \rdata_reg[8]_i_11\,
      \rdata_reg[8]_i_20\ => \rdata_reg[8]_i_20\,
      \rdata_reg[8]_i_21\ => int_weight_0_n_108,
      \rdata_reg[9]\ => int_weight_2_n_105,
      \rdata_reg[9]_i_11\ => \rdata_reg[9]_i_11\,
      \rdata_reg[9]_i_20\ => \rdata_reg[9]_i_20\,
      \rdata_reg[9]_i_21\ => int_weight_0_n_109,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      weight_2_q0(0) => weight_2_q0(0)
    );
int_weight_2_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(11),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => s_axi_CTRL_ARADDR(10),
      I4 => int_weight_9_read_i_2_n_3,
      O => int_weight_2_read0
    );
int_weight_2_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_weight_2_read0,
      Q => int_weight_2_read,
      R => \^ap_rst_n_inv\
    );
int_weight_2_write_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2020"
    )
        port map (
      I0 => s_axi_CTRL_AWADDR(8),
      I1 => s_axi_CTRL_AWADDR(11),
      I2 => int_weight_9_write_i_2_n_3,
      I3 => s_axi_CTRL_WVALID,
      I4 => int_weight_2_write_reg_n_3,
      O => int_weight_2_write_i_1_n_3
    );
int_weight_2_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_weight_2_write_i_1_n_3,
      Q => int_weight_2_write_reg_n_3,
      R => \^ap_rst_n_inv\
    );
int_weight_3: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_30
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      ADDRBWRADDR(5 downto 4) => int_weight_0_address1(5 downto 4),
      ADDRBWRADDR(3 downto 0) => int_bias_address1(3 downto 0),
      DOADO(31 downto 0) => \b_assign_reg_132_reg[31]_i_2__2\(31 downto 0),
      ap_clk => ap_clk,
      \b_assign_reg_132_reg[0]_i_2__2\ => \b_assign_reg_132_reg[0]_i_2__2\,
      \b_assign_reg_132_reg[10]_i_2__2\ => \b_assign_reg_132_reg[10]_i_2__2\,
      \b_assign_reg_132_reg[11]_i_2__2\ => \b_assign_reg_132_reg[11]_i_2__2\,
      \b_assign_reg_132_reg[12]_i_3__2\ => \b_assign_reg_132_reg[12]_i_3__2\,
      \b_assign_reg_132_reg[13]_i_2__2\ => \b_assign_reg_132_reg[13]_i_2__2\,
      \b_assign_reg_132_reg[14]_i_2__2\ => \b_assign_reg_132_reg[14]_i_2__2\,
      \b_assign_reg_132_reg[15]_i_2__2\ => \b_assign_reg_132_reg[15]_i_2__2\,
      \b_assign_reg_132_reg[16]_i_3__2\ => \b_assign_reg_132_reg[16]_i_3__2\,
      \b_assign_reg_132_reg[17]_i_2__2\ => \b_assign_reg_132_reg[17]_i_2__2\,
      \b_assign_reg_132_reg[18]_i_2__2\ => \b_assign_reg_132_reg[18]_i_2__2\,
      \b_assign_reg_132_reg[19]_i_2__2\ => \b_assign_reg_132_reg[19]_i_2__2\,
      \b_assign_reg_132_reg[1]_i_2__2\ => \b_assign_reg_132_reg[1]_i_2__2\,
      \b_assign_reg_132_reg[20]_i_3__2\ => \b_assign_reg_132_reg[20]_i_3__2\,
      \b_assign_reg_132_reg[21]_i_2__2\ => \b_assign_reg_132_reg[21]_i_2__2\,
      \b_assign_reg_132_reg[22]_i_2__2\ => \b_assign_reg_132_reg[22]_i_2__2\,
      \b_assign_reg_132_reg[23]_i_2__2\ => \b_assign_reg_132_reg[23]_i_2__2\,
      \b_assign_reg_132_reg[24]_i_3__2\ => \b_assign_reg_132_reg[24]_i_3__2\,
      \b_assign_reg_132_reg[25]_i_2__2\ => \b_assign_reg_132_reg[25]_i_2__2\,
      \b_assign_reg_132_reg[26]_i_2__2\ => \b_assign_reg_132_reg[26]_i_2__2\,
      \b_assign_reg_132_reg[27]_i_2__2\ => \b_assign_reg_132_reg[27]_i_2__2\,
      \b_assign_reg_132_reg[28]_i_3__2\ => \b_assign_reg_132_reg[28]_i_3__2\,
      \b_assign_reg_132_reg[29]_i_2__2\ => \b_assign_reg_132_reg[29]_i_2__2\,
      \b_assign_reg_132_reg[2]_i_2__2\ => \b_assign_reg_132_reg[2]_i_2__2\,
      \b_assign_reg_132_reg[30]_i_2__2\ => \b_assign_reg_132_reg[30]_i_2__2\,
      \b_assign_reg_132_reg[31]\(31 downto 0) => \b_assign_reg_132_reg[31]_2\(31 downto 0),
      \b_assign_reg_132_reg[31]_i_2__2\ => \b_assign_reg_132_reg[31]_i_2__2_0\,
      \b_assign_reg_132_reg[31]_i_3\ => \b_assign_reg_132_reg[31]_i_3\,
      \b_assign_reg_132_reg[3]_i_2__2\ => \b_assign_reg_132_reg[3]_i_2__2\,
      \b_assign_reg_132_reg[4]_i_3__2\ => \b_assign_reg_132_reg[4]_i_3__2\,
      \b_assign_reg_132_reg[5]_i_2__2\ => \b_assign_reg_132_reg[5]_i_2__2\,
      \b_assign_reg_132_reg[6]_i_2__2\ => \b_assign_reg_132_reg[6]_i_2__2\,
      \b_assign_reg_132_reg[7]_i_2__2\ => \b_assign_reg_132_reg[7]_i_2__2\,
      \b_assign_reg_132_reg[8]_i_3__2\ => \b_assign_reg_132_reg[8]_i_3__2\,
      \b_assign_reg_132_reg[9]_i_2__2\ => \b_assign_reg_132_reg[9]_i_2__2\,
      \gen_write[1].mem_reg_0\(2) => \^rdata_reg[31]_i_35\(7),
      \gen_write[1].mem_reg_0\(1 downto 0) => \^rdata_reg[31]_i_35\(3 downto 2),
      int_weight_2_read_reg => \rdata[7]_i_24_n_3\,
      int_weight_3_read_reg => \rdata[0]_i_8_n_3\,
      int_weight_3_write_reg => int_weight_3_write_reg_n_3,
      \rdata_reg[0]_i_10\ => \rdata_reg[0]_i_10_0\,
      \rdata_reg[10]\ => int_weight_3_n_109,
      \rdata_reg[10]_i_19\ => \rdata_reg[10]_i_19\,
      \rdata_reg[11]\ => int_weight_3_n_110,
      \rdata_reg[11]_i_19\ => \rdata_reg[11]_i_19\,
      \rdata_reg[12]\ => int_weight_3_n_111,
      \rdata_reg[12]_i_19\ => \rdata_reg[12]_i_19\,
      \rdata_reg[13]\ => int_weight_3_n_112,
      \rdata_reg[13]_i_19\ => \rdata_reg[13]_i_19\,
      \rdata_reg[14]\ => int_weight_3_n_113,
      \rdata_reg[14]_i_19\ => \rdata_reg[14]_i_19\,
      \rdata_reg[15]\ => int_weight_3_n_114,
      \rdata_reg[15]_i_19\ => \rdata_reg[15]_i_19\,
      \rdata_reg[16]\ => int_weight_3_n_115,
      \rdata_reg[16]_i_19\ => \rdata_reg[16]_i_19\,
      \rdata_reg[17]\ => int_weight_3_n_116,
      \rdata_reg[17]_i_19\ => \rdata_reg[17]_i_19\,
      \rdata_reg[18]\ => int_weight_3_n_117,
      \rdata_reg[18]_i_19\ => \rdata_reg[18]_i_19\,
      \rdata_reg[19]\ => int_weight_3_n_118,
      \rdata_reg[19]_i_19\ => \rdata_reg[19]_i_19\,
      \rdata_reg[1]\ => int_weight_3_n_103,
      \rdata_reg[1]_i_21\ => \rdata_reg[1]_i_21\,
      \rdata_reg[20]\ => int_weight_3_n_119,
      \rdata_reg[20]_i_19\ => \rdata_reg[20]_i_19\,
      \rdata_reg[21]\ => int_weight_3_n_120,
      \rdata_reg[21]_i_19\ => \rdata_reg[21]_i_19\,
      \rdata_reg[22]\ => int_weight_3_n_121,
      \rdata_reg[22]_i_19\ => \rdata_reg[22]_i_19\,
      \rdata_reg[23]\ => int_weight_3_n_122,
      \rdata_reg[23]_i_19\ => \rdata_reg[23]_i_19\,
      \rdata_reg[24]\ => int_weight_3_n_123,
      \rdata_reg[24]_i_19\ => \rdata_reg[24]_i_19\,
      \rdata_reg[25]\ => int_weight_3_n_124,
      \rdata_reg[25]_i_19\ => \rdata_reg[25]_i_19\,
      \rdata_reg[26]\ => int_weight_3_n_125,
      \rdata_reg[26]_i_19\ => \rdata_reg[26]_i_19\,
      \rdata_reg[27]\ => int_weight_3_n_126,
      \rdata_reg[27]_i_19\ => \rdata_reg[27]_i_19\,
      \rdata_reg[28]\ => int_weight_3_n_127,
      \rdata_reg[28]_i_19\ => \rdata_reg[28]_i_19\,
      \rdata_reg[29]\ => int_weight_3_n_128,
      \rdata_reg[29]_i_19\ => \rdata_reg[29]_i_19\,
      \rdata_reg[2]\ => int_weight_3_n_100,
      \rdata_reg[2]_i_18\ => \rdata_reg[2]_i_18\,
      \rdata_reg[2]_i_23\ => \rdata_reg[2]_i_23\,
      \rdata_reg[2]_i_24\ => int_weight_1_n_102,
      \rdata_reg[30]\ => int_weight_3_n_129,
      \rdata_reg[30]_i_19\ => \rdata_reg[30]_i_19\,
      \rdata_reg[31]\ => int_weight_3_n_130,
      \rdata_reg[31]_i_34\(31 downto 0) => \^rdata_reg[31]_i_34\(31 downto 0),
      \rdata_reg[31]_i_34_0\ => \rdata_reg[31]_i_34_0\,
      \rdata_reg[3]\ => int_weight_3_n_101,
      \rdata_reg[3]_i_18\ => \rdata_reg[3]_i_18\,
      \rdata_reg[3]_i_23\ => \rdata_reg[3]_i_23\,
      \rdata_reg[3]_i_24\ => int_weight_1_n_103,
      \rdata_reg[4]\ => int_weight_3_n_104,
      \rdata_reg[4]_i_19\ => \rdata_reg[4]_i_19\,
      \rdata_reg[5]\ => int_weight_3_n_105,
      \rdata_reg[5]_i_19\ => \rdata_reg[5]_i_19\,
      \rdata_reg[6]\ => int_weight_3_n_106,
      \rdata_reg[6]_i_19\ => \rdata_reg[6]_i_19\,
      \rdata_reg[7]\ => int_weight_3_n_102,
      \rdata_reg[7]_i_25\ => \rdata_reg[7]_i_25\,
      \rdata_reg[7]_i_26\ => \rdata_reg[7]_i_26_0\,
      \rdata_reg[7]_i_35\ => \rdata_reg[7]_i_35\,
      \rdata_reg[7]_i_37\ => int_weight_1_n_104,
      \rdata_reg[8]\ => int_weight_3_n_107,
      \rdata_reg[8]_i_19\ => \rdata_reg[8]_i_19\,
      \rdata_reg[9]\ => int_weight_3_n_108,
      \rdata_reg[9]_i_19\ => \rdata_reg[9]_i_19\,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      weight_3_q0(0) => weight_3_q0(0)
    );
int_weight_3_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => int_weight_9_read_i_2_n_3,
      I1 => s_axi_CTRL_ARADDR(10),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => s_axi_CTRL_ARADDR(11),
      O => int_weight_3_read0
    );
int_weight_3_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_weight_3_read0,
      Q => int_weight_3_read,
      R => \^ap_rst_n_inv\
    );
int_weight_3_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => s_axi_CTRL_AWADDR(9),
      I1 => s_axi_CTRL_AWADDR(11),
      I2 => s_axi_CTRL_AWADDR(8),
      I3 => int_weight_5_write_i_2_n_3,
      I4 => s_axi_CTRL_WVALID,
      I5 => int_weight_3_write_reg_n_3,
      O => int_weight_3_write_i_1_n_3
    );
int_weight_3_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_weight_3_write_i_1_n_3,
      Q => int_weight_3_write_reg_n_3,
      R => \^ap_rst_n_inv\
    );
int_weight_4: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_31
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      ADDRBWRADDR(5 downto 4) => int_weight_0_address1(5 downto 4),
      ADDRBWRADDR(3 downto 0) => int_bias_address1(3 downto 0),
      D(0) => \p_0_in__0\(0),
      DOADO(31 downto 0) => \b_assign_reg_132_reg[31]_i_2__3\(31 downto 0),
      ap_clk => ap_clk,
      \b_assign_reg_132_reg[0]_i_2__3\ => \b_assign_reg_132_reg[0]_i_2__3\,
      \b_assign_reg_132_reg[10]_i_2__3\ => \b_assign_reg_132_reg[10]_i_2__3\,
      \b_assign_reg_132_reg[11]_i_2__3\ => \b_assign_reg_132_reg[11]_i_2__3\,
      \b_assign_reg_132_reg[12]_i_3__3\ => \b_assign_reg_132_reg[12]_i_3__3\,
      \b_assign_reg_132_reg[13]_i_2__3\ => \b_assign_reg_132_reg[13]_i_2__3\,
      \b_assign_reg_132_reg[14]_i_2__3\ => \b_assign_reg_132_reg[14]_i_2__3\,
      \b_assign_reg_132_reg[15]_i_2__3\ => \b_assign_reg_132_reg[15]_i_2__3\,
      \b_assign_reg_132_reg[16]_i_3__3\ => \b_assign_reg_132_reg[16]_i_3__3\,
      \b_assign_reg_132_reg[17]_i_2__3\ => \b_assign_reg_132_reg[17]_i_2__3\,
      \b_assign_reg_132_reg[18]_i_2__3\ => \b_assign_reg_132_reg[18]_i_2__3\,
      \b_assign_reg_132_reg[19]_i_2__3\ => \b_assign_reg_132_reg[19]_i_2__3\,
      \b_assign_reg_132_reg[1]_i_2__3\ => \b_assign_reg_132_reg[1]_i_2__3\,
      \b_assign_reg_132_reg[20]_i_3__3\ => \b_assign_reg_132_reg[20]_i_3__3\,
      \b_assign_reg_132_reg[21]_i_2__3\ => \b_assign_reg_132_reg[21]_i_2__3\,
      \b_assign_reg_132_reg[22]_i_2__3\ => \b_assign_reg_132_reg[22]_i_2__3\,
      \b_assign_reg_132_reg[23]_i_2__3\ => \b_assign_reg_132_reg[23]_i_2__3\,
      \b_assign_reg_132_reg[24]_i_3__3\ => \b_assign_reg_132_reg[24]_i_3__3\,
      \b_assign_reg_132_reg[25]_i_2__3\ => \b_assign_reg_132_reg[25]_i_2__3\,
      \b_assign_reg_132_reg[26]_i_2__3\ => \b_assign_reg_132_reg[26]_i_2__3\,
      \b_assign_reg_132_reg[27]_i_2__3\ => \b_assign_reg_132_reg[27]_i_2__3\,
      \b_assign_reg_132_reg[28]_i_3__3\ => \b_assign_reg_132_reg[28]_i_3__3\,
      \b_assign_reg_132_reg[29]_i_2__3\ => \b_assign_reg_132_reg[29]_i_2__3\,
      \b_assign_reg_132_reg[2]_i_2__3\ => \b_assign_reg_132_reg[2]_i_2__3\,
      \b_assign_reg_132_reg[30]_i_2__3\ => \b_assign_reg_132_reg[30]_i_2__3\,
      \b_assign_reg_132_reg[31]\(31 downto 0) => \b_assign_reg_132_reg[31]_3\(31 downto 0),
      \b_assign_reg_132_reg[31]_i_2__3\ => \b_assign_reg_132_reg[31]_i_2__3_0\,
      \b_assign_reg_132_reg[31]_i_3\ => \b_assign_reg_132_reg[31]_i_3\,
      \b_assign_reg_132_reg[3]_i_2__3\ => \b_assign_reg_132_reg[3]_i_2__3\,
      \b_assign_reg_132_reg[4]_i_3__3\ => \b_assign_reg_132_reg[4]_i_3__3\,
      \b_assign_reg_132_reg[5]_i_2__3\ => \b_assign_reg_132_reg[5]_i_2__3\,
      \b_assign_reg_132_reg[6]_i_2__3\ => \b_assign_reg_132_reg[6]_i_2__3\,
      \b_assign_reg_132_reg[7]_i_2__3\ => \b_assign_reg_132_reg[7]_i_2__3\,
      \b_assign_reg_132_reg[8]_i_3__3\ => \b_assign_reg_132_reg[8]_i_3__3\,
      \b_assign_reg_132_reg[9]_i_2__3\ => \b_assign_reg_132_reg[9]_i_2__3\,
      \gen_write[1].mem_reg_0\ => int_weight_9_n_105,
      \gen_write[1].mem_reg_1\(0) => \^rdata_reg[31]_i_34\(0),
      \int_ctrl_reg[0]\ => int_weight_1_n_100,
      int_weight_3_read_reg => \rdata[0]_i_8_n_3\,
      int_weight_4_read_reg => \rdata[31]_i_11_n_3\,
      int_weight_4_write_reg => int_weight_4_write_reg_n_3,
      \rdata_reg[0]_i_10\ => \rdata_reg[0]_i_10_0\,
      \rdata_reg[0]_i_18\ => int_weight_8_n_128,
      \rdata_reg[0]_i_21\ => int_weight_7_n_100,
      \rdata_reg[0]_i_24\ => \rdata_reg[0]_i_24\,
      \rdata_reg[0]_i_26\ => int_weight_2_n_128,
      \rdata_reg[0]_i_9\ => \rdata_reg[0]_i_9\,
      \rdata_reg[2]\ => int_weight_4_n_101,
      \rdata_reg[2]_i_21\ => \rdata_reg[2]_i_21\,
      \rdata_reg[31]_i_12\(31 downto 0) => \^rdata_reg[31]_i_12\(31 downto 0),
      \rdata_reg[31]_i_13\ => \rdata_reg[31]_i_13_0\,
      \rdata_reg[3]\ => int_weight_4_n_102,
      \rdata_reg[3]_i_21\ => \rdata_reg[3]_i_21\,
      \rdata_reg[7]\ => int_weight_4_n_103,
      \rdata_reg[7]_i_32\ => \rdata_reg[7]_i_32\,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      weight_4_q0(0) => weight_4_q0(0)
    );
int_weight_4_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(8),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => s_axi_CTRL_ARADDR(11),
      I3 => int_weight_9_read_i_2_n_3,
      I4 => s_axi_CTRL_ARADDR(10),
      O => int_weight_4_read0
    );
int_weight_4_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_weight_4_read0,
      Q => int_weight_4_read,
      R => \^ap_rst_n_inv\
    );
int_weight_4_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => s_axi_CTRL_AWADDR(9),
      I1 => s_axi_CTRL_AWADDR(10),
      I2 => aw_hs,
      I3 => int_weight_6_write_i_2_n_3,
      I4 => s_axi_CTRL_WVALID,
      I5 => int_weight_4_write_reg_n_3,
      O => int_weight_4_write_i_1_n_3
    );
int_weight_4_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_weight_4_write_i_1_n_3,
      Q => int_weight_4_write_reg_n_3,
      R => \^ap_rst_n_inv\
    );
int_weight_5: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_32
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      ADDRBWRADDR(5 downto 4) => int_weight_0_address1(5 downto 4),
      ADDRBWRADDR(3 downto 0) => int_bias_address1(3 downto 0),
      D(27 downto 4) => \p_0_in__0\(31 downto 8),
      D(3 downto 1) => \p_0_in__0\(6 downto 4),
      D(0) => \p_0_in__0\(1),
      DOADO(31 downto 0) => \b_assign_reg_132_reg[31]_i_2__4\(31 downto 0),
      ap_clk => ap_clk,
      \b_assign_reg_132_reg[0]_i_2__4\ => \b_assign_reg_132_reg[0]_i_2__4\,
      \b_assign_reg_132_reg[10]_i_2__4\ => \b_assign_reg_132_reg[10]_i_2__4\,
      \b_assign_reg_132_reg[11]_i_2__4\ => \b_assign_reg_132_reg[11]_i_2__4\,
      \b_assign_reg_132_reg[12]_i_3__4\ => \b_assign_reg_132_reg[12]_i_3__4\,
      \b_assign_reg_132_reg[13]_i_2__4\ => \b_assign_reg_132_reg[13]_i_2__4\,
      \b_assign_reg_132_reg[14]_i_2__4\ => \b_assign_reg_132_reg[14]_i_2__4\,
      \b_assign_reg_132_reg[15]_i_2__4\ => \b_assign_reg_132_reg[15]_i_2__4\,
      \b_assign_reg_132_reg[16]_i_3__4\ => \b_assign_reg_132_reg[16]_i_3__4\,
      \b_assign_reg_132_reg[17]_i_2__4\ => \b_assign_reg_132_reg[17]_i_2__4\,
      \b_assign_reg_132_reg[18]_i_2__4\ => \b_assign_reg_132_reg[18]_i_2__4\,
      \b_assign_reg_132_reg[19]_i_2__4\ => \b_assign_reg_132_reg[19]_i_2__4\,
      \b_assign_reg_132_reg[1]_i_2__4\ => \b_assign_reg_132_reg[1]_i_2__4\,
      \b_assign_reg_132_reg[20]_i_3__4\ => \b_assign_reg_132_reg[20]_i_3__4\,
      \b_assign_reg_132_reg[21]_i_2__4\ => \b_assign_reg_132_reg[21]_i_2__4\,
      \b_assign_reg_132_reg[22]_i_2__4\ => \b_assign_reg_132_reg[22]_i_2__4\,
      \b_assign_reg_132_reg[23]_i_2__4\ => \b_assign_reg_132_reg[23]_i_2__4\,
      \b_assign_reg_132_reg[24]_i_3__4\ => \b_assign_reg_132_reg[24]_i_3__4\,
      \b_assign_reg_132_reg[25]_i_2__4\ => \b_assign_reg_132_reg[25]_i_2__4\,
      \b_assign_reg_132_reg[26]_i_2__4\ => \b_assign_reg_132_reg[26]_i_2__4\,
      \b_assign_reg_132_reg[27]_i_2__4\ => \b_assign_reg_132_reg[27]_i_2__4\,
      \b_assign_reg_132_reg[28]_i_3__4\ => \b_assign_reg_132_reg[28]_i_3__4\,
      \b_assign_reg_132_reg[29]_i_2__4\ => \b_assign_reg_132_reg[29]_i_2__4\,
      \b_assign_reg_132_reg[2]_i_2__4\ => \b_assign_reg_132_reg[2]_i_2__4\,
      \b_assign_reg_132_reg[30]_i_2__4\ => \b_assign_reg_132_reg[30]_i_2__4\,
      \b_assign_reg_132_reg[31]\(31 downto 0) => \b_assign_reg_132_reg[31]_4\(31 downto 0),
      \b_assign_reg_132_reg[31]_i_2__4\ => \b_assign_reg_132_reg[31]_i_2__4_0\,
      \b_assign_reg_132_reg[31]_i_3\ => \b_assign_reg_132_reg[31]_i_3\,
      \b_assign_reg_132_reg[3]_i_2__4\ => \b_assign_reg_132_reg[3]_i_2__4\,
      \b_assign_reg_132_reg[4]_i_3__4\ => \b_assign_reg_132_reg[4]_i_3__4\,
      \b_assign_reg_132_reg[5]_i_2__4\ => \b_assign_reg_132_reg[5]_i_2__4\,
      \b_assign_reg_132_reg[6]_i_2__4\ => \b_assign_reg_132_reg[6]_i_2__4\,
      \b_assign_reg_132_reg[7]_i_2__4\ => \b_assign_reg_132_reg[7]_i_2__4\,
      \b_assign_reg_132_reg[8]_i_3__4\ => \b_assign_reg_132_reg[8]_i_3__4\,
      \b_assign_reg_132_reg[9]_i_2__4\ => \b_assign_reg_132_reg[9]_i_2__4\,
      \gen_write[1].mem_reg_0\ => int_bias_n_76,
      \gen_write[1].mem_reg_1\ => int_bias_n_79,
      \gen_write[1].mem_reg_10\ => int_bias_n_89,
      \gen_write[1].mem_reg_11\ => int_bias_n_90,
      \gen_write[1].mem_reg_12\ => int_bias_n_91,
      \gen_write[1].mem_reg_13\ => int_bias_n_92,
      \gen_write[1].mem_reg_14\ => int_bias_n_93,
      \gen_write[1].mem_reg_15\ => int_bias_n_94,
      \gen_write[1].mem_reg_16\ => int_bias_n_95,
      \gen_write[1].mem_reg_17\ => int_bias_n_96,
      \gen_write[1].mem_reg_18\ => int_bias_n_97,
      \gen_write[1].mem_reg_19\ => int_bias_n_98,
      \gen_write[1].mem_reg_2\ => int_bias_n_80,
      \gen_write[1].mem_reg_20\ => int_bias_n_99,
      \gen_write[1].mem_reg_21\ => int_bias_n_100,
      \gen_write[1].mem_reg_22\ => int_bias_n_101,
      \gen_write[1].mem_reg_23\ => int_bias_n_102,
      \gen_write[1].mem_reg_24\ => int_bias_n_103,
      \gen_write[1].mem_reg_25\ => int_bias_n_104,
      \gen_write[1].mem_reg_26\ => int_bias_n_105,
      \gen_write[1].mem_reg_27\ => int_bias_n_106,
      \gen_write[1].mem_reg_28\(27 downto 4) => \^rdata_reg[31]_i_12\(31 downto 8),
      \gen_write[1].mem_reg_28\(3 downto 1) => \^rdata_reg[31]_i_12\(6 downto 4),
      \gen_write[1].mem_reg_28\(0) => \^rdata_reg[31]_i_12\(1),
      \gen_write[1].mem_reg_3\ => int_bias_n_81,
      \gen_write[1].mem_reg_4\ => int_bias_n_83,
      \gen_write[1].mem_reg_5\ => int_bias_n_84,
      \gen_write[1].mem_reg_6\ => int_bias_n_85,
      \gen_write[1].mem_reg_7\ => int_bias_n_86,
      \gen_write[1].mem_reg_8\ => int_bias_n_87,
      \gen_write[1].mem_reg_9\ => int_bias_n_88,
      \int_isr_reg[1]\ => int_weight_2_n_100,
      int_weight_4_read_reg => \rdata[31]_i_11_n_3\,
      int_weight_5_read_reg => \rdata[7]_i_12_n_3\,
      int_weight_5_write_reg => int_weight_5_write_reg_n_3,
      \rdata_reg[0]\ => int_weight_5_n_128,
      \rdata_reg[0]_i_32\ => \rdata_reg[0]_i_32\,
      \rdata_reg[10]_i_11\ => int_weight_2_n_106,
      \rdata_reg[10]_i_14\ => int_weight_9_n_112,
      \rdata_reg[10]_i_15\ => int_weight_8_n_106,
      \rdata_reg[10]_i_18\ => \rdata_reg[10]_i_18\,
      \rdata_reg[10]_i_19\ => int_weight_3_n_109,
      \rdata_reg[10]_i_8\ => \rdata_reg[10]_i_8\,
      \rdata_reg[11]_i_11\ => int_weight_2_n_107,
      \rdata_reg[11]_i_14\ => int_weight_9_n_113,
      \rdata_reg[11]_i_15\ => int_weight_8_n_107,
      \rdata_reg[11]_i_18\ => \rdata_reg[11]_i_18\,
      \rdata_reg[11]_i_19\ => int_weight_3_n_110,
      \rdata_reg[11]_i_8\ => \rdata_reg[11]_i_8\,
      \rdata_reg[12]_i_11\ => int_weight_2_n_108,
      \rdata_reg[12]_i_14\ => int_weight_9_n_114,
      \rdata_reg[12]_i_15\ => int_weight_8_n_108,
      \rdata_reg[12]_i_18\ => \rdata_reg[12]_i_18\,
      \rdata_reg[12]_i_19\ => int_weight_3_n_111,
      \rdata_reg[12]_i_8\ => \rdata_reg[12]_i_8\,
      \rdata_reg[13]_i_11\ => int_weight_2_n_109,
      \rdata_reg[13]_i_14\ => int_weight_9_n_115,
      \rdata_reg[13]_i_15\ => int_weight_8_n_109,
      \rdata_reg[13]_i_18\ => \rdata_reg[13]_i_18\,
      \rdata_reg[13]_i_19\ => int_weight_3_n_112,
      \rdata_reg[13]_i_8\ => \rdata_reg[13]_i_8\,
      \rdata_reg[14]_i_11\ => int_weight_2_n_110,
      \rdata_reg[14]_i_14\ => int_weight_9_n_116,
      \rdata_reg[14]_i_15\ => int_weight_8_n_110,
      \rdata_reg[14]_i_18\ => \rdata_reg[14]_i_18\,
      \rdata_reg[14]_i_19\ => int_weight_3_n_113,
      \rdata_reg[14]_i_8\ => \rdata_reg[14]_i_8\,
      \rdata_reg[15]_i_11\ => int_weight_2_n_111,
      \rdata_reg[15]_i_14\ => int_weight_9_n_117,
      \rdata_reg[15]_i_15\ => int_weight_8_n_111,
      \rdata_reg[15]_i_18\ => \rdata_reg[15]_i_18\,
      \rdata_reg[15]_i_19\ => int_weight_3_n_114,
      \rdata_reg[15]_i_8\ => \rdata_reg[15]_i_8\,
      \rdata_reg[16]_i_11\ => int_weight_2_n_112,
      \rdata_reg[16]_i_14\ => int_weight_9_n_118,
      \rdata_reg[16]_i_15\ => int_weight_8_n_112,
      \rdata_reg[16]_i_18\ => \rdata_reg[16]_i_18\,
      \rdata_reg[16]_i_19\ => int_weight_3_n_115,
      \rdata_reg[16]_i_8\ => \rdata_reg[16]_i_8\,
      \rdata_reg[17]_i_11\ => int_weight_2_n_113,
      \rdata_reg[17]_i_14\ => int_weight_9_n_119,
      \rdata_reg[17]_i_15\ => int_weight_8_n_113,
      \rdata_reg[17]_i_18\ => \rdata_reg[17]_i_18\,
      \rdata_reg[17]_i_19\ => int_weight_3_n_116,
      \rdata_reg[17]_i_8\ => \rdata_reg[17]_i_8\,
      \rdata_reg[18]_i_11\ => int_weight_2_n_114,
      \rdata_reg[18]_i_14\ => int_weight_9_n_120,
      \rdata_reg[18]_i_15\ => int_weight_8_n_114,
      \rdata_reg[18]_i_18\ => \rdata_reg[18]_i_18\,
      \rdata_reg[18]_i_19\ => int_weight_3_n_117,
      \rdata_reg[18]_i_8\ => \rdata_reg[18]_i_8\,
      \rdata_reg[19]_i_11\ => int_weight_2_n_115,
      \rdata_reg[19]_i_14\ => int_weight_9_n_121,
      \rdata_reg[19]_i_15\ => int_weight_8_n_115,
      \rdata_reg[19]_i_18\ => \rdata_reg[19]_i_18\,
      \rdata_reg[19]_i_19\ => int_weight_3_n_118,
      \rdata_reg[19]_i_8\ => \rdata_reg[19]_i_8\,
      \rdata_reg[1]_i_16\ => int_weight_9_n_106,
      \rdata_reg[1]_i_17\ => int_weight_8_n_100,
      \rdata_reg[1]_i_20\ => \rdata_reg[1]_i_20\,
      \rdata_reg[1]_i_21\ => int_weight_3_n_103,
      \rdata_reg[1]_i_8\ => \rdata_reg[1]_i_8\,
      \rdata_reg[20]_i_11\ => int_weight_2_n_116,
      \rdata_reg[20]_i_14\ => int_weight_9_n_122,
      \rdata_reg[20]_i_15\ => int_weight_8_n_116,
      \rdata_reg[20]_i_18\ => \rdata_reg[20]_i_18\,
      \rdata_reg[20]_i_19\ => int_weight_3_n_119,
      \rdata_reg[20]_i_8\ => \rdata_reg[20]_i_8\,
      \rdata_reg[21]_i_11\ => int_weight_2_n_117,
      \rdata_reg[21]_i_14\ => int_weight_9_n_123,
      \rdata_reg[21]_i_15\ => int_weight_8_n_117,
      \rdata_reg[21]_i_18\ => \rdata_reg[21]_i_18\,
      \rdata_reg[21]_i_19\ => int_weight_3_n_120,
      \rdata_reg[21]_i_8\ => \rdata_reg[21]_i_8\,
      \rdata_reg[22]_i_11\ => int_weight_2_n_118,
      \rdata_reg[22]_i_14\ => int_weight_9_n_124,
      \rdata_reg[22]_i_15\ => int_weight_8_n_118,
      \rdata_reg[22]_i_18\ => \rdata_reg[22]_i_18\,
      \rdata_reg[22]_i_19\ => int_weight_3_n_121,
      \rdata_reg[22]_i_8\ => \rdata_reg[22]_i_8\,
      \rdata_reg[23]_i_11\ => int_weight_2_n_119,
      \rdata_reg[23]_i_14\ => int_weight_9_n_125,
      \rdata_reg[23]_i_15\ => int_weight_8_n_119,
      \rdata_reg[23]_i_18\ => \rdata_reg[23]_i_18\,
      \rdata_reg[23]_i_19\ => int_weight_3_n_122,
      \rdata_reg[23]_i_8\ => \rdata_reg[23]_i_8\,
      \rdata_reg[24]_i_11\ => int_weight_2_n_120,
      \rdata_reg[24]_i_14\ => int_weight_9_n_126,
      \rdata_reg[24]_i_15\ => int_weight_8_n_120,
      \rdata_reg[24]_i_18\ => \rdata_reg[24]_i_18\,
      \rdata_reg[24]_i_19\ => int_weight_3_n_123,
      \rdata_reg[24]_i_8\ => \rdata_reg[24]_i_8\,
      \rdata_reg[25]_i_11\ => int_weight_2_n_121,
      \rdata_reg[25]_i_14\ => int_weight_9_n_127,
      \rdata_reg[25]_i_15\ => int_weight_8_n_121,
      \rdata_reg[25]_i_18\ => \rdata_reg[25]_i_18\,
      \rdata_reg[25]_i_19\ => int_weight_3_n_124,
      \rdata_reg[25]_i_8\ => \rdata_reg[25]_i_8\,
      \rdata_reg[26]_i_11\ => int_weight_2_n_122,
      \rdata_reg[26]_i_14\ => int_weight_9_n_128,
      \rdata_reg[26]_i_15\ => int_weight_8_n_122,
      \rdata_reg[26]_i_18\ => \rdata_reg[26]_i_18\,
      \rdata_reg[26]_i_19\ => int_weight_3_n_125,
      \rdata_reg[26]_i_8\ => \rdata_reg[26]_i_8\,
      \rdata_reg[27]_i_11\ => int_weight_2_n_123,
      \rdata_reg[27]_i_14\ => int_weight_9_n_129,
      \rdata_reg[27]_i_15\ => int_weight_8_n_123,
      \rdata_reg[27]_i_18\ => \rdata_reg[27]_i_18\,
      \rdata_reg[27]_i_19\ => int_weight_3_n_126,
      \rdata_reg[27]_i_8\ => \rdata_reg[27]_i_8\,
      \rdata_reg[28]_i_11\ => int_weight_2_n_124,
      \rdata_reg[28]_i_14\ => int_weight_9_n_130,
      \rdata_reg[28]_i_15\ => int_weight_8_n_124,
      \rdata_reg[28]_i_18\ => \rdata_reg[28]_i_18\,
      \rdata_reg[28]_i_19\ => int_weight_3_n_127,
      \rdata_reg[28]_i_8\ => \rdata_reg[28]_i_8\,
      \rdata_reg[29]_i_11\ => int_weight_2_n_125,
      \rdata_reg[29]_i_14\ => int_weight_9_n_131,
      \rdata_reg[29]_i_15\ => int_weight_8_n_125,
      \rdata_reg[29]_i_18\ => \rdata_reg[29]_i_18\,
      \rdata_reg[29]_i_19\ => int_weight_3_n_128,
      \rdata_reg[29]_i_8\ => \rdata_reg[29]_i_8\,
      \rdata_reg[30]_i_11\ => int_weight_2_n_126,
      \rdata_reg[30]_i_14\ => int_weight_9_n_132,
      \rdata_reg[30]_i_15\ => int_weight_8_n_126,
      \rdata_reg[30]_i_18\ => \rdata_reg[30]_i_18\,
      \rdata_reg[30]_i_19\ => int_weight_3_n_129,
      \rdata_reg[30]_i_8\ => \rdata_reg[30]_i_8\,
      \rdata_reg[31]_i_12\ => \rdata_reg[31]_i_12_0\,
      \rdata_reg[31]_i_13\ => \rdata_reg[31]_i_13_0\,
      \rdata_reg[31]_i_17\ => int_weight_2_n_127,
      \rdata_reg[31]_i_24\ => int_weight_9_n_133,
      \rdata_reg[31]_i_27\ => int_weight_8_n_127,
      \rdata_reg[31]_i_31\(31 downto 0) => \^rdata_reg[31]_i_31\(31 downto 0),
      \rdata_reg[31]_i_31_0\ => \rdata_reg[31]_i_31_0\,
      \rdata_reg[31]_i_34\ => int_weight_3_n_130,
      \rdata_reg[4]_i_11\ => int_weight_2_n_101,
      \rdata_reg[4]_i_14\ => int_weight_9_n_107,
      \rdata_reg[4]_i_15\ => int_weight_8_n_101,
      \rdata_reg[4]_i_18\ => \rdata_reg[4]_i_18\,
      \rdata_reg[4]_i_19\ => int_weight_3_n_104,
      \rdata_reg[4]_i_8\ => \rdata_reg[4]_i_8\,
      \rdata_reg[5]_i_11\ => int_weight_2_n_102,
      \rdata_reg[5]_i_14\ => int_weight_9_n_108,
      \rdata_reg[5]_i_15\ => int_weight_8_n_102,
      \rdata_reg[5]_i_18\ => \rdata_reg[5]_i_18\,
      \rdata_reg[5]_i_19\ => int_weight_3_n_105,
      \rdata_reg[5]_i_8\ => \rdata_reg[5]_i_8\,
      \rdata_reg[6]_i_11\ => int_weight_2_n_103,
      \rdata_reg[6]_i_14\ => int_weight_9_n_109,
      \rdata_reg[6]_i_15\ => int_weight_8_n_103,
      \rdata_reg[6]_i_18\ => \rdata_reg[6]_i_18\,
      \rdata_reg[6]_i_19\ => int_weight_3_n_106,
      \rdata_reg[6]_i_8\ => \rdata_reg[6]_i_8\,
      \rdata_reg[7]_i_14\ => \rdata_reg[7]_i_14_0\,
      \rdata_reg[8]_i_11\ => int_weight_2_n_104,
      \rdata_reg[8]_i_14\ => int_weight_9_n_110,
      \rdata_reg[8]_i_15\ => int_weight_8_n_104,
      \rdata_reg[8]_i_18\ => \rdata_reg[8]_i_18\,
      \rdata_reg[8]_i_19\ => int_weight_3_n_107,
      \rdata_reg[8]_i_8\ => \rdata_reg[8]_i_8\,
      \rdata_reg[9]_i_11\ => int_weight_2_n_105,
      \rdata_reg[9]_i_14\ => int_weight_9_n_111,
      \rdata_reg[9]_i_15\ => int_weight_8_n_105,
      \rdata_reg[9]_i_18\ => \rdata_reg[9]_i_18\,
      \rdata_reg[9]_i_19\ => int_weight_3_n_108,
      \rdata_reg[9]_i_8\ => \rdata_reg[9]_i_8\,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      weight_5_q0(0) => weight_5_q0(0)
    );
int_weight_5_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(9),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => s_axi_CTRL_ARADDR(11),
      I3 => int_weight_9_read_i_2_n_3,
      I4 => s_axi_CTRL_ARADDR(10),
      O => int_weight_5_read0
    );
int_weight_5_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_weight_5_read0,
      Q => int_weight_5_read,
      R => \^ap_rst_n_inv\
    );
int_weight_5_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000200"
    )
        port map (
      I0 => s_axi_CTRL_AWADDR(9),
      I1 => s_axi_CTRL_AWADDR(11),
      I2 => s_axi_CTRL_AWADDR(8),
      I3 => int_weight_5_write_i_2_n_3,
      I4 => s_axi_CTRL_WVALID,
      I5 => int_weight_5_write_reg_n_3,
      O => int_weight_5_write_i_1_n_3
    );
int_weight_5_write_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => s_axi_CTRL_AWVALID,
      I1 => wstate(1),
      I2 => wstate(0),
      I3 => ap_rst_n,
      I4 => s_axi_CTRL_AWADDR(10),
      O => int_weight_5_write_i_2_n_3
    );
int_weight_5_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_weight_5_write_i_1_n_3,
      Q => int_weight_5_write_reg_n_3,
      R => \^ap_rst_n_inv\
    );
int_weight_6: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_33
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      ADDRBWRADDR(5 downto 4) => int_weight_0_address1(5 downto 4),
      ADDRBWRADDR(3 downto 0) => int_bias_address1(3 downto 0),
      DOADO(31 downto 0) => \b_assign_reg_132_reg[31]_i_2__5\(31 downto 0),
      ap_clk => ap_clk,
      \b_assign_reg_132_reg[0]_i_2__5\ => \b_assign_reg_132_reg[0]_i_2__5\,
      \b_assign_reg_132_reg[10]_i_2__5\ => \b_assign_reg_132_reg[10]_i_2__5\,
      \b_assign_reg_132_reg[11]_i_2__5\ => \b_assign_reg_132_reg[11]_i_2__5\,
      \b_assign_reg_132_reg[12]_i_3__5\ => \b_assign_reg_132_reg[12]_i_3__5\,
      \b_assign_reg_132_reg[13]_i_2__5\ => \b_assign_reg_132_reg[13]_i_2__5\,
      \b_assign_reg_132_reg[14]_i_2__5\ => \b_assign_reg_132_reg[14]_i_2__5\,
      \b_assign_reg_132_reg[15]_i_2__5\ => \b_assign_reg_132_reg[15]_i_2__5\,
      \b_assign_reg_132_reg[16]_i_3__5\ => \b_assign_reg_132_reg[16]_i_3__5\,
      \b_assign_reg_132_reg[17]_i_2__5\ => \b_assign_reg_132_reg[17]_i_2__5\,
      \b_assign_reg_132_reg[18]_i_2__5\ => \b_assign_reg_132_reg[18]_i_2__5\,
      \b_assign_reg_132_reg[19]_i_2__5\ => \b_assign_reg_132_reg[19]_i_2__5\,
      \b_assign_reg_132_reg[1]_i_2__5\ => \b_assign_reg_132_reg[1]_i_2__5\,
      \b_assign_reg_132_reg[20]_i_3__5\ => \b_assign_reg_132_reg[20]_i_3__5\,
      \b_assign_reg_132_reg[21]_i_2__5\ => \b_assign_reg_132_reg[21]_i_2__5\,
      \b_assign_reg_132_reg[22]_i_2__5\ => \b_assign_reg_132_reg[22]_i_2__5\,
      \b_assign_reg_132_reg[23]_i_2__5\ => \b_assign_reg_132_reg[23]_i_2__5\,
      \b_assign_reg_132_reg[24]_i_3__5\ => \b_assign_reg_132_reg[24]_i_3__5\,
      \b_assign_reg_132_reg[25]_i_2__5\ => \b_assign_reg_132_reg[25]_i_2__5\,
      \b_assign_reg_132_reg[26]_i_2__5\ => \b_assign_reg_132_reg[26]_i_2__5\,
      \b_assign_reg_132_reg[27]_i_2__5\ => \b_assign_reg_132_reg[27]_i_2__5\,
      \b_assign_reg_132_reg[28]_i_3__5\ => \b_assign_reg_132_reg[28]_i_3__5\,
      \b_assign_reg_132_reg[29]_i_2__5\ => \b_assign_reg_132_reg[29]_i_2__5\,
      \b_assign_reg_132_reg[2]_i_2__5\ => \b_assign_reg_132_reg[2]_i_2__5\,
      \b_assign_reg_132_reg[30]_i_2__5\ => \b_assign_reg_132_reg[30]_i_2__5\,
      \b_assign_reg_132_reg[31]\(31 downto 0) => \b_assign_reg_132_reg[31]_5\(31 downto 0),
      \b_assign_reg_132_reg[31]_i_2__5\ => \b_assign_reg_132_reg[31]_i_2__5_0\,
      \b_assign_reg_132_reg[31]_i_3\ => \b_assign_reg_132_reg[31]_i_3\,
      \b_assign_reg_132_reg[3]_i_2__5\ => \b_assign_reg_132_reg[3]_i_2__5\,
      \b_assign_reg_132_reg[4]_i_3__5\ => \b_assign_reg_132_reg[4]_i_3__5\,
      \b_assign_reg_132_reg[5]_i_2__5\ => \b_assign_reg_132_reg[5]_i_2__5\,
      \b_assign_reg_132_reg[6]_i_2__5\ => \b_assign_reg_132_reg[6]_i_2__5\,
      \b_assign_reg_132_reg[7]_i_2__5\ => \b_assign_reg_132_reg[7]_i_2__5\,
      \b_assign_reg_132_reg[8]_i_3__5\ => \b_assign_reg_132_reg[8]_i_3__5\,
      \b_assign_reg_132_reg[9]_i_2__5\ => \b_assign_reg_132_reg[9]_i_2__5\,
      \gen_write[1].mem_reg_0\(2) => \^rdata_reg[31]_i_31\(7),
      \gen_write[1].mem_reg_0\(1 downto 0) => \^rdata_reg[31]_i_31\(3 downto 2),
      int_weight_5_read_reg => \rdata[7]_i_12_n_3\,
      int_weight_6_read_reg => \rdata[0]_i_20_n_3\,
      int_weight_6_write_reg => int_weight_6_write_reg_n_3,
      \rdata_reg[0]_i_22\ => \rdata_reg[0]_i_22_0\,
      \rdata_reg[10]\ => int_weight_6_n_109,
      \rdata_reg[10]_i_23\ => \rdata_reg[10]_i_23\,
      \rdata_reg[11]\ => int_weight_6_n_110,
      \rdata_reg[11]_i_23\ => \rdata_reg[11]_i_23\,
      \rdata_reg[12]\ => int_weight_6_n_111,
      \rdata_reg[12]_i_23\ => \rdata_reg[12]_i_23\,
      \rdata_reg[13]\ => int_weight_6_n_112,
      \rdata_reg[13]_i_23\ => \rdata_reg[13]_i_23\,
      \rdata_reg[14]\ => int_weight_6_n_113,
      \rdata_reg[14]_i_23\ => \rdata_reg[14]_i_23\,
      \rdata_reg[15]\ => int_weight_6_n_114,
      \rdata_reg[15]_i_23\ => \rdata_reg[15]_i_23\,
      \rdata_reg[16]\ => int_weight_6_n_115,
      \rdata_reg[16]_i_23\ => \rdata_reg[16]_i_23\,
      \rdata_reg[17]\ => int_weight_6_n_116,
      \rdata_reg[17]_i_23\ => \rdata_reg[17]_i_23\,
      \rdata_reg[18]\ => int_weight_6_n_117,
      \rdata_reg[18]_i_23\ => \rdata_reg[18]_i_23\,
      \rdata_reg[19]\ => int_weight_6_n_118,
      \rdata_reg[19]_i_23\ => \rdata_reg[19]_i_23\,
      \rdata_reg[1]\ => int_weight_6_n_103,
      \rdata_reg[1]_i_27\ => \rdata_reg[1]_i_27\,
      \rdata_reg[20]\ => int_weight_6_n_119,
      \rdata_reg[20]_i_23\ => \rdata_reg[20]_i_23\,
      \rdata_reg[21]\ => int_weight_6_n_120,
      \rdata_reg[21]_i_23\ => \rdata_reg[21]_i_23\,
      \rdata_reg[22]\ => int_weight_6_n_121,
      \rdata_reg[22]_i_23\ => \rdata_reg[22]_i_23\,
      \rdata_reg[23]\ => int_weight_6_n_122,
      \rdata_reg[23]_i_23\ => \rdata_reg[23]_i_23\,
      \rdata_reg[24]\ => int_weight_6_n_123,
      \rdata_reg[24]_i_23\ => \rdata_reg[24]_i_23\,
      \rdata_reg[25]\ => int_weight_6_n_124,
      \rdata_reg[25]_i_23\ => \rdata_reg[25]_i_23\,
      \rdata_reg[26]\ => int_weight_6_n_125,
      \rdata_reg[26]_i_23\ => \rdata_reg[26]_i_23\,
      \rdata_reg[27]\ => int_weight_6_n_126,
      \rdata_reg[27]_i_23\ => \rdata_reg[27]_i_23\,
      \rdata_reg[28]\ => int_weight_6_n_127,
      \rdata_reg[28]_i_23\ => \rdata_reg[28]_i_23\,
      \rdata_reg[29]\ => int_weight_6_n_128,
      \rdata_reg[29]_i_23\ => \rdata_reg[29]_i_23\,
      \rdata_reg[2]\ => int_weight_6_n_100,
      \rdata_reg[2]_i_10\ => \rdata_reg[2]_i_10\,
      \rdata_reg[2]_i_20\ => \rdata_reg[2]_i_20\,
      \rdata_reg[2]_i_21\ => int_weight_4_n_101,
      \rdata_reg[30]\ => int_weight_6_n_129,
      \rdata_reg[30]_i_23\ => \rdata_reg[30]_i_23\,
      \rdata_reg[31]\ => int_weight_6_n_130,
      \rdata_reg[31]_i_44\(31 downto 0) => \^rdata_reg[31]_i_44\(31 downto 0),
      \rdata_reg[31]_i_44_0\ => \rdata_reg[31]_i_44_0\,
      \rdata_reg[3]\ => int_weight_6_n_101,
      \rdata_reg[3]_i_10\ => \rdata_reg[3]_i_10\,
      \rdata_reg[3]_i_20\ => \rdata_reg[3]_i_20\,
      \rdata_reg[3]_i_21\ => int_weight_4_n_102,
      \rdata_reg[4]\ => int_weight_6_n_104,
      \rdata_reg[4]_i_23\ => \rdata_reg[4]_i_23\,
      \rdata_reg[5]\ => int_weight_6_n_105,
      \rdata_reg[5]_i_23\ => \rdata_reg[5]_i_23\,
      \rdata_reg[6]\ => int_weight_6_n_106,
      \rdata_reg[6]_i_23\ => \rdata_reg[6]_i_23\,
      \rdata_reg[7]\ => int_weight_6_n_102,
      \rdata_reg[7]_i_13\ => \rdata_reg[7]_i_13\,
      \rdata_reg[7]_i_14\ => \rdata_reg[7]_i_14_0\,
      \rdata_reg[7]_i_29\ => \rdata_reg[7]_i_29\,
      \rdata_reg[7]_i_32\ => int_weight_4_n_103,
      \rdata_reg[8]\ => int_weight_6_n_107,
      \rdata_reg[8]_i_23\ => \rdata_reg[8]_i_23\,
      \rdata_reg[9]\ => int_weight_6_n_108,
      \rdata_reg[9]_i_23\ => \rdata_reg[9]_i_23\,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      weight_6_q0(0) => weight_6_q0(0)
    );
int_weight_6_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(11),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => int_weight_9_read_i_2_n_3,
      I4 => s_axi_CTRL_ARADDR(10),
      O => int_weight_6_read0
    );
int_weight_6_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_weight_6_read0,
      Q => int_weight_6_read,
      R => \^ap_rst_n_inv\
    );
int_weight_6_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => s_axi_CTRL_AWADDR(9),
      I1 => s_axi_CTRL_AWADDR(10),
      I2 => aw_hs,
      I3 => int_weight_6_write_i_2_n_3,
      I4 => s_axi_CTRL_WVALID,
      I5 => int_weight_6_write_reg_n_3,
      O => int_weight_6_write_i_1_n_3
    );
int_weight_6_write_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_CTRL_AWADDR(8),
      I1 => s_axi_CTRL_AWADDR(11),
      O => int_weight_6_write_i_2_n_3
    );
int_weight_6_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_weight_6_write_i_1_n_3,
      Q => int_weight_6_write_reg_n_3,
      R => \^ap_rst_n_inv\
    );
int_weight_7: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_34
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      ADDRBWRADDR(5 downto 4) => int_weight_0_address1(5 downto 4),
      ADDRBWRADDR(3 downto 0) => int_bias_address1(3 downto 0),
      DOADO(31 downto 0) => \b_assign_reg_132_reg[31]_i_2__6\(31 downto 0),
      ap_clk => ap_clk,
      \b_assign_reg_132_reg[0]_i_2__6\ => \b_assign_reg_132_reg[0]_i_2__6\,
      \b_assign_reg_132_reg[10]_i_2__6\ => \b_assign_reg_132_reg[10]_i_2__6\,
      \b_assign_reg_132_reg[11]_i_2__6\ => \b_assign_reg_132_reg[11]_i_2__6\,
      \b_assign_reg_132_reg[12]_i_3__6\ => \b_assign_reg_132_reg[12]_i_3__6\,
      \b_assign_reg_132_reg[13]_i_2__6\ => \b_assign_reg_132_reg[13]_i_2__6\,
      \b_assign_reg_132_reg[14]_i_2__6\ => \b_assign_reg_132_reg[14]_i_2__6\,
      \b_assign_reg_132_reg[15]_i_2__6\ => \b_assign_reg_132_reg[15]_i_2__6\,
      \b_assign_reg_132_reg[16]_i_3__6\ => \b_assign_reg_132_reg[16]_i_3__6\,
      \b_assign_reg_132_reg[17]_i_2__6\ => \b_assign_reg_132_reg[17]_i_2__6\,
      \b_assign_reg_132_reg[18]_i_2__6\ => \b_assign_reg_132_reg[18]_i_2__6\,
      \b_assign_reg_132_reg[19]_i_2__6\ => \b_assign_reg_132_reg[19]_i_2__6\,
      \b_assign_reg_132_reg[1]_i_2__6\ => \b_assign_reg_132_reg[1]_i_2__6\,
      \b_assign_reg_132_reg[20]_i_3__6\ => \b_assign_reg_132_reg[20]_i_3__6\,
      \b_assign_reg_132_reg[21]_i_2__6\ => \b_assign_reg_132_reg[21]_i_2__6\,
      \b_assign_reg_132_reg[22]_i_2__6\ => \b_assign_reg_132_reg[22]_i_2__6\,
      \b_assign_reg_132_reg[23]_i_2__6\ => \b_assign_reg_132_reg[23]_i_2__6\,
      \b_assign_reg_132_reg[24]_i_3__6\ => \b_assign_reg_132_reg[24]_i_3__6\,
      \b_assign_reg_132_reg[25]_i_2__6\ => \b_assign_reg_132_reg[25]_i_2__6\,
      \b_assign_reg_132_reg[26]_i_2__6\ => \b_assign_reg_132_reg[26]_i_2__6\,
      \b_assign_reg_132_reg[27]_i_2__6\ => \b_assign_reg_132_reg[27]_i_2__6\,
      \b_assign_reg_132_reg[28]_i_3__6\ => \b_assign_reg_132_reg[28]_i_3__6\,
      \b_assign_reg_132_reg[29]_i_2__6\ => \b_assign_reg_132_reg[29]_i_2__6\,
      \b_assign_reg_132_reg[2]_i_2__6\ => \b_assign_reg_132_reg[2]_i_2__6\,
      \b_assign_reg_132_reg[30]_i_2__6\ => \b_assign_reg_132_reg[30]_i_2__6\,
      \b_assign_reg_132_reg[31]\(31 downto 0) => \b_assign_reg_132_reg[31]_6\(31 downto 0),
      \b_assign_reg_132_reg[31]_i_2__6\ => \b_assign_reg_132_reg[31]_i_2__6_0\,
      \b_assign_reg_132_reg[31]_i_3\ => \b_assign_reg_132_reg[31]_i_3\,
      \b_assign_reg_132_reg[3]_i_2__6\ => \b_assign_reg_132_reg[3]_i_2__6\,
      \b_assign_reg_132_reg[4]_i_3__6\ => \b_assign_reg_132_reg[4]_i_3__6\,
      \b_assign_reg_132_reg[5]_i_2__6\ => \b_assign_reg_132_reg[5]_i_2__6\,
      \b_assign_reg_132_reg[6]_i_2__6\ => \b_assign_reg_132_reg[6]_i_2__6\,
      \b_assign_reg_132_reg[7]_i_2__6\ => \b_assign_reg_132_reg[7]_i_2__6\,
      \b_assign_reg_132_reg[8]_i_3__6\ => \b_assign_reg_132_reg[8]_i_3__6\,
      \b_assign_reg_132_reg[9]_i_2__6\ => \b_assign_reg_132_reg[9]_i_2__6\,
      \gen_write[1].mem_reg_0\(0) => \^rdata_reg[31]_i_44\(0),
      int_weight_6_read_reg => \rdata[0]_i_20_n_3\,
      int_weight_7_read_reg => \rdata[7]_i_20_n_3\,
      int_weight_7_write_reg => int_weight_7_write_reg_n_3,
      \rdata_reg[0]\ => int_weight_7_n_100,
      \rdata_reg[0]_i_21\ => \rdata_reg[0]_i_21\,
      \rdata_reg[0]_i_22\ => \rdata_reg[0]_i_22_0\,
      \rdata_reg[0]_i_30\ => \rdata_reg[0]_i_30\,
      \rdata_reg[0]_i_32\ => int_weight_5_n_128,
      \rdata_reg[10]\ => int_weight_7_n_110,
      \rdata_reg[10]_i_22\ => \rdata_reg[10]_i_22\,
      \rdata_reg[11]\ => int_weight_7_n_111,
      \rdata_reg[11]_i_22\ => \rdata_reg[11]_i_22\,
      \rdata_reg[12]\ => int_weight_7_n_112,
      \rdata_reg[12]_i_22\ => \rdata_reg[12]_i_22\,
      \rdata_reg[13]\ => int_weight_7_n_113,
      \rdata_reg[13]_i_22\ => \rdata_reg[13]_i_22\,
      \rdata_reg[14]\ => int_weight_7_n_114,
      \rdata_reg[14]_i_22\ => \rdata_reg[14]_i_22\,
      \rdata_reg[15]\ => int_weight_7_n_115,
      \rdata_reg[15]_i_22\ => \rdata_reg[15]_i_22\,
      \rdata_reg[16]\ => int_weight_7_n_116,
      \rdata_reg[16]_i_22\ => \rdata_reg[16]_i_22\,
      \rdata_reg[17]\ => int_weight_7_n_117,
      \rdata_reg[17]_i_22\ => \rdata_reg[17]_i_22\,
      \rdata_reg[18]\ => int_weight_7_n_118,
      \rdata_reg[18]_i_22\ => \rdata_reg[18]_i_22\,
      \rdata_reg[19]\ => int_weight_7_n_119,
      \rdata_reg[19]_i_22\ => \rdata_reg[19]_i_22\,
      \rdata_reg[1]\ => int_weight_7_n_101,
      \rdata_reg[1]_i_26\ => \rdata_reg[1]_i_26\,
      \rdata_reg[20]\ => int_weight_7_n_120,
      \rdata_reg[20]_i_22\ => \rdata_reg[20]_i_22\,
      \rdata_reg[21]\ => int_weight_7_n_121,
      \rdata_reg[21]_i_22\ => \rdata_reg[21]_i_22\,
      \rdata_reg[22]\ => int_weight_7_n_122,
      \rdata_reg[22]_i_22\ => \rdata_reg[22]_i_22\,
      \rdata_reg[23]\ => int_weight_7_n_123,
      \rdata_reg[23]_i_22\ => \rdata_reg[23]_i_22\,
      \rdata_reg[24]\ => int_weight_7_n_124,
      \rdata_reg[24]_i_22\ => \rdata_reg[24]_i_22\,
      \rdata_reg[25]\ => int_weight_7_n_125,
      \rdata_reg[25]_i_22\ => \rdata_reg[25]_i_22\,
      \rdata_reg[26]\ => int_weight_7_n_126,
      \rdata_reg[26]_i_22\ => \rdata_reg[26]_i_22\,
      \rdata_reg[27]\ => int_weight_7_n_127,
      \rdata_reg[27]_i_22\ => \rdata_reg[27]_i_22\,
      \rdata_reg[28]\ => int_weight_7_n_128,
      \rdata_reg[28]_i_22\ => \rdata_reg[28]_i_22\,
      \rdata_reg[29]\ => int_weight_7_n_129,
      \rdata_reg[29]_i_22\ => \rdata_reg[29]_i_22\,
      \rdata_reg[2]\ => int_weight_7_n_102,
      \rdata_reg[2]_i_16\ => \rdata_reg[2]_i_16\,
      \rdata_reg[30]\ => int_weight_7_n_130,
      \rdata_reg[30]_i_22\ => \rdata_reg[30]_i_22\,
      \rdata_reg[31]\ => int_weight_7_n_131,
      \rdata_reg[31]_i_43\(31 downto 0) => \rdata_reg[31]_i_43\(31 downto 0),
      \rdata_reg[31]_i_43_0\ => \rdata_reg[31]_i_43_0\,
      \rdata_reg[3]\ => int_weight_7_n_103,
      \rdata_reg[3]_i_16\ => \rdata_reg[3]_i_16\,
      \rdata_reg[4]\ => int_weight_7_n_104,
      \rdata_reg[4]_i_22\ => \rdata_reg[4]_i_22\,
      \rdata_reg[5]\ => int_weight_7_n_105,
      \rdata_reg[5]_i_22\ => \rdata_reg[5]_i_22\,
      \rdata_reg[6]\ => int_weight_7_n_106,
      \rdata_reg[6]_i_22\ => \rdata_reg[6]_i_22\,
      \rdata_reg[7]\ => int_weight_7_n_107,
      \rdata_reg[7]_i_21\ => \rdata_reg[7]_i_21\,
      \rdata_reg[7]_i_22\ => \rdata_reg[7]_i_22_0\,
      \rdata_reg[8]\ => int_weight_7_n_108,
      \rdata_reg[8]_i_22\ => \rdata_reg[8]_i_22\,
      \rdata_reg[9]\ => int_weight_7_n_109,
      \rdata_reg[9]_i_22\ => \rdata_reg[9]_i_22\,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      weight_7_q0(0) => weight_7_q0(0)
    );
int_weight_7_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(8),
      I1 => s_axi_CTRL_ARADDR(11),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => s_axi_CTRL_ARADDR(10),
      I4 => int_weight_9_read_i_2_n_3,
      O => int_weight_7_read0
    );
int_weight_7_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_weight_7_read0,
      Q => int_weight_7_read,
      R => \^ap_rst_n_inv\
    );
int_weight_7_write_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => int_weight_8_write_i_2_n_3,
      I1 => s_axi_CTRL_AWADDR(11),
      I2 => s_axi_CTRL_AWADDR(8),
      I3 => s_axi_CTRL_WVALID,
      I4 => int_weight_7_write_reg_n_3,
      O => int_weight_7_write_i_1_n_3
    );
int_weight_7_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_weight_7_write_i_1_n_3,
      Q => int_weight_7_write_reg_n_3,
      R => \^ap_rst_n_inv\
    );
int_weight_8: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_35
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      ADDRBWRADDR(5 downto 4) => int_weight_0_address1(5 downto 4),
      ADDRBWRADDR(3 downto 0) => int_bias_address1(3 downto 0),
      DOADO(31 downto 0) => \b_assign_reg_132_reg[31]_i_2__7\(31 downto 0),
      ap_clk => ap_clk,
      \b_assign_reg_132_reg[0]_i_2__7\ => \b_assign_reg_132_reg[0]_i_2__7\,
      \b_assign_reg_132_reg[10]_i_2__7\ => \b_assign_reg_132_reg[10]_i_2__7\,
      \b_assign_reg_132_reg[11]_i_2__7\ => \b_assign_reg_132_reg[11]_i_2__7\,
      \b_assign_reg_132_reg[12]_i_3__7\ => \b_assign_reg_132_reg[12]_i_3__7\,
      \b_assign_reg_132_reg[13]_i_2__7\ => \b_assign_reg_132_reg[13]_i_2__7\,
      \b_assign_reg_132_reg[14]_i_2__7\ => \b_assign_reg_132_reg[14]_i_2__7\,
      \b_assign_reg_132_reg[15]_i_2__7\ => \b_assign_reg_132_reg[15]_i_2__7\,
      \b_assign_reg_132_reg[16]_i_3__7\ => \b_assign_reg_132_reg[16]_i_3__7\,
      \b_assign_reg_132_reg[17]_i_2__7\ => \b_assign_reg_132_reg[17]_i_2__7\,
      \b_assign_reg_132_reg[18]_i_2__7\ => \b_assign_reg_132_reg[18]_i_2__7\,
      \b_assign_reg_132_reg[19]_i_2__7\ => \b_assign_reg_132_reg[19]_i_2__7\,
      \b_assign_reg_132_reg[1]_i_2__7\ => \b_assign_reg_132_reg[1]_i_2__7\,
      \b_assign_reg_132_reg[20]_i_3__7\ => \b_assign_reg_132_reg[20]_i_3__7\,
      \b_assign_reg_132_reg[21]_i_2__7\ => \b_assign_reg_132_reg[21]_i_2__7\,
      \b_assign_reg_132_reg[22]_i_2__7\ => \b_assign_reg_132_reg[22]_i_2__7\,
      \b_assign_reg_132_reg[23]_i_2__7\ => \b_assign_reg_132_reg[23]_i_2__7\,
      \b_assign_reg_132_reg[24]_i_3__7\ => \b_assign_reg_132_reg[24]_i_3__7\,
      \b_assign_reg_132_reg[25]_i_2__7\ => \b_assign_reg_132_reg[25]_i_2__7\,
      \b_assign_reg_132_reg[26]_i_2__7\ => \b_assign_reg_132_reg[26]_i_2__7\,
      \b_assign_reg_132_reg[27]_i_2__7\ => \b_assign_reg_132_reg[27]_i_2__7\,
      \b_assign_reg_132_reg[28]_i_3__7\ => \b_assign_reg_132_reg[28]_i_3__7\,
      \b_assign_reg_132_reg[29]_i_2__7\ => \b_assign_reg_132_reg[29]_i_2__7\,
      \b_assign_reg_132_reg[2]_i_2__7\ => \b_assign_reg_132_reg[2]_i_2__7\,
      \b_assign_reg_132_reg[30]_i_2__7\ => \b_assign_reg_132_reg[30]_i_2__7\,
      \b_assign_reg_132_reg[31]\(31 downto 0) => \b_assign_reg_132_reg[31]_7\(31 downto 0),
      \b_assign_reg_132_reg[31]_i_2__7\ => \b_assign_reg_132_reg[31]_i_2__7_0\,
      \b_assign_reg_132_reg[31]_i_3\ => \b_assign_reg_132_reg[31]_i_3\,
      \b_assign_reg_132_reg[3]_i_2__7\ => \b_assign_reg_132_reg[3]_i_2__7\,
      \b_assign_reg_132_reg[4]_i_3__7\ => \b_assign_reg_132_reg[4]_i_3__7\,
      \b_assign_reg_132_reg[5]_i_2__7\ => \b_assign_reg_132_reg[5]_i_2__7\,
      \b_assign_reg_132_reg[6]_i_2__7\ => \b_assign_reg_132_reg[6]_i_2__7\,
      \b_assign_reg_132_reg[7]_i_2__7\ => \b_assign_reg_132_reg[7]_i_2__7\,
      \b_assign_reg_132_reg[8]_i_3__7\ => \b_assign_reg_132_reg[8]_i_3__7\,
      \b_assign_reg_132_reg[9]_i_2__7\ => \b_assign_reg_132_reg[9]_i_2__7\,
      int_weight_8_read_reg => \rdata[31]_i_26_n_3\,
      int_weight_8_write_reg => int_weight_8_write_reg_n_3,
      int_weight_9_q1(2) => int_weight_9_q1(7),
      int_weight_9_q1(1 downto 0) => int_weight_9_q1(3 downto 2),
      int_weight_9_read_reg => \rdata[31]_i_23_n_3\,
      \rdata_reg[0]\ => int_weight_8_n_128,
      \rdata_reg[0]_i_18\ => \rdata_reg[0]_i_18\,
      \rdata_reg[10]\ => int_weight_8_n_106,
      \rdata_reg[10]_i_15\ => \rdata_reg[10]_i_15\,
      \rdata_reg[10]_i_22\ => int_weight_7_n_110,
      \rdata_reg[10]_i_23\ => int_weight_6_n_109,
      \rdata_reg[11]\ => int_weight_8_n_107,
      \rdata_reg[11]_i_15\ => \rdata_reg[11]_i_15\,
      \rdata_reg[11]_i_22\ => int_weight_7_n_111,
      \rdata_reg[11]_i_23\ => int_weight_6_n_110,
      \rdata_reg[12]\ => int_weight_8_n_108,
      \rdata_reg[12]_i_15\ => \rdata_reg[12]_i_15\,
      \rdata_reg[12]_i_22\ => int_weight_7_n_112,
      \rdata_reg[12]_i_23\ => int_weight_6_n_111,
      \rdata_reg[13]\ => int_weight_8_n_109,
      \rdata_reg[13]_i_15\ => \rdata_reg[13]_i_15\,
      \rdata_reg[13]_i_22\ => int_weight_7_n_113,
      \rdata_reg[13]_i_23\ => int_weight_6_n_112,
      \rdata_reg[14]\ => int_weight_8_n_110,
      \rdata_reg[14]_i_15\ => \rdata_reg[14]_i_15\,
      \rdata_reg[14]_i_22\ => int_weight_7_n_114,
      \rdata_reg[14]_i_23\ => int_weight_6_n_113,
      \rdata_reg[15]\ => int_weight_8_n_111,
      \rdata_reg[15]_i_15\ => \rdata_reg[15]_i_15\,
      \rdata_reg[15]_i_22\ => int_weight_7_n_115,
      \rdata_reg[15]_i_23\ => int_weight_6_n_114,
      \rdata_reg[16]\ => int_weight_8_n_112,
      \rdata_reg[16]_i_15\ => \rdata_reg[16]_i_15\,
      \rdata_reg[16]_i_22\ => int_weight_7_n_116,
      \rdata_reg[16]_i_23\ => int_weight_6_n_115,
      \rdata_reg[17]\ => int_weight_8_n_113,
      \rdata_reg[17]_i_15\ => \rdata_reg[17]_i_15\,
      \rdata_reg[17]_i_22\ => int_weight_7_n_117,
      \rdata_reg[17]_i_23\ => int_weight_6_n_116,
      \rdata_reg[18]\ => int_weight_8_n_114,
      \rdata_reg[18]_i_15\ => \rdata_reg[18]_i_15\,
      \rdata_reg[18]_i_22\ => int_weight_7_n_118,
      \rdata_reg[18]_i_23\ => int_weight_6_n_117,
      \rdata_reg[19]\ => int_weight_8_n_115,
      \rdata_reg[19]_i_15\ => \rdata_reg[19]_i_15\,
      \rdata_reg[19]_i_22\ => int_weight_7_n_119,
      \rdata_reg[19]_i_23\ => int_weight_6_n_118,
      \rdata_reg[1]\ => int_weight_8_n_100,
      \rdata_reg[1]_i_17\ => \rdata_reg[1]_i_17\,
      \rdata_reg[1]_i_26\ => int_weight_7_n_101,
      \rdata_reg[1]_i_27\ => int_weight_6_n_103,
      \rdata_reg[20]\ => int_weight_8_n_116,
      \rdata_reg[20]_i_15\ => \rdata_reg[20]_i_15\,
      \rdata_reg[20]_i_22\ => int_weight_7_n_120,
      \rdata_reg[20]_i_23\ => int_weight_6_n_119,
      \rdata_reg[21]\ => int_weight_8_n_117,
      \rdata_reg[21]_i_15\ => \rdata_reg[21]_i_15\,
      \rdata_reg[21]_i_22\ => int_weight_7_n_121,
      \rdata_reg[21]_i_23\ => int_weight_6_n_120,
      \rdata_reg[22]\ => int_weight_8_n_118,
      \rdata_reg[22]_i_15\ => \rdata_reg[22]_i_15\,
      \rdata_reg[22]_i_22\ => int_weight_7_n_122,
      \rdata_reg[22]_i_23\ => int_weight_6_n_121,
      \rdata_reg[23]\ => int_weight_8_n_119,
      \rdata_reg[23]_i_15\ => \rdata_reg[23]_i_15\,
      \rdata_reg[23]_i_22\ => int_weight_7_n_123,
      \rdata_reg[23]_i_23\ => int_weight_6_n_122,
      \rdata_reg[24]\ => int_weight_8_n_120,
      \rdata_reg[24]_i_15\ => \rdata_reg[24]_i_15\,
      \rdata_reg[24]_i_22\ => int_weight_7_n_124,
      \rdata_reg[24]_i_23\ => int_weight_6_n_123,
      \rdata_reg[25]\ => int_weight_8_n_121,
      \rdata_reg[25]_i_15\ => \rdata_reg[25]_i_15\,
      \rdata_reg[25]_i_22\ => int_weight_7_n_125,
      \rdata_reg[25]_i_23\ => int_weight_6_n_124,
      \rdata_reg[26]\ => int_weight_8_n_122,
      \rdata_reg[26]_i_15\ => \rdata_reg[26]_i_15\,
      \rdata_reg[26]_i_22\ => int_weight_7_n_126,
      \rdata_reg[26]_i_23\ => int_weight_6_n_125,
      \rdata_reg[27]\ => int_weight_8_n_123,
      \rdata_reg[27]_i_15\ => \rdata_reg[27]_i_15\,
      \rdata_reg[27]_i_22\ => int_weight_7_n_127,
      \rdata_reg[27]_i_23\ => int_weight_6_n_126,
      \rdata_reg[28]\ => int_weight_8_n_124,
      \rdata_reg[28]_i_15\ => \rdata_reg[28]_i_15\,
      \rdata_reg[28]_i_22\ => int_weight_7_n_128,
      \rdata_reg[28]_i_23\ => int_weight_6_n_127,
      \rdata_reg[29]\ => int_weight_8_n_125,
      \rdata_reg[29]_i_15\ => \rdata_reg[29]_i_15\,
      \rdata_reg[29]_i_22\ => int_weight_7_n_129,
      \rdata_reg[29]_i_23\ => int_weight_6_n_128,
      \rdata_reg[2]\ => int_weight_8_n_129,
      \rdata_reg[2]_i_14\ => \rdata_reg[2]_i_14\,
      \rdata_reg[30]\ => int_weight_8_n_126,
      \rdata_reg[30]_i_15\ => \rdata_reg[30]_i_15\,
      \rdata_reg[30]_i_22\ => int_weight_7_n_130,
      \rdata_reg[30]_i_23\ => int_weight_6_n_129,
      \rdata_reg[31]\ => int_weight_8_n_127,
      \rdata_reg[31]_i_27\(31 downto 0) => \rdata_reg[31]_i_27\(31 downto 0),
      \rdata_reg[31]_i_27_0\ => \rdata_reg[31]_i_27_0\,
      \rdata_reg[31]_i_28\ => \rdata_reg[31]_i_28_0\,
      \rdata_reg[31]_i_43\ => int_weight_7_n_131,
      \rdata_reg[31]_i_44\ => int_weight_6_n_130,
      \rdata_reg[3]\ => int_weight_8_n_130,
      \rdata_reg[3]_i_14\ => \rdata_reg[3]_i_14\,
      \rdata_reg[4]\ => int_weight_8_n_101,
      \rdata_reg[4]_i_15\ => \rdata_reg[4]_i_15\,
      \rdata_reg[4]_i_22\ => int_weight_7_n_104,
      \rdata_reg[4]_i_23\ => int_weight_6_n_104,
      \rdata_reg[5]\ => int_weight_8_n_102,
      \rdata_reg[5]_i_15\ => \rdata_reg[5]_i_15\,
      \rdata_reg[5]_i_22\ => int_weight_7_n_105,
      \rdata_reg[5]_i_23\ => int_weight_6_n_105,
      \rdata_reg[6]\ => int_weight_8_n_103,
      \rdata_reg[6]_i_15\ => \rdata_reg[6]_i_15\,
      \rdata_reg[6]_i_22\ => int_weight_7_n_106,
      \rdata_reg[6]_i_23\ => int_weight_6_n_106,
      \rdata_reg[7]\ => int_weight_8_n_131,
      \rdata_reg[7]_i_18\ => \rdata_reg[7]_i_18\,
      \rdata_reg[8]\ => int_weight_8_n_104,
      \rdata_reg[8]_i_15\ => \rdata_reg[8]_i_15\,
      \rdata_reg[8]_i_22\ => int_weight_7_n_108,
      \rdata_reg[8]_i_23\ => int_weight_6_n_107,
      \rdata_reg[9]\ => int_weight_8_n_105,
      \rdata_reg[9]_i_15\ => \rdata_reg[9]_i_15\,
      \rdata_reg[9]_i_22\ => int_weight_7_n_109,
      \rdata_reg[9]_i_23\ => int_weight_6_n_108,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      weight_8_q0(0) => weight_8_q0(0)
    );
int_weight_8_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(8),
      I1 => s_axi_CTRL_ARADDR(11),
      I2 => s_axi_CTRL_ARADDR(9),
      I3 => s_axi_CTRL_ARADDR(10),
      I4 => int_weight_9_read_i_2_n_3,
      O => int_weight_8_read0
    );
int_weight_8_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_weight_8_read0,
      Q => int_weight_8_read,
      R => \^ap_rst_n_inv\
    );
int_weight_8_write_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => int_weight_8_write_i_2_n_3,
      I1 => s_axi_CTRL_AWADDR(8),
      I2 => s_axi_CTRL_AWADDR(11),
      I3 => s_axi_CTRL_WVALID,
      I4 => int_weight_8_write_reg_n_3,
      O => int_weight_8_write_i_1_n_3
    );
int_weight_8_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => s_axi_CTRL_AWADDR(10),
      I1 => ap_rst_n,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_CTRL_AWVALID,
      I5 => s_axi_CTRL_AWADDR(9),
      O => int_weight_8_write_i_2_n_3
    );
int_weight_8_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_weight_8_write_i_1_n_3,
      Q => int_weight_8_write_reg_n_3,
      R => \^ap_rst_n_inv\
    );
int_weight_9: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi_ram_36
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      ADDRBWRADDR(1 downto 0) => int_weight_0_address1(5 downto 4),
      DOADO(31 downto 0) => \b_assign_reg_132_reg[31]_i_2__8\(31 downto 0),
      Q(1 downto 0) => p_0_in(5 downto 4),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \b_assign_reg_132_reg[0]_i_2__8\ => \b_assign_reg_132_reg[0]_i_2__8\,
      \b_assign_reg_132_reg[10]_i_2__8\ => \b_assign_reg_132_reg[10]_i_2__8\,
      \b_assign_reg_132_reg[11]_i_2__8\ => \b_assign_reg_132_reg[11]_i_2__8\,
      \b_assign_reg_132_reg[12]_i_3__8\ => \b_assign_reg_132_reg[12]_i_3__8\,
      \b_assign_reg_132_reg[13]_i_2__8\ => \b_assign_reg_132_reg[13]_i_2__8\,
      \b_assign_reg_132_reg[14]_i_2__8\ => \b_assign_reg_132_reg[14]_i_2__8\,
      \b_assign_reg_132_reg[15]_i_2__8\ => \b_assign_reg_132_reg[15]_i_2__8\,
      \b_assign_reg_132_reg[16]_i_3__8\ => \b_assign_reg_132_reg[16]_i_3__8\,
      \b_assign_reg_132_reg[17]_i_2__8\ => \b_assign_reg_132_reg[17]_i_2__8\,
      \b_assign_reg_132_reg[18]_i_2__8\ => \b_assign_reg_132_reg[18]_i_2__8\,
      \b_assign_reg_132_reg[19]_i_2__8\ => \b_assign_reg_132_reg[19]_i_2__8\,
      \b_assign_reg_132_reg[1]_i_2__8\ => \b_assign_reg_132_reg[1]_i_2__8\,
      \b_assign_reg_132_reg[20]_i_3__8\ => \b_assign_reg_132_reg[20]_i_3__8\,
      \b_assign_reg_132_reg[21]_i_2__8\ => \b_assign_reg_132_reg[21]_i_2__8\,
      \b_assign_reg_132_reg[22]_i_2__8\ => \b_assign_reg_132_reg[22]_i_2__8\,
      \b_assign_reg_132_reg[23]_i_2__8\ => \b_assign_reg_132_reg[23]_i_2__8\,
      \b_assign_reg_132_reg[24]_i_3__8\ => \b_assign_reg_132_reg[24]_i_3__8\,
      \b_assign_reg_132_reg[25]_i_2__8\ => \b_assign_reg_132_reg[25]_i_2__8\,
      \b_assign_reg_132_reg[26]_i_2__8\ => \b_assign_reg_132_reg[26]_i_2__8\,
      \b_assign_reg_132_reg[27]_i_2__8\ => \b_assign_reg_132_reg[27]_i_2__8\,
      \b_assign_reg_132_reg[28]_i_3__8\ => \b_assign_reg_132_reg[28]_i_3__8\,
      \b_assign_reg_132_reg[29]_i_2__8\ => \b_assign_reg_132_reg[29]_i_2__8\,
      \b_assign_reg_132_reg[2]_i_2__8\ => \b_assign_reg_132_reg[2]_i_2__8\,
      \b_assign_reg_132_reg[30]_i_2__8\ => \b_assign_reg_132_reg[30]_i_2__8\,
      \b_assign_reg_132_reg[31]\(31 downto 0) => \b_assign_reg_132_reg[31]_8\(31 downto 0),
      \b_assign_reg_132_reg[31]_i_2__8\ => \b_assign_reg_132_reg[31]_i_2__8_0\,
      \b_assign_reg_132_reg[31]_i_3\ => \b_assign_reg_132_reg[31]_i_3\,
      \b_assign_reg_132_reg[3]_i_2__8\ => \b_assign_reg_132_reg[3]_i_2__8\,
      \b_assign_reg_132_reg[4]_i_3__8\ => \b_assign_reg_132_reg[4]_i_3__8\,
      \b_assign_reg_132_reg[5]_i_2__8\ => \b_assign_reg_132_reg[5]_i_2__8\,
      \b_assign_reg_132_reg[6]_i_2__8\ => \b_assign_reg_132_reg[6]_i_2__8\,
      \b_assign_reg_132_reg[7]_i_2__8\ => \b_assign_reg_132_reg[7]_i_2__8\,
      \b_assign_reg_132_reg[8]_i_3__8\ => \b_assign_reg_132_reg[8]_i_3__8\,
      \b_assign_reg_132_reg[9]_i_2__8\ => \b_assign_reg_132_reg[9]_i_2__8\,
      int_bias_q1(0) => int_bias_q1(0),
      int_weight_8_read_reg => \rdata[31]_i_3_n_3\,
      int_weight_9_q1(2) => int_weight_9_q1(7),
      int_weight_9_q1(1 downto 0) => int_weight_9_q1(3 downto 2),
      int_weight_9_read_reg => \rdata[31]_i_23_n_3\,
      int_weight_9_write_reg => int_weight_9_write_reg_n_3,
      \rdata_reg[0]\ => int_weight_9_n_105,
      \rdata_reg[0]_i_16\ => \rdata_reg[0]_i_16\,
      \rdata_reg[10]\ => int_weight_9_n_112,
      \rdata_reg[10]_i_14\ => \rdata_reg[10]_i_14\,
      \rdata_reg[11]\ => int_weight_9_n_113,
      \rdata_reg[11]_i_14\ => \rdata_reg[11]_i_14\,
      \rdata_reg[12]\ => int_weight_9_n_114,
      \rdata_reg[12]_i_14\ => \rdata_reg[12]_i_14\,
      \rdata_reg[13]\ => int_weight_9_n_115,
      \rdata_reg[13]_i_14\ => \rdata_reg[13]_i_14\,
      \rdata_reg[14]\ => int_weight_9_n_116,
      \rdata_reg[14]_i_14\ => \rdata_reg[14]_i_14\,
      \rdata_reg[15]\ => int_weight_9_n_117,
      \rdata_reg[15]_i_14\ => \rdata_reg[15]_i_14\,
      \rdata_reg[16]\ => int_weight_9_n_118,
      \rdata_reg[16]_i_14\ => \rdata_reg[16]_i_14\,
      \rdata_reg[17]\ => int_weight_9_n_119,
      \rdata_reg[17]_i_14\ => \rdata_reg[17]_i_14\,
      \rdata_reg[18]\ => int_weight_9_n_120,
      \rdata_reg[18]_i_14\ => \rdata_reg[18]_i_14\,
      \rdata_reg[19]\ => int_weight_9_n_121,
      \rdata_reg[19]_i_14\ => \rdata_reg[19]_i_14\,
      \rdata_reg[1]\ => int_weight_9_n_106,
      \rdata_reg[1]_i_16\ => \rdata_reg[1]_i_16\,
      \rdata_reg[20]\ => int_weight_9_n_122,
      \rdata_reg[20]_i_14\ => \rdata_reg[20]_i_14\,
      \rdata_reg[21]\ => int_weight_9_n_123,
      \rdata_reg[21]_i_14\ => \rdata_reg[21]_i_14\,
      \rdata_reg[22]\ => int_weight_9_n_124,
      \rdata_reg[22]_i_14\ => \rdata_reg[22]_i_14\,
      \rdata_reg[23]\ => int_weight_9_n_125,
      \rdata_reg[23]_i_14\ => \rdata_reg[23]_i_14\,
      \rdata_reg[24]\ => int_weight_9_n_126,
      \rdata_reg[24]_i_14\ => \rdata_reg[24]_i_14\,
      \rdata_reg[25]\ => int_weight_9_n_127,
      \rdata_reg[25]_i_14\ => \rdata_reg[25]_i_14\,
      \rdata_reg[26]\ => int_weight_9_n_128,
      \rdata_reg[26]_i_14\ => \rdata_reg[26]_i_14\,
      \rdata_reg[27]\ => int_weight_9_n_129,
      \rdata_reg[27]_i_14\ => \rdata_reg[27]_i_14\,
      \rdata_reg[28]\ => int_weight_9_n_130,
      \rdata_reg[28]_i_14\ => \rdata_reg[28]_i_14\,
      \rdata_reg[29]\ => int_weight_9_n_131,
      \rdata_reg[29]_i_14\ => \rdata_reg[29]_i_14\,
      \rdata_reg[2]_i_22\ => \rdata_reg[2]_i_22\,
      \rdata_reg[30]\ => int_weight_9_n_132,
      \rdata_reg[30]_i_14\ => \rdata_reg[30]_i_14\,
      \rdata_reg[31]\ => int_weight_9_n_133,
      \rdata_reg[31]_i_24\(31 downto 0) => \rdata_reg[31]_i_24\(31 downto 0),
      \rdata_reg[31]_i_24_0\ => \rdata_reg[31]_i_24_0\,
      \rdata_reg[31]_i_25\ => \rdata_reg[31]_i_25_0\,
      \rdata_reg[3]_i_22\ => \rdata_reg[3]_i_22\,
      \rdata_reg[4]\ => int_weight_9_n_107,
      \rdata_reg[4]_i_14\ => \rdata_reg[4]_i_14\,
      \rdata_reg[5]\ => int_weight_9_n_108,
      \rdata_reg[5]_i_14\ => \rdata_reg[5]_i_14\,
      \rdata_reg[6]\ => int_weight_9_n_109,
      \rdata_reg[6]_i_14\ => \rdata_reg[6]_i_14\,
      \rdata_reg[7]_i_33\ => \rdata_reg[7]_i_33\,
      \rdata_reg[8]\ => int_weight_9_n_110,
      \rdata_reg[8]_i_14\ => \rdata_reg[8]_i_14\,
      \rdata_reg[9]\ => int_weight_9_n_111,
      \rdata_reg[9]_i_14\ => \rdata_reg[9]_i_14\,
      rstate => rstate,
      s_axi_CTRL_ARADDR(1 downto 0) => s_axi_CTRL_ARADDR(7 downto 6),
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      \waddr_reg[5]\(3 downto 0) => int_bias_address1(3 downto 0),
      weight_9_q0(0) => weight_9_q0(0)
    );
int_weight_9_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(8),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => s_axi_CTRL_ARADDR(11),
      I3 => s_axi_CTRL_ARADDR(10),
      I4 => int_weight_9_read_i_2_n_3,
      O => int_weight_9_read0
    );
int_weight_9_read_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => rstate,
      I2 => ap_rst_n,
      O => int_weight_9_read_i_2_n_3
    );
int_weight_9_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_weight_9_read0,
      Q => int_weight_9_read,
      R => \^ap_rst_n_inv\
    );
int_weight_9_write_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => int_weight_9_write_i_2_n_3,
      I1 => s_axi_CTRL_AWADDR(11),
      I2 => s_axi_CTRL_AWADDR(8),
      I3 => s_axi_CTRL_WVALID,
      I4 => int_weight_9_write_reg_n_3,
      O => int_weight_9_write_i_1_n_3
    );
int_weight_9_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => s_axi_CTRL_AWADDR(10),
      I1 => ap_rst_n,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_CTRL_AWVALID,
      I5 => s_axi_CTRL_AWADDR(9),
      O => int_weight_9_write_i_2_n_3
    );
int_weight_9_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_weight_9_write_i_1_n_3,
      Q => int_weight_9_write_reg_n_3,
      R => \^ap_rst_n_inv\
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_3_[0]\,
      I1 => p_1_in,
      I2 => int_gie_reg_n_3,
      O => interrupt
    );
\rdata[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00080800000000"
    )
        port map (
      I0 => ap_start,
      I1 => \rdata[1]_i_22_n_3\,
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => \int_ier_reg_n_3_[0]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => int_ap_done_i_3_n_3,
      O => \rdata[0]_i_14_n_3\
    );
\rdata[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => int_ap_done_i_3_n_3,
      I1 => int_gie_reg_n_3,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \int_isr_reg_n_3_[0]\,
      I4 => s_axi_CTRL_ARADDR(2),
      I5 => \rdata[1]_i_22_n_3\,
      O => \rdata[0]_i_15_n_3\
    );
\rdata[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => int_weight_6_read,
      I1 => int_weight_5_read,
      I2 => int_weight_3_read,
      I3 => \rdata[7]_i_30_n_3\,
      I4 => int_weight_4_read,
      O => \rdata[0]_i_20_n_3\
    );
\rdata[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_weight_3_write_reg_n_3,
      I1 => s_axi_CTRL_WVALID,
      O => \rdata_reg[0]_i_10\
    );
\rdata[0]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_weight_6_write_reg_n_3,
      I1 => s_axi_CTRL_WVALID,
      O => \rdata_reg[0]_i_22\
    );
\rdata[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => int_weight_3_read,
      I1 => int_weight_2_read,
      I2 => int_weight_9_read_i_2_n_3,
      I3 => int_weight_0_read,
      I4 => int_weight_1_read,
      O => \rdata[0]_i_8_n_3\
    );
\rdata[1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => int_ap_done_i_3_n_3,
      I1 => p_1_in,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => s_axi_CTRL_ARADDR(2),
      I4 => \rdata[1]_i_22_n_3\,
      O => \rdata[1]_i_10_n_3\
    );
\rdata[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00080800000000"
    )
        port map (
      I0 => int_ap_done,
      I1 => \rdata[1]_i_22_n_3\,
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => \int_ier_reg_n_3_[1]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => int_ap_done_i_3_n_3,
      O => \rdata[1]_i_14_n_3\
    );
\rdata[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(0),
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => int_bias_read_i_2_n_3,
      O => \rdata[1]_i_22_n_3\
    );
\rdata[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F88888"
    )
        port map (
      I0 => \int_ctrl_reg_n_3_[2]\,
      I1 => \rdata[31]_i_22_n_3\,
      I2 => \ap_CS_fsm_reg[8]\(0),
      I3 => ap_start,
      I4 => int_ap_done_i_2_n_3,
      O => \rdata[2]_i_12_n_3\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => int_bias_read,
      O => \rdata[31]_i_1_n_3\
    );
\rdata[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => int_weight_4_read,
      I1 => int_weight_3_read,
      I2 => int_weight_1_read,
      I3 => int_weight_0_read,
      I4 => int_weight_9_read_i_2_n_3,
      I5 => int_weight_2_read,
      O => \rdata[31]_i_11_n_3\
    );
\rdata[31]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A2AA"
    )
        port map (
      I0 => int_weight_1_read,
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate,
      I3 => ap_rst_n,
      I4 => int_weight_0_read,
      O => \rdata[31]_i_16_n_3\
    );
\rdata[31]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \rdata[31]_i_39_n_3\,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \rdata[31]_i_40_n_3\,
      I4 => int_ap_done_i_4_n_3,
      I5 => s_axi_CTRL_ARADDR(2),
      O => \rdata[31]_i_22_n_3\
    );
\rdata[31]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => int_weight_9_read,
      I1 => int_weight_8_read,
      I2 => int_weight_6_read,
      I3 => \rdata[31]_i_9_n_3\,
      I4 => int_weight_5_read,
      I5 => int_weight_7_read,
      O => \rdata[31]_i_23_n_3\
    );
\rdata[31]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => int_weight_8_read,
      I1 => int_weight_7_read,
      I2 => int_weight_5_read,
      I3 => \rdata[31]_i_9_n_3\,
      I4 => int_weight_6_read,
      O => \rdata[31]_i_26_n_3\
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => int_weight_8_read,
      I1 => int_weight_6_read,
      I2 => \rdata[31]_i_9_n_3\,
      I3 => int_weight_5_read,
      I4 => int_weight_7_read,
      I5 => int_weight_9_read,
      O => \rdata[31]_i_3_n_3\
    );
\rdata[31]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_rst_n,
      I1 => rstate,
      I2 => s_axi_CTRL_ARVALID,
      O => \rdata_reg[31]_i_20\
    );
\rdata[31]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_weight_4_write_reg_n_3,
      I1 => s_axi_CTRL_WVALID,
      O => \rdata_reg[31]_i_13\
    );
\rdata[31]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_weight_1_write_reg_n_3,
      I1 => s_axi_CTRL_WVALID,
      O => \rdata_reg[31]_i_18\
    );
\rdata[31]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_bias_write_reg_n_3,
      I1 => s_axi_CTRL_WVALID,
      O => \rdata_reg[31]_i_20_0\
    );
\rdata[31]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(9),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => s_axi_CTRL_ARADDR(11),
      O => \rdata[31]_i_39_n_3\
    );
\rdata[31]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(10),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate,
      I3 => ap_rst_n,
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[31]_i_40_n_3\
    );
\rdata[31]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_weight_9_write_reg_n_3,
      I1 => s_axi_CTRL_WVALID,
      O => \rdata_reg[31]_i_25\
    );
\rdata[31]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_weight_8_write_reg_n_3,
      I1 => s_axi_CTRL_WVALID,
      O => \rdata_reg[31]_i_28\
    );
\rdata[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => int_weight_3_read,
      I1 => int_weight_1_read,
      I2 => int_weight_0_read,
      I3 => int_weight_9_read_i_2_n_3,
      I4 => int_weight_2_read,
      I5 => int_weight_4_read,
      O => \rdata[31]_i_9_n_3\
    );
\rdata[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \int_ctrl_reg_n_3_[3]\,
      I1 => \rdata[31]_i_22_n_3\,
      I2 => ap_done,
      I3 => int_ap_done_i_2_n_3,
      O => \rdata[3]_i_12_n_3\
    );
\rdata[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => int_weight_5_read,
      I1 => int_weight_4_read,
      I2 => \rdata[7]_i_30_n_3\,
      I3 => int_weight_3_read,
      O => \rdata[7]_i_12_n_3\
    );
\rdata[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \int_ctrl_reg_n_3_[7]\,
      I1 => \rdata[31]_i_22_n_3\,
      I2 => int_auto_restart_reg_n_3,
      I3 => int_ap_done_i_2_n_3,
      O => \rdata[7]_i_16_n_3\
    );
\rdata[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => int_weight_7_read,
      I1 => int_weight_6_read,
      I2 => int_weight_4_read,
      I3 => \rdata[7]_i_30_n_3\,
      I4 => int_weight_3_read,
      I5 => int_weight_5_read,
      O => \rdata[7]_i_20_n_3\
    );
\rdata[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202000202020202"
    )
        port map (
      I0 => int_weight_2_read,
      I1 => int_weight_1_read,
      I2 => int_weight_0_read,
      I3 => ap_rst_n,
      I4 => rstate,
      I5 => s_axi_CTRL_ARVALID,
      O => \rdata[7]_i_24_n_3\
    );
\rdata[7]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_weight_0_write_reg_n_3,
      I1 => s_axi_CTRL_WVALID,
      O => \rdata_reg[7]_i_10\
    );
\rdata[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEFEEEEE"
    )
        port map (
      I0 => int_weight_1_read,
      I1 => int_weight_0_read,
      I2 => ap_rst_n,
      I3 => rstate,
      I4 => s_axi_CTRL_ARVALID,
      I5 => int_weight_2_read,
      O => \rdata[7]_i_30_n_3\
    );
\rdata[7]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_weight_5_write_reg_n_3,
      I1 => s_axi_CTRL_WVALID,
      O => \rdata_reg[7]_i_14\
    );
\rdata[7]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_weight_7_write_reg_n_3,
      I1 => s_axi_CTRL_WVALID,
      O => \rdata_reg[7]_i_22\
    );
\rdata[7]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_weight_2_write_reg_n_3,
      I1 => s_axi_CTRL_WVALID,
      O => \rdata_reg[7]_i_26\
    );
\rdata[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => rstate,
      I2 => s_axi_CTRL_ARVALID,
      I3 => int_weight_0_read,
      O => \rdata[7]_i_8_n_3\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(0),
      Q => s_axi_CTRL_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(10),
      Q => s_axi_CTRL_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(11),
      Q => s_axi_CTRL_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(12),
      Q => s_axi_CTRL_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(13),
      Q => s_axi_CTRL_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(14),
      Q => s_axi_CTRL_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(15),
      Q => s_axi_CTRL_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(16),
      Q => s_axi_CTRL_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(17),
      Q => s_axi_CTRL_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(18),
      Q => s_axi_CTRL_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(19),
      Q => s_axi_CTRL_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(1),
      Q => s_axi_CTRL_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(20),
      Q => s_axi_CTRL_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(21),
      Q => s_axi_CTRL_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(22),
      Q => s_axi_CTRL_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(23),
      Q => s_axi_CTRL_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(24),
      Q => s_axi_CTRL_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(25),
      Q => s_axi_CTRL_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(26),
      Q => s_axi_CTRL_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(27),
      Q => s_axi_CTRL_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(28),
      Q => s_axi_CTRL_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(29),
      Q => s_axi_CTRL_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(2),
      Q => s_axi_CTRL_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(30),
      Q => s_axi_CTRL_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(31),
      Q => s_axi_CTRL_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(3),
      Q => s_axi_CTRL_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(4),
      Q => s_axi_CTRL_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(5),
      Q => s_axi_CTRL_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(6),
      Q => s_axi_CTRL_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(7),
      Q => s_axi_CTRL_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(8),
      Q => s_axi_CTRL_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => \p_0_in__0\(9),
      Q => s_axi_CTRL_RDATA(9),
      R => '0'
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FA3A"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => s_axi_CTRL_RREADY,
      I2 => rstate,
      I3 => s_axi_CTRL_RVALID_INST_0_i_1_n_3,
      O => \rstate[0]_i_1_n_3\
    );
\rstate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1_n_3\,
      Q => rstate,
      R => \^ap_rst_n_inv\
    );
s_axi_CTRL_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => rstate,
      O => s_axi_CTRL_ARREADY
    );
s_axi_CTRL_AWREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      I2 => ap_rst_n,
      O => s_axi_CTRL_AWREADY
    );
s_axi_CTRL_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_CTRL_BVALID
    );
s_axi_CTRL_RVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rstate,
      I1 => s_axi_CTRL_RVALID_INST_0_i_1_n_3,
      O => s_axi_CTRL_RVALID
    );
s_axi_CTRL_RVALID_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => int_weight_0_read,
      I1 => int_weight_1_read,
      I2 => int_bias_read,
      I3 => s_axi_CTRL_RVALID_INST_0_i_2_n_3,
      I4 => s_axi_CTRL_RVALID_INST_0_i_3_n_3,
      O => s_axi_CTRL_RVALID_INST_0_i_1_n_3
    );
s_axi_CTRL_RVALID_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => int_weight_4_read,
      I1 => int_weight_5_read,
      I2 => int_weight_2_read,
      I3 => int_weight_3_read,
      O => s_axi_CTRL_RVALID_INST_0_i_2_n_3
    );
s_axi_CTRL_RVALID_INST_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => int_weight_8_read,
      I1 => int_weight_9_read,
      I2 => int_weight_6_read,
      I3 => int_weight_7_read,
      O => s_axi_CTRL_RVALID_INST_0_i_3_n_3
    );
s_axi_CTRL_WREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(0),
      I1 => wstate(1),
      O => s_axi_CTRL_WREADY
    );
\waddr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_rst_n,
      I1 => wstate(0),
      I2 => wstate(1),
      I3 => s_axi_CTRL_AWVALID,
      O => aw_hs
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(0),
      Q => \waddr_reg_n_3_[0]\,
      R => '0'
    );
\waddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(10),
      Q => \waddr_reg_n_3_[10]\,
      R => '0'
    );
\waddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(11),
      Q => \waddr_reg_n_3_[11]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(1),
      Q => \waddr_reg_n_3_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(2),
      Q => p_0_in(0),
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(3),
      Q => p_0_in(1),
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(4),
      Q => p_0_in(2),
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(5),
      Q => p_0_in(3),
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(6),
      Q => p_0_in(4),
      R => '0'
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(7),
      Q => p_0_in(5),
      R => '0'
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(8),
      Q => \waddr_reg_n_3_[8]\,
      R => '0'
    );
\waddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(9),
      Q => \waddr_reg_n_3_[9]\,
      R => '0'
    );
\wstate[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005C"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => s_axi_CTRL_AWVALID,
      I2 => wstate(0),
      I3 => wstate(1),
      O => \wstate[0]_i_1_n_3\
    );
\wstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"05C0"
    )
        port map (
      I0 => s_axi_CTRL_BREADY,
      I1 => s_axi_CTRL_WVALID,
      I2 => wstate(0),
      I3 => wstate(1),
      O => \wstate[1]_i_1_n_3\
    );
\wstate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[0]_i_1_n_3\,
      Q => wstate(0),
      R => \^ap_rst_n_inv\
    );
\wstate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[1]_i_1_n_3\,
      Q => wstate(1),
      R => \^ap_rst_n_inv\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb is
  port (
    \tmp_3_reg_137_reg[6]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[5]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[4]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[3]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[2]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[1]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[0]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb : entity is "cnn_fc_i50_o10_mubkb";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb is
begin
cnn_fc_i50_o10_mubkb_MulnS_0_U: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      in0(31 downto 0) => in0(31 downto 0),
      p_66_in => p_66_in,
      \tmp_3_reg_137_reg[0]__0\ => \tmp_3_reg_137_reg[0]__0\,
      \tmp_3_reg_137_reg[1]__0\ => \tmp_3_reg_137_reg[1]__0\,
      \tmp_3_reg_137_reg[21]\(14 downto 0) => \tmp_3_reg_137_reg[21]\(14 downto 0),
      \tmp_3_reg_137_reg[2]__0\ => \tmp_3_reg_137_reg[2]__0\,
      \tmp_3_reg_137_reg[3]__0\ => \tmp_3_reg_137_reg[3]__0\,
      \tmp_3_reg_137_reg[4]__0\ => \tmp_3_reg_137_reg[4]__0\,
      \tmp_3_reg_137_reg[5]__0\ => \tmp_3_reg_137_reg[5]__0\,
      \tmp_3_reg_137_reg[6]__0\ => \tmp_3_reg_137_reg[6]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_10 is
  port (
    \tmp_3_reg_137_reg[6]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[5]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[4]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[3]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[2]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[1]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[0]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_10 : entity is "cnn_fc_i50_o10_mubkb";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_10;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_10 is
begin
cnn_fc_i50_o10_mubkb_MulnS_0_U: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_11
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      in0(31 downto 0) => in0(31 downto 0),
      p_66_in => p_66_in,
      \tmp_3_reg_137_reg[0]__0\ => \tmp_3_reg_137_reg[0]__0\,
      \tmp_3_reg_137_reg[1]__0\ => \tmp_3_reg_137_reg[1]__0\,
      \tmp_3_reg_137_reg[21]\(14 downto 0) => \tmp_3_reg_137_reg[21]\(14 downto 0),
      \tmp_3_reg_137_reg[2]__0\ => \tmp_3_reg_137_reg[2]__0\,
      \tmp_3_reg_137_reg[3]__0\ => \tmp_3_reg_137_reg[3]__0\,
      \tmp_3_reg_137_reg[4]__0\ => \tmp_3_reg_137_reg[4]__0\,
      \tmp_3_reg_137_reg[5]__0\ => \tmp_3_reg_137_reg[5]__0\,
      \tmp_3_reg_137_reg[6]__0\ => \tmp_3_reg_137_reg[6]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_12 is
  port (
    \tmp_3_reg_137_reg[6]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[5]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[4]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[3]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[2]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[1]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[0]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_12 : entity is "cnn_fc_i50_o10_mubkb";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_12;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_12 is
begin
cnn_fc_i50_o10_mubkb_MulnS_0_U: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_13
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      in0(31 downto 0) => in0(31 downto 0),
      p_66_in => p_66_in,
      \tmp_3_reg_137_reg[0]__0\ => \tmp_3_reg_137_reg[0]__0\,
      \tmp_3_reg_137_reg[1]__0\ => \tmp_3_reg_137_reg[1]__0\,
      \tmp_3_reg_137_reg[21]\(14 downto 0) => \tmp_3_reg_137_reg[21]\(14 downto 0),
      \tmp_3_reg_137_reg[2]__0\ => \tmp_3_reg_137_reg[2]__0\,
      \tmp_3_reg_137_reg[3]__0\ => \tmp_3_reg_137_reg[3]__0\,
      \tmp_3_reg_137_reg[4]__0\ => \tmp_3_reg_137_reg[4]__0\,
      \tmp_3_reg_137_reg[5]__0\ => \tmp_3_reg_137_reg[5]__0\,
      \tmp_3_reg_137_reg[6]__0\ => \tmp_3_reg_137_reg[6]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_14 is
  port (
    \tmp_3_reg_137_reg[6]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[5]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[4]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[3]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[2]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[1]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[0]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_14 : entity is "cnn_fc_i50_o10_mubkb";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_14;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_14 is
begin
cnn_fc_i50_o10_mubkb_MulnS_0_U: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_15
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      in0(31 downto 0) => in0(31 downto 0),
      p_66_in => p_66_in,
      \tmp_3_reg_137_reg[0]__0\ => \tmp_3_reg_137_reg[0]__0\,
      \tmp_3_reg_137_reg[1]__0\ => \tmp_3_reg_137_reg[1]__0\,
      \tmp_3_reg_137_reg[21]\(14 downto 0) => \tmp_3_reg_137_reg[21]\(14 downto 0),
      \tmp_3_reg_137_reg[2]__0\ => \tmp_3_reg_137_reg[2]__0\,
      \tmp_3_reg_137_reg[3]__0\ => \tmp_3_reg_137_reg[3]__0\,
      \tmp_3_reg_137_reg[4]__0\ => \tmp_3_reg_137_reg[4]__0\,
      \tmp_3_reg_137_reg[5]__0\ => \tmp_3_reg_137_reg[5]__0\,
      \tmp_3_reg_137_reg[6]__0\ => \tmp_3_reg_137_reg[6]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_16 is
  port (
    \tmp_3_reg_137_reg[6]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[5]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[4]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[3]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[2]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[1]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[0]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_16 : entity is "cnn_fc_i50_o10_mubkb";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_16;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_16 is
begin
cnn_fc_i50_o10_mubkb_MulnS_0_U: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_17
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      in0(31 downto 0) => in0(31 downto 0),
      p_66_in => p_66_in,
      \tmp_3_reg_137_reg[0]__0\ => \tmp_3_reg_137_reg[0]__0\,
      \tmp_3_reg_137_reg[1]__0\ => \tmp_3_reg_137_reg[1]__0\,
      \tmp_3_reg_137_reg[21]\(14 downto 0) => \tmp_3_reg_137_reg[21]\(14 downto 0),
      \tmp_3_reg_137_reg[2]__0\ => \tmp_3_reg_137_reg[2]__0\,
      \tmp_3_reg_137_reg[3]__0\ => \tmp_3_reg_137_reg[3]__0\,
      \tmp_3_reg_137_reg[4]__0\ => \tmp_3_reg_137_reg[4]__0\,
      \tmp_3_reg_137_reg[5]__0\ => \tmp_3_reg_137_reg[5]__0\,
      \tmp_3_reg_137_reg[6]__0\ => \tmp_3_reg_137_reg[6]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_18 is
  port (
    \tmp_3_reg_137_reg[6]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[5]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[4]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[3]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[2]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[1]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[0]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_18 : entity is "cnn_fc_i50_o10_mubkb";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_18;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_18 is
begin
cnn_fc_i50_o10_mubkb_MulnS_0_U: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_19
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      in0(31 downto 0) => in0(31 downto 0),
      p_66_in => p_66_in,
      \tmp_3_reg_137_reg[0]__0\ => \tmp_3_reg_137_reg[0]__0\,
      \tmp_3_reg_137_reg[1]__0\ => \tmp_3_reg_137_reg[1]__0\,
      \tmp_3_reg_137_reg[21]\(14 downto 0) => \tmp_3_reg_137_reg[21]\(14 downto 0),
      \tmp_3_reg_137_reg[2]__0\ => \tmp_3_reg_137_reg[2]__0\,
      \tmp_3_reg_137_reg[3]__0\ => \tmp_3_reg_137_reg[3]__0\,
      \tmp_3_reg_137_reg[4]__0\ => \tmp_3_reg_137_reg[4]__0\,
      \tmp_3_reg_137_reg[5]__0\ => \tmp_3_reg_137_reg[5]__0\,
      \tmp_3_reg_137_reg[6]__0\ => \tmp_3_reg_137_reg[6]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_20 is
  port (
    \tmp_3_reg_137_reg[6]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[5]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[4]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[3]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[2]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[1]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[0]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_20 : entity is "cnn_fc_i50_o10_mubkb";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_20;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_20 is
begin
cnn_fc_i50_o10_mubkb_MulnS_0_U: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_21
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      in0(31 downto 0) => in0(31 downto 0),
      p_66_in => p_66_in,
      \tmp_3_reg_137_reg[0]__0\ => \tmp_3_reg_137_reg[0]__0\,
      \tmp_3_reg_137_reg[1]__0\ => \tmp_3_reg_137_reg[1]__0\,
      \tmp_3_reg_137_reg[21]\(14 downto 0) => \tmp_3_reg_137_reg[21]\(14 downto 0),
      \tmp_3_reg_137_reg[2]__0\ => \tmp_3_reg_137_reg[2]__0\,
      \tmp_3_reg_137_reg[3]__0\ => \tmp_3_reg_137_reg[3]__0\,
      \tmp_3_reg_137_reg[4]__0\ => \tmp_3_reg_137_reg[4]__0\,
      \tmp_3_reg_137_reg[5]__0\ => \tmp_3_reg_137_reg[5]__0\,
      \tmp_3_reg_137_reg[6]__0\ => \tmp_3_reg_137_reg[6]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_22 is
  port (
    \tmp_3_reg_137_reg[6]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[5]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[4]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[3]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[2]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[1]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[0]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_22 : entity is "cnn_fc_i50_o10_mubkb";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_22;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_22 is
begin
cnn_fc_i50_o10_mubkb_MulnS_0_U: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_23
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      in0(31 downto 0) => in0(31 downto 0),
      p_66_in => p_66_in,
      \tmp_3_reg_137_reg[0]__0\ => \tmp_3_reg_137_reg[0]__0\,
      \tmp_3_reg_137_reg[1]__0\ => \tmp_3_reg_137_reg[1]__0\,
      \tmp_3_reg_137_reg[21]\(14 downto 0) => \tmp_3_reg_137_reg[21]\(14 downto 0),
      \tmp_3_reg_137_reg[2]__0\ => \tmp_3_reg_137_reg[2]__0\,
      \tmp_3_reg_137_reg[3]__0\ => \tmp_3_reg_137_reg[3]__0\,
      \tmp_3_reg_137_reg[4]__0\ => \tmp_3_reg_137_reg[4]__0\,
      \tmp_3_reg_137_reg[5]__0\ => \tmp_3_reg_137_reg[5]__0\,
      \tmp_3_reg_137_reg[6]__0\ => \tmp_3_reg_137_reg[6]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_24 is
  port (
    \tmp_3_reg_137_reg[6]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[5]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[4]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[3]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[2]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[1]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[0]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_24 : entity is "cnn_fc_i50_o10_mubkb";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_24;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_24 is
begin
cnn_fc_i50_o10_mubkb_MulnS_0_U: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_25
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      in0(31 downto 0) => in0(31 downto 0),
      p_66_in => p_66_in,
      \tmp_3_reg_137_reg[0]__0\ => \tmp_3_reg_137_reg[0]__0\,
      \tmp_3_reg_137_reg[1]__0\ => \tmp_3_reg_137_reg[1]__0\,
      \tmp_3_reg_137_reg[21]\(14 downto 0) => \tmp_3_reg_137_reg[21]\(14 downto 0),
      \tmp_3_reg_137_reg[2]__0\ => \tmp_3_reg_137_reg[2]__0\,
      \tmp_3_reg_137_reg[3]__0\ => \tmp_3_reg_137_reg[3]__0\,
      \tmp_3_reg_137_reg[4]__0\ => \tmp_3_reg_137_reg[4]__0\,
      \tmp_3_reg_137_reg[5]__0\ => \tmp_3_reg_137_reg[5]__0\,
      \tmp_3_reg_137_reg[6]__0\ => \tmp_3_reg_137_reg[6]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_26 is
  port (
    \buff1_reg__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[6]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[5]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[4]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[3]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[2]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[1]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[0]__0\ : out STD_LOGIC;
    \tmp_3_reg_137_reg[21]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp2_iter1 : in STD_LOGIC;
    \exitcond3_reg_1800_reg[0]\ : in STD_LOGIC;
    \inStream_V_data_V_0_state_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_26 : entity is "cnn_fc_i50_o10_mubkb";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_26;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_26 is
begin
cnn_fc_i50_o10_mubkb_MulnS_0_U: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_MulnS_0_27
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      \ap_CS_fsm_reg[5]\(0) => \ap_CS_fsm_reg[5]\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter1 => ap_enable_reg_pp2_iter1,
      \buff1_reg__0_0\ => \buff1_reg__0\,
      \exitcond3_reg_1800_reg[0]\ => \exitcond3_reg_1800_reg[0]\,
      in0(31 downto 0) => in0(31 downto 0),
      \inStream_V_data_V_0_state_reg[0]\ => \inStream_V_data_V_0_state_reg[0]\,
      \tmp_3_reg_137_reg[0]__0\ => \tmp_3_reg_137_reg[0]__0\,
      \tmp_3_reg_137_reg[1]__0\ => \tmp_3_reg_137_reg[1]__0\,
      \tmp_3_reg_137_reg[21]\(14 downto 0) => \tmp_3_reg_137_reg[21]\(14 downto 0),
      \tmp_3_reg_137_reg[2]__0\ => \tmp_3_reg_137_reg[2]__0\,
      \tmp_3_reg_137_reg[3]__0\ => \tmp_3_reg_137_reg[3]__0\,
      \tmp_3_reg_137_reg[4]__0\ => \tmp_3_reg_137_reg[4]__0\,
      \tmp_3_reg_137_reg[5]__0\ => \tmp_3_reg_137_reg[5]__0\,
      \tmp_3_reg_137_reg[6]__0\ => \tmp_3_reg_137_reg[6]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_fixed_point_mul is
  port (
    in0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_66_in : out STD_LOGIC;
    ap_pipeline_reg_pp0_iter6_a_read_reg_122 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_5_4_reg_657_reg[31]\ : out STD_LOGIC;
    \result_1_4_reg_701_reg[31]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_2_4_reg_690_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_3_4_reg_679_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_4_4_reg_668_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_5_4_reg_657_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_6_4_reg_646_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_7_4_reg_635_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_8_4_reg_624_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_9_4_reg_613_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_0_4_reg_712_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_0_4_reg_712_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_0_4_reg_712_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_0_4_reg_712_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_0_4_reg_712_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_0_4_reg_712_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_0_4_reg_712_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_1_4_reg_701_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_1_4_reg_701_reg[23]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \result_2_4_reg_690_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_2_4_reg_690_reg[23]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \result_3_4_reg_679_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_3_4_reg_679_reg[23]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \result_4_4_reg_668_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_4_4_reg_668_reg[23]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \result_5_4_reg_657_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_5_4_reg_657_reg[23]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \result_6_4_reg_646_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_6_4_reg_646_reg[23]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \result_7_4_reg_635_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_7_4_reg_635_reg[23]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \result_8_4_reg_624_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_8_4_reg_624_reg[23]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \result_9_4_reg_613_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_9_4_reg_613_reg[23]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \a_assign_reg_127_reg[31]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weight_0_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_V_data_V_0_sel_rd_reg_rep : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \inStream_V_data_V_0_payload_B_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \inStream_V_data_V_0_payload_A_reg[31]_rep\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_B_reg[31]_rep\ : in STD_LOGIC;
    inStream_V_data_V_0_sel_rd_reg_rep_0 : in STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    result_0_4_reg_712_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \result_9_17_reg_590_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_pipeline_reg_pp0_iter6_b_read_reg_117 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    result_1_4_reg_701_reg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \result_9_15_reg_579_reg[31]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_pipeline_reg_pp0_iter6_b_read_reg_117_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_3_reg_137_reg[21]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    result_2_4_reg_690_reg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \result_9_13_reg_568_reg[31]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_pipeline_reg_pp0_iter6_b_read_reg_117_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_3_reg_137_reg[21]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    result_3_4_reg_679_reg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \result_9_11_reg_557_reg[31]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_pipeline_reg_pp0_iter6_b_read_reg_117_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_3_reg_137_reg[21]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    result_4_4_reg_668_reg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \result_9_3_reg_546_reg[31]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_pipeline_reg_pp0_iter6_b_read_reg_117_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_3_reg_137_reg[21]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    result_5_4_reg_657_reg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \result_9_20_reg_535_reg[31]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_pipeline_reg_pp0_iter6_b_read_reg_117_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_3_reg_137_reg[21]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    result_6_4_reg_646_reg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \result_9_9_reg_524_reg[31]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_pipeline_reg_pp0_iter6_b_read_reg_117_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_3_reg_137_reg[21]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    result_7_4_reg_635_reg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \result_9_7_reg_513_reg[31]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_pipeline_reg_pp0_iter6_b_read_reg_117_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_3_reg_137_reg[21]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    result_8_4_reg_624_reg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \result_8_2_reg_502_reg[31]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_pipeline_reg_pp0_iter6_b_read_reg_117_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_3_reg_137_reg[21]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    result_9_4_reg_613_reg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \result_9_2_reg_491_reg[31]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_enable_reg_pp2_iter1 : in STD_LOGIC;
    \exitcond3_reg_1800_reg[0]\ : in STD_LOGIC;
    \inStream_V_data_V_0_state_reg[0]\ : in STD_LOGIC;
    inStream_V_data_V_0_sel : in STD_LOGIC;
    \inStream_V_data_V_0_sel_rd_reg_rep__1\ : in STD_LOGIC;
    \inStream_V_data_V_0_sel_rd_reg_rep__3\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_fixed_point_mul : entity is "fixed_point_mul";
end design_1_cnn_fc_i50_o10_0_0_fixed_point_mul;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_fixed_point_mul is
  signal a_assign_fu_44_p3 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal a_assign_reg_127 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \a_assign_reg_127[12]_i_3__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_4__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_5__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_6__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_3__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_4__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_5__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_6__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_3__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_4__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_5__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_6__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_3__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_4__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_5__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_6__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_3__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_4__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_5__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_6__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_3__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_4__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_4__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_5__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_6__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_3__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_4__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_5__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_6__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \^a_assign_reg_127_reg[31]_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_3\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\ : STD_LOGIC;
  signal \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_pipeline_reg_pp0_iter6_b_read_reg_117_8 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal b_assign_reg_132 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cnn_fc_i50_o10_mubkb_U0_n_10 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_11 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_12 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_13 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_14 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_15 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_16 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_17 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_18 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_19 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_20 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_21 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_22 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_23 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_24 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_25 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_4 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_5 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_6 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_7 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_8 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_9 : STD_LOGIC;
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal inStream_V_data_V_0_data_out : STD_LOGIC_VECTOR ( 31 to 31 );
  signal p_0_in : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \^p_66_in\ : STD_LOGIC;
  signal \result_0_4_reg_712[0]_i_10_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[0]_i_3_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[0]_i_4_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[0]_i_5_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[0]_i_6_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[0]_i_7_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[0]_i_8_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[0]_i_9_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[12]_i_2_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[12]_i_3_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[12]_i_4_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[12]_i_5_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[12]_i_6_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[12]_i_7_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[12]_i_8_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[12]_i_9_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[16]_i_2_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[16]_i_3_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[16]_i_4_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[16]_i_5_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[16]_i_6_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[16]_i_7_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[16]_i_8_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[16]_i_9_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[20]_i_2_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[20]_i_3_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[20]_i_4_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[20]_i_5_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[20]_i_6_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[20]_i_7_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[20]_i_8_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[24]_i_2_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[24]_i_3_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[24]_i_4_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[24]_i_5_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[28]_i_2_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[28]_i_3_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[28]_i_4_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[28]_i_5_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[4]_i_2_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[4]_i_3_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[4]_i_4_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[4]_i_5_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[4]_i_6_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[4]_i_7_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[4]_i_8_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[4]_i_9_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[8]_i_2_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[8]_i_3_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[8]_i_4_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[8]_i_5_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[8]_i_6_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[8]_i_7_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[8]_i_8_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712[8]_i_9_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[0]_i_11_n_4\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[0]_i_11_n_5\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[0]_i_11_n_6\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[12]_i_10_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[12]_i_10_n_4\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[12]_i_10_n_5\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[12]_i_10_n_6\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[16]_i_10_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[16]_i_10_n_4\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[16]_i_10_n_5\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[16]_i_10_n_6\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[20]_i_9_n_5\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[4]_i_10_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[4]_i_10_n_4\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[4]_i_10_n_5\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[4]_i_10_n_6\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \result_0_4_reg_712_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \^result_1_4_reg_701_reg[31]\ : STD_LOGIC;
  signal \^result_5_4_reg_657_reg[31]\ : STD_LOGIC;
  signal tmp_2_fu_38_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_3_reg_137 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal tmp_fu_88_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal tmp_s_fu_103_p2 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal \NLW_a_assign_reg_127_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_a_assign_reg_127_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_0_4_reg_712_reg[20]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result_0_4_reg_712_reg[20]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_result_0_4_reg_712_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_746/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_746/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 ";
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_746/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg ";
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_746/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 ";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0\ : label is "ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0";
  attribute ORIG_CELL_NAME of \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\ : label is "ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0";
  attribute ORIG_CELL_NAME of \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\ : label is "ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0";
begin
  \a_assign_reg_127_reg[31]_0\ <= \^a_assign_reg_127_reg[31]_0\;
  ap_pipeline_reg_pp0_iter6_a_read_reg_122(0) <= \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0);
  in0(0) <= \^in0\(0);
  p_66_in <= \^p_66_in\;
  \result_1_4_reg_701_reg[31]\ <= \^result_1_4_reg_701_reg[31]\;
  \result_5_4_reg_657_reg[31]\ <= \^result_5_4_reg_657_reg[31]\;
\a_assign_reg_127[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(0),
      I1 => Q(0),
      I2 => inStream_V_data_V_0_sel_rd_reg_rep,
      O => a_assign_fu_44_p3(0)
    );
\a_assign_reg_127[10]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(10),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(10),
      I5 => Q(10),
      O => a_assign_fu_44_p3(10)
    );
\a_assign_reg_127[11]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(11),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(11),
      I5 => Q(11),
      O => a_assign_fu_44_p3(11)
    );
\a_assign_reg_127[12]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(12),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(12),
      I5 => Q(12),
      O => a_assign_fu_44_p3(12)
    );
\a_assign_reg_127[12]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(12),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(12),
      O => \a_assign_reg_127[12]_i_3__0_n_3\
    );
\a_assign_reg_127[12]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(11),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(11),
      O => \a_assign_reg_127[12]_i_4__0_n_3\
    );
\a_assign_reg_127[12]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(10),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(10),
      O => \a_assign_reg_127[12]_i_5__0_n_3\
    );
\a_assign_reg_127[12]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(9),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(9),
      O => \a_assign_reg_127[12]_i_6__0_n_3\
    );
\a_assign_reg_127[13]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(13),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(13),
      I5 => Q(13),
      O => a_assign_fu_44_p3(13)
    );
\a_assign_reg_127[14]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(14),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(14),
      I5 => Q(14),
      O => a_assign_fu_44_p3(14)
    );
\a_assign_reg_127[15]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(15),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(15),
      I5 => Q(15),
      O => a_assign_fu_44_p3(15)
    );
\a_assign_reg_127[16]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(16),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(16),
      I5 => Q(16),
      O => a_assign_fu_44_p3(16)
    );
\a_assign_reg_127[16]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(16),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(16),
      O => \a_assign_reg_127[16]_i_3__0_n_3\
    );
\a_assign_reg_127[16]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(15),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(15),
      O => \a_assign_reg_127[16]_i_4__0_n_3\
    );
\a_assign_reg_127[16]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(14),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(14),
      O => \a_assign_reg_127[16]_i_5__0_n_3\
    );
\a_assign_reg_127[16]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(13),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(13),
      O => \a_assign_reg_127[16]_i_6__0_n_3\
    );
\a_assign_reg_127[17]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(17),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(17),
      I5 => Q(17),
      O => a_assign_fu_44_p3(17)
    );
\a_assign_reg_127[18]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(18),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(18),
      I5 => Q(18),
      O => a_assign_fu_44_p3(18)
    );
\a_assign_reg_127[19]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(19),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(19),
      I5 => Q(19),
      O => a_assign_fu_44_p3(19)
    );
\a_assign_reg_127[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(1),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(1),
      I5 => Q(1),
      O => a_assign_fu_44_p3(1)
    );
\a_assign_reg_127[20]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(20),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(20),
      I5 => Q(20),
      O => a_assign_fu_44_p3(20)
    );
\a_assign_reg_127[20]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(20),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(20),
      O => \a_assign_reg_127[20]_i_3__0_n_3\
    );
\a_assign_reg_127[20]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(19),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(19),
      O => \a_assign_reg_127[20]_i_4__0_n_3\
    );
\a_assign_reg_127[20]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(18),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(18),
      O => \a_assign_reg_127[20]_i_5__0_n_3\
    );
\a_assign_reg_127[20]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(17),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(17),
      O => \a_assign_reg_127[20]_i_6__0_n_3\
    );
\a_assign_reg_127[21]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(21),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(21),
      I5 => Q(21),
      O => a_assign_fu_44_p3(21)
    );
\a_assign_reg_127[22]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(22),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(22),
      I5 => Q(22),
      O => a_assign_fu_44_p3(22)
    );
\a_assign_reg_127[23]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(23),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(23),
      I5 => Q(23),
      O => a_assign_fu_44_p3(23)
    );
\a_assign_reg_127[24]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(24),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(24),
      I5 => Q(24),
      O => a_assign_fu_44_p3(24)
    );
\a_assign_reg_127[24]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(24),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(24),
      O => \a_assign_reg_127[24]_i_3__0_n_3\
    );
\a_assign_reg_127[24]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(23),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(23),
      O => \a_assign_reg_127[24]_i_4__0_n_3\
    );
\a_assign_reg_127[24]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(22),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(22),
      O => \a_assign_reg_127[24]_i_5__0_n_3\
    );
\a_assign_reg_127[24]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(21),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(21),
      O => \a_assign_reg_127[24]_i_6__0_n_3\
    );
\a_assign_reg_127[25]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(25),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(25),
      I5 => Q(25),
      O => a_assign_fu_44_p3(25)
    );
\a_assign_reg_127[26]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(26),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(26),
      I5 => Q(26),
      O => a_assign_fu_44_p3(26)
    );
\a_assign_reg_127[27]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(27),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(27),
      I5 => Q(27),
      O => a_assign_fu_44_p3(27)
    );
\a_assign_reg_127[28]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(28),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(28),
      I5 => Q(28),
      O => a_assign_fu_44_p3(28)
    );
\a_assign_reg_127[28]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(28),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(28),
      O => \a_assign_reg_127[28]_i_3__0_n_3\
    );
\a_assign_reg_127[28]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(27),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(27),
      O => \a_assign_reg_127[28]_i_4__0_n_3\
    );
\a_assign_reg_127[28]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(26),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(26),
      O => \a_assign_reg_127[28]_i_5__0_n_3\
    );
\a_assign_reg_127[28]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(25),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(25),
      O => \a_assign_reg_127[28]_i_6__0_n_3\
    );
\a_assign_reg_127[29]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(29),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(29),
      I5 => Q(29),
      O => a_assign_fu_44_p3(29)
    );
\a_assign_reg_127[2]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(2),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(2),
      I5 => Q(2),
      O => a_assign_fu_44_p3(2)
    );
\a_assign_reg_127[30]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(30),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I5 => Q(30),
      O => a_assign_fu_44_p3(30)
    );
\a_assign_reg_127[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5300"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => \^p_66_in\,
      O => \^a_assign_reg_127_reg[31]_0\
    );
\a_assign_reg_127[31]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      O => \a_assign_reg_127[31]_i_3__0_n_3\
    );
\a_assign_reg_127[31]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      O => \a_assign_reg_127[31]_i_4__0_n_3\
    );
\a_assign_reg_127[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(29),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(29),
      O => \a_assign_reg_127[31]_i_5_n_3\
    );
\a_assign_reg_127[3]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(3),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(3),
      I5 => Q(3),
      O => a_assign_fu_44_p3(3)
    );
\a_assign_reg_127[4]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(4),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(4),
      I5 => Q(4),
      O => a_assign_fu_44_p3(4)
    );
\a_assign_reg_127[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(4),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(4),
      O => \a_assign_reg_127[4]_i_4__0_n_3\
    );
\a_assign_reg_127[4]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(3),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(3),
      O => \a_assign_reg_127[4]_i_5__0_n_3\
    );
\a_assign_reg_127[4]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(2),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(2),
      O => \a_assign_reg_127[4]_i_6__0_n_3\
    );
\a_assign_reg_127[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(1),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(1),
      O => \a_assign_reg_127[4]_i_7_n_3\
    );
\a_assign_reg_127[5]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(5),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(5),
      I5 => Q(5),
      O => a_assign_fu_44_p3(5)
    );
\a_assign_reg_127[6]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(6),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(6),
      I5 => Q(6),
      O => a_assign_fu_44_p3(6)
    );
\a_assign_reg_127[7]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(7),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(7),
      I5 => Q(7),
      O => a_assign_fu_44_p3(7)
    );
\a_assign_reg_127[8]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(8),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(8),
      I5 => Q(8),
      O => a_assign_fu_44_p3(8)
    );
\a_assign_reg_127[8]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(8),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(8),
      O => \a_assign_reg_127[8]_i_3__0_n_3\
    );
\a_assign_reg_127[8]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(7),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(7),
      O => \a_assign_reg_127[8]_i_4__0_n_3\
    );
\a_assign_reg_127[8]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(6),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(6),
      O => \a_assign_reg_127[8]_i_5__0_n_3\
    );
\a_assign_reg_127[8]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(5),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(5),
      O => \a_assign_reg_127[8]_i_6__0_n_3\
    );
\a_assign_reg_127[9]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(9),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(9),
      I5 => Q(9),
      O => a_assign_fu_44_p3(9)
    );
\a_assign_reg_127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(0),
      Q => \^in0\(0),
      R => '0'
    );
\a_assign_reg_127_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(10),
      Q => a_assign_reg_127(10),
      R => '0'
    );
\a_assign_reg_127_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(11),
      Q => a_assign_reg_127(11),
      R => '0'
    );
\a_assign_reg_127_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(12),
      Q => a_assign_reg_127(12),
      R => '0'
    );
\a_assign_reg_127_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[8]_i_2_n_3\,
      CO(3) => \a_assign_reg_127_reg[12]_i_2_n_3\,
      CO(2) => \a_assign_reg_127_reg[12]_i_2_n_4\,
      CO(1) => \a_assign_reg_127_reg[12]_i_2_n_5\,
      CO(0) => \a_assign_reg_127_reg[12]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(12 downto 9),
      S(3) => \a_assign_reg_127[12]_i_3__0_n_3\,
      S(2) => \a_assign_reg_127[12]_i_4__0_n_3\,
      S(1) => \a_assign_reg_127[12]_i_5__0_n_3\,
      S(0) => \a_assign_reg_127[12]_i_6__0_n_3\
    );
\a_assign_reg_127_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(13),
      Q => a_assign_reg_127(13),
      R => '0'
    );
\a_assign_reg_127_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(14),
      Q => a_assign_reg_127(14),
      R => '0'
    );
\a_assign_reg_127_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(15),
      Q => a_assign_reg_127(15),
      R => '0'
    );
\a_assign_reg_127_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(16),
      Q => a_assign_reg_127(16),
      R => '0'
    );
\a_assign_reg_127_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[12]_i_2_n_3\,
      CO(3) => \a_assign_reg_127_reg[16]_i_2_n_3\,
      CO(2) => \a_assign_reg_127_reg[16]_i_2_n_4\,
      CO(1) => \a_assign_reg_127_reg[16]_i_2_n_5\,
      CO(0) => \a_assign_reg_127_reg[16]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(16 downto 13),
      S(3) => \a_assign_reg_127[16]_i_3__0_n_3\,
      S(2) => \a_assign_reg_127[16]_i_4__0_n_3\,
      S(1) => \a_assign_reg_127[16]_i_5__0_n_3\,
      S(0) => \a_assign_reg_127[16]_i_6__0_n_3\
    );
\a_assign_reg_127_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(17),
      Q => a_assign_reg_127(17),
      R => '0'
    );
\a_assign_reg_127_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(18),
      Q => a_assign_reg_127(18),
      R => '0'
    );
\a_assign_reg_127_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(19),
      Q => a_assign_reg_127(19),
      R => '0'
    );
\a_assign_reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(1),
      Q => a_assign_reg_127(1),
      R => '0'
    );
\a_assign_reg_127_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(20),
      Q => a_assign_reg_127(20),
      R => '0'
    );
\a_assign_reg_127_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[16]_i_2_n_3\,
      CO(3) => \a_assign_reg_127_reg[20]_i_2_n_3\,
      CO(2) => \a_assign_reg_127_reg[20]_i_2_n_4\,
      CO(1) => \a_assign_reg_127_reg[20]_i_2_n_5\,
      CO(0) => \a_assign_reg_127_reg[20]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(20 downto 17),
      S(3) => \a_assign_reg_127[20]_i_3__0_n_3\,
      S(2) => \a_assign_reg_127[20]_i_4__0_n_3\,
      S(1) => \a_assign_reg_127[20]_i_5__0_n_3\,
      S(0) => \a_assign_reg_127[20]_i_6__0_n_3\
    );
\a_assign_reg_127_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(21),
      Q => a_assign_reg_127(21),
      R => '0'
    );
\a_assign_reg_127_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(22),
      Q => a_assign_reg_127(22),
      R => '0'
    );
\a_assign_reg_127_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(23),
      Q => a_assign_reg_127(23),
      R => '0'
    );
\a_assign_reg_127_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(24),
      Q => a_assign_reg_127(24),
      R => '0'
    );
\a_assign_reg_127_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[20]_i_2_n_3\,
      CO(3) => \a_assign_reg_127_reg[24]_i_2_n_3\,
      CO(2) => \a_assign_reg_127_reg[24]_i_2_n_4\,
      CO(1) => \a_assign_reg_127_reg[24]_i_2_n_5\,
      CO(0) => \a_assign_reg_127_reg[24]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(24 downto 21),
      S(3) => \a_assign_reg_127[24]_i_3__0_n_3\,
      S(2) => \a_assign_reg_127[24]_i_4__0_n_3\,
      S(1) => \a_assign_reg_127[24]_i_5__0_n_3\,
      S(0) => \a_assign_reg_127[24]_i_6__0_n_3\
    );
\a_assign_reg_127_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(25),
      Q => a_assign_reg_127(25),
      R => '0'
    );
\a_assign_reg_127_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(26),
      Q => a_assign_reg_127(26),
      R => '0'
    );
\a_assign_reg_127_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(27),
      Q => a_assign_reg_127(27),
      R => '0'
    );
\a_assign_reg_127_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(28),
      Q => a_assign_reg_127(28),
      R => '0'
    );
\a_assign_reg_127_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[24]_i_2_n_3\,
      CO(3) => \a_assign_reg_127_reg[28]_i_2_n_3\,
      CO(2) => \a_assign_reg_127_reg[28]_i_2_n_4\,
      CO(1) => \a_assign_reg_127_reg[28]_i_2_n_5\,
      CO(0) => \a_assign_reg_127_reg[28]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(28 downto 25),
      S(3) => \a_assign_reg_127[28]_i_3__0_n_3\,
      S(2) => \a_assign_reg_127[28]_i_4__0_n_3\,
      S(1) => \a_assign_reg_127[28]_i_5__0_n_3\,
      S(0) => \a_assign_reg_127[28]_i_6__0_n_3\
    );
\a_assign_reg_127_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(29),
      Q => a_assign_reg_127(29),
      R => '0'
    );
\a_assign_reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(2),
      Q => a_assign_reg_127(2),
      R => '0'
    );
\a_assign_reg_127_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(30),
      Q => a_assign_reg_127(30),
      R => '0'
    );
\a_assign_reg_127_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => tmp_2_fu_38_p2(31),
      Q => a_assign_reg_127(31),
      R => \^a_assign_reg_127_reg[31]_0\
    );
\a_assign_reg_127_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[28]_i_2_n_3\,
      CO(3 downto 2) => \NLW_a_assign_reg_127_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \a_assign_reg_127_reg[31]_i_2_n_5\,
      CO(0) => \a_assign_reg_127_reg[31]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_a_assign_reg_127_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_2_fu_38_p2(31 downto 29),
      S(3) => '0',
      S(2) => \a_assign_reg_127[31]_i_3__0_n_3\,
      S(1) => \a_assign_reg_127[31]_i_4__0_n_3\,
      S(0) => \a_assign_reg_127[31]_i_5_n_3\
    );
\a_assign_reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(3),
      Q => a_assign_reg_127(3),
      R => '0'
    );
\a_assign_reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(4),
      Q => a_assign_reg_127(4),
      R => '0'
    );
\a_assign_reg_127_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \a_assign_reg_127_reg[4]_i_2_n_3\,
      CO(2) => \a_assign_reg_127_reg[4]_i_2_n_4\,
      CO(1) => \a_assign_reg_127_reg[4]_i_2_n_5\,
      CO(0) => \a_assign_reg_127_reg[4]_i_2_n_6\,
      CYINIT => inStream_V_data_V_0_sel_rd_reg_rep_0,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(4 downto 1),
      S(3) => \a_assign_reg_127[4]_i_4__0_n_3\,
      S(2) => \a_assign_reg_127[4]_i_5__0_n_3\,
      S(1) => \a_assign_reg_127[4]_i_6__0_n_3\,
      S(0) => \a_assign_reg_127[4]_i_7_n_3\
    );
\a_assign_reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(5),
      Q => a_assign_reg_127(5),
      R => '0'
    );
\a_assign_reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(6),
      Q => a_assign_reg_127(6),
      R => '0'
    );
\a_assign_reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(7),
      Q => a_assign_reg_127(7),
      R => '0'
    );
\a_assign_reg_127_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(8),
      Q => a_assign_reg_127(8),
      R => '0'
    );
\a_assign_reg_127_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[4]_i_2_n_3\,
      CO(3) => \a_assign_reg_127_reg[8]_i_2_n_3\,
      CO(2) => \a_assign_reg_127_reg[8]_i_2_n_4\,
      CO(1) => \a_assign_reg_127_reg[8]_i_2_n_5\,
      CO(0) => \a_assign_reg_127_reg[8]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(8 downto 5),
      S(3) => \a_assign_reg_127[8]_i_3__0_n_3\,
      S(2) => \a_assign_reg_127[8]_i_4__0_n_3\,
      S(1) => \a_assign_reg_127[8]_i_5__0_n_3\,
      S(0) => \a_assign_reg_127[8]_i_6__0_n_3\
    );
\a_assign_reg_127_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => a_assign_fu_44_p3(9),
      Q => a_assign_reg_127(9),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^p_66_in\,
      CLK => ap_clk,
      D => inStream_V_data_V_0_data_out(31),
      Q => \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_3\
    );
\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(31),
      I1 => Q(31),
      I2 => inStream_V_data_V_0_sel,
      O => inStream_V_data_V_0_data_out(31)
    );
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => \^p_66_in\,
      CLK => ap_clk,
      D => weight_0_q0(0),
      Q => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\
    );
\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_3\,
      Q => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_3\,
      Q => \^result_5_4_reg_657_reg[31]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_3\,
      Q => \^result_1_4_reg_701_reg[31]\,
      R => '0'
    );
\ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\,
      Q => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      R => '0'
    );
\b_assign_reg_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(0),
      Q => b_assign_reg_132(0),
      R => '0'
    );
\b_assign_reg_132_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(10),
      Q => b_assign_reg_132(10),
      R => '0'
    );
\b_assign_reg_132_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(11),
      Q => b_assign_reg_132(11),
      R => '0'
    );
\b_assign_reg_132_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(12),
      Q => b_assign_reg_132(12),
      R => '0'
    );
\b_assign_reg_132_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(13),
      Q => b_assign_reg_132(13),
      R => '0'
    );
\b_assign_reg_132_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(14),
      Q => b_assign_reg_132(14),
      R => '0'
    );
\b_assign_reg_132_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(15),
      Q => b_assign_reg_132(15),
      R => '0'
    );
\b_assign_reg_132_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(16),
      Q => b_assign_reg_132(16),
      R => '0'
    );
\b_assign_reg_132_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(17),
      Q => b_assign_reg_132(17),
      R => '0'
    );
\b_assign_reg_132_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(18),
      Q => b_assign_reg_132(18),
      R => '0'
    );
\b_assign_reg_132_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(19),
      Q => b_assign_reg_132(19),
      R => '0'
    );
\b_assign_reg_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(1),
      Q => b_assign_reg_132(1),
      R => '0'
    );
\b_assign_reg_132_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(20),
      Q => b_assign_reg_132(20),
      R => '0'
    );
\b_assign_reg_132_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(21),
      Q => b_assign_reg_132(21),
      R => '0'
    );
\b_assign_reg_132_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(22),
      Q => b_assign_reg_132(22),
      R => '0'
    );
\b_assign_reg_132_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(23),
      Q => b_assign_reg_132(23),
      R => '0'
    );
\b_assign_reg_132_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(24),
      Q => b_assign_reg_132(24),
      R => '0'
    );
\b_assign_reg_132_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(25),
      Q => b_assign_reg_132(25),
      R => '0'
    );
\b_assign_reg_132_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(26),
      Q => b_assign_reg_132(26),
      R => '0'
    );
\b_assign_reg_132_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(27),
      Q => b_assign_reg_132(27),
      R => '0'
    );
\b_assign_reg_132_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(28),
      Q => b_assign_reg_132(28),
      R => '0'
    );
\b_assign_reg_132_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(29),
      Q => b_assign_reg_132(29),
      R => '0'
    );
\b_assign_reg_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(2),
      Q => b_assign_reg_132(2),
      R => '0'
    );
\b_assign_reg_132_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(30),
      Q => b_assign_reg_132(30),
      R => '0'
    );
\b_assign_reg_132_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(31),
      Q => b_assign_reg_132(31),
      R => '0'
    );
\b_assign_reg_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(3),
      Q => b_assign_reg_132(3),
      R => '0'
    );
\b_assign_reg_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(4),
      Q => b_assign_reg_132(4),
      R => '0'
    );
\b_assign_reg_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(5),
      Q => b_assign_reg_132(5),
      R => '0'
    );
\b_assign_reg_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(6),
      Q => b_assign_reg_132(6),
      R => '0'
    );
\b_assign_reg_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(7),
      Q => b_assign_reg_132(7),
      R => '0'
    );
\b_assign_reg_132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(8),
      Q => b_assign_reg_132(8),
      R => '0'
    );
\b_assign_reg_132_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => D(9),
      Q => b_assign_reg_132(9),
      R => '0'
    );
cnn_fc_i50_o10_mubkb_U0: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_26
     port map (
      Q(31 downto 0) => b_assign_reg_132(31 downto 0),
      \ap_CS_fsm_reg[5]\(0) => \ap_CS_fsm_reg[5]\(1),
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter1 => ap_enable_reg_pp2_iter1,
      \buff1_reg__0\ => \^p_66_in\,
      \exitcond3_reg_1800_reg[0]\ => \exitcond3_reg_1800_reg[0]\,
      in0(31 downto 1) => a_assign_reg_127(31 downto 1),
      in0(0) => \^in0\(0),
      \inStream_V_data_V_0_state_reg[0]\ => \inStream_V_data_V_0_state_reg[0]\,
      \tmp_3_reg_137_reg[0]__0\ => cnn_fc_i50_o10_mubkb_U0_n_10,
      \tmp_3_reg_137_reg[1]__0\ => cnn_fc_i50_o10_mubkb_U0_n_9,
      \tmp_3_reg_137_reg[21]\(14) => cnn_fc_i50_o10_mubkb_U0_n_11,
      \tmp_3_reg_137_reg[21]\(13) => cnn_fc_i50_o10_mubkb_U0_n_12,
      \tmp_3_reg_137_reg[21]\(12) => cnn_fc_i50_o10_mubkb_U0_n_13,
      \tmp_3_reg_137_reg[21]\(11) => cnn_fc_i50_o10_mubkb_U0_n_14,
      \tmp_3_reg_137_reg[21]\(10) => cnn_fc_i50_o10_mubkb_U0_n_15,
      \tmp_3_reg_137_reg[21]\(9) => cnn_fc_i50_o10_mubkb_U0_n_16,
      \tmp_3_reg_137_reg[21]\(8) => cnn_fc_i50_o10_mubkb_U0_n_17,
      \tmp_3_reg_137_reg[21]\(7) => cnn_fc_i50_o10_mubkb_U0_n_18,
      \tmp_3_reg_137_reg[21]\(6) => cnn_fc_i50_o10_mubkb_U0_n_19,
      \tmp_3_reg_137_reg[21]\(5) => cnn_fc_i50_o10_mubkb_U0_n_20,
      \tmp_3_reg_137_reg[21]\(4) => cnn_fc_i50_o10_mubkb_U0_n_21,
      \tmp_3_reg_137_reg[21]\(3) => cnn_fc_i50_o10_mubkb_U0_n_22,
      \tmp_3_reg_137_reg[21]\(2) => cnn_fc_i50_o10_mubkb_U0_n_23,
      \tmp_3_reg_137_reg[21]\(1) => cnn_fc_i50_o10_mubkb_U0_n_24,
      \tmp_3_reg_137_reg[21]\(0) => cnn_fc_i50_o10_mubkb_U0_n_25,
      \tmp_3_reg_137_reg[2]__0\ => cnn_fc_i50_o10_mubkb_U0_n_8,
      \tmp_3_reg_137_reg[3]__0\ => cnn_fc_i50_o10_mubkb_U0_n_7,
      \tmp_3_reg_137_reg[4]__0\ => cnn_fc_i50_o10_mubkb_U0_n_6,
      \tmp_3_reg_137_reg[5]__0\ => cnn_fc_i50_o10_mubkb_U0_n_5,
      \tmp_3_reg_137_reg[6]__0\ => cnn_fc_i50_o10_mubkb_U0_n_4
    );
\result_0_4_reg_712[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      I1 => result_0_4_reg_712_reg(0),
      I2 => \ap_CS_fsm_reg[5]\(0),
      I3 => \result_9_17_reg_590_reg[31]\(0),
      O => \result_0_4_reg_712[0]_i_10_n_3\
    );
\result_0_4_reg_712[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I1 => \^result_1_4_reg_701_reg[31]\,
      O => tmp_fu_88_p2(31)
    );
\result_0_4_reg_712[0]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      O => p_0_in(0)
    );
\result_0_4_reg_712[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(4),
      O => p_0_in(4)
    );
\result_0_4_reg_712[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(3),
      O => p_0_in(3)
    );
\result_0_4_reg_712[0]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(2),
      O => p_0_in(2)
    );
\result_0_4_reg_712[0]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(1),
      O => p_0_in(1)
    );
\result_0_4_reg_712[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => tmp_3_reg_137(3),
      I3 => tmp_s_fu_103_p2(3),
      I4 => \ap_CS_fsm_reg[5]\(0),
      O => \result_0_4_reg_712[0]_i_3_n_3\
    );
\result_0_4_reg_712[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => tmp_3_reg_137(2),
      I3 => tmp_s_fu_103_p2(2),
      I4 => \ap_CS_fsm_reg[5]\(0),
      O => \result_0_4_reg_712[0]_i_4_n_3\
    );
\result_0_4_reg_712[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => tmp_3_reg_137(1),
      I3 => tmp_s_fu_103_p2(1),
      I4 => \ap_CS_fsm_reg[5]\(0),
      O => \result_0_4_reg_712[0]_i_5_n_3\
    );
\result_0_4_reg_712[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      I1 => \ap_CS_fsm_reg[5]\(0),
      O => \result_0_4_reg_712[0]_i_6_n_3\
    );
\result_0_4_reg_712[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(3),
      I1 => tmp_3_reg_137(3),
      I2 => tmp_fu_88_p2(31),
      I3 => result_0_4_reg_712_reg(3),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(3),
      O => \result_0_4_reg_712[0]_i_7_n_3\
    );
\result_0_4_reg_712[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(2),
      I1 => tmp_3_reg_137(2),
      I2 => tmp_fu_88_p2(31),
      I3 => result_0_4_reg_712_reg(2),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(2),
      O => \result_0_4_reg_712[0]_i_8_n_3\
    );
\result_0_4_reg_712[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(1),
      I1 => tmp_3_reg_137(1),
      I2 => tmp_fu_88_p2(31),
      I3 => result_0_4_reg_712_reg(1),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(1),
      O => \result_0_4_reg_712[0]_i_9_n_3\
    );
\result_0_4_reg_712[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(16),
      O => p_0_in(16)
    );
\result_0_4_reg_712[12]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(15),
      O => p_0_in(15)
    );
\result_0_4_reg_712[12]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(14),
      O => p_0_in(14)
    );
\result_0_4_reg_712[12]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(13),
      O => p_0_in(13)
    );
\result_0_4_reg_712[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => tmp_3_reg_137(15),
      I3 => tmp_s_fu_103_p2(15),
      I4 => \ap_CS_fsm_reg[5]\(0),
      O => \result_0_4_reg_712[12]_i_2_n_3\
    );
\result_0_4_reg_712[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => tmp_3_reg_137(14),
      I3 => tmp_s_fu_103_p2(14),
      I4 => \ap_CS_fsm_reg[5]\(0),
      O => \result_0_4_reg_712[12]_i_3_n_3\
    );
\result_0_4_reg_712[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => tmp_3_reg_137(13),
      I3 => tmp_s_fu_103_p2(13),
      I4 => \ap_CS_fsm_reg[5]\(0),
      O => \result_0_4_reg_712[12]_i_4_n_3\
    );
\result_0_4_reg_712[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => tmp_3_reg_137(12),
      I3 => tmp_s_fu_103_p2(12),
      I4 => \ap_CS_fsm_reg[5]\(0),
      O => \result_0_4_reg_712[12]_i_5_n_3\
    );
\result_0_4_reg_712[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(15),
      I1 => tmp_3_reg_137(15),
      I2 => tmp_fu_88_p2(31),
      I3 => result_0_4_reg_712_reg(15),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(15),
      O => \result_0_4_reg_712[12]_i_6_n_3\
    );
\result_0_4_reg_712[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(14),
      I1 => tmp_3_reg_137(14),
      I2 => tmp_fu_88_p2(31),
      I3 => result_0_4_reg_712_reg(14),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(14),
      O => \result_0_4_reg_712[12]_i_7_n_3\
    );
\result_0_4_reg_712[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(13),
      I1 => tmp_3_reg_137(13),
      I2 => tmp_fu_88_p2(31),
      I3 => result_0_4_reg_712_reg(13),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(13),
      O => \result_0_4_reg_712[12]_i_8_n_3\
    );
\result_0_4_reg_712[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(12),
      I1 => tmp_3_reg_137(12),
      I2 => tmp_fu_88_p2(31),
      I3 => result_0_4_reg_712_reg(12),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(12),
      O => \result_0_4_reg_712[12]_i_9_n_3\
    );
\result_0_4_reg_712[16]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(20),
      O => p_0_in(20)
    );
\result_0_4_reg_712[16]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(19),
      O => p_0_in(19)
    );
\result_0_4_reg_712[16]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(18),
      O => p_0_in(18)
    );
\result_0_4_reg_712[16]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(17),
      O => p_0_in(17)
    );
\result_0_4_reg_712[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => tmp_3_reg_137(19),
      I3 => tmp_s_fu_103_p2(19),
      I4 => \ap_CS_fsm_reg[5]\(0),
      O => \result_0_4_reg_712[16]_i_2_n_3\
    );
\result_0_4_reg_712[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => tmp_3_reg_137(18),
      I3 => tmp_s_fu_103_p2(18),
      I4 => \ap_CS_fsm_reg[5]\(0),
      O => \result_0_4_reg_712[16]_i_3_n_3\
    );
\result_0_4_reg_712[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => tmp_3_reg_137(17),
      I3 => tmp_s_fu_103_p2(17),
      I4 => \ap_CS_fsm_reg[5]\(0),
      O => \result_0_4_reg_712[16]_i_4_n_3\
    );
\result_0_4_reg_712[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => tmp_3_reg_137(16),
      I3 => tmp_s_fu_103_p2(16),
      I4 => \ap_CS_fsm_reg[5]\(0),
      O => \result_0_4_reg_712[16]_i_5_n_3\
    );
\result_0_4_reg_712[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(19),
      I1 => tmp_3_reg_137(19),
      I2 => tmp_fu_88_p2(31),
      I3 => result_0_4_reg_712_reg(19),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(19),
      O => \result_0_4_reg_712[16]_i_6_n_3\
    );
\result_0_4_reg_712[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(18),
      I1 => tmp_3_reg_137(18),
      I2 => tmp_fu_88_p2(31),
      I3 => result_0_4_reg_712_reg(18),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(18),
      O => \result_0_4_reg_712[16]_i_7_n_3\
    );
\result_0_4_reg_712[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(17),
      I1 => tmp_3_reg_137(17),
      I2 => tmp_fu_88_p2(31),
      I3 => result_0_4_reg_712_reg(17),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(17),
      O => \result_0_4_reg_712[16]_i_8_n_3\
    );
\result_0_4_reg_712[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(16),
      I1 => tmp_3_reg_137(16),
      I2 => tmp_fu_88_p2(31),
      I3 => result_0_4_reg_712_reg(16),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(16),
      O => \result_0_4_reg_712[16]_i_9_n_3\
    );
\result_0_4_reg_712[20]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(21),
      O => p_0_in(21)
    );
\result_0_4_reg_712[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \result_0_4_reg_712_reg[20]_i_9_n_5\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => \^result_1_4_reg_701_reg[31]\,
      I3 => \ap_CS_fsm_reg[5]\(0),
      O => \result_0_4_reg_712[20]_i_2_n_3\
    );
\result_0_4_reg_712[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => tmp_3_reg_137(21),
      I3 => tmp_s_fu_103_p2(21),
      I4 => \ap_CS_fsm_reg[5]\(0),
      O => \result_0_4_reg_712[20]_i_3_n_3\
    );
\result_0_4_reg_712[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => tmp_3_reg_137(20),
      I3 => tmp_s_fu_103_p2(20),
      I4 => \ap_CS_fsm_reg[5]\(0),
      O => \result_0_4_reg_712[20]_i_4_n_3\
    );
\result_0_4_reg_712[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => \result_0_4_reg_712_reg[20]_i_9_n_5\,
      I3 => result_0_4_reg_712_reg(23),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(23),
      O => \result_0_4_reg_712[20]_i_5_n_3\
    );
\result_0_4_reg_712[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => \result_0_4_reg_712_reg[20]_i_9_n_5\,
      I3 => result_0_4_reg_712_reg(22),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(22),
      O => \result_0_4_reg_712[20]_i_6_n_3\
    );
\result_0_4_reg_712[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(21),
      I1 => tmp_3_reg_137(21),
      I2 => tmp_fu_88_p2(31),
      I3 => result_0_4_reg_712_reg(21),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(21),
      O => \result_0_4_reg_712[20]_i_7_n_3\
    );
\result_0_4_reg_712[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(20),
      I1 => tmp_3_reg_137(20),
      I2 => tmp_fu_88_p2(31),
      I3 => result_0_4_reg_712_reg(20),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(20),
      O => \result_0_4_reg_712[20]_i_8_n_3\
    );
\result_0_4_reg_712[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => \result_0_4_reg_712_reg[20]_i_9_n_5\,
      I3 => result_0_4_reg_712_reg(27),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(27),
      O => \result_0_4_reg_712[24]_i_2_n_3\
    );
\result_0_4_reg_712[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => \result_0_4_reg_712_reg[20]_i_9_n_5\,
      I3 => result_0_4_reg_712_reg(26),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(26),
      O => \result_0_4_reg_712[24]_i_3_n_3\
    );
\result_0_4_reg_712[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => \result_0_4_reg_712_reg[20]_i_9_n_5\,
      I3 => result_0_4_reg_712_reg(25),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(25),
      O => \result_0_4_reg_712[24]_i_4_n_3\
    );
\result_0_4_reg_712[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => \result_0_4_reg_712_reg[20]_i_9_n_5\,
      I3 => result_0_4_reg_712_reg(24),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(24),
      O => \result_0_4_reg_712[24]_i_5_n_3\
    );
\result_0_4_reg_712[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => \result_0_4_reg_712_reg[20]_i_9_n_5\,
      I3 => result_0_4_reg_712_reg(31),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(31),
      O => \result_0_4_reg_712[28]_i_2_n_3\
    );
\result_0_4_reg_712[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => \result_0_4_reg_712_reg[20]_i_9_n_5\,
      I3 => result_0_4_reg_712_reg(30),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(30),
      O => \result_0_4_reg_712[28]_i_3_n_3\
    );
\result_0_4_reg_712[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => \result_0_4_reg_712_reg[20]_i_9_n_5\,
      I3 => result_0_4_reg_712_reg(29),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(29),
      O => \result_0_4_reg_712[28]_i_4_n_3\
    );
\result_0_4_reg_712[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => \result_0_4_reg_712_reg[20]_i_9_n_5\,
      I3 => result_0_4_reg_712_reg(28),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(28),
      O => \result_0_4_reg_712[28]_i_5_n_3\
    );
\result_0_4_reg_712[4]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(8),
      O => p_0_in(8)
    );
\result_0_4_reg_712[4]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(7),
      O => p_0_in(7)
    );
\result_0_4_reg_712[4]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(6),
      O => p_0_in(6)
    );
\result_0_4_reg_712[4]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(5),
      O => p_0_in(5)
    );
\result_0_4_reg_712[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => tmp_3_reg_137(7),
      I3 => tmp_s_fu_103_p2(7),
      I4 => \ap_CS_fsm_reg[5]\(0),
      O => \result_0_4_reg_712[4]_i_2_n_3\
    );
\result_0_4_reg_712[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => tmp_3_reg_137(6),
      I3 => tmp_s_fu_103_p2(6),
      I4 => \ap_CS_fsm_reg[5]\(0),
      O => \result_0_4_reg_712[4]_i_3_n_3\
    );
\result_0_4_reg_712[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => tmp_3_reg_137(5),
      I3 => tmp_s_fu_103_p2(5),
      I4 => \ap_CS_fsm_reg[5]\(0),
      O => \result_0_4_reg_712[4]_i_4_n_3\
    );
\result_0_4_reg_712[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => tmp_3_reg_137(4),
      I3 => tmp_s_fu_103_p2(4),
      I4 => \ap_CS_fsm_reg[5]\(0),
      O => \result_0_4_reg_712[4]_i_5_n_3\
    );
\result_0_4_reg_712[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(7),
      I1 => tmp_3_reg_137(7),
      I2 => tmp_fu_88_p2(31),
      I3 => result_0_4_reg_712_reg(7),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(7),
      O => \result_0_4_reg_712[4]_i_6_n_3\
    );
\result_0_4_reg_712[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(6),
      I1 => tmp_3_reg_137(6),
      I2 => tmp_fu_88_p2(31),
      I3 => result_0_4_reg_712_reg(6),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(6),
      O => \result_0_4_reg_712[4]_i_7_n_3\
    );
\result_0_4_reg_712[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(5),
      I1 => tmp_3_reg_137(5),
      I2 => tmp_fu_88_p2(31),
      I3 => result_0_4_reg_712_reg(5),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(5),
      O => \result_0_4_reg_712[4]_i_8_n_3\
    );
\result_0_4_reg_712[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(4),
      I1 => tmp_3_reg_137(4),
      I2 => tmp_fu_88_p2(31),
      I3 => result_0_4_reg_712_reg(4),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(4),
      O => \result_0_4_reg_712[4]_i_9_n_3\
    );
\result_0_4_reg_712[8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(12),
      O => p_0_in(12)
    );
\result_0_4_reg_712[8]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(11),
      O => p_0_in(11)
    );
\result_0_4_reg_712[8]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(10),
      O => p_0_in(10)
    );
\result_0_4_reg_712[8]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(9),
      O => p_0_in(9)
    );
\result_0_4_reg_712[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => tmp_3_reg_137(11),
      I3 => tmp_s_fu_103_p2(11),
      I4 => \ap_CS_fsm_reg[5]\(0),
      O => \result_0_4_reg_712[8]_i_2_n_3\
    );
\result_0_4_reg_712[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => tmp_3_reg_137(10),
      I3 => tmp_s_fu_103_p2(10),
      I4 => \ap_CS_fsm_reg[5]\(0),
      O => \result_0_4_reg_712[8]_i_3_n_3\
    );
\result_0_4_reg_712[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => tmp_3_reg_137(9),
      I3 => tmp_s_fu_103_p2(9),
      I4 => \ap_CS_fsm_reg[5]\(0),
      O => \result_0_4_reg_712[8]_i_4_n_3\
    );
\result_0_4_reg_712[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_8(31),
      I2 => tmp_3_reg_137(8),
      I3 => tmp_s_fu_103_p2(8),
      I4 => \ap_CS_fsm_reg[5]\(0),
      O => \result_0_4_reg_712[8]_i_5_n_3\
    );
\result_0_4_reg_712[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(11),
      I1 => tmp_3_reg_137(11),
      I2 => tmp_fu_88_p2(31),
      I3 => result_0_4_reg_712_reg(11),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(11),
      O => \result_0_4_reg_712[8]_i_6_n_3\
    );
\result_0_4_reg_712[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(10),
      I1 => tmp_3_reg_137(10),
      I2 => tmp_fu_88_p2(31),
      I3 => result_0_4_reg_712_reg(10),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(10),
      O => \result_0_4_reg_712[8]_i_7_n_3\
    );
\result_0_4_reg_712[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(9),
      I1 => tmp_3_reg_137(9),
      I2 => tmp_fu_88_p2(31),
      I3 => result_0_4_reg_712_reg(9),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(9),
      O => \result_0_4_reg_712[8]_i_8_n_3\
    );
\result_0_4_reg_712[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(8),
      I1 => tmp_3_reg_137(8),
      I2 => tmp_fu_88_p2(31),
      I3 => result_0_4_reg_712_reg(8),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_17_reg_590_reg[31]\(8),
      O => \result_0_4_reg_712[8]_i_9_n_3\
    );
\result_0_4_reg_712_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_0_4_reg_712_reg[0]_i_11_n_3\,
      CO(2) => \result_0_4_reg_712_reg[0]_i_11_n_4\,
      CO(1) => \result_0_4_reg_712_reg[0]_i_11_n_5\,
      CO(0) => \result_0_4_reg_712_reg[0]_i_11_n_6\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(4 downto 1),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\result_0_4_reg_712_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_0_4_reg_712_reg[0]_i_2_n_3\,
      CO(2) => \result_0_4_reg_712_reg[0]_i_2_n_4\,
      CO(1) => \result_0_4_reg_712_reg[0]_i_2_n_5\,
      CO(0) => \result_0_4_reg_712_reg[0]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \result_0_4_reg_712[0]_i_3_n_3\,
      DI(2) => \result_0_4_reg_712[0]_i_4_n_3\,
      DI(1) => \result_0_4_reg_712[0]_i_5_n_3\,
      DI(0) => \result_0_4_reg_712[0]_i_6_n_3\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \result_0_4_reg_712[0]_i_7_n_3\,
      S(2) => \result_0_4_reg_712[0]_i_8_n_3\,
      S(1) => \result_0_4_reg_712[0]_i_9_n_3\,
      S(0) => \result_0_4_reg_712[0]_i_10_n_3\
    );
\result_0_4_reg_712_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_0_4_reg_712_reg[8]_i_1_n_3\,
      CO(3) => \result_0_4_reg_712_reg[12]_i_1_n_3\,
      CO(2) => \result_0_4_reg_712_reg[12]_i_1_n_4\,
      CO(1) => \result_0_4_reg_712_reg[12]_i_1_n_5\,
      CO(0) => \result_0_4_reg_712_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_0_4_reg_712[12]_i_2_n_3\,
      DI(2) => \result_0_4_reg_712[12]_i_3_n_3\,
      DI(1) => \result_0_4_reg_712[12]_i_4_n_3\,
      DI(0) => \result_0_4_reg_712[12]_i_5_n_3\,
      O(3 downto 0) => \result_0_4_reg_712_reg[15]\(3 downto 0),
      S(3) => \result_0_4_reg_712[12]_i_6_n_3\,
      S(2) => \result_0_4_reg_712[12]_i_7_n_3\,
      S(1) => \result_0_4_reg_712[12]_i_8_n_3\,
      S(0) => \result_0_4_reg_712[12]_i_9_n_3\
    );
\result_0_4_reg_712_reg[12]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_0_4_reg_712_reg[8]_i_10_n_3\,
      CO(3) => \result_0_4_reg_712_reg[12]_i_10_n_3\,
      CO(2) => \result_0_4_reg_712_reg[12]_i_10_n_4\,
      CO(1) => \result_0_4_reg_712_reg[12]_i_10_n_5\,
      CO(0) => \result_0_4_reg_712_reg[12]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(16 downto 13),
      S(3 downto 0) => p_0_in(16 downto 13)
    );
\result_0_4_reg_712_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_0_4_reg_712_reg[12]_i_1_n_3\,
      CO(3) => \result_0_4_reg_712_reg[16]_i_1_n_3\,
      CO(2) => \result_0_4_reg_712_reg[16]_i_1_n_4\,
      CO(1) => \result_0_4_reg_712_reg[16]_i_1_n_5\,
      CO(0) => \result_0_4_reg_712_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_0_4_reg_712[16]_i_2_n_3\,
      DI(2) => \result_0_4_reg_712[16]_i_3_n_3\,
      DI(1) => \result_0_4_reg_712[16]_i_4_n_3\,
      DI(0) => \result_0_4_reg_712[16]_i_5_n_3\,
      O(3 downto 0) => \result_0_4_reg_712_reg[19]\(3 downto 0),
      S(3) => \result_0_4_reg_712[16]_i_6_n_3\,
      S(2) => \result_0_4_reg_712[16]_i_7_n_3\,
      S(1) => \result_0_4_reg_712[16]_i_8_n_3\,
      S(0) => \result_0_4_reg_712[16]_i_9_n_3\
    );
\result_0_4_reg_712_reg[16]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_0_4_reg_712_reg[12]_i_10_n_3\,
      CO(3) => \result_0_4_reg_712_reg[16]_i_10_n_3\,
      CO(2) => \result_0_4_reg_712_reg[16]_i_10_n_4\,
      CO(1) => \result_0_4_reg_712_reg[16]_i_10_n_5\,
      CO(0) => \result_0_4_reg_712_reg[16]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(20 downto 17),
      S(3 downto 0) => p_0_in(20 downto 17)
    );
\result_0_4_reg_712_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_0_4_reg_712_reg[16]_i_1_n_3\,
      CO(3) => \result_0_4_reg_712_reg[20]_i_1_n_3\,
      CO(2) => \result_0_4_reg_712_reg[20]_i_1_n_4\,
      CO(1) => \result_0_4_reg_712_reg[20]_i_1_n_5\,
      CO(0) => \result_0_4_reg_712_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_0_4_reg_712[20]_i_2_n_3\,
      DI(2) => \result_0_4_reg_712[20]_i_2_n_3\,
      DI(1) => \result_0_4_reg_712[20]_i_3_n_3\,
      DI(0) => \result_0_4_reg_712[20]_i_4_n_3\,
      O(3 downto 0) => \result_0_4_reg_712_reg[23]\(3 downto 0),
      S(3) => \result_0_4_reg_712[20]_i_5_n_3\,
      S(2) => \result_0_4_reg_712[20]_i_6_n_3\,
      S(1) => \result_0_4_reg_712[20]_i_7_n_3\,
      S(0) => \result_0_4_reg_712[20]_i_8_n_3\
    );
\result_0_4_reg_712_reg[20]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_0_4_reg_712_reg[16]_i_10_n_3\,
      CO(3 downto 2) => \NLW_result_0_4_reg_712_reg[20]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \result_0_4_reg_712_reg[20]_i_9_n_5\,
      CO(0) => \NLW_result_0_4_reg_712_reg[20]_i_9_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_result_0_4_reg_712_reg[20]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_s_fu_103_p2(21),
      S(3 downto 1) => B"001",
      S(0) => p_0_in(21)
    );
\result_0_4_reg_712_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_0_4_reg_712_reg[20]_i_1_n_3\,
      CO(3) => \result_0_4_reg_712_reg[24]_i_1_n_3\,
      CO(2) => \result_0_4_reg_712_reg[24]_i_1_n_4\,
      CO(1) => \result_0_4_reg_712_reg[24]_i_1_n_5\,
      CO(0) => \result_0_4_reg_712_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_0_4_reg_712[20]_i_2_n_3\,
      DI(2) => \result_0_4_reg_712[20]_i_2_n_3\,
      DI(1) => \result_0_4_reg_712[20]_i_2_n_3\,
      DI(0) => \result_0_4_reg_712[20]_i_2_n_3\,
      O(3 downto 0) => \result_0_4_reg_712_reg[27]\(3 downto 0),
      S(3) => \result_0_4_reg_712[24]_i_2_n_3\,
      S(2) => \result_0_4_reg_712[24]_i_3_n_3\,
      S(1) => \result_0_4_reg_712[24]_i_4_n_3\,
      S(0) => \result_0_4_reg_712[24]_i_5_n_3\
    );
\result_0_4_reg_712_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_0_4_reg_712_reg[24]_i_1_n_3\,
      CO(3) => \NLW_result_0_4_reg_712_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \result_0_4_reg_712_reg[28]_i_1_n_4\,
      CO(1) => \result_0_4_reg_712_reg[28]_i_1_n_5\,
      CO(0) => \result_0_4_reg_712_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \result_0_4_reg_712[20]_i_2_n_3\,
      DI(1) => \result_0_4_reg_712[20]_i_2_n_3\,
      DI(0) => \result_0_4_reg_712[20]_i_2_n_3\,
      O(3 downto 0) => \result_0_4_reg_712_reg[31]\(3 downto 0),
      S(3) => \result_0_4_reg_712[28]_i_2_n_3\,
      S(2) => \result_0_4_reg_712[28]_i_3_n_3\,
      S(1) => \result_0_4_reg_712[28]_i_4_n_3\,
      S(0) => \result_0_4_reg_712[28]_i_5_n_3\
    );
\result_0_4_reg_712_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_0_4_reg_712_reg[0]_i_2_n_3\,
      CO(3) => \result_0_4_reg_712_reg[4]_i_1_n_3\,
      CO(2) => \result_0_4_reg_712_reg[4]_i_1_n_4\,
      CO(1) => \result_0_4_reg_712_reg[4]_i_1_n_5\,
      CO(0) => \result_0_4_reg_712_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_0_4_reg_712[4]_i_2_n_3\,
      DI(2) => \result_0_4_reg_712[4]_i_3_n_3\,
      DI(1) => \result_0_4_reg_712[4]_i_4_n_3\,
      DI(0) => \result_0_4_reg_712[4]_i_5_n_3\,
      O(3 downto 0) => \result_0_4_reg_712_reg[7]\(3 downto 0),
      S(3) => \result_0_4_reg_712[4]_i_6_n_3\,
      S(2) => \result_0_4_reg_712[4]_i_7_n_3\,
      S(1) => \result_0_4_reg_712[4]_i_8_n_3\,
      S(0) => \result_0_4_reg_712[4]_i_9_n_3\
    );
\result_0_4_reg_712_reg[4]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_0_4_reg_712_reg[0]_i_11_n_3\,
      CO(3) => \result_0_4_reg_712_reg[4]_i_10_n_3\,
      CO(2) => \result_0_4_reg_712_reg[4]_i_10_n_4\,
      CO(1) => \result_0_4_reg_712_reg[4]_i_10_n_5\,
      CO(0) => \result_0_4_reg_712_reg[4]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(8 downto 5),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
\result_0_4_reg_712_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_0_4_reg_712_reg[4]_i_1_n_3\,
      CO(3) => \result_0_4_reg_712_reg[8]_i_1_n_3\,
      CO(2) => \result_0_4_reg_712_reg[8]_i_1_n_4\,
      CO(1) => \result_0_4_reg_712_reg[8]_i_1_n_5\,
      CO(0) => \result_0_4_reg_712_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_0_4_reg_712[8]_i_2_n_3\,
      DI(2) => \result_0_4_reg_712[8]_i_3_n_3\,
      DI(1) => \result_0_4_reg_712[8]_i_4_n_3\,
      DI(0) => \result_0_4_reg_712[8]_i_5_n_3\,
      O(3 downto 0) => \result_0_4_reg_712_reg[11]\(3 downto 0),
      S(3) => \result_0_4_reg_712[8]_i_6_n_3\,
      S(2) => \result_0_4_reg_712[8]_i_7_n_3\,
      S(1) => \result_0_4_reg_712[8]_i_8_n_3\,
      S(0) => \result_0_4_reg_712[8]_i_9_n_3\
    );
\result_0_4_reg_712_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_0_4_reg_712_reg[4]_i_10_n_3\,
      CO(3) => \result_0_4_reg_712_reg[8]_i_10_n_3\,
      CO(2) => \result_0_4_reg_712_reg[8]_i_10_n_4\,
      CO(1) => \result_0_4_reg_712_reg[8]_i_10_n_5\,
      CO(0) => \result_0_4_reg_712_reg[8]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(12 downto 9),
      S(3 downto 0) => p_0_in(12 downto 9)
    );
\result_1_4_reg_701[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(0),
      I2 => CO(0),
      I3 => result_1_4_reg_701_reg(1),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_15_reg_579_reg[31]\(1),
      O => \result_1_4_reg_701_reg[23]\(1)
    );
\result_1_4_reg_701[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(0),
      I2 => CO(0),
      I3 => result_1_4_reg_701_reg(0),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_15_reg_579_reg[31]\(0),
      O => \result_1_4_reg_701_reg[23]\(0)
    );
\result_1_4_reg_701[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(0),
      I2 => CO(0),
      I3 => result_1_4_reg_701_reg(5),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_15_reg_579_reg[31]\(5),
      O => \result_1_4_reg_701_reg[27]\(3)
    );
\result_1_4_reg_701[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(0),
      I2 => CO(0),
      I3 => result_1_4_reg_701_reg(4),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_15_reg_579_reg[31]\(4),
      O => \result_1_4_reg_701_reg[27]\(2)
    );
\result_1_4_reg_701[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(0),
      I2 => CO(0),
      I3 => result_1_4_reg_701_reg(3),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_15_reg_579_reg[31]\(3),
      O => \result_1_4_reg_701_reg[27]\(1)
    );
\result_1_4_reg_701[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(0),
      I2 => CO(0),
      I3 => result_1_4_reg_701_reg(2),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_15_reg_579_reg[31]\(2),
      O => \result_1_4_reg_701_reg[27]\(0)
    );
\result_1_4_reg_701[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(0),
      I2 => CO(0),
      I3 => result_1_4_reg_701_reg(9),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_15_reg_579_reg[31]\(9),
      O => S(3)
    );
\result_1_4_reg_701[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(0),
      I2 => CO(0),
      I3 => result_1_4_reg_701_reg(8),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_15_reg_579_reg[31]\(8),
      O => S(2)
    );
\result_1_4_reg_701[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(0),
      I2 => CO(0),
      I3 => result_1_4_reg_701_reg(7),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_15_reg_579_reg[31]\(7),
      O => S(1)
    );
\result_1_4_reg_701[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_1_4_reg_701_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117(0),
      I2 => CO(0),
      I3 => result_1_4_reg_701_reg(6),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_15_reg_579_reg[31]\(6),
      O => S(0)
    );
\result_2_4_reg_690[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_0(0),
      I2 => \tmp_3_reg_137_reg[21]_0\(0),
      I3 => result_2_4_reg_690_reg(1),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_13_reg_568_reg[31]\(1),
      O => \result_2_4_reg_690_reg[23]\(1)
    );
\result_2_4_reg_690[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_0(0),
      I2 => \tmp_3_reg_137_reg[21]_0\(0),
      I3 => result_2_4_reg_690_reg(0),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_13_reg_568_reg[31]\(0),
      O => \result_2_4_reg_690_reg[23]\(0)
    );
\result_2_4_reg_690[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_0(0),
      I2 => \tmp_3_reg_137_reg[21]_0\(0),
      I3 => result_2_4_reg_690_reg(5),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_13_reg_568_reg[31]\(5),
      O => \result_2_4_reg_690_reg[27]\(3)
    );
\result_2_4_reg_690[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_0(0),
      I2 => \tmp_3_reg_137_reg[21]_0\(0),
      I3 => result_2_4_reg_690_reg(4),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_13_reg_568_reg[31]\(4),
      O => \result_2_4_reg_690_reg[27]\(2)
    );
\result_2_4_reg_690[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_0(0),
      I2 => \tmp_3_reg_137_reg[21]_0\(0),
      I3 => result_2_4_reg_690_reg(3),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_13_reg_568_reg[31]\(3),
      O => \result_2_4_reg_690_reg[27]\(1)
    );
\result_2_4_reg_690[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_0(0),
      I2 => \tmp_3_reg_137_reg[21]_0\(0),
      I3 => result_2_4_reg_690_reg(2),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_13_reg_568_reg[31]\(2),
      O => \result_2_4_reg_690_reg[27]\(0)
    );
\result_2_4_reg_690[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_0(0),
      I2 => \tmp_3_reg_137_reg[21]_0\(0),
      I3 => result_2_4_reg_690_reg(9),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_13_reg_568_reg[31]\(9),
      O => \result_2_4_reg_690_reg[31]\(3)
    );
\result_2_4_reg_690[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_0(0),
      I2 => \tmp_3_reg_137_reg[21]_0\(0),
      I3 => result_2_4_reg_690_reg(8),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_13_reg_568_reg[31]\(8),
      O => \result_2_4_reg_690_reg[31]\(2)
    );
\result_2_4_reg_690[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_0(0),
      I2 => \tmp_3_reg_137_reg[21]_0\(0),
      I3 => result_2_4_reg_690_reg(7),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_13_reg_568_reg[31]\(7),
      O => \result_2_4_reg_690_reg[31]\(1)
    );
\result_2_4_reg_690[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_0(0),
      I2 => \tmp_3_reg_137_reg[21]_0\(0),
      I3 => result_2_4_reg_690_reg(6),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_13_reg_568_reg[31]\(6),
      O => \result_2_4_reg_690_reg[31]\(0)
    );
\result_3_4_reg_679[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(0),
      I2 => \tmp_3_reg_137_reg[21]_1\(0),
      I3 => result_3_4_reg_679_reg(1),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_11_reg_557_reg[31]\(1),
      O => \result_3_4_reg_679_reg[23]\(1)
    );
\result_3_4_reg_679[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(0),
      I2 => \tmp_3_reg_137_reg[21]_1\(0),
      I3 => result_3_4_reg_679_reg(0),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_11_reg_557_reg[31]\(0),
      O => \result_3_4_reg_679_reg[23]\(0)
    );
\result_3_4_reg_679[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(0),
      I2 => \tmp_3_reg_137_reg[21]_1\(0),
      I3 => result_3_4_reg_679_reg(5),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_11_reg_557_reg[31]\(5),
      O => \result_3_4_reg_679_reg[27]\(3)
    );
\result_3_4_reg_679[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(0),
      I2 => \tmp_3_reg_137_reg[21]_1\(0),
      I3 => result_3_4_reg_679_reg(4),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_11_reg_557_reg[31]\(4),
      O => \result_3_4_reg_679_reg[27]\(2)
    );
\result_3_4_reg_679[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(0),
      I2 => \tmp_3_reg_137_reg[21]_1\(0),
      I3 => result_3_4_reg_679_reg(3),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_11_reg_557_reg[31]\(3),
      O => \result_3_4_reg_679_reg[27]\(1)
    );
\result_3_4_reg_679[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(0),
      I2 => \tmp_3_reg_137_reg[21]_1\(0),
      I3 => result_3_4_reg_679_reg(2),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_11_reg_557_reg[31]\(2),
      O => \result_3_4_reg_679_reg[27]\(0)
    );
\result_3_4_reg_679[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(0),
      I2 => \tmp_3_reg_137_reg[21]_1\(0),
      I3 => result_3_4_reg_679_reg(9),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_11_reg_557_reg[31]\(9),
      O => \result_3_4_reg_679_reg[31]\(3)
    );
\result_3_4_reg_679[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(0),
      I2 => \tmp_3_reg_137_reg[21]_1\(0),
      I3 => result_3_4_reg_679_reg(8),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_11_reg_557_reg[31]\(8),
      O => \result_3_4_reg_679_reg[31]\(2)
    );
\result_3_4_reg_679[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(0),
      I2 => \tmp_3_reg_137_reg[21]_1\(0),
      I3 => result_3_4_reg_679_reg(7),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_11_reg_557_reg[31]\(7),
      O => \result_3_4_reg_679_reg[31]\(1)
    );
\result_3_4_reg_679[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(0),
      I2 => \tmp_3_reg_137_reg[21]_1\(0),
      I3 => result_3_4_reg_679_reg(6),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_11_reg_557_reg[31]\(6),
      O => \result_3_4_reg_679_reg[31]\(0)
    );
\result_4_4_reg_668[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_2(0),
      I2 => \tmp_3_reg_137_reg[21]_2\(0),
      I3 => result_4_4_reg_668_reg(1),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_3_reg_546_reg[31]\(1),
      O => \result_4_4_reg_668_reg[23]\(1)
    );
\result_4_4_reg_668[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_2(0),
      I2 => \tmp_3_reg_137_reg[21]_2\(0),
      I3 => result_4_4_reg_668_reg(0),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_3_reg_546_reg[31]\(0),
      O => \result_4_4_reg_668_reg[23]\(0)
    );
\result_4_4_reg_668[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_2(0),
      I2 => \tmp_3_reg_137_reg[21]_2\(0),
      I3 => result_4_4_reg_668_reg(5),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_3_reg_546_reg[31]\(5),
      O => \result_4_4_reg_668_reg[27]\(3)
    );
\result_4_4_reg_668[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_2(0),
      I2 => \tmp_3_reg_137_reg[21]_2\(0),
      I3 => result_4_4_reg_668_reg(4),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_3_reg_546_reg[31]\(4),
      O => \result_4_4_reg_668_reg[27]\(2)
    );
\result_4_4_reg_668[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_2(0),
      I2 => \tmp_3_reg_137_reg[21]_2\(0),
      I3 => result_4_4_reg_668_reg(3),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_3_reg_546_reg[31]\(3),
      O => \result_4_4_reg_668_reg[27]\(1)
    );
\result_4_4_reg_668[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_2(0),
      I2 => \tmp_3_reg_137_reg[21]_2\(0),
      I3 => result_4_4_reg_668_reg(2),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_3_reg_546_reg[31]\(2),
      O => \result_4_4_reg_668_reg[27]\(0)
    );
\result_4_4_reg_668[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_2(0),
      I2 => \tmp_3_reg_137_reg[21]_2\(0),
      I3 => result_4_4_reg_668_reg(9),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_3_reg_546_reg[31]\(9),
      O => \result_4_4_reg_668_reg[31]\(3)
    );
\result_4_4_reg_668[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_2(0),
      I2 => \tmp_3_reg_137_reg[21]_2\(0),
      I3 => result_4_4_reg_668_reg(8),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_3_reg_546_reg[31]\(8),
      O => \result_4_4_reg_668_reg[31]\(2)
    );
\result_4_4_reg_668[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_2(0),
      I2 => \tmp_3_reg_137_reg[21]_2\(0),
      I3 => result_4_4_reg_668_reg(7),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_3_reg_546_reg[31]\(7),
      O => \result_4_4_reg_668_reg[31]\(1)
    );
\result_4_4_reg_668[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_2(0),
      I2 => \tmp_3_reg_137_reg[21]_2\(0),
      I3 => result_4_4_reg_668_reg(6),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_3_reg_546_reg[31]\(6),
      O => \result_4_4_reg_668_reg[31]\(0)
    );
\result_5_4_reg_657[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_3(0),
      I2 => \tmp_3_reg_137_reg[21]_3\(0),
      I3 => result_5_4_reg_657_reg(1),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_20_reg_535_reg[31]\(1),
      O => \result_5_4_reg_657_reg[23]\(1)
    );
\result_5_4_reg_657[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_3(0),
      I2 => \tmp_3_reg_137_reg[21]_3\(0),
      I3 => result_5_4_reg_657_reg(0),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_20_reg_535_reg[31]\(0),
      O => \result_5_4_reg_657_reg[23]\(0)
    );
\result_5_4_reg_657[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_3(0),
      I2 => \tmp_3_reg_137_reg[21]_3\(0),
      I3 => result_5_4_reg_657_reg(5),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_20_reg_535_reg[31]\(5),
      O => \result_5_4_reg_657_reg[27]\(3)
    );
\result_5_4_reg_657[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_3(0),
      I2 => \tmp_3_reg_137_reg[21]_3\(0),
      I3 => result_5_4_reg_657_reg(4),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_20_reg_535_reg[31]\(4),
      O => \result_5_4_reg_657_reg[27]\(2)
    );
\result_5_4_reg_657[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_3(0),
      I2 => \tmp_3_reg_137_reg[21]_3\(0),
      I3 => result_5_4_reg_657_reg(3),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_20_reg_535_reg[31]\(3),
      O => \result_5_4_reg_657_reg[27]\(1)
    );
\result_5_4_reg_657[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_3(0),
      I2 => \tmp_3_reg_137_reg[21]_3\(0),
      I3 => result_5_4_reg_657_reg(2),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_20_reg_535_reg[31]\(2),
      O => \result_5_4_reg_657_reg[27]\(0)
    );
\result_5_4_reg_657[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_3(0),
      I2 => \tmp_3_reg_137_reg[21]_3\(0),
      I3 => result_5_4_reg_657_reg(9),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_20_reg_535_reg[31]\(9),
      O => \result_5_4_reg_657_reg[31]_0\(3)
    );
\result_5_4_reg_657[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_3(0),
      I2 => \tmp_3_reg_137_reg[21]_3\(0),
      I3 => result_5_4_reg_657_reg(8),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_20_reg_535_reg[31]\(8),
      O => \result_5_4_reg_657_reg[31]_0\(2)
    );
\result_5_4_reg_657[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_3(0),
      I2 => \tmp_3_reg_137_reg[21]_3\(0),
      I3 => result_5_4_reg_657_reg(7),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_20_reg_535_reg[31]\(7),
      O => \result_5_4_reg_657_reg[31]_0\(1)
    );
\result_5_4_reg_657[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\,
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_3(0),
      I2 => \tmp_3_reg_137_reg[21]_3\(0),
      I3 => result_5_4_reg_657_reg(6),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_20_reg_535_reg[31]\(6),
      O => \result_5_4_reg_657_reg[31]_0\(0)
    );
\result_6_4_reg_646[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_4(0),
      I2 => \tmp_3_reg_137_reg[21]_4\(0),
      I3 => result_6_4_reg_646_reg(1),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_9_reg_524_reg[31]\(1),
      O => \result_6_4_reg_646_reg[23]\(1)
    );
\result_6_4_reg_646[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_4(0),
      I2 => \tmp_3_reg_137_reg[21]_4\(0),
      I3 => result_6_4_reg_646_reg(0),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_9_reg_524_reg[31]\(0),
      O => \result_6_4_reg_646_reg[23]\(0)
    );
\result_6_4_reg_646[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_4(0),
      I2 => \tmp_3_reg_137_reg[21]_4\(0),
      I3 => result_6_4_reg_646_reg(5),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_9_reg_524_reg[31]\(5),
      O => \result_6_4_reg_646_reg[27]\(3)
    );
\result_6_4_reg_646[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_4(0),
      I2 => \tmp_3_reg_137_reg[21]_4\(0),
      I3 => result_6_4_reg_646_reg(4),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_9_reg_524_reg[31]\(4),
      O => \result_6_4_reg_646_reg[27]\(2)
    );
\result_6_4_reg_646[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_4(0),
      I2 => \tmp_3_reg_137_reg[21]_4\(0),
      I3 => result_6_4_reg_646_reg(3),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_9_reg_524_reg[31]\(3),
      O => \result_6_4_reg_646_reg[27]\(1)
    );
\result_6_4_reg_646[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_4(0),
      I2 => \tmp_3_reg_137_reg[21]_4\(0),
      I3 => result_6_4_reg_646_reg(2),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_9_reg_524_reg[31]\(2),
      O => \result_6_4_reg_646_reg[27]\(0)
    );
\result_6_4_reg_646[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_4(0),
      I2 => \tmp_3_reg_137_reg[21]_4\(0),
      I3 => result_6_4_reg_646_reg(9),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_9_reg_524_reg[31]\(9),
      O => \result_6_4_reg_646_reg[31]\(3)
    );
\result_6_4_reg_646[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_4(0),
      I2 => \tmp_3_reg_137_reg[21]_4\(0),
      I3 => result_6_4_reg_646_reg(8),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_9_reg_524_reg[31]\(8),
      O => \result_6_4_reg_646_reg[31]\(2)
    );
\result_6_4_reg_646[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_4(0),
      I2 => \tmp_3_reg_137_reg[21]_4\(0),
      I3 => result_6_4_reg_646_reg(7),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_9_reg_524_reg[31]\(7),
      O => \result_6_4_reg_646_reg[31]\(1)
    );
\result_6_4_reg_646[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_4(0),
      I2 => \tmp_3_reg_137_reg[21]_4\(0),
      I3 => result_6_4_reg_646_reg(6),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_9_reg_524_reg[31]\(6),
      O => \result_6_4_reg_646_reg[31]\(0)
    );
\result_7_4_reg_635[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_5(0),
      I2 => \tmp_3_reg_137_reg[21]_5\(0),
      I3 => result_7_4_reg_635_reg(1),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_7_reg_513_reg[31]\(1),
      O => \result_7_4_reg_635_reg[23]\(1)
    );
\result_7_4_reg_635[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_5(0),
      I2 => \tmp_3_reg_137_reg[21]_5\(0),
      I3 => result_7_4_reg_635_reg(0),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_7_reg_513_reg[31]\(0),
      O => \result_7_4_reg_635_reg[23]\(0)
    );
\result_7_4_reg_635[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_5(0),
      I2 => \tmp_3_reg_137_reg[21]_5\(0),
      I3 => result_7_4_reg_635_reg(5),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_7_reg_513_reg[31]\(5),
      O => \result_7_4_reg_635_reg[27]\(3)
    );
\result_7_4_reg_635[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_5(0),
      I2 => \tmp_3_reg_137_reg[21]_5\(0),
      I3 => result_7_4_reg_635_reg(4),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_7_reg_513_reg[31]\(4),
      O => \result_7_4_reg_635_reg[27]\(2)
    );
\result_7_4_reg_635[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_5(0),
      I2 => \tmp_3_reg_137_reg[21]_5\(0),
      I3 => result_7_4_reg_635_reg(3),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_7_reg_513_reg[31]\(3),
      O => \result_7_4_reg_635_reg[27]\(1)
    );
\result_7_4_reg_635[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_5(0),
      I2 => \tmp_3_reg_137_reg[21]_5\(0),
      I3 => result_7_4_reg_635_reg(2),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_7_reg_513_reg[31]\(2),
      O => \result_7_4_reg_635_reg[27]\(0)
    );
\result_7_4_reg_635[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_5(0),
      I2 => \tmp_3_reg_137_reg[21]_5\(0),
      I3 => result_7_4_reg_635_reg(9),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_7_reg_513_reg[31]\(9),
      O => \result_7_4_reg_635_reg[31]\(3)
    );
\result_7_4_reg_635[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_5(0),
      I2 => \tmp_3_reg_137_reg[21]_5\(0),
      I3 => result_7_4_reg_635_reg(8),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_7_reg_513_reg[31]\(8),
      O => \result_7_4_reg_635_reg[31]\(2)
    );
\result_7_4_reg_635[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_5(0),
      I2 => \tmp_3_reg_137_reg[21]_5\(0),
      I3 => result_7_4_reg_635_reg(7),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_7_reg_513_reg[31]\(7),
      O => \result_7_4_reg_635_reg[31]\(1)
    );
\result_7_4_reg_635[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_5(0),
      I2 => \tmp_3_reg_137_reg[21]_5\(0),
      I3 => result_7_4_reg_635_reg(6),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_7_reg_513_reg[31]\(6),
      O => \result_7_4_reg_635_reg[31]\(0)
    );
\result_8_4_reg_624[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_6(0),
      I2 => \tmp_3_reg_137_reg[21]_6\(0),
      I3 => result_8_4_reg_624_reg(1),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_8_2_reg_502_reg[31]\(1),
      O => \result_8_4_reg_624_reg[23]\(1)
    );
\result_8_4_reg_624[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_6(0),
      I2 => \tmp_3_reg_137_reg[21]_6\(0),
      I3 => result_8_4_reg_624_reg(0),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_8_2_reg_502_reg[31]\(0),
      O => \result_8_4_reg_624_reg[23]\(0)
    );
\result_8_4_reg_624[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_6(0),
      I2 => \tmp_3_reg_137_reg[21]_6\(0),
      I3 => result_8_4_reg_624_reg(5),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_8_2_reg_502_reg[31]\(5),
      O => \result_8_4_reg_624_reg[27]\(3)
    );
\result_8_4_reg_624[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_6(0),
      I2 => \tmp_3_reg_137_reg[21]_6\(0),
      I3 => result_8_4_reg_624_reg(4),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_8_2_reg_502_reg[31]\(4),
      O => \result_8_4_reg_624_reg[27]\(2)
    );
\result_8_4_reg_624[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_6(0),
      I2 => \tmp_3_reg_137_reg[21]_6\(0),
      I3 => result_8_4_reg_624_reg(3),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_8_2_reg_502_reg[31]\(3),
      O => \result_8_4_reg_624_reg[27]\(1)
    );
\result_8_4_reg_624[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_6(0),
      I2 => \tmp_3_reg_137_reg[21]_6\(0),
      I3 => result_8_4_reg_624_reg(2),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_8_2_reg_502_reg[31]\(2),
      O => \result_8_4_reg_624_reg[27]\(0)
    );
\result_8_4_reg_624[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_6(0),
      I2 => \tmp_3_reg_137_reg[21]_6\(0),
      I3 => result_8_4_reg_624_reg(9),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_8_2_reg_502_reg[31]\(9),
      O => \result_8_4_reg_624_reg[31]\(3)
    );
\result_8_4_reg_624[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_6(0),
      I2 => \tmp_3_reg_137_reg[21]_6\(0),
      I3 => result_8_4_reg_624_reg(8),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_8_2_reg_502_reg[31]\(8),
      O => \result_8_4_reg_624_reg[31]\(2)
    );
\result_8_4_reg_624[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_6(0),
      I2 => \tmp_3_reg_137_reg[21]_6\(0),
      I3 => result_8_4_reg_624_reg(7),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_8_2_reg_502_reg[31]\(7),
      O => \result_8_4_reg_624_reg[31]\(1)
    );
\result_8_4_reg_624[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_6(0),
      I2 => \tmp_3_reg_137_reg[21]_6\(0),
      I3 => result_8_4_reg_624_reg(6),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_8_2_reg_502_reg[31]\(6),
      O => \result_8_4_reg_624_reg[31]\(0)
    );
\result_9_4_reg_613[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_7(0),
      I2 => \tmp_3_reg_137_reg[21]_7\(0),
      I3 => result_9_4_reg_613_reg(1),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_2_reg_491_reg[31]\(1),
      O => \result_9_4_reg_613_reg[23]\(1)
    );
\result_9_4_reg_613[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_7(0),
      I2 => \tmp_3_reg_137_reg[21]_7\(0),
      I3 => result_9_4_reg_613_reg(0),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_2_reg_491_reg[31]\(0),
      O => \result_9_4_reg_613_reg[23]\(0)
    );
\result_9_4_reg_613[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_7(0),
      I2 => \tmp_3_reg_137_reg[21]_7\(0),
      I3 => result_9_4_reg_613_reg(5),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_2_reg_491_reg[31]\(5),
      O => \result_9_4_reg_613_reg[27]\(3)
    );
\result_9_4_reg_613[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_7(0),
      I2 => \tmp_3_reg_137_reg[21]_7\(0),
      I3 => result_9_4_reg_613_reg(4),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_2_reg_491_reg[31]\(4),
      O => \result_9_4_reg_613_reg[27]\(2)
    );
\result_9_4_reg_613[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_7(0),
      I2 => \tmp_3_reg_137_reg[21]_7\(0),
      I3 => result_9_4_reg_613_reg(3),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_2_reg_491_reg[31]\(3),
      O => \result_9_4_reg_613_reg[27]\(1)
    );
\result_9_4_reg_613[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_7(0),
      I2 => \tmp_3_reg_137_reg[21]_7\(0),
      I3 => result_9_4_reg_613_reg(2),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_2_reg_491_reg[31]\(2),
      O => \result_9_4_reg_613_reg[27]\(0)
    );
\result_9_4_reg_613[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_7(0),
      I2 => \tmp_3_reg_137_reg[21]_7\(0),
      I3 => result_9_4_reg_613_reg(9),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_2_reg_491_reg[31]\(9),
      O => \result_9_4_reg_613_reg[31]\(3)
    );
\result_9_4_reg_613[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_7(0),
      I2 => \tmp_3_reg_137_reg[21]_7\(0),
      I3 => result_9_4_reg_613_reg(8),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_2_reg_491_reg[31]\(8),
      O => \result_9_4_reg_613_reg[31]\(2)
    );
\result_9_4_reg_613[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_7(0),
      I2 => \tmp_3_reg_137_reg[21]_7\(0),
      I3 => result_9_4_reg_613_reg(7),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_2_reg_491_reg[31]\(7),
      O => \result_9_4_reg_613_reg[31]\(1)
    );
\result_9_4_reg_613[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9060000F906"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_a_read_reg_122\(0),
      I1 => ap_pipeline_reg_pp0_iter6_b_read_reg_117_7(0),
      I2 => \tmp_3_reg_137_reg[21]_7\(0),
      I3 => result_9_4_reg_613_reg(6),
      I4 => \ap_CS_fsm_reg[5]\(0),
      I5 => \result_9_2_reg_491_reg[31]\(6),
      O => \result_9_4_reg_613_reg[31]\(0)
    );
\tmp_3_reg_137_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => cnn_fc_i50_o10_mubkb_U0_n_10,
      Q => tmp_3_reg_137(0),
      R => '0'
    );
\tmp_3_reg_137_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => cnn_fc_i50_o10_mubkb_U0_n_22,
      Q => tmp_3_reg_137(10),
      R => '0'
    );
\tmp_3_reg_137_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => cnn_fc_i50_o10_mubkb_U0_n_21,
      Q => tmp_3_reg_137(11),
      R => '0'
    );
\tmp_3_reg_137_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => cnn_fc_i50_o10_mubkb_U0_n_20,
      Q => tmp_3_reg_137(12),
      R => '0'
    );
\tmp_3_reg_137_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => cnn_fc_i50_o10_mubkb_U0_n_19,
      Q => tmp_3_reg_137(13),
      R => '0'
    );
\tmp_3_reg_137_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => cnn_fc_i50_o10_mubkb_U0_n_18,
      Q => tmp_3_reg_137(14),
      R => '0'
    );
\tmp_3_reg_137_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => cnn_fc_i50_o10_mubkb_U0_n_17,
      Q => tmp_3_reg_137(15),
      R => '0'
    );
\tmp_3_reg_137_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => cnn_fc_i50_o10_mubkb_U0_n_16,
      Q => tmp_3_reg_137(16),
      R => '0'
    );
\tmp_3_reg_137_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => cnn_fc_i50_o10_mubkb_U0_n_15,
      Q => tmp_3_reg_137(17),
      R => '0'
    );
\tmp_3_reg_137_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => cnn_fc_i50_o10_mubkb_U0_n_14,
      Q => tmp_3_reg_137(18),
      R => '0'
    );
\tmp_3_reg_137_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => cnn_fc_i50_o10_mubkb_U0_n_13,
      Q => tmp_3_reg_137(19),
      R => '0'
    );
\tmp_3_reg_137_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => cnn_fc_i50_o10_mubkb_U0_n_9,
      Q => tmp_3_reg_137(1),
      R => '0'
    );
\tmp_3_reg_137_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => cnn_fc_i50_o10_mubkb_U0_n_12,
      Q => tmp_3_reg_137(20),
      R => '0'
    );
\tmp_3_reg_137_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => cnn_fc_i50_o10_mubkb_U0_n_11,
      Q => tmp_3_reg_137(21),
      R => '0'
    );
\tmp_3_reg_137_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => cnn_fc_i50_o10_mubkb_U0_n_8,
      Q => tmp_3_reg_137(2),
      R => '0'
    );
\tmp_3_reg_137_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => cnn_fc_i50_o10_mubkb_U0_n_7,
      Q => tmp_3_reg_137(3),
      R => '0'
    );
\tmp_3_reg_137_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => cnn_fc_i50_o10_mubkb_U0_n_6,
      Q => tmp_3_reg_137(4),
      R => '0'
    );
\tmp_3_reg_137_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => cnn_fc_i50_o10_mubkb_U0_n_5,
      Q => tmp_3_reg_137(5),
      R => '0'
    );
\tmp_3_reg_137_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => cnn_fc_i50_o10_mubkb_U0_n_4,
      Q => tmp_3_reg_137(6),
      R => '0'
    );
\tmp_3_reg_137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => cnn_fc_i50_o10_mubkb_U0_n_25,
      Q => tmp_3_reg_137(7),
      R => '0'
    );
\tmp_3_reg_137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => cnn_fc_i50_o10_mubkb_U0_n_24,
      Q => tmp_3_reg_137(8),
      R => '0'
    );
\tmp_3_reg_137_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_66_in\,
      D => cnn_fc_i50_o10_mubkb_U0_n_23,
      Q => tmp_3_reg_137(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_1 is
  port (
    ap_pipeline_reg_pp0_iter6_b_read_reg_117 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \a_assign_reg_127_reg[4]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_1_4_reg_701_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_1_4_reg_701_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_1_4_reg_701_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_1_4_reg_701_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_1_4_reg_701_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_1_4_reg_701_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_1_4_reg_701_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weight_1_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_V_data_V_0_sel_rd_reg_rep : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \inStream_V_data_V_0_payload_B_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \inStream_V_data_V_0_sel_rd_reg_rep__0\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_A_reg[31]_rep\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_B_reg[31]_rep\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    result_1_4_reg_701_reg : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \result_9_15_reg_579_reg[21]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \inStream_V_data_V_0_sel_rd_reg_rep__1\ : in STD_LOGIC;
    \inStream_V_data_V_0_sel_rd_reg_rep__3\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \inStream_V_data_V_0_payload_B_reg[31]_rep_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_1 : entity is "fixed_point_mul";
end design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_1;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_1 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal a_assign_fu_44_p3 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal a_assign_reg_127 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \a_assign_reg_127[12]_i_3__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_4__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_5__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_6__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_3__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_4__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_5__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_6__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_3__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_4__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_5__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_6__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_3__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_4__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_5__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_6__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_3__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_4__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_5__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_6__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_2__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_3__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_4__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_3__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_4__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_5__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_6__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_3__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_4__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_5__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_6__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__0_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__0_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__0_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__0_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__0_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__0_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__0_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__0_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__0_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__0_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__0_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__0_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__0_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__0_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__0_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \^a_assign_reg_127_reg[4]_0\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__0_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__0_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__0_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__0_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__0_n_6\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\ : STD_LOGIC;
  signal \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b_assign_reg_132 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cnn_fc_i50_o10_mubkb_U0_n_10 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_11 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_12 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_13 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_14 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_15 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_16 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_17 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_18 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_19 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_20 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_21 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_22 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_23 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_24 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_3 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_4 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_5 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_6 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_7 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_8 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \result_1_4_reg_701[0]_i_2_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[0]_i_3_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[0]_i_4_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[0]_i_5_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[0]_i_6_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[0]_i_7_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[0]_i_8_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[0]_i_9_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[12]_i_2_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[12]_i_3_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[12]_i_4_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[12]_i_5_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[12]_i_6_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[12]_i_7_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[12]_i_8_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[12]_i_9_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[16]_i_2_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[16]_i_3_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[16]_i_4_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[16]_i_5_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[16]_i_6_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[16]_i_7_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[16]_i_8_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[16]_i_9_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[20]_i_2_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[20]_i_3_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[20]_i_4_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[20]_i_7_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[20]_i_8_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[4]_i_2_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[4]_i_3_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[4]_i_4_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[4]_i_5_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[4]_i_6_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[4]_i_7_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[4]_i_8_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[4]_i_9_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[8]_i_2_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[8]_i_3_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[8]_i_4_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[8]_i_5_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[8]_i_6_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[8]_i_7_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[8]_i_8_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701[8]_i_9_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[0]_i_10_n_6\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[12]_i_10_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[12]_i_10_n_4\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[12]_i_10_n_5\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[12]_i_10_n_6\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[16]_i_10_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[16]_i_10_n_4\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[16]_i_10_n_5\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[16]_i_10_n_6\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[4]_i_10_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[4]_i_10_n_4\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[4]_i_10_n_5\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[4]_i_10_n_6\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \result_1_4_reg_701_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal tmp_2_fu_38_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_3_reg_137 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal tmp_fu_88_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal tmp_s_fu_103_p2 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal \NLW_a_assign_reg_127_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_a_assign_reg_127_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_1_4_reg_701_reg[20]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result_1_4_reg_701_reg[20]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_result_1_4_reg_701_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_753/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_753/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 ";
begin
  CO(0) <= \^co\(0);
  \a_assign_reg_127_reg[4]_0\ <= \^a_assign_reg_127_reg[4]_0\;
  ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) <= \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0);
\a_assign_reg_127[10]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(10),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(10),
      I5 => Q(10),
      O => a_assign_fu_44_p3(10)
    );
\a_assign_reg_127[11]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(11),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(11),
      I5 => Q(11),
      O => a_assign_fu_44_p3(11)
    );
\a_assign_reg_127[12]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(12),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(12),
      I5 => Q(12),
      O => a_assign_fu_44_p3(12)
    );
\a_assign_reg_127[12]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(12),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(12),
      O => \a_assign_reg_127[12]_i_3__1_n_3\
    );
\a_assign_reg_127[12]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(11),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(11),
      O => \a_assign_reg_127[12]_i_4__1_n_3\
    );
\a_assign_reg_127[12]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(10),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(10),
      O => \a_assign_reg_127[12]_i_5__1_n_3\
    );
\a_assign_reg_127[12]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(9),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(9),
      O => \a_assign_reg_127[12]_i_6__1_n_3\
    );
\a_assign_reg_127[13]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(13),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(13),
      I5 => Q(13),
      O => a_assign_fu_44_p3(13)
    );
\a_assign_reg_127[14]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(14),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(14),
      I5 => Q(14),
      O => a_assign_fu_44_p3(14)
    );
\a_assign_reg_127[15]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(15),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(15),
      I5 => Q(15),
      O => a_assign_fu_44_p3(15)
    );
\a_assign_reg_127[16]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(16),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(16),
      I5 => Q(16),
      O => a_assign_fu_44_p3(16)
    );
\a_assign_reg_127[16]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(16),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(16),
      O => \a_assign_reg_127[16]_i_3__1_n_3\
    );
\a_assign_reg_127[16]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(15),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(15),
      O => \a_assign_reg_127[16]_i_4__1_n_3\
    );
\a_assign_reg_127[16]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(14),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(14),
      O => \a_assign_reg_127[16]_i_5__1_n_3\
    );
\a_assign_reg_127[16]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(13),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(13),
      O => \a_assign_reg_127[16]_i_6__1_n_3\
    );
\a_assign_reg_127[17]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(17),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(17),
      I5 => Q(17),
      O => a_assign_fu_44_p3(17)
    );
\a_assign_reg_127[18]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(18),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(18),
      I5 => Q(18),
      O => a_assign_fu_44_p3(18)
    );
\a_assign_reg_127[19]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(19),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(19),
      I5 => Q(19),
      O => a_assign_fu_44_p3(19)
    );
\a_assign_reg_127[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(1),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(1),
      I5 => Q(1),
      O => a_assign_fu_44_p3(1)
    );
\a_assign_reg_127[20]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(20),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(20),
      I5 => Q(20),
      O => a_assign_fu_44_p3(20)
    );
\a_assign_reg_127[20]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(20),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(20),
      O => \a_assign_reg_127[20]_i_3__1_n_3\
    );
\a_assign_reg_127[20]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(19),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(19),
      O => \a_assign_reg_127[20]_i_4__1_n_3\
    );
\a_assign_reg_127[20]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(18),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(18),
      O => \a_assign_reg_127[20]_i_5__1_n_3\
    );
\a_assign_reg_127[20]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(17),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(17),
      O => \a_assign_reg_127[20]_i_6__1_n_3\
    );
\a_assign_reg_127[21]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(21),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(21),
      I5 => Q(21),
      O => a_assign_fu_44_p3(21)
    );
\a_assign_reg_127[22]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(22),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(22),
      I5 => Q(22),
      O => a_assign_fu_44_p3(22)
    );
\a_assign_reg_127[23]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(23),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(23),
      I5 => Q(23),
      O => a_assign_fu_44_p3(23)
    );
\a_assign_reg_127[24]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(24),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(24),
      I5 => Q(24),
      O => a_assign_fu_44_p3(24)
    );
\a_assign_reg_127[24]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(24),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(24),
      O => \a_assign_reg_127[24]_i_3__1_n_3\
    );
\a_assign_reg_127[24]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(23),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(23),
      O => \a_assign_reg_127[24]_i_4__1_n_3\
    );
\a_assign_reg_127[24]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(22),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(22),
      O => \a_assign_reg_127[24]_i_5__1_n_3\
    );
\a_assign_reg_127[24]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(21),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(21),
      O => \a_assign_reg_127[24]_i_6__1_n_3\
    );
\a_assign_reg_127[25]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(25),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(25),
      I5 => Q(25),
      O => a_assign_fu_44_p3(25)
    );
\a_assign_reg_127[26]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(26),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(26),
      I5 => Q(26),
      O => a_assign_fu_44_p3(26)
    );
\a_assign_reg_127[27]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(27),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(27),
      I5 => Q(27),
      O => a_assign_fu_44_p3(27)
    );
\a_assign_reg_127[28]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(28),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(28),
      I5 => Q(28),
      O => a_assign_fu_44_p3(28)
    );
\a_assign_reg_127[28]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(28),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(28),
      O => \a_assign_reg_127[28]_i_3__1_n_3\
    );
\a_assign_reg_127[28]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(27),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(27),
      O => \a_assign_reg_127[28]_i_4__1_n_3\
    );
\a_assign_reg_127[28]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(26),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(26),
      O => \a_assign_reg_127[28]_i_5__1_n_3\
    );
\a_assign_reg_127[28]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(25),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(25),
      O => \a_assign_reg_127[28]_i_6__1_n_3\
    );
\a_assign_reg_127[29]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(29),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(29),
      I5 => Q(29),
      O => a_assign_fu_44_p3(29)
    );
\a_assign_reg_127[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(2),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(2),
      I5 => Q(2),
      O => a_assign_fu_44_p3(2)
    );
\a_assign_reg_127[30]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(30),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(30),
      I5 => Q(30),
      O => a_assign_fu_44_p3(30)
    );
\a_assign_reg_127[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      O => \a_assign_reg_127[31]_i_2__0_n_3\
    );
\a_assign_reg_127[31]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(30),
      O => \a_assign_reg_127[31]_i_3__1_n_3\
    );
\a_assign_reg_127[31]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(29),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(29),
      O => \a_assign_reg_127[31]_i_4__1_n_3\
    );
\a_assign_reg_127[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(3),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(3),
      I5 => Q(3),
      O => a_assign_fu_44_p3(3)
    );
\a_assign_reg_127[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(4),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(4),
      I5 => Q(4),
      O => a_assign_fu_44_p3(4)
    );
\a_assign_reg_127[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(0),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(0),
      O => \^a_assign_reg_127_reg[4]_0\
    );
\a_assign_reg_127[4]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(4),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(4),
      O => \a_assign_reg_127[4]_i_3__1_n_3\
    );
\a_assign_reg_127[4]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(3),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(3),
      O => \a_assign_reg_127[4]_i_4__1_n_3\
    );
\a_assign_reg_127[4]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(2),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(2),
      O => \a_assign_reg_127[4]_i_5__1_n_3\
    );
\a_assign_reg_127[4]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(1),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(1),
      O => \a_assign_reg_127[4]_i_6__1_n_3\
    );
\a_assign_reg_127[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(5),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(5),
      I5 => Q(5),
      O => a_assign_fu_44_p3(5)
    );
\a_assign_reg_127[6]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(6),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(6),
      I5 => Q(6),
      O => a_assign_fu_44_p3(6)
    );
\a_assign_reg_127[7]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(7),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(7),
      I5 => Q(7),
      O => a_assign_fu_44_p3(7)
    );
\a_assign_reg_127[8]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(8),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(8),
      I5 => Q(8),
      O => a_assign_fu_44_p3(8)
    );
\a_assign_reg_127[8]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(8),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(8),
      O => \a_assign_reg_127[8]_i_3__1_n_3\
    );
\a_assign_reg_127[8]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(7),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(7),
      O => \a_assign_reg_127[8]_i_4__1_n_3\
    );
\a_assign_reg_127[8]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(6),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(6),
      O => \a_assign_reg_127[8]_i_5__1_n_3\
    );
\a_assign_reg_127[8]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(5),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(5),
      O => \a_assign_reg_127[8]_i_6__1_n_3\
    );
\a_assign_reg_127[9]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(9),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(9),
      I5 => Q(9),
      O => a_assign_fu_44_p3(9)
    );
\a_assign_reg_127_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(10),
      Q => a_assign_reg_127(10),
      R => '0'
    );
\a_assign_reg_127_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(11),
      Q => a_assign_reg_127(11),
      R => '0'
    );
\a_assign_reg_127_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(12),
      Q => a_assign_reg_127(12),
      R => '0'
    );
\a_assign_reg_127_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[8]_i_2__0_n_3\,
      CO(3) => \a_assign_reg_127_reg[12]_i_2__0_n_3\,
      CO(2) => \a_assign_reg_127_reg[12]_i_2__0_n_4\,
      CO(1) => \a_assign_reg_127_reg[12]_i_2__0_n_5\,
      CO(0) => \a_assign_reg_127_reg[12]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(12 downto 9),
      S(3) => \a_assign_reg_127[12]_i_3__1_n_3\,
      S(2) => \a_assign_reg_127[12]_i_4__1_n_3\,
      S(1) => \a_assign_reg_127[12]_i_5__1_n_3\,
      S(0) => \a_assign_reg_127[12]_i_6__1_n_3\
    );
\a_assign_reg_127_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(13),
      Q => a_assign_reg_127(13),
      R => '0'
    );
\a_assign_reg_127_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(14),
      Q => a_assign_reg_127(14),
      R => '0'
    );
\a_assign_reg_127_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(15),
      Q => a_assign_reg_127(15),
      R => '0'
    );
\a_assign_reg_127_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(16),
      Q => a_assign_reg_127(16),
      R => '0'
    );
\a_assign_reg_127_reg[16]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[12]_i_2__0_n_3\,
      CO(3) => \a_assign_reg_127_reg[16]_i_2__0_n_3\,
      CO(2) => \a_assign_reg_127_reg[16]_i_2__0_n_4\,
      CO(1) => \a_assign_reg_127_reg[16]_i_2__0_n_5\,
      CO(0) => \a_assign_reg_127_reg[16]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(16 downto 13),
      S(3) => \a_assign_reg_127[16]_i_3__1_n_3\,
      S(2) => \a_assign_reg_127[16]_i_4__1_n_3\,
      S(1) => \a_assign_reg_127[16]_i_5__1_n_3\,
      S(0) => \a_assign_reg_127[16]_i_6__1_n_3\
    );
\a_assign_reg_127_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(17),
      Q => a_assign_reg_127(17),
      R => '0'
    );
\a_assign_reg_127_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(18),
      Q => a_assign_reg_127(18),
      R => '0'
    );
\a_assign_reg_127_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(19),
      Q => a_assign_reg_127(19),
      R => '0'
    );
\a_assign_reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(1),
      Q => a_assign_reg_127(1),
      R => '0'
    );
\a_assign_reg_127_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(20),
      Q => a_assign_reg_127(20),
      R => '0'
    );
\a_assign_reg_127_reg[20]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[16]_i_2__0_n_3\,
      CO(3) => \a_assign_reg_127_reg[20]_i_2__0_n_3\,
      CO(2) => \a_assign_reg_127_reg[20]_i_2__0_n_4\,
      CO(1) => \a_assign_reg_127_reg[20]_i_2__0_n_5\,
      CO(0) => \a_assign_reg_127_reg[20]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(20 downto 17),
      S(3) => \a_assign_reg_127[20]_i_3__1_n_3\,
      S(2) => \a_assign_reg_127[20]_i_4__1_n_3\,
      S(1) => \a_assign_reg_127[20]_i_5__1_n_3\,
      S(0) => \a_assign_reg_127[20]_i_6__1_n_3\
    );
\a_assign_reg_127_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(21),
      Q => a_assign_reg_127(21),
      R => '0'
    );
\a_assign_reg_127_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(22),
      Q => a_assign_reg_127(22),
      R => '0'
    );
\a_assign_reg_127_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(23),
      Q => a_assign_reg_127(23),
      R => '0'
    );
\a_assign_reg_127_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(24),
      Q => a_assign_reg_127(24),
      R => '0'
    );
\a_assign_reg_127_reg[24]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[20]_i_2__0_n_3\,
      CO(3) => \a_assign_reg_127_reg[24]_i_2__0_n_3\,
      CO(2) => \a_assign_reg_127_reg[24]_i_2__0_n_4\,
      CO(1) => \a_assign_reg_127_reg[24]_i_2__0_n_5\,
      CO(0) => \a_assign_reg_127_reg[24]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(24 downto 21),
      S(3) => \a_assign_reg_127[24]_i_3__1_n_3\,
      S(2) => \a_assign_reg_127[24]_i_4__1_n_3\,
      S(1) => \a_assign_reg_127[24]_i_5__1_n_3\,
      S(0) => \a_assign_reg_127[24]_i_6__1_n_3\
    );
\a_assign_reg_127_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(25),
      Q => a_assign_reg_127(25),
      R => '0'
    );
\a_assign_reg_127_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(26),
      Q => a_assign_reg_127(26),
      R => '0'
    );
\a_assign_reg_127_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(27),
      Q => a_assign_reg_127(27),
      R => '0'
    );
\a_assign_reg_127_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(28),
      Q => a_assign_reg_127(28),
      R => '0'
    );
\a_assign_reg_127_reg[28]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[24]_i_2__0_n_3\,
      CO(3) => \a_assign_reg_127_reg[28]_i_2__0_n_3\,
      CO(2) => \a_assign_reg_127_reg[28]_i_2__0_n_4\,
      CO(1) => \a_assign_reg_127_reg[28]_i_2__0_n_5\,
      CO(0) => \a_assign_reg_127_reg[28]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(28 downto 25),
      S(3) => \a_assign_reg_127[28]_i_3__1_n_3\,
      S(2) => \a_assign_reg_127[28]_i_4__1_n_3\,
      S(1) => \a_assign_reg_127[28]_i_5__1_n_3\,
      S(0) => \a_assign_reg_127[28]_i_6__1_n_3\
    );
\a_assign_reg_127_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(29),
      Q => a_assign_reg_127(29),
      R => '0'
    );
\a_assign_reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(2),
      Q => a_assign_reg_127(2),
      R => '0'
    );
\a_assign_reg_127_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(30),
      Q => a_assign_reg_127(30),
      R => '0'
    );
\a_assign_reg_127_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => tmp_2_fu_38_p2(31),
      Q => a_assign_reg_127(31),
      R => \inStream_V_data_V_0_payload_B_reg[31]_rep_0\
    );
\a_assign_reg_127_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[28]_i_2__0_n_3\,
      CO(3 downto 2) => \NLW_a_assign_reg_127_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \a_assign_reg_127_reg[31]_i_1_n_5\,
      CO(0) => \a_assign_reg_127_reg[31]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_a_assign_reg_127_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_2_fu_38_p2(31 downto 29),
      S(3) => '0',
      S(2) => \a_assign_reg_127[31]_i_2__0_n_3\,
      S(1) => \a_assign_reg_127[31]_i_3__1_n_3\,
      S(0) => \a_assign_reg_127[31]_i_4__1_n_3\
    );
\a_assign_reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(3),
      Q => a_assign_reg_127(3),
      R => '0'
    );
\a_assign_reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(4),
      Q => a_assign_reg_127(4),
      R => '0'
    );
\a_assign_reg_127_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \a_assign_reg_127_reg[4]_i_2__0_n_3\,
      CO(2) => \a_assign_reg_127_reg[4]_i_2__0_n_4\,
      CO(1) => \a_assign_reg_127_reg[4]_i_2__0_n_5\,
      CO(0) => \a_assign_reg_127_reg[4]_i_2__0_n_6\,
      CYINIT => \^a_assign_reg_127_reg[4]_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(4 downto 1),
      S(3) => \a_assign_reg_127[4]_i_3__1_n_3\,
      S(2) => \a_assign_reg_127[4]_i_4__1_n_3\,
      S(1) => \a_assign_reg_127[4]_i_5__1_n_3\,
      S(0) => \a_assign_reg_127[4]_i_6__1_n_3\
    );
\a_assign_reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(5),
      Q => a_assign_reg_127(5),
      R => '0'
    );
\a_assign_reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(6),
      Q => a_assign_reg_127(6),
      R => '0'
    );
\a_assign_reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(7),
      Q => a_assign_reg_127(7),
      R => '0'
    );
\a_assign_reg_127_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(8),
      Q => a_assign_reg_127(8),
      R => '0'
    );
\a_assign_reg_127_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[4]_i_2__0_n_3\,
      CO(3) => \a_assign_reg_127_reg[8]_i_2__0_n_3\,
      CO(2) => \a_assign_reg_127_reg[8]_i_2__0_n_4\,
      CO(1) => \a_assign_reg_127_reg[8]_i_2__0_n_5\,
      CO(0) => \a_assign_reg_127_reg[8]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(8 downto 5),
      S(3) => \a_assign_reg_127[8]_i_3__1_n_3\,
      S(2) => \a_assign_reg_127[8]_i_4__1_n_3\,
      S(1) => \a_assign_reg_127[8]_i_5__1_n_3\,
      S(0) => \a_assign_reg_127[8]_i_6__1_n_3\
    );
\a_assign_reg_127_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(9),
      Q => a_assign_reg_127(9),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => weight_1_q0(0),
      Q => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\
    );
\ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\,
      Q => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      R => '0'
    );
\b_assign_reg_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(0),
      Q => b_assign_reg_132(0),
      R => '0'
    );
\b_assign_reg_132_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(10),
      Q => b_assign_reg_132(10),
      R => '0'
    );
\b_assign_reg_132_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(11),
      Q => b_assign_reg_132(11),
      R => '0'
    );
\b_assign_reg_132_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(12),
      Q => b_assign_reg_132(12),
      R => '0'
    );
\b_assign_reg_132_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(13),
      Q => b_assign_reg_132(13),
      R => '0'
    );
\b_assign_reg_132_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(14),
      Q => b_assign_reg_132(14),
      R => '0'
    );
\b_assign_reg_132_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(15),
      Q => b_assign_reg_132(15),
      R => '0'
    );
\b_assign_reg_132_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(16),
      Q => b_assign_reg_132(16),
      R => '0'
    );
\b_assign_reg_132_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(17),
      Q => b_assign_reg_132(17),
      R => '0'
    );
\b_assign_reg_132_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(18),
      Q => b_assign_reg_132(18),
      R => '0'
    );
\b_assign_reg_132_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(19),
      Q => b_assign_reg_132(19),
      R => '0'
    );
\b_assign_reg_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(1),
      Q => b_assign_reg_132(1),
      R => '0'
    );
\b_assign_reg_132_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(20),
      Q => b_assign_reg_132(20),
      R => '0'
    );
\b_assign_reg_132_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(21),
      Q => b_assign_reg_132(21),
      R => '0'
    );
\b_assign_reg_132_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(22),
      Q => b_assign_reg_132(22),
      R => '0'
    );
\b_assign_reg_132_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(23),
      Q => b_assign_reg_132(23),
      R => '0'
    );
\b_assign_reg_132_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(24),
      Q => b_assign_reg_132(24),
      R => '0'
    );
\b_assign_reg_132_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(25),
      Q => b_assign_reg_132(25),
      R => '0'
    );
\b_assign_reg_132_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(26),
      Q => b_assign_reg_132(26),
      R => '0'
    );
\b_assign_reg_132_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(27),
      Q => b_assign_reg_132(27),
      R => '0'
    );
\b_assign_reg_132_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(28),
      Q => b_assign_reg_132(28),
      R => '0'
    );
\b_assign_reg_132_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(29),
      Q => b_assign_reg_132(29),
      R => '0'
    );
\b_assign_reg_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(2),
      Q => b_assign_reg_132(2),
      R => '0'
    );
\b_assign_reg_132_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(30),
      Q => b_assign_reg_132(30),
      R => '0'
    );
\b_assign_reg_132_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(31),
      Q => b_assign_reg_132(31),
      R => '0'
    );
\b_assign_reg_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(3),
      Q => b_assign_reg_132(3),
      R => '0'
    );
\b_assign_reg_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(4),
      Q => b_assign_reg_132(4),
      R => '0'
    );
\b_assign_reg_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(5),
      Q => b_assign_reg_132(5),
      R => '0'
    );
\b_assign_reg_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(6),
      Q => b_assign_reg_132(6),
      R => '0'
    );
\b_assign_reg_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(7),
      Q => b_assign_reg_132(7),
      R => '0'
    );
\b_assign_reg_132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(8),
      Q => b_assign_reg_132(8),
      R => '0'
    );
\b_assign_reg_132_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(9),
      Q => b_assign_reg_132(9),
      R => '0'
    );
cnn_fc_i50_o10_mubkb_U0: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_24
     port map (
      Q(31 downto 0) => b_assign_reg_132(31 downto 0),
      ap_clk => ap_clk,
      in0(31 downto 1) => a_assign_reg_127(31 downto 1),
      in0(0) => in0(0),
      p_66_in => p_66_in,
      \tmp_3_reg_137_reg[0]__0\ => cnn_fc_i50_o10_mubkb_U0_n_9,
      \tmp_3_reg_137_reg[1]__0\ => cnn_fc_i50_o10_mubkb_U0_n_8,
      \tmp_3_reg_137_reg[21]\(14) => cnn_fc_i50_o10_mubkb_U0_n_10,
      \tmp_3_reg_137_reg[21]\(13) => cnn_fc_i50_o10_mubkb_U0_n_11,
      \tmp_3_reg_137_reg[21]\(12) => cnn_fc_i50_o10_mubkb_U0_n_12,
      \tmp_3_reg_137_reg[21]\(11) => cnn_fc_i50_o10_mubkb_U0_n_13,
      \tmp_3_reg_137_reg[21]\(10) => cnn_fc_i50_o10_mubkb_U0_n_14,
      \tmp_3_reg_137_reg[21]\(9) => cnn_fc_i50_o10_mubkb_U0_n_15,
      \tmp_3_reg_137_reg[21]\(8) => cnn_fc_i50_o10_mubkb_U0_n_16,
      \tmp_3_reg_137_reg[21]\(7) => cnn_fc_i50_o10_mubkb_U0_n_17,
      \tmp_3_reg_137_reg[21]\(6) => cnn_fc_i50_o10_mubkb_U0_n_18,
      \tmp_3_reg_137_reg[21]\(5) => cnn_fc_i50_o10_mubkb_U0_n_19,
      \tmp_3_reg_137_reg[21]\(4) => cnn_fc_i50_o10_mubkb_U0_n_20,
      \tmp_3_reg_137_reg[21]\(3) => cnn_fc_i50_o10_mubkb_U0_n_21,
      \tmp_3_reg_137_reg[21]\(2) => cnn_fc_i50_o10_mubkb_U0_n_22,
      \tmp_3_reg_137_reg[21]\(1) => cnn_fc_i50_o10_mubkb_U0_n_23,
      \tmp_3_reg_137_reg[21]\(0) => cnn_fc_i50_o10_mubkb_U0_n_24,
      \tmp_3_reg_137_reg[2]__0\ => cnn_fc_i50_o10_mubkb_U0_n_7,
      \tmp_3_reg_137_reg[3]__0\ => cnn_fc_i50_o10_mubkb_U0_n_6,
      \tmp_3_reg_137_reg[4]__0\ => cnn_fc_i50_o10_mubkb_U0_n_5,
      \tmp_3_reg_137_reg[5]__0\ => cnn_fc_i50_o10_mubkb_U0_n_4,
      \tmp_3_reg_137_reg[6]__0\ => cnn_fc_i50_o10_mubkb_U0_n_3
    );
\result_1_4_reg_701[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I1 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\,
      O => tmp_fu_88_p2(31)
    );
\result_1_4_reg_701[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      O => p_0_in(0)
    );
\result_1_4_reg_701[0]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(4),
      O => p_0_in(4)
    );
\result_1_4_reg_701[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(3),
      O => p_0_in(3)
    );
\result_1_4_reg_701[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(2),
      O => p_0_in(2)
    );
\result_1_4_reg_701[0]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(1),
      O => p_0_in(1)
    );
\result_1_4_reg_701[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(3),
      I3 => tmp_s_fu_103_p2(3),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_1_4_reg_701[0]_i_2_n_3\
    );
\result_1_4_reg_701[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(2),
      I3 => tmp_s_fu_103_p2(2),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_1_4_reg_701[0]_i_3_n_3\
    );
\result_1_4_reg_701[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(1),
      I3 => tmp_s_fu_103_p2(1),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_1_4_reg_701[0]_i_4_n_3\
    );
\result_1_4_reg_701[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      I1 => \ap_CS_fsm_reg[4]\(0),
      O => \result_1_4_reg_701[0]_i_5_n_3\
    );
\result_1_4_reg_701[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(3),
      I1 => tmp_3_reg_137(3),
      I2 => tmp_fu_88_p2(31),
      I3 => result_1_4_reg_701_reg(3),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_15_reg_579_reg[21]\(3),
      O => \result_1_4_reg_701[0]_i_6_n_3\
    );
\result_1_4_reg_701[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(2),
      I1 => tmp_3_reg_137(2),
      I2 => tmp_fu_88_p2(31),
      I3 => result_1_4_reg_701_reg(2),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_15_reg_579_reg[21]\(2),
      O => \result_1_4_reg_701[0]_i_7_n_3\
    );
\result_1_4_reg_701[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(1),
      I1 => tmp_3_reg_137(1),
      I2 => tmp_fu_88_p2(31),
      I3 => result_1_4_reg_701_reg(1),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_15_reg_579_reg[21]\(1),
      O => \result_1_4_reg_701[0]_i_8_n_3\
    );
\result_1_4_reg_701[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      I1 => result_1_4_reg_701_reg(0),
      I2 => \ap_CS_fsm_reg[4]\(0),
      I3 => \result_9_15_reg_579_reg[21]\(0),
      O => \result_1_4_reg_701[0]_i_9_n_3\
    );
\result_1_4_reg_701[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(16),
      O => p_0_in(16)
    );
\result_1_4_reg_701[12]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(15),
      O => p_0_in(15)
    );
\result_1_4_reg_701[12]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(14),
      O => p_0_in(14)
    );
\result_1_4_reg_701[12]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(13),
      O => p_0_in(13)
    );
\result_1_4_reg_701[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(15),
      I3 => tmp_s_fu_103_p2(15),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_1_4_reg_701[12]_i_2_n_3\
    );
\result_1_4_reg_701[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(14),
      I3 => tmp_s_fu_103_p2(14),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_1_4_reg_701[12]_i_3_n_3\
    );
\result_1_4_reg_701[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(13),
      I3 => tmp_s_fu_103_p2(13),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_1_4_reg_701[12]_i_4_n_3\
    );
\result_1_4_reg_701[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(12),
      I3 => tmp_s_fu_103_p2(12),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_1_4_reg_701[12]_i_5_n_3\
    );
\result_1_4_reg_701[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(15),
      I1 => tmp_3_reg_137(15),
      I2 => tmp_fu_88_p2(31),
      I3 => result_1_4_reg_701_reg(15),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_15_reg_579_reg[21]\(15),
      O => \result_1_4_reg_701[12]_i_6_n_3\
    );
\result_1_4_reg_701[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(14),
      I1 => tmp_3_reg_137(14),
      I2 => tmp_fu_88_p2(31),
      I3 => result_1_4_reg_701_reg(14),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_15_reg_579_reg[21]\(14),
      O => \result_1_4_reg_701[12]_i_7_n_3\
    );
\result_1_4_reg_701[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(13),
      I1 => tmp_3_reg_137(13),
      I2 => tmp_fu_88_p2(31),
      I3 => result_1_4_reg_701_reg(13),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_15_reg_579_reg[21]\(13),
      O => \result_1_4_reg_701[12]_i_8_n_3\
    );
\result_1_4_reg_701[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(12),
      I1 => tmp_3_reg_137(12),
      I2 => tmp_fu_88_p2(31),
      I3 => result_1_4_reg_701_reg(12),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_15_reg_579_reg[21]\(12),
      O => \result_1_4_reg_701[12]_i_9_n_3\
    );
\result_1_4_reg_701[16]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(20),
      O => p_0_in(20)
    );
\result_1_4_reg_701[16]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(19),
      O => p_0_in(19)
    );
\result_1_4_reg_701[16]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(18),
      O => p_0_in(18)
    );
\result_1_4_reg_701[16]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(17),
      O => p_0_in(17)
    );
\result_1_4_reg_701[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(19),
      I3 => tmp_s_fu_103_p2(19),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_1_4_reg_701[16]_i_2_n_3\
    );
\result_1_4_reg_701[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(18),
      I3 => tmp_s_fu_103_p2(18),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_1_4_reg_701[16]_i_3_n_3\
    );
\result_1_4_reg_701[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(17),
      I3 => tmp_s_fu_103_p2(17),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_1_4_reg_701[16]_i_4_n_3\
    );
\result_1_4_reg_701[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(16),
      I3 => tmp_s_fu_103_p2(16),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_1_4_reg_701[16]_i_5_n_3\
    );
\result_1_4_reg_701[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(19),
      I1 => tmp_3_reg_137(19),
      I2 => tmp_fu_88_p2(31),
      I3 => result_1_4_reg_701_reg(19),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_15_reg_579_reg[21]\(19),
      O => \result_1_4_reg_701[16]_i_6_n_3\
    );
\result_1_4_reg_701[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(18),
      I1 => tmp_3_reg_137(18),
      I2 => tmp_fu_88_p2(31),
      I3 => result_1_4_reg_701_reg(18),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_15_reg_579_reg[21]\(18),
      O => \result_1_4_reg_701[16]_i_7_n_3\
    );
\result_1_4_reg_701[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(17),
      I1 => tmp_3_reg_137(17),
      I2 => tmp_fu_88_p2(31),
      I3 => result_1_4_reg_701_reg(17),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_15_reg_579_reg[21]\(17),
      O => \result_1_4_reg_701[16]_i_8_n_3\
    );
\result_1_4_reg_701[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(16),
      I1 => tmp_3_reg_137(16),
      I2 => tmp_fu_88_p2(31),
      I3 => result_1_4_reg_701_reg(16),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_15_reg_579_reg[21]\(16),
      O => \result_1_4_reg_701[16]_i_9_n_3\
    );
\result_1_4_reg_701[20]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(21),
      O => p_0_in(21)
    );
\result_1_4_reg_701[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\,
      I3 => \ap_CS_fsm_reg[4]\(0),
      O => \result_1_4_reg_701[20]_i_2_n_3\
    );
\result_1_4_reg_701[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(21),
      I3 => tmp_s_fu_103_p2(21),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_1_4_reg_701[20]_i_3_n_3\
    );
\result_1_4_reg_701[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(20),
      I3 => tmp_s_fu_103_p2(20),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_1_4_reg_701[20]_i_4_n_3\
    );
\result_1_4_reg_701[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(21),
      I1 => tmp_3_reg_137(21),
      I2 => tmp_fu_88_p2(31),
      I3 => result_1_4_reg_701_reg(21),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_15_reg_579_reg[21]\(21),
      O => \result_1_4_reg_701[20]_i_7_n_3\
    );
\result_1_4_reg_701[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(20),
      I1 => tmp_3_reg_137(20),
      I2 => tmp_fu_88_p2(31),
      I3 => result_1_4_reg_701_reg(20),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_15_reg_579_reg[21]\(20),
      O => \result_1_4_reg_701[20]_i_8_n_3\
    );
\result_1_4_reg_701[4]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(8),
      O => p_0_in(8)
    );
\result_1_4_reg_701[4]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(7),
      O => p_0_in(7)
    );
\result_1_4_reg_701[4]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(6),
      O => p_0_in(6)
    );
\result_1_4_reg_701[4]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(5),
      O => p_0_in(5)
    );
\result_1_4_reg_701[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(7),
      I3 => tmp_s_fu_103_p2(7),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_1_4_reg_701[4]_i_2_n_3\
    );
\result_1_4_reg_701[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(6),
      I3 => tmp_s_fu_103_p2(6),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_1_4_reg_701[4]_i_3_n_3\
    );
\result_1_4_reg_701[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(5),
      I3 => tmp_s_fu_103_p2(5),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_1_4_reg_701[4]_i_4_n_3\
    );
\result_1_4_reg_701[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(4),
      I3 => tmp_s_fu_103_p2(4),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_1_4_reg_701[4]_i_5_n_3\
    );
\result_1_4_reg_701[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(7),
      I1 => tmp_3_reg_137(7),
      I2 => tmp_fu_88_p2(31),
      I3 => result_1_4_reg_701_reg(7),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_15_reg_579_reg[21]\(7),
      O => \result_1_4_reg_701[4]_i_6_n_3\
    );
\result_1_4_reg_701[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(6),
      I1 => tmp_3_reg_137(6),
      I2 => tmp_fu_88_p2(31),
      I3 => result_1_4_reg_701_reg(6),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_15_reg_579_reg[21]\(6),
      O => \result_1_4_reg_701[4]_i_7_n_3\
    );
\result_1_4_reg_701[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(5),
      I1 => tmp_3_reg_137(5),
      I2 => tmp_fu_88_p2(31),
      I3 => result_1_4_reg_701_reg(5),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_15_reg_579_reg[21]\(5),
      O => \result_1_4_reg_701[4]_i_8_n_3\
    );
\result_1_4_reg_701[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(4),
      I1 => tmp_3_reg_137(4),
      I2 => tmp_fu_88_p2(31),
      I3 => result_1_4_reg_701_reg(4),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_15_reg_579_reg[21]\(4),
      O => \result_1_4_reg_701[4]_i_9_n_3\
    );
\result_1_4_reg_701[8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(12),
      O => p_0_in(12)
    );
\result_1_4_reg_701[8]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(11),
      O => p_0_in(11)
    );
\result_1_4_reg_701[8]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(10),
      O => p_0_in(10)
    );
\result_1_4_reg_701[8]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(9),
      O => p_0_in(9)
    );
\result_1_4_reg_701[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(11),
      I3 => tmp_s_fu_103_p2(11),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_1_4_reg_701[8]_i_2_n_3\
    );
\result_1_4_reg_701[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(10),
      I3 => tmp_s_fu_103_p2(10),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_1_4_reg_701[8]_i_3_n_3\
    );
\result_1_4_reg_701[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(9),
      I3 => tmp_s_fu_103_p2(9),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_1_4_reg_701[8]_i_4_n_3\
    );
\result_1_4_reg_701[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(8),
      I3 => tmp_s_fu_103_p2(8),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_1_4_reg_701[8]_i_5_n_3\
    );
\result_1_4_reg_701[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(11),
      I1 => tmp_3_reg_137(11),
      I2 => tmp_fu_88_p2(31),
      I3 => result_1_4_reg_701_reg(11),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_15_reg_579_reg[21]\(11),
      O => \result_1_4_reg_701[8]_i_6_n_3\
    );
\result_1_4_reg_701[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(10),
      I1 => tmp_3_reg_137(10),
      I2 => tmp_fu_88_p2(31),
      I3 => result_1_4_reg_701_reg(10),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_15_reg_579_reg[21]\(10),
      O => \result_1_4_reg_701[8]_i_7_n_3\
    );
\result_1_4_reg_701[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(9),
      I1 => tmp_3_reg_137(9),
      I2 => tmp_fu_88_p2(31),
      I3 => result_1_4_reg_701_reg(9),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_15_reg_579_reg[21]\(9),
      O => \result_1_4_reg_701[8]_i_8_n_3\
    );
\result_1_4_reg_701[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(8),
      I1 => tmp_3_reg_137(8),
      I2 => tmp_fu_88_p2(31),
      I3 => result_1_4_reg_701_reg(8),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_15_reg_579_reg[21]\(8),
      O => \result_1_4_reg_701[8]_i_9_n_3\
    );
\result_1_4_reg_701_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_1_4_reg_701_reg[0]_i_1_n_3\,
      CO(2) => \result_1_4_reg_701_reg[0]_i_1_n_4\,
      CO(1) => \result_1_4_reg_701_reg[0]_i_1_n_5\,
      CO(0) => \result_1_4_reg_701_reg[0]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_1_4_reg_701[0]_i_2_n_3\,
      DI(2) => \result_1_4_reg_701[0]_i_3_n_3\,
      DI(1) => \result_1_4_reg_701[0]_i_4_n_3\,
      DI(0) => \result_1_4_reg_701[0]_i_5_n_3\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \result_1_4_reg_701[0]_i_6_n_3\,
      S(2) => \result_1_4_reg_701[0]_i_7_n_3\,
      S(1) => \result_1_4_reg_701[0]_i_8_n_3\,
      S(0) => \result_1_4_reg_701[0]_i_9_n_3\
    );
\result_1_4_reg_701_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_1_4_reg_701_reg[0]_i_10_n_3\,
      CO(2) => \result_1_4_reg_701_reg[0]_i_10_n_4\,
      CO(1) => \result_1_4_reg_701_reg[0]_i_10_n_5\,
      CO(0) => \result_1_4_reg_701_reg[0]_i_10_n_6\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(4 downto 1),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\result_1_4_reg_701_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_1_4_reg_701_reg[8]_i_1_n_3\,
      CO(3) => \result_1_4_reg_701_reg[12]_i_1_n_3\,
      CO(2) => \result_1_4_reg_701_reg[12]_i_1_n_4\,
      CO(1) => \result_1_4_reg_701_reg[12]_i_1_n_5\,
      CO(0) => \result_1_4_reg_701_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_1_4_reg_701[12]_i_2_n_3\,
      DI(2) => \result_1_4_reg_701[12]_i_3_n_3\,
      DI(1) => \result_1_4_reg_701[12]_i_4_n_3\,
      DI(0) => \result_1_4_reg_701[12]_i_5_n_3\,
      O(3 downto 0) => \result_1_4_reg_701_reg[15]\(3 downto 0),
      S(3) => \result_1_4_reg_701[12]_i_6_n_3\,
      S(2) => \result_1_4_reg_701[12]_i_7_n_3\,
      S(1) => \result_1_4_reg_701[12]_i_8_n_3\,
      S(0) => \result_1_4_reg_701[12]_i_9_n_3\
    );
\result_1_4_reg_701_reg[12]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_1_4_reg_701_reg[8]_i_10_n_3\,
      CO(3) => \result_1_4_reg_701_reg[12]_i_10_n_3\,
      CO(2) => \result_1_4_reg_701_reg[12]_i_10_n_4\,
      CO(1) => \result_1_4_reg_701_reg[12]_i_10_n_5\,
      CO(0) => \result_1_4_reg_701_reg[12]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(16 downto 13),
      S(3 downto 0) => p_0_in(16 downto 13)
    );
\result_1_4_reg_701_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_1_4_reg_701_reg[12]_i_1_n_3\,
      CO(3) => \result_1_4_reg_701_reg[16]_i_1_n_3\,
      CO(2) => \result_1_4_reg_701_reg[16]_i_1_n_4\,
      CO(1) => \result_1_4_reg_701_reg[16]_i_1_n_5\,
      CO(0) => \result_1_4_reg_701_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_1_4_reg_701[16]_i_2_n_3\,
      DI(2) => \result_1_4_reg_701[16]_i_3_n_3\,
      DI(1) => \result_1_4_reg_701[16]_i_4_n_3\,
      DI(0) => \result_1_4_reg_701[16]_i_5_n_3\,
      O(3 downto 0) => \result_1_4_reg_701_reg[19]\(3 downto 0),
      S(3) => \result_1_4_reg_701[16]_i_6_n_3\,
      S(2) => \result_1_4_reg_701[16]_i_7_n_3\,
      S(1) => \result_1_4_reg_701[16]_i_8_n_3\,
      S(0) => \result_1_4_reg_701[16]_i_9_n_3\
    );
\result_1_4_reg_701_reg[16]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_1_4_reg_701_reg[12]_i_10_n_3\,
      CO(3) => \result_1_4_reg_701_reg[16]_i_10_n_3\,
      CO(2) => \result_1_4_reg_701_reg[16]_i_10_n_4\,
      CO(1) => \result_1_4_reg_701_reg[16]_i_10_n_5\,
      CO(0) => \result_1_4_reg_701_reg[16]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(20 downto 17),
      S(3 downto 0) => p_0_in(20 downto 17)
    );
\result_1_4_reg_701_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_1_4_reg_701_reg[16]_i_1_n_3\,
      CO(3) => \result_1_4_reg_701_reg[20]_i_1_n_3\,
      CO(2) => \result_1_4_reg_701_reg[20]_i_1_n_4\,
      CO(1) => \result_1_4_reg_701_reg[20]_i_1_n_5\,
      CO(0) => \result_1_4_reg_701_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_1_4_reg_701[20]_i_2_n_3\,
      DI(2) => \result_1_4_reg_701[20]_i_2_n_3\,
      DI(1) => \result_1_4_reg_701[20]_i_3_n_3\,
      DI(0) => \result_1_4_reg_701[20]_i_4_n_3\,
      O(3 downto 0) => \result_1_4_reg_701_reg[23]\(3 downto 0),
      S(3 downto 2) => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0_0\(1 downto 0),
      S(1) => \result_1_4_reg_701[20]_i_7_n_3\,
      S(0) => \result_1_4_reg_701[20]_i_8_n_3\
    );
\result_1_4_reg_701_reg[20]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_1_4_reg_701_reg[16]_i_10_n_3\,
      CO(3 downto 2) => \NLW_result_1_4_reg_701_reg[20]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => \NLW_result_1_4_reg_701_reg[20]_i_9_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_result_1_4_reg_701_reg[20]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_s_fu_103_p2(21),
      S(3 downto 1) => B"001",
      S(0) => p_0_in(21)
    );
\result_1_4_reg_701_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_1_4_reg_701_reg[20]_i_1_n_3\,
      CO(3) => \result_1_4_reg_701_reg[24]_i_1_n_3\,
      CO(2) => \result_1_4_reg_701_reg[24]_i_1_n_4\,
      CO(1) => \result_1_4_reg_701_reg[24]_i_1_n_5\,
      CO(0) => \result_1_4_reg_701_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_1_4_reg_701[20]_i_2_n_3\,
      DI(2) => \result_1_4_reg_701[20]_i_2_n_3\,
      DI(1) => \result_1_4_reg_701[20]_i_2_n_3\,
      DI(0) => \result_1_4_reg_701[20]_i_2_n_3\,
      O(3 downto 0) => \result_1_4_reg_701_reg[27]\(3 downto 0),
      S(3 downto 0) => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0_1\(3 downto 0)
    );
\result_1_4_reg_701_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_1_4_reg_701_reg[24]_i_1_n_3\,
      CO(3) => \NLW_result_1_4_reg_701_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \result_1_4_reg_701_reg[28]_i_1_n_4\,
      CO(1) => \result_1_4_reg_701_reg[28]_i_1_n_5\,
      CO(0) => \result_1_4_reg_701_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \result_1_4_reg_701[20]_i_2_n_3\,
      DI(1) => \result_1_4_reg_701[20]_i_2_n_3\,
      DI(0) => \result_1_4_reg_701[20]_i_2_n_3\,
      O(3 downto 0) => \result_1_4_reg_701_reg[31]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\result_1_4_reg_701_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_1_4_reg_701_reg[0]_i_1_n_3\,
      CO(3) => \result_1_4_reg_701_reg[4]_i_1_n_3\,
      CO(2) => \result_1_4_reg_701_reg[4]_i_1_n_4\,
      CO(1) => \result_1_4_reg_701_reg[4]_i_1_n_5\,
      CO(0) => \result_1_4_reg_701_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_1_4_reg_701[4]_i_2_n_3\,
      DI(2) => \result_1_4_reg_701[4]_i_3_n_3\,
      DI(1) => \result_1_4_reg_701[4]_i_4_n_3\,
      DI(0) => \result_1_4_reg_701[4]_i_5_n_3\,
      O(3 downto 0) => \result_1_4_reg_701_reg[7]\(3 downto 0),
      S(3) => \result_1_4_reg_701[4]_i_6_n_3\,
      S(2) => \result_1_4_reg_701[4]_i_7_n_3\,
      S(1) => \result_1_4_reg_701[4]_i_8_n_3\,
      S(0) => \result_1_4_reg_701[4]_i_9_n_3\
    );
\result_1_4_reg_701_reg[4]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_1_4_reg_701_reg[0]_i_10_n_3\,
      CO(3) => \result_1_4_reg_701_reg[4]_i_10_n_3\,
      CO(2) => \result_1_4_reg_701_reg[4]_i_10_n_4\,
      CO(1) => \result_1_4_reg_701_reg[4]_i_10_n_5\,
      CO(0) => \result_1_4_reg_701_reg[4]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(8 downto 5),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
\result_1_4_reg_701_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_1_4_reg_701_reg[4]_i_1_n_3\,
      CO(3) => \result_1_4_reg_701_reg[8]_i_1_n_3\,
      CO(2) => \result_1_4_reg_701_reg[8]_i_1_n_4\,
      CO(1) => \result_1_4_reg_701_reg[8]_i_1_n_5\,
      CO(0) => \result_1_4_reg_701_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_1_4_reg_701[8]_i_2_n_3\,
      DI(2) => \result_1_4_reg_701[8]_i_3_n_3\,
      DI(1) => \result_1_4_reg_701[8]_i_4_n_3\,
      DI(0) => \result_1_4_reg_701[8]_i_5_n_3\,
      O(3 downto 0) => \result_1_4_reg_701_reg[11]\(3 downto 0),
      S(3) => \result_1_4_reg_701[8]_i_6_n_3\,
      S(2) => \result_1_4_reg_701[8]_i_7_n_3\,
      S(1) => \result_1_4_reg_701[8]_i_8_n_3\,
      S(0) => \result_1_4_reg_701[8]_i_9_n_3\
    );
\result_1_4_reg_701_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_1_4_reg_701_reg[4]_i_10_n_3\,
      CO(3) => \result_1_4_reg_701_reg[8]_i_10_n_3\,
      CO(2) => \result_1_4_reg_701_reg[8]_i_10_n_4\,
      CO(1) => \result_1_4_reg_701_reg[8]_i_10_n_5\,
      CO(0) => \result_1_4_reg_701_reg[8]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(12 downto 9),
      S(3 downto 0) => p_0_in(12 downto 9)
    );
\tmp_3_reg_137_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_9,
      Q => tmp_3_reg_137(0),
      R => '0'
    );
\tmp_3_reg_137_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_21,
      Q => tmp_3_reg_137(10),
      R => '0'
    );
\tmp_3_reg_137_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_20,
      Q => tmp_3_reg_137(11),
      R => '0'
    );
\tmp_3_reg_137_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_19,
      Q => tmp_3_reg_137(12),
      R => '0'
    );
\tmp_3_reg_137_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_18,
      Q => tmp_3_reg_137(13),
      R => '0'
    );
\tmp_3_reg_137_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_17,
      Q => tmp_3_reg_137(14),
      R => '0'
    );
\tmp_3_reg_137_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_16,
      Q => tmp_3_reg_137(15),
      R => '0'
    );
\tmp_3_reg_137_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_15,
      Q => tmp_3_reg_137(16),
      R => '0'
    );
\tmp_3_reg_137_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_14,
      Q => tmp_3_reg_137(17),
      R => '0'
    );
\tmp_3_reg_137_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_13,
      Q => tmp_3_reg_137(18),
      R => '0'
    );
\tmp_3_reg_137_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_12,
      Q => tmp_3_reg_137(19),
      R => '0'
    );
\tmp_3_reg_137_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_8,
      Q => tmp_3_reg_137(1),
      R => '0'
    );
\tmp_3_reg_137_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_11,
      Q => tmp_3_reg_137(20),
      R => '0'
    );
\tmp_3_reg_137_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_10,
      Q => tmp_3_reg_137(21),
      R => '0'
    );
\tmp_3_reg_137_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_7,
      Q => tmp_3_reg_137(2),
      R => '0'
    );
\tmp_3_reg_137_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_6,
      Q => tmp_3_reg_137(3),
      R => '0'
    );
\tmp_3_reg_137_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_5,
      Q => tmp_3_reg_137(4),
      R => '0'
    );
\tmp_3_reg_137_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_4,
      Q => tmp_3_reg_137(5),
      R => '0'
    );
\tmp_3_reg_137_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_3,
      Q => tmp_3_reg_137(6),
      R => '0'
    );
\tmp_3_reg_137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_24,
      Q => tmp_3_reg_137(7),
      R => '0'
    );
\tmp_3_reg_137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_23,
      Q => tmp_3_reg_137(8),
      R => '0'
    );
\tmp_3_reg_137_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_22,
      Q => tmp_3_reg_137(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_2 is
  port (
    ap_pipeline_reg_pp0_iter6_b_read_reg_117 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_2_4_reg_690_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_2_4_reg_690_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_2_4_reg_690_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_2_4_reg_690_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_2_4_reg_690_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_2_4_reg_690_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_2_4_reg_690_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_2_4_reg_690_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weight_2_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_V_data_V_0_sel_rd_reg_rep : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \inStream_V_data_V_0_payload_B_reg[30]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \inStream_V_data_V_0_sel_rd_reg_rep__0\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_A_reg[31]_rep\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_B_reg[31]_rep\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\ : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    result_2_4_reg_690_reg : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \result_9_13_reg_568_reg[21]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \inStream_V_data_V_0_sel_rd_reg_rep__1\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_B_reg[31]_rep__0\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_A_reg[31]_rep__0\ : in STD_LOGIC;
    \inStream_V_data_V_0_sel_rd_reg_rep__3\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \inStream_V_data_V_0_payload_B_reg[31]_rep_0\ : in STD_LOGIC;
    inStream_V_data_V_0_sel_rd_reg_rep_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_2 : entity is "fixed_point_mul";
end design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_2;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_2 is
  signal a_assign_fu_44_p3 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal a_assign_reg_127 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \a_assign_reg_127[12]_i_3__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_4__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_5__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_6__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_3__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_4__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_5__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_6__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_3__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_4__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_5__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_6__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_3__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_4__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_5__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_6__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_3__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_4__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_5__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_6__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_2__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_3__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_4__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_3__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_4__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_5__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_6__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_3__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_4__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_5__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_6__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__1_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__1_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__1_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__1_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__1_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__1_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__1_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__1_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__1_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__1_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__1_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__1_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__1_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__1_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__1_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_1__0_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_1__0_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__1_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__1_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__1_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__1_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__1_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__1_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__1_n_6\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\ : STD_LOGIC;
  signal \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b_assign_reg_132 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cnn_fc_i50_o10_mubkb_U0_n_10 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_11 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_12 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_13 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_14 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_15 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_16 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_17 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_18 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_19 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_20 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_21 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_22 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_23 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_24 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_3 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_4 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_5 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_6 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_7 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_8 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \result_2_4_reg_690[0]_i_2_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[0]_i_3_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[0]_i_4_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[0]_i_5_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[0]_i_6_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[0]_i_7_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[0]_i_8_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[0]_i_9_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[12]_i_2_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[12]_i_3_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[12]_i_4_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[12]_i_5_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[12]_i_6_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[12]_i_7_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[12]_i_8_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[12]_i_9_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[16]_i_2_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[16]_i_3_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[16]_i_4_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[16]_i_5_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[16]_i_6_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[16]_i_7_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[16]_i_8_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[16]_i_9_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[20]_i_2_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[20]_i_3_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[20]_i_4_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[20]_i_7_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[20]_i_8_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[4]_i_2_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[4]_i_3_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[4]_i_4_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[4]_i_5_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[4]_i_6_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[4]_i_7_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[4]_i_8_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[4]_i_9_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[8]_i_2_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[8]_i_3_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[8]_i_4_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[8]_i_5_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[8]_i_6_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[8]_i_7_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[8]_i_8_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690[8]_i_9_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[0]_i_10_n_6\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[12]_i_10_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[12]_i_10_n_4\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[12]_i_10_n_5\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[12]_i_10_n_6\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[16]_i_10_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[16]_i_10_n_4\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[16]_i_10_n_5\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[16]_i_10_n_6\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \^result_2_4_reg_690_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \result_2_4_reg_690_reg[4]_i_10_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[4]_i_10_n_4\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[4]_i_10_n_5\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[4]_i_10_n_6\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \result_2_4_reg_690_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal tmp_2_fu_38_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_3_reg_137 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal tmp_fu_88_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal tmp_s_fu_103_p2 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal \NLW_a_assign_reg_127_reg[31]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_a_assign_reg_127_reg[31]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_2_4_reg_690_reg[20]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result_2_4_reg_690_reg[20]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_result_2_4_reg_690_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_760/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_760/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 ";
begin
  ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) <= \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0);
  \result_2_4_reg_690_reg[31]\(0) <= \^result_2_4_reg_690_reg[31]\(0);
\a_assign_reg_127[10]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(10),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(9),
      I5 => Q(9),
      O => a_assign_fu_44_p3(10)
    );
\a_assign_reg_127[11]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(11),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(10),
      I5 => Q(10),
      O => a_assign_fu_44_p3(11)
    );
\a_assign_reg_127[12]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(12),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(11),
      I5 => Q(11),
      O => a_assign_fu_44_p3(12)
    );
\a_assign_reg_127[12]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(11),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(11),
      O => \a_assign_reg_127[12]_i_3__2_n_3\
    );
\a_assign_reg_127[12]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(10),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(10),
      O => \a_assign_reg_127[12]_i_4__2_n_3\
    );
\a_assign_reg_127[12]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(9),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(9),
      O => \a_assign_reg_127[12]_i_5__2_n_3\
    );
\a_assign_reg_127[12]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(8),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(8),
      O => \a_assign_reg_127[12]_i_6__2_n_3\
    );
\a_assign_reg_127[13]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(13),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(12),
      I5 => Q(12),
      O => a_assign_fu_44_p3(13)
    );
\a_assign_reg_127[14]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(14),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(13),
      I5 => Q(13),
      O => a_assign_fu_44_p3(14)
    );
\a_assign_reg_127[15]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(15),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(14),
      I5 => Q(14),
      O => a_assign_fu_44_p3(15)
    );
\a_assign_reg_127[16]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(16),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(15),
      I5 => Q(15),
      O => a_assign_fu_44_p3(16)
    );
\a_assign_reg_127[16]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(15),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(15),
      O => \a_assign_reg_127[16]_i_3__2_n_3\
    );
\a_assign_reg_127[16]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(14),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(14),
      O => \a_assign_reg_127[16]_i_4__2_n_3\
    );
\a_assign_reg_127[16]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(13),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(13),
      O => \a_assign_reg_127[16]_i_5__2_n_3\
    );
\a_assign_reg_127[16]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(12),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(12),
      O => \a_assign_reg_127[16]_i_6__2_n_3\
    );
\a_assign_reg_127[17]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(17),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(16),
      I5 => Q(16),
      O => a_assign_fu_44_p3(17)
    );
\a_assign_reg_127[18]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(18),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(17),
      I5 => Q(17),
      O => a_assign_fu_44_p3(18)
    );
\a_assign_reg_127[19]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(19),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(18),
      I5 => Q(18),
      O => a_assign_fu_44_p3(19)
    );
\a_assign_reg_127[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(1),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(0),
      I5 => Q(0),
      O => a_assign_fu_44_p3(1)
    );
\a_assign_reg_127[20]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(20),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(19),
      I5 => Q(19),
      O => a_assign_fu_44_p3(20)
    );
\a_assign_reg_127[20]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(19),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(19),
      O => \a_assign_reg_127[20]_i_3__2_n_3\
    );
\a_assign_reg_127[20]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(18),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(18),
      O => \a_assign_reg_127[20]_i_4__2_n_3\
    );
\a_assign_reg_127[20]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(17),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(17),
      O => \a_assign_reg_127[20]_i_5__2_n_3\
    );
\a_assign_reg_127[20]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(16),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(16),
      O => \a_assign_reg_127[20]_i_6__2_n_3\
    );
\a_assign_reg_127[21]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(21),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(20),
      I5 => Q(20),
      O => a_assign_fu_44_p3(21)
    );
\a_assign_reg_127[22]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(22),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(21),
      I5 => Q(21),
      O => a_assign_fu_44_p3(22)
    );
\a_assign_reg_127[23]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(23),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(22),
      I5 => Q(22),
      O => a_assign_fu_44_p3(23)
    );
\a_assign_reg_127[24]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(24),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(23),
      I5 => Q(23),
      O => a_assign_fu_44_p3(24)
    );
\a_assign_reg_127[24]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(23),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(23),
      O => \a_assign_reg_127[24]_i_3__2_n_3\
    );
\a_assign_reg_127[24]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(22),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(22),
      O => \a_assign_reg_127[24]_i_4__2_n_3\
    );
\a_assign_reg_127[24]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(21),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(21),
      O => \a_assign_reg_127[24]_i_5__2_n_3\
    );
\a_assign_reg_127[24]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(20),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(20),
      O => \a_assign_reg_127[24]_i_6__2_n_3\
    );
\a_assign_reg_127[25]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(25),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(24),
      I5 => Q(24),
      O => a_assign_fu_44_p3(25)
    );
\a_assign_reg_127[26]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(26),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(25),
      I5 => Q(25),
      O => a_assign_fu_44_p3(26)
    );
\a_assign_reg_127[27]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(27),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(26),
      I5 => Q(26),
      O => a_assign_fu_44_p3(27)
    );
\a_assign_reg_127[28]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(28),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(27),
      I5 => Q(27),
      O => a_assign_fu_44_p3(28)
    );
\a_assign_reg_127[28]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(27),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(27),
      O => \a_assign_reg_127[28]_i_3__2_n_3\
    );
\a_assign_reg_127[28]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(26),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(26),
      O => \a_assign_reg_127[28]_i_4__2_n_3\
    );
\a_assign_reg_127[28]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(25),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(25),
      O => \a_assign_reg_127[28]_i_5__2_n_3\
    );
\a_assign_reg_127[28]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(24),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(24),
      O => \a_assign_reg_127[28]_i_6__2_n_3\
    );
\a_assign_reg_127[29]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(29),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(28),
      I5 => Q(28),
      O => a_assign_fu_44_p3(29)
    );
\a_assign_reg_127[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(2),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(1),
      I5 => Q(1),
      O => a_assign_fu_44_p3(2)
    );
\a_assign_reg_127[30]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(30),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(29),
      I5 => Q(29),
      O => a_assign_fu_44_p3(30)
    );
\a_assign_reg_127[31]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      O => \a_assign_reg_127[31]_i_2__1_n_3\
    );
\a_assign_reg_127[31]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(29),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(29),
      O => \a_assign_reg_127[31]_i_3__2_n_3\
    );
\a_assign_reg_127[31]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(28),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(28),
      O => \a_assign_reg_127[31]_i_4__2_n_3\
    );
\a_assign_reg_127[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(3),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(2),
      I5 => Q(2),
      O => a_assign_fu_44_p3(3)
    );
\a_assign_reg_127[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(4),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(3),
      I5 => Q(3),
      O => a_assign_fu_44_p3(4)
    );
\a_assign_reg_127[4]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(3),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(3),
      O => \a_assign_reg_127[4]_i_3__2_n_3\
    );
\a_assign_reg_127[4]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(2),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(2),
      O => \a_assign_reg_127[4]_i_4__2_n_3\
    );
\a_assign_reg_127[4]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(1),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(1),
      O => \a_assign_reg_127[4]_i_5__2_n_3\
    );
\a_assign_reg_127[4]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(0),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(0),
      O => \a_assign_reg_127[4]_i_6__2_n_3\
    );
\a_assign_reg_127[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(5),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(4),
      I5 => Q(4),
      O => a_assign_fu_44_p3(5)
    );
\a_assign_reg_127[6]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(6),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(5),
      I5 => Q(5),
      O => a_assign_fu_44_p3(6)
    );
\a_assign_reg_127[7]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(7),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(6),
      I5 => Q(6),
      O => a_assign_fu_44_p3(7)
    );
\a_assign_reg_127[8]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(8),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(7),
      I5 => Q(7),
      O => a_assign_fu_44_p3(8)
    );
\a_assign_reg_127[8]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(7),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(7),
      O => \a_assign_reg_127[8]_i_3__2_n_3\
    );
\a_assign_reg_127[8]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(6),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(6),
      O => \a_assign_reg_127[8]_i_4__2_n_3\
    );
\a_assign_reg_127[8]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(5),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(5),
      O => \a_assign_reg_127[8]_i_5__2_n_3\
    );
\a_assign_reg_127[8]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(4),
      I2 => \inStream_V_data_V_0_payload_B_reg[30]\(4),
      O => \a_assign_reg_127[8]_i_6__2_n_3\
    );
\a_assign_reg_127[9]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(9),
      I4 => \inStream_V_data_V_0_payload_B_reg[30]\(8),
      I5 => Q(8),
      O => a_assign_fu_44_p3(9)
    );
\a_assign_reg_127_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(10),
      Q => a_assign_reg_127(10),
      R => '0'
    );
\a_assign_reg_127_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(11),
      Q => a_assign_reg_127(11),
      R => '0'
    );
\a_assign_reg_127_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(12),
      Q => a_assign_reg_127(12),
      R => '0'
    );
\a_assign_reg_127_reg[12]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[8]_i_2__1_n_3\,
      CO(3) => \a_assign_reg_127_reg[12]_i_2__1_n_3\,
      CO(2) => \a_assign_reg_127_reg[12]_i_2__1_n_4\,
      CO(1) => \a_assign_reg_127_reg[12]_i_2__1_n_5\,
      CO(0) => \a_assign_reg_127_reg[12]_i_2__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(12 downto 9),
      S(3) => \a_assign_reg_127[12]_i_3__2_n_3\,
      S(2) => \a_assign_reg_127[12]_i_4__2_n_3\,
      S(1) => \a_assign_reg_127[12]_i_5__2_n_3\,
      S(0) => \a_assign_reg_127[12]_i_6__2_n_3\
    );
\a_assign_reg_127_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(13),
      Q => a_assign_reg_127(13),
      R => '0'
    );
\a_assign_reg_127_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(14),
      Q => a_assign_reg_127(14),
      R => '0'
    );
\a_assign_reg_127_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(15),
      Q => a_assign_reg_127(15),
      R => '0'
    );
\a_assign_reg_127_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(16),
      Q => a_assign_reg_127(16),
      R => '0'
    );
\a_assign_reg_127_reg[16]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[12]_i_2__1_n_3\,
      CO(3) => \a_assign_reg_127_reg[16]_i_2__1_n_3\,
      CO(2) => \a_assign_reg_127_reg[16]_i_2__1_n_4\,
      CO(1) => \a_assign_reg_127_reg[16]_i_2__1_n_5\,
      CO(0) => \a_assign_reg_127_reg[16]_i_2__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(16 downto 13),
      S(3) => \a_assign_reg_127[16]_i_3__2_n_3\,
      S(2) => \a_assign_reg_127[16]_i_4__2_n_3\,
      S(1) => \a_assign_reg_127[16]_i_5__2_n_3\,
      S(0) => \a_assign_reg_127[16]_i_6__2_n_3\
    );
\a_assign_reg_127_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(17),
      Q => a_assign_reg_127(17),
      R => '0'
    );
\a_assign_reg_127_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(18),
      Q => a_assign_reg_127(18),
      R => '0'
    );
\a_assign_reg_127_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(19),
      Q => a_assign_reg_127(19),
      R => '0'
    );
\a_assign_reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(1),
      Q => a_assign_reg_127(1),
      R => '0'
    );
\a_assign_reg_127_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(20),
      Q => a_assign_reg_127(20),
      R => '0'
    );
\a_assign_reg_127_reg[20]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[16]_i_2__1_n_3\,
      CO(3) => \a_assign_reg_127_reg[20]_i_2__1_n_3\,
      CO(2) => \a_assign_reg_127_reg[20]_i_2__1_n_4\,
      CO(1) => \a_assign_reg_127_reg[20]_i_2__1_n_5\,
      CO(0) => \a_assign_reg_127_reg[20]_i_2__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(20 downto 17),
      S(3) => \a_assign_reg_127[20]_i_3__2_n_3\,
      S(2) => \a_assign_reg_127[20]_i_4__2_n_3\,
      S(1) => \a_assign_reg_127[20]_i_5__2_n_3\,
      S(0) => \a_assign_reg_127[20]_i_6__2_n_3\
    );
\a_assign_reg_127_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(21),
      Q => a_assign_reg_127(21),
      R => '0'
    );
\a_assign_reg_127_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(22),
      Q => a_assign_reg_127(22),
      R => '0'
    );
\a_assign_reg_127_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(23),
      Q => a_assign_reg_127(23),
      R => '0'
    );
\a_assign_reg_127_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(24),
      Q => a_assign_reg_127(24),
      R => '0'
    );
\a_assign_reg_127_reg[24]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[20]_i_2__1_n_3\,
      CO(3) => \a_assign_reg_127_reg[24]_i_2__1_n_3\,
      CO(2) => \a_assign_reg_127_reg[24]_i_2__1_n_4\,
      CO(1) => \a_assign_reg_127_reg[24]_i_2__1_n_5\,
      CO(0) => \a_assign_reg_127_reg[24]_i_2__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(24 downto 21),
      S(3) => \a_assign_reg_127[24]_i_3__2_n_3\,
      S(2) => \a_assign_reg_127[24]_i_4__2_n_3\,
      S(1) => \a_assign_reg_127[24]_i_5__2_n_3\,
      S(0) => \a_assign_reg_127[24]_i_6__2_n_3\
    );
\a_assign_reg_127_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(25),
      Q => a_assign_reg_127(25),
      R => '0'
    );
\a_assign_reg_127_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(26),
      Q => a_assign_reg_127(26),
      R => '0'
    );
\a_assign_reg_127_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(27),
      Q => a_assign_reg_127(27),
      R => '0'
    );
\a_assign_reg_127_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(28),
      Q => a_assign_reg_127(28),
      R => '0'
    );
\a_assign_reg_127_reg[28]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[24]_i_2__1_n_3\,
      CO(3) => \a_assign_reg_127_reg[28]_i_2__1_n_3\,
      CO(2) => \a_assign_reg_127_reg[28]_i_2__1_n_4\,
      CO(1) => \a_assign_reg_127_reg[28]_i_2__1_n_5\,
      CO(0) => \a_assign_reg_127_reg[28]_i_2__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(28 downto 25),
      S(3) => \a_assign_reg_127[28]_i_3__2_n_3\,
      S(2) => \a_assign_reg_127[28]_i_4__2_n_3\,
      S(1) => \a_assign_reg_127[28]_i_5__2_n_3\,
      S(0) => \a_assign_reg_127[28]_i_6__2_n_3\
    );
\a_assign_reg_127_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(29),
      Q => a_assign_reg_127(29),
      R => '0'
    );
\a_assign_reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(2),
      Q => a_assign_reg_127(2),
      R => '0'
    );
\a_assign_reg_127_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(30),
      Q => a_assign_reg_127(30),
      R => '0'
    );
\a_assign_reg_127_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => tmp_2_fu_38_p2(31),
      Q => a_assign_reg_127(31),
      R => \inStream_V_data_V_0_payload_B_reg[31]_rep_0\
    );
\a_assign_reg_127_reg[31]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[28]_i_2__1_n_3\,
      CO(3 downto 2) => \NLW_a_assign_reg_127_reg[31]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \a_assign_reg_127_reg[31]_i_1__0_n_5\,
      CO(0) => \a_assign_reg_127_reg[31]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_a_assign_reg_127_reg[31]_i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_2_fu_38_p2(31 downto 29),
      S(3) => '0',
      S(2) => \a_assign_reg_127[31]_i_2__1_n_3\,
      S(1) => \a_assign_reg_127[31]_i_3__2_n_3\,
      S(0) => \a_assign_reg_127[31]_i_4__2_n_3\
    );
\a_assign_reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(3),
      Q => a_assign_reg_127(3),
      R => '0'
    );
\a_assign_reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(4),
      Q => a_assign_reg_127(4),
      R => '0'
    );
\a_assign_reg_127_reg[4]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \a_assign_reg_127_reg[4]_i_2__1_n_3\,
      CO(2) => \a_assign_reg_127_reg[4]_i_2__1_n_4\,
      CO(1) => \a_assign_reg_127_reg[4]_i_2__1_n_5\,
      CO(0) => \a_assign_reg_127_reg[4]_i_2__1_n_6\,
      CYINIT => inStream_V_data_V_0_sel_rd_reg_rep_0,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(4 downto 1),
      S(3) => \a_assign_reg_127[4]_i_3__2_n_3\,
      S(2) => \a_assign_reg_127[4]_i_4__2_n_3\,
      S(1) => \a_assign_reg_127[4]_i_5__2_n_3\,
      S(0) => \a_assign_reg_127[4]_i_6__2_n_3\
    );
\a_assign_reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(5),
      Q => a_assign_reg_127(5),
      R => '0'
    );
\a_assign_reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(6),
      Q => a_assign_reg_127(6),
      R => '0'
    );
\a_assign_reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(7),
      Q => a_assign_reg_127(7),
      R => '0'
    );
\a_assign_reg_127_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(8),
      Q => a_assign_reg_127(8),
      R => '0'
    );
\a_assign_reg_127_reg[8]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[4]_i_2__1_n_3\,
      CO(3) => \a_assign_reg_127_reg[8]_i_2__1_n_3\,
      CO(2) => \a_assign_reg_127_reg[8]_i_2__1_n_4\,
      CO(1) => \a_assign_reg_127_reg[8]_i_2__1_n_5\,
      CO(0) => \a_assign_reg_127_reg[8]_i_2__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(8 downto 5),
      S(3) => \a_assign_reg_127[8]_i_3__2_n_3\,
      S(2) => \a_assign_reg_127[8]_i_4__2_n_3\,
      S(1) => \a_assign_reg_127[8]_i_5__2_n_3\,
      S(0) => \a_assign_reg_127[8]_i_6__2_n_3\
    );
\a_assign_reg_127_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(9),
      Q => a_assign_reg_127(9),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => weight_2_q0(0),
      Q => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\
    );
\ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\,
      Q => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      R => '0'
    );
\b_assign_reg_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(0),
      Q => b_assign_reg_132(0),
      R => '0'
    );
\b_assign_reg_132_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(10),
      Q => b_assign_reg_132(10),
      R => '0'
    );
\b_assign_reg_132_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(11),
      Q => b_assign_reg_132(11),
      R => '0'
    );
\b_assign_reg_132_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(12),
      Q => b_assign_reg_132(12),
      R => '0'
    );
\b_assign_reg_132_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(13),
      Q => b_assign_reg_132(13),
      R => '0'
    );
\b_assign_reg_132_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(14),
      Q => b_assign_reg_132(14),
      R => '0'
    );
\b_assign_reg_132_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(15),
      Q => b_assign_reg_132(15),
      R => '0'
    );
\b_assign_reg_132_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(16),
      Q => b_assign_reg_132(16),
      R => '0'
    );
\b_assign_reg_132_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(17),
      Q => b_assign_reg_132(17),
      R => '0'
    );
\b_assign_reg_132_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(18),
      Q => b_assign_reg_132(18),
      R => '0'
    );
\b_assign_reg_132_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(19),
      Q => b_assign_reg_132(19),
      R => '0'
    );
\b_assign_reg_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(1),
      Q => b_assign_reg_132(1),
      R => '0'
    );
\b_assign_reg_132_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(20),
      Q => b_assign_reg_132(20),
      R => '0'
    );
\b_assign_reg_132_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(21),
      Q => b_assign_reg_132(21),
      R => '0'
    );
\b_assign_reg_132_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(22),
      Q => b_assign_reg_132(22),
      R => '0'
    );
\b_assign_reg_132_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(23),
      Q => b_assign_reg_132(23),
      R => '0'
    );
\b_assign_reg_132_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(24),
      Q => b_assign_reg_132(24),
      R => '0'
    );
\b_assign_reg_132_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(25),
      Q => b_assign_reg_132(25),
      R => '0'
    );
\b_assign_reg_132_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(26),
      Q => b_assign_reg_132(26),
      R => '0'
    );
\b_assign_reg_132_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(27),
      Q => b_assign_reg_132(27),
      R => '0'
    );
\b_assign_reg_132_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(28),
      Q => b_assign_reg_132(28),
      R => '0'
    );
\b_assign_reg_132_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(29),
      Q => b_assign_reg_132(29),
      R => '0'
    );
\b_assign_reg_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(2),
      Q => b_assign_reg_132(2),
      R => '0'
    );
\b_assign_reg_132_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(30),
      Q => b_assign_reg_132(30),
      R => '0'
    );
\b_assign_reg_132_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(31),
      Q => b_assign_reg_132(31),
      R => '0'
    );
\b_assign_reg_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(3),
      Q => b_assign_reg_132(3),
      R => '0'
    );
\b_assign_reg_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(4),
      Q => b_assign_reg_132(4),
      R => '0'
    );
\b_assign_reg_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(5),
      Q => b_assign_reg_132(5),
      R => '0'
    );
\b_assign_reg_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(6),
      Q => b_assign_reg_132(6),
      R => '0'
    );
\b_assign_reg_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(7),
      Q => b_assign_reg_132(7),
      R => '0'
    );
\b_assign_reg_132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(8),
      Q => b_assign_reg_132(8),
      R => '0'
    );
\b_assign_reg_132_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(9),
      Q => b_assign_reg_132(9),
      R => '0'
    );
cnn_fc_i50_o10_mubkb_U0: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_22
     port map (
      Q(31 downto 0) => b_assign_reg_132(31 downto 0),
      ap_clk => ap_clk,
      in0(31 downto 1) => a_assign_reg_127(31 downto 1),
      in0(0) => in0(0),
      p_66_in => p_66_in,
      \tmp_3_reg_137_reg[0]__0\ => cnn_fc_i50_o10_mubkb_U0_n_9,
      \tmp_3_reg_137_reg[1]__0\ => cnn_fc_i50_o10_mubkb_U0_n_8,
      \tmp_3_reg_137_reg[21]\(14) => cnn_fc_i50_o10_mubkb_U0_n_10,
      \tmp_3_reg_137_reg[21]\(13) => cnn_fc_i50_o10_mubkb_U0_n_11,
      \tmp_3_reg_137_reg[21]\(12) => cnn_fc_i50_o10_mubkb_U0_n_12,
      \tmp_3_reg_137_reg[21]\(11) => cnn_fc_i50_o10_mubkb_U0_n_13,
      \tmp_3_reg_137_reg[21]\(10) => cnn_fc_i50_o10_mubkb_U0_n_14,
      \tmp_3_reg_137_reg[21]\(9) => cnn_fc_i50_o10_mubkb_U0_n_15,
      \tmp_3_reg_137_reg[21]\(8) => cnn_fc_i50_o10_mubkb_U0_n_16,
      \tmp_3_reg_137_reg[21]\(7) => cnn_fc_i50_o10_mubkb_U0_n_17,
      \tmp_3_reg_137_reg[21]\(6) => cnn_fc_i50_o10_mubkb_U0_n_18,
      \tmp_3_reg_137_reg[21]\(5) => cnn_fc_i50_o10_mubkb_U0_n_19,
      \tmp_3_reg_137_reg[21]\(4) => cnn_fc_i50_o10_mubkb_U0_n_20,
      \tmp_3_reg_137_reg[21]\(3) => cnn_fc_i50_o10_mubkb_U0_n_21,
      \tmp_3_reg_137_reg[21]\(2) => cnn_fc_i50_o10_mubkb_U0_n_22,
      \tmp_3_reg_137_reg[21]\(1) => cnn_fc_i50_o10_mubkb_U0_n_23,
      \tmp_3_reg_137_reg[21]\(0) => cnn_fc_i50_o10_mubkb_U0_n_24,
      \tmp_3_reg_137_reg[2]__0\ => cnn_fc_i50_o10_mubkb_U0_n_7,
      \tmp_3_reg_137_reg[3]__0\ => cnn_fc_i50_o10_mubkb_U0_n_6,
      \tmp_3_reg_137_reg[4]__0\ => cnn_fc_i50_o10_mubkb_U0_n_5,
      \tmp_3_reg_137_reg[5]__0\ => cnn_fc_i50_o10_mubkb_U0_n_4,
      \tmp_3_reg_137_reg[6]__0\ => cnn_fc_i50_o10_mubkb_U0_n_3
    );
\result_2_4_reg_690[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I1 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      O => tmp_fu_88_p2(31)
    );
\result_2_4_reg_690[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      O => p_0_in(0)
    );
\result_2_4_reg_690[0]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(4),
      O => p_0_in(4)
    );
\result_2_4_reg_690[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(3),
      O => p_0_in(3)
    );
\result_2_4_reg_690[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(2),
      O => p_0_in(2)
    );
\result_2_4_reg_690[0]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(1),
      O => p_0_in(1)
    );
\result_2_4_reg_690[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(3),
      I3 => tmp_s_fu_103_p2(3),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_2_4_reg_690[0]_i_2_n_3\
    );
\result_2_4_reg_690[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(2),
      I3 => tmp_s_fu_103_p2(2),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_2_4_reg_690[0]_i_3_n_3\
    );
\result_2_4_reg_690[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(1),
      I3 => tmp_s_fu_103_p2(1),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_2_4_reg_690[0]_i_4_n_3\
    );
\result_2_4_reg_690[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      I1 => \ap_CS_fsm_reg[4]\(0),
      O => \result_2_4_reg_690[0]_i_5_n_3\
    );
\result_2_4_reg_690[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(3),
      I1 => tmp_3_reg_137(3),
      I2 => tmp_fu_88_p2(31),
      I3 => result_2_4_reg_690_reg(3),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_13_reg_568_reg[21]\(3),
      O => \result_2_4_reg_690[0]_i_6_n_3\
    );
\result_2_4_reg_690[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(2),
      I1 => tmp_3_reg_137(2),
      I2 => tmp_fu_88_p2(31),
      I3 => result_2_4_reg_690_reg(2),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_13_reg_568_reg[21]\(2),
      O => \result_2_4_reg_690[0]_i_7_n_3\
    );
\result_2_4_reg_690[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(1),
      I1 => tmp_3_reg_137(1),
      I2 => tmp_fu_88_p2(31),
      I3 => result_2_4_reg_690_reg(1),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_13_reg_568_reg[21]\(1),
      O => \result_2_4_reg_690[0]_i_8_n_3\
    );
\result_2_4_reg_690[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      I1 => result_2_4_reg_690_reg(0),
      I2 => \ap_CS_fsm_reg[4]\(0),
      I3 => \result_9_13_reg_568_reg[21]\(0),
      O => \result_2_4_reg_690[0]_i_9_n_3\
    );
\result_2_4_reg_690[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(16),
      O => p_0_in(16)
    );
\result_2_4_reg_690[12]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(15),
      O => p_0_in(15)
    );
\result_2_4_reg_690[12]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(14),
      O => p_0_in(14)
    );
\result_2_4_reg_690[12]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(13),
      O => p_0_in(13)
    );
\result_2_4_reg_690[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(15),
      I3 => tmp_s_fu_103_p2(15),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_2_4_reg_690[12]_i_2_n_3\
    );
\result_2_4_reg_690[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(14),
      I3 => tmp_s_fu_103_p2(14),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_2_4_reg_690[12]_i_3_n_3\
    );
\result_2_4_reg_690[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(13),
      I3 => tmp_s_fu_103_p2(13),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_2_4_reg_690[12]_i_4_n_3\
    );
\result_2_4_reg_690[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(12),
      I3 => tmp_s_fu_103_p2(12),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_2_4_reg_690[12]_i_5_n_3\
    );
\result_2_4_reg_690[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(15),
      I1 => tmp_3_reg_137(15),
      I2 => tmp_fu_88_p2(31),
      I3 => result_2_4_reg_690_reg(15),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_13_reg_568_reg[21]\(15),
      O => \result_2_4_reg_690[12]_i_6_n_3\
    );
\result_2_4_reg_690[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(14),
      I1 => tmp_3_reg_137(14),
      I2 => tmp_fu_88_p2(31),
      I3 => result_2_4_reg_690_reg(14),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_13_reg_568_reg[21]\(14),
      O => \result_2_4_reg_690[12]_i_7_n_3\
    );
\result_2_4_reg_690[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(13),
      I1 => tmp_3_reg_137(13),
      I2 => tmp_fu_88_p2(31),
      I3 => result_2_4_reg_690_reg(13),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_13_reg_568_reg[21]\(13),
      O => \result_2_4_reg_690[12]_i_8_n_3\
    );
\result_2_4_reg_690[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(12),
      I1 => tmp_3_reg_137(12),
      I2 => tmp_fu_88_p2(31),
      I3 => result_2_4_reg_690_reg(12),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_13_reg_568_reg[21]\(12),
      O => \result_2_4_reg_690[12]_i_9_n_3\
    );
\result_2_4_reg_690[16]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(20),
      O => p_0_in(20)
    );
\result_2_4_reg_690[16]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(19),
      O => p_0_in(19)
    );
\result_2_4_reg_690[16]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(18),
      O => p_0_in(18)
    );
\result_2_4_reg_690[16]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(17),
      O => p_0_in(17)
    );
\result_2_4_reg_690[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(19),
      I3 => tmp_s_fu_103_p2(19),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_2_4_reg_690[16]_i_2_n_3\
    );
\result_2_4_reg_690[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(18),
      I3 => tmp_s_fu_103_p2(18),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_2_4_reg_690[16]_i_3_n_3\
    );
\result_2_4_reg_690[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(17),
      I3 => tmp_s_fu_103_p2(17),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_2_4_reg_690[16]_i_4_n_3\
    );
\result_2_4_reg_690[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(16),
      I3 => tmp_s_fu_103_p2(16),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_2_4_reg_690[16]_i_5_n_3\
    );
\result_2_4_reg_690[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(19),
      I1 => tmp_3_reg_137(19),
      I2 => tmp_fu_88_p2(31),
      I3 => result_2_4_reg_690_reg(19),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_13_reg_568_reg[21]\(19),
      O => \result_2_4_reg_690[16]_i_6_n_3\
    );
\result_2_4_reg_690[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(18),
      I1 => tmp_3_reg_137(18),
      I2 => tmp_fu_88_p2(31),
      I3 => result_2_4_reg_690_reg(18),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_13_reg_568_reg[21]\(18),
      O => \result_2_4_reg_690[16]_i_7_n_3\
    );
\result_2_4_reg_690[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(17),
      I1 => tmp_3_reg_137(17),
      I2 => tmp_fu_88_p2(31),
      I3 => result_2_4_reg_690_reg(17),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_13_reg_568_reg[21]\(17),
      O => \result_2_4_reg_690[16]_i_8_n_3\
    );
\result_2_4_reg_690[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(16),
      I1 => tmp_3_reg_137(16),
      I2 => tmp_fu_88_p2(31),
      I3 => result_2_4_reg_690_reg(16),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_13_reg_568_reg[21]\(16),
      O => \result_2_4_reg_690[16]_i_9_n_3\
    );
\result_2_4_reg_690[20]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(21),
      O => p_0_in(21)
    );
\result_2_4_reg_690[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \^result_2_4_reg_690_reg[31]\(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I3 => \ap_CS_fsm_reg[4]\(0),
      O => \result_2_4_reg_690[20]_i_2_n_3\
    );
\result_2_4_reg_690[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(21),
      I3 => tmp_s_fu_103_p2(21),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_2_4_reg_690[20]_i_3_n_3\
    );
\result_2_4_reg_690[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(20),
      I3 => tmp_s_fu_103_p2(20),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_2_4_reg_690[20]_i_4_n_3\
    );
\result_2_4_reg_690[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(21),
      I1 => tmp_3_reg_137(21),
      I2 => tmp_fu_88_p2(31),
      I3 => result_2_4_reg_690_reg(21),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_13_reg_568_reg[21]\(21),
      O => \result_2_4_reg_690[20]_i_7_n_3\
    );
\result_2_4_reg_690[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(20),
      I1 => tmp_3_reg_137(20),
      I2 => tmp_fu_88_p2(31),
      I3 => result_2_4_reg_690_reg(20),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_13_reg_568_reg[21]\(20),
      O => \result_2_4_reg_690[20]_i_8_n_3\
    );
\result_2_4_reg_690[4]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(8),
      O => p_0_in(8)
    );
\result_2_4_reg_690[4]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(7),
      O => p_0_in(7)
    );
\result_2_4_reg_690[4]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(6),
      O => p_0_in(6)
    );
\result_2_4_reg_690[4]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(5),
      O => p_0_in(5)
    );
\result_2_4_reg_690[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(7),
      I3 => tmp_s_fu_103_p2(7),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_2_4_reg_690[4]_i_2_n_3\
    );
\result_2_4_reg_690[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(6),
      I3 => tmp_s_fu_103_p2(6),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_2_4_reg_690[4]_i_3_n_3\
    );
\result_2_4_reg_690[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(5),
      I3 => tmp_s_fu_103_p2(5),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_2_4_reg_690[4]_i_4_n_3\
    );
\result_2_4_reg_690[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(4),
      I3 => tmp_s_fu_103_p2(4),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_2_4_reg_690[4]_i_5_n_3\
    );
\result_2_4_reg_690[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(7),
      I1 => tmp_3_reg_137(7),
      I2 => tmp_fu_88_p2(31),
      I3 => result_2_4_reg_690_reg(7),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_13_reg_568_reg[21]\(7),
      O => \result_2_4_reg_690[4]_i_6_n_3\
    );
\result_2_4_reg_690[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(6),
      I1 => tmp_3_reg_137(6),
      I2 => tmp_fu_88_p2(31),
      I3 => result_2_4_reg_690_reg(6),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_13_reg_568_reg[21]\(6),
      O => \result_2_4_reg_690[4]_i_7_n_3\
    );
\result_2_4_reg_690[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(5),
      I1 => tmp_3_reg_137(5),
      I2 => tmp_fu_88_p2(31),
      I3 => result_2_4_reg_690_reg(5),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_13_reg_568_reg[21]\(5),
      O => \result_2_4_reg_690[4]_i_8_n_3\
    );
\result_2_4_reg_690[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(4),
      I1 => tmp_3_reg_137(4),
      I2 => tmp_fu_88_p2(31),
      I3 => result_2_4_reg_690_reg(4),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_13_reg_568_reg[21]\(4),
      O => \result_2_4_reg_690[4]_i_9_n_3\
    );
\result_2_4_reg_690[8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(12),
      O => p_0_in(12)
    );
\result_2_4_reg_690[8]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(11),
      O => p_0_in(11)
    );
\result_2_4_reg_690[8]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(10),
      O => p_0_in(10)
    );
\result_2_4_reg_690[8]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(9),
      O => p_0_in(9)
    );
\result_2_4_reg_690[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(11),
      I3 => tmp_s_fu_103_p2(11),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_2_4_reg_690[8]_i_2_n_3\
    );
\result_2_4_reg_690[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(10),
      I3 => tmp_s_fu_103_p2(10),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_2_4_reg_690[8]_i_3_n_3\
    );
\result_2_4_reg_690[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(9),
      I3 => tmp_s_fu_103_p2(9),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_2_4_reg_690[8]_i_4_n_3\
    );
\result_2_4_reg_690[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(8),
      I3 => tmp_s_fu_103_p2(8),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_2_4_reg_690[8]_i_5_n_3\
    );
\result_2_4_reg_690[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(11),
      I1 => tmp_3_reg_137(11),
      I2 => tmp_fu_88_p2(31),
      I3 => result_2_4_reg_690_reg(11),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_13_reg_568_reg[21]\(11),
      O => \result_2_4_reg_690[8]_i_6_n_3\
    );
\result_2_4_reg_690[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(10),
      I1 => tmp_3_reg_137(10),
      I2 => tmp_fu_88_p2(31),
      I3 => result_2_4_reg_690_reg(10),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_13_reg_568_reg[21]\(10),
      O => \result_2_4_reg_690[8]_i_7_n_3\
    );
\result_2_4_reg_690[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(9),
      I1 => tmp_3_reg_137(9),
      I2 => tmp_fu_88_p2(31),
      I3 => result_2_4_reg_690_reg(9),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_13_reg_568_reg[21]\(9),
      O => \result_2_4_reg_690[8]_i_8_n_3\
    );
\result_2_4_reg_690[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(8),
      I1 => tmp_3_reg_137(8),
      I2 => tmp_fu_88_p2(31),
      I3 => result_2_4_reg_690_reg(8),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_13_reg_568_reg[21]\(8),
      O => \result_2_4_reg_690[8]_i_9_n_3\
    );
\result_2_4_reg_690_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_2_4_reg_690_reg[0]_i_1_n_3\,
      CO(2) => \result_2_4_reg_690_reg[0]_i_1_n_4\,
      CO(1) => \result_2_4_reg_690_reg[0]_i_1_n_5\,
      CO(0) => \result_2_4_reg_690_reg[0]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_2_4_reg_690[0]_i_2_n_3\,
      DI(2) => \result_2_4_reg_690[0]_i_3_n_3\,
      DI(1) => \result_2_4_reg_690[0]_i_4_n_3\,
      DI(0) => \result_2_4_reg_690[0]_i_5_n_3\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \result_2_4_reg_690[0]_i_6_n_3\,
      S(2) => \result_2_4_reg_690[0]_i_7_n_3\,
      S(1) => \result_2_4_reg_690[0]_i_8_n_3\,
      S(0) => \result_2_4_reg_690[0]_i_9_n_3\
    );
\result_2_4_reg_690_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_2_4_reg_690_reg[0]_i_10_n_3\,
      CO(2) => \result_2_4_reg_690_reg[0]_i_10_n_4\,
      CO(1) => \result_2_4_reg_690_reg[0]_i_10_n_5\,
      CO(0) => \result_2_4_reg_690_reg[0]_i_10_n_6\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(4 downto 1),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\result_2_4_reg_690_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_2_4_reg_690_reg[8]_i_1_n_3\,
      CO(3) => \result_2_4_reg_690_reg[12]_i_1_n_3\,
      CO(2) => \result_2_4_reg_690_reg[12]_i_1_n_4\,
      CO(1) => \result_2_4_reg_690_reg[12]_i_1_n_5\,
      CO(0) => \result_2_4_reg_690_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_2_4_reg_690[12]_i_2_n_3\,
      DI(2) => \result_2_4_reg_690[12]_i_3_n_3\,
      DI(1) => \result_2_4_reg_690[12]_i_4_n_3\,
      DI(0) => \result_2_4_reg_690[12]_i_5_n_3\,
      O(3 downto 0) => \result_2_4_reg_690_reg[15]\(3 downto 0),
      S(3) => \result_2_4_reg_690[12]_i_6_n_3\,
      S(2) => \result_2_4_reg_690[12]_i_7_n_3\,
      S(1) => \result_2_4_reg_690[12]_i_8_n_3\,
      S(0) => \result_2_4_reg_690[12]_i_9_n_3\
    );
\result_2_4_reg_690_reg[12]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_2_4_reg_690_reg[8]_i_10_n_3\,
      CO(3) => \result_2_4_reg_690_reg[12]_i_10_n_3\,
      CO(2) => \result_2_4_reg_690_reg[12]_i_10_n_4\,
      CO(1) => \result_2_4_reg_690_reg[12]_i_10_n_5\,
      CO(0) => \result_2_4_reg_690_reg[12]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(16 downto 13),
      S(3 downto 0) => p_0_in(16 downto 13)
    );
\result_2_4_reg_690_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_2_4_reg_690_reg[12]_i_1_n_3\,
      CO(3) => \result_2_4_reg_690_reg[16]_i_1_n_3\,
      CO(2) => \result_2_4_reg_690_reg[16]_i_1_n_4\,
      CO(1) => \result_2_4_reg_690_reg[16]_i_1_n_5\,
      CO(0) => \result_2_4_reg_690_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_2_4_reg_690[16]_i_2_n_3\,
      DI(2) => \result_2_4_reg_690[16]_i_3_n_3\,
      DI(1) => \result_2_4_reg_690[16]_i_4_n_3\,
      DI(0) => \result_2_4_reg_690[16]_i_5_n_3\,
      O(3 downto 0) => \result_2_4_reg_690_reg[19]\(3 downto 0),
      S(3) => \result_2_4_reg_690[16]_i_6_n_3\,
      S(2) => \result_2_4_reg_690[16]_i_7_n_3\,
      S(1) => \result_2_4_reg_690[16]_i_8_n_3\,
      S(0) => \result_2_4_reg_690[16]_i_9_n_3\
    );
\result_2_4_reg_690_reg[16]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_2_4_reg_690_reg[12]_i_10_n_3\,
      CO(3) => \result_2_4_reg_690_reg[16]_i_10_n_3\,
      CO(2) => \result_2_4_reg_690_reg[16]_i_10_n_4\,
      CO(1) => \result_2_4_reg_690_reg[16]_i_10_n_5\,
      CO(0) => \result_2_4_reg_690_reg[16]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(20 downto 17),
      S(3 downto 0) => p_0_in(20 downto 17)
    );
\result_2_4_reg_690_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_2_4_reg_690_reg[16]_i_1_n_3\,
      CO(3) => \result_2_4_reg_690_reg[20]_i_1_n_3\,
      CO(2) => \result_2_4_reg_690_reg[20]_i_1_n_4\,
      CO(1) => \result_2_4_reg_690_reg[20]_i_1_n_5\,
      CO(0) => \result_2_4_reg_690_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_2_4_reg_690[20]_i_2_n_3\,
      DI(2) => \result_2_4_reg_690[20]_i_2_n_3\,
      DI(1) => \result_2_4_reg_690[20]_i_3_n_3\,
      DI(0) => \result_2_4_reg_690[20]_i_4_n_3\,
      O(3 downto 0) => \result_2_4_reg_690_reg[23]\(3 downto 0),
      S(3 downto 2) => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0\(1 downto 0),
      S(1) => \result_2_4_reg_690[20]_i_7_n_3\,
      S(0) => \result_2_4_reg_690[20]_i_8_n_3\
    );
\result_2_4_reg_690_reg[20]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_2_4_reg_690_reg[16]_i_10_n_3\,
      CO(3 downto 2) => \NLW_result_2_4_reg_690_reg[20]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^result_2_4_reg_690_reg[31]\(0),
      CO(0) => \NLW_result_2_4_reg_690_reg[20]_i_9_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_result_2_4_reg_690_reg[20]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_s_fu_103_p2(21),
      S(3 downto 1) => B"001",
      S(0) => p_0_in(21)
    );
\result_2_4_reg_690_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_2_4_reg_690_reg[20]_i_1_n_3\,
      CO(3) => \result_2_4_reg_690_reg[24]_i_1_n_3\,
      CO(2) => \result_2_4_reg_690_reg[24]_i_1_n_4\,
      CO(1) => \result_2_4_reg_690_reg[24]_i_1_n_5\,
      CO(0) => \result_2_4_reg_690_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_2_4_reg_690[20]_i_2_n_3\,
      DI(2) => \result_2_4_reg_690[20]_i_2_n_3\,
      DI(1) => \result_2_4_reg_690[20]_i_2_n_3\,
      DI(0) => \result_2_4_reg_690[20]_i_2_n_3\,
      O(3 downto 0) => \result_2_4_reg_690_reg[27]\(3 downto 0),
      S(3 downto 0) => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1\(3 downto 0)
    );
\result_2_4_reg_690_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_2_4_reg_690_reg[24]_i_1_n_3\,
      CO(3) => \NLW_result_2_4_reg_690_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \result_2_4_reg_690_reg[28]_i_1_n_4\,
      CO(1) => \result_2_4_reg_690_reg[28]_i_1_n_5\,
      CO(0) => \result_2_4_reg_690_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \result_2_4_reg_690[20]_i_2_n_3\,
      DI(1) => \result_2_4_reg_690[20]_i_2_n_3\,
      DI(0) => \result_2_4_reg_690[20]_i_2_n_3\,
      O(3 downto 0) => \result_2_4_reg_690_reg[31]_0\(3 downto 0),
      S(3 downto 0) => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2\(3 downto 0)
    );
\result_2_4_reg_690_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_2_4_reg_690_reg[0]_i_1_n_3\,
      CO(3) => \result_2_4_reg_690_reg[4]_i_1_n_3\,
      CO(2) => \result_2_4_reg_690_reg[4]_i_1_n_4\,
      CO(1) => \result_2_4_reg_690_reg[4]_i_1_n_5\,
      CO(0) => \result_2_4_reg_690_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_2_4_reg_690[4]_i_2_n_3\,
      DI(2) => \result_2_4_reg_690[4]_i_3_n_3\,
      DI(1) => \result_2_4_reg_690[4]_i_4_n_3\,
      DI(0) => \result_2_4_reg_690[4]_i_5_n_3\,
      O(3 downto 0) => \result_2_4_reg_690_reg[7]\(3 downto 0),
      S(3) => \result_2_4_reg_690[4]_i_6_n_3\,
      S(2) => \result_2_4_reg_690[4]_i_7_n_3\,
      S(1) => \result_2_4_reg_690[4]_i_8_n_3\,
      S(0) => \result_2_4_reg_690[4]_i_9_n_3\
    );
\result_2_4_reg_690_reg[4]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_2_4_reg_690_reg[0]_i_10_n_3\,
      CO(3) => \result_2_4_reg_690_reg[4]_i_10_n_3\,
      CO(2) => \result_2_4_reg_690_reg[4]_i_10_n_4\,
      CO(1) => \result_2_4_reg_690_reg[4]_i_10_n_5\,
      CO(0) => \result_2_4_reg_690_reg[4]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(8 downto 5),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
\result_2_4_reg_690_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_2_4_reg_690_reg[4]_i_1_n_3\,
      CO(3) => \result_2_4_reg_690_reg[8]_i_1_n_3\,
      CO(2) => \result_2_4_reg_690_reg[8]_i_1_n_4\,
      CO(1) => \result_2_4_reg_690_reg[8]_i_1_n_5\,
      CO(0) => \result_2_4_reg_690_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_2_4_reg_690[8]_i_2_n_3\,
      DI(2) => \result_2_4_reg_690[8]_i_3_n_3\,
      DI(1) => \result_2_4_reg_690[8]_i_4_n_3\,
      DI(0) => \result_2_4_reg_690[8]_i_5_n_3\,
      O(3 downto 0) => \result_2_4_reg_690_reg[11]\(3 downto 0),
      S(3) => \result_2_4_reg_690[8]_i_6_n_3\,
      S(2) => \result_2_4_reg_690[8]_i_7_n_3\,
      S(1) => \result_2_4_reg_690[8]_i_8_n_3\,
      S(0) => \result_2_4_reg_690[8]_i_9_n_3\
    );
\result_2_4_reg_690_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_2_4_reg_690_reg[4]_i_10_n_3\,
      CO(3) => \result_2_4_reg_690_reg[8]_i_10_n_3\,
      CO(2) => \result_2_4_reg_690_reg[8]_i_10_n_4\,
      CO(1) => \result_2_4_reg_690_reg[8]_i_10_n_5\,
      CO(0) => \result_2_4_reg_690_reg[8]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(12 downto 9),
      S(3 downto 0) => p_0_in(12 downto 9)
    );
\tmp_3_reg_137_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_9,
      Q => tmp_3_reg_137(0),
      R => '0'
    );
\tmp_3_reg_137_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_21,
      Q => tmp_3_reg_137(10),
      R => '0'
    );
\tmp_3_reg_137_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_20,
      Q => tmp_3_reg_137(11),
      R => '0'
    );
\tmp_3_reg_137_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_19,
      Q => tmp_3_reg_137(12),
      R => '0'
    );
\tmp_3_reg_137_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_18,
      Q => tmp_3_reg_137(13),
      R => '0'
    );
\tmp_3_reg_137_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_17,
      Q => tmp_3_reg_137(14),
      R => '0'
    );
\tmp_3_reg_137_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_16,
      Q => tmp_3_reg_137(15),
      R => '0'
    );
\tmp_3_reg_137_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_15,
      Q => tmp_3_reg_137(16),
      R => '0'
    );
\tmp_3_reg_137_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_14,
      Q => tmp_3_reg_137(17),
      R => '0'
    );
\tmp_3_reg_137_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_13,
      Q => tmp_3_reg_137(18),
      R => '0'
    );
\tmp_3_reg_137_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_12,
      Q => tmp_3_reg_137(19),
      R => '0'
    );
\tmp_3_reg_137_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_8,
      Q => tmp_3_reg_137(1),
      R => '0'
    );
\tmp_3_reg_137_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_11,
      Q => tmp_3_reg_137(20),
      R => '0'
    );
\tmp_3_reg_137_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_10,
      Q => tmp_3_reg_137(21),
      R => '0'
    );
\tmp_3_reg_137_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_7,
      Q => tmp_3_reg_137(2),
      R => '0'
    );
\tmp_3_reg_137_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_6,
      Q => tmp_3_reg_137(3),
      R => '0'
    );
\tmp_3_reg_137_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_5,
      Q => tmp_3_reg_137(4),
      R => '0'
    );
\tmp_3_reg_137_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_4,
      Q => tmp_3_reg_137(5),
      R => '0'
    );
\tmp_3_reg_137_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_3,
      Q => tmp_3_reg_137(6),
      R => '0'
    );
\tmp_3_reg_137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_24,
      Q => tmp_3_reg_137(7),
      R => '0'
    );
\tmp_3_reg_137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_23,
      Q => tmp_3_reg_137(8),
      R => '0'
    );
\tmp_3_reg_137_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_22,
      Q => tmp_3_reg_137(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_3 is
  port (
    ap_pipeline_reg_pp0_iter6_b_read_reg_117 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_3_4_reg_679_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_3_4_reg_679_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_3_4_reg_679_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_3_4_reg_679_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_3_4_reg_679_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_3_4_reg_679_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_3_4_reg_679_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_3_4_reg_679_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weight_3_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_V_data_V_0_sel_rd_reg_rep : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \inStream_V_data_V_0_payload_B_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \inStream_V_data_V_0_sel_rd_reg_rep__0\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_A_reg[31]_rep\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_B_reg[31]_rep\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\ : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    result_3_4_reg_679_reg : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \result_9_11_reg_557_reg[21]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \inStream_V_data_V_0_payload_B_reg[31]_rep__0\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_A_reg[31]_rep__0\ : in STD_LOGIC;
    \inStream_V_data_V_0_sel_rd_reg_rep__1\ : in STD_LOGIC;
    \inStream_V_data_V_0_sel_rd_reg_rep__2\ : in STD_LOGIC;
    \inStream_V_data_V_0_sel_rd_reg_rep__3\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \inStream_V_data_V_0_payload_B_reg[31]_rep_0\ : in STD_LOGIC;
    inStream_V_data_V_0_sel_rd_reg_rep_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_3 : entity is "fixed_point_mul";
end design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_3;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_3 is
  signal a_assign_fu_44_p3 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal a_assign_reg_127 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \a_assign_reg_127[12]_i_3__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_4__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_5__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_6__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_3__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_4__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_5__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_6__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_3__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_4__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_5__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_6__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_3__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_4__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_5__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_6__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_3__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_4__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_5__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_6__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_2__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_3__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_4__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_3__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_4__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_5__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_6__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_3__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_4__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_5__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_6__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__2_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__2_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__2_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__2_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__2_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__2_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__2_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__2_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__2_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__2_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__2_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__2_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__2_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__2_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__2_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_1__1_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_1__1_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__2_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__2_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__2_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__2_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__2_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__2_n_6\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\ : STD_LOGIC;
  signal \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b_assign_reg_132 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cnn_fc_i50_o10_mubkb_U0_n_10 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_11 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_12 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_13 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_14 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_15 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_16 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_17 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_18 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_19 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_20 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_21 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_22 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_23 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_24 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_3 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_4 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_5 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_6 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_7 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_8 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \result_3_4_reg_679[0]_i_2_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[0]_i_3_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[0]_i_4_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[0]_i_5_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[0]_i_6_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[0]_i_7_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[0]_i_8_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[0]_i_9_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[12]_i_2_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[12]_i_3_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[12]_i_4_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[12]_i_5_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[12]_i_6_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[12]_i_7_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[12]_i_8_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[12]_i_9_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[16]_i_2_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[16]_i_3_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[16]_i_4_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[16]_i_5_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[16]_i_6_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[16]_i_7_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[16]_i_8_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[16]_i_9_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[20]_i_2_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[20]_i_3_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[20]_i_4_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[20]_i_7_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[20]_i_8_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[4]_i_2_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[4]_i_3_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[4]_i_4_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[4]_i_5_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[4]_i_6_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[4]_i_7_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[4]_i_8_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[4]_i_9_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[8]_i_2_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[8]_i_3_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[8]_i_4_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[8]_i_5_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[8]_i_6_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[8]_i_7_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[8]_i_8_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679[8]_i_9_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[0]_i_10_n_6\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[12]_i_10_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[12]_i_10_n_4\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[12]_i_10_n_5\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[12]_i_10_n_6\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[16]_i_10_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[16]_i_10_n_4\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[16]_i_10_n_5\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[16]_i_10_n_6\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \^result_3_4_reg_679_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \result_3_4_reg_679_reg[4]_i_10_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[4]_i_10_n_4\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[4]_i_10_n_5\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[4]_i_10_n_6\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \result_3_4_reg_679_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal tmp_2_fu_38_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_3_reg_137 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal tmp_fu_88_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal tmp_s_fu_103_p2 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal \NLW_a_assign_reg_127_reg[31]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_a_assign_reg_127_reg[31]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_3_4_reg_679_reg[20]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result_3_4_reg_679_reg[20]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_result_3_4_reg_679_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_767/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_767/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 ";
begin
  ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) <= \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0);
  \result_3_4_reg_679_reg[31]\(0) <= \^result_3_4_reg_679_reg[31]\(0);
\a_assign_reg_127[10]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(10),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(9),
      I5 => Q(9),
      O => a_assign_fu_44_p3(10)
    );
\a_assign_reg_127[11]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(11),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(10),
      I5 => Q(10),
      O => a_assign_fu_44_p3(11)
    );
\a_assign_reg_127[12]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(12),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(11),
      I5 => Q(11),
      O => a_assign_fu_44_p3(12)
    );
\a_assign_reg_127[12]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(11),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(11),
      O => \a_assign_reg_127[12]_i_3__3_n_3\
    );
\a_assign_reg_127[12]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(10),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(10),
      O => \a_assign_reg_127[12]_i_4__3_n_3\
    );
\a_assign_reg_127[12]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(9),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(9),
      O => \a_assign_reg_127[12]_i_5__3_n_3\
    );
\a_assign_reg_127[12]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(8),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(8),
      O => \a_assign_reg_127[12]_i_6__3_n_3\
    );
\a_assign_reg_127[13]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(13),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(12),
      I5 => Q(12),
      O => a_assign_fu_44_p3(13)
    );
\a_assign_reg_127[14]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(14),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(13),
      I5 => Q(13),
      O => a_assign_fu_44_p3(14)
    );
\a_assign_reg_127[15]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(15),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(14),
      I5 => Q(14),
      O => a_assign_fu_44_p3(15)
    );
\a_assign_reg_127[16]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(16),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(15),
      I5 => Q(15),
      O => a_assign_fu_44_p3(16)
    );
\a_assign_reg_127[16]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(15),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(15),
      O => \a_assign_reg_127[16]_i_3__3_n_3\
    );
\a_assign_reg_127[16]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(14),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(14),
      O => \a_assign_reg_127[16]_i_4__3_n_3\
    );
\a_assign_reg_127[16]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(13),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(13),
      O => \a_assign_reg_127[16]_i_5__3_n_3\
    );
\a_assign_reg_127[16]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(12),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(12),
      O => \a_assign_reg_127[16]_i_6__3_n_3\
    );
\a_assign_reg_127[17]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(17),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(16),
      I5 => Q(16),
      O => a_assign_fu_44_p3(17)
    );
\a_assign_reg_127[18]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(18),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(17),
      I5 => Q(17),
      O => a_assign_fu_44_p3(18)
    );
\a_assign_reg_127[19]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(19),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(18),
      I5 => Q(18),
      O => a_assign_fu_44_p3(19)
    );
\a_assign_reg_127[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(1),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(0),
      I5 => Q(0),
      O => a_assign_fu_44_p3(1)
    );
\a_assign_reg_127[20]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(20),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(19),
      I5 => Q(19),
      O => a_assign_fu_44_p3(20)
    );
\a_assign_reg_127[20]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(19),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(19),
      O => \a_assign_reg_127[20]_i_3__3_n_3\
    );
\a_assign_reg_127[20]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(18),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(18),
      O => \a_assign_reg_127[20]_i_4__3_n_3\
    );
\a_assign_reg_127[20]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(17),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(17),
      O => \a_assign_reg_127[20]_i_5__3_n_3\
    );
\a_assign_reg_127[20]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(16),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(16),
      O => \a_assign_reg_127[20]_i_6__3_n_3\
    );
\a_assign_reg_127[21]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(21),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(20),
      I5 => Q(20),
      O => a_assign_fu_44_p3(21)
    );
\a_assign_reg_127[22]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(22),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(21),
      I5 => Q(21),
      O => a_assign_fu_44_p3(22)
    );
\a_assign_reg_127[23]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(23),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(22),
      I5 => Q(22),
      O => a_assign_fu_44_p3(23)
    );
\a_assign_reg_127[24]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(24),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(23),
      I5 => Q(23),
      O => a_assign_fu_44_p3(24)
    );
\a_assign_reg_127[24]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(23),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(23),
      O => \a_assign_reg_127[24]_i_3__3_n_3\
    );
\a_assign_reg_127[24]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(22),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(22),
      O => \a_assign_reg_127[24]_i_4__3_n_3\
    );
\a_assign_reg_127[24]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(21),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(21),
      O => \a_assign_reg_127[24]_i_5__3_n_3\
    );
\a_assign_reg_127[24]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(20),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(20),
      O => \a_assign_reg_127[24]_i_6__3_n_3\
    );
\a_assign_reg_127[25]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(25),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(24),
      I5 => Q(24),
      O => a_assign_fu_44_p3(25)
    );
\a_assign_reg_127[26]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(26),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(25),
      I5 => Q(25),
      O => a_assign_fu_44_p3(26)
    );
\a_assign_reg_127[27]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(27),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(26),
      I5 => Q(26),
      O => a_assign_fu_44_p3(27)
    );
\a_assign_reg_127[28]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(28),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(27),
      I5 => Q(27),
      O => a_assign_fu_44_p3(28)
    );
\a_assign_reg_127[28]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(27),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(27),
      O => \a_assign_reg_127[28]_i_3__3_n_3\
    );
\a_assign_reg_127[28]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(26),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(26),
      O => \a_assign_reg_127[28]_i_4__3_n_3\
    );
\a_assign_reg_127[28]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(25),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(25),
      O => \a_assign_reg_127[28]_i_5__3_n_3\
    );
\a_assign_reg_127[28]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(24),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(24),
      O => \a_assign_reg_127[28]_i_6__3_n_3\
    );
\a_assign_reg_127[29]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(29),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(28),
      I5 => Q(28),
      O => a_assign_fu_44_p3(29)
    );
\a_assign_reg_127[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(2),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(1),
      I5 => Q(1),
      O => a_assign_fu_44_p3(2)
    );
\a_assign_reg_127[30]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I3 => tmp_2_fu_38_p2(30),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(29),
      I5 => Q(29),
      O => a_assign_fu_44_p3(30)
    );
\a_assign_reg_127[31]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      O => \a_assign_reg_127[31]_i_2__2_n_3\
    );
\a_assign_reg_127[31]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(29),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(29),
      O => \a_assign_reg_127[31]_i_3__3_n_3\
    );
\a_assign_reg_127[31]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(28),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(28),
      O => \a_assign_reg_127[31]_i_4__3_n_3\
    );
\a_assign_reg_127[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(3),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(2),
      I5 => Q(2),
      O => a_assign_fu_44_p3(3)
    );
\a_assign_reg_127[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(4),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(3),
      I5 => Q(3),
      O => a_assign_fu_44_p3(4)
    );
\a_assign_reg_127[4]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(3),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(3),
      O => \a_assign_reg_127[4]_i_3__3_n_3\
    );
\a_assign_reg_127[4]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(2),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(2),
      O => \a_assign_reg_127[4]_i_4__3_n_3\
    );
\a_assign_reg_127[4]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(1),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(1),
      O => \a_assign_reg_127[4]_i_5__3_n_3\
    );
\a_assign_reg_127[4]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(0),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(0),
      O => \a_assign_reg_127[4]_i_6__3_n_3\
    );
\a_assign_reg_127[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(5),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(4),
      I5 => Q(4),
      O => a_assign_fu_44_p3(5)
    );
\a_assign_reg_127[6]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(6),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(5),
      I5 => Q(5),
      O => a_assign_fu_44_p3(6)
    );
\a_assign_reg_127[7]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(7),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(6),
      I5 => Q(6),
      O => a_assign_fu_44_p3(7)
    );
\a_assign_reg_127[8]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(8),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(7),
      I5 => Q(7),
      O => a_assign_fu_44_p3(8)
    );
\a_assign_reg_127[8]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(7),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(7),
      O => \a_assign_reg_127[8]_i_3__3_n_3\
    );
\a_assign_reg_127[8]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(6),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(6),
      O => \a_assign_reg_127[8]_i_4__3_n_3\
    );
\a_assign_reg_127[8]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(5),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(5),
      O => \a_assign_reg_127[8]_i_5__3_n_3\
    );
\a_assign_reg_127[8]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(4),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(4),
      O => \a_assign_reg_127[8]_i_6__3_n_3\
    );
\a_assign_reg_127[9]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(9),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(8),
      I5 => Q(8),
      O => a_assign_fu_44_p3(9)
    );
\a_assign_reg_127_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(10),
      Q => a_assign_reg_127(10),
      R => '0'
    );
\a_assign_reg_127_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(11),
      Q => a_assign_reg_127(11),
      R => '0'
    );
\a_assign_reg_127_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(12),
      Q => a_assign_reg_127(12),
      R => '0'
    );
\a_assign_reg_127_reg[12]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[8]_i_2__2_n_3\,
      CO(3) => \a_assign_reg_127_reg[12]_i_2__2_n_3\,
      CO(2) => \a_assign_reg_127_reg[12]_i_2__2_n_4\,
      CO(1) => \a_assign_reg_127_reg[12]_i_2__2_n_5\,
      CO(0) => \a_assign_reg_127_reg[12]_i_2__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(12 downto 9),
      S(3) => \a_assign_reg_127[12]_i_3__3_n_3\,
      S(2) => \a_assign_reg_127[12]_i_4__3_n_3\,
      S(1) => \a_assign_reg_127[12]_i_5__3_n_3\,
      S(0) => \a_assign_reg_127[12]_i_6__3_n_3\
    );
\a_assign_reg_127_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(13),
      Q => a_assign_reg_127(13),
      R => '0'
    );
\a_assign_reg_127_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(14),
      Q => a_assign_reg_127(14),
      R => '0'
    );
\a_assign_reg_127_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(15),
      Q => a_assign_reg_127(15),
      R => '0'
    );
\a_assign_reg_127_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(16),
      Q => a_assign_reg_127(16),
      R => '0'
    );
\a_assign_reg_127_reg[16]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[12]_i_2__2_n_3\,
      CO(3) => \a_assign_reg_127_reg[16]_i_2__2_n_3\,
      CO(2) => \a_assign_reg_127_reg[16]_i_2__2_n_4\,
      CO(1) => \a_assign_reg_127_reg[16]_i_2__2_n_5\,
      CO(0) => \a_assign_reg_127_reg[16]_i_2__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(16 downto 13),
      S(3) => \a_assign_reg_127[16]_i_3__3_n_3\,
      S(2) => \a_assign_reg_127[16]_i_4__3_n_3\,
      S(1) => \a_assign_reg_127[16]_i_5__3_n_3\,
      S(0) => \a_assign_reg_127[16]_i_6__3_n_3\
    );
\a_assign_reg_127_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(17),
      Q => a_assign_reg_127(17),
      R => '0'
    );
\a_assign_reg_127_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(18),
      Q => a_assign_reg_127(18),
      R => '0'
    );
\a_assign_reg_127_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(19),
      Q => a_assign_reg_127(19),
      R => '0'
    );
\a_assign_reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(1),
      Q => a_assign_reg_127(1),
      R => '0'
    );
\a_assign_reg_127_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(20),
      Q => a_assign_reg_127(20),
      R => '0'
    );
\a_assign_reg_127_reg[20]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[16]_i_2__2_n_3\,
      CO(3) => \a_assign_reg_127_reg[20]_i_2__2_n_3\,
      CO(2) => \a_assign_reg_127_reg[20]_i_2__2_n_4\,
      CO(1) => \a_assign_reg_127_reg[20]_i_2__2_n_5\,
      CO(0) => \a_assign_reg_127_reg[20]_i_2__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(20 downto 17),
      S(3) => \a_assign_reg_127[20]_i_3__3_n_3\,
      S(2) => \a_assign_reg_127[20]_i_4__3_n_3\,
      S(1) => \a_assign_reg_127[20]_i_5__3_n_3\,
      S(0) => \a_assign_reg_127[20]_i_6__3_n_3\
    );
\a_assign_reg_127_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(21),
      Q => a_assign_reg_127(21),
      R => '0'
    );
\a_assign_reg_127_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(22),
      Q => a_assign_reg_127(22),
      R => '0'
    );
\a_assign_reg_127_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(23),
      Q => a_assign_reg_127(23),
      R => '0'
    );
\a_assign_reg_127_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(24),
      Q => a_assign_reg_127(24),
      R => '0'
    );
\a_assign_reg_127_reg[24]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[20]_i_2__2_n_3\,
      CO(3) => \a_assign_reg_127_reg[24]_i_2__2_n_3\,
      CO(2) => \a_assign_reg_127_reg[24]_i_2__2_n_4\,
      CO(1) => \a_assign_reg_127_reg[24]_i_2__2_n_5\,
      CO(0) => \a_assign_reg_127_reg[24]_i_2__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(24 downto 21),
      S(3) => \a_assign_reg_127[24]_i_3__3_n_3\,
      S(2) => \a_assign_reg_127[24]_i_4__3_n_3\,
      S(1) => \a_assign_reg_127[24]_i_5__3_n_3\,
      S(0) => \a_assign_reg_127[24]_i_6__3_n_3\
    );
\a_assign_reg_127_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(25),
      Q => a_assign_reg_127(25),
      R => '0'
    );
\a_assign_reg_127_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(26),
      Q => a_assign_reg_127(26),
      R => '0'
    );
\a_assign_reg_127_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(27),
      Q => a_assign_reg_127(27),
      R => '0'
    );
\a_assign_reg_127_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(28),
      Q => a_assign_reg_127(28),
      R => '0'
    );
\a_assign_reg_127_reg[28]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[24]_i_2__2_n_3\,
      CO(3) => \a_assign_reg_127_reg[28]_i_2__2_n_3\,
      CO(2) => \a_assign_reg_127_reg[28]_i_2__2_n_4\,
      CO(1) => \a_assign_reg_127_reg[28]_i_2__2_n_5\,
      CO(0) => \a_assign_reg_127_reg[28]_i_2__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(28 downto 25),
      S(3) => \a_assign_reg_127[28]_i_3__3_n_3\,
      S(2) => \a_assign_reg_127[28]_i_4__3_n_3\,
      S(1) => \a_assign_reg_127[28]_i_5__3_n_3\,
      S(0) => \a_assign_reg_127[28]_i_6__3_n_3\
    );
\a_assign_reg_127_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(29),
      Q => a_assign_reg_127(29),
      R => '0'
    );
\a_assign_reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(2),
      Q => a_assign_reg_127(2),
      R => '0'
    );
\a_assign_reg_127_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(30),
      Q => a_assign_reg_127(30),
      R => '0'
    );
\a_assign_reg_127_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => tmp_2_fu_38_p2(31),
      Q => a_assign_reg_127(31),
      R => \inStream_V_data_V_0_payload_B_reg[31]_rep_0\
    );
\a_assign_reg_127_reg[31]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[28]_i_2__2_n_3\,
      CO(3 downto 2) => \NLW_a_assign_reg_127_reg[31]_i_1__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \a_assign_reg_127_reg[31]_i_1__1_n_5\,
      CO(0) => \a_assign_reg_127_reg[31]_i_1__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_a_assign_reg_127_reg[31]_i_1__1_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_2_fu_38_p2(31 downto 29),
      S(3) => '0',
      S(2) => \a_assign_reg_127[31]_i_2__2_n_3\,
      S(1) => \a_assign_reg_127[31]_i_3__3_n_3\,
      S(0) => \a_assign_reg_127[31]_i_4__3_n_3\
    );
\a_assign_reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(3),
      Q => a_assign_reg_127(3),
      R => '0'
    );
\a_assign_reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(4),
      Q => a_assign_reg_127(4),
      R => '0'
    );
\a_assign_reg_127_reg[4]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \a_assign_reg_127_reg[4]_i_2__2_n_3\,
      CO(2) => \a_assign_reg_127_reg[4]_i_2__2_n_4\,
      CO(1) => \a_assign_reg_127_reg[4]_i_2__2_n_5\,
      CO(0) => \a_assign_reg_127_reg[4]_i_2__2_n_6\,
      CYINIT => inStream_V_data_V_0_sel_rd_reg_rep_0,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(4 downto 1),
      S(3) => \a_assign_reg_127[4]_i_3__3_n_3\,
      S(2) => \a_assign_reg_127[4]_i_4__3_n_3\,
      S(1) => \a_assign_reg_127[4]_i_5__3_n_3\,
      S(0) => \a_assign_reg_127[4]_i_6__3_n_3\
    );
\a_assign_reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(5),
      Q => a_assign_reg_127(5),
      R => '0'
    );
\a_assign_reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(6),
      Q => a_assign_reg_127(6),
      R => '0'
    );
\a_assign_reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(7),
      Q => a_assign_reg_127(7),
      R => '0'
    );
\a_assign_reg_127_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(8),
      Q => a_assign_reg_127(8),
      R => '0'
    );
\a_assign_reg_127_reg[8]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[4]_i_2__2_n_3\,
      CO(3) => \a_assign_reg_127_reg[8]_i_2__2_n_3\,
      CO(2) => \a_assign_reg_127_reg[8]_i_2__2_n_4\,
      CO(1) => \a_assign_reg_127_reg[8]_i_2__2_n_5\,
      CO(0) => \a_assign_reg_127_reg[8]_i_2__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(8 downto 5),
      S(3) => \a_assign_reg_127[8]_i_3__3_n_3\,
      S(2) => \a_assign_reg_127[8]_i_4__3_n_3\,
      S(1) => \a_assign_reg_127[8]_i_5__3_n_3\,
      S(0) => \a_assign_reg_127[8]_i_6__3_n_3\
    );
\a_assign_reg_127_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(9),
      Q => a_assign_reg_127(9),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => weight_3_q0(0),
      Q => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\
    );
\ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\,
      Q => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      R => '0'
    );
\b_assign_reg_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(0),
      Q => b_assign_reg_132(0),
      R => '0'
    );
\b_assign_reg_132_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(10),
      Q => b_assign_reg_132(10),
      R => '0'
    );
\b_assign_reg_132_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(11),
      Q => b_assign_reg_132(11),
      R => '0'
    );
\b_assign_reg_132_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(12),
      Q => b_assign_reg_132(12),
      R => '0'
    );
\b_assign_reg_132_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(13),
      Q => b_assign_reg_132(13),
      R => '0'
    );
\b_assign_reg_132_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(14),
      Q => b_assign_reg_132(14),
      R => '0'
    );
\b_assign_reg_132_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(15),
      Q => b_assign_reg_132(15),
      R => '0'
    );
\b_assign_reg_132_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(16),
      Q => b_assign_reg_132(16),
      R => '0'
    );
\b_assign_reg_132_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(17),
      Q => b_assign_reg_132(17),
      R => '0'
    );
\b_assign_reg_132_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(18),
      Q => b_assign_reg_132(18),
      R => '0'
    );
\b_assign_reg_132_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(19),
      Q => b_assign_reg_132(19),
      R => '0'
    );
\b_assign_reg_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(1),
      Q => b_assign_reg_132(1),
      R => '0'
    );
\b_assign_reg_132_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(20),
      Q => b_assign_reg_132(20),
      R => '0'
    );
\b_assign_reg_132_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(21),
      Q => b_assign_reg_132(21),
      R => '0'
    );
\b_assign_reg_132_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(22),
      Q => b_assign_reg_132(22),
      R => '0'
    );
\b_assign_reg_132_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(23),
      Q => b_assign_reg_132(23),
      R => '0'
    );
\b_assign_reg_132_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(24),
      Q => b_assign_reg_132(24),
      R => '0'
    );
\b_assign_reg_132_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(25),
      Q => b_assign_reg_132(25),
      R => '0'
    );
\b_assign_reg_132_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(26),
      Q => b_assign_reg_132(26),
      R => '0'
    );
\b_assign_reg_132_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(27),
      Q => b_assign_reg_132(27),
      R => '0'
    );
\b_assign_reg_132_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(28),
      Q => b_assign_reg_132(28),
      R => '0'
    );
\b_assign_reg_132_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(29),
      Q => b_assign_reg_132(29),
      R => '0'
    );
\b_assign_reg_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(2),
      Q => b_assign_reg_132(2),
      R => '0'
    );
\b_assign_reg_132_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(30),
      Q => b_assign_reg_132(30),
      R => '0'
    );
\b_assign_reg_132_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(31),
      Q => b_assign_reg_132(31),
      R => '0'
    );
\b_assign_reg_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(3),
      Q => b_assign_reg_132(3),
      R => '0'
    );
\b_assign_reg_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(4),
      Q => b_assign_reg_132(4),
      R => '0'
    );
\b_assign_reg_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(5),
      Q => b_assign_reg_132(5),
      R => '0'
    );
\b_assign_reg_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(6),
      Q => b_assign_reg_132(6),
      R => '0'
    );
\b_assign_reg_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(7),
      Q => b_assign_reg_132(7),
      R => '0'
    );
\b_assign_reg_132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(8),
      Q => b_assign_reg_132(8),
      R => '0'
    );
\b_assign_reg_132_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(9),
      Q => b_assign_reg_132(9),
      R => '0'
    );
cnn_fc_i50_o10_mubkb_U0: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_20
     port map (
      Q(31 downto 0) => b_assign_reg_132(31 downto 0),
      ap_clk => ap_clk,
      in0(31 downto 1) => a_assign_reg_127(31 downto 1),
      in0(0) => in0(0),
      p_66_in => p_66_in,
      \tmp_3_reg_137_reg[0]__0\ => cnn_fc_i50_o10_mubkb_U0_n_9,
      \tmp_3_reg_137_reg[1]__0\ => cnn_fc_i50_o10_mubkb_U0_n_8,
      \tmp_3_reg_137_reg[21]\(14) => cnn_fc_i50_o10_mubkb_U0_n_10,
      \tmp_3_reg_137_reg[21]\(13) => cnn_fc_i50_o10_mubkb_U0_n_11,
      \tmp_3_reg_137_reg[21]\(12) => cnn_fc_i50_o10_mubkb_U0_n_12,
      \tmp_3_reg_137_reg[21]\(11) => cnn_fc_i50_o10_mubkb_U0_n_13,
      \tmp_3_reg_137_reg[21]\(10) => cnn_fc_i50_o10_mubkb_U0_n_14,
      \tmp_3_reg_137_reg[21]\(9) => cnn_fc_i50_o10_mubkb_U0_n_15,
      \tmp_3_reg_137_reg[21]\(8) => cnn_fc_i50_o10_mubkb_U0_n_16,
      \tmp_3_reg_137_reg[21]\(7) => cnn_fc_i50_o10_mubkb_U0_n_17,
      \tmp_3_reg_137_reg[21]\(6) => cnn_fc_i50_o10_mubkb_U0_n_18,
      \tmp_3_reg_137_reg[21]\(5) => cnn_fc_i50_o10_mubkb_U0_n_19,
      \tmp_3_reg_137_reg[21]\(4) => cnn_fc_i50_o10_mubkb_U0_n_20,
      \tmp_3_reg_137_reg[21]\(3) => cnn_fc_i50_o10_mubkb_U0_n_21,
      \tmp_3_reg_137_reg[21]\(2) => cnn_fc_i50_o10_mubkb_U0_n_22,
      \tmp_3_reg_137_reg[21]\(1) => cnn_fc_i50_o10_mubkb_U0_n_23,
      \tmp_3_reg_137_reg[21]\(0) => cnn_fc_i50_o10_mubkb_U0_n_24,
      \tmp_3_reg_137_reg[2]__0\ => cnn_fc_i50_o10_mubkb_U0_n_7,
      \tmp_3_reg_137_reg[3]__0\ => cnn_fc_i50_o10_mubkb_U0_n_6,
      \tmp_3_reg_137_reg[4]__0\ => cnn_fc_i50_o10_mubkb_U0_n_5,
      \tmp_3_reg_137_reg[5]__0\ => cnn_fc_i50_o10_mubkb_U0_n_4,
      \tmp_3_reg_137_reg[6]__0\ => cnn_fc_i50_o10_mubkb_U0_n_3
    );
\result_3_4_reg_679[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I1 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      O => tmp_fu_88_p2(31)
    );
\result_3_4_reg_679[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      O => p_0_in(0)
    );
\result_3_4_reg_679[0]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(4),
      O => p_0_in(4)
    );
\result_3_4_reg_679[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(3),
      O => p_0_in(3)
    );
\result_3_4_reg_679[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(2),
      O => p_0_in(2)
    );
\result_3_4_reg_679[0]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(1),
      O => p_0_in(1)
    );
\result_3_4_reg_679[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(3),
      I3 => tmp_s_fu_103_p2(3),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_3_4_reg_679[0]_i_2_n_3\
    );
\result_3_4_reg_679[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(2),
      I3 => tmp_s_fu_103_p2(2),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_3_4_reg_679[0]_i_3_n_3\
    );
\result_3_4_reg_679[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(1),
      I3 => tmp_s_fu_103_p2(1),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_3_4_reg_679[0]_i_4_n_3\
    );
\result_3_4_reg_679[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      I1 => \ap_CS_fsm_reg[4]\(0),
      O => \result_3_4_reg_679[0]_i_5_n_3\
    );
\result_3_4_reg_679[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(3),
      I1 => tmp_3_reg_137(3),
      I2 => tmp_fu_88_p2(31),
      I3 => result_3_4_reg_679_reg(3),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_11_reg_557_reg[21]\(3),
      O => \result_3_4_reg_679[0]_i_6_n_3\
    );
\result_3_4_reg_679[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(2),
      I1 => tmp_3_reg_137(2),
      I2 => tmp_fu_88_p2(31),
      I3 => result_3_4_reg_679_reg(2),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_11_reg_557_reg[21]\(2),
      O => \result_3_4_reg_679[0]_i_7_n_3\
    );
\result_3_4_reg_679[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(1),
      I1 => tmp_3_reg_137(1),
      I2 => tmp_fu_88_p2(31),
      I3 => result_3_4_reg_679_reg(1),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_11_reg_557_reg[21]\(1),
      O => \result_3_4_reg_679[0]_i_8_n_3\
    );
\result_3_4_reg_679[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      I1 => result_3_4_reg_679_reg(0),
      I2 => \ap_CS_fsm_reg[4]\(0),
      I3 => \result_9_11_reg_557_reg[21]\(0),
      O => \result_3_4_reg_679[0]_i_9_n_3\
    );
\result_3_4_reg_679[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(16),
      O => p_0_in(16)
    );
\result_3_4_reg_679[12]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(15),
      O => p_0_in(15)
    );
\result_3_4_reg_679[12]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(14),
      O => p_0_in(14)
    );
\result_3_4_reg_679[12]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(13),
      O => p_0_in(13)
    );
\result_3_4_reg_679[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(15),
      I3 => tmp_s_fu_103_p2(15),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_3_4_reg_679[12]_i_2_n_3\
    );
\result_3_4_reg_679[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(14),
      I3 => tmp_s_fu_103_p2(14),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_3_4_reg_679[12]_i_3_n_3\
    );
\result_3_4_reg_679[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(13),
      I3 => tmp_s_fu_103_p2(13),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_3_4_reg_679[12]_i_4_n_3\
    );
\result_3_4_reg_679[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(12),
      I3 => tmp_s_fu_103_p2(12),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_3_4_reg_679[12]_i_5_n_3\
    );
\result_3_4_reg_679[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(15),
      I1 => tmp_3_reg_137(15),
      I2 => tmp_fu_88_p2(31),
      I3 => result_3_4_reg_679_reg(15),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_11_reg_557_reg[21]\(15),
      O => \result_3_4_reg_679[12]_i_6_n_3\
    );
\result_3_4_reg_679[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(14),
      I1 => tmp_3_reg_137(14),
      I2 => tmp_fu_88_p2(31),
      I3 => result_3_4_reg_679_reg(14),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_11_reg_557_reg[21]\(14),
      O => \result_3_4_reg_679[12]_i_7_n_3\
    );
\result_3_4_reg_679[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(13),
      I1 => tmp_3_reg_137(13),
      I2 => tmp_fu_88_p2(31),
      I3 => result_3_4_reg_679_reg(13),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_11_reg_557_reg[21]\(13),
      O => \result_3_4_reg_679[12]_i_8_n_3\
    );
\result_3_4_reg_679[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(12),
      I1 => tmp_3_reg_137(12),
      I2 => tmp_fu_88_p2(31),
      I3 => result_3_4_reg_679_reg(12),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_11_reg_557_reg[21]\(12),
      O => \result_3_4_reg_679[12]_i_9_n_3\
    );
\result_3_4_reg_679[16]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(20),
      O => p_0_in(20)
    );
\result_3_4_reg_679[16]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(19),
      O => p_0_in(19)
    );
\result_3_4_reg_679[16]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(18),
      O => p_0_in(18)
    );
\result_3_4_reg_679[16]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(17),
      O => p_0_in(17)
    );
\result_3_4_reg_679[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(19),
      I3 => tmp_s_fu_103_p2(19),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_3_4_reg_679[16]_i_2_n_3\
    );
\result_3_4_reg_679[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(18),
      I3 => tmp_s_fu_103_p2(18),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_3_4_reg_679[16]_i_3_n_3\
    );
\result_3_4_reg_679[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(17),
      I3 => tmp_s_fu_103_p2(17),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_3_4_reg_679[16]_i_4_n_3\
    );
\result_3_4_reg_679[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(16),
      I3 => tmp_s_fu_103_p2(16),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_3_4_reg_679[16]_i_5_n_3\
    );
\result_3_4_reg_679[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(19),
      I1 => tmp_3_reg_137(19),
      I2 => tmp_fu_88_p2(31),
      I3 => result_3_4_reg_679_reg(19),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_11_reg_557_reg[21]\(19),
      O => \result_3_4_reg_679[16]_i_6_n_3\
    );
\result_3_4_reg_679[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(18),
      I1 => tmp_3_reg_137(18),
      I2 => tmp_fu_88_p2(31),
      I3 => result_3_4_reg_679_reg(18),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_11_reg_557_reg[21]\(18),
      O => \result_3_4_reg_679[16]_i_7_n_3\
    );
\result_3_4_reg_679[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(17),
      I1 => tmp_3_reg_137(17),
      I2 => tmp_fu_88_p2(31),
      I3 => result_3_4_reg_679_reg(17),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_11_reg_557_reg[21]\(17),
      O => \result_3_4_reg_679[16]_i_8_n_3\
    );
\result_3_4_reg_679[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(16),
      I1 => tmp_3_reg_137(16),
      I2 => tmp_fu_88_p2(31),
      I3 => result_3_4_reg_679_reg(16),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_11_reg_557_reg[21]\(16),
      O => \result_3_4_reg_679[16]_i_9_n_3\
    );
\result_3_4_reg_679[20]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(21),
      O => p_0_in(21)
    );
\result_3_4_reg_679[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \^result_3_4_reg_679_reg[31]\(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I3 => \ap_CS_fsm_reg[4]\(0),
      O => \result_3_4_reg_679[20]_i_2_n_3\
    );
\result_3_4_reg_679[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(21),
      I3 => tmp_s_fu_103_p2(21),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_3_4_reg_679[20]_i_3_n_3\
    );
\result_3_4_reg_679[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(20),
      I3 => tmp_s_fu_103_p2(20),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_3_4_reg_679[20]_i_4_n_3\
    );
\result_3_4_reg_679[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(21),
      I1 => tmp_3_reg_137(21),
      I2 => tmp_fu_88_p2(31),
      I3 => result_3_4_reg_679_reg(21),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_11_reg_557_reg[21]\(21),
      O => \result_3_4_reg_679[20]_i_7_n_3\
    );
\result_3_4_reg_679[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(20),
      I1 => tmp_3_reg_137(20),
      I2 => tmp_fu_88_p2(31),
      I3 => result_3_4_reg_679_reg(20),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_11_reg_557_reg[21]\(20),
      O => \result_3_4_reg_679[20]_i_8_n_3\
    );
\result_3_4_reg_679[4]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(8),
      O => p_0_in(8)
    );
\result_3_4_reg_679[4]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(7),
      O => p_0_in(7)
    );
\result_3_4_reg_679[4]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(6),
      O => p_0_in(6)
    );
\result_3_4_reg_679[4]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(5),
      O => p_0_in(5)
    );
\result_3_4_reg_679[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(7),
      I3 => tmp_s_fu_103_p2(7),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_3_4_reg_679[4]_i_2_n_3\
    );
\result_3_4_reg_679[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(6),
      I3 => tmp_s_fu_103_p2(6),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_3_4_reg_679[4]_i_3_n_3\
    );
\result_3_4_reg_679[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(5),
      I3 => tmp_s_fu_103_p2(5),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_3_4_reg_679[4]_i_4_n_3\
    );
\result_3_4_reg_679[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(4),
      I3 => tmp_s_fu_103_p2(4),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_3_4_reg_679[4]_i_5_n_3\
    );
\result_3_4_reg_679[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(7),
      I1 => tmp_3_reg_137(7),
      I2 => tmp_fu_88_p2(31),
      I3 => result_3_4_reg_679_reg(7),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_11_reg_557_reg[21]\(7),
      O => \result_3_4_reg_679[4]_i_6_n_3\
    );
\result_3_4_reg_679[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(6),
      I1 => tmp_3_reg_137(6),
      I2 => tmp_fu_88_p2(31),
      I3 => result_3_4_reg_679_reg(6),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_11_reg_557_reg[21]\(6),
      O => \result_3_4_reg_679[4]_i_7_n_3\
    );
\result_3_4_reg_679[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(5),
      I1 => tmp_3_reg_137(5),
      I2 => tmp_fu_88_p2(31),
      I3 => result_3_4_reg_679_reg(5),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_11_reg_557_reg[21]\(5),
      O => \result_3_4_reg_679[4]_i_8_n_3\
    );
\result_3_4_reg_679[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(4),
      I1 => tmp_3_reg_137(4),
      I2 => tmp_fu_88_p2(31),
      I3 => result_3_4_reg_679_reg(4),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_11_reg_557_reg[21]\(4),
      O => \result_3_4_reg_679[4]_i_9_n_3\
    );
\result_3_4_reg_679[8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(12),
      O => p_0_in(12)
    );
\result_3_4_reg_679[8]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(11),
      O => p_0_in(11)
    );
\result_3_4_reg_679[8]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(10),
      O => p_0_in(10)
    );
\result_3_4_reg_679[8]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(9),
      O => p_0_in(9)
    );
\result_3_4_reg_679[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(11),
      I3 => tmp_s_fu_103_p2(11),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_3_4_reg_679[8]_i_2_n_3\
    );
\result_3_4_reg_679[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(10),
      I3 => tmp_s_fu_103_p2(10),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_3_4_reg_679[8]_i_3_n_3\
    );
\result_3_4_reg_679[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(9),
      I3 => tmp_s_fu_103_p2(9),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_3_4_reg_679[8]_i_4_n_3\
    );
\result_3_4_reg_679[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(8),
      I3 => tmp_s_fu_103_p2(8),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_3_4_reg_679[8]_i_5_n_3\
    );
\result_3_4_reg_679[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(11),
      I1 => tmp_3_reg_137(11),
      I2 => tmp_fu_88_p2(31),
      I3 => result_3_4_reg_679_reg(11),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_11_reg_557_reg[21]\(11),
      O => \result_3_4_reg_679[8]_i_6_n_3\
    );
\result_3_4_reg_679[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(10),
      I1 => tmp_3_reg_137(10),
      I2 => tmp_fu_88_p2(31),
      I3 => result_3_4_reg_679_reg(10),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_11_reg_557_reg[21]\(10),
      O => \result_3_4_reg_679[8]_i_7_n_3\
    );
\result_3_4_reg_679[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(9),
      I1 => tmp_3_reg_137(9),
      I2 => tmp_fu_88_p2(31),
      I3 => result_3_4_reg_679_reg(9),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_11_reg_557_reg[21]\(9),
      O => \result_3_4_reg_679[8]_i_8_n_3\
    );
\result_3_4_reg_679[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(8),
      I1 => tmp_3_reg_137(8),
      I2 => tmp_fu_88_p2(31),
      I3 => result_3_4_reg_679_reg(8),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_11_reg_557_reg[21]\(8),
      O => \result_3_4_reg_679[8]_i_9_n_3\
    );
\result_3_4_reg_679_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_3_4_reg_679_reg[0]_i_1_n_3\,
      CO(2) => \result_3_4_reg_679_reg[0]_i_1_n_4\,
      CO(1) => \result_3_4_reg_679_reg[0]_i_1_n_5\,
      CO(0) => \result_3_4_reg_679_reg[0]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_3_4_reg_679[0]_i_2_n_3\,
      DI(2) => \result_3_4_reg_679[0]_i_3_n_3\,
      DI(1) => \result_3_4_reg_679[0]_i_4_n_3\,
      DI(0) => \result_3_4_reg_679[0]_i_5_n_3\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \result_3_4_reg_679[0]_i_6_n_3\,
      S(2) => \result_3_4_reg_679[0]_i_7_n_3\,
      S(1) => \result_3_4_reg_679[0]_i_8_n_3\,
      S(0) => \result_3_4_reg_679[0]_i_9_n_3\
    );
\result_3_4_reg_679_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_3_4_reg_679_reg[0]_i_10_n_3\,
      CO(2) => \result_3_4_reg_679_reg[0]_i_10_n_4\,
      CO(1) => \result_3_4_reg_679_reg[0]_i_10_n_5\,
      CO(0) => \result_3_4_reg_679_reg[0]_i_10_n_6\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(4 downto 1),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\result_3_4_reg_679_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_3_4_reg_679_reg[8]_i_1_n_3\,
      CO(3) => \result_3_4_reg_679_reg[12]_i_1_n_3\,
      CO(2) => \result_3_4_reg_679_reg[12]_i_1_n_4\,
      CO(1) => \result_3_4_reg_679_reg[12]_i_1_n_5\,
      CO(0) => \result_3_4_reg_679_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_3_4_reg_679[12]_i_2_n_3\,
      DI(2) => \result_3_4_reg_679[12]_i_3_n_3\,
      DI(1) => \result_3_4_reg_679[12]_i_4_n_3\,
      DI(0) => \result_3_4_reg_679[12]_i_5_n_3\,
      O(3 downto 0) => \result_3_4_reg_679_reg[15]\(3 downto 0),
      S(3) => \result_3_4_reg_679[12]_i_6_n_3\,
      S(2) => \result_3_4_reg_679[12]_i_7_n_3\,
      S(1) => \result_3_4_reg_679[12]_i_8_n_3\,
      S(0) => \result_3_4_reg_679[12]_i_9_n_3\
    );
\result_3_4_reg_679_reg[12]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_3_4_reg_679_reg[8]_i_10_n_3\,
      CO(3) => \result_3_4_reg_679_reg[12]_i_10_n_3\,
      CO(2) => \result_3_4_reg_679_reg[12]_i_10_n_4\,
      CO(1) => \result_3_4_reg_679_reg[12]_i_10_n_5\,
      CO(0) => \result_3_4_reg_679_reg[12]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(16 downto 13),
      S(3 downto 0) => p_0_in(16 downto 13)
    );
\result_3_4_reg_679_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_3_4_reg_679_reg[12]_i_1_n_3\,
      CO(3) => \result_3_4_reg_679_reg[16]_i_1_n_3\,
      CO(2) => \result_3_4_reg_679_reg[16]_i_1_n_4\,
      CO(1) => \result_3_4_reg_679_reg[16]_i_1_n_5\,
      CO(0) => \result_3_4_reg_679_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_3_4_reg_679[16]_i_2_n_3\,
      DI(2) => \result_3_4_reg_679[16]_i_3_n_3\,
      DI(1) => \result_3_4_reg_679[16]_i_4_n_3\,
      DI(0) => \result_3_4_reg_679[16]_i_5_n_3\,
      O(3 downto 0) => \result_3_4_reg_679_reg[19]\(3 downto 0),
      S(3) => \result_3_4_reg_679[16]_i_6_n_3\,
      S(2) => \result_3_4_reg_679[16]_i_7_n_3\,
      S(1) => \result_3_4_reg_679[16]_i_8_n_3\,
      S(0) => \result_3_4_reg_679[16]_i_9_n_3\
    );
\result_3_4_reg_679_reg[16]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_3_4_reg_679_reg[12]_i_10_n_3\,
      CO(3) => \result_3_4_reg_679_reg[16]_i_10_n_3\,
      CO(2) => \result_3_4_reg_679_reg[16]_i_10_n_4\,
      CO(1) => \result_3_4_reg_679_reg[16]_i_10_n_5\,
      CO(0) => \result_3_4_reg_679_reg[16]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(20 downto 17),
      S(3 downto 0) => p_0_in(20 downto 17)
    );
\result_3_4_reg_679_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_3_4_reg_679_reg[16]_i_1_n_3\,
      CO(3) => \result_3_4_reg_679_reg[20]_i_1_n_3\,
      CO(2) => \result_3_4_reg_679_reg[20]_i_1_n_4\,
      CO(1) => \result_3_4_reg_679_reg[20]_i_1_n_5\,
      CO(0) => \result_3_4_reg_679_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_3_4_reg_679[20]_i_2_n_3\,
      DI(2) => \result_3_4_reg_679[20]_i_2_n_3\,
      DI(1) => \result_3_4_reg_679[20]_i_3_n_3\,
      DI(0) => \result_3_4_reg_679[20]_i_4_n_3\,
      O(3 downto 0) => \result_3_4_reg_679_reg[23]\(3 downto 0),
      S(3 downto 2) => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0\(1 downto 0),
      S(1) => \result_3_4_reg_679[20]_i_7_n_3\,
      S(0) => \result_3_4_reg_679[20]_i_8_n_3\
    );
\result_3_4_reg_679_reg[20]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_3_4_reg_679_reg[16]_i_10_n_3\,
      CO(3 downto 2) => \NLW_result_3_4_reg_679_reg[20]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^result_3_4_reg_679_reg[31]\(0),
      CO(0) => \NLW_result_3_4_reg_679_reg[20]_i_9_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_result_3_4_reg_679_reg[20]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_s_fu_103_p2(21),
      S(3 downto 1) => B"001",
      S(0) => p_0_in(21)
    );
\result_3_4_reg_679_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_3_4_reg_679_reg[20]_i_1_n_3\,
      CO(3) => \result_3_4_reg_679_reg[24]_i_1_n_3\,
      CO(2) => \result_3_4_reg_679_reg[24]_i_1_n_4\,
      CO(1) => \result_3_4_reg_679_reg[24]_i_1_n_5\,
      CO(0) => \result_3_4_reg_679_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_3_4_reg_679[20]_i_2_n_3\,
      DI(2) => \result_3_4_reg_679[20]_i_2_n_3\,
      DI(1) => \result_3_4_reg_679[20]_i_2_n_3\,
      DI(0) => \result_3_4_reg_679[20]_i_2_n_3\,
      O(3 downto 0) => \result_3_4_reg_679_reg[27]\(3 downto 0),
      S(3 downto 0) => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1\(3 downto 0)
    );
\result_3_4_reg_679_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_3_4_reg_679_reg[24]_i_1_n_3\,
      CO(3) => \NLW_result_3_4_reg_679_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \result_3_4_reg_679_reg[28]_i_1_n_4\,
      CO(1) => \result_3_4_reg_679_reg[28]_i_1_n_5\,
      CO(0) => \result_3_4_reg_679_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \result_3_4_reg_679[20]_i_2_n_3\,
      DI(1) => \result_3_4_reg_679[20]_i_2_n_3\,
      DI(0) => \result_3_4_reg_679[20]_i_2_n_3\,
      O(3 downto 0) => \result_3_4_reg_679_reg[31]_0\(3 downto 0),
      S(3 downto 0) => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2\(3 downto 0)
    );
\result_3_4_reg_679_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_3_4_reg_679_reg[0]_i_1_n_3\,
      CO(3) => \result_3_4_reg_679_reg[4]_i_1_n_3\,
      CO(2) => \result_3_4_reg_679_reg[4]_i_1_n_4\,
      CO(1) => \result_3_4_reg_679_reg[4]_i_1_n_5\,
      CO(0) => \result_3_4_reg_679_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_3_4_reg_679[4]_i_2_n_3\,
      DI(2) => \result_3_4_reg_679[4]_i_3_n_3\,
      DI(1) => \result_3_4_reg_679[4]_i_4_n_3\,
      DI(0) => \result_3_4_reg_679[4]_i_5_n_3\,
      O(3 downto 0) => \result_3_4_reg_679_reg[7]\(3 downto 0),
      S(3) => \result_3_4_reg_679[4]_i_6_n_3\,
      S(2) => \result_3_4_reg_679[4]_i_7_n_3\,
      S(1) => \result_3_4_reg_679[4]_i_8_n_3\,
      S(0) => \result_3_4_reg_679[4]_i_9_n_3\
    );
\result_3_4_reg_679_reg[4]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_3_4_reg_679_reg[0]_i_10_n_3\,
      CO(3) => \result_3_4_reg_679_reg[4]_i_10_n_3\,
      CO(2) => \result_3_4_reg_679_reg[4]_i_10_n_4\,
      CO(1) => \result_3_4_reg_679_reg[4]_i_10_n_5\,
      CO(0) => \result_3_4_reg_679_reg[4]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(8 downto 5),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
\result_3_4_reg_679_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_3_4_reg_679_reg[4]_i_1_n_3\,
      CO(3) => \result_3_4_reg_679_reg[8]_i_1_n_3\,
      CO(2) => \result_3_4_reg_679_reg[8]_i_1_n_4\,
      CO(1) => \result_3_4_reg_679_reg[8]_i_1_n_5\,
      CO(0) => \result_3_4_reg_679_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_3_4_reg_679[8]_i_2_n_3\,
      DI(2) => \result_3_4_reg_679[8]_i_3_n_3\,
      DI(1) => \result_3_4_reg_679[8]_i_4_n_3\,
      DI(0) => \result_3_4_reg_679[8]_i_5_n_3\,
      O(3 downto 0) => \result_3_4_reg_679_reg[11]\(3 downto 0),
      S(3) => \result_3_4_reg_679[8]_i_6_n_3\,
      S(2) => \result_3_4_reg_679[8]_i_7_n_3\,
      S(1) => \result_3_4_reg_679[8]_i_8_n_3\,
      S(0) => \result_3_4_reg_679[8]_i_9_n_3\
    );
\result_3_4_reg_679_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_3_4_reg_679_reg[4]_i_10_n_3\,
      CO(3) => \result_3_4_reg_679_reg[8]_i_10_n_3\,
      CO(2) => \result_3_4_reg_679_reg[8]_i_10_n_4\,
      CO(1) => \result_3_4_reg_679_reg[8]_i_10_n_5\,
      CO(0) => \result_3_4_reg_679_reg[8]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(12 downto 9),
      S(3 downto 0) => p_0_in(12 downto 9)
    );
\tmp_3_reg_137_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_9,
      Q => tmp_3_reg_137(0),
      R => '0'
    );
\tmp_3_reg_137_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_21,
      Q => tmp_3_reg_137(10),
      R => '0'
    );
\tmp_3_reg_137_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_20,
      Q => tmp_3_reg_137(11),
      R => '0'
    );
\tmp_3_reg_137_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_19,
      Q => tmp_3_reg_137(12),
      R => '0'
    );
\tmp_3_reg_137_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_18,
      Q => tmp_3_reg_137(13),
      R => '0'
    );
\tmp_3_reg_137_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_17,
      Q => tmp_3_reg_137(14),
      R => '0'
    );
\tmp_3_reg_137_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_16,
      Q => tmp_3_reg_137(15),
      R => '0'
    );
\tmp_3_reg_137_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_15,
      Q => tmp_3_reg_137(16),
      R => '0'
    );
\tmp_3_reg_137_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_14,
      Q => tmp_3_reg_137(17),
      R => '0'
    );
\tmp_3_reg_137_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_13,
      Q => tmp_3_reg_137(18),
      R => '0'
    );
\tmp_3_reg_137_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_12,
      Q => tmp_3_reg_137(19),
      R => '0'
    );
\tmp_3_reg_137_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_8,
      Q => tmp_3_reg_137(1),
      R => '0'
    );
\tmp_3_reg_137_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_11,
      Q => tmp_3_reg_137(20),
      R => '0'
    );
\tmp_3_reg_137_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_10,
      Q => tmp_3_reg_137(21),
      R => '0'
    );
\tmp_3_reg_137_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_7,
      Q => tmp_3_reg_137(2),
      R => '0'
    );
\tmp_3_reg_137_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_6,
      Q => tmp_3_reg_137(3),
      R => '0'
    );
\tmp_3_reg_137_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_5,
      Q => tmp_3_reg_137(4),
      R => '0'
    );
\tmp_3_reg_137_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_4,
      Q => tmp_3_reg_137(5),
      R => '0'
    );
\tmp_3_reg_137_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_3,
      Q => tmp_3_reg_137(6),
      R => '0'
    );
\tmp_3_reg_137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_24,
      Q => tmp_3_reg_137(7),
      R => '0'
    );
\tmp_3_reg_137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_23,
      Q => tmp_3_reg_137(8),
      R => '0'
    );
\tmp_3_reg_137_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_22,
      Q => tmp_3_reg_137(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_4 is
  port (
    ap_pipeline_reg_pp0_iter6_b_read_reg_117 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_4_4_reg_668_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_4_4_reg_668_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_4_4_reg_668_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_4_4_reg_668_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_4_4_reg_668_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_4_4_reg_668_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_4_4_reg_668_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_4_4_reg_668_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weight_4_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_V_data_V_0_sel_rd_reg_rep : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \inStream_V_data_V_0_payload_B_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \inStream_V_data_V_0_sel_rd_reg_rep__0\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_A_reg[31]_rep\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_B_reg[31]_rep\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\ : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    result_4_4_reg_668_reg : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \result_9_3_reg_546_reg[21]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \inStream_V_data_V_0_payload_B_reg[31]_rep__0\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_A_reg[31]_rep__0\ : in STD_LOGIC;
    \inStream_V_data_V_0_sel_rd_reg_rep__2\ : in STD_LOGIC;
    \inStream_V_data_V_0_sel_rd_reg_rep__3\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \inStream_V_data_V_0_payload_B_reg[31]_rep_0\ : in STD_LOGIC;
    inStream_V_data_V_0_sel_rd_reg_rep_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_4 : entity is "fixed_point_mul";
end design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_4;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_4 is
  signal a_assign_fu_44_p3 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal a_assign_reg_127 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \a_assign_reg_127[12]_i_3__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_4__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_5__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_6__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_3__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_4__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_5__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_6__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_3__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_4__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_5__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_6__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_3__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_4__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_5__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_6__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_3__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_4__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_5__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_6__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_2__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_3__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_4__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_3__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_4__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_5__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_6__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_3__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_4__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_5__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_6__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__3_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__3_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__3_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__3_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__3_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__3_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__3_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__3_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__3_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__3_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__3_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__3_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__3_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__3_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__3_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_1__2_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_1__2_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__3_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__3_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__3_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__3_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__3_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__3_n_6\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\ : STD_LOGIC;
  signal \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b_assign_reg_132 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cnn_fc_i50_o10_mubkb_U0_n_10 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_11 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_12 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_13 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_14 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_15 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_16 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_17 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_18 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_19 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_20 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_21 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_22 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_23 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_24 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_3 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_4 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_5 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_6 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_7 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_8 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \result_4_4_reg_668[0]_i_2_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[0]_i_3_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[0]_i_4_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[0]_i_5_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[0]_i_6_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[0]_i_7_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[0]_i_8_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[0]_i_9_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[12]_i_2_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[12]_i_3_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[12]_i_4_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[12]_i_5_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[12]_i_6_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[12]_i_7_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[12]_i_8_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[12]_i_9_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[16]_i_2_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[16]_i_3_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[16]_i_4_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[16]_i_5_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[16]_i_6_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[16]_i_7_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[16]_i_8_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[16]_i_9_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[20]_i_2_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[20]_i_3_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[20]_i_4_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[20]_i_7_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[20]_i_8_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[4]_i_2_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[4]_i_3_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[4]_i_4_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[4]_i_5_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[4]_i_6_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[4]_i_7_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[4]_i_8_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[4]_i_9_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[8]_i_2_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[8]_i_3_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[8]_i_4_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[8]_i_5_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[8]_i_6_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[8]_i_7_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[8]_i_8_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668[8]_i_9_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[0]_i_10_n_6\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[12]_i_10_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[12]_i_10_n_4\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[12]_i_10_n_5\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[12]_i_10_n_6\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[16]_i_10_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[16]_i_10_n_4\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[16]_i_10_n_5\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[16]_i_10_n_6\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \^result_4_4_reg_668_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \result_4_4_reg_668_reg[4]_i_10_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[4]_i_10_n_4\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[4]_i_10_n_5\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[4]_i_10_n_6\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \result_4_4_reg_668_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal tmp_2_fu_38_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_3_reg_137 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal tmp_fu_88_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal tmp_s_fu_103_p2 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal \NLW_a_assign_reg_127_reg[31]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_a_assign_reg_127_reg[31]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_4_4_reg_668_reg[20]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result_4_4_reg_668_reg[20]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_result_4_4_reg_668_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_774/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_774/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 ";
begin
  ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) <= \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0);
  \result_4_4_reg_668_reg[31]\(0) <= \^result_4_4_reg_668_reg[31]\(0);
\a_assign_reg_127[10]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(10),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(9),
      I5 => Q(9),
      O => a_assign_fu_44_p3(10)
    );
\a_assign_reg_127[11]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(11),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(10),
      I5 => Q(10),
      O => a_assign_fu_44_p3(11)
    );
\a_assign_reg_127[12]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(12),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(11),
      I5 => Q(11),
      O => a_assign_fu_44_p3(12)
    );
\a_assign_reg_127[12]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(11),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(11),
      O => \a_assign_reg_127[12]_i_3__4_n_3\
    );
\a_assign_reg_127[12]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(10),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(10),
      O => \a_assign_reg_127[12]_i_4__4_n_3\
    );
\a_assign_reg_127[12]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(9),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(9),
      O => \a_assign_reg_127[12]_i_5__4_n_3\
    );
\a_assign_reg_127[12]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(8),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(8),
      O => \a_assign_reg_127[12]_i_6__4_n_3\
    );
\a_assign_reg_127[13]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(13),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(12),
      I5 => Q(12),
      O => a_assign_fu_44_p3(13)
    );
\a_assign_reg_127[14]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(14),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(13),
      I5 => Q(13),
      O => a_assign_fu_44_p3(14)
    );
\a_assign_reg_127[15]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(15),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(14),
      I5 => Q(14),
      O => a_assign_fu_44_p3(15)
    );
\a_assign_reg_127[16]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(16),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(15),
      I5 => Q(15),
      O => a_assign_fu_44_p3(16)
    );
\a_assign_reg_127[16]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(15),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(15),
      O => \a_assign_reg_127[16]_i_3__4_n_3\
    );
\a_assign_reg_127[16]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(14),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(14),
      O => \a_assign_reg_127[16]_i_4__4_n_3\
    );
\a_assign_reg_127[16]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(13),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(13),
      O => \a_assign_reg_127[16]_i_5__4_n_3\
    );
\a_assign_reg_127[16]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(12),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(12),
      O => \a_assign_reg_127[16]_i_6__4_n_3\
    );
\a_assign_reg_127[17]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(17),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(16),
      I5 => Q(16),
      O => a_assign_fu_44_p3(17)
    );
\a_assign_reg_127[18]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(18),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(17),
      I5 => Q(17),
      O => a_assign_fu_44_p3(18)
    );
\a_assign_reg_127[19]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(19),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(18),
      I5 => Q(18),
      O => a_assign_fu_44_p3(19)
    );
\a_assign_reg_127[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(1),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(0),
      I5 => Q(0),
      O => a_assign_fu_44_p3(1)
    );
\a_assign_reg_127[20]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(20),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(19),
      I5 => Q(19),
      O => a_assign_fu_44_p3(20)
    );
\a_assign_reg_127[20]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(19),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(19),
      O => \a_assign_reg_127[20]_i_3__4_n_3\
    );
\a_assign_reg_127[20]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(18),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(18),
      O => \a_assign_reg_127[20]_i_4__4_n_3\
    );
\a_assign_reg_127[20]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(17),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(17),
      O => \a_assign_reg_127[20]_i_5__4_n_3\
    );
\a_assign_reg_127[20]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(16),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(16),
      O => \a_assign_reg_127[20]_i_6__4_n_3\
    );
\a_assign_reg_127[21]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(21),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(20),
      I5 => Q(20),
      O => a_assign_fu_44_p3(21)
    );
\a_assign_reg_127[22]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(22),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(21),
      I5 => Q(21),
      O => a_assign_fu_44_p3(22)
    );
\a_assign_reg_127[23]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(23),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(22),
      I5 => Q(22),
      O => a_assign_fu_44_p3(23)
    );
\a_assign_reg_127[24]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(24),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(23),
      I5 => Q(23),
      O => a_assign_fu_44_p3(24)
    );
\a_assign_reg_127[24]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(23),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(23),
      O => \a_assign_reg_127[24]_i_3__4_n_3\
    );
\a_assign_reg_127[24]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(22),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(22),
      O => \a_assign_reg_127[24]_i_4__4_n_3\
    );
\a_assign_reg_127[24]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(21),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(21),
      O => \a_assign_reg_127[24]_i_5__4_n_3\
    );
\a_assign_reg_127[24]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(20),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(20),
      O => \a_assign_reg_127[24]_i_6__4_n_3\
    );
\a_assign_reg_127[25]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(25),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(24),
      I5 => Q(24),
      O => a_assign_fu_44_p3(25)
    );
\a_assign_reg_127[26]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(26),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(25),
      I5 => Q(25),
      O => a_assign_fu_44_p3(26)
    );
\a_assign_reg_127[27]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(27),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(26),
      I5 => Q(26),
      O => a_assign_fu_44_p3(27)
    );
\a_assign_reg_127[28]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(28),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(27),
      I5 => Q(27),
      O => a_assign_fu_44_p3(28)
    );
\a_assign_reg_127[28]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(27),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(27),
      O => \a_assign_reg_127[28]_i_3__4_n_3\
    );
\a_assign_reg_127[28]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(26),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(26),
      O => \a_assign_reg_127[28]_i_4__4_n_3\
    );
\a_assign_reg_127[28]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(25),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(25),
      O => \a_assign_reg_127[28]_i_5__4_n_3\
    );
\a_assign_reg_127[28]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(24),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(24),
      O => \a_assign_reg_127[28]_i_6__4_n_3\
    );
\a_assign_reg_127[29]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(29),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(28),
      I5 => Q(28),
      O => a_assign_fu_44_p3(29)
    );
\a_assign_reg_127[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(2),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(1),
      I5 => Q(1),
      O => a_assign_fu_44_p3(2)
    );
\a_assign_reg_127[30]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(30),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(29),
      I5 => Q(29),
      O => a_assign_fu_44_p3(30)
    );
\a_assign_reg_127[31]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      O => \a_assign_reg_127[31]_i_2__3_n_3\
    );
\a_assign_reg_127[31]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(29),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(29),
      O => \a_assign_reg_127[31]_i_3__4_n_3\
    );
\a_assign_reg_127[31]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(28),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(28),
      O => \a_assign_reg_127[31]_i_4__4_n_3\
    );
\a_assign_reg_127[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(3),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(2),
      I5 => Q(2),
      O => a_assign_fu_44_p3(3)
    );
\a_assign_reg_127[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(4),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(3),
      I5 => Q(3),
      O => a_assign_fu_44_p3(4)
    );
\a_assign_reg_127[4]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(3),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(3),
      O => \a_assign_reg_127[4]_i_3__4_n_3\
    );
\a_assign_reg_127[4]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(2),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(2),
      O => \a_assign_reg_127[4]_i_4__4_n_3\
    );
\a_assign_reg_127[4]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(1),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(1),
      O => \a_assign_reg_127[4]_i_5__4_n_3\
    );
\a_assign_reg_127[4]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(0),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(0),
      O => \a_assign_reg_127[4]_i_6__4_n_3\
    );
\a_assign_reg_127[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(5),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(4),
      I5 => Q(4),
      O => a_assign_fu_44_p3(5)
    );
\a_assign_reg_127[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(6),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(5),
      I5 => Q(5),
      O => a_assign_fu_44_p3(6)
    );
\a_assign_reg_127[7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(7),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(6),
      I5 => Q(6),
      O => a_assign_fu_44_p3(7)
    );
\a_assign_reg_127[8]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(8),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(7),
      I5 => Q(7),
      O => a_assign_fu_44_p3(8)
    );
\a_assign_reg_127[8]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(7),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(7),
      O => \a_assign_reg_127[8]_i_3__4_n_3\
    );
\a_assign_reg_127[8]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(6),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(6),
      O => \a_assign_reg_127[8]_i_4__4_n_3\
    );
\a_assign_reg_127[8]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(5),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(5),
      O => \a_assign_reg_127[8]_i_5__4_n_3\
    );
\a_assign_reg_127[8]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(4),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(4),
      O => \a_assign_reg_127[8]_i_6__4_n_3\
    );
\a_assign_reg_127[9]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(9),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(8),
      I5 => Q(8),
      O => a_assign_fu_44_p3(9)
    );
\a_assign_reg_127_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(10),
      Q => a_assign_reg_127(10),
      R => '0'
    );
\a_assign_reg_127_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(11),
      Q => a_assign_reg_127(11),
      R => '0'
    );
\a_assign_reg_127_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(12),
      Q => a_assign_reg_127(12),
      R => '0'
    );
\a_assign_reg_127_reg[12]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[8]_i_2__3_n_3\,
      CO(3) => \a_assign_reg_127_reg[12]_i_2__3_n_3\,
      CO(2) => \a_assign_reg_127_reg[12]_i_2__3_n_4\,
      CO(1) => \a_assign_reg_127_reg[12]_i_2__3_n_5\,
      CO(0) => \a_assign_reg_127_reg[12]_i_2__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(12 downto 9),
      S(3) => \a_assign_reg_127[12]_i_3__4_n_3\,
      S(2) => \a_assign_reg_127[12]_i_4__4_n_3\,
      S(1) => \a_assign_reg_127[12]_i_5__4_n_3\,
      S(0) => \a_assign_reg_127[12]_i_6__4_n_3\
    );
\a_assign_reg_127_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(13),
      Q => a_assign_reg_127(13),
      R => '0'
    );
\a_assign_reg_127_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(14),
      Q => a_assign_reg_127(14),
      R => '0'
    );
\a_assign_reg_127_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(15),
      Q => a_assign_reg_127(15),
      R => '0'
    );
\a_assign_reg_127_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(16),
      Q => a_assign_reg_127(16),
      R => '0'
    );
\a_assign_reg_127_reg[16]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[12]_i_2__3_n_3\,
      CO(3) => \a_assign_reg_127_reg[16]_i_2__3_n_3\,
      CO(2) => \a_assign_reg_127_reg[16]_i_2__3_n_4\,
      CO(1) => \a_assign_reg_127_reg[16]_i_2__3_n_5\,
      CO(0) => \a_assign_reg_127_reg[16]_i_2__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(16 downto 13),
      S(3) => \a_assign_reg_127[16]_i_3__4_n_3\,
      S(2) => \a_assign_reg_127[16]_i_4__4_n_3\,
      S(1) => \a_assign_reg_127[16]_i_5__4_n_3\,
      S(0) => \a_assign_reg_127[16]_i_6__4_n_3\
    );
\a_assign_reg_127_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(17),
      Q => a_assign_reg_127(17),
      R => '0'
    );
\a_assign_reg_127_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(18),
      Q => a_assign_reg_127(18),
      R => '0'
    );
\a_assign_reg_127_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(19),
      Q => a_assign_reg_127(19),
      R => '0'
    );
\a_assign_reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(1),
      Q => a_assign_reg_127(1),
      R => '0'
    );
\a_assign_reg_127_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(20),
      Q => a_assign_reg_127(20),
      R => '0'
    );
\a_assign_reg_127_reg[20]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[16]_i_2__3_n_3\,
      CO(3) => \a_assign_reg_127_reg[20]_i_2__3_n_3\,
      CO(2) => \a_assign_reg_127_reg[20]_i_2__3_n_4\,
      CO(1) => \a_assign_reg_127_reg[20]_i_2__3_n_5\,
      CO(0) => \a_assign_reg_127_reg[20]_i_2__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(20 downto 17),
      S(3) => \a_assign_reg_127[20]_i_3__4_n_3\,
      S(2) => \a_assign_reg_127[20]_i_4__4_n_3\,
      S(1) => \a_assign_reg_127[20]_i_5__4_n_3\,
      S(0) => \a_assign_reg_127[20]_i_6__4_n_3\
    );
\a_assign_reg_127_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(21),
      Q => a_assign_reg_127(21),
      R => '0'
    );
\a_assign_reg_127_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(22),
      Q => a_assign_reg_127(22),
      R => '0'
    );
\a_assign_reg_127_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(23),
      Q => a_assign_reg_127(23),
      R => '0'
    );
\a_assign_reg_127_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(24),
      Q => a_assign_reg_127(24),
      R => '0'
    );
\a_assign_reg_127_reg[24]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[20]_i_2__3_n_3\,
      CO(3) => \a_assign_reg_127_reg[24]_i_2__3_n_3\,
      CO(2) => \a_assign_reg_127_reg[24]_i_2__3_n_4\,
      CO(1) => \a_assign_reg_127_reg[24]_i_2__3_n_5\,
      CO(0) => \a_assign_reg_127_reg[24]_i_2__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(24 downto 21),
      S(3) => \a_assign_reg_127[24]_i_3__4_n_3\,
      S(2) => \a_assign_reg_127[24]_i_4__4_n_3\,
      S(1) => \a_assign_reg_127[24]_i_5__4_n_3\,
      S(0) => \a_assign_reg_127[24]_i_6__4_n_3\
    );
\a_assign_reg_127_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(25),
      Q => a_assign_reg_127(25),
      R => '0'
    );
\a_assign_reg_127_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(26),
      Q => a_assign_reg_127(26),
      R => '0'
    );
\a_assign_reg_127_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(27),
      Q => a_assign_reg_127(27),
      R => '0'
    );
\a_assign_reg_127_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(28),
      Q => a_assign_reg_127(28),
      R => '0'
    );
\a_assign_reg_127_reg[28]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[24]_i_2__3_n_3\,
      CO(3) => \a_assign_reg_127_reg[28]_i_2__3_n_3\,
      CO(2) => \a_assign_reg_127_reg[28]_i_2__3_n_4\,
      CO(1) => \a_assign_reg_127_reg[28]_i_2__3_n_5\,
      CO(0) => \a_assign_reg_127_reg[28]_i_2__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(28 downto 25),
      S(3) => \a_assign_reg_127[28]_i_3__4_n_3\,
      S(2) => \a_assign_reg_127[28]_i_4__4_n_3\,
      S(1) => \a_assign_reg_127[28]_i_5__4_n_3\,
      S(0) => \a_assign_reg_127[28]_i_6__4_n_3\
    );
\a_assign_reg_127_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(29),
      Q => a_assign_reg_127(29),
      R => '0'
    );
\a_assign_reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(2),
      Q => a_assign_reg_127(2),
      R => '0'
    );
\a_assign_reg_127_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(30),
      Q => a_assign_reg_127(30),
      R => '0'
    );
\a_assign_reg_127_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => tmp_2_fu_38_p2(31),
      Q => a_assign_reg_127(31),
      R => \inStream_V_data_V_0_payload_B_reg[31]_rep_0\
    );
\a_assign_reg_127_reg[31]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[28]_i_2__3_n_3\,
      CO(3 downto 2) => \NLW_a_assign_reg_127_reg[31]_i_1__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \a_assign_reg_127_reg[31]_i_1__2_n_5\,
      CO(0) => \a_assign_reg_127_reg[31]_i_1__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_a_assign_reg_127_reg[31]_i_1__2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_2_fu_38_p2(31 downto 29),
      S(3) => '0',
      S(2) => \a_assign_reg_127[31]_i_2__3_n_3\,
      S(1) => \a_assign_reg_127[31]_i_3__4_n_3\,
      S(0) => \a_assign_reg_127[31]_i_4__4_n_3\
    );
\a_assign_reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(3),
      Q => a_assign_reg_127(3),
      R => '0'
    );
\a_assign_reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(4),
      Q => a_assign_reg_127(4),
      R => '0'
    );
\a_assign_reg_127_reg[4]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \a_assign_reg_127_reg[4]_i_2__3_n_3\,
      CO(2) => \a_assign_reg_127_reg[4]_i_2__3_n_4\,
      CO(1) => \a_assign_reg_127_reg[4]_i_2__3_n_5\,
      CO(0) => \a_assign_reg_127_reg[4]_i_2__3_n_6\,
      CYINIT => inStream_V_data_V_0_sel_rd_reg_rep_0,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(4 downto 1),
      S(3) => \a_assign_reg_127[4]_i_3__4_n_3\,
      S(2) => \a_assign_reg_127[4]_i_4__4_n_3\,
      S(1) => \a_assign_reg_127[4]_i_5__4_n_3\,
      S(0) => \a_assign_reg_127[4]_i_6__4_n_3\
    );
\a_assign_reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(5),
      Q => a_assign_reg_127(5),
      R => '0'
    );
\a_assign_reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(6),
      Q => a_assign_reg_127(6),
      R => '0'
    );
\a_assign_reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(7),
      Q => a_assign_reg_127(7),
      R => '0'
    );
\a_assign_reg_127_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(8),
      Q => a_assign_reg_127(8),
      R => '0'
    );
\a_assign_reg_127_reg[8]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[4]_i_2__3_n_3\,
      CO(3) => \a_assign_reg_127_reg[8]_i_2__3_n_3\,
      CO(2) => \a_assign_reg_127_reg[8]_i_2__3_n_4\,
      CO(1) => \a_assign_reg_127_reg[8]_i_2__3_n_5\,
      CO(0) => \a_assign_reg_127_reg[8]_i_2__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(8 downto 5),
      S(3) => \a_assign_reg_127[8]_i_3__4_n_3\,
      S(2) => \a_assign_reg_127[8]_i_4__4_n_3\,
      S(1) => \a_assign_reg_127[8]_i_5__4_n_3\,
      S(0) => \a_assign_reg_127[8]_i_6__4_n_3\
    );
\a_assign_reg_127_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(9),
      Q => a_assign_reg_127(9),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => weight_4_q0(0),
      Q => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\
    );
\ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\,
      Q => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      R => '0'
    );
\b_assign_reg_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(0),
      Q => b_assign_reg_132(0),
      R => '0'
    );
\b_assign_reg_132_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(10),
      Q => b_assign_reg_132(10),
      R => '0'
    );
\b_assign_reg_132_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(11),
      Q => b_assign_reg_132(11),
      R => '0'
    );
\b_assign_reg_132_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(12),
      Q => b_assign_reg_132(12),
      R => '0'
    );
\b_assign_reg_132_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(13),
      Q => b_assign_reg_132(13),
      R => '0'
    );
\b_assign_reg_132_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(14),
      Q => b_assign_reg_132(14),
      R => '0'
    );
\b_assign_reg_132_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(15),
      Q => b_assign_reg_132(15),
      R => '0'
    );
\b_assign_reg_132_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(16),
      Q => b_assign_reg_132(16),
      R => '0'
    );
\b_assign_reg_132_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(17),
      Q => b_assign_reg_132(17),
      R => '0'
    );
\b_assign_reg_132_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(18),
      Q => b_assign_reg_132(18),
      R => '0'
    );
\b_assign_reg_132_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(19),
      Q => b_assign_reg_132(19),
      R => '0'
    );
\b_assign_reg_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(1),
      Q => b_assign_reg_132(1),
      R => '0'
    );
\b_assign_reg_132_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(20),
      Q => b_assign_reg_132(20),
      R => '0'
    );
\b_assign_reg_132_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(21),
      Q => b_assign_reg_132(21),
      R => '0'
    );
\b_assign_reg_132_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(22),
      Q => b_assign_reg_132(22),
      R => '0'
    );
\b_assign_reg_132_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(23),
      Q => b_assign_reg_132(23),
      R => '0'
    );
\b_assign_reg_132_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(24),
      Q => b_assign_reg_132(24),
      R => '0'
    );
\b_assign_reg_132_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(25),
      Q => b_assign_reg_132(25),
      R => '0'
    );
\b_assign_reg_132_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(26),
      Q => b_assign_reg_132(26),
      R => '0'
    );
\b_assign_reg_132_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(27),
      Q => b_assign_reg_132(27),
      R => '0'
    );
\b_assign_reg_132_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(28),
      Q => b_assign_reg_132(28),
      R => '0'
    );
\b_assign_reg_132_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(29),
      Q => b_assign_reg_132(29),
      R => '0'
    );
\b_assign_reg_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(2),
      Q => b_assign_reg_132(2),
      R => '0'
    );
\b_assign_reg_132_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(30),
      Q => b_assign_reg_132(30),
      R => '0'
    );
\b_assign_reg_132_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(31),
      Q => b_assign_reg_132(31),
      R => '0'
    );
\b_assign_reg_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(3),
      Q => b_assign_reg_132(3),
      R => '0'
    );
\b_assign_reg_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(4),
      Q => b_assign_reg_132(4),
      R => '0'
    );
\b_assign_reg_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(5),
      Q => b_assign_reg_132(5),
      R => '0'
    );
\b_assign_reg_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(6),
      Q => b_assign_reg_132(6),
      R => '0'
    );
\b_assign_reg_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(7),
      Q => b_assign_reg_132(7),
      R => '0'
    );
\b_assign_reg_132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(8),
      Q => b_assign_reg_132(8),
      R => '0'
    );
\b_assign_reg_132_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(9),
      Q => b_assign_reg_132(9),
      R => '0'
    );
cnn_fc_i50_o10_mubkb_U0: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_18
     port map (
      Q(31 downto 0) => b_assign_reg_132(31 downto 0),
      ap_clk => ap_clk,
      in0(31 downto 1) => a_assign_reg_127(31 downto 1),
      in0(0) => in0(0),
      p_66_in => p_66_in,
      \tmp_3_reg_137_reg[0]__0\ => cnn_fc_i50_o10_mubkb_U0_n_9,
      \tmp_3_reg_137_reg[1]__0\ => cnn_fc_i50_o10_mubkb_U0_n_8,
      \tmp_3_reg_137_reg[21]\(14) => cnn_fc_i50_o10_mubkb_U0_n_10,
      \tmp_3_reg_137_reg[21]\(13) => cnn_fc_i50_o10_mubkb_U0_n_11,
      \tmp_3_reg_137_reg[21]\(12) => cnn_fc_i50_o10_mubkb_U0_n_12,
      \tmp_3_reg_137_reg[21]\(11) => cnn_fc_i50_o10_mubkb_U0_n_13,
      \tmp_3_reg_137_reg[21]\(10) => cnn_fc_i50_o10_mubkb_U0_n_14,
      \tmp_3_reg_137_reg[21]\(9) => cnn_fc_i50_o10_mubkb_U0_n_15,
      \tmp_3_reg_137_reg[21]\(8) => cnn_fc_i50_o10_mubkb_U0_n_16,
      \tmp_3_reg_137_reg[21]\(7) => cnn_fc_i50_o10_mubkb_U0_n_17,
      \tmp_3_reg_137_reg[21]\(6) => cnn_fc_i50_o10_mubkb_U0_n_18,
      \tmp_3_reg_137_reg[21]\(5) => cnn_fc_i50_o10_mubkb_U0_n_19,
      \tmp_3_reg_137_reg[21]\(4) => cnn_fc_i50_o10_mubkb_U0_n_20,
      \tmp_3_reg_137_reg[21]\(3) => cnn_fc_i50_o10_mubkb_U0_n_21,
      \tmp_3_reg_137_reg[21]\(2) => cnn_fc_i50_o10_mubkb_U0_n_22,
      \tmp_3_reg_137_reg[21]\(1) => cnn_fc_i50_o10_mubkb_U0_n_23,
      \tmp_3_reg_137_reg[21]\(0) => cnn_fc_i50_o10_mubkb_U0_n_24,
      \tmp_3_reg_137_reg[2]__0\ => cnn_fc_i50_o10_mubkb_U0_n_7,
      \tmp_3_reg_137_reg[3]__0\ => cnn_fc_i50_o10_mubkb_U0_n_6,
      \tmp_3_reg_137_reg[4]__0\ => cnn_fc_i50_o10_mubkb_U0_n_5,
      \tmp_3_reg_137_reg[5]__0\ => cnn_fc_i50_o10_mubkb_U0_n_4,
      \tmp_3_reg_137_reg[6]__0\ => cnn_fc_i50_o10_mubkb_U0_n_3
    );
\result_4_4_reg_668[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I1 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      O => tmp_fu_88_p2(31)
    );
\result_4_4_reg_668[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      O => p_0_in(0)
    );
\result_4_4_reg_668[0]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(4),
      O => p_0_in(4)
    );
\result_4_4_reg_668[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(3),
      O => p_0_in(3)
    );
\result_4_4_reg_668[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(2),
      O => p_0_in(2)
    );
\result_4_4_reg_668[0]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(1),
      O => p_0_in(1)
    );
\result_4_4_reg_668[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(3),
      I3 => tmp_s_fu_103_p2(3),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_4_4_reg_668[0]_i_2_n_3\
    );
\result_4_4_reg_668[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(2),
      I3 => tmp_s_fu_103_p2(2),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_4_4_reg_668[0]_i_3_n_3\
    );
\result_4_4_reg_668[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(1),
      I3 => tmp_s_fu_103_p2(1),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_4_4_reg_668[0]_i_4_n_3\
    );
\result_4_4_reg_668[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      I1 => \ap_CS_fsm_reg[4]\(0),
      O => \result_4_4_reg_668[0]_i_5_n_3\
    );
\result_4_4_reg_668[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(3),
      I1 => tmp_3_reg_137(3),
      I2 => tmp_fu_88_p2(31),
      I3 => result_4_4_reg_668_reg(3),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_3_reg_546_reg[21]\(3),
      O => \result_4_4_reg_668[0]_i_6_n_3\
    );
\result_4_4_reg_668[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(2),
      I1 => tmp_3_reg_137(2),
      I2 => tmp_fu_88_p2(31),
      I3 => result_4_4_reg_668_reg(2),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_3_reg_546_reg[21]\(2),
      O => \result_4_4_reg_668[0]_i_7_n_3\
    );
\result_4_4_reg_668[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(1),
      I1 => tmp_3_reg_137(1),
      I2 => tmp_fu_88_p2(31),
      I3 => result_4_4_reg_668_reg(1),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_3_reg_546_reg[21]\(1),
      O => \result_4_4_reg_668[0]_i_8_n_3\
    );
\result_4_4_reg_668[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      I1 => result_4_4_reg_668_reg(0),
      I2 => \ap_CS_fsm_reg[4]\(0),
      I3 => \result_9_3_reg_546_reg[21]\(0),
      O => \result_4_4_reg_668[0]_i_9_n_3\
    );
\result_4_4_reg_668[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(16),
      O => p_0_in(16)
    );
\result_4_4_reg_668[12]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(15),
      O => p_0_in(15)
    );
\result_4_4_reg_668[12]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(14),
      O => p_0_in(14)
    );
\result_4_4_reg_668[12]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(13),
      O => p_0_in(13)
    );
\result_4_4_reg_668[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(15),
      I3 => tmp_s_fu_103_p2(15),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_4_4_reg_668[12]_i_2_n_3\
    );
\result_4_4_reg_668[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(14),
      I3 => tmp_s_fu_103_p2(14),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_4_4_reg_668[12]_i_3_n_3\
    );
\result_4_4_reg_668[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(13),
      I3 => tmp_s_fu_103_p2(13),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_4_4_reg_668[12]_i_4_n_3\
    );
\result_4_4_reg_668[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(12),
      I3 => tmp_s_fu_103_p2(12),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_4_4_reg_668[12]_i_5_n_3\
    );
\result_4_4_reg_668[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(15),
      I1 => tmp_3_reg_137(15),
      I2 => tmp_fu_88_p2(31),
      I3 => result_4_4_reg_668_reg(15),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_3_reg_546_reg[21]\(15),
      O => \result_4_4_reg_668[12]_i_6_n_3\
    );
\result_4_4_reg_668[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(14),
      I1 => tmp_3_reg_137(14),
      I2 => tmp_fu_88_p2(31),
      I3 => result_4_4_reg_668_reg(14),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_3_reg_546_reg[21]\(14),
      O => \result_4_4_reg_668[12]_i_7_n_3\
    );
\result_4_4_reg_668[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(13),
      I1 => tmp_3_reg_137(13),
      I2 => tmp_fu_88_p2(31),
      I3 => result_4_4_reg_668_reg(13),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_3_reg_546_reg[21]\(13),
      O => \result_4_4_reg_668[12]_i_8_n_3\
    );
\result_4_4_reg_668[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(12),
      I1 => tmp_3_reg_137(12),
      I2 => tmp_fu_88_p2(31),
      I3 => result_4_4_reg_668_reg(12),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_3_reg_546_reg[21]\(12),
      O => \result_4_4_reg_668[12]_i_9_n_3\
    );
\result_4_4_reg_668[16]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(20),
      O => p_0_in(20)
    );
\result_4_4_reg_668[16]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(19),
      O => p_0_in(19)
    );
\result_4_4_reg_668[16]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(18),
      O => p_0_in(18)
    );
\result_4_4_reg_668[16]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(17),
      O => p_0_in(17)
    );
\result_4_4_reg_668[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(19),
      I3 => tmp_s_fu_103_p2(19),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_4_4_reg_668[16]_i_2_n_3\
    );
\result_4_4_reg_668[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(18),
      I3 => tmp_s_fu_103_p2(18),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_4_4_reg_668[16]_i_3_n_3\
    );
\result_4_4_reg_668[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(17),
      I3 => tmp_s_fu_103_p2(17),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_4_4_reg_668[16]_i_4_n_3\
    );
\result_4_4_reg_668[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(16),
      I3 => tmp_s_fu_103_p2(16),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_4_4_reg_668[16]_i_5_n_3\
    );
\result_4_4_reg_668[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(19),
      I1 => tmp_3_reg_137(19),
      I2 => tmp_fu_88_p2(31),
      I3 => result_4_4_reg_668_reg(19),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_3_reg_546_reg[21]\(19),
      O => \result_4_4_reg_668[16]_i_6_n_3\
    );
\result_4_4_reg_668[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(18),
      I1 => tmp_3_reg_137(18),
      I2 => tmp_fu_88_p2(31),
      I3 => result_4_4_reg_668_reg(18),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_3_reg_546_reg[21]\(18),
      O => \result_4_4_reg_668[16]_i_7_n_3\
    );
\result_4_4_reg_668[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(17),
      I1 => tmp_3_reg_137(17),
      I2 => tmp_fu_88_p2(31),
      I3 => result_4_4_reg_668_reg(17),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_3_reg_546_reg[21]\(17),
      O => \result_4_4_reg_668[16]_i_8_n_3\
    );
\result_4_4_reg_668[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(16),
      I1 => tmp_3_reg_137(16),
      I2 => tmp_fu_88_p2(31),
      I3 => result_4_4_reg_668_reg(16),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_3_reg_546_reg[21]\(16),
      O => \result_4_4_reg_668[16]_i_9_n_3\
    );
\result_4_4_reg_668[20]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(21),
      O => p_0_in(21)
    );
\result_4_4_reg_668[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \^result_4_4_reg_668_reg[31]\(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I3 => \ap_CS_fsm_reg[4]\(0),
      O => \result_4_4_reg_668[20]_i_2_n_3\
    );
\result_4_4_reg_668[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(21),
      I3 => tmp_s_fu_103_p2(21),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_4_4_reg_668[20]_i_3_n_3\
    );
\result_4_4_reg_668[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(20),
      I3 => tmp_s_fu_103_p2(20),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_4_4_reg_668[20]_i_4_n_3\
    );
\result_4_4_reg_668[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(21),
      I1 => tmp_3_reg_137(21),
      I2 => tmp_fu_88_p2(31),
      I3 => result_4_4_reg_668_reg(21),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_3_reg_546_reg[21]\(21),
      O => \result_4_4_reg_668[20]_i_7_n_3\
    );
\result_4_4_reg_668[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(20),
      I1 => tmp_3_reg_137(20),
      I2 => tmp_fu_88_p2(31),
      I3 => result_4_4_reg_668_reg(20),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_3_reg_546_reg[21]\(20),
      O => \result_4_4_reg_668[20]_i_8_n_3\
    );
\result_4_4_reg_668[4]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(8),
      O => p_0_in(8)
    );
\result_4_4_reg_668[4]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(7),
      O => p_0_in(7)
    );
\result_4_4_reg_668[4]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(6),
      O => p_0_in(6)
    );
\result_4_4_reg_668[4]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(5),
      O => p_0_in(5)
    );
\result_4_4_reg_668[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(7),
      I3 => tmp_s_fu_103_p2(7),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_4_4_reg_668[4]_i_2_n_3\
    );
\result_4_4_reg_668[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(6),
      I3 => tmp_s_fu_103_p2(6),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_4_4_reg_668[4]_i_3_n_3\
    );
\result_4_4_reg_668[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(5),
      I3 => tmp_s_fu_103_p2(5),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_4_4_reg_668[4]_i_4_n_3\
    );
\result_4_4_reg_668[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(4),
      I3 => tmp_s_fu_103_p2(4),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_4_4_reg_668[4]_i_5_n_3\
    );
\result_4_4_reg_668[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(7),
      I1 => tmp_3_reg_137(7),
      I2 => tmp_fu_88_p2(31),
      I3 => result_4_4_reg_668_reg(7),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_3_reg_546_reg[21]\(7),
      O => \result_4_4_reg_668[4]_i_6_n_3\
    );
\result_4_4_reg_668[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(6),
      I1 => tmp_3_reg_137(6),
      I2 => tmp_fu_88_p2(31),
      I3 => result_4_4_reg_668_reg(6),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_3_reg_546_reg[21]\(6),
      O => \result_4_4_reg_668[4]_i_7_n_3\
    );
\result_4_4_reg_668[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(5),
      I1 => tmp_3_reg_137(5),
      I2 => tmp_fu_88_p2(31),
      I3 => result_4_4_reg_668_reg(5),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_3_reg_546_reg[21]\(5),
      O => \result_4_4_reg_668[4]_i_8_n_3\
    );
\result_4_4_reg_668[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(4),
      I1 => tmp_3_reg_137(4),
      I2 => tmp_fu_88_p2(31),
      I3 => result_4_4_reg_668_reg(4),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_3_reg_546_reg[21]\(4),
      O => \result_4_4_reg_668[4]_i_9_n_3\
    );
\result_4_4_reg_668[8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(12),
      O => p_0_in(12)
    );
\result_4_4_reg_668[8]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(11),
      O => p_0_in(11)
    );
\result_4_4_reg_668[8]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(10),
      O => p_0_in(10)
    );
\result_4_4_reg_668[8]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(9),
      O => p_0_in(9)
    );
\result_4_4_reg_668[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(11),
      I3 => tmp_s_fu_103_p2(11),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_4_4_reg_668[8]_i_2_n_3\
    );
\result_4_4_reg_668[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(10),
      I3 => tmp_s_fu_103_p2(10),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_4_4_reg_668[8]_i_3_n_3\
    );
\result_4_4_reg_668[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(9),
      I3 => tmp_s_fu_103_p2(9),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_4_4_reg_668[8]_i_4_n_3\
    );
\result_4_4_reg_668[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(8),
      I3 => tmp_s_fu_103_p2(8),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_4_4_reg_668[8]_i_5_n_3\
    );
\result_4_4_reg_668[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(11),
      I1 => tmp_3_reg_137(11),
      I2 => tmp_fu_88_p2(31),
      I3 => result_4_4_reg_668_reg(11),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_3_reg_546_reg[21]\(11),
      O => \result_4_4_reg_668[8]_i_6_n_3\
    );
\result_4_4_reg_668[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(10),
      I1 => tmp_3_reg_137(10),
      I2 => tmp_fu_88_p2(31),
      I3 => result_4_4_reg_668_reg(10),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_3_reg_546_reg[21]\(10),
      O => \result_4_4_reg_668[8]_i_7_n_3\
    );
\result_4_4_reg_668[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(9),
      I1 => tmp_3_reg_137(9),
      I2 => tmp_fu_88_p2(31),
      I3 => result_4_4_reg_668_reg(9),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_3_reg_546_reg[21]\(9),
      O => \result_4_4_reg_668[8]_i_8_n_3\
    );
\result_4_4_reg_668[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(8),
      I1 => tmp_3_reg_137(8),
      I2 => tmp_fu_88_p2(31),
      I3 => result_4_4_reg_668_reg(8),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_3_reg_546_reg[21]\(8),
      O => \result_4_4_reg_668[8]_i_9_n_3\
    );
\result_4_4_reg_668_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_4_4_reg_668_reg[0]_i_1_n_3\,
      CO(2) => \result_4_4_reg_668_reg[0]_i_1_n_4\,
      CO(1) => \result_4_4_reg_668_reg[0]_i_1_n_5\,
      CO(0) => \result_4_4_reg_668_reg[0]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_4_4_reg_668[0]_i_2_n_3\,
      DI(2) => \result_4_4_reg_668[0]_i_3_n_3\,
      DI(1) => \result_4_4_reg_668[0]_i_4_n_3\,
      DI(0) => \result_4_4_reg_668[0]_i_5_n_3\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \result_4_4_reg_668[0]_i_6_n_3\,
      S(2) => \result_4_4_reg_668[0]_i_7_n_3\,
      S(1) => \result_4_4_reg_668[0]_i_8_n_3\,
      S(0) => \result_4_4_reg_668[0]_i_9_n_3\
    );
\result_4_4_reg_668_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_4_4_reg_668_reg[0]_i_10_n_3\,
      CO(2) => \result_4_4_reg_668_reg[0]_i_10_n_4\,
      CO(1) => \result_4_4_reg_668_reg[0]_i_10_n_5\,
      CO(0) => \result_4_4_reg_668_reg[0]_i_10_n_6\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(4 downto 1),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\result_4_4_reg_668_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_4_reg_668_reg[8]_i_1_n_3\,
      CO(3) => \result_4_4_reg_668_reg[12]_i_1_n_3\,
      CO(2) => \result_4_4_reg_668_reg[12]_i_1_n_4\,
      CO(1) => \result_4_4_reg_668_reg[12]_i_1_n_5\,
      CO(0) => \result_4_4_reg_668_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_4_4_reg_668[12]_i_2_n_3\,
      DI(2) => \result_4_4_reg_668[12]_i_3_n_3\,
      DI(1) => \result_4_4_reg_668[12]_i_4_n_3\,
      DI(0) => \result_4_4_reg_668[12]_i_5_n_3\,
      O(3 downto 0) => \result_4_4_reg_668_reg[15]\(3 downto 0),
      S(3) => \result_4_4_reg_668[12]_i_6_n_3\,
      S(2) => \result_4_4_reg_668[12]_i_7_n_3\,
      S(1) => \result_4_4_reg_668[12]_i_8_n_3\,
      S(0) => \result_4_4_reg_668[12]_i_9_n_3\
    );
\result_4_4_reg_668_reg[12]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_4_reg_668_reg[8]_i_10_n_3\,
      CO(3) => \result_4_4_reg_668_reg[12]_i_10_n_3\,
      CO(2) => \result_4_4_reg_668_reg[12]_i_10_n_4\,
      CO(1) => \result_4_4_reg_668_reg[12]_i_10_n_5\,
      CO(0) => \result_4_4_reg_668_reg[12]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(16 downto 13),
      S(3 downto 0) => p_0_in(16 downto 13)
    );
\result_4_4_reg_668_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_4_reg_668_reg[12]_i_1_n_3\,
      CO(3) => \result_4_4_reg_668_reg[16]_i_1_n_3\,
      CO(2) => \result_4_4_reg_668_reg[16]_i_1_n_4\,
      CO(1) => \result_4_4_reg_668_reg[16]_i_1_n_5\,
      CO(0) => \result_4_4_reg_668_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_4_4_reg_668[16]_i_2_n_3\,
      DI(2) => \result_4_4_reg_668[16]_i_3_n_3\,
      DI(1) => \result_4_4_reg_668[16]_i_4_n_3\,
      DI(0) => \result_4_4_reg_668[16]_i_5_n_3\,
      O(3 downto 0) => \result_4_4_reg_668_reg[19]\(3 downto 0),
      S(3) => \result_4_4_reg_668[16]_i_6_n_3\,
      S(2) => \result_4_4_reg_668[16]_i_7_n_3\,
      S(1) => \result_4_4_reg_668[16]_i_8_n_3\,
      S(0) => \result_4_4_reg_668[16]_i_9_n_3\
    );
\result_4_4_reg_668_reg[16]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_4_reg_668_reg[12]_i_10_n_3\,
      CO(3) => \result_4_4_reg_668_reg[16]_i_10_n_3\,
      CO(2) => \result_4_4_reg_668_reg[16]_i_10_n_4\,
      CO(1) => \result_4_4_reg_668_reg[16]_i_10_n_5\,
      CO(0) => \result_4_4_reg_668_reg[16]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(20 downto 17),
      S(3 downto 0) => p_0_in(20 downto 17)
    );
\result_4_4_reg_668_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_4_reg_668_reg[16]_i_1_n_3\,
      CO(3) => \result_4_4_reg_668_reg[20]_i_1_n_3\,
      CO(2) => \result_4_4_reg_668_reg[20]_i_1_n_4\,
      CO(1) => \result_4_4_reg_668_reg[20]_i_1_n_5\,
      CO(0) => \result_4_4_reg_668_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_4_4_reg_668[20]_i_2_n_3\,
      DI(2) => \result_4_4_reg_668[20]_i_2_n_3\,
      DI(1) => \result_4_4_reg_668[20]_i_3_n_3\,
      DI(0) => \result_4_4_reg_668[20]_i_4_n_3\,
      O(3 downto 0) => \result_4_4_reg_668_reg[23]\(3 downto 0),
      S(3 downto 2) => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0\(1 downto 0),
      S(1) => \result_4_4_reg_668[20]_i_7_n_3\,
      S(0) => \result_4_4_reg_668[20]_i_8_n_3\
    );
\result_4_4_reg_668_reg[20]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_4_reg_668_reg[16]_i_10_n_3\,
      CO(3 downto 2) => \NLW_result_4_4_reg_668_reg[20]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^result_4_4_reg_668_reg[31]\(0),
      CO(0) => \NLW_result_4_4_reg_668_reg[20]_i_9_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_result_4_4_reg_668_reg[20]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_s_fu_103_p2(21),
      S(3 downto 1) => B"001",
      S(0) => p_0_in(21)
    );
\result_4_4_reg_668_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_4_reg_668_reg[20]_i_1_n_3\,
      CO(3) => \result_4_4_reg_668_reg[24]_i_1_n_3\,
      CO(2) => \result_4_4_reg_668_reg[24]_i_1_n_4\,
      CO(1) => \result_4_4_reg_668_reg[24]_i_1_n_5\,
      CO(0) => \result_4_4_reg_668_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_4_4_reg_668[20]_i_2_n_3\,
      DI(2) => \result_4_4_reg_668[20]_i_2_n_3\,
      DI(1) => \result_4_4_reg_668[20]_i_2_n_3\,
      DI(0) => \result_4_4_reg_668[20]_i_2_n_3\,
      O(3 downto 0) => \result_4_4_reg_668_reg[27]\(3 downto 0),
      S(3 downto 0) => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1\(3 downto 0)
    );
\result_4_4_reg_668_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_4_reg_668_reg[24]_i_1_n_3\,
      CO(3) => \NLW_result_4_4_reg_668_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \result_4_4_reg_668_reg[28]_i_1_n_4\,
      CO(1) => \result_4_4_reg_668_reg[28]_i_1_n_5\,
      CO(0) => \result_4_4_reg_668_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \result_4_4_reg_668[20]_i_2_n_3\,
      DI(1) => \result_4_4_reg_668[20]_i_2_n_3\,
      DI(0) => \result_4_4_reg_668[20]_i_2_n_3\,
      O(3 downto 0) => \result_4_4_reg_668_reg[31]_0\(3 downto 0),
      S(3 downto 0) => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2\(3 downto 0)
    );
\result_4_4_reg_668_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_4_reg_668_reg[0]_i_1_n_3\,
      CO(3) => \result_4_4_reg_668_reg[4]_i_1_n_3\,
      CO(2) => \result_4_4_reg_668_reg[4]_i_1_n_4\,
      CO(1) => \result_4_4_reg_668_reg[4]_i_1_n_5\,
      CO(0) => \result_4_4_reg_668_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_4_4_reg_668[4]_i_2_n_3\,
      DI(2) => \result_4_4_reg_668[4]_i_3_n_3\,
      DI(1) => \result_4_4_reg_668[4]_i_4_n_3\,
      DI(0) => \result_4_4_reg_668[4]_i_5_n_3\,
      O(3 downto 0) => \result_4_4_reg_668_reg[7]\(3 downto 0),
      S(3) => \result_4_4_reg_668[4]_i_6_n_3\,
      S(2) => \result_4_4_reg_668[4]_i_7_n_3\,
      S(1) => \result_4_4_reg_668[4]_i_8_n_3\,
      S(0) => \result_4_4_reg_668[4]_i_9_n_3\
    );
\result_4_4_reg_668_reg[4]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_4_reg_668_reg[0]_i_10_n_3\,
      CO(3) => \result_4_4_reg_668_reg[4]_i_10_n_3\,
      CO(2) => \result_4_4_reg_668_reg[4]_i_10_n_4\,
      CO(1) => \result_4_4_reg_668_reg[4]_i_10_n_5\,
      CO(0) => \result_4_4_reg_668_reg[4]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(8 downto 5),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
\result_4_4_reg_668_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_4_reg_668_reg[4]_i_1_n_3\,
      CO(3) => \result_4_4_reg_668_reg[8]_i_1_n_3\,
      CO(2) => \result_4_4_reg_668_reg[8]_i_1_n_4\,
      CO(1) => \result_4_4_reg_668_reg[8]_i_1_n_5\,
      CO(0) => \result_4_4_reg_668_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_4_4_reg_668[8]_i_2_n_3\,
      DI(2) => \result_4_4_reg_668[8]_i_3_n_3\,
      DI(1) => \result_4_4_reg_668[8]_i_4_n_3\,
      DI(0) => \result_4_4_reg_668[8]_i_5_n_3\,
      O(3 downto 0) => \result_4_4_reg_668_reg[11]\(3 downto 0),
      S(3) => \result_4_4_reg_668[8]_i_6_n_3\,
      S(2) => \result_4_4_reg_668[8]_i_7_n_3\,
      S(1) => \result_4_4_reg_668[8]_i_8_n_3\,
      S(0) => \result_4_4_reg_668[8]_i_9_n_3\
    );
\result_4_4_reg_668_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_4_4_reg_668_reg[4]_i_10_n_3\,
      CO(3) => \result_4_4_reg_668_reg[8]_i_10_n_3\,
      CO(2) => \result_4_4_reg_668_reg[8]_i_10_n_4\,
      CO(1) => \result_4_4_reg_668_reg[8]_i_10_n_5\,
      CO(0) => \result_4_4_reg_668_reg[8]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(12 downto 9),
      S(3 downto 0) => p_0_in(12 downto 9)
    );
\tmp_3_reg_137_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_9,
      Q => tmp_3_reg_137(0),
      R => '0'
    );
\tmp_3_reg_137_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_21,
      Q => tmp_3_reg_137(10),
      R => '0'
    );
\tmp_3_reg_137_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_20,
      Q => tmp_3_reg_137(11),
      R => '0'
    );
\tmp_3_reg_137_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_19,
      Q => tmp_3_reg_137(12),
      R => '0'
    );
\tmp_3_reg_137_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_18,
      Q => tmp_3_reg_137(13),
      R => '0'
    );
\tmp_3_reg_137_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_17,
      Q => tmp_3_reg_137(14),
      R => '0'
    );
\tmp_3_reg_137_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_16,
      Q => tmp_3_reg_137(15),
      R => '0'
    );
\tmp_3_reg_137_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_15,
      Q => tmp_3_reg_137(16),
      R => '0'
    );
\tmp_3_reg_137_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_14,
      Q => tmp_3_reg_137(17),
      R => '0'
    );
\tmp_3_reg_137_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_13,
      Q => tmp_3_reg_137(18),
      R => '0'
    );
\tmp_3_reg_137_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_12,
      Q => tmp_3_reg_137(19),
      R => '0'
    );
\tmp_3_reg_137_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_8,
      Q => tmp_3_reg_137(1),
      R => '0'
    );
\tmp_3_reg_137_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_11,
      Q => tmp_3_reg_137(20),
      R => '0'
    );
\tmp_3_reg_137_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_10,
      Q => tmp_3_reg_137(21),
      R => '0'
    );
\tmp_3_reg_137_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_7,
      Q => tmp_3_reg_137(2),
      R => '0'
    );
\tmp_3_reg_137_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_6,
      Q => tmp_3_reg_137(3),
      R => '0'
    );
\tmp_3_reg_137_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_5,
      Q => tmp_3_reg_137(4),
      R => '0'
    );
\tmp_3_reg_137_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_4,
      Q => tmp_3_reg_137(5),
      R => '0'
    );
\tmp_3_reg_137_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_3,
      Q => tmp_3_reg_137(6),
      R => '0'
    );
\tmp_3_reg_137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_24,
      Q => tmp_3_reg_137(7),
      R => '0'
    );
\tmp_3_reg_137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_23,
      Q => tmp_3_reg_137(8),
      R => '0'
    );
\tmp_3_reg_137_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_22,
      Q => tmp_3_reg_137(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_5 is
  port (
    ap_pipeline_reg_pp0_iter6_b_read_reg_117 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_5_4_reg_657_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_5_4_reg_657_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_5_4_reg_657_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_5_4_reg_657_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_5_4_reg_657_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_5_4_reg_657_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_5_4_reg_657_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_5_4_reg_657_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weight_5_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_V_data_V_0_sel_rd_reg_rep : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \inStream_V_data_V_0_payload_B_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \inStream_V_data_V_0_sel_rd_reg_rep__0\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_A_reg[31]_rep\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_B_reg[31]_rep\ : in STD_LOGIC;
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\ : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    result_5_4_reg_657_reg : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \result_9_20_reg_535_reg[21]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \inStream_V_data_V_0_payload_B_reg[31]_rep__0\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_A_reg[31]_rep__0\ : in STD_LOGIC;
    \inStream_V_data_V_0_sel_rd_reg_rep__2\ : in STD_LOGIC;
    \inStream_V_data_V_0_sel_rd_reg_rep__3\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \inStream_V_data_V_0_payload_B_reg[31]_rep_0\ : in STD_LOGIC;
    inStream_V_data_V_0_sel_rd_reg_rep_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_5 : entity is "fixed_point_mul";
end design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_5;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_5 is
  signal a_assign_fu_44_p3 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal a_assign_reg_127 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \a_assign_reg_127[12]_i_3__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_4__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_5__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_6__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_3__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_4__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_5__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_6__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_3__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_4__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_5__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_6__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_3__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_4__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_5__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_6__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_3__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_4__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_5__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_6__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_2__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_3__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_4__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_3__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_4__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_5__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_6__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_3__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_4__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_5__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_6__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__4_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__4_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__4_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__4_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__4_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__4_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__4_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__4_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__4_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__4_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__4_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__4_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__4_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__4_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__4_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_1__3_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_1__3_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__4_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__4_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__4_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__4_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__4_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__4_n_6\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\ : STD_LOGIC;
  signal \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b_assign_reg_132 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cnn_fc_i50_o10_mubkb_U0_n_10 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_11 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_12 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_13 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_14 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_15 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_16 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_17 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_18 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_19 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_20 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_21 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_22 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_23 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_24 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_3 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_4 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_5 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_6 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_7 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_8 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \result_5_4_reg_657[0]_i_2_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[0]_i_3_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[0]_i_4_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[0]_i_5_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[0]_i_6_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[0]_i_7_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[0]_i_8_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[0]_i_9_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[12]_i_2_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[12]_i_3_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[12]_i_4_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[12]_i_5_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[12]_i_6_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[12]_i_7_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[12]_i_8_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[12]_i_9_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[16]_i_2_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[16]_i_3_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[16]_i_4_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[16]_i_5_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[16]_i_6_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[16]_i_7_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[16]_i_8_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[16]_i_9_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[20]_i_2_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[20]_i_3_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[20]_i_4_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[20]_i_7_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[20]_i_8_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[4]_i_2_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[4]_i_3_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[4]_i_4_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[4]_i_5_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[4]_i_6_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[4]_i_7_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[4]_i_8_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[4]_i_9_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[8]_i_2_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[8]_i_3_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[8]_i_4_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[8]_i_5_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[8]_i_6_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[8]_i_7_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[8]_i_8_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657[8]_i_9_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[0]_i_10_n_6\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[12]_i_10_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[12]_i_10_n_4\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[12]_i_10_n_5\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[12]_i_10_n_6\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[16]_i_10_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[16]_i_10_n_4\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[16]_i_10_n_5\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[16]_i_10_n_6\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \^result_5_4_reg_657_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \result_5_4_reg_657_reg[4]_i_10_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[4]_i_10_n_4\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[4]_i_10_n_5\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[4]_i_10_n_6\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \result_5_4_reg_657_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal tmp_2_fu_38_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_3_reg_137 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal tmp_fu_88_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal tmp_s_fu_103_p2 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal \NLW_a_assign_reg_127_reg[31]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_a_assign_reg_127_reg[31]_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_5_4_reg_657_reg[20]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result_5_4_reg_657_reg[20]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_result_5_4_reg_657_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_781/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_781/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 ";
begin
  ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) <= \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0);
  \result_5_4_reg_657_reg[31]\(0) <= \^result_5_4_reg_657_reg[31]\(0);
\a_assign_reg_127[10]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(10),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(9),
      I5 => Q(9),
      O => a_assign_fu_44_p3(10)
    );
\a_assign_reg_127[11]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(11),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(10),
      I5 => Q(10),
      O => a_assign_fu_44_p3(11)
    );
\a_assign_reg_127[12]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(12),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(11),
      I5 => Q(11),
      O => a_assign_fu_44_p3(12)
    );
\a_assign_reg_127[12]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(11),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(11),
      O => \a_assign_reg_127[12]_i_3__5_n_3\
    );
\a_assign_reg_127[12]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(10),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(10),
      O => \a_assign_reg_127[12]_i_4__5_n_3\
    );
\a_assign_reg_127[12]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(9),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(9),
      O => \a_assign_reg_127[12]_i_5__5_n_3\
    );
\a_assign_reg_127[12]_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(8),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(8),
      O => \a_assign_reg_127[12]_i_6__5_n_3\
    );
\a_assign_reg_127[13]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(13),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(12),
      I5 => Q(12),
      O => a_assign_fu_44_p3(13)
    );
\a_assign_reg_127[14]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(14),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(13),
      I5 => Q(13),
      O => a_assign_fu_44_p3(14)
    );
\a_assign_reg_127[15]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(15),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(14),
      I5 => Q(14),
      O => a_assign_fu_44_p3(15)
    );
\a_assign_reg_127[16]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(16),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(15),
      I5 => Q(15),
      O => a_assign_fu_44_p3(16)
    );
\a_assign_reg_127[16]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(15),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(15),
      O => \a_assign_reg_127[16]_i_3__5_n_3\
    );
\a_assign_reg_127[16]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(14),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(14),
      O => \a_assign_reg_127[16]_i_4__5_n_3\
    );
\a_assign_reg_127[16]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(13),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(13),
      O => \a_assign_reg_127[16]_i_5__5_n_3\
    );
\a_assign_reg_127[16]_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(12),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(12),
      O => \a_assign_reg_127[16]_i_6__5_n_3\
    );
\a_assign_reg_127[17]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(17),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(16),
      I5 => Q(16),
      O => a_assign_fu_44_p3(17)
    );
\a_assign_reg_127[18]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(18),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(17),
      I5 => Q(17),
      O => a_assign_fu_44_p3(18)
    );
\a_assign_reg_127[19]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(19),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(18),
      I5 => Q(18),
      O => a_assign_fu_44_p3(19)
    );
\a_assign_reg_127[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(1),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(0),
      I5 => Q(0),
      O => a_assign_fu_44_p3(1)
    );
\a_assign_reg_127[20]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(20),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(19),
      I5 => Q(19),
      O => a_assign_fu_44_p3(20)
    );
\a_assign_reg_127[20]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(19),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(19),
      O => \a_assign_reg_127[20]_i_3__5_n_3\
    );
\a_assign_reg_127[20]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(18),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(18),
      O => \a_assign_reg_127[20]_i_4__5_n_3\
    );
\a_assign_reg_127[20]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(17),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(17),
      O => \a_assign_reg_127[20]_i_5__5_n_3\
    );
\a_assign_reg_127[20]_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(16),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(16),
      O => \a_assign_reg_127[20]_i_6__5_n_3\
    );
\a_assign_reg_127[21]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(21),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(20),
      I5 => Q(20),
      O => a_assign_fu_44_p3(21)
    );
\a_assign_reg_127[22]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(22),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(21),
      I5 => Q(21),
      O => a_assign_fu_44_p3(22)
    );
\a_assign_reg_127[23]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(23),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(22),
      I5 => Q(22),
      O => a_assign_fu_44_p3(23)
    );
\a_assign_reg_127[24]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(24),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(23),
      I5 => Q(23),
      O => a_assign_fu_44_p3(24)
    );
\a_assign_reg_127[24]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(23),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(23),
      O => \a_assign_reg_127[24]_i_3__5_n_3\
    );
\a_assign_reg_127[24]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(22),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(22),
      O => \a_assign_reg_127[24]_i_4__5_n_3\
    );
\a_assign_reg_127[24]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(21),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(21),
      O => \a_assign_reg_127[24]_i_5__5_n_3\
    );
\a_assign_reg_127[24]_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(20),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(20),
      O => \a_assign_reg_127[24]_i_6__5_n_3\
    );
\a_assign_reg_127[25]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(25),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(24),
      I5 => Q(24),
      O => a_assign_fu_44_p3(25)
    );
\a_assign_reg_127[26]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(26),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(25),
      I5 => Q(25),
      O => a_assign_fu_44_p3(26)
    );
\a_assign_reg_127[27]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(27),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(26),
      I5 => Q(26),
      O => a_assign_fu_44_p3(27)
    );
\a_assign_reg_127[28]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(28),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(27),
      I5 => Q(27),
      O => a_assign_fu_44_p3(28)
    );
\a_assign_reg_127[28]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(27),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(27),
      O => \a_assign_reg_127[28]_i_3__5_n_3\
    );
\a_assign_reg_127[28]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(26),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(26),
      O => \a_assign_reg_127[28]_i_4__5_n_3\
    );
\a_assign_reg_127[28]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(25),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(25),
      O => \a_assign_reg_127[28]_i_5__5_n_3\
    );
\a_assign_reg_127[28]_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(24),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(24),
      O => \a_assign_reg_127[28]_i_6__5_n_3\
    );
\a_assign_reg_127[29]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(29),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(28),
      I5 => Q(28),
      O => a_assign_fu_44_p3(29)
    );
\a_assign_reg_127[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(2),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(1),
      I5 => Q(1),
      O => a_assign_fu_44_p3(2)
    );
\a_assign_reg_127[30]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(30),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(29),
      I5 => Q(29),
      O => a_assign_fu_44_p3(30)
    );
\a_assign_reg_127[31]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      O => \a_assign_reg_127[31]_i_2__4_n_3\
    );
\a_assign_reg_127[31]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(29),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(29),
      O => \a_assign_reg_127[31]_i_3__5_n_3\
    );
\a_assign_reg_127[31]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(28),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(28),
      O => \a_assign_reg_127[31]_i_4__5_n_3\
    );
\a_assign_reg_127[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(3),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(2),
      I5 => Q(2),
      O => a_assign_fu_44_p3(3)
    );
\a_assign_reg_127[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(4),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(3),
      I5 => Q(3),
      O => a_assign_fu_44_p3(4)
    );
\a_assign_reg_127[4]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(3),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(3),
      O => \a_assign_reg_127[4]_i_3__5_n_3\
    );
\a_assign_reg_127[4]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(2),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(2),
      O => \a_assign_reg_127[4]_i_4__5_n_3\
    );
\a_assign_reg_127[4]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(1),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(1),
      O => \a_assign_reg_127[4]_i_5__5_n_3\
    );
\a_assign_reg_127[4]_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(0),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(0),
      O => \a_assign_reg_127[4]_i_6__5_n_3\
    );
\a_assign_reg_127[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(5),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(4),
      I5 => Q(4),
      O => a_assign_fu_44_p3(5)
    );
\a_assign_reg_127[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(6),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(5),
      I5 => Q(5),
      O => a_assign_fu_44_p3(6)
    );
\a_assign_reg_127[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(7),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(6),
      I5 => Q(6),
      O => a_assign_fu_44_p3(7)
    );
\a_assign_reg_127[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(8),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(7),
      I5 => Q(7),
      O => a_assign_fu_44_p3(8)
    );
\a_assign_reg_127[8]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(7),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(7),
      O => \a_assign_reg_127[8]_i_3__5_n_3\
    );
\a_assign_reg_127[8]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(6),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(6),
      O => \a_assign_reg_127[8]_i_4__5_n_3\
    );
\a_assign_reg_127[8]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(5),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(5),
      O => \a_assign_reg_127[8]_i_5__5_n_3\
    );
\a_assign_reg_127[8]_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(4),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(4),
      O => \a_assign_reg_127[8]_i_6__5_n_3\
    );
\a_assign_reg_127[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(9),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(8),
      I5 => Q(8),
      O => a_assign_fu_44_p3(9)
    );
\a_assign_reg_127_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(10),
      Q => a_assign_reg_127(10),
      R => '0'
    );
\a_assign_reg_127_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(11),
      Q => a_assign_reg_127(11),
      R => '0'
    );
\a_assign_reg_127_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(12),
      Q => a_assign_reg_127(12),
      R => '0'
    );
\a_assign_reg_127_reg[12]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[8]_i_2__4_n_3\,
      CO(3) => \a_assign_reg_127_reg[12]_i_2__4_n_3\,
      CO(2) => \a_assign_reg_127_reg[12]_i_2__4_n_4\,
      CO(1) => \a_assign_reg_127_reg[12]_i_2__4_n_5\,
      CO(0) => \a_assign_reg_127_reg[12]_i_2__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(12 downto 9),
      S(3) => \a_assign_reg_127[12]_i_3__5_n_3\,
      S(2) => \a_assign_reg_127[12]_i_4__5_n_3\,
      S(1) => \a_assign_reg_127[12]_i_5__5_n_3\,
      S(0) => \a_assign_reg_127[12]_i_6__5_n_3\
    );
\a_assign_reg_127_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(13),
      Q => a_assign_reg_127(13),
      R => '0'
    );
\a_assign_reg_127_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(14),
      Q => a_assign_reg_127(14),
      R => '0'
    );
\a_assign_reg_127_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(15),
      Q => a_assign_reg_127(15),
      R => '0'
    );
\a_assign_reg_127_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(16),
      Q => a_assign_reg_127(16),
      R => '0'
    );
\a_assign_reg_127_reg[16]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[12]_i_2__4_n_3\,
      CO(3) => \a_assign_reg_127_reg[16]_i_2__4_n_3\,
      CO(2) => \a_assign_reg_127_reg[16]_i_2__4_n_4\,
      CO(1) => \a_assign_reg_127_reg[16]_i_2__4_n_5\,
      CO(0) => \a_assign_reg_127_reg[16]_i_2__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(16 downto 13),
      S(3) => \a_assign_reg_127[16]_i_3__5_n_3\,
      S(2) => \a_assign_reg_127[16]_i_4__5_n_3\,
      S(1) => \a_assign_reg_127[16]_i_5__5_n_3\,
      S(0) => \a_assign_reg_127[16]_i_6__5_n_3\
    );
\a_assign_reg_127_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(17),
      Q => a_assign_reg_127(17),
      R => '0'
    );
\a_assign_reg_127_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(18),
      Q => a_assign_reg_127(18),
      R => '0'
    );
\a_assign_reg_127_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(19),
      Q => a_assign_reg_127(19),
      R => '0'
    );
\a_assign_reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(1),
      Q => a_assign_reg_127(1),
      R => '0'
    );
\a_assign_reg_127_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(20),
      Q => a_assign_reg_127(20),
      R => '0'
    );
\a_assign_reg_127_reg[20]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[16]_i_2__4_n_3\,
      CO(3) => \a_assign_reg_127_reg[20]_i_2__4_n_3\,
      CO(2) => \a_assign_reg_127_reg[20]_i_2__4_n_4\,
      CO(1) => \a_assign_reg_127_reg[20]_i_2__4_n_5\,
      CO(0) => \a_assign_reg_127_reg[20]_i_2__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(20 downto 17),
      S(3) => \a_assign_reg_127[20]_i_3__5_n_3\,
      S(2) => \a_assign_reg_127[20]_i_4__5_n_3\,
      S(1) => \a_assign_reg_127[20]_i_5__5_n_3\,
      S(0) => \a_assign_reg_127[20]_i_6__5_n_3\
    );
\a_assign_reg_127_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(21),
      Q => a_assign_reg_127(21),
      R => '0'
    );
\a_assign_reg_127_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(22),
      Q => a_assign_reg_127(22),
      R => '0'
    );
\a_assign_reg_127_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(23),
      Q => a_assign_reg_127(23),
      R => '0'
    );
\a_assign_reg_127_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(24),
      Q => a_assign_reg_127(24),
      R => '0'
    );
\a_assign_reg_127_reg[24]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[20]_i_2__4_n_3\,
      CO(3) => \a_assign_reg_127_reg[24]_i_2__4_n_3\,
      CO(2) => \a_assign_reg_127_reg[24]_i_2__4_n_4\,
      CO(1) => \a_assign_reg_127_reg[24]_i_2__4_n_5\,
      CO(0) => \a_assign_reg_127_reg[24]_i_2__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(24 downto 21),
      S(3) => \a_assign_reg_127[24]_i_3__5_n_3\,
      S(2) => \a_assign_reg_127[24]_i_4__5_n_3\,
      S(1) => \a_assign_reg_127[24]_i_5__5_n_3\,
      S(0) => \a_assign_reg_127[24]_i_6__5_n_3\
    );
\a_assign_reg_127_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(25),
      Q => a_assign_reg_127(25),
      R => '0'
    );
\a_assign_reg_127_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(26),
      Q => a_assign_reg_127(26),
      R => '0'
    );
\a_assign_reg_127_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(27),
      Q => a_assign_reg_127(27),
      R => '0'
    );
\a_assign_reg_127_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(28),
      Q => a_assign_reg_127(28),
      R => '0'
    );
\a_assign_reg_127_reg[28]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[24]_i_2__4_n_3\,
      CO(3) => \a_assign_reg_127_reg[28]_i_2__4_n_3\,
      CO(2) => \a_assign_reg_127_reg[28]_i_2__4_n_4\,
      CO(1) => \a_assign_reg_127_reg[28]_i_2__4_n_5\,
      CO(0) => \a_assign_reg_127_reg[28]_i_2__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(28 downto 25),
      S(3) => \a_assign_reg_127[28]_i_3__5_n_3\,
      S(2) => \a_assign_reg_127[28]_i_4__5_n_3\,
      S(1) => \a_assign_reg_127[28]_i_5__5_n_3\,
      S(0) => \a_assign_reg_127[28]_i_6__5_n_3\
    );
\a_assign_reg_127_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(29),
      Q => a_assign_reg_127(29),
      R => '0'
    );
\a_assign_reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(2),
      Q => a_assign_reg_127(2),
      R => '0'
    );
\a_assign_reg_127_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(30),
      Q => a_assign_reg_127(30),
      R => '0'
    );
\a_assign_reg_127_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => tmp_2_fu_38_p2(31),
      Q => a_assign_reg_127(31),
      R => \inStream_V_data_V_0_payload_B_reg[31]_rep_0\
    );
\a_assign_reg_127_reg[31]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[28]_i_2__4_n_3\,
      CO(3 downto 2) => \NLW_a_assign_reg_127_reg[31]_i_1__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \a_assign_reg_127_reg[31]_i_1__3_n_5\,
      CO(0) => \a_assign_reg_127_reg[31]_i_1__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_a_assign_reg_127_reg[31]_i_1__3_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_2_fu_38_p2(31 downto 29),
      S(3) => '0',
      S(2) => \a_assign_reg_127[31]_i_2__4_n_3\,
      S(1) => \a_assign_reg_127[31]_i_3__5_n_3\,
      S(0) => \a_assign_reg_127[31]_i_4__5_n_3\
    );
\a_assign_reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(3),
      Q => a_assign_reg_127(3),
      R => '0'
    );
\a_assign_reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(4),
      Q => a_assign_reg_127(4),
      R => '0'
    );
\a_assign_reg_127_reg[4]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \a_assign_reg_127_reg[4]_i_2__4_n_3\,
      CO(2) => \a_assign_reg_127_reg[4]_i_2__4_n_4\,
      CO(1) => \a_assign_reg_127_reg[4]_i_2__4_n_5\,
      CO(0) => \a_assign_reg_127_reg[4]_i_2__4_n_6\,
      CYINIT => inStream_V_data_V_0_sel_rd_reg_rep_0,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(4 downto 1),
      S(3) => \a_assign_reg_127[4]_i_3__5_n_3\,
      S(2) => \a_assign_reg_127[4]_i_4__5_n_3\,
      S(1) => \a_assign_reg_127[4]_i_5__5_n_3\,
      S(0) => \a_assign_reg_127[4]_i_6__5_n_3\
    );
\a_assign_reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(5),
      Q => a_assign_reg_127(5),
      R => '0'
    );
\a_assign_reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(6),
      Q => a_assign_reg_127(6),
      R => '0'
    );
\a_assign_reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(7),
      Q => a_assign_reg_127(7),
      R => '0'
    );
\a_assign_reg_127_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(8),
      Q => a_assign_reg_127(8),
      R => '0'
    );
\a_assign_reg_127_reg[8]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[4]_i_2__4_n_3\,
      CO(3) => \a_assign_reg_127_reg[8]_i_2__4_n_3\,
      CO(2) => \a_assign_reg_127_reg[8]_i_2__4_n_4\,
      CO(1) => \a_assign_reg_127_reg[8]_i_2__4_n_5\,
      CO(0) => \a_assign_reg_127_reg[8]_i_2__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(8 downto 5),
      S(3) => \a_assign_reg_127[8]_i_3__5_n_3\,
      S(2) => \a_assign_reg_127[8]_i_4__5_n_3\,
      S(1) => \a_assign_reg_127[8]_i_5__5_n_3\,
      S(0) => \a_assign_reg_127[8]_i_6__5_n_3\
    );
\a_assign_reg_127_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(9),
      Q => a_assign_reg_127(9),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => weight_5_q0(0),
      Q => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\
    );
\ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\,
      Q => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      R => '0'
    );
\b_assign_reg_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(0),
      Q => b_assign_reg_132(0),
      R => '0'
    );
\b_assign_reg_132_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(10),
      Q => b_assign_reg_132(10),
      R => '0'
    );
\b_assign_reg_132_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(11),
      Q => b_assign_reg_132(11),
      R => '0'
    );
\b_assign_reg_132_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(12),
      Q => b_assign_reg_132(12),
      R => '0'
    );
\b_assign_reg_132_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(13),
      Q => b_assign_reg_132(13),
      R => '0'
    );
\b_assign_reg_132_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(14),
      Q => b_assign_reg_132(14),
      R => '0'
    );
\b_assign_reg_132_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(15),
      Q => b_assign_reg_132(15),
      R => '0'
    );
\b_assign_reg_132_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(16),
      Q => b_assign_reg_132(16),
      R => '0'
    );
\b_assign_reg_132_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(17),
      Q => b_assign_reg_132(17),
      R => '0'
    );
\b_assign_reg_132_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(18),
      Q => b_assign_reg_132(18),
      R => '0'
    );
\b_assign_reg_132_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(19),
      Q => b_assign_reg_132(19),
      R => '0'
    );
\b_assign_reg_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(1),
      Q => b_assign_reg_132(1),
      R => '0'
    );
\b_assign_reg_132_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(20),
      Q => b_assign_reg_132(20),
      R => '0'
    );
\b_assign_reg_132_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(21),
      Q => b_assign_reg_132(21),
      R => '0'
    );
\b_assign_reg_132_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(22),
      Q => b_assign_reg_132(22),
      R => '0'
    );
\b_assign_reg_132_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(23),
      Q => b_assign_reg_132(23),
      R => '0'
    );
\b_assign_reg_132_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(24),
      Q => b_assign_reg_132(24),
      R => '0'
    );
\b_assign_reg_132_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(25),
      Q => b_assign_reg_132(25),
      R => '0'
    );
\b_assign_reg_132_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(26),
      Q => b_assign_reg_132(26),
      R => '0'
    );
\b_assign_reg_132_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(27),
      Q => b_assign_reg_132(27),
      R => '0'
    );
\b_assign_reg_132_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(28),
      Q => b_assign_reg_132(28),
      R => '0'
    );
\b_assign_reg_132_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(29),
      Q => b_assign_reg_132(29),
      R => '0'
    );
\b_assign_reg_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(2),
      Q => b_assign_reg_132(2),
      R => '0'
    );
\b_assign_reg_132_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(30),
      Q => b_assign_reg_132(30),
      R => '0'
    );
\b_assign_reg_132_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(31),
      Q => b_assign_reg_132(31),
      R => '0'
    );
\b_assign_reg_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(3),
      Q => b_assign_reg_132(3),
      R => '0'
    );
\b_assign_reg_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(4),
      Q => b_assign_reg_132(4),
      R => '0'
    );
\b_assign_reg_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(5),
      Q => b_assign_reg_132(5),
      R => '0'
    );
\b_assign_reg_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(6),
      Q => b_assign_reg_132(6),
      R => '0'
    );
\b_assign_reg_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(7),
      Q => b_assign_reg_132(7),
      R => '0'
    );
\b_assign_reg_132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(8),
      Q => b_assign_reg_132(8),
      R => '0'
    );
\b_assign_reg_132_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(9),
      Q => b_assign_reg_132(9),
      R => '0'
    );
cnn_fc_i50_o10_mubkb_U0: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_16
     port map (
      Q(31 downto 0) => b_assign_reg_132(31 downto 0),
      ap_clk => ap_clk,
      in0(31 downto 1) => a_assign_reg_127(31 downto 1),
      in0(0) => in0(0),
      p_66_in => p_66_in,
      \tmp_3_reg_137_reg[0]__0\ => cnn_fc_i50_o10_mubkb_U0_n_9,
      \tmp_3_reg_137_reg[1]__0\ => cnn_fc_i50_o10_mubkb_U0_n_8,
      \tmp_3_reg_137_reg[21]\(14) => cnn_fc_i50_o10_mubkb_U0_n_10,
      \tmp_3_reg_137_reg[21]\(13) => cnn_fc_i50_o10_mubkb_U0_n_11,
      \tmp_3_reg_137_reg[21]\(12) => cnn_fc_i50_o10_mubkb_U0_n_12,
      \tmp_3_reg_137_reg[21]\(11) => cnn_fc_i50_o10_mubkb_U0_n_13,
      \tmp_3_reg_137_reg[21]\(10) => cnn_fc_i50_o10_mubkb_U0_n_14,
      \tmp_3_reg_137_reg[21]\(9) => cnn_fc_i50_o10_mubkb_U0_n_15,
      \tmp_3_reg_137_reg[21]\(8) => cnn_fc_i50_o10_mubkb_U0_n_16,
      \tmp_3_reg_137_reg[21]\(7) => cnn_fc_i50_o10_mubkb_U0_n_17,
      \tmp_3_reg_137_reg[21]\(6) => cnn_fc_i50_o10_mubkb_U0_n_18,
      \tmp_3_reg_137_reg[21]\(5) => cnn_fc_i50_o10_mubkb_U0_n_19,
      \tmp_3_reg_137_reg[21]\(4) => cnn_fc_i50_o10_mubkb_U0_n_20,
      \tmp_3_reg_137_reg[21]\(3) => cnn_fc_i50_o10_mubkb_U0_n_21,
      \tmp_3_reg_137_reg[21]\(2) => cnn_fc_i50_o10_mubkb_U0_n_22,
      \tmp_3_reg_137_reg[21]\(1) => cnn_fc_i50_o10_mubkb_U0_n_23,
      \tmp_3_reg_137_reg[21]\(0) => cnn_fc_i50_o10_mubkb_U0_n_24,
      \tmp_3_reg_137_reg[2]__0\ => cnn_fc_i50_o10_mubkb_U0_n_7,
      \tmp_3_reg_137_reg[3]__0\ => cnn_fc_i50_o10_mubkb_U0_n_6,
      \tmp_3_reg_137_reg[4]__0\ => cnn_fc_i50_o10_mubkb_U0_n_5,
      \tmp_3_reg_137_reg[5]__0\ => cnn_fc_i50_o10_mubkb_U0_n_4,
      \tmp_3_reg_137_reg[6]__0\ => cnn_fc_i50_o10_mubkb_U0_n_3
    );
\result_5_4_reg_657[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I1 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      O => tmp_fu_88_p2(31)
    );
\result_5_4_reg_657[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      O => p_0_in(0)
    );
\result_5_4_reg_657[0]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(4),
      O => p_0_in(4)
    );
\result_5_4_reg_657[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(3),
      O => p_0_in(3)
    );
\result_5_4_reg_657[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(2),
      O => p_0_in(2)
    );
\result_5_4_reg_657[0]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(1),
      O => p_0_in(1)
    );
\result_5_4_reg_657[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(3),
      I3 => tmp_s_fu_103_p2(3),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_5_4_reg_657[0]_i_2_n_3\
    );
\result_5_4_reg_657[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(2),
      I3 => tmp_s_fu_103_p2(2),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_5_4_reg_657[0]_i_3_n_3\
    );
\result_5_4_reg_657[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(1),
      I3 => tmp_s_fu_103_p2(1),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_5_4_reg_657[0]_i_4_n_3\
    );
\result_5_4_reg_657[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      I1 => \ap_CS_fsm_reg[4]\(0),
      O => \result_5_4_reg_657[0]_i_5_n_3\
    );
\result_5_4_reg_657[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(3),
      I1 => tmp_3_reg_137(3),
      I2 => tmp_fu_88_p2(31),
      I3 => result_5_4_reg_657_reg(3),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_20_reg_535_reg[21]\(3),
      O => \result_5_4_reg_657[0]_i_6_n_3\
    );
\result_5_4_reg_657[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(2),
      I1 => tmp_3_reg_137(2),
      I2 => tmp_fu_88_p2(31),
      I3 => result_5_4_reg_657_reg(2),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_20_reg_535_reg[21]\(2),
      O => \result_5_4_reg_657[0]_i_7_n_3\
    );
\result_5_4_reg_657[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(1),
      I1 => tmp_3_reg_137(1),
      I2 => tmp_fu_88_p2(31),
      I3 => result_5_4_reg_657_reg(1),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_20_reg_535_reg[21]\(1),
      O => \result_5_4_reg_657[0]_i_8_n_3\
    );
\result_5_4_reg_657[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      I1 => result_5_4_reg_657_reg(0),
      I2 => \ap_CS_fsm_reg[4]\(0),
      I3 => \result_9_20_reg_535_reg[21]\(0),
      O => \result_5_4_reg_657[0]_i_9_n_3\
    );
\result_5_4_reg_657[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(16),
      O => p_0_in(16)
    );
\result_5_4_reg_657[12]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(15),
      O => p_0_in(15)
    );
\result_5_4_reg_657[12]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(14),
      O => p_0_in(14)
    );
\result_5_4_reg_657[12]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(13),
      O => p_0_in(13)
    );
\result_5_4_reg_657[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(15),
      I3 => tmp_s_fu_103_p2(15),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_5_4_reg_657[12]_i_2_n_3\
    );
\result_5_4_reg_657[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(14),
      I3 => tmp_s_fu_103_p2(14),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_5_4_reg_657[12]_i_3_n_3\
    );
\result_5_4_reg_657[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(13),
      I3 => tmp_s_fu_103_p2(13),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_5_4_reg_657[12]_i_4_n_3\
    );
\result_5_4_reg_657[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(12),
      I3 => tmp_s_fu_103_p2(12),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_5_4_reg_657[12]_i_5_n_3\
    );
\result_5_4_reg_657[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(15),
      I1 => tmp_3_reg_137(15),
      I2 => tmp_fu_88_p2(31),
      I3 => result_5_4_reg_657_reg(15),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_20_reg_535_reg[21]\(15),
      O => \result_5_4_reg_657[12]_i_6_n_3\
    );
\result_5_4_reg_657[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(14),
      I1 => tmp_3_reg_137(14),
      I2 => tmp_fu_88_p2(31),
      I3 => result_5_4_reg_657_reg(14),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_20_reg_535_reg[21]\(14),
      O => \result_5_4_reg_657[12]_i_7_n_3\
    );
\result_5_4_reg_657[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(13),
      I1 => tmp_3_reg_137(13),
      I2 => tmp_fu_88_p2(31),
      I3 => result_5_4_reg_657_reg(13),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_20_reg_535_reg[21]\(13),
      O => \result_5_4_reg_657[12]_i_8_n_3\
    );
\result_5_4_reg_657[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(12),
      I1 => tmp_3_reg_137(12),
      I2 => tmp_fu_88_p2(31),
      I3 => result_5_4_reg_657_reg(12),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_20_reg_535_reg[21]\(12),
      O => \result_5_4_reg_657[12]_i_9_n_3\
    );
\result_5_4_reg_657[16]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(20),
      O => p_0_in(20)
    );
\result_5_4_reg_657[16]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(19),
      O => p_0_in(19)
    );
\result_5_4_reg_657[16]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(18),
      O => p_0_in(18)
    );
\result_5_4_reg_657[16]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(17),
      O => p_0_in(17)
    );
\result_5_4_reg_657[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(19),
      I3 => tmp_s_fu_103_p2(19),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_5_4_reg_657[16]_i_2_n_3\
    );
\result_5_4_reg_657[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(18),
      I3 => tmp_s_fu_103_p2(18),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_5_4_reg_657[16]_i_3_n_3\
    );
\result_5_4_reg_657[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(17),
      I3 => tmp_s_fu_103_p2(17),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_5_4_reg_657[16]_i_4_n_3\
    );
\result_5_4_reg_657[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(16),
      I3 => tmp_s_fu_103_p2(16),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_5_4_reg_657[16]_i_5_n_3\
    );
\result_5_4_reg_657[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(19),
      I1 => tmp_3_reg_137(19),
      I2 => tmp_fu_88_p2(31),
      I3 => result_5_4_reg_657_reg(19),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_20_reg_535_reg[21]\(19),
      O => \result_5_4_reg_657[16]_i_6_n_3\
    );
\result_5_4_reg_657[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(18),
      I1 => tmp_3_reg_137(18),
      I2 => tmp_fu_88_p2(31),
      I3 => result_5_4_reg_657_reg(18),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_20_reg_535_reg[21]\(18),
      O => \result_5_4_reg_657[16]_i_7_n_3\
    );
\result_5_4_reg_657[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(17),
      I1 => tmp_3_reg_137(17),
      I2 => tmp_fu_88_p2(31),
      I3 => result_5_4_reg_657_reg(17),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_20_reg_535_reg[21]\(17),
      O => \result_5_4_reg_657[16]_i_8_n_3\
    );
\result_5_4_reg_657[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(16),
      I1 => tmp_3_reg_137(16),
      I2 => tmp_fu_88_p2(31),
      I3 => result_5_4_reg_657_reg(16),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_20_reg_535_reg[21]\(16),
      O => \result_5_4_reg_657[16]_i_9_n_3\
    );
\result_5_4_reg_657[20]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(21),
      O => p_0_in(21)
    );
\result_5_4_reg_657[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \^result_5_4_reg_657_reg[31]\(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I3 => \ap_CS_fsm_reg[4]\(0),
      O => \result_5_4_reg_657[20]_i_2_n_3\
    );
\result_5_4_reg_657[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(21),
      I3 => tmp_s_fu_103_p2(21),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_5_4_reg_657[20]_i_3_n_3\
    );
\result_5_4_reg_657[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(20),
      I3 => tmp_s_fu_103_p2(20),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_5_4_reg_657[20]_i_4_n_3\
    );
\result_5_4_reg_657[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(21),
      I1 => tmp_3_reg_137(21),
      I2 => tmp_fu_88_p2(31),
      I3 => result_5_4_reg_657_reg(21),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_20_reg_535_reg[21]\(21),
      O => \result_5_4_reg_657[20]_i_7_n_3\
    );
\result_5_4_reg_657[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(20),
      I1 => tmp_3_reg_137(20),
      I2 => tmp_fu_88_p2(31),
      I3 => result_5_4_reg_657_reg(20),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_20_reg_535_reg[21]\(20),
      O => \result_5_4_reg_657[20]_i_8_n_3\
    );
\result_5_4_reg_657[4]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(8),
      O => p_0_in(8)
    );
\result_5_4_reg_657[4]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(7),
      O => p_0_in(7)
    );
\result_5_4_reg_657[4]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(6),
      O => p_0_in(6)
    );
\result_5_4_reg_657[4]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(5),
      O => p_0_in(5)
    );
\result_5_4_reg_657[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(7),
      I3 => tmp_s_fu_103_p2(7),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_5_4_reg_657[4]_i_2_n_3\
    );
\result_5_4_reg_657[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(6),
      I3 => tmp_s_fu_103_p2(6),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_5_4_reg_657[4]_i_3_n_3\
    );
\result_5_4_reg_657[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(5),
      I3 => tmp_s_fu_103_p2(5),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_5_4_reg_657[4]_i_4_n_3\
    );
\result_5_4_reg_657[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(4),
      I3 => tmp_s_fu_103_p2(4),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_5_4_reg_657[4]_i_5_n_3\
    );
\result_5_4_reg_657[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(7),
      I1 => tmp_3_reg_137(7),
      I2 => tmp_fu_88_p2(31),
      I3 => result_5_4_reg_657_reg(7),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_20_reg_535_reg[21]\(7),
      O => \result_5_4_reg_657[4]_i_6_n_3\
    );
\result_5_4_reg_657[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(6),
      I1 => tmp_3_reg_137(6),
      I2 => tmp_fu_88_p2(31),
      I3 => result_5_4_reg_657_reg(6),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_20_reg_535_reg[21]\(6),
      O => \result_5_4_reg_657[4]_i_7_n_3\
    );
\result_5_4_reg_657[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(5),
      I1 => tmp_3_reg_137(5),
      I2 => tmp_fu_88_p2(31),
      I3 => result_5_4_reg_657_reg(5),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_20_reg_535_reg[21]\(5),
      O => \result_5_4_reg_657[4]_i_8_n_3\
    );
\result_5_4_reg_657[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(4),
      I1 => tmp_3_reg_137(4),
      I2 => tmp_fu_88_p2(31),
      I3 => result_5_4_reg_657_reg(4),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_20_reg_535_reg[21]\(4),
      O => \result_5_4_reg_657[4]_i_9_n_3\
    );
\result_5_4_reg_657[8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(12),
      O => p_0_in(12)
    );
\result_5_4_reg_657[8]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(11),
      O => p_0_in(11)
    );
\result_5_4_reg_657[8]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(10),
      O => p_0_in(10)
    );
\result_5_4_reg_657[8]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(9),
      O => p_0_in(9)
    );
\result_5_4_reg_657[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(11),
      I3 => tmp_s_fu_103_p2(11),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_5_4_reg_657[8]_i_2_n_3\
    );
\result_5_4_reg_657[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(10),
      I3 => tmp_s_fu_103_p2(10),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_5_4_reg_657[8]_i_3_n_3\
    );
\result_5_4_reg_657[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(9),
      I3 => tmp_s_fu_103_p2(9),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_5_4_reg_657[8]_i_4_n_3\
    );
\result_5_4_reg_657[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\,
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(8),
      I3 => tmp_s_fu_103_p2(8),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_5_4_reg_657[8]_i_5_n_3\
    );
\result_5_4_reg_657[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(11),
      I1 => tmp_3_reg_137(11),
      I2 => tmp_fu_88_p2(31),
      I3 => result_5_4_reg_657_reg(11),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_20_reg_535_reg[21]\(11),
      O => \result_5_4_reg_657[8]_i_6_n_3\
    );
\result_5_4_reg_657[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(10),
      I1 => tmp_3_reg_137(10),
      I2 => tmp_fu_88_p2(31),
      I3 => result_5_4_reg_657_reg(10),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_20_reg_535_reg[21]\(10),
      O => \result_5_4_reg_657[8]_i_7_n_3\
    );
\result_5_4_reg_657[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(9),
      I1 => tmp_3_reg_137(9),
      I2 => tmp_fu_88_p2(31),
      I3 => result_5_4_reg_657_reg(9),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_20_reg_535_reg[21]\(9),
      O => \result_5_4_reg_657[8]_i_8_n_3\
    );
\result_5_4_reg_657[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(8),
      I1 => tmp_3_reg_137(8),
      I2 => tmp_fu_88_p2(31),
      I3 => result_5_4_reg_657_reg(8),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_20_reg_535_reg[21]\(8),
      O => \result_5_4_reg_657[8]_i_9_n_3\
    );
\result_5_4_reg_657_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_5_4_reg_657_reg[0]_i_1_n_3\,
      CO(2) => \result_5_4_reg_657_reg[0]_i_1_n_4\,
      CO(1) => \result_5_4_reg_657_reg[0]_i_1_n_5\,
      CO(0) => \result_5_4_reg_657_reg[0]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_5_4_reg_657[0]_i_2_n_3\,
      DI(2) => \result_5_4_reg_657[0]_i_3_n_3\,
      DI(1) => \result_5_4_reg_657[0]_i_4_n_3\,
      DI(0) => \result_5_4_reg_657[0]_i_5_n_3\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \result_5_4_reg_657[0]_i_6_n_3\,
      S(2) => \result_5_4_reg_657[0]_i_7_n_3\,
      S(1) => \result_5_4_reg_657[0]_i_8_n_3\,
      S(0) => \result_5_4_reg_657[0]_i_9_n_3\
    );
\result_5_4_reg_657_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_5_4_reg_657_reg[0]_i_10_n_3\,
      CO(2) => \result_5_4_reg_657_reg[0]_i_10_n_4\,
      CO(1) => \result_5_4_reg_657_reg[0]_i_10_n_5\,
      CO(0) => \result_5_4_reg_657_reg[0]_i_10_n_6\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(4 downto 1),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\result_5_4_reg_657_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_5_4_reg_657_reg[8]_i_1_n_3\,
      CO(3) => \result_5_4_reg_657_reg[12]_i_1_n_3\,
      CO(2) => \result_5_4_reg_657_reg[12]_i_1_n_4\,
      CO(1) => \result_5_4_reg_657_reg[12]_i_1_n_5\,
      CO(0) => \result_5_4_reg_657_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_5_4_reg_657[12]_i_2_n_3\,
      DI(2) => \result_5_4_reg_657[12]_i_3_n_3\,
      DI(1) => \result_5_4_reg_657[12]_i_4_n_3\,
      DI(0) => \result_5_4_reg_657[12]_i_5_n_3\,
      O(3 downto 0) => \result_5_4_reg_657_reg[15]\(3 downto 0),
      S(3) => \result_5_4_reg_657[12]_i_6_n_3\,
      S(2) => \result_5_4_reg_657[12]_i_7_n_3\,
      S(1) => \result_5_4_reg_657[12]_i_8_n_3\,
      S(0) => \result_5_4_reg_657[12]_i_9_n_3\
    );
\result_5_4_reg_657_reg[12]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_5_4_reg_657_reg[8]_i_10_n_3\,
      CO(3) => \result_5_4_reg_657_reg[12]_i_10_n_3\,
      CO(2) => \result_5_4_reg_657_reg[12]_i_10_n_4\,
      CO(1) => \result_5_4_reg_657_reg[12]_i_10_n_5\,
      CO(0) => \result_5_4_reg_657_reg[12]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(16 downto 13),
      S(3 downto 0) => p_0_in(16 downto 13)
    );
\result_5_4_reg_657_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_5_4_reg_657_reg[12]_i_1_n_3\,
      CO(3) => \result_5_4_reg_657_reg[16]_i_1_n_3\,
      CO(2) => \result_5_4_reg_657_reg[16]_i_1_n_4\,
      CO(1) => \result_5_4_reg_657_reg[16]_i_1_n_5\,
      CO(0) => \result_5_4_reg_657_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_5_4_reg_657[16]_i_2_n_3\,
      DI(2) => \result_5_4_reg_657[16]_i_3_n_3\,
      DI(1) => \result_5_4_reg_657[16]_i_4_n_3\,
      DI(0) => \result_5_4_reg_657[16]_i_5_n_3\,
      O(3 downto 0) => \result_5_4_reg_657_reg[19]\(3 downto 0),
      S(3) => \result_5_4_reg_657[16]_i_6_n_3\,
      S(2) => \result_5_4_reg_657[16]_i_7_n_3\,
      S(1) => \result_5_4_reg_657[16]_i_8_n_3\,
      S(0) => \result_5_4_reg_657[16]_i_9_n_3\
    );
\result_5_4_reg_657_reg[16]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_5_4_reg_657_reg[12]_i_10_n_3\,
      CO(3) => \result_5_4_reg_657_reg[16]_i_10_n_3\,
      CO(2) => \result_5_4_reg_657_reg[16]_i_10_n_4\,
      CO(1) => \result_5_4_reg_657_reg[16]_i_10_n_5\,
      CO(0) => \result_5_4_reg_657_reg[16]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(20 downto 17),
      S(3 downto 0) => p_0_in(20 downto 17)
    );
\result_5_4_reg_657_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_5_4_reg_657_reg[16]_i_1_n_3\,
      CO(3) => \result_5_4_reg_657_reg[20]_i_1_n_3\,
      CO(2) => \result_5_4_reg_657_reg[20]_i_1_n_4\,
      CO(1) => \result_5_4_reg_657_reg[20]_i_1_n_5\,
      CO(0) => \result_5_4_reg_657_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_5_4_reg_657[20]_i_2_n_3\,
      DI(2) => \result_5_4_reg_657[20]_i_2_n_3\,
      DI(1) => \result_5_4_reg_657[20]_i_3_n_3\,
      DI(0) => \result_5_4_reg_657[20]_i_4_n_3\,
      O(3 downto 0) => \result_5_4_reg_657_reg[23]\(3 downto 0),
      S(3 downto 2) => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0\(1 downto 0),
      S(1) => \result_5_4_reg_657[20]_i_7_n_3\,
      S(0) => \result_5_4_reg_657[20]_i_8_n_3\
    );
\result_5_4_reg_657_reg[20]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_5_4_reg_657_reg[16]_i_10_n_3\,
      CO(3 downto 2) => \NLW_result_5_4_reg_657_reg[20]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^result_5_4_reg_657_reg[31]\(0),
      CO(0) => \NLW_result_5_4_reg_657_reg[20]_i_9_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_result_5_4_reg_657_reg[20]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_s_fu_103_p2(21),
      S(3 downto 1) => B"001",
      S(0) => p_0_in(21)
    );
\result_5_4_reg_657_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_5_4_reg_657_reg[20]_i_1_n_3\,
      CO(3) => \result_5_4_reg_657_reg[24]_i_1_n_3\,
      CO(2) => \result_5_4_reg_657_reg[24]_i_1_n_4\,
      CO(1) => \result_5_4_reg_657_reg[24]_i_1_n_5\,
      CO(0) => \result_5_4_reg_657_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_5_4_reg_657[20]_i_2_n_3\,
      DI(2) => \result_5_4_reg_657[20]_i_2_n_3\,
      DI(1) => \result_5_4_reg_657[20]_i_2_n_3\,
      DI(0) => \result_5_4_reg_657[20]_i_2_n_3\,
      O(3 downto 0) => \result_5_4_reg_657_reg[27]\(3 downto 0),
      S(3 downto 0) => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1\(3 downto 0)
    );
\result_5_4_reg_657_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_5_4_reg_657_reg[24]_i_1_n_3\,
      CO(3) => \NLW_result_5_4_reg_657_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \result_5_4_reg_657_reg[28]_i_1_n_4\,
      CO(1) => \result_5_4_reg_657_reg[28]_i_1_n_5\,
      CO(0) => \result_5_4_reg_657_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \result_5_4_reg_657[20]_i_2_n_3\,
      DI(1) => \result_5_4_reg_657[20]_i_2_n_3\,
      DI(0) => \result_5_4_reg_657[20]_i_2_n_3\,
      O(3 downto 0) => \result_5_4_reg_657_reg[31]_0\(3 downto 0),
      S(3 downto 0) => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2\(3 downto 0)
    );
\result_5_4_reg_657_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_5_4_reg_657_reg[0]_i_1_n_3\,
      CO(3) => \result_5_4_reg_657_reg[4]_i_1_n_3\,
      CO(2) => \result_5_4_reg_657_reg[4]_i_1_n_4\,
      CO(1) => \result_5_4_reg_657_reg[4]_i_1_n_5\,
      CO(0) => \result_5_4_reg_657_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_5_4_reg_657[4]_i_2_n_3\,
      DI(2) => \result_5_4_reg_657[4]_i_3_n_3\,
      DI(1) => \result_5_4_reg_657[4]_i_4_n_3\,
      DI(0) => \result_5_4_reg_657[4]_i_5_n_3\,
      O(3 downto 0) => \result_5_4_reg_657_reg[7]\(3 downto 0),
      S(3) => \result_5_4_reg_657[4]_i_6_n_3\,
      S(2) => \result_5_4_reg_657[4]_i_7_n_3\,
      S(1) => \result_5_4_reg_657[4]_i_8_n_3\,
      S(0) => \result_5_4_reg_657[4]_i_9_n_3\
    );
\result_5_4_reg_657_reg[4]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_5_4_reg_657_reg[0]_i_10_n_3\,
      CO(3) => \result_5_4_reg_657_reg[4]_i_10_n_3\,
      CO(2) => \result_5_4_reg_657_reg[4]_i_10_n_4\,
      CO(1) => \result_5_4_reg_657_reg[4]_i_10_n_5\,
      CO(0) => \result_5_4_reg_657_reg[4]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(8 downto 5),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
\result_5_4_reg_657_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_5_4_reg_657_reg[4]_i_1_n_3\,
      CO(3) => \result_5_4_reg_657_reg[8]_i_1_n_3\,
      CO(2) => \result_5_4_reg_657_reg[8]_i_1_n_4\,
      CO(1) => \result_5_4_reg_657_reg[8]_i_1_n_5\,
      CO(0) => \result_5_4_reg_657_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_5_4_reg_657[8]_i_2_n_3\,
      DI(2) => \result_5_4_reg_657[8]_i_3_n_3\,
      DI(1) => \result_5_4_reg_657[8]_i_4_n_3\,
      DI(0) => \result_5_4_reg_657[8]_i_5_n_3\,
      O(3 downto 0) => \result_5_4_reg_657_reg[11]\(3 downto 0),
      S(3) => \result_5_4_reg_657[8]_i_6_n_3\,
      S(2) => \result_5_4_reg_657[8]_i_7_n_3\,
      S(1) => \result_5_4_reg_657[8]_i_8_n_3\,
      S(0) => \result_5_4_reg_657[8]_i_9_n_3\
    );
\result_5_4_reg_657_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_5_4_reg_657_reg[4]_i_10_n_3\,
      CO(3) => \result_5_4_reg_657_reg[8]_i_10_n_3\,
      CO(2) => \result_5_4_reg_657_reg[8]_i_10_n_4\,
      CO(1) => \result_5_4_reg_657_reg[8]_i_10_n_5\,
      CO(0) => \result_5_4_reg_657_reg[8]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(12 downto 9),
      S(3 downto 0) => p_0_in(12 downto 9)
    );
\tmp_3_reg_137_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_9,
      Q => tmp_3_reg_137(0),
      R => '0'
    );
\tmp_3_reg_137_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_21,
      Q => tmp_3_reg_137(10),
      R => '0'
    );
\tmp_3_reg_137_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_20,
      Q => tmp_3_reg_137(11),
      R => '0'
    );
\tmp_3_reg_137_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_19,
      Q => tmp_3_reg_137(12),
      R => '0'
    );
\tmp_3_reg_137_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_18,
      Q => tmp_3_reg_137(13),
      R => '0'
    );
\tmp_3_reg_137_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_17,
      Q => tmp_3_reg_137(14),
      R => '0'
    );
\tmp_3_reg_137_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_16,
      Q => tmp_3_reg_137(15),
      R => '0'
    );
\tmp_3_reg_137_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_15,
      Q => tmp_3_reg_137(16),
      R => '0'
    );
\tmp_3_reg_137_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_14,
      Q => tmp_3_reg_137(17),
      R => '0'
    );
\tmp_3_reg_137_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_13,
      Q => tmp_3_reg_137(18),
      R => '0'
    );
\tmp_3_reg_137_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_12,
      Q => tmp_3_reg_137(19),
      R => '0'
    );
\tmp_3_reg_137_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_8,
      Q => tmp_3_reg_137(1),
      R => '0'
    );
\tmp_3_reg_137_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_11,
      Q => tmp_3_reg_137(20),
      R => '0'
    );
\tmp_3_reg_137_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_10,
      Q => tmp_3_reg_137(21),
      R => '0'
    );
\tmp_3_reg_137_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_7,
      Q => tmp_3_reg_137(2),
      R => '0'
    );
\tmp_3_reg_137_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_6,
      Q => tmp_3_reg_137(3),
      R => '0'
    );
\tmp_3_reg_137_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_5,
      Q => tmp_3_reg_137(4),
      R => '0'
    );
\tmp_3_reg_137_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_4,
      Q => tmp_3_reg_137(5),
      R => '0'
    );
\tmp_3_reg_137_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_3,
      Q => tmp_3_reg_137(6),
      R => '0'
    );
\tmp_3_reg_137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_24,
      Q => tmp_3_reg_137(7),
      R => '0'
    );
\tmp_3_reg_137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_23,
      Q => tmp_3_reg_137(8),
      R => '0'
    );
\tmp_3_reg_137_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_22,
      Q => tmp_3_reg_137(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_6 is
  port (
    ap_pipeline_reg_pp0_iter6_b_read_reg_117 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_6_4_reg_646_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_6_4_reg_646_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_6_4_reg_646_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_6_4_reg_646_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_6_4_reg_646_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_6_4_reg_646_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_6_4_reg_646_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_6_4_reg_646_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weight_6_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_V_data_V_0_sel_rd_reg_rep : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \inStream_V_data_V_0_payload_B_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \inStream_V_data_V_0_sel_rd_reg_rep__0\ : in STD_LOGIC;
    \inStream_V_data_V_0_sel_rd_reg_rep__1\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_A_reg[31]_rep\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_B_reg[31]_rep\ : in STD_LOGIC;
    ap_pipeline_reg_pp0_iter6_a_read_reg_122 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    result_6_4_reg_646_reg : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \result_9_9_reg_524_reg[21]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \inStream_V_data_V_0_payload_B_reg[31]_rep__0\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_A_reg[31]_rep__0\ : in STD_LOGIC;
    \inStream_V_data_V_0_sel_rd_reg_rep__2\ : in STD_LOGIC;
    \inStream_V_data_V_0_sel_rd_reg_rep__3\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \inStream_V_data_V_0_payload_B_reg[31]_rep_0\ : in STD_LOGIC;
    inStream_V_data_V_0_sel_rd_reg_rep_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_6 : entity is "fixed_point_mul";
end design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_6;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_6 is
  signal a_assign_fu_44_p3 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal a_assign_reg_127 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \a_assign_reg_127[12]_i_3__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_4__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_5__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_6__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_3__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_4__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_5__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_6__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_3__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_4__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_5__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_6__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_3__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_4__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_5__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_6__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_3__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_4__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_5__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_6__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_2__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_3__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_4__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_3__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_4__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_5__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_6__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_3__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_4__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_5__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_6__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__5_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__5_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__5_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__5_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__5_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__5_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__5_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__5_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__5_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__5_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__5_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__5_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__5_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__5_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__5_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_1__4_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_1__4_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__5_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__5_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__5_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__5_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__5_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__5_n_6\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\ : STD_LOGIC;
  signal \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b_assign_reg_132 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cnn_fc_i50_o10_mubkb_U0_n_10 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_11 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_12 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_13 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_14 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_15 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_16 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_17 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_18 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_19 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_20 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_21 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_22 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_23 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_24 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_3 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_4 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_5 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_6 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_7 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_8 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \result_6_4_reg_646[0]_i_2_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[0]_i_3_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[0]_i_4_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[0]_i_5_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[0]_i_6_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[0]_i_7_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[0]_i_8_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[0]_i_9_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[12]_i_2_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[12]_i_3_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[12]_i_4_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[12]_i_5_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[12]_i_6_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[12]_i_7_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[12]_i_8_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[12]_i_9_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[16]_i_2_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[16]_i_3_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[16]_i_4_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[16]_i_5_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[16]_i_6_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[16]_i_7_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[16]_i_8_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[16]_i_9_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[20]_i_2_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[20]_i_3_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[20]_i_4_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[20]_i_7_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[20]_i_8_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[4]_i_2_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[4]_i_3_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[4]_i_4_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[4]_i_5_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[4]_i_6_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[4]_i_7_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[4]_i_8_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[4]_i_9_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[8]_i_2_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[8]_i_3_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[8]_i_4_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[8]_i_5_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[8]_i_6_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[8]_i_7_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[8]_i_8_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646[8]_i_9_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[0]_i_10_n_6\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[12]_i_10_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[12]_i_10_n_4\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[12]_i_10_n_5\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[12]_i_10_n_6\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[16]_i_10_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[16]_i_10_n_4\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[16]_i_10_n_5\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[16]_i_10_n_6\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \^result_6_4_reg_646_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \result_6_4_reg_646_reg[4]_i_10_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[4]_i_10_n_4\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[4]_i_10_n_5\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[4]_i_10_n_6\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \result_6_4_reg_646_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal tmp_2_fu_38_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_3_reg_137 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal tmp_fu_88_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal tmp_s_fu_103_p2 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal \NLW_a_assign_reg_127_reg[31]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_a_assign_reg_127_reg[31]_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_6_4_reg_646_reg[20]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result_6_4_reg_646_reg[20]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_result_6_4_reg_646_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_788/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_788/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 ";
begin
  ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) <= \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0);
  \result_6_4_reg_646_reg[31]\(0) <= \^result_6_4_reg_646_reg[31]\(0);
\a_assign_reg_127[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(10),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(9),
      I5 => Q(9),
      O => a_assign_fu_44_p3(10)
    );
\a_assign_reg_127[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(11),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(10),
      I5 => Q(10),
      O => a_assign_fu_44_p3(11)
    );
\a_assign_reg_127[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(12),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(11),
      I5 => Q(11),
      O => a_assign_fu_44_p3(12)
    );
\a_assign_reg_127[12]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(11),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(11),
      O => \a_assign_reg_127[12]_i_3__6_n_3\
    );
\a_assign_reg_127[12]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(10),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(10),
      O => \a_assign_reg_127[12]_i_4__6_n_3\
    );
\a_assign_reg_127[12]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(9),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(9),
      O => \a_assign_reg_127[12]_i_5__6_n_3\
    );
\a_assign_reg_127[12]_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(8),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(8),
      O => \a_assign_reg_127[12]_i_6__6_n_3\
    );
\a_assign_reg_127[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(13),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(12),
      I5 => Q(12),
      O => a_assign_fu_44_p3(13)
    );
\a_assign_reg_127[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(14),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(13),
      I5 => Q(13),
      O => a_assign_fu_44_p3(14)
    );
\a_assign_reg_127[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(15),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(14),
      I5 => Q(14),
      O => a_assign_fu_44_p3(15)
    );
\a_assign_reg_127[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(16),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(15),
      I5 => Q(15),
      O => a_assign_fu_44_p3(16)
    );
\a_assign_reg_127[16]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(15),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(15),
      O => \a_assign_reg_127[16]_i_3__6_n_3\
    );
\a_assign_reg_127[16]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(14),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(14),
      O => \a_assign_reg_127[16]_i_4__6_n_3\
    );
\a_assign_reg_127[16]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(13),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(13),
      O => \a_assign_reg_127[16]_i_5__6_n_3\
    );
\a_assign_reg_127[16]_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(12),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(12),
      O => \a_assign_reg_127[16]_i_6__6_n_3\
    );
\a_assign_reg_127[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(17),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(16),
      I5 => Q(16),
      O => a_assign_fu_44_p3(17)
    );
\a_assign_reg_127[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(18),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(17),
      I5 => Q(17),
      O => a_assign_fu_44_p3(18)
    );
\a_assign_reg_127[19]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(19),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(18),
      I5 => Q(18),
      O => a_assign_fu_44_p3(19)
    );
\a_assign_reg_127[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(1),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(0),
      I5 => Q(0),
      O => a_assign_fu_44_p3(1)
    );
\a_assign_reg_127[20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(20),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(19),
      I5 => Q(19),
      O => a_assign_fu_44_p3(20)
    );
\a_assign_reg_127[20]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(19),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(19),
      O => \a_assign_reg_127[20]_i_3__6_n_3\
    );
\a_assign_reg_127[20]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(18),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(18),
      O => \a_assign_reg_127[20]_i_4__6_n_3\
    );
\a_assign_reg_127[20]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(17),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(17),
      O => \a_assign_reg_127[20]_i_5__6_n_3\
    );
\a_assign_reg_127[20]_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(16),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(16),
      O => \a_assign_reg_127[20]_i_6__6_n_3\
    );
\a_assign_reg_127[21]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(21),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(20),
      I5 => Q(20),
      O => a_assign_fu_44_p3(21)
    );
\a_assign_reg_127[22]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(22),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(21),
      I5 => Q(21),
      O => a_assign_fu_44_p3(22)
    );
\a_assign_reg_127[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(23),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(22),
      I5 => Q(22),
      O => a_assign_fu_44_p3(23)
    );
\a_assign_reg_127[24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(24),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(23),
      I5 => Q(23),
      O => a_assign_fu_44_p3(24)
    );
\a_assign_reg_127[24]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(23),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(23),
      O => \a_assign_reg_127[24]_i_3__6_n_3\
    );
\a_assign_reg_127[24]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(22),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(22),
      O => \a_assign_reg_127[24]_i_4__6_n_3\
    );
\a_assign_reg_127[24]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(21),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(21),
      O => \a_assign_reg_127[24]_i_5__6_n_3\
    );
\a_assign_reg_127[24]_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(20),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(20),
      O => \a_assign_reg_127[24]_i_6__6_n_3\
    );
\a_assign_reg_127[25]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(25),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(24),
      I5 => Q(24),
      O => a_assign_fu_44_p3(25)
    );
\a_assign_reg_127[26]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(26),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(25),
      I5 => Q(25),
      O => a_assign_fu_44_p3(26)
    );
\a_assign_reg_127[27]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(27),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(26),
      I5 => Q(26),
      O => a_assign_fu_44_p3(27)
    );
\a_assign_reg_127[28]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(28),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(27),
      I5 => Q(27),
      O => a_assign_fu_44_p3(28)
    );
\a_assign_reg_127[28]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(27),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(27),
      O => \a_assign_reg_127[28]_i_3__6_n_3\
    );
\a_assign_reg_127[28]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(26),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(26),
      O => \a_assign_reg_127[28]_i_4__6_n_3\
    );
\a_assign_reg_127[28]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(25),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(25),
      O => \a_assign_reg_127[28]_i_5__6_n_3\
    );
\a_assign_reg_127[28]_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(24),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(24),
      O => \a_assign_reg_127[28]_i_6__6_n_3\
    );
\a_assign_reg_127[29]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(29),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(28),
      I5 => Q(28),
      O => a_assign_fu_44_p3(29)
    );
\a_assign_reg_127[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(2),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(1),
      I5 => Q(1),
      O => a_assign_fu_44_p3(2)
    );
\a_assign_reg_127[30]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(30),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(29),
      I5 => Q(29),
      O => a_assign_fu_44_p3(30)
    );
\a_assign_reg_127[31]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      O => \a_assign_reg_127[31]_i_2__5_n_3\
    );
\a_assign_reg_127[31]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(29),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(29),
      O => \a_assign_reg_127[31]_i_3__6_n_3\
    );
\a_assign_reg_127[31]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(28),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(28),
      O => \a_assign_reg_127[31]_i_4__6_n_3\
    );
\a_assign_reg_127[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(3),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(2),
      I5 => Q(2),
      O => a_assign_fu_44_p3(3)
    );
\a_assign_reg_127[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(4),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(3),
      I5 => Q(3),
      O => a_assign_fu_44_p3(4)
    );
\a_assign_reg_127[4]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(3),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(3),
      O => \a_assign_reg_127[4]_i_3__6_n_3\
    );
\a_assign_reg_127[4]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(2),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(2),
      O => \a_assign_reg_127[4]_i_4__6_n_3\
    );
\a_assign_reg_127[4]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(1),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(1),
      O => \a_assign_reg_127[4]_i_5__6_n_3\
    );
\a_assign_reg_127[4]_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(0),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(0),
      O => \a_assign_reg_127[4]_i_6__6_n_3\
    );
\a_assign_reg_127[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(5),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(4),
      I5 => Q(4),
      O => a_assign_fu_44_p3(5)
    );
\a_assign_reg_127[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(6),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(5),
      I5 => Q(5),
      O => a_assign_fu_44_p3(6)
    );
\a_assign_reg_127[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(7),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(6),
      I5 => Q(6),
      O => a_assign_fu_44_p3(7)
    );
\a_assign_reg_127[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(8),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(7),
      I5 => Q(7),
      O => a_assign_fu_44_p3(8)
    );
\a_assign_reg_127[8]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(7),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(7),
      O => \a_assign_reg_127[8]_i_3__6_n_3\
    );
\a_assign_reg_127[8]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(6),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(6),
      O => \a_assign_reg_127[8]_i_4__6_n_3\
    );
\a_assign_reg_127[8]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(5),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(5),
      O => \a_assign_reg_127[8]_i_5__6_n_3\
    );
\a_assign_reg_127[8]_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__0\,
      I1 => Q(4),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(4),
      O => \a_assign_reg_127[8]_i_6__6_n_3\
    );
\a_assign_reg_127[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(9),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(8),
      I5 => Q(8),
      O => a_assign_fu_44_p3(9)
    );
\a_assign_reg_127_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(10),
      Q => a_assign_reg_127(10),
      R => '0'
    );
\a_assign_reg_127_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(11),
      Q => a_assign_reg_127(11),
      R => '0'
    );
\a_assign_reg_127_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(12),
      Q => a_assign_reg_127(12),
      R => '0'
    );
\a_assign_reg_127_reg[12]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[8]_i_2__5_n_3\,
      CO(3) => \a_assign_reg_127_reg[12]_i_2__5_n_3\,
      CO(2) => \a_assign_reg_127_reg[12]_i_2__5_n_4\,
      CO(1) => \a_assign_reg_127_reg[12]_i_2__5_n_5\,
      CO(0) => \a_assign_reg_127_reg[12]_i_2__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(12 downto 9),
      S(3) => \a_assign_reg_127[12]_i_3__6_n_3\,
      S(2) => \a_assign_reg_127[12]_i_4__6_n_3\,
      S(1) => \a_assign_reg_127[12]_i_5__6_n_3\,
      S(0) => \a_assign_reg_127[12]_i_6__6_n_3\
    );
\a_assign_reg_127_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(13),
      Q => a_assign_reg_127(13),
      R => '0'
    );
\a_assign_reg_127_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(14),
      Q => a_assign_reg_127(14),
      R => '0'
    );
\a_assign_reg_127_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(15),
      Q => a_assign_reg_127(15),
      R => '0'
    );
\a_assign_reg_127_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(16),
      Q => a_assign_reg_127(16),
      R => '0'
    );
\a_assign_reg_127_reg[16]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[12]_i_2__5_n_3\,
      CO(3) => \a_assign_reg_127_reg[16]_i_2__5_n_3\,
      CO(2) => \a_assign_reg_127_reg[16]_i_2__5_n_4\,
      CO(1) => \a_assign_reg_127_reg[16]_i_2__5_n_5\,
      CO(0) => \a_assign_reg_127_reg[16]_i_2__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(16 downto 13),
      S(3) => \a_assign_reg_127[16]_i_3__6_n_3\,
      S(2) => \a_assign_reg_127[16]_i_4__6_n_3\,
      S(1) => \a_assign_reg_127[16]_i_5__6_n_3\,
      S(0) => \a_assign_reg_127[16]_i_6__6_n_3\
    );
\a_assign_reg_127_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(17),
      Q => a_assign_reg_127(17),
      R => '0'
    );
\a_assign_reg_127_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(18),
      Q => a_assign_reg_127(18),
      R => '0'
    );
\a_assign_reg_127_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(19),
      Q => a_assign_reg_127(19),
      R => '0'
    );
\a_assign_reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(1),
      Q => a_assign_reg_127(1),
      R => '0'
    );
\a_assign_reg_127_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(20),
      Q => a_assign_reg_127(20),
      R => '0'
    );
\a_assign_reg_127_reg[20]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[16]_i_2__5_n_3\,
      CO(3) => \a_assign_reg_127_reg[20]_i_2__5_n_3\,
      CO(2) => \a_assign_reg_127_reg[20]_i_2__5_n_4\,
      CO(1) => \a_assign_reg_127_reg[20]_i_2__5_n_5\,
      CO(0) => \a_assign_reg_127_reg[20]_i_2__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(20 downto 17),
      S(3) => \a_assign_reg_127[20]_i_3__6_n_3\,
      S(2) => \a_assign_reg_127[20]_i_4__6_n_3\,
      S(1) => \a_assign_reg_127[20]_i_5__6_n_3\,
      S(0) => \a_assign_reg_127[20]_i_6__6_n_3\
    );
\a_assign_reg_127_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(21),
      Q => a_assign_reg_127(21),
      R => '0'
    );
\a_assign_reg_127_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(22),
      Q => a_assign_reg_127(22),
      R => '0'
    );
\a_assign_reg_127_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(23),
      Q => a_assign_reg_127(23),
      R => '0'
    );
\a_assign_reg_127_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(24),
      Q => a_assign_reg_127(24),
      R => '0'
    );
\a_assign_reg_127_reg[24]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[20]_i_2__5_n_3\,
      CO(3) => \a_assign_reg_127_reg[24]_i_2__5_n_3\,
      CO(2) => \a_assign_reg_127_reg[24]_i_2__5_n_4\,
      CO(1) => \a_assign_reg_127_reg[24]_i_2__5_n_5\,
      CO(0) => \a_assign_reg_127_reg[24]_i_2__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(24 downto 21),
      S(3) => \a_assign_reg_127[24]_i_3__6_n_3\,
      S(2) => \a_assign_reg_127[24]_i_4__6_n_3\,
      S(1) => \a_assign_reg_127[24]_i_5__6_n_3\,
      S(0) => \a_assign_reg_127[24]_i_6__6_n_3\
    );
\a_assign_reg_127_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(25),
      Q => a_assign_reg_127(25),
      R => '0'
    );
\a_assign_reg_127_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(26),
      Q => a_assign_reg_127(26),
      R => '0'
    );
\a_assign_reg_127_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(27),
      Q => a_assign_reg_127(27),
      R => '0'
    );
\a_assign_reg_127_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(28),
      Q => a_assign_reg_127(28),
      R => '0'
    );
\a_assign_reg_127_reg[28]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[24]_i_2__5_n_3\,
      CO(3) => \a_assign_reg_127_reg[28]_i_2__5_n_3\,
      CO(2) => \a_assign_reg_127_reg[28]_i_2__5_n_4\,
      CO(1) => \a_assign_reg_127_reg[28]_i_2__5_n_5\,
      CO(0) => \a_assign_reg_127_reg[28]_i_2__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(28 downto 25),
      S(3) => \a_assign_reg_127[28]_i_3__6_n_3\,
      S(2) => \a_assign_reg_127[28]_i_4__6_n_3\,
      S(1) => \a_assign_reg_127[28]_i_5__6_n_3\,
      S(0) => \a_assign_reg_127[28]_i_6__6_n_3\
    );
\a_assign_reg_127_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(29),
      Q => a_assign_reg_127(29),
      R => '0'
    );
\a_assign_reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(2),
      Q => a_assign_reg_127(2),
      R => '0'
    );
\a_assign_reg_127_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(30),
      Q => a_assign_reg_127(30),
      R => '0'
    );
\a_assign_reg_127_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => tmp_2_fu_38_p2(31),
      Q => a_assign_reg_127(31),
      R => \inStream_V_data_V_0_payload_B_reg[31]_rep_0\
    );
\a_assign_reg_127_reg[31]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[28]_i_2__5_n_3\,
      CO(3 downto 2) => \NLW_a_assign_reg_127_reg[31]_i_1__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \a_assign_reg_127_reg[31]_i_1__4_n_5\,
      CO(0) => \a_assign_reg_127_reg[31]_i_1__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_a_assign_reg_127_reg[31]_i_1__4_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_2_fu_38_p2(31 downto 29),
      S(3) => '0',
      S(2) => \a_assign_reg_127[31]_i_2__5_n_3\,
      S(1) => \a_assign_reg_127[31]_i_3__6_n_3\,
      S(0) => \a_assign_reg_127[31]_i_4__6_n_3\
    );
\a_assign_reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(3),
      Q => a_assign_reg_127(3),
      R => '0'
    );
\a_assign_reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(4),
      Q => a_assign_reg_127(4),
      R => '0'
    );
\a_assign_reg_127_reg[4]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \a_assign_reg_127_reg[4]_i_2__5_n_3\,
      CO(2) => \a_assign_reg_127_reg[4]_i_2__5_n_4\,
      CO(1) => \a_assign_reg_127_reg[4]_i_2__5_n_5\,
      CO(0) => \a_assign_reg_127_reg[4]_i_2__5_n_6\,
      CYINIT => inStream_V_data_V_0_sel_rd_reg_rep_0,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(4 downto 1),
      S(3) => \a_assign_reg_127[4]_i_3__6_n_3\,
      S(2) => \a_assign_reg_127[4]_i_4__6_n_3\,
      S(1) => \a_assign_reg_127[4]_i_5__6_n_3\,
      S(0) => \a_assign_reg_127[4]_i_6__6_n_3\
    );
\a_assign_reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(5),
      Q => a_assign_reg_127(5),
      R => '0'
    );
\a_assign_reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(6),
      Q => a_assign_reg_127(6),
      R => '0'
    );
\a_assign_reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(7),
      Q => a_assign_reg_127(7),
      R => '0'
    );
\a_assign_reg_127_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(8),
      Q => a_assign_reg_127(8),
      R => '0'
    );
\a_assign_reg_127_reg[8]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[4]_i_2__5_n_3\,
      CO(3) => \a_assign_reg_127_reg[8]_i_2__5_n_3\,
      CO(2) => \a_assign_reg_127_reg[8]_i_2__5_n_4\,
      CO(1) => \a_assign_reg_127_reg[8]_i_2__5_n_5\,
      CO(0) => \a_assign_reg_127_reg[8]_i_2__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(8 downto 5),
      S(3) => \a_assign_reg_127[8]_i_3__6_n_3\,
      S(2) => \a_assign_reg_127[8]_i_4__6_n_3\,
      S(1) => \a_assign_reg_127[8]_i_5__6_n_3\,
      S(0) => \a_assign_reg_127[8]_i_6__6_n_3\
    );
\a_assign_reg_127_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(9),
      Q => a_assign_reg_127(9),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => weight_6_q0(0),
      Q => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\
    );
\ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\,
      Q => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      R => '0'
    );
\b_assign_reg_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(0),
      Q => b_assign_reg_132(0),
      R => '0'
    );
\b_assign_reg_132_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(10),
      Q => b_assign_reg_132(10),
      R => '0'
    );
\b_assign_reg_132_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(11),
      Q => b_assign_reg_132(11),
      R => '0'
    );
\b_assign_reg_132_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(12),
      Q => b_assign_reg_132(12),
      R => '0'
    );
\b_assign_reg_132_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(13),
      Q => b_assign_reg_132(13),
      R => '0'
    );
\b_assign_reg_132_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(14),
      Q => b_assign_reg_132(14),
      R => '0'
    );
\b_assign_reg_132_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(15),
      Q => b_assign_reg_132(15),
      R => '0'
    );
\b_assign_reg_132_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(16),
      Q => b_assign_reg_132(16),
      R => '0'
    );
\b_assign_reg_132_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(17),
      Q => b_assign_reg_132(17),
      R => '0'
    );
\b_assign_reg_132_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(18),
      Q => b_assign_reg_132(18),
      R => '0'
    );
\b_assign_reg_132_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(19),
      Q => b_assign_reg_132(19),
      R => '0'
    );
\b_assign_reg_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(1),
      Q => b_assign_reg_132(1),
      R => '0'
    );
\b_assign_reg_132_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(20),
      Q => b_assign_reg_132(20),
      R => '0'
    );
\b_assign_reg_132_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(21),
      Q => b_assign_reg_132(21),
      R => '0'
    );
\b_assign_reg_132_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(22),
      Q => b_assign_reg_132(22),
      R => '0'
    );
\b_assign_reg_132_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(23),
      Q => b_assign_reg_132(23),
      R => '0'
    );
\b_assign_reg_132_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(24),
      Q => b_assign_reg_132(24),
      R => '0'
    );
\b_assign_reg_132_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(25),
      Q => b_assign_reg_132(25),
      R => '0'
    );
\b_assign_reg_132_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(26),
      Q => b_assign_reg_132(26),
      R => '0'
    );
\b_assign_reg_132_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(27),
      Q => b_assign_reg_132(27),
      R => '0'
    );
\b_assign_reg_132_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(28),
      Q => b_assign_reg_132(28),
      R => '0'
    );
\b_assign_reg_132_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(29),
      Q => b_assign_reg_132(29),
      R => '0'
    );
\b_assign_reg_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(2),
      Q => b_assign_reg_132(2),
      R => '0'
    );
\b_assign_reg_132_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(30),
      Q => b_assign_reg_132(30),
      R => '0'
    );
\b_assign_reg_132_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(31),
      Q => b_assign_reg_132(31),
      R => '0'
    );
\b_assign_reg_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(3),
      Q => b_assign_reg_132(3),
      R => '0'
    );
\b_assign_reg_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(4),
      Q => b_assign_reg_132(4),
      R => '0'
    );
\b_assign_reg_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(5),
      Q => b_assign_reg_132(5),
      R => '0'
    );
\b_assign_reg_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(6),
      Q => b_assign_reg_132(6),
      R => '0'
    );
\b_assign_reg_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(7),
      Q => b_assign_reg_132(7),
      R => '0'
    );
\b_assign_reg_132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(8),
      Q => b_assign_reg_132(8),
      R => '0'
    );
\b_assign_reg_132_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(9),
      Q => b_assign_reg_132(9),
      R => '0'
    );
cnn_fc_i50_o10_mubkb_U0: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_14
     port map (
      Q(31 downto 0) => b_assign_reg_132(31 downto 0),
      ap_clk => ap_clk,
      in0(31 downto 1) => a_assign_reg_127(31 downto 1),
      in0(0) => in0(0),
      p_66_in => p_66_in,
      \tmp_3_reg_137_reg[0]__0\ => cnn_fc_i50_o10_mubkb_U0_n_9,
      \tmp_3_reg_137_reg[1]__0\ => cnn_fc_i50_o10_mubkb_U0_n_8,
      \tmp_3_reg_137_reg[21]\(14) => cnn_fc_i50_o10_mubkb_U0_n_10,
      \tmp_3_reg_137_reg[21]\(13) => cnn_fc_i50_o10_mubkb_U0_n_11,
      \tmp_3_reg_137_reg[21]\(12) => cnn_fc_i50_o10_mubkb_U0_n_12,
      \tmp_3_reg_137_reg[21]\(11) => cnn_fc_i50_o10_mubkb_U0_n_13,
      \tmp_3_reg_137_reg[21]\(10) => cnn_fc_i50_o10_mubkb_U0_n_14,
      \tmp_3_reg_137_reg[21]\(9) => cnn_fc_i50_o10_mubkb_U0_n_15,
      \tmp_3_reg_137_reg[21]\(8) => cnn_fc_i50_o10_mubkb_U0_n_16,
      \tmp_3_reg_137_reg[21]\(7) => cnn_fc_i50_o10_mubkb_U0_n_17,
      \tmp_3_reg_137_reg[21]\(6) => cnn_fc_i50_o10_mubkb_U0_n_18,
      \tmp_3_reg_137_reg[21]\(5) => cnn_fc_i50_o10_mubkb_U0_n_19,
      \tmp_3_reg_137_reg[21]\(4) => cnn_fc_i50_o10_mubkb_U0_n_20,
      \tmp_3_reg_137_reg[21]\(3) => cnn_fc_i50_o10_mubkb_U0_n_21,
      \tmp_3_reg_137_reg[21]\(2) => cnn_fc_i50_o10_mubkb_U0_n_22,
      \tmp_3_reg_137_reg[21]\(1) => cnn_fc_i50_o10_mubkb_U0_n_23,
      \tmp_3_reg_137_reg[21]\(0) => cnn_fc_i50_o10_mubkb_U0_n_24,
      \tmp_3_reg_137_reg[2]__0\ => cnn_fc_i50_o10_mubkb_U0_n_7,
      \tmp_3_reg_137_reg[3]__0\ => cnn_fc_i50_o10_mubkb_U0_n_6,
      \tmp_3_reg_137_reg[4]__0\ => cnn_fc_i50_o10_mubkb_U0_n_5,
      \tmp_3_reg_137_reg[5]__0\ => cnn_fc_i50_o10_mubkb_U0_n_4,
      \tmp_3_reg_137_reg[6]__0\ => cnn_fc_i50_o10_mubkb_U0_n_3
    );
\result_6_4_reg_646[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I1 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      O => tmp_fu_88_p2(31)
    );
\result_6_4_reg_646[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      O => p_0_in(0)
    );
\result_6_4_reg_646[0]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(4),
      O => p_0_in(4)
    );
\result_6_4_reg_646[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(3),
      O => p_0_in(3)
    );
\result_6_4_reg_646[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(2),
      O => p_0_in(2)
    );
\result_6_4_reg_646[0]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(1),
      O => p_0_in(1)
    );
\result_6_4_reg_646[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(3),
      I3 => tmp_s_fu_103_p2(3),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_6_4_reg_646[0]_i_2_n_3\
    );
\result_6_4_reg_646[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(2),
      I3 => tmp_s_fu_103_p2(2),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_6_4_reg_646[0]_i_3_n_3\
    );
\result_6_4_reg_646[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(1),
      I3 => tmp_s_fu_103_p2(1),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_6_4_reg_646[0]_i_4_n_3\
    );
\result_6_4_reg_646[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      I1 => \ap_CS_fsm_reg[4]\(0),
      O => \result_6_4_reg_646[0]_i_5_n_3\
    );
\result_6_4_reg_646[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(3),
      I1 => tmp_3_reg_137(3),
      I2 => tmp_fu_88_p2(31),
      I3 => result_6_4_reg_646_reg(3),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_9_reg_524_reg[21]\(3),
      O => \result_6_4_reg_646[0]_i_6_n_3\
    );
\result_6_4_reg_646[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(2),
      I1 => tmp_3_reg_137(2),
      I2 => tmp_fu_88_p2(31),
      I3 => result_6_4_reg_646_reg(2),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_9_reg_524_reg[21]\(2),
      O => \result_6_4_reg_646[0]_i_7_n_3\
    );
\result_6_4_reg_646[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(1),
      I1 => tmp_3_reg_137(1),
      I2 => tmp_fu_88_p2(31),
      I3 => result_6_4_reg_646_reg(1),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_9_reg_524_reg[21]\(1),
      O => \result_6_4_reg_646[0]_i_8_n_3\
    );
\result_6_4_reg_646[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      I1 => result_6_4_reg_646_reg(0),
      I2 => \ap_CS_fsm_reg[4]\(0),
      I3 => \result_9_9_reg_524_reg[21]\(0),
      O => \result_6_4_reg_646[0]_i_9_n_3\
    );
\result_6_4_reg_646[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(16),
      O => p_0_in(16)
    );
\result_6_4_reg_646[12]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(15),
      O => p_0_in(15)
    );
\result_6_4_reg_646[12]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(14),
      O => p_0_in(14)
    );
\result_6_4_reg_646[12]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(13),
      O => p_0_in(13)
    );
\result_6_4_reg_646[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(15),
      I3 => tmp_s_fu_103_p2(15),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_6_4_reg_646[12]_i_2_n_3\
    );
\result_6_4_reg_646[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(14),
      I3 => tmp_s_fu_103_p2(14),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_6_4_reg_646[12]_i_3_n_3\
    );
\result_6_4_reg_646[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(13),
      I3 => tmp_s_fu_103_p2(13),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_6_4_reg_646[12]_i_4_n_3\
    );
\result_6_4_reg_646[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(12),
      I3 => tmp_s_fu_103_p2(12),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_6_4_reg_646[12]_i_5_n_3\
    );
\result_6_4_reg_646[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(15),
      I1 => tmp_3_reg_137(15),
      I2 => tmp_fu_88_p2(31),
      I3 => result_6_4_reg_646_reg(15),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_9_reg_524_reg[21]\(15),
      O => \result_6_4_reg_646[12]_i_6_n_3\
    );
\result_6_4_reg_646[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(14),
      I1 => tmp_3_reg_137(14),
      I2 => tmp_fu_88_p2(31),
      I3 => result_6_4_reg_646_reg(14),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_9_reg_524_reg[21]\(14),
      O => \result_6_4_reg_646[12]_i_7_n_3\
    );
\result_6_4_reg_646[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(13),
      I1 => tmp_3_reg_137(13),
      I2 => tmp_fu_88_p2(31),
      I3 => result_6_4_reg_646_reg(13),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_9_reg_524_reg[21]\(13),
      O => \result_6_4_reg_646[12]_i_8_n_3\
    );
\result_6_4_reg_646[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(12),
      I1 => tmp_3_reg_137(12),
      I2 => tmp_fu_88_p2(31),
      I3 => result_6_4_reg_646_reg(12),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_9_reg_524_reg[21]\(12),
      O => \result_6_4_reg_646[12]_i_9_n_3\
    );
\result_6_4_reg_646[16]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(20),
      O => p_0_in(20)
    );
\result_6_4_reg_646[16]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(19),
      O => p_0_in(19)
    );
\result_6_4_reg_646[16]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(18),
      O => p_0_in(18)
    );
\result_6_4_reg_646[16]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(17),
      O => p_0_in(17)
    );
\result_6_4_reg_646[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(19),
      I3 => tmp_s_fu_103_p2(19),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_6_4_reg_646[16]_i_2_n_3\
    );
\result_6_4_reg_646[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(18),
      I3 => tmp_s_fu_103_p2(18),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_6_4_reg_646[16]_i_3_n_3\
    );
\result_6_4_reg_646[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(17),
      I3 => tmp_s_fu_103_p2(17),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_6_4_reg_646[16]_i_4_n_3\
    );
\result_6_4_reg_646[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(16),
      I3 => tmp_s_fu_103_p2(16),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_6_4_reg_646[16]_i_5_n_3\
    );
\result_6_4_reg_646[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(19),
      I1 => tmp_3_reg_137(19),
      I2 => tmp_fu_88_p2(31),
      I3 => result_6_4_reg_646_reg(19),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_9_reg_524_reg[21]\(19),
      O => \result_6_4_reg_646[16]_i_6_n_3\
    );
\result_6_4_reg_646[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(18),
      I1 => tmp_3_reg_137(18),
      I2 => tmp_fu_88_p2(31),
      I3 => result_6_4_reg_646_reg(18),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_9_reg_524_reg[21]\(18),
      O => \result_6_4_reg_646[16]_i_7_n_3\
    );
\result_6_4_reg_646[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(17),
      I1 => tmp_3_reg_137(17),
      I2 => tmp_fu_88_p2(31),
      I3 => result_6_4_reg_646_reg(17),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_9_reg_524_reg[21]\(17),
      O => \result_6_4_reg_646[16]_i_8_n_3\
    );
\result_6_4_reg_646[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(16),
      I1 => tmp_3_reg_137(16),
      I2 => tmp_fu_88_p2(31),
      I3 => result_6_4_reg_646_reg(16),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_9_reg_524_reg[21]\(16),
      O => \result_6_4_reg_646[16]_i_9_n_3\
    );
\result_6_4_reg_646[20]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(21),
      O => p_0_in(21)
    );
\result_6_4_reg_646[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \^result_6_4_reg_646_reg[31]\(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I3 => \ap_CS_fsm_reg[4]\(0),
      O => \result_6_4_reg_646[20]_i_2_n_3\
    );
\result_6_4_reg_646[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(21),
      I3 => tmp_s_fu_103_p2(21),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_6_4_reg_646[20]_i_3_n_3\
    );
\result_6_4_reg_646[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(20),
      I3 => tmp_s_fu_103_p2(20),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_6_4_reg_646[20]_i_4_n_3\
    );
\result_6_4_reg_646[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(21),
      I1 => tmp_3_reg_137(21),
      I2 => tmp_fu_88_p2(31),
      I3 => result_6_4_reg_646_reg(21),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_9_reg_524_reg[21]\(21),
      O => \result_6_4_reg_646[20]_i_7_n_3\
    );
\result_6_4_reg_646[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(20),
      I1 => tmp_3_reg_137(20),
      I2 => tmp_fu_88_p2(31),
      I3 => result_6_4_reg_646_reg(20),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_9_reg_524_reg[21]\(20),
      O => \result_6_4_reg_646[20]_i_8_n_3\
    );
\result_6_4_reg_646[4]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(8),
      O => p_0_in(8)
    );
\result_6_4_reg_646[4]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(7),
      O => p_0_in(7)
    );
\result_6_4_reg_646[4]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(6),
      O => p_0_in(6)
    );
\result_6_4_reg_646[4]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(5),
      O => p_0_in(5)
    );
\result_6_4_reg_646[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(7),
      I3 => tmp_s_fu_103_p2(7),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_6_4_reg_646[4]_i_2_n_3\
    );
\result_6_4_reg_646[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(6),
      I3 => tmp_s_fu_103_p2(6),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_6_4_reg_646[4]_i_3_n_3\
    );
\result_6_4_reg_646[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(5),
      I3 => tmp_s_fu_103_p2(5),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_6_4_reg_646[4]_i_4_n_3\
    );
\result_6_4_reg_646[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(4),
      I3 => tmp_s_fu_103_p2(4),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_6_4_reg_646[4]_i_5_n_3\
    );
\result_6_4_reg_646[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(7),
      I1 => tmp_3_reg_137(7),
      I2 => tmp_fu_88_p2(31),
      I3 => result_6_4_reg_646_reg(7),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_9_reg_524_reg[21]\(7),
      O => \result_6_4_reg_646[4]_i_6_n_3\
    );
\result_6_4_reg_646[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(6),
      I1 => tmp_3_reg_137(6),
      I2 => tmp_fu_88_p2(31),
      I3 => result_6_4_reg_646_reg(6),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_9_reg_524_reg[21]\(6),
      O => \result_6_4_reg_646[4]_i_7_n_3\
    );
\result_6_4_reg_646[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(5),
      I1 => tmp_3_reg_137(5),
      I2 => tmp_fu_88_p2(31),
      I3 => result_6_4_reg_646_reg(5),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_9_reg_524_reg[21]\(5),
      O => \result_6_4_reg_646[4]_i_8_n_3\
    );
\result_6_4_reg_646[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(4),
      I1 => tmp_3_reg_137(4),
      I2 => tmp_fu_88_p2(31),
      I3 => result_6_4_reg_646_reg(4),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_9_reg_524_reg[21]\(4),
      O => \result_6_4_reg_646[4]_i_9_n_3\
    );
\result_6_4_reg_646[8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(12),
      O => p_0_in(12)
    );
\result_6_4_reg_646[8]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(11),
      O => p_0_in(11)
    );
\result_6_4_reg_646[8]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(10),
      O => p_0_in(10)
    );
\result_6_4_reg_646[8]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(9),
      O => p_0_in(9)
    );
\result_6_4_reg_646[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(11),
      I3 => tmp_s_fu_103_p2(11),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_6_4_reg_646[8]_i_2_n_3\
    );
\result_6_4_reg_646[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(10),
      I3 => tmp_s_fu_103_p2(10),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_6_4_reg_646[8]_i_3_n_3\
    );
\result_6_4_reg_646[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(9),
      I3 => tmp_s_fu_103_p2(9),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_6_4_reg_646[8]_i_4_n_3\
    );
\result_6_4_reg_646[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(8),
      I3 => tmp_s_fu_103_p2(8),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_6_4_reg_646[8]_i_5_n_3\
    );
\result_6_4_reg_646[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(11),
      I1 => tmp_3_reg_137(11),
      I2 => tmp_fu_88_p2(31),
      I3 => result_6_4_reg_646_reg(11),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_9_reg_524_reg[21]\(11),
      O => \result_6_4_reg_646[8]_i_6_n_3\
    );
\result_6_4_reg_646[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(10),
      I1 => tmp_3_reg_137(10),
      I2 => tmp_fu_88_p2(31),
      I3 => result_6_4_reg_646_reg(10),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_9_reg_524_reg[21]\(10),
      O => \result_6_4_reg_646[8]_i_7_n_3\
    );
\result_6_4_reg_646[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(9),
      I1 => tmp_3_reg_137(9),
      I2 => tmp_fu_88_p2(31),
      I3 => result_6_4_reg_646_reg(9),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_9_reg_524_reg[21]\(9),
      O => \result_6_4_reg_646[8]_i_8_n_3\
    );
\result_6_4_reg_646[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(8),
      I1 => tmp_3_reg_137(8),
      I2 => tmp_fu_88_p2(31),
      I3 => result_6_4_reg_646_reg(8),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_9_reg_524_reg[21]\(8),
      O => \result_6_4_reg_646[8]_i_9_n_3\
    );
\result_6_4_reg_646_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_6_4_reg_646_reg[0]_i_1_n_3\,
      CO(2) => \result_6_4_reg_646_reg[0]_i_1_n_4\,
      CO(1) => \result_6_4_reg_646_reg[0]_i_1_n_5\,
      CO(0) => \result_6_4_reg_646_reg[0]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_6_4_reg_646[0]_i_2_n_3\,
      DI(2) => \result_6_4_reg_646[0]_i_3_n_3\,
      DI(1) => \result_6_4_reg_646[0]_i_4_n_3\,
      DI(0) => \result_6_4_reg_646[0]_i_5_n_3\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \result_6_4_reg_646[0]_i_6_n_3\,
      S(2) => \result_6_4_reg_646[0]_i_7_n_3\,
      S(1) => \result_6_4_reg_646[0]_i_8_n_3\,
      S(0) => \result_6_4_reg_646[0]_i_9_n_3\
    );
\result_6_4_reg_646_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_6_4_reg_646_reg[0]_i_10_n_3\,
      CO(2) => \result_6_4_reg_646_reg[0]_i_10_n_4\,
      CO(1) => \result_6_4_reg_646_reg[0]_i_10_n_5\,
      CO(0) => \result_6_4_reg_646_reg[0]_i_10_n_6\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(4 downto 1),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\result_6_4_reg_646_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_6_4_reg_646_reg[8]_i_1_n_3\,
      CO(3) => \result_6_4_reg_646_reg[12]_i_1_n_3\,
      CO(2) => \result_6_4_reg_646_reg[12]_i_1_n_4\,
      CO(1) => \result_6_4_reg_646_reg[12]_i_1_n_5\,
      CO(0) => \result_6_4_reg_646_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_6_4_reg_646[12]_i_2_n_3\,
      DI(2) => \result_6_4_reg_646[12]_i_3_n_3\,
      DI(1) => \result_6_4_reg_646[12]_i_4_n_3\,
      DI(0) => \result_6_4_reg_646[12]_i_5_n_3\,
      O(3 downto 0) => \result_6_4_reg_646_reg[15]\(3 downto 0),
      S(3) => \result_6_4_reg_646[12]_i_6_n_3\,
      S(2) => \result_6_4_reg_646[12]_i_7_n_3\,
      S(1) => \result_6_4_reg_646[12]_i_8_n_3\,
      S(0) => \result_6_4_reg_646[12]_i_9_n_3\
    );
\result_6_4_reg_646_reg[12]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_6_4_reg_646_reg[8]_i_10_n_3\,
      CO(3) => \result_6_4_reg_646_reg[12]_i_10_n_3\,
      CO(2) => \result_6_4_reg_646_reg[12]_i_10_n_4\,
      CO(1) => \result_6_4_reg_646_reg[12]_i_10_n_5\,
      CO(0) => \result_6_4_reg_646_reg[12]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(16 downto 13),
      S(3 downto 0) => p_0_in(16 downto 13)
    );
\result_6_4_reg_646_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_6_4_reg_646_reg[12]_i_1_n_3\,
      CO(3) => \result_6_4_reg_646_reg[16]_i_1_n_3\,
      CO(2) => \result_6_4_reg_646_reg[16]_i_1_n_4\,
      CO(1) => \result_6_4_reg_646_reg[16]_i_1_n_5\,
      CO(0) => \result_6_4_reg_646_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_6_4_reg_646[16]_i_2_n_3\,
      DI(2) => \result_6_4_reg_646[16]_i_3_n_3\,
      DI(1) => \result_6_4_reg_646[16]_i_4_n_3\,
      DI(0) => \result_6_4_reg_646[16]_i_5_n_3\,
      O(3 downto 0) => \result_6_4_reg_646_reg[19]\(3 downto 0),
      S(3) => \result_6_4_reg_646[16]_i_6_n_3\,
      S(2) => \result_6_4_reg_646[16]_i_7_n_3\,
      S(1) => \result_6_4_reg_646[16]_i_8_n_3\,
      S(0) => \result_6_4_reg_646[16]_i_9_n_3\
    );
\result_6_4_reg_646_reg[16]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_6_4_reg_646_reg[12]_i_10_n_3\,
      CO(3) => \result_6_4_reg_646_reg[16]_i_10_n_3\,
      CO(2) => \result_6_4_reg_646_reg[16]_i_10_n_4\,
      CO(1) => \result_6_4_reg_646_reg[16]_i_10_n_5\,
      CO(0) => \result_6_4_reg_646_reg[16]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(20 downto 17),
      S(3 downto 0) => p_0_in(20 downto 17)
    );
\result_6_4_reg_646_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_6_4_reg_646_reg[16]_i_1_n_3\,
      CO(3) => \result_6_4_reg_646_reg[20]_i_1_n_3\,
      CO(2) => \result_6_4_reg_646_reg[20]_i_1_n_4\,
      CO(1) => \result_6_4_reg_646_reg[20]_i_1_n_5\,
      CO(0) => \result_6_4_reg_646_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_6_4_reg_646[20]_i_2_n_3\,
      DI(2) => \result_6_4_reg_646[20]_i_2_n_3\,
      DI(1) => \result_6_4_reg_646[20]_i_3_n_3\,
      DI(0) => \result_6_4_reg_646[20]_i_4_n_3\,
      O(3 downto 0) => \result_6_4_reg_646_reg[23]\(3 downto 0),
      S(3 downto 2) => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0\(1 downto 0),
      S(1) => \result_6_4_reg_646[20]_i_7_n_3\,
      S(0) => \result_6_4_reg_646[20]_i_8_n_3\
    );
\result_6_4_reg_646_reg[20]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_6_4_reg_646_reg[16]_i_10_n_3\,
      CO(3 downto 2) => \NLW_result_6_4_reg_646_reg[20]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^result_6_4_reg_646_reg[31]\(0),
      CO(0) => \NLW_result_6_4_reg_646_reg[20]_i_9_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_result_6_4_reg_646_reg[20]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_s_fu_103_p2(21),
      S(3 downto 1) => B"001",
      S(0) => p_0_in(21)
    );
\result_6_4_reg_646_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_6_4_reg_646_reg[20]_i_1_n_3\,
      CO(3) => \result_6_4_reg_646_reg[24]_i_1_n_3\,
      CO(2) => \result_6_4_reg_646_reg[24]_i_1_n_4\,
      CO(1) => \result_6_4_reg_646_reg[24]_i_1_n_5\,
      CO(0) => \result_6_4_reg_646_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_6_4_reg_646[20]_i_2_n_3\,
      DI(2) => \result_6_4_reg_646[20]_i_2_n_3\,
      DI(1) => \result_6_4_reg_646[20]_i_2_n_3\,
      DI(0) => \result_6_4_reg_646[20]_i_2_n_3\,
      O(3 downto 0) => \result_6_4_reg_646_reg[27]\(3 downto 0),
      S(3 downto 0) => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0\(3 downto 0)
    );
\result_6_4_reg_646_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_6_4_reg_646_reg[24]_i_1_n_3\,
      CO(3) => \NLW_result_6_4_reg_646_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \result_6_4_reg_646_reg[28]_i_1_n_4\,
      CO(1) => \result_6_4_reg_646_reg[28]_i_1_n_5\,
      CO(0) => \result_6_4_reg_646_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \result_6_4_reg_646[20]_i_2_n_3\,
      DI(1) => \result_6_4_reg_646[20]_i_2_n_3\,
      DI(0) => \result_6_4_reg_646[20]_i_2_n_3\,
      O(3 downto 0) => \result_6_4_reg_646_reg[31]_0\(3 downto 0),
      S(3 downto 0) => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1\(3 downto 0)
    );
\result_6_4_reg_646_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_6_4_reg_646_reg[0]_i_1_n_3\,
      CO(3) => \result_6_4_reg_646_reg[4]_i_1_n_3\,
      CO(2) => \result_6_4_reg_646_reg[4]_i_1_n_4\,
      CO(1) => \result_6_4_reg_646_reg[4]_i_1_n_5\,
      CO(0) => \result_6_4_reg_646_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_6_4_reg_646[4]_i_2_n_3\,
      DI(2) => \result_6_4_reg_646[4]_i_3_n_3\,
      DI(1) => \result_6_4_reg_646[4]_i_4_n_3\,
      DI(0) => \result_6_4_reg_646[4]_i_5_n_3\,
      O(3 downto 0) => \result_6_4_reg_646_reg[7]\(3 downto 0),
      S(3) => \result_6_4_reg_646[4]_i_6_n_3\,
      S(2) => \result_6_4_reg_646[4]_i_7_n_3\,
      S(1) => \result_6_4_reg_646[4]_i_8_n_3\,
      S(0) => \result_6_4_reg_646[4]_i_9_n_3\
    );
\result_6_4_reg_646_reg[4]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_6_4_reg_646_reg[0]_i_10_n_3\,
      CO(3) => \result_6_4_reg_646_reg[4]_i_10_n_3\,
      CO(2) => \result_6_4_reg_646_reg[4]_i_10_n_4\,
      CO(1) => \result_6_4_reg_646_reg[4]_i_10_n_5\,
      CO(0) => \result_6_4_reg_646_reg[4]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(8 downto 5),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
\result_6_4_reg_646_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_6_4_reg_646_reg[4]_i_1_n_3\,
      CO(3) => \result_6_4_reg_646_reg[8]_i_1_n_3\,
      CO(2) => \result_6_4_reg_646_reg[8]_i_1_n_4\,
      CO(1) => \result_6_4_reg_646_reg[8]_i_1_n_5\,
      CO(0) => \result_6_4_reg_646_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_6_4_reg_646[8]_i_2_n_3\,
      DI(2) => \result_6_4_reg_646[8]_i_3_n_3\,
      DI(1) => \result_6_4_reg_646[8]_i_4_n_3\,
      DI(0) => \result_6_4_reg_646[8]_i_5_n_3\,
      O(3 downto 0) => \result_6_4_reg_646_reg[11]\(3 downto 0),
      S(3) => \result_6_4_reg_646[8]_i_6_n_3\,
      S(2) => \result_6_4_reg_646[8]_i_7_n_3\,
      S(1) => \result_6_4_reg_646[8]_i_8_n_3\,
      S(0) => \result_6_4_reg_646[8]_i_9_n_3\
    );
\result_6_4_reg_646_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_6_4_reg_646_reg[4]_i_10_n_3\,
      CO(3) => \result_6_4_reg_646_reg[8]_i_10_n_3\,
      CO(2) => \result_6_4_reg_646_reg[8]_i_10_n_4\,
      CO(1) => \result_6_4_reg_646_reg[8]_i_10_n_5\,
      CO(0) => \result_6_4_reg_646_reg[8]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(12 downto 9),
      S(3 downto 0) => p_0_in(12 downto 9)
    );
\tmp_3_reg_137_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_9,
      Q => tmp_3_reg_137(0),
      R => '0'
    );
\tmp_3_reg_137_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_21,
      Q => tmp_3_reg_137(10),
      R => '0'
    );
\tmp_3_reg_137_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_20,
      Q => tmp_3_reg_137(11),
      R => '0'
    );
\tmp_3_reg_137_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_19,
      Q => tmp_3_reg_137(12),
      R => '0'
    );
\tmp_3_reg_137_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_18,
      Q => tmp_3_reg_137(13),
      R => '0'
    );
\tmp_3_reg_137_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_17,
      Q => tmp_3_reg_137(14),
      R => '0'
    );
\tmp_3_reg_137_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_16,
      Q => tmp_3_reg_137(15),
      R => '0'
    );
\tmp_3_reg_137_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_15,
      Q => tmp_3_reg_137(16),
      R => '0'
    );
\tmp_3_reg_137_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_14,
      Q => tmp_3_reg_137(17),
      R => '0'
    );
\tmp_3_reg_137_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_13,
      Q => tmp_3_reg_137(18),
      R => '0'
    );
\tmp_3_reg_137_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_12,
      Q => tmp_3_reg_137(19),
      R => '0'
    );
\tmp_3_reg_137_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_8,
      Q => tmp_3_reg_137(1),
      R => '0'
    );
\tmp_3_reg_137_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_11,
      Q => tmp_3_reg_137(20),
      R => '0'
    );
\tmp_3_reg_137_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_10,
      Q => tmp_3_reg_137(21),
      R => '0'
    );
\tmp_3_reg_137_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_7,
      Q => tmp_3_reg_137(2),
      R => '0'
    );
\tmp_3_reg_137_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_6,
      Q => tmp_3_reg_137(3),
      R => '0'
    );
\tmp_3_reg_137_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_5,
      Q => tmp_3_reg_137(4),
      R => '0'
    );
\tmp_3_reg_137_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_4,
      Q => tmp_3_reg_137(5),
      R => '0'
    );
\tmp_3_reg_137_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_3,
      Q => tmp_3_reg_137(6),
      R => '0'
    );
\tmp_3_reg_137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_24,
      Q => tmp_3_reg_137(7),
      R => '0'
    );
\tmp_3_reg_137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_23,
      Q => tmp_3_reg_137(8),
      R => '0'
    );
\tmp_3_reg_137_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_22,
      Q => tmp_3_reg_137(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_7 is
  port (
    ap_pipeline_reg_pp0_iter6_b_read_reg_117 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_7_4_reg_635_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_7_4_reg_635_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_7_4_reg_635_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_7_4_reg_635_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_7_4_reg_635_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_7_4_reg_635_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_7_4_reg_635_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_7_4_reg_635_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weight_7_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_V_data_V_0_sel_rd_reg_rep : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \inStream_V_data_V_0_payload_B_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \inStream_V_data_V_0_sel_rd_reg_rep__1\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_A_reg[31]_rep\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_B_reg[31]_rep\ : in STD_LOGIC;
    ap_pipeline_reg_pp0_iter6_a_read_reg_122 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    result_7_4_reg_635_reg : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \result_9_7_reg_513_reg[21]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \inStream_V_data_V_0_payload_B_reg[31]_rep__0\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_A_reg[31]_rep__0\ : in STD_LOGIC;
    \inStream_V_data_V_0_sel_rd_reg_rep__2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \inStream_V_data_V_0_payload_B_reg[31]_rep_0\ : in STD_LOGIC;
    inStream_V_data_V_0_sel_rd_reg_rep_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_7 : entity is "fixed_point_mul";
end design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_7;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_7 is
  signal a_assign_fu_44_p3 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal a_assign_reg_127 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \a_assign_reg_127[12]_i_3__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_4__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_5__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_6__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_3__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_4__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_5__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_6__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_3__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_4__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_5__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_6__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_3__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_4__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_5__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_6__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_3__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_4__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_5__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_6__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_2__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_3__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_4__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_3__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_4__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_5__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_6__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_3__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_4__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_5__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_6__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__6_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__6_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__6_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__6_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__6_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__6_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__6_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__6_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__6_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__6_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__6_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__6_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__6_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__6_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__6_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_1__5_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_1__5_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__6_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__6_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__6_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__6_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__6_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__6_n_6\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\ : STD_LOGIC;
  signal \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b_assign_reg_132 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cnn_fc_i50_o10_mubkb_U0_n_10 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_11 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_12 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_13 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_14 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_15 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_16 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_17 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_18 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_19 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_20 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_21 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_22 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_23 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_24 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_3 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_4 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_5 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_6 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_7 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_8 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \result_7_4_reg_635[0]_i_2_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[0]_i_3_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[0]_i_4_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[0]_i_5_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[0]_i_6_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[0]_i_7_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[0]_i_8_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[0]_i_9_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[12]_i_2_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[12]_i_3_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[12]_i_4_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[12]_i_5_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[12]_i_6_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[12]_i_7_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[12]_i_8_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[12]_i_9_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[16]_i_2_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[16]_i_3_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[16]_i_4_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[16]_i_5_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[16]_i_6_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[16]_i_7_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[16]_i_8_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[16]_i_9_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[20]_i_2_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[20]_i_3_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[20]_i_4_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[20]_i_7_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[20]_i_8_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[4]_i_2_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[4]_i_3_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[4]_i_4_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[4]_i_5_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[4]_i_6_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[4]_i_7_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[4]_i_8_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[4]_i_9_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[8]_i_2_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[8]_i_3_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[8]_i_4_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[8]_i_5_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[8]_i_6_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[8]_i_7_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[8]_i_8_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635[8]_i_9_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[0]_i_10_n_6\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[12]_i_10_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[12]_i_10_n_4\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[12]_i_10_n_5\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[12]_i_10_n_6\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[16]_i_10_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[16]_i_10_n_4\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[16]_i_10_n_5\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[16]_i_10_n_6\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \^result_7_4_reg_635_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \result_7_4_reg_635_reg[4]_i_10_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[4]_i_10_n_4\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[4]_i_10_n_5\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[4]_i_10_n_6\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \result_7_4_reg_635_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal tmp_2_fu_38_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_3_reg_137 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal tmp_fu_88_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal tmp_s_fu_103_p2 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal \NLW_a_assign_reg_127_reg[31]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_a_assign_reg_127_reg[31]_i_1__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_7_4_reg_635_reg[20]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result_7_4_reg_635_reg[20]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_result_7_4_reg_635_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_795/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_795/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 ";
begin
  ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) <= \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0);
  \result_7_4_reg_635_reg[31]\(0) <= \^result_7_4_reg_635_reg[31]\(0);
\a_assign_reg_127[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(10),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(9),
      I5 => Q(9),
      O => a_assign_fu_44_p3(10)
    );
\a_assign_reg_127[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(11),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(10),
      I5 => Q(10),
      O => a_assign_fu_44_p3(11)
    );
\a_assign_reg_127[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(12),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(11),
      I5 => Q(11),
      O => a_assign_fu_44_p3(12)
    );
\a_assign_reg_127[12]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(11),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(11),
      O => \a_assign_reg_127[12]_i_3__7_n_3\
    );
\a_assign_reg_127[12]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(10),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(10),
      O => \a_assign_reg_127[12]_i_4__7_n_3\
    );
\a_assign_reg_127[12]_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(9),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(9),
      O => \a_assign_reg_127[12]_i_5__7_n_3\
    );
\a_assign_reg_127[12]_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(8),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(8),
      O => \a_assign_reg_127[12]_i_6__7_n_3\
    );
\a_assign_reg_127[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(13),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(12),
      I5 => Q(12),
      O => a_assign_fu_44_p3(13)
    );
\a_assign_reg_127[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(14),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(13),
      I5 => Q(13),
      O => a_assign_fu_44_p3(14)
    );
\a_assign_reg_127[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(15),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(14),
      I5 => Q(14),
      O => a_assign_fu_44_p3(15)
    );
\a_assign_reg_127[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(16),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(15),
      I5 => Q(15),
      O => a_assign_fu_44_p3(16)
    );
\a_assign_reg_127[16]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(15),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(15),
      O => \a_assign_reg_127[16]_i_3__7_n_3\
    );
\a_assign_reg_127[16]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(14),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(14),
      O => \a_assign_reg_127[16]_i_4__7_n_3\
    );
\a_assign_reg_127[16]_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(13),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(13),
      O => \a_assign_reg_127[16]_i_5__7_n_3\
    );
\a_assign_reg_127[16]_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(12),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(12),
      O => \a_assign_reg_127[16]_i_6__7_n_3\
    );
\a_assign_reg_127[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(17),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(16),
      I5 => Q(16),
      O => a_assign_fu_44_p3(17)
    );
\a_assign_reg_127[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(18),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(17),
      I5 => Q(17),
      O => a_assign_fu_44_p3(18)
    );
\a_assign_reg_127[19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(19),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(18),
      I5 => Q(18),
      O => a_assign_fu_44_p3(19)
    );
\a_assign_reg_127[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(1),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(0),
      I5 => Q(0),
      O => a_assign_fu_44_p3(1)
    );
\a_assign_reg_127[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(20),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(19),
      I5 => Q(19),
      O => a_assign_fu_44_p3(20)
    );
\a_assign_reg_127[20]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(19),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(19),
      O => \a_assign_reg_127[20]_i_3__7_n_3\
    );
\a_assign_reg_127[20]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(18),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(18),
      O => \a_assign_reg_127[20]_i_4__7_n_3\
    );
\a_assign_reg_127[20]_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(17),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(17),
      O => \a_assign_reg_127[20]_i_5__7_n_3\
    );
\a_assign_reg_127[20]_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(16),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(16),
      O => \a_assign_reg_127[20]_i_6__7_n_3\
    );
\a_assign_reg_127[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(21),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(20),
      I5 => Q(20),
      O => a_assign_fu_44_p3(21)
    );
\a_assign_reg_127[22]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(22),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(21),
      I5 => Q(21),
      O => a_assign_fu_44_p3(22)
    );
\a_assign_reg_127[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(23),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(22),
      I5 => Q(22),
      O => a_assign_fu_44_p3(23)
    );
\a_assign_reg_127[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(24),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(23),
      I5 => Q(23),
      O => a_assign_fu_44_p3(24)
    );
\a_assign_reg_127[24]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(23),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(23),
      O => \a_assign_reg_127[24]_i_3__7_n_3\
    );
\a_assign_reg_127[24]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(22),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(22),
      O => \a_assign_reg_127[24]_i_4__7_n_3\
    );
\a_assign_reg_127[24]_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(21),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(21),
      O => \a_assign_reg_127[24]_i_5__7_n_3\
    );
\a_assign_reg_127[24]_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(20),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(20),
      O => \a_assign_reg_127[24]_i_6__7_n_3\
    );
\a_assign_reg_127[25]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(25),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(24),
      I5 => Q(24),
      O => a_assign_fu_44_p3(25)
    );
\a_assign_reg_127[26]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(26),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(25),
      I5 => Q(25),
      O => a_assign_fu_44_p3(26)
    );
\a_assign_reg_127[27]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(27),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(26),
      I5 => Q(26),
      O => a_assign_fu_44_p3(27)
    );
\a_assign_reg_127[28]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(28),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(27),
      I5 => Q(27),
      O => a_assign_fu_44_p3(28)
    );
\a_assign_reg_127[28]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(27),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(27),
      O => \a_assign_reg_127[28]_i_3__7_n_3\
    );
\a_assign_reg_127[28]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(26),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(26),
      O => \a_assign_reg_127[28]_i_4__7_n_3\
    );
\a_assign_reg_127[28]_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(25),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(25),
      O => \a_assign_reg_127[28]_i_5__7_n_3\
    );
\a_assign_reg_127[28]_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(24),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(24),
      O => \a_assign_reg_127[28]_i_6__7_n_3\
    );
\a_assign_reg_127[29]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(29),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(28),
      I5 => Q(28),
      O => a_assign_fu_44_p3(29)
    );
\a_assign_reg_127[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(2),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(1),
      I5 => Q(1),
      O => a_assign_fu_44_p3(2)
    );
\a_assign_reg_127[30]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(30),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(29),
      I5 => Q(29),
      O => a_assign_fu_44_p3(30)
    );
\a_assign_reg_127[31]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      O => \a_assign_reg_127[31]_i_2__6_n_3\
    );
\a_assign_reg_127[31]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(29),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(29),
      O => \a_assign_reg_127[31]_i_3__7_n_3\
    );
\a_assign_reg_127[31]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(28),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(28),
      O => \a_assign_reg_127[31]_i_4__7_n_3\
    );
\a_assign_reg_127[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(3),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(2),
      I5 => Q(2),
      O => a_assign_fu_44_p3(3)
    );
\a_assign_reg_127[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(4),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(3),
      I5 => Q(3),
      O => a_assign_fu_44_p3(4)
    );
\a_assign_reg_127[4]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(3),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(3),
      O => \a_assign_reg_127[4]_i_3__7_n_3\
    );
\a_assign_reg_127[4]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(2),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(2),
      O => \a_assign_reg_127[4]_i_4__7_n_3\
    );
\a_assign_reg_127[4]_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(1),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(1),
      O => \a_assign_reg_127[4]_i_5__7_n_3\
    );
\a_assign_reg_127[4]_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(0),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(0),
      O => \a_assign_reg_127[4]_i_6__7_n_3\
    );
\a_assign_reg_127[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(5),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(4),
      I5 => Q(4),
      O => a_assign_fu_44_p3(5)
    );
\a_assign_reg_127[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(6),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(5),
      I5 => Q(5),
      O => a_assign_fu_44_p3(6)
    );
\a_assign_reg_127[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(7),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(6),
      I5 => Q(6),
      O => a_assign_fu_44_p3(7)
    );
\a_assign_reg_127[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(8),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(7),
      I5 => Q(7),
      O => a_assign_fu_44_p3(8)
    );
\a_assign_reg_127[8]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(7),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(7),
      O => \a_assign_reg_127[8]_i_3__7_n_3\
    );
\a_assign_reg_127[8]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(6),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(6),
      O => \a_assign_reg_127[8]_i_4__7_n_3\
    );
\a_assign_reg_127[8]_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(5),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(5),
      O => \a_assign_reg_127[8]_i_5__7_n_3\
    );
\a_assign_reg_127[8]_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(4),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(4),
      O => \a_assign_reg_127[8]_i_6__7_n_3\
    );
\a_assign_reg_127[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(9),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(8),
      I5 => Q(8),
      O => a_assign_fu_44_p3(9)
    );
\a_assign_reg_127_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(10),
      Q => a_assign_reg_127(10),
      R => '0'
    );
\a_assign_reg_127_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(11),
      Q => a_assign_reg_127(11),
      R => '0'
    );
\a_assign_reg_127_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(12),
      Q => a_assign_reg_127(12),
      R => '0'
    );
\a_assign_reg_127_reg[12]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[8]_i_2__6_n_3\,
      CO(3) => \a_assign_reg_127_reg[12]_i_2__6_n_3\,
      CO(2) => \a_assign_reg_127_reg[12]_i_2__6_n_4\,
      CO(1) => \a_assign_reg_127_reg[12]_i_2__6_n_5\,
      CO(0) => \a_assign_reg_127_reg[12]_i_2__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(12 downto 9),
      S(3) => \a_assign_reg_127[12]_i_3__7_n_3\,
      S(2) => \a_assign_reg_127[12]_i_4__7_n_3\,
      S(1) => \a_assign_reg_127[12]_i_5__7_n_3\,
      S(0) => \a_assign_reg_127[12]_i_6__7_n_3\
    );
\a_assign_reg_127_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(13),
      Q => a_assign_reg_127(13),
      R => '0'
    );
\a_assign_reg_127_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(14),
      Q => a_assign_reg_127(14),
      R => '0'
    );
\a_assign_reg_127_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(15),
      Q => a_assign_reg_127(15),
      R => '0'
    );
\a_assign_reg_127_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(16),
      Q => a_assign_reg_127(16),
      R => '0'
    );
\a_assign_reg_127_reg[16]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[12]_i_2__6_n_3\,
      CO(3) => \a_assign_reg_127_reg[16]_i_2__6_n_3\,
      CO(2) => \a_assign_reg_127_reg[16]_i_2__6_n_4\,
      CO(1) => \a_assign_reg_127_reg[16]_i_2__6_n_5\,
      CO(0) => \a_assign_reg_127_reg[16]_i_2__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(16 downto 13),
      S(3) => \a_assign_reg_127[16]_i_3__7_n_3\,
      S(2) => \a_assign_reg_127[16]_i_4__7_n_3\,
      S(1) => \a_assign_reg_127[16]_i_5__7_n_3\,
      S(0) => \a_assign_reg_127[16]_i_6__7_n_3\
    );
\a_assign_reg_127_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(17),
      Q => a_assign_reg_127(17),
      R => '0'
    );
\a_assign_reg_127_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(18),
      Q => a_assign_reg_127(18),
      R => '0'
    );
\a_assign_reg_127_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(19),
      Q => a_assign_reg_127(19),
      R => '0'
    );
\a_assign_reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(1),
      Q => a_assign_reg_127(1),
      R => '0'
    );
\a_assign_reg_127_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(20),
      Q => a_assign_reg_127(20),
      R => '0'
    );
\a_assign_reg_127_reg[20]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[16]_i_2__6_n_3\,
      CO(3) => \a_assign_reg_127_reg[20]_i_2__6_n_3\,
      CO(2) => \a_assign_reg_127_reg[20]_i_2__6_n_4\,
      CO(1) => \a_assign_reg_127_reg[20]_i_2__6_n_5\,
      CO(0) => \a_assign_reg_127_reg[20]_i_2__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(20 downto 17),
      S(3) => \a_assign_reg_127[20]_i_3__7_n_3\,
      S(2) => \a_assign_reg_127[20]_i_4__7_n_3\,
      S(1) => \a_assign_reg_127[20]_i_5__7_n_3\,
      S(0) => \a_assign_reg_127[20]_i_6__7_n_3\
    );
\a_assign_reg_127_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(21),
      Q => a_assign_reg_127(21),
      R => '0'
    );
\a_assign_reg_127_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(22),
      Q => a_assign_reg_127(22),
      R => '0'
    );
\a_assign_reg_127_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(23),
      Q => a_assign_reg_127(23),
      R => '0'
    );
\a_assign_reg_127_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(24),
      Q => a_assign_reg_127(24),
      R => '0'
    );
\a_assign_reg_127_reg[24]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[20]_i_2__6_n_3\,
      CO(3) => \a_assign_reg_127_reg[24]_i_2__6_n_3\,
      CO(2) => \a_assign_reg_127_reg[24]_i_2__6_n_4\,
      CO(1) => \a_assign_reg_127_reg[24]_i_2__6_n_5\,
      CO(0) => \a_assign_reg_127_reg[24]_i_2__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(24 downto 21),
      S(3) => \a_assign_reg_127[24]_i_3__7_n_3\,
      S(2) => \a_assign_reg_127[24]_i_4__7_n_3\,
      S(1) => \a_assign_reg_127[24]_i_5__7_n_3\,
      S(0) => \a_assign_reg_127[24]_i_6__7_n_3\
    );
\a_assign_reg_127_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(25),
      Q => a_assign_reg_127(25),
      R => '0'
    );
\a_assign_reg_127_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(26),
      Q => a_assign_reg_127(26),
      R => '0'
    );
\a_assign_reg_127_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(27),
      Q => a_assign_reg_127(27),
      R => '0'
    );
\a_assign_reg_127_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(28),
      Q => a_assign_reg_127(28),
      R => '0'
    );
\a_assign_reg_127_reg[28]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[24]_i_2__6_n_3\,
      CO(3) => \a_assign_reg_127_reg[28]_i_2__6_n_3\,
      CO(2) => \a_assign_reg_127_reg[28]_i_2__6_n_4\,
      CO(1) => \a_assign_reg_127_reg[28]_i_2__6_n_5\,
      CO(0) => \a_assign_reg_127_reg[28]_i_2__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(28 downto 25),
      S(3) => \a_assign_reg_127[28]_i_3__7_n_3\,
      S(2) => \a_assign_reg_127[28]_i_4__7_n_3\,
      S(1) => \a_assign_reg_127[28]_i_5__7_n_3\,
      S(0) => \a_assign_reg_127[28]_i_6__7_n_3\
    );
\a_assign_reg_127_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(29),
      Q => a_assign_reg_127(29),
      R => '0'
    );
\a_assign_reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(2),
      Q => a_assign_reg_127(2),
      R => '0'
    );
\a_assign_reg_127_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(30),
      Q => a_assign_reg_127(30),
      R => '0'
    );
\a_assign_reg_127_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => tmp_2_fu_38_p2(31),
      Q => a_assign_reg_127(31),
      R => \inStream_V_data_V_0_payload_B_reg[31]_rep_0\
    );
\a_assign_reg_127_reg[31]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[28]_i_2__6_n_3\,
      CO(3 downto 2) => \NLW_a_assign_reg_127_reg[31]_i_1__5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \a_assign_reg_127_reg[31]_i_1__5_n_5\,
      CO(0) => \a_assign_reg_127_reg[31]_i_1__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_a_assign_reg_127_reg[31]_i_1__5_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_2_fu_38_p2(31 downto 29),
      S(3) => '0',
      S(2) => \a_assign_reg_127[31]_i_2__6_n_3\,
      S(1) => \a_assign_reg_127[31]_i_3__7_n_3\,
      S(0) => \a_assign_reg_127[31]_i_4__7_n_3\
    );
\a_assign_reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(3),
      Q => a_assign_reg_127(3),
      R => '0'
    );
\a_assign_reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(4),
      Q => a_assign_reg_127(4),
      R => '0'
    );
\a_assign_reg_127_reg[4]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \a_assign_reg_127_reg[4]_i_2__6_n_3\,
      CO(2) => \a_assign_reg_127_reg[4]_i_2__6_n_4\,
      CO(1) => \a_assign_reg_127_reg[4]_i_2__6_n_5\,
      CO(0) => \a_assign_reg_127_reg[4]_i_2__6_n_6\,
      CYINIT => inStream_V_data_V_0_sel_rd_reg_rep_0,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(4 downto 1),
      S(3) => \a_assign_reg_127[4]_i_3__7_n_3\,
      S(2) => \a_assign_reg_127[4]_i_4__7_n_3\,
      S(1) => \a_assign_reg_127[4]_i_5__7_n_3\,
      S(0) => \a_assign_reg_127[4]_i_6__7_n_3\
    );
\a_assign_reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(5),
      Q => a_assign_reg_127(5),
      R => '0'
    );
\a_assign_reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(6),
      Q => a_assign_reg_127(6),
      R => '0'
    );
\a_assign_reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(7),
      Q => a_assign_reg_127(7),
      R => '0'
    );
\a_assign_reg_127_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(8),
      Q => a_assign_reg_127(8),
      R => '0'
    );
\a_assign_reg_127_reg[8]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[4]_i_2__6_n_3\,
      CO(3) => \a_assign_reg_127_reg[8]_i_2__6_n_3\,
      CO(2) => \a_assign_reg_127_reg[8]_i_2__6_n_4\,
      CO(1) => \a_assign_reg_127_reg[8]_i_2__6_n_5\,
      CO(0) => \a_assign_reg_127_reg[8]_i_2__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(8 downto 5),
      S(3) => \a_assign_reg_127[8]_i_3__7_n_3\,
      S(2) => \a_assign_reg_127[8]_i_4__7_n_3\,
      S(1) => \a_assign_reg_127[8]_i_5__7_n_3\,
      S(0) => \a_assign_reg_127[8]_i_6__7_n_3\
    );
\a_assign_reg_127_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(9),
      Q => a_assign_reg_127(9),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => weight_7_q0(0),
      Q => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\
    );
\ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\,
      Q => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      R => '0'
    );
\b_assign_reg_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(0),
      Q => b_assign_reg_132(0),
      R => '0'
    );
\b_assign_reg_132_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(10),
      Q => b_assign_reg_132(10),
      R => '0'
    );
\b_assign_reg_132_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(11),
      Q => b_assign_reg_132(11),
      R => '0'
    );
\b_assign_reg_132_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(12),
      Q => b_assign_reg_132(12),
      R => '0'
    );
\b_assign_reg_132_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(13),
      Q => b_assign_reg_132(13),
      R => '0'
    );
\b_assign_reg_132_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(14),
      Q => b_assign_reg_132(14),
      R => '0'
    );
\b_assign_reg_132_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(15),
      Q => b_assign_reg_132(15),
      R => '0'
    );
\b_assign_reg_132_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(16),
      Q => b_assign_reg_132(16),
      R => '0'
    );
\b_assign_reg_132_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(17),
      Q => b_assign_reg_132(17),
      R => '0'
    );
\b_assign_reg_132_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(18),
      Q => b_assign_reg_132(18),
      R => '0'
    );
\b_assign_reg_132_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(19),
      Q => b_assign_reg_132(19),
      R => '0'
    );
\b_assign_reg_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(1),
      Q => b_assign_reg_132(1),
      R => '0'
    );
\b_assign_reg_132_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(20),
      Q => b_assign_reg_132(20),
      R => '0'
    );
\b_assign_reg_132_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(21),
      Q => b_assign_reg_132(21),
      R => '0'
    );
\b_assign_reg_132_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(22),
      Q => b_assign_reg_132(22),
      R => '0'
    );
\b_assign_reg_132_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(23),
      Q => b_assign_reg_132(23),
      R => '0'
    );
\b_assign_reg_132_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(24),
      Q => b_assign_reg_132(24),
      R => '0'
    );
\b_assign_reg_132_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(25),
      Q => b_assign_reg_132(25),
      R => '0'
    );
\b_assign_reg_132_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(26),
      Q => b_assign_reg_132(26),
      R => '0'
    );
\b_assign_reg_132_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(27),
      Q => b_assign_reg_132(27),
      R => '0'
    );
\b_assign_reg_132_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(28),
      Q => b_assign_reg_132(28),
      R => '0'
    );
\b_assign_reg_132_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(29),
      Q => b_assign_reg_132(29),
      R => '0'
    );
\b_assign_reg_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(2),
      Q => b_assign_reg_132(2),
      R => '0'
    );
\b_assign_reg_132_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(30),
      Q => b_assign_reg_132(30),
      R => '0'
    );
\b_assign_reg_132_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(31),
      Q => b_assign_reg_132(31),
      R => '0'
    );
\b_assign_reg_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(3),
      Q => b_assign_reg_132(3),
      R => '0'
    );
\b_assign_reg_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(4),
      Q => b_assign_reg_132(4),
      R => '0'
    );
\b_assign_reg_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(5),
      Q => b_assign_reg_132(5),
      R => '0'
    );
\b_assign_reg_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(6),
      Q => b_assign_reg_132(6),
      R => '0'
    );
\b_assign_reg_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(7),
      Q => b_assign_reg_132(7),
      R => '0'
    );
\b_assign_reg_132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(8),
      Q => b_assign_reg_132(8),
      R => '0'
    );
\b_assign_reg_132_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(9),
      Q => b_assign_reg_132(9),
      R => '0'
    );
cnn_fc_i50_o10_mubkb_U0: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_12
     port map (
      Q(31 downto 0) => b_assign_reg_132(31 downto 0),
      ap_clk => ap_clk,
      in0(31 downto 1) => a_assign_reg_127(31 downto 1),
      in0(0) => in0(0),
      p_66_in => p_66_in,
      \tmp_3_reg_137_reg[0]__0\ => cnn_fc_i50_o10_mubkb_U0_n_9,
      \tmp_3_reg_137_reg[1]__0\ => cnn_fc_i50_o10_mubkb_U0_n_8,
      \tmp_3_reg_137_reg[21]\(14) => cnn_fc_i50_o10_mubkb_U0_n_10,
      \tmp_3_reg_137_reg[21]\(13) => cnn_fc_i50_o10_mubkb_U0_n_11,
      \tmp_3_reg_137_reg[21]\(12) => cnn_fc_i50_o10_mubkb_U0_n_12,
      \tmp_3_reg_137_reg[21]\(11) => cnn_fc_i50_o10_mubkb_U0_n_13,
      \tmp_3_reg_137_reg[21]\(10) => cnn_fc_i50_o10_mubkb_U0_n_14,
      \tmp_3_reg_137_reg[21]\(9) => cnn_fc_i50_o10_mubkb_U0_n_15,
      \tmp_3_reg_137_reg[21]\(8) => cnn_fc_i50_o10_mubkb_U0_n_16,
      \tmp_3_reg_137_reg[21]\(7) => cnn_fc_i50_o10_mubkb_U0_n_17,
      \tmp_3_reg_137_reg[21]\(6) => cnn_fc_i50_o10_mubkb_U0_n_18,
      \tmp_3_reg_137_reg[21]\(5) => cnn_fc_i50_o10_mubkb_U0_n_19,
      \tmp_3_reg_137_reg[21]\(4) => cnn_fc_i50_o10_mubkb_U0_n_20,
      \tmp_3_reg_137_reg[21]\(3) => cnn_fc_i50_o10_mubkb_U0_n_21,
      \tmp_3_reg_137_reg[21]\(2) => cnn_fc_i50_o10_mubkb_U0_n_22,
      \tmp_3_reg_137_reg[21]\(1) => cnn_fc_i50_o10_mubkb_U0_n_23,
      \tmp_3_reg_137_reg[21]\(0) => cnn_fc_i50_o10_mubkb_U0_n_24,
      \tmp_3_reg_137_reg[2]__0\ => cnn_fc_i50_o10_mubkb_U0_n_7,
      \tmp_3_reg_137_reg[3]__0\ => cnn_fc_i50_o10_mubkb_U0_n_6,
      \tmp_3_reg_137_reg[4]__0\ => cnn_fc_i50_o10_mubkb_U0_n_5,
      \tmp_3_reg_137_reg[5]__0\ => cnn_fc_i50_o10_mubkb_U0_n_4,
      \tmp_3_reg_137_reg[6]__0\ => cnn_fc_i50_o10_mubkb_U0_n_3
    );
\result_7_4_reg_635[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I1 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      O => tmp_fu_88_p2(31)
    );
\result_7_4_reg_635[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      O => p_0_in(0)
    );
\result_7_4_reg_635[0]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(4),
      O => p_0_in(4)
    );
\result_7_4_reg_635[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(3),
      O => p_0_in(3)
    );
\result_7_4_reg_635[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(2),
      O => p_0_in(2)
    );
\result_7_4_reg_635[0]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(1),
      O => p_0_in(1)
    );
\result_7_4_reg_635[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(3),
      I3 => tmp_s_fu_103_p2(3),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_7_4_reg_635[0]_i_2_n_3\
    );
\result_7_4_reg_635[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(2),
      I3 => tmp_s_fu_103_p2(2),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_7_4_reg_635[0]_i_3_n_3\
    );
\result_7_4_reg_635[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(1),
      I3 => tmp_s_fu_103_p2(1),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_7_4_reg_635[0]_i_4_n_3\
    );
\result_7_4_reg_635[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      I1 => \ap_CS_fsm_reg[4]\(0),
      O => \result_7_4_reg_635[0]_i_5_n_3\
    );
\result_7_4_reg_635[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(3),
      I1 => tmp_3_reg_137(3),
      I2 => tmp_fu_88_p2(31),
      I3 => result_7_4_reg_635_reg(3),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_7_reg_513_reg[21]\(3),
      O => \result_7_4_reg_635[0]_i_6_n_3\
    );
\result_7_4_reg_635[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(2),
      I1 => tmp_3_reg_137(2),
      I2 => tmp_fu_88_p2(31),
      I3 => result_7_4_reg_635_reg(2),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_7_reg_513_reg[21]\(2),
      O => \result_7_4_reg_635[0]_i_7_n_3\
    );
\result_7_4_reg_635[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(1),
      I1 => tmp_3_reg_137(1),
      I2 => tmp_fu_88_p2(31),
      I3 => result_7_4_reg_635_reg(1),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_7_reg_513_reg[21]\(1),
      O => \result_7_4_reg_635[0]_i_8_n_3\
    );
\result_7_4_reg_635[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      I1 => result_7_4_reg_635_reg(0),
      I2 => \ap_CS_fsm_reg[4]\(0),
      I3 => \result_9_7_reg_513_reg[21]\(0),
      O => \result_7_4_reg_635[0]_i_9_n_3\
    );
\result_7_4_reg_635[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(16),
      O => p_0_in(16)
    );
\result_7_4_reg_635[12]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(15),
      O => p_0_in(15)
    );
\result_7_4_reg_635[12]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(14),
      O => p_0_in(14)
    );
\result_7_4_reg_635[12]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(13),
      O => p_0_in(13)
    );
\result_7_4_reg_635[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(15),
      I3 => tmp_s_fu_103_p2(15),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_7_4_reg_635[12]_i_2_n_3\
    );
\result_7_4_reg_635[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(14),
      I3 => tmp_s_fu_103_p2(14),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_7_4_reg_635[12]_i_3_n_3\
    );
\result_7_4_reg_635[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(13),
      I3 => tmp_s_fu_103_p2(13),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_7_4_reg_635[12]_i_4_n_3\
    );
\result_7_4_reg_635[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(12),
      I3 => tmp_s_fu_103_p2(12),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_7_4_reg_635[12]_i_5_n_3\
    );
\result_7_4_reg_635[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(15),
      I1 => tmp_3_reg_137(15),
      I2 => tmp_fu_88_p2(31),
      I3 => result_7_4_reg_635_reg(15),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_7_reg_513_reg[21]\(15),
      O => \result_7_4_reg_635[12]_i_6_n_3\
    );
\result_7_4_reg_635[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(14),
      I1 => tmp_3_reg_137(14),
      I2 => tmp_fu_88_p2(31),
      I3 => result_7_4_reg_635_reg(14),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_7_reg_513_reg[21]\(14),
      O => \result_7_4_reg_635[12]_i_7_n_3\
    );
\result_7_4_reg_635[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(13),
      I1 => tmp_3_reg_137(13),
      I2 => tmp_fu_88_p2(31),
      I3 => result_7_4_reg_635_reg(13),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_7_reg_513_reg[21]\(13),
      O => \result_7_4_reg_635[12]_i_8_n_3\
    );
\result_7_4_reg_635[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(12),
      I1 => tmp_3_reg_137(12),
      I2 => tmp_fu_88_p2(31),
      I3 => result_7_4_reg_635_reg(12),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_7_reg_513_reg[21]\(12),
      O => \result_7_4_reg_635[12]_i_9_n_3\
    );
\result_7_4_reg_635[16]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(20),
      O => p_0_in(20)
    );
\result_7_4_reg_635[16]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(19),
      O => p_0_in(19)
    );
\result_7_4_reg_635[16]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(18),
      O => p_0_in(18)
    );
\result_7_4_reg_635[16]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(17),
      O => p_0_in(17)
    );
\result_7_4_reg_635[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(19),
      I3 => tmp_s_fu_103_p2(19),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_7_4_reg_635[16]_i_2_n_3\
    );
\result_7_4_reg_635[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(18),
      I3 => tmp_s_fu_103_p2(18),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_7_4_reg_635[16]_i_3_n_3\
    );
\result_7_4_reg_635[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(17),
      I3 => tmp_s_fu_103_p2(17),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_7_4_reg_635[16]_i_4_n_3\
    );
\result_7_4_reg_635[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(16),
      I3 => tmp_s_fu_103_p2(16),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_7_4_reg_635[16]_i_5_n_3\
    );
\result_7_4_reg_635[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(19),
      I1 => tmp_3_reg_137(19),
      I2 => tmp_fu_88_p2(31),
      I3 => result_7_4_reg_635_reg(19),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_7_reg_513_reg[21]\(19),
      O => \result_7_4_reg_635[16]_i_6_n_3\
    );
\result_7_4_reg_635[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(18),
      I1 => tmp_3_reg_137(18),
      I2 => tmp_fu_88_p2(31),
      I3 => result_7_4_reg_635_reg(18),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_7_reg_513_reg[21]\(18),
      O => \result_7_4_reg_635[16]_i_7_n_3\
    );
\result_7_4_reg_635[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(17),
      I1 => tmp_3_reg_137(17),
      I2 => tmp_fu_88_p2(31),
      I3 => result_7_4_reg_635_reg(17),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_7_reg_513_reg[21]\(17),
      O => \result_7_4_reg_635[16]_i_8_n_3\
    );
\result_7_4_reg_635[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(16),
      I1 => tmp_3_reg_137(16),
      I2 => tmp_fu_88_p2(31),
      I3 => result_7_4_reg_635_reg(16),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_7_reg_513_reg[21]\(16),
      O => \result_7_4_reg_635[16]_i_9_n_3\
    );
\result_7_4_reg_635[20]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(21),
      O => p_0_in(21)
    );
\result_7_4_reg_635[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \^result_7_4_reg_635_reg[31]\(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I3 => \ap_CS_fsm_reg[4]\(0),
      O => \result_7_4_reg_635[20]_i_2_n_3\
    );
\result_7_4_reg_635[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(21),
      I3 => tmp_s_fu_103_p2(21),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_7_4_reg_635[20]_i_3_n_3\
    );
\result_7_4_reg_635[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(20),
      I3 => tmp_s_fu_103_p2(20),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_7_4_reg_635[20]_i_4_n_3\
    );
\result_7_4_reg_635[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(21),
      I1 => tmp_3_reg_137(21),
      I2 => tmp_fu_88_p2(31),
      I3 => result_7_4_reg_635_reg(21),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_7_reg_513_reg[21]\(21),
      O => \result_7_4_reg_635[20]_i_7_n_3\
    );
\result_7_4_reg_635[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(20),
      I1 => tmp_3_reg_137(20),
      I2 => tmp_fu_88_p2(31),
      I3 => result_7_4_reg_635_reg(20),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_7_reg_513_reg[21]\(20),
      O => \result_7_4_reg_635[20]_i_8_n_3\
    );
\result_7_4_reg_635[4]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(8),
      O => p_0_in(8)
    );
\result_7_4_reg_635[4]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(7),
      O => p_0_in(7)
    );
\result_7_4_reg_635[4]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(6),
      O => p_0_in(6)
    );
\result_7_4_reg_635[4]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(5),
      O => p_0_in(5)
    );
\result_7_4_reg_635[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(7),
      I3 => tmp_s_fu_103_p2(7),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_7_4_reg_635[4]_i_2_n_3\
    );
\result_7_4_reg_635[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(6),
      I3 => tmp_s_fu_103_p2(6),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_7_4_reg_635[4]_i_3_n_3\
    );
\result_7_4_reg_635[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(5),
      I3 => tmp_s_fu_103_p2(5),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_7_4_reg_635[4]_i_4_n_3\
    );
\result_7_4_reg_635[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(4),
      I3 => tmp_s_fu_103_p2(4),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_7_4_reg_635[4]_i_5_n_3\
    );
\result_7_4_reg_635[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(7),
      I1 => tmp_3_reg_137(7),
      I2 => tmp_fu_88_p2(31),
      I3 => result_7_4_reg_635_reg(7),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_7_reg_513_reg[21]\(7),
      O => \result_7_4_reg_635[4]_i_6_n_3\
    );
\result_7_4_reg_635[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(6),
      I1 => tmp_3_reg_137(6),
      I2 => tmp_fu_88_p2(31),
      I3 => result_7_4_reg_635_reg(6),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_7_reg_513_reg[21]\(6),
      O => \result_7_4_reg_635[4]_i_7_n_3\
    );
\result_7_4_reg_635[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(5),
      I1 => tmp_3_reg_137(5),
      I2 => tmp_fu_88_p2(31),
      I3 => result_7_4_reg_635_reg(5),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_7_reg_513_reg[21]\(5),
      O => \result_7_4_reg_635[4]_i_8_n_3\
    );
\result_7_4_reg_635[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(4),
      I1 => tmp_3_reg_137(4),
      I2 => tmp_fu_88_p2(31),
      I3 => result_7_4_reg_635_reg(4),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_7_reg_513_reg[21]\(4),
      O => \result_7_4_reg_635[4]_i_9_n_3\
    );
\result_7_4_reg_635[8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(12),
      O => p_0_in(12)
    );
\result_7_4_reg_635[8]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(11),
      O => p_0_in(11)
    );
\result_7_4_reg_635[8]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(10),
      O => p_0_in(10)
    );
\result_7_4_reg_635[8]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(9),
      O => p_0_in(9)
    );
\result_7_4_reg_635[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(11),
      I3 => tmp_s_fu_103_p2(11),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_7_4_reg_635[8]_i_2_n_3\
    );
\result_7_4_reg_635[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(10),
      I3 => tmp_s_fu_103_p2(10),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_7_4_reg_635[8]_i_3_n_3\
    );
\result_7_4_reg_635[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(9),
      I3 => tmp_s_fu_103_p2(9),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_7_4_reg_635[8]_i_4_n_3\
    );
\result_7_4_reg_635[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(8),
      I3 => tmp_s_fu_103_p2(8),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_7_4_reg_635[8]_i_5_n_3\
    );
\result_7_4_reg_635[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(11),
      I1 => tmp_3_reg_137(11),
      I2 => tmp_fu_88_p2(31),
      I3 => result_7_4_reg_635_reg(11),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_7_reg_513_reg[21]\(11),
      O => \result_7_4_reg_635[8]_i_6_n_3\
    );
\result_7_4_reg_635[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(10),
      I1 => tmp_3_reg_137(10),
      I2 => tmp_fu_88_p2(31),
      I3 => result_7_4_reg_635_reg(10),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_7_reg_513_reg[21]\(10),
      O => \result_7_4_reg_635[8]_i_7_n_3\
    );
\result_7_4_reg_635[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(9),
      I1 => tmp_3_reg_137(9),
      I2 => tmp_fu_88_p2(31),
      I3 => result_7_4_reg_635_reg(9),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_7_reg_513_reg[21]\(9),
      O => \result_7_4_reg_635[8]_i_8_n_3\
    );
\result_7_4_reg_635[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(8),
      I1 => tmp_3_reg_137(8),
      I2 => tmp_fu_88_p2(31),
      I3 => result_7_4_reg_635_reg(8),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_7_reg_513_reg[21]\(8),
      O => \result_7_4_reg_635[8]_i_9_n_3\
    );
\result_7_4_reg_635_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_7_4_reg_635_reg[0]_i_1_n_3\,
      CO(2) => \result_7_4_reg_635_reg[0]_i_1_n_4\,
      CO(1) => \result_7_4_reg_635_reg[0]_i_1_n_5\,
      CO(0) => \result_7_4_reg_635_reg[0]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_7_4_reg_635[0]_i_2_n_3\,
      DI(2) => \result_7_4_reg_635[0]_i_3_n_3\,
      DI(1) => \result_7_4_reg_635[0]_i_4_n_3\,
      DI(0) => \result_7_4_reg_635[0]_i_5_n_3\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \result_7_4_reg_635[0]_i_6_n_3\,
      S(2) => \result_7_4_reg_635[0]_i_7_n_3\,
      S(1) => \result_7_4_reg_635[0]_i_8_n_3\,
      S(0) => \result_7_4_reg_635[0]_i_9_n_3\
    );
\result_7_4_reg_635_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_7_4_reg_635_reg[0]_i_10_n_3\,
      CO(2) => \result_7_4_reg_635_reg[0]_i_10_n_4\,
      CO(1) => \result_7_4_reg_635_reg[0]_i_10_n_5\,
      CO(0) => \result_7_4_reg_635_reg[0]_i_10_n_6\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(4 downto 1),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\result_7_4_reg_635_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_7_4_reg_635_reg[8]_i_1_n_3\,
      CO(3) => \result_7_4_reg_635_reg[12]_i_1_n_3\,
      CO(2) => \result_7_4_reg_635_reg[12]_i_1_n_4\,
      CO(1) => \result_7_4_reg_635_reg[12]_i_1_n_5\,
      CO(0) => \result_7_4_reg_635_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_7_4_reg_635[12]_i_2_n_3\,
      DI(2) => \result_7_4_reg_635[12]_i_3_n_3\,
      DI(1) => \result_7_4_reg_635[12]_i_4_n_3\,
      DI(0) => \result_7_4_reg_635[12]_i_5_n_3\,
      O(3 downto 0) => \result_7_4_reg_635_reg[15]\(3 downto 0),
      S(3) => \result_7_4_reg_635[12]_i_6_n_3\,
      S(2) => \result_7_4_reg_635[12]_i_7_n_3\,
      S(1) => \result_7_4_reg_635[12]_i_8_n_3\,
      S(0) => \result_7_4_reg_635[12]_i_9_n_3\
    );
\result_7_4_reg_635_reg[12]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_7_4_reg_635_reg[8]_i_10_n_3\,
      CO(3) => \result_7_4_reg_635_reg[12]_i_10_n_3\,
      CO(2) => \result_7_4_reg_635_reg[12]_i_10_n_4\,
      CO(1) => \result_7_4_reg_635_reg[12]_i_10_n_5\,
      CO(0) => \result_7_4_reg_635_reg[12]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(16 downto 13),
      S(3 downto 0) => p_0_in(16 downto 13)
    );
\result_7_4_reg_635_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_7_4_reg_635_reg[12]_i_1_n_3\,
      CO(3) => \result_7_4_reg_635_reg[16]_i_1_n_3\,
      CO(2) => \result_7_4_reg_635_reg[16]_i_1_n_4\,
      CO(1) => \result_7_4_reg_635_reg[16]_i_1_n_5\,
      CO(0) => \result_7_4_reg_635_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_7_4_reg_635[16]_i_2_n_3\,
      DI(2) => \result_7_4_reg_635[16]_i_3_n_3\,
      DI(1) => \result_7_4_reg_635[16]_i_4_n_3\,
      DI(0) => \result_7_4_reg_635[16]_i_5_n_3\,
      O(3 downto 0) => \result_7_4_reg_635_reg[19]\(3 downto 0),
      S(3) => \result_7_4_reg_635[16]_i_6_n_3\,
      S(2) => \result_7_4_reg_635[16]_i_7_n_3\,
      S(1) => \result_7_4_reg_635[16]_i_8_n_3\,
      S(0) => \result_7_4_reg_635[16]_i_9_n_3\
    );
\result_7_4_reg_635_reg[16]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_7_4_reg_635_reg[12]_i_10_n_3\,
      CO(3) => \result_7_4_reg_635_reg[16]_i_10_n_3\,
      CO(2) => \result_7_4_reg_635_reg[16]_i_10_n_4\,
      CO(1) => \result_7_4_reg_635_reg[16]_i_10_n_5\,
      CO(0) => \result_7_4_reg_635_reg[16]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(20 downto 17),
      S(3 downto 0) => p_0_in(20 downto 17)
    );
\result_7_4_reg_635_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_7_4_reg_635_reg[16]_i_1_n_3\,
      CO(3) => \result_7_4_reg_635_reg[20]_i_1_n_3\,
      CO(2) => \result_7_4_reg_635_reg[20]_i_1_n_4\,
      CO(1) => \result_7_4_reg_635_reg[20]_i_1_n_5\,
      CO(0) => \result_7_4_reg_635_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_7_4_reg_635[20]_i_2_n_3\,
      DI(2) => \result_7_4_reg_635[20]_i_2_n_3\,
      DI(1) => \result_7_4_reg_635[20]_i_3_n_3\,
      DI(0) => \result_7_4_reg_635[20]_i_4_n_3\,
      O(3 downto 0) => \result_7_4_reg_635_reg[23]\(3 downto 0),
      S(3 downto 2) => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0\(1 downto 0),
      S(1) => \result_7_4_reg_635[20]_i_7_n_3\,
      S(0) => \result_7_4_reg_635[20]_i_8_n_3\
    );
\result_7_4_reg_635_reg[20]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_7_4_reg_635_reg[16]_i_10_n_3\,
      CO(3 downto 2) => \NLW_result_7_4_reg_635_reg[20]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^result_7_4_reg_635_reg[31]\(0),
      CO(0) => \NLW_result_7_4_reg_635_reg[20]_i_9_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_result_7_4_reg_635_reg[20]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_s_fu_103_p2(21),
      S(3 downto 1) => B"001",
      S(0) => p_0_in(21)
    );
\result_7_4_reg_635_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_7_4_reg_635_reg[20]_i_1_n_3\,
      CO(3) => \result_7_4_reg_635_reg[24]_i_1_n_3\,
      CO(2) => \result_7_4_reg_635_reg[24]_i_1_n_4\,
      CO(1) => \result_7_4_reg_635_reg[24]_i_1_n_5\,
      CO(0) => \result_7_4_reg_635_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_7_4_reg_635[20]_i_2_n_3\,
      DI(2) => \result_7_4_reg_635[20]_i_2_n_3\,
      DI(1) => \result_7_4_reg_635[20]_i_2_n_3\,
      DI(0) => \result_7_4_reg_635[20]_i_2_n_3\,
      O(3 downto 0) => \result_7_4_reg_635_reg[27]\(3 downto 0),
      S(3 downto 0) => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0\(3 downto 0)
    );
\result_7_4_reg_635_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_7_4_reg_635_reg[24]_i_1_n_3\,
      CO(3) => \NLW_result_7_4_reg_635_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \result_7_4_reg_635_reg[28]_i_1_n_4\,
      CO(1) => \result_7_4_reg_635_reg[28]_i_1_n_5\,
      CO(0) => \result_7_4_reg_635_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \result_7_4_reg_635[20]_i_2_n_3\,
      DI(1) => \result_7_4_reg_635[20]_i_2_n_3\,
      DI(0) => \result_7_4_reg_635[20]_i_2_n_3\,
      O(3 downto 0) => \result_7_4_reg_635_reg[31]_0\(3 downto 0),
      S(3 downto 0) => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1\(3 downto 0)
    );
\result_7_4_reg_635_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_7_4_reg_635_reg[0]_i_1_n_3\,
      CO(3) => \result_7_4_reg_635_reg[4]_i_1_n_3\,
      CO(2) => \result_7_4_reg_635_reg[4]_i_1_n_4\,
      CO(1) => \result_7_4_reg_635_reg[4]_i_1_n_5\,
      CO(0) => \result_7_4_reg_635_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_7_4_reg_635[4]_i_2_n_3\,
      DI(2) => \result_7_4_reg_635[4]_i_3_n_3\,
      DI(1) => \result_7_4_reg_635[4]_i_4_n_3\,
      DI(0) => \result_7_4_reg_635[4]_i_5_n_3\,
      O(3 downto 0) => \result_7_4_reg_635_reg[7]\(3 downto 0),
      S(3) => \result_7_4_reg_635[4]_i_6_n_3\,
      S(2) => \result_7_4_reg_635[4]_i_7_n_3\,
      S(1) => \result_7_4_reg_635[4]_i_8_n_3\,
      S(0) => \result_7_4_reg_635[4]_i_9_n_3\
    );
\result_7_4_reg_635_reg[4]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_7_4_reg_635_reg[0]_i_10_n_3\,
      CO(3) => \result_7_4_reg_635_reg[4]_i_10_n_3\,
      CO(2) => \result_7_4_reg_635_reg[4]_i_10_n_4\,
      CO(1) => \result_7_4_reg_635_reg[4]_i_10_n_5\,
      CO(0) => \result_7_4_reg_635_reg[4]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(8 downto 5),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
\result_7_4_reg_635_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_7_4_reg_635_reg[4]_i_1_n_3\,
      CO(3) => \result_7_4_reg_635_reg[8]_i_1_n_3\,
      CO(2) => \result_7_4_reg_635_reg[8]_i_1_n_4\,
      CO(1) => \result_7_4_reg_635_reg[8]_i_1_n_5\,
      CO(0) => \result_7_4_reg_635_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_7_4_reg_635[8]_i_2_n_3\,
      DI(2) => \result_7_4_reg_635[8]_i_3_n_3\,
      DI(1) => \result_7_4_reg_635[8]_i_4_n_3\,
      DI(0) => \result_7_4_reg_635[8]_i_5_n_3\,
      O(3 downto 0) => \result_7_4_reg_635_reg[11]\(3 downto 0),
      S(3) => \result_7_4_reg_635[8]_i_6_n_3\,
      S(2) => \result_7_4_reg_635[8]_i_7_n_3\,
      S(1) => \result_7_4_reg_635[8]_i_8_n_3\,
      S(0) => \result_7_4_reg_635[8]_i_9_n_3\
    );
\result_7_4_reg_635_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_7_4_reg_635_reg[4]_i_10_n_3\,
      CO(3) => \result_7_4_reg_635_reg[8]_i_10_n_3\,
      CO(2) => \result_7_4_reg_635_reg[8]_i_10_n_4\,
      CO(1) => \result_7_4_reg_635_reg[8]_i_10_n_5\,
      CO(0) => \result_7_4_reg_635_reg[8]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(12 downto 9),
      S(3 downto 0) => p_0_in(12 downto 9)
    );
\tmp_3_reg_137_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_9,
      Q => tmp_3_reg_137(0),
      R => '0'
    );
\tmp_3_reg_137_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_21,
      Q => tmp_3_reg_137(10),
      R => '0'
    );
\tmp_3_reg_137_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_20,
      Q => tmp_3_reg_137(11),
      R => '0'
    );
\tmp_3_reg_137_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_19,
      Q => tmp_3_reg_137(12),
      R => '0'
    );
\tmp_3_reg_137_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_18,
      Q => tmp_3_reg_137(13),
      R => '0'
    );
\tmp_3_reg_137_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_17,
      Q => tmp_3_reg_137(14),
      R => '0'
    );
\tmp_3_reg_137_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_16,
      Q => tmp_3_reg_137(15),
      R => '0'
    );
\tmp_3_reg_137_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_15,
      Q => tmp_3_reg_137(16),
      R => '0'
    );
\tmp_3_reg_137_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_14,
      Q => tmp_3_reg_137(17),
      R => '0'
    );
\tmp_3_reg_137_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_13,
      Q => tmp_3_reg_137(18),
      R => '0'
    );
\tmp_3_reg_137_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_12,
      Q => tmp_3_reg_137(19),
      R => '0'
    );
\tmp_3_reg_137_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_8,
      Q => tmp_3_reg_137(1),
      R => '0'
    );
\tmp_3_reg_137_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_11,
      Q => tmp_3_reg_137(20),
      R => '0'
    );
\tmp_3_reg_137_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_10,
      Q => tmp_3_reg_137(21),
      R => '0'
    );
\tmp_3_reg_137_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_7,
      Q => tmp_3_reg_137(2),
      R => '0'
    );
\tmp_3_reg_137_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_6,
      Q => tmp_3_reg_137(3),
      R => '0'
    );
\tmp_3_reg_137_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_5,
      Q => tmp_3_reg_137(4),
      R => '0'
    );
\tmp_3_reg_137_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_4,
      Q => tmp_3_reg_137(5),
      R => '0'
    );
\tmp_3_reg_137_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_3,
      Q => tmp_3_reg_137(6),
      R => '0'
    );
\tmp_3_reg_137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_24,
      Q => tmp_3_reg_137(7),
      R => '0'
    );
\tmp_3_reg_137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_23,
      Q => tmp_3_reg_137(8),
      R => '0'
    );
\tmp_3_reg_137_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_22,
      Q => tmp_3_reg_137(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_8 is
  port (
    ap_pipeline_reg_pp0_iter6_b_read_reg_117 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_8_4_reg_624_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_8_4_reg_624_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_8_4_reg_624_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_8_4_reg_624_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_8_4_reg_624_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_8_4_reg_624_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_8_4_reg_624_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_8_4_reg_624_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weight_8_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_V_data_V_0_sel_rd_reg_rep : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \inStream_V_data_V_0_payload_B_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \inStream_V_data_V_0_sel_rd_reg_rep__1\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_A_reg[31]_rep\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_B_reg[31]_rep\ : in STD_LOGIC;
    ap_pipeline_reg_pp0_iter6_a_read_reg_122 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    result_8_4_reg_624_reg : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \result_8_2_reg_502_reg[21]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \inStream_V_data_V_0_payload_B_reg[31]_rep__0\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_A_reg[31]_rep__0\ : in STD_LOGIC;
    \inStream_V_data_V_0_sel_rd_reg_rep__2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \inStream_V_data_V_0_payload_B_reg[31]_rep_0\ : in STD_LOGIC;
    inStream_V_data_V_0_sel_rd_reg_rep_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_8 : entity is "fixed_point_mul";
end design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_8;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_8 is
  signal a_assign_fu_44_p3 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal a_assign_reg_127 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \a_assign_reg_127[12]_i_3__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_4__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_5__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_6__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_3__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_4__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_5__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_6__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_3__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_4__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_5__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_6__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_3__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_4__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_5__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_6__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_3__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_4__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_5__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_6__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_2__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_3__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_4__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_3__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_4__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_5__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_6__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_3__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_4__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_5__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_6__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__7_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__7_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__7_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__7_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__7_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__7_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__7_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__7_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__7_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__7_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__7_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__7_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__7_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__7_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__7_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_1__6_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_1__6_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__7_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__7_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__7_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__7_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__7_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__7_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__7_n_6\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\ : STD_LOGIC;
  signal \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b_assign_reg_132 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cnn_fc_i50_o10_mubkb_U0_n_10 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_11 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_12 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_13 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_14 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_15 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_16 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_17 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_18 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_19 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_20 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_21 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_22 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_23 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_24 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_3 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_4 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_5 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_6 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_7 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_8 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \result_8_4_reg_624[0]_i_2_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[0]_i_3_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[0]_i_4_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[0]_i_5_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[0]_i_6_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[0]_i_7_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[0]_i_8_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[0]_i_9_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[12]_i_2_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[12]_i_3_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[12]_i_4_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[12]_i_5_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[12]_i_6_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[12]_i_7_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[12]_i_8_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[12]_i_9_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[16]_i_2_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[16]_i_3_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[16]_i_4_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[16]_i_5_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[16]_i_6_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[16]_i_7_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[16]_i_8_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[16]_i_9_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[20]_i_2_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[20]_i_3_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[20]_i_4_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[20]_i_7_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[20]_i_8_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[4]_i_2_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[4]_i_3_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[4]_i_4_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[4]_i_5_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[4]_i_6_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[4]_i_7_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[4]_i_8_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[4]_i_9_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[8]_i_2_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[8]_i_3_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[8]_i_4_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[8]_i_5_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[8]_i_6_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[8]_i_7_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[8]_i_8_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624[8]_i_9_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[0]_i_10_n_6\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[12]_i_10_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[12]_i_10_n_4\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[12]_i_10_n_5\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[12]_i_10_n_6\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[16]_i_10_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[16]_i_10_n_4\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[16]_i_10_n_5\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[16]_i_10_n_6\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \^result_8_4_reg_624_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \result_8_4_reg_624_reg[4]_i_10_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[4]_i_10_n_4\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[4]_i_10_n_5\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[4]_i_10_n_6\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \result_8_4_reg_624_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal tmp_2_fu_38_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_3_reg_137 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal tmp_fu_88_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal tmp_s_fu_103_p2 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal \NLW_a_assign_reg_127_reg[31]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_a_assign_reg_127_reg[31]_i_1__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_8_4_reg_624_reg[20]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result_8_4_reg_624_reg[20]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_result_8_4_reg_624_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_802/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_802/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 ";
begin
  ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) <= \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0);
  \result_8_4_reg_624_reg[31]\(0) <= \^result_8_4_reg_624_reg[31]\(0);
\a_assign_reg_127[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(10),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(9),
      I5 => Q(9),
      O => a_assign_fu_44_p3(10)
    );
\a_assign_reg_127[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(11),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(10),
      I5 => Q(10),
      O => a_assign_fu_44_p3(11)
    );
\a_assign_reg_127[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(12),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(11),
      I5 => Q(11),
      O => a_assign_fu_44_p3(12)
    );
\a_assign_reg_127[12]_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(11),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(11),
      O => \a_assign_reg_127[12]_i_3__8_n_3\
    );
\a_assign_reg_127[12]_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(10),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(10),
      O => \a_assign_reg_127[12]_i_4__8_n_3\
    );
\a_assign_reg_127[12]_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(9),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(9),
      O => \a_assign_reg_127[12]_i_5__8_n_3\
    );
\a_assign_reg_127[12]_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(8),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(8),
      O => \a_assign_reg_127[12]_i_6__8_n_3\
    );
\a_assign_reg_127[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(13),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(12),
      I5 => Q(12),
      O => a_assign_fu_44_p3(13)
    );
\a_assign_reg_127[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(14),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(13),
      I5 => Q(13),
      O => a_assign_fu_44_p3(14)
    );
\a_assign_reg_127[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(15),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(14),
      I5 => Q(14),
      O => a_assign_fu_44_p3(15)
    );
\a_assign_reg_127[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(16),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(15),
      I5 => Q(15),
      O => a_assign_fu_44_p3(16)
    );
\a_assign_reg_127[16]_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(15),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(15),
      O => \a_assign_reg_127[16]_i_3__8_n_3\
    );
\a_assign_reg_127[16]_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(14),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(14),
      O => \a_assign_reg_127[16]_i_4__8_n_3\
    );
\a_assign_reg_127[16]_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(13),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(13),
      O => \a_assign_reg_127[16]_i_5__8_n_3\
    );
\a_assign_reg_127[16]_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(12),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(12),
      O => \a_assign_reg_127[16]_i_6__8_n_3\
    );
\a_assign_reg_127[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(17),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(16),
      I5 => Q(16),
      O => a_assign_fu_44_p3(17)
    );
\a_assign_reg_127[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(18),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(17),
      I5 => Q(17),
      O => a_assign_fu_44_p3(18)
    );
\a_assign_reg_127[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(19),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(18),
      I5 => Q(18),
      O => a_assign_fu_44_p3(19)
    );
\a_assign_reg_127[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(1),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(0),
      I5 => Q(0),
      O => a_assign_fu_44_p3(1)
    );
\a_assign_reg_127[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(20),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(19),
      I5 => Q(19),
      O => a_assign_fu_44_p3(20)
    );
\a_assign_reg_127[20]_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(19),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(19),
      O => \a_assign_reg_127[20]_i_3__8_n_3\
    );
\a_assign_reg_127[20]_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(18),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(18),
      O => \a_assign_reg_127[20]_i_4__8_n_3\
    );
\a_assign_reg_127[20]_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(17),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(17),
      O => \a_assign_reg_127[20]_i_5__8_n_3\
    );
\a_assign_reg_127[20]_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(16),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(16),
      O => \a_assign_reg_127[20]_i_6__8_n_3\
    );
\a_assign_reg_127[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(21),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(20),
      I5 => Q(20),
      O => a_assign_fu_44_p3(21)
    );
\a_assign_reg_127[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(22),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(21),
      I5 => Q(21),
      O => a_assign_fu_44_p3(22)
    );
\a_assign_reg_127[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(23),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(22),
      I5 => Q(22),
      O => a_assign_fu_44_p3(23)
    );
\a_assign_reg_127[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(24),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(23),
      I5 => Q(23),
      O => a_assign_fu_44_p3(24)
    );
\a_assign_reg_127[24]_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(23),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(23),
      O => \a_assign_reg_127[24]_i_3__8_n_3\
    );
\a_assign_reg_127[24]_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(22),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(22),
      O => \a_assign_reg_127[24]_i_4__8_n_3\
    );
\a_assign_reg_127[24]_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(21),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(21),
      O => \a_assign_reg_127[24]_i_5__8_n_3\
    );
\a_assign_reg_127[24]_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(20),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(20),
      O => \a_assign_reg_127[24]_i_6__8_n_3\
    );
\a_assign_reg_127[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(25),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(24),
      I5 => Q(24),
      O => a_assign_fu_44_p3(25)
    );
\a_assign_reg_127[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(26),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(25),
      I5 => Q(25),
      O => a_assign_fu_44_p3(26)
    );
\a_assign_reg_127[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(27),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(26),
      I5 => Q(26),
      O => a_assign_fu_44_p3(27)
    );
\a_assign_reg_127[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(28),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(27),
      I5 => Q(27),
      O => a_assign_fu_44_p3(28)
    );
\a_assign_reg_127[28]_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(27),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(27),
      O => \a_assign_reg_127[28]_i_3__8_n_3\
    );
\a_assign_reg_127[28]_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(26),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(26),
      O => \a_assign_reg_127[28]_i_4__8_n_3\
    );
\a_assign_reg_127[28]_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(25),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(25),
      O => \a_assign_reg_127[28]_i_5__8_n_3\
    );
\a_assign_reg_127[28]_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(24),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(24),
      O => \a_assign_reg_127[28]_i_6__8_n_3\
    );
\a_assign_reg_127[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(29),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(28),
      I5 => Q(28),
      O => a_assign_fu_44_p3(29)
    );
\a_assign_reg_127[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(2),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(1),
      I5 => Q(1),
      O => a_assign_fu_44_p3(2)
    );
\a_assign_reg_127[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(30),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(29),
      I5 => Q(29),
      O => a_assign_fu_44_p3(30)
    );
\a_assign_reg_127[31]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      O => \a_assign_reg_127[31]_i_2__7_n_3\
    );
\a_assign_reg_127[31]_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(29),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(29),
      O => \a_assign_reg_127[31]_i_3__8_n_3\
    );
\a_assign_reg_127[31]_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(28),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(28),
      O => \a_assign_reg_127[31]_i_4__8_n_3\
    );
\a_assign_reg_127[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(3),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(2),
      I5 => Q(2),
      O => a_assign_fu_44_p3(3)
    );
\a_assign_reg_127[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(4),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(3),
      I5 => Q(3),
      O => a_assign_fu_44_p3(4)
    );
\a_assign_reg_127[4]_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(3),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(3),
      O => \a_assign_reg_127[4]_i_3__8_n_3\
    );
\a_assign_reg_127[4]_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(2),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(2),
      O => \a_assign_reg_127[4]_i_4__8_n_3\
    );
\a_assign_reg_127[4]_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(1),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(1),
      O => \a_assign_reg_127[4]_i_5__8_n_3\
    );
\a_assign_reg_127[4]_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(0),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(0),
      O => \a_assign_reg_127[4]_i_6__8_n_3\
    );
\a_assign_reg_127[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(5),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(4),
      I5 => Q(4),
      O => a_assign_fu_44_p3(5)
    );
\a_assign_reg_127[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(6),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(5),
      I5 => Q(5),
      O => a_assign_fu_44_p3(6)
    );
\a_assign_reg_127[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(7),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(6),
      I5 => Q(6),
      O => a_assign_fu_44_p3(7)
    );
\a_assign_reg_127[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(8),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(7),
      I5 => Q(7),
      O => a_assign_fu_44_p3(8)
    );
\a_assign_reg_127[8]_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(7),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(7),
      O => \a_assign_reg_127[8]_i_3__8_n_3\
    );
\a_assign_reg_127[8]_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(6),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(6),
      O => \a_assign_reg_127[8]_i_4__8_n_3\
    );
\a_assign_reg_127[8]_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(5),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(5),
      O => \a_assign_reg_127[8]_i_5__8_n_3\
    );
\a_assign_reg_127[8]_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \inStream_V_data_V_0_sel_rd_reg_rep__1\,
      I1 => Q(4),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(4),
      O => \a_assign_reg_127[8]_i_6__8_n_3\
    );
\a_assign_reg_127[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(9),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(8),
      I5 => Q(8),
      O => a_assign_fu_44_p3(9)
    );
\a_assign_reg_127_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(10),
      Q => a_assign_reg_127(10),
      R => '0'
    );
\a_assign_reg_127_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(11),
      Q => a_assign_reg_127(11),
      R => '0'
    );
\a_assign_reg_127_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(12),
      Q => a_assign_reg_127(12),
      R => '0'
    );
\a_assign_reg_127_reg[12]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[8]_i_2__7_n_3\,
      CO(3) => \a_assign_reg_127_reg[12]_i_2__7_n_3\,
      CO(2) => \a_assign_reg_127_reg[12]_i_2__7_n_4\,
      CO(1) => \a_assign_reg_127_reg[12]_i_2__7_n_5\,
      CO(0) => \a_assign_reg_127_reg[12]_i_2__7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(12 downto 9),
      S(3) => \a_assign_reg_127[12]_i_3__8_n_3\,
      S(2) => \a_assign_reg_127[12]_i_4__8_n_3\,
      S(1) => \a_assign_reg_127[12]_i_5__8_n_3\,
      S(0) => \a_assign_reg_127[12]_i_6__8_n_3\
    );
\a_assign_reg_127_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(13),
      Q => a_assign_reg_127(13),
      R => '0'
    );
\a_assign_reg_127_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(14),
      Q => a_assign_reg_127(14),
      R => '0'
    );
\a_assign_reg_127_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(15),
      Q => a_assign_reg_127(15),
      R => '0'
    );
\a_assign_reg_127_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(16),
      Q => a_assign_reg_127(16),
      R => '0'
    );
\a_assign_reg_127_reg[16]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[12]_i_2__7_n_3\,
      CO(3) => \a_assign_reg_127_reg[16]_i_2__7_n_3\,
      CO(2) => \a_assign_reg_127_reg[16]_i_2__7_n_4\,
      CO(1) => \a_assign_reg_127_reg[16]_i_2__7_n_5\,
      CO(0) => \a_assign_reg_127_reg[16]_i_2__7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(16 downto 13),
      S(3) => \a_assign_reg_127[16]_i_3__8_n_3\,
      S(2) => \a_assign_reg_127[16]_i_4__8_n_3\,
      S(1) => \a_assign_reg_127[16]_i_5__8_n_3\,
      S(0) => \a_assign_reg_127[16]_i_6__8_n_3\
    );
\a_assign_reg_127_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(17),
      Q => a_assign_reg_127(17),
      R => '0'
    );
\a_assign_reg_127_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(18),
      Q => a_assign_reg_127(18),
      R => '0'
    );
\a_assign_reg_127_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(19),
      Q => a_assign_reg_127(19),
      R => '0'
    );
\a_assign_reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(1),
      Q => a_assign_reg_127(1),
      R => '0'
    );
\a_assign_reg_127_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(20),
      Q => a_assign_reg_127(20),
      R => '0'
    );
\a_assign_reg_127_reg[20]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[16]_i_2__7_n_3\,
      CO(3) => \a_assign_reg_127_reg[20]_i_2__7_n_3\,
      CO(2) => \a_assign_reg_127_reg[20]_i_2__7_n_4\,
      CO(1) => \a_assign_reg_127_reg[20]_i_2__7_n_5\,
      CO(0) => \a_assign_reg_127_reg[20]_i_2__7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(20 downto 17),
      S(3) => \a_assign_reg_127[20]_i_3__8_n_3\,
      S(2) => \a_assign_reg_127[20]_i_4__8_n_3\,
      S(1) => \a_assign_reg_127[20]_i_5__8_n_3\,
      S(0) => \a_assign_reg_127[20]_i_6__8_n_3\
    );
\a_assign_reg_127_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(21),
      Q => a_assign_reg_127(21),
      R => '0'
    );
\a_assign_reg_127_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(22),
      Q => a_assign_reg_127(22),
      R => '0'
    );
\a_assign_reg_127_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(23),
      Q => a_assign_reg_127(23),
      R => '0'
    );
\a_assign_reg_127_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(24),
      Q => a_assign_reg_127(24),
      R => '0'
    );
\a_assign_reg_127_reg[24]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[20]_i_2__7_n_3\,
      CO(3) => \a_assign_reg_127_reg[24]_i_2__7_n_3\,
      CO(2) => \a_assign_reg_127_reg[24]_i_2__7_n_4\,
      CO(1) => \a_assign_reg_127_reg[24]_i_2__7_n_5\,
      CO(0) => \a_assign_reg_127_reg[24]_i_2__7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(24 downto 21),
      S(3) => \a_assign_reg_127[24]_i_3__8_n_3\,
      S(2) => \a_assign_reg_127[24]_i_4__8_n_3\,
      S(1) => \a_assign_reg_127[24]_i_5__8_n_3\,
      S(0) => \a_assign_reg_127[24]_i_6__8_n_3\
    );
\a_assign_reg_127_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(25),
      Q => a_assign_reg_127(25),
      R => '0'
    );
\a_assign_reg_127_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(26),
      Q => a_assign_reg_127(26),
      R => '0'
    );
\a_assign_reg_127_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(27),
      Q => a_assign_reg_127(27),
      R => '0'
    );
\a_assign_reg_127_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(28),
      Q => a_assign_reg_127(28),
      R => '0'
    );
\a_assign_reg_127_reg[28]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[24]_i_2__7_n_3\,
      CO(3) => \a_assign_reg_127_reg[28]_i_2__7_n_3\,
      CO(2) => \a_assign_reg_127_reg[28]_i_2__7_n_4\,
      CO(1) => \a_assign_reg_127_reg[28]_i_2__7_n_5\,
      CO(0) => \a_assign_reg_127_reg[28]_i_2__7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(28 downto 25),
      S(3) => \a_assign_reg_127[28]_i_3__8_n_3\,
      S(2) => \a_assign_reg_127[28]_i_4__8_n_3\,
      S(1) => \a_assign_reg_127[28]_i_5__8_n_3\,
      S(0) => \a_assign_reg_127[28]_i_6__8_n_3\
    );
\a_assign_reg_127_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(29),
      Q => a_assign_reg_127(29),
      R => '0'
    );
\a_assign_reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(2),
      Q => a_assign_reg_127(2),
      R => '0'
    );
\a_assign_reg_127_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(30),
      Q => a_assign_reg_127(30),
      R => '0'
    );
\a_assign_reg_127_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => tmp_2_fu_38_p2(31),
      Q => a_assign_reg_127(31),
      R => \inStream_V_data_V_0_payload_B_reg[31]_rep_0\
    );
\a_assign_reg_127_reg[31]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[28]_i_2__7_n_3\,
      CO(3 downto 2) => \NLW_a_assign_reg_127_reg[31]_i_1__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \a_assign_reg_127_reg[31]_i_1__6_n_5\,
      CO(0) => \a_assign_reg_127_reg[31]_i_1__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_a_assign_reg_127_reg[31]_i_1__6_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_2_fu_38_p2(31 downto 29),
      S(3) => '0',
      S(2) => \a_assign_reg_127[31]_i_2__7_n_3\,
      S(1) => \a_assign_reg_127[31]_i_3__8_n_3\,
      S(0) => \a_assign_reg_127[31]_i_4__8_n_3\
    );
\a_assign_reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(3),
      Q => a_assign_reg_127(3),
      R => '0'
    );
\a_assign_reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(4),
      Q => a_assign_reg_127(4),
      R => '0'
    );
\a_assign_reg_127_reg[4]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \a_assign_reg_127_reg[4]_i_2__7_n_3\,
      CO(2) => \a_assign_reg_127_reg[4]_i_2__7_n_4\,
      CO(1) => \a_assign_reg_127_reg[4]_i_2__7_n_5\,
      CO(0) => \a_assign_reg_127_reg[4]_i_2__7_n_6\,
      CYINIT => inStream_V_data_V_0_sel_rd_reg_rep_0,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(4 downto 1),
      S(3) => \a_assign_reg_127[4]_i_3__8_n_3\,
      S(2) => \a_assign_reg_127[4]_i_4__8_n_3\,
      S(1) => \a_assign_reg_127[4]_i_5__8_n_3\,
      S(0) => \a_assign_reg_127[4]_i_6__8_n_3\
    );
\a_assign_reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(5),
      Q => a_assign_reg_127(5),
      R => '0'
    );
\a_assign_reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(6),
      Q => a_assign_reg_127(6),
      R => '0'
    );
\a_assign_reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(7),
      Q => a_assign_reg_127(7),
      R => '0'
    );
\a_assign_reg_127_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(8),
      Q => a_assign_reg_127(8),
      R => '0'
    );
\a_assign_reg_127_reg[8]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[4]_i_2__7_n_3\,
      CO(3) => \a_assign_reg_127_reg[8]_i_2__7_n_3\,
      CO(2) => \a_assign_reg_127_reg[8]_i_2__7_n_4\,
      CO(1) => \a_assign_reg_127_reg[8]_i_2__7_n_5\,
      CO(0) => \a_assign_reg_127_reg[8]_i_2__7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(8 downto 5),
      S(3) => \a_assign_reg_127[8]_i_3__8_n_3\,
      S(2) => \a_assign_reg_127[8]_i_4__8_n_3\,
      S(1) => \a_assign_reg_127[8]_i_5__8_n_3\,
      S(0) => \a_assign_reg_127[8]_i_6__8_n_3\
    );
\a_assign_reg_127_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(9),
      Q => a_assign_reg_127(9),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => weight_8_q0(0),
      Q => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\
    );
\ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\,
      Q => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      R => '0'
    );
\b_assign_reg_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(0),
      Q => b_assign_reg_132(0),
      R => '0'
    );
\b_assign_reg_132_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(10),
      Q => b_assign_reg_132(10),
      R => '0'
    );
\b_assign_reg_132_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(11),
      Q => b_assign_reg_132(11),
      R => '0'
    );
\b_assign_reg_132_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(12),
      Q => b_assign_reg_132(12),
      R => '0'
    );
\b_assign_reg_132_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(13),
      Q => b_assign_reg_132(13),
      R => '0'
    );
\b_assign_reg_132_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(14),
      Q => b_assign_reg_132(14),
      R => '0'
    );
\b_assign_reg_132_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(15),
      Q => b_assign_reg_132(15),
      R => '0'
    );
\b_assign_reg_132_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(16),
      Q => b_assign_reg_132(16),
      R => '0'
    );
\b_assign_reg_132_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(17),
      Q => b_assign_reg_132(17),
      R => '0'
    );
\b_assign_reg_132_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(18),
      Q => b_assign_reg_132(18),
      R => '0'
    );
\b_assign_reg_132_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(19),
      Q => b_assign_reg_132(19),
      R => '0'
    );
\b_assign_reg_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(1),
      Q => b_assign_reg_132(1),
      R => '0'
    );
\b_assign_reg_132_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(20),
      Q => b_assign_reg_132(20),
      R => '0'
    );
\b_assign_reg_132_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(21),
      Q => b_assign_reg_132(21),
      R => '0'
    );
\b_assign_reg_132_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(22),
      Q => b_assign_reg_132(22),
      R => '0'
    );
\b_assign_reg_132_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(23),
      Q => b_assign_reg_132(23),
      R => '0'
    );
\b_assign_reg_132_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(24),
      Q => b_assign_reg_132(24),
      R => '0'
    );
\b_assign_reg_132_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(25),
      Q => b_assign_reg_132(25),
      R => '0'
    );
\b_assign_reg_132_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(26),
      Q => b_assign_reg_132(26),
      R => '0'
    );
\b_assign_reg_132_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(27),
      Q => b_assign_reg_132(27),
      R => '0'
    );
\b_assign_reg_132_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(28),
      Q => b_assign_reg_132(28),
      R => '0'
    );
\b_assign_reg_132_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(29),
      Q => b_assign_reg_132(29),
      R => '0'
    );
\b_assign_reg_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(2),
      Q => b_assign_reg_132(2),
      R => '0'
    );
\b_assign_reg_132_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(30),
      Q => b_assign_reg_132(30),
      R => '0'
    );
\b_assign_reg_132_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(31),
      Q => b_assign_reg_132(31),
      R => '0'
    );
\b_assign_reg_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(3),
      Q => b_assign_reg_132(3),
      R => '0'
    );
\b_assign_reg_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(4),
      Q => b_assign_reg_132(4),
      R => '0'
    );
\b_assign_reg_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(5),
      Q => b_assign_reg_132(5),
      R => '0'
    );
\b_assign_reg_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(6),
      Q => b_assign_reg_132(6),
      R => '0'
    );
\b_assign_reg_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(7),
      Q => b_assign_reg_132(7),
      R => '0'
    );
\b_assign_reg_132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(8),
      Q => b_assign_reg_132(8),
      R => '0'
    );
\b_assign_reg_132_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(9),
      Q => b_assign_reg_132(9),
      R => '0'
    );
cnn_fc_i50_o10_mubkb_U0: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb_10
     port map (
      Q(31 downto 0) => b_assign_reg_132(31 downto 0),
      ap_clk => ap_clk,
      in0(31 downto 1) => a_assign_reg_127(31 downto 1),
      in0(0) => in0(0),
      p_66_in => p_66_in,
      \tmp_3_reg_137_reg[0]__0\ => cnn_fc_i50_o10_mubkb_U0_n_9,
      \tmp_3_reg_137_reg[1]__0\ => cnn_fc_i50_o10_mubkb_U0_n_8,
      \tmp_3_reg_137_reg[21]\(14) => cnn_fc_i50_o10_mubkb_U0_n_10,
      \tmp_3_reg_137_reg[21]\(13) => cnn_fc_i50_o10_mubkb_U0_n_11,
      \tmp_3_reg_137_reg[21]\(12) => cnn_fc_i50_o10_mubkb_U0_n_12,
      \tmp_3_reg_137_reg[21]\(11) => cnn_fc_i50_o10_mubkb_U0_n_13,
      \tmp_3_reg_137_reg[21]\(10) => cnn_fc_i50_o10_mubkb_U0_n_14,
      \tmp_3_reg_137_reg[21]\(9) => cnn_fc_i50_o10_mubkb_U0_n_15,
      \tmp_3_reg_137_reg[21]\(8) => cnn_fc_i50_o10_mubkb_U0_n_16,
      \tmp_3_reg_137_reg[21]\(7) => cnn_fc_i50_o10_mubkb_U0_n_17,
      \tmp_3_reg_137_reg[21]\(6) => cnn_fc_i50_o10_mubkb_U0_n_18,
      \tmp_3_reg_137_reg[21]\(5) => cnn_fc_i50_o10_mubkb_U0_n_19,
      \tmp_3_reg_137_reg[21]\(4) => cnn_fc_i50_o10_mubkb_U0_n_20,
      \tmp_3_reg_137_reg[21]\(3) => cnn_fc_i50_o10_mubkb_U0_n_21,
      \tmp_3_reg_137_reg[21]\(2) => cnn_fc_i50_o10_mubkb_U0_n_22,
      \tmp_3_reg_137_reg[21]\(1) => cnn_fc_i50_o10_mubkb_U0_n_23,
      \tmp_3_reg_137_reg[21]\(0) => cnn_fc_i50_o10_mubkb_U0_n_24,
      \tmp_3_reg_137_reg[2]__0\ => cnn_fc_i50_o10_mubkb_U0_n_7,
      \tmp_3_reg_137_reg[3]__0\ => cnn_fc_i50_o10_mubkb_U0_n_6,
      \tmp_3_reg_137_reg[4]__0\ => cnn_fc_i50_o10_mubkb_U0_n_5,
      \tmp_3_reg_137_reg[5]__0\ => cnn_fc_i50_o10_mubkb_U0_n_4,
      \tmp_3_reg_137_reg[6]__0\ => cnn_fc_i50_o10_mubkb_U0_n_3
    );
\result_8_4_reg_624[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I1 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      O => tmp_fu_88_p2(31)
    );
\result_8_4_reg_624[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      O => p_0_in(0)
    );
\result_8_4_reg_624[0]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(4),
      O => p_0_in(4)
    );
\result_8_4_reg_624[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(3),
      O => p_0_in(3)
    );
\result_8_4_reg_624[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(2),
      O => p_0_in(2)
    );
\result_8_4_reg_624[0]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(1),
      O => p_0_in(1)
    );
\result_8_4_reg_624[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(3),
      I3 => tmp_s_fu_103_p2(3),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_8_4_reg_624[0]_i_2_n_3\
    );
\result_8_4_reg_624[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(2),
      I3 => tmp_s_fu_103_p2(2),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_8_4_reg_624[0]_i_3_n_3\
    );
\result_8_4_reg_624[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(1),
      I3 => tmp_s_fu_103_p2(1),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_8_4_reg_624[0]_i_4_n_3\
    );
\result_8_4_reg_624[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      I1 => \ap_CS_fsm_reg[4]\(0),
      O => \result_8_4_reg_624[0]_i_5_n_3\
    );
\result_8_4_reg_624[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(3),
      I1 => tmp_3_reg_137(3),
      I2 => tmp_fu_88_p2(31),
      I3 => result_8_4_reg_624_reg(3),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_8_2_reg_502_reg[21]\(3),
      O => \result_8_4_reg_624[0]_i_6_n_3\
    );
\result_8_4_reg_624[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(2),
      I1 => tmp_3_reg_137(2),
      I2 => tmp_fu_88_p2(31),
      I3 => result_8_4_reg_624_reg(2),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_8_2_reg_502_reg[21]\(2),
      O => \result_8_4_reg_624[0]_i_7_n_3\
    );
\result_8_4_reg_624[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(1),
      I1 => tmp_3_reg_137(1),
      I2 => tmp_fu_88_p2(31),
      I3 => result_8_4_reg_624_reg(1),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_8_2_reg_502_reg[21]\(1),
      O => \result_8_4_reg_624[0]_i_8_n_3\
    );
\result_8_4_reg_624[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      I1 => result_8_4_reg_624_reg(0),
      I2 => \ap_CS_fsm_reg[4]\(0),
      I3 => \result_8_2_reg_502_reg[21]\(0),
      O => \result_8_4_reg_624[0]_i_9_n_3\
    );
\result_8_4_reg_624[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(16),
      O => p_0_in(16)
    );
\result_8_4_reg_624[12]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(15),
      O => p_0_in(15)
    );
\result_8_4_reg_624[12]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(14),
      O => p_0_in(14)
    );
\result_8_4_reg_624[12]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(13),
      O => p_0_in(13)
    );
\result_8_4_reg_624[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(15),
      I3 => tmp_s_fu_103_p2(15),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_8_4_reg_624[12]_i_2_n_3\
    );
\result_8_4_reg_624[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(14),
      I3 => tmp_s_fu_103_p2(14),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_8_4_reg_624[12]_i_3_n_3\
    );
\result_8_4_reg_624[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(13),
      I3 => tmp_s_fu_103_p2(13),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_8_4_reg_624[12]_i_4_n_3\
    );
\result_8_4_reg_624[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(12),
      I3 => tmp_s_fu_103_p2(12),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_8_4_reg_624[12]_i_5_n_3\
    );
\result_8_4_reg_624[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(15),
      I1 => tmp_3_reg_137(15),
      I2 => tmp_fu_88_p2(31),
      I3 => result_8_4_reg_624_reg(15),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_8_2_reg_502_reg[21]\(15),
      O => \result_8_4_reg_624[12]_i_6_n_3\
    );
\result_8_4_reg_624[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(14),
      I1 => tmp_3_reg_137(14),
      I2 => tmp_fu_88_p2(31),
      I3 => result_8_4_reg_624_reg(14),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_8_2_reg_502_reg[21]\(14),
      O => \result_8_4_reg_624[12]_i_7_n_3\
    );
\result_8_4_reg_624[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(13),
      I1 => tmp_3_reg_137(13),
      I2 => tmp_fu_88_p2(31),
      I3 => result_8_4_reg_624_reg(13),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_8_2_reg_502_reg[21]\(13),
      O => \result_8_4_reg_624[12]_i_8_n_3\
    );
\result_8_4_reg_624[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(12),
      I1 => tmp_3_reg_137(12),
      I2 => tmp_fu_88_p2(31),
      I3 => result_8_4_reg_624_reg(12),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_8_2_reg_502_reg[21]\(12),
      O => \result_8_4_reg_624[12]_i_9_n_3\
    );
\result_8_4_reg_624[16]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(20),
      O => p_0_in(20)
    );
\result_8_4_reg_624[16]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(19),
      O => p_0_in(19)
    );
\result_8_4_reg_624[16]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(18),
      O => p_0_in(18)
    );
\result_8_4_reg_624[16]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(17),
      O => p_0_in(17)
    );
\result_8_4_reg_624[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(19),
      I3 => tmp_s_fu_103_p2(19),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_8_4_reg_624[16]_i_2_n_3\
    );
\result_8_4_reg_624[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(18),
      I3 => tmp_s_fu_103_p2(18),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_8_4_reg_624[16]_i_3_n_3\
    );
\result_8_4_reg_624[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(17),
      I3 => tmp_s_fu_103_p2(17),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_8_4_reg_624[16]_i_4_n_3\
    );
\result_8_4_reg_624[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(16),
      I3 => tmp_s_fu_103_p2(16),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_8_4_reg_624[16]_i_5_n_3\
    );
\result_8_4_reg_624[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(19),
      I1 => tmp_3_reg_137(19),
      I2 => tmp_fu_88_p2(31),
      I3 => result_8_4_reg_624_reg(19),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_8_2_reg_502_reg[21]\(19),
      O => \result_8_4_reg_624[16]_i_6_n_3\
    );
\result_8_4_reg_624[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(18),
      I1 => tmp_3_reg_137(18),
      I2 => tmp_fu_88_p2(31),
      I3 => result_8_4_reg_624_reg(18),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_8_2_reg_502_reg[21]\(18),
      O => \result_8_4_reg_624[16]_i_7_n_3\
    );
\result_8_4_reg_624[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(17),
      I1 => tmp_3_reg_137(17),
      I2 => tmp_fu_88_p2(31),
      I3 => result_8_4_reg_624_reg(17),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_8_2_reg_502_reg[21]\(17),
      O => \result_8_4_reg_624[16]_i_8_n_3\
    );
\result_8_4_reg_624[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(16),
      I1 => tmp_3_reg_137(16),
      I2 => tmp_fu_88_p2(31),
      I3 => result_8_4_reg_624_reg(16),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_8_2_reg_502_reg[21]\(16),
      O => \result_8_4_reg_624[16]_i_9_n_3\
    );
\result_8_4_reg_624[20]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(21),
      O => p_0_in(21)
    );
\result_8_4_reg_624[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \^result_8_4_reg_624_reg[31]\(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I3 => \ap_CS_fsm_reg[4]\(0),
      O => \result_8_4_reg_624[20]_i_2_n_3\
    );
\result_8_4_reg_624[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(21),
      I3 => tmp_s_fu_103_p2(21),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_8_4_reg_624[20]_i_3_n_3\
    );
\result_8_4_reg_624[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(20),
      I3 => tmp_s_fu_103_p2(20),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_8_4_reg_624[20]_i_4_n_3\
    );
\result_8_4_reg_624[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(21),
      I1 => tmp_3_reg_137(21),
      I2 => tmp_fu_88_p2(31),
      I3 => result_8_4_reg_624_reg(21),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_8_2_reg_502_reg[21]\(21),
      O => \result_8_4_reg_624[20]_i_7_n_3\
    );
\result_8_4_reg_624[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(20),
      I1 => tmp_3_reg_137(20),
      I2 => tmp_fu_88_p2(31),
      I3 => result_8_4_reg_624_reg(20),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_8_2_reg_502_reg[21]\(20),
      O => \result_8_4_reg_624[20]_i_8_n_3\
    );
\result_8_4_reg_624[4]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(8),
      O => p_0_in(8)
    );
\result_8_4_reg_624[4]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(7),
      O => p_0_in(7)
    );
\result_8_4_reg_624[4]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(6),
      O => p_0_in(6)
    );
\result_8_4_reg_624[4]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(5),
      O => p_0_in(5)
    );
\result_8_4_reg_624[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(7),
      I3 => tmp_s_fu_103_p2(7),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_8_4_reg_624[4]_i_2_n_3\
    );
\result_8_4_reg_624[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(6),
      I3 => tmp_s_fu_103_p2(6),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_8_4_reg_624[4]_i_3_n_3\
    );
\result_8_4_reg_624[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(5),
      I3 => tmp_s_fu_103_p2(5),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_8_4_reg_624[4]_i_4_n_3\
    );
\result_8_4_reg_624[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(4),
      I3 => tmp_s_fu_103_p2(4),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_8_4_reg_624[4]_i_5_n_3\
    );
\result_8_4_reg_624[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(7),
      I1 => tmp_3_reg_137(7),
      I2 => tmp_fu_88_p2(31),
      I3 => result_8_4_reg_624_reg(7),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_8_2_reg_502_reg[21]\(7),
      O => \result_8_4_reg_624[4]_i_6_n_3\
    );
\result_8_4_reg_624[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(6),
      I1 => tmp_3_reg_137(6),
      I2 => tmp_fu_88_p2(31),
      I3 => result_8_4_reg_624_reg(6),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_8_2_reg_502_reg[21]\(6),
      O => \result_8_4_reg_624[4]_i_7_n_3\
    );
\result_8_4_reg_624[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(5),
      I1 => tmp_3_reg_137(5),
      I2 => tmp_fu_88_p2(31),
      I3 => result_8_4_reg_624_reg(5),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_8_2_reg_502_reg[21]\(5),
      O => \result_8_4_reg_624[4]_i_8_n_3\
    );
\result_8_4_reg_624[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(4),
      I1 => tmp_3_reg_137(4),
      I2 => tmp_fu_88_p2(31),
      I3 => result_8_4_reg_624_reg(4),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_8_2_reg_502_reg[21]\(4),
      O => \result_8_4_reg_624[4]_i_9_n_3\
    );
\result_8_4_reg_624[8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(12),
      O => p_0_in(12)
    );
\result_8_4_reg_624[8]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(11),
      O => p_0_in(11)
    );
\result_8_4_reg_624[8]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(10),
      O => p_0_in(10)
    );
\result_8_4_reg_624[8]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(9),
      O => p_0_in(9)
    );
\result_8_4_reg_624[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(11),
      I3 => tmp_s_fu_103_p2(11),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_8_4_reg_624[8]_i_2_n_3\
    );
\result_8_4_reg_624[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(10),
      I3 => tmp_s_fu_103_p2(10),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_8_4_reg_624[8]_i_3_n_3\
    );
\result_8_4_reg_624[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(9),
      I3 => tmp_s_fu_103_p2(9),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_8_4_reg_624[8]_i_4_n_3\
    );
\result_8_4_reg_624[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(8),
      I3 => tmp_s_fu_103_p2(8),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_8_4_reg_624[8]_i_5_n_3\
    );
\result_8_4_reg_624[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(11),
      I1 => tmp_3_reg_137(11),
      I2 => tmp_fu_88_p2(31),
      I3 => result_8_4_reg_624_reg(11),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_8_2_reg_502_reg[21]\(11),
      O => \result_8_4_reg_624[8]_i_6_n_3\
    );
\result_8_4_reg_624[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(10),
      I1 => tmp_3_reg_137(10),
      I2 => tmp_fu_88_p2(31),
      I3 => result_8_4_reg_624_reg(10),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_8_2_reg_502_reg[21]\(10),
      O => \result_8_4_reg_624[8]_i_7_n_3\
    );
\result_8_4_reg_624[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(9),
      I1 => tmp_3_reg_137(9),
      I2 => tmp_fu_88_p2(31),
      I3 => result_8_4_reg_624_reg(9),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_8_2_reg_502_reg[21]\(9),
      O => \result_8_4_reg_624[8]_i_8_n_3\
    );
\result_8_4_reg_624[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(8),
      I1 => tmp_3_reg_137(8),
      I2 => tmp_fu_88_p2(31),
      I3 => result_8_4_reg_624_reg(8),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_8_2_reg_502_reg[21]\(8),
      O => \result_8_4_reg_624[8]_i_9_n_3\
    );
\result_8_4_reg_624_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_8_4_reg_624_reg[0]_i_1_n_3\,
      CO(2) => \result_8_4_reg_624_reg[0]_i_1_n_4\,
      CO(1) => \result_8_4_reg_624_reg[0]_i_1_n_5\,
      CO(0) => \result_8_4_reg_624_reg[0]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_8_4_reg_624[0]_i_2_n_3\,
      DI(2) => \result_8_4_reg_624[0]_i_3_n_3\,
      DI(1) => \result_8_4_reg_624[0]_i_4_n_3\,
      DI(0) => \result_8_4_reg_624[0]_i_5_n_3\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \result_8_4_reg_624[0]_i_6_n_3\,
      S(2) => \result_8_4_reg_624[0]_i_7_n_3\,
      S(1) => \result_8_4_reg_624[0]_i_8_n_3\,
      S(0) => \result_8_4_reg_624[0]_i_9_n_3\
    );
\result_8_4_reg_624_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_8_4_reg_624_reg[0]_i_10_n_3\,
      CO(2) => \result_8_4_reg_624_reg[0]_i_10_n_4\,
      CO(1) => \result_8_4_reg_624_reg[0]_i_10_n_5\,
      CO(0) => \result_8_4_reg_624_reg[0]_i_10_n_6\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(4 downto 1),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\result_8_4_reg_624_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_8_4_reg_624_reg[8]_i_1_n_3\,
      CO(3) => \result_8_4_reg_624_reg[12]_i_1_n_3\,
      CO(2) => \result_8_4_reg_624_reg[12]_i_1_n_4\,
      CO(1) => \result_8_4_reg_624_reg[12]_i_1_n_5\,
      CO(0) => \result_8_4_reg_624_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_8_4_reg_624[12]_i_2_n_3\,
      DI(2) => \result_8_4_reg_624[12]_i_3_n_3\,
      DI(1) => \result_8_4_reg_624[12]_i_4_n_3\,
      DI(0) => \result_8_4_reg_624[12]_i_5_n_3\,
      O(3 downto 0) => \result_8_4_reg_624_reg[15]\(3 downto 0),
      S(3) => \result_8_4_reg_624[12]_i_6_n_3\,
      S(2) => \result_8_4_reg_624[12]_i_7_n_3\,
      S(1) => \result_8_4_reg_624[12]_i_8_n_3\,
      S(0) => \result_8_4_reg_624[12]_i_9_n_3\
    );
\result_8_4_reg_624_reg[12]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_8_4_reg_624_reg[8]_i_10_n_3\,
      CO(3) => \result_8_4_reg_624_reg[12]_i_10_n_3\,
      CO(2) => \result_8_4_reg_624_reg[12]_i_10_n_4\,
      CO(1) => \result_8_4_reg_624_reg[12]_i_10_n_5\,
      CO(0) => \result_8_4_reg_624_reg[12]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(16 downto 13),
      S(3 downto 0) => p_0_in(16 downto 13)
    );
\result_8_4_reg_624_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_8_4_reg_624_reg[12]_i_1_n_3\,
      CO(3) => \result_8_4_reg_624_reg[16]_i_1_n_3\,
      CO(2) => \result_8_4_reg_624_reg[16]_i_1_n_4\,
      CO(1) => \result_8_4_reg_624_reg[16]_i_1_n_5\,
      CO(0) => \result_8_4_reg_624_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_8_4_reg_624[16]_i_2_n_3\,
      DI(2) => \result_8_4_reg_624[16]_i_3_n_3\,
      DI(1) => \result_8_4_reg_624[16]_i_4_n_3\,
      DI(0) => \result_8_4_reg_624[16]_i_5_n_3\,
      O(3 downto 0) => \result_8_4_reg_624_reg[19]\(3 downto 0),
      S(3) => \result_8_4_reg_624[16]_i_6_n_3\,
      S(2) => \result_8_4_reg_624[16]_i_7_n_3\,
      S(1) => \result_8_4_reg_624[16]_i_8_n_3\,
      S(0) => \result_8_4_reg_624[16]_i_9_n_3\
    );
\result_8_4_reg_624_reg[16]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_8_4_reg_624_reg[12]_i_10_n_3\,
      CO(3) => \result_8_4_reg_624_reg[16]_i_10_n_3\,
      CO(2) => \result_8_4_reg_624_reg[16]_i_10_n_4\,
      CO(1) => \result_8_4_reg_624_reg[16]_i_10_n_5\,
      CO(0) => \result_8_4_reg_624_reg[16]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(20 downto 17),
      S(3 downto 0) => p_0_in(20 downto 17)
    );
\result_8_4_reg_624_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_8_4_reg_624_reg[16]_i_1_n_3\,
      CO(3) => \result_8_4_reg_624_reg[20]_i_1_n_3\,
      CO(2) => \result_8_4_reg_624_reg[20]_i_1_n_4\,
      CO(1) => \result_8_4_reg_624_reg[20]_i_1_n_5\,
      CO(0) => \result_8_4_reg_624_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_8_4_reg_624[20]_i_2_n_3\,
      DI(2) => \result_8_4_reg_624[20]_i_2_n_3\,
      DI(1) => \result_8_4_reg_624[20]_i_3_n_3\,
      DI(0) => \result_8_4_reg_624[20]_i_4_n_3\,
      O(3 downto 0) => \result_8_4_reg_624_reg[23]\(3 downto 0),
      S(3 downto 2) => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0\(1 downto 0),
      S(1) => \result_8_4_reg_624[20]_i_7_n_3\,
      S(0) => \result_8_4_reg_624[20]_i_8_n_3\
    );
\result_8_4_reg_624_reg[20]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_8_4_reg_624_reg[16]_i_10_n_3\,
      CO(3 downto 2) => \NLW_result_8_4_reg_624_reg[20]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^result_8_4_reg_624_reg[31]\(0),
      CO(0) => \NLW_result_8_4_reg_624_reg[20]_i_9_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_result_8_4_reg_624_reg[20]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_s_fu_103_p2(21),
      S(3 downto 1) => B"001",
      S(0) => p_0_in(21)
    );
\result_8_4_reg_624_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_8_4_reg_624_reg[20]_i_1_n_3\,
      CO(3) => \result_8_4_reg_624_reg[24]_i_1_n_3\,
      CO(2) => \result_8_4_reg_624_reg[24]_i_1_n_4\,
      CO(1) => \result_8_4_reg_624_reg[24]_i_1_n_5\,
      CO(0) => \result_8_4_reg_624_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_8_4_reg_624[20]_i_2_n_3\,
      DI(2) => \result_8_4_reg_624[20]_i_2_n_3\,
      DI(1) => \result_8_4_reg_624[20]_i_2_n_3\,
      DI(0) => \result_8_4_reg_624[20]_i_2_n_3\,
      O(3 downto 0) => \result_8_4_reg_624_reg[27]\(3 downto 0),
      S(3 downto 0) => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0\(3 downto 0)
    );
\result_8_4_reg_624_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_8_4_reg_624_reg[24]_i_1_n_3\,
      CO(3) => \NLW_result_8_4_reg_624_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \result_8_4_reg_624_reg[28]_i_1_n_4\,
      CO(1) => \result_8_4_reg_624_reg[28]_i_1_n_5\,
      CO(0) => \result_8_4_reg_624_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \result_8_4_reg_624[20]_i_2_n_3\,
      DI(1) => \result_8_4_reg_624[20]_i_2_n_3\,
      DI(0) => \result_8_4_reg_624[20]_i_2_n_3\,
      O(3 downto 0) => \result_8_4_reg_624_reg[31]_0\(3 downto 0),
      S(3 downto 0) => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1\(3 downto 0)
    );
\result_8_4_reg_624_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_8_4_reg_624_reg[0]_i_1_n_3\,
      CO(3) => \result_8_4_reg_624_reg[4]_i_1_n_3\,
      CO(2) => \result_8_4_reg_624_reg[4]_i_1_n_4\,
      CO(1) => \result_8_4_reg_624_reg[4]_i_1_n_5\,
      CO(0) => \result_8_4_reg_624_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_8_4_reg_624[4]_i_2_n_3\,
      DI(2) => \result_8_4_reg_624[4]_i_3_n_3\,
      DI(1) => \result_8_4_reg_624[4]_i_4_n_3\,
      DI(0) => \result_8_4_reg_624[4]_i_5_n_3\,
      O(3 downto 0) => \result_8_4_reg_624_reg[7]\(3 downto 0),
      S(3) => \result_8_4_reg_624[4]_i_6_n_3\,
      S(2) => \result_8_4_reg_624[4]_i_7_n_3\,
      S(1) => \result_8_4_reg_624[4]_i_8_n_3\,
      S(0) => \result_8_4_reg_624[4]_i_9_n_3\
    );
\result_8_4_reg_624_reg[4]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_8_4_reg_624_reg[0]_i_10_n_3\,
      CO(3) => \result_8_4_reg_624_reg[4]_i_10_n_3\,
      CO(2) => \result_8_4_reg_624_reg[4]_i_10_n_4\,
      CO(1) => \result_8_4_reg_624_reg[4]_i_10_n_5\,
      CO(0) => \result_8_4_reg_624_reg[4]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(8 downto 5),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
\result_8_4_reg_624_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_8_4_reg_624_reg[4]_i_1_n_3\,
      CO(3) => \result_8_4_reg_624_reg[8]_i_1_n_3\,
      CO(2) => \result_8_4_reg_624_reg[8]_i_1_n_4\,
      CO(1) => \result_8_4_reg_624_reg[8]_i_1_n_5\,
      CO(0) => \result_8_4_reg_624_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_8_4_reg_624[8]_i_2_n_3\,
      DI(2) => \result_8_4_reg_624[8]_i_3_n_3\,
      DI(1) => \result_8_4_reg_624[8]_i_4_n_3\,
      DI(0) => \result_8_4_reg_624[8]_i_5_n_3\,
      O(3 downto 0) => \result_8_4_reg_624_reg[11]\(3 downto 0),
      S(3) => \result_8_4_reg_624[8]_i_6_n_3\,
      S(2) => \result_8_4_reg_624[8]_i_7_n_3\,
      S(1) => \result_8_4_reg_624[8]_i_8_n_3\,
      S(0) => \result_8_4_reg_624[8]_i_9_n_3\
    );
\result_8_4_reg_624_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_8_4_reg_624_reg[4]_i_10_n_3\,
      CO(3) => \result_8_4_reg_624_reg[8]_i_10_n_3\,
      CO(2) => \result_8_4_reg_624_reg[8]_i_10_n_4\,
      CO(1) => \result_8_4_reg_624_reg[8]_i_10_n_5\,
      CO(0) => \result_8_4_reg_624_reg[8]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(12 downto 9),
      S(3 downto 0) => p_0_in(12 downto 9)
    );
\tmp_3_reg_137_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_9,
      Q => tmp_3_reg_137(0),
      R => '0'
    );
\tmp_3_reg_137_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_21,
      Q => tmp_3_reg_137(10),
      R => '0'
    );
\tmp_3_reg_137_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_20,
      Q => tmp_3_reg_137(11),
      R => '0'
    );
\tmp_3_reg_137_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_19,
      Q => tmp_3_reg_137(12),
      R => '0'
    );
\tmp_3_reg_137_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_18,
      Q => tmp_3_reg_137(13),
      R => '0'
    );
\tmp_3_reg_137_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_17,
      Q => tmp_3_reg_137(14),
      R => '0'
    );
\tmp_3_reg_137_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_16,
      Q => tmp_3_reg_137(15),
      R => '0'
    );
\tmp_3_reg_137_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_15,
      Q => tmp_3_reg_137(16),
      R => '0'
    );
\tmp_3_reg_137_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_14,
      Q => tmp_3_reg_137(17),
      R => '0'
    );
\tmp_3_reg_137_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_13,
      Q => tmp_3_reg_137(18),
      R => '0'
    );
\tmp_3_reg_137_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_12,
      Q => tmp_3_reg_137(19),
      R => '0'
    );
\tmp_3_reg_137_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_8,
      Q => tmp_3_reg_137(1),
      R => '0'
    );
\tmp_3_reg_137_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_11,
      Q => tmp_3_reg_137(20),
      R => '0'
    );
\tmp_3_reg_137_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_10,
      Q => tmp_3_reg_137(21),
      R => '0'
    );
\tmp_3_reg_137_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_7,
      Q => tmp_3_reg_137(2),
      R => '0'
    );
\tmp_3_reg_137_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_6,
      Q => tmp_3_reg_137(3),
      R => '0'
    );
\tmp_3_reg_137_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_5,
      Q => tmp_3_reg_137(4),
      R => '0'
    );
\tmp_3_reg_137_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_4,
      Q => tmp_3_reg_137(5),
      R => '0'
    );
\tmp_3_reg_137_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_3,
      Q => tmp_3_reg_137(6),
      R => '0'
    );
\tmp_3_reg_137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_24,
      Q => tmp_3_reg_137(7),
      R => '0'
    );
\tmp_3_reg_137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_23,
      Q => tmp_3_reg_137(8),
      R => '0'
    );
\tmp_3_reg_137_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_22,
      Q => tmp_3_reg_137(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_9 is
  port (
    ap_pipeline_reg_pp0_iter6_b_read_reg_117 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_9_4_reg_613_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_9_4_reg_613_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_9_4_reg_613_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_9_4_reg_613_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_9_4_reg_613_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_9_4_reg_613_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_9_4_reg_613_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_9_4_reg_613_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_66_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weight_9_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_V_data_V_0_sel_rd_reg_rep : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \inStream_V_data_V_0_payload_B_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \inStream_V_data_V_0_payload_A_reg[31]_rep\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_B_reg[31]_rep\ : in STD_LOGIC;
    ap_pipeline_reg_pp0_iter6_a_read_reg_122 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    result_9_4_reg_613_reg : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \result_9_2_reg_491_reg[21]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \inStream_V_data_V_0_payload_B_reg[31]_rep__0\ : in STD_LOGIC;
    \inStream_V_data_V_0_payload_A_reg[31]_rep__0\ : in STD_LOGIC;
    \inStream_V_data_V_0_sel_rd_reg_rep__2\ : in STD_LOGIC;
    \inStream_V_data_V_0_sel_rd_reg_rep__3\ : in STD_LOGIC;
    inStream_V_data_V_0_sel : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \inStream_V_data_V_0_payload_B_reg[31]_rep_0\ : in STD_LOGIC;
    inStream_V_data_V_0_sel_rd_reg_rep_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_9 : entity is "fixed_point_mul";
end design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_9;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_9 is
  signal a_assign_fu_44_p3 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal a_assign_reg_127 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \a_assign_reg_127[12]_i_3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[12]_i_6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[16]_i_6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[20]_i_6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[24]_i_6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[28]_i_6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_2_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[31]_i_4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_3__0_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[4]_i_6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_3_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_4_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_5_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127[8]_i_6_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__8_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__8_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[12]_i_2__8_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__8_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__8_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[16]_i_2__8_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__8_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__8_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[20]_i_2__8_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__8_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__8_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[24]_i_2__8_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__8_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__8_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[28]_i_2__8_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_1__7_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[31]_i_1__7_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__8_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__8_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[4]_i_2__8_n_6\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__8_n_3\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__8_n_4\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__8_n_5\ : STD_LOGIC;
  signal \a_assign_reg_127_reg[8]_i_2__8_n_6\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\ : STD_LOGIC;
  signal \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b_assign_reg_132 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cnn_fc_i50_o10_mubkb_U0_n_10 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_11 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_12 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_13 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_14 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_15 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_16 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_17 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_18 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_19 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_20 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_21 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_22 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_23 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_24 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_3 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_4 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_5 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_6 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_7 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_8 : STD_LOGIC;
  signal cnn_fc_i50_o10_mubkb_U0_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \result_9_4_reg_613[0]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[0]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[0]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[0]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[0]_i_6_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[0]_i_7_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[0]_i_8_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[0]_i_9_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[12]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[12]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[12]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[12]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[12]_i_6_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[12]_i_7_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[12]_i_8_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[12]_i_9_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[16]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[16]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[16]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[16]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[16]_i_6_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[16]_i_7_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[16]_i_8_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[16]_i_9_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[20]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[20]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[20]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[20]_i_7_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[20]_i_8_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[4]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[4]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[4]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[4]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[4]_i_6_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[4]_i_7_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[4]_i_8_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[4]_i_9_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[8]_i_2_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[8]_i_3_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[8]_i_4_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[8]_i_5_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[8]_i_6_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[8]_i_7_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[8]_i_8_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613[8]_i_9_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[0]_i_10_n_6\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[12]_i_10_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[12]_i_10_n_4\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[12]_i_10_n_5\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[12]_i_10_n_6\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[16]_i_10_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[16]_i_10_n_4\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[16]_i_10_n_5\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[16]_i_10_n_6\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \^result_9_4_reg_613_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \result_9_4_reg_613_reg[4]_i_10_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[4]_i_10_n_4\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[4]_i_10_n_5\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[4]_i_10_n_6\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \result_9_4_reg_613_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal tmp_2_fu_38_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_3_reg_137 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal tmp_fu_88_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal tmp_s_fu_103_p2 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal \NLW_a_assign_reg_127_reg[31]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_a_assign_reg_127_reg[31]_i_1__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_result_9_4_reg_613_reg[20]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_result_9_4_reg_613_reg[20]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_result_9_4_reg_613_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_809/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\ : label is "inst/\grp_fixed_point_mul_fu_809/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 ";
begin
  ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) <= \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0);
  \result_9_4_reg_613_reg[31]\(0) <= \^result_9_4_reg_613_reg[31]\(0);
\a_assign_reg_127[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(10),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(9),
      I5 => Q(9),
      O => a_assign_fu_44_p3(10)
    );
\a_assign_reg_127[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(11),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(10),
      I5 => Q(10),
      O => a_assign_fu_44_p3(11)
    );
\a_assign_reg_127[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(12),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(11),
      I5 => Q(11),
      O => a_assign_fu_44_p3(12)
    );
\a_assign_reg_127[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(11),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(11),
      O => \a_assign_reg_127[12]_i_3_n_3\
    );
\a_assign_reg_127[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(10),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(10),
      O => \a_assign_reg_127[12]_i_4_n_3\
    );
\a_assign_reg_127[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(9),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(9),
      O => \a_assign_reg_127[12]_i_5_n_3\
    );
\a_assign_reg_127[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(8),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(8),
      O => \a_assign_reg_127[12]_i_6_n_3\
    );
\a_assign_reg_127[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(13),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(12),
      I5 => Q(12),
      O => a_assign_fu_44_p3(13)
    );
\a_assign_reg_127[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(14),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(13),
      I5 => Q(13),
      O => a_assign_fu_44_p3(14)
    );
\a_assign_reg_127[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(15),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(14),
      I5 => Q(14),
      O => a_assign_fu_44_p3(15)
    );
\a_assign_reg_127[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(16),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(15),
      I5 => Q(15),
      O => a_assign_fu_44_p3(16)
    );
\a_assign_reg_127[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(15),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(15),
      O => \a_assign_reg_127[16]_i_3_n_3\
    );
\a_assign_reg_127[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(14),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(14),
      O => \a_assign_reg_127[16]_i_4_n_3\
    );
\a_assign_reg_127[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(13),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(13),
      O => \a_assign_reg_127[16]_i_5_n_3\
    );
\a_assign_reg_127[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(12),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(12),
      O => \a_assign_reg_127[16]_i_6_n_3\
    );
\a_assign_reg_127[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(17),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(16),
      I5 => Q(16),
      O => a_assign_fu_44_p3(17)
    );
\a_assign_reg_127[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(18),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(17),
      I5 => Q(17),
      O => a_assign_fu_44_p3(18)
    );
\a_assign_reg_127[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(19),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(18),
      I5 => Q(18),
      O => a_assign_fu_44_p3(19)
    );
\a_assign_reg_127[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => inStream_V_data_V_0_sel,
      I3 => tmp_2_fu_38_p2(1),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(0),
      I5 => Q(0),
      O => a_assign_fu_44_p3(1)
    );
\a_assign_reg_127[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(20),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(19),
      I5 => Q(19),
      O => a_assign_fu_44_p3(20)
    );
\a_assign_reg_127[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(19),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(19),
      O => \a_assign_reg_127[20]_i_3_n_3\
    );
\a_assign_reg_127[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(18),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(18),
      O => \a_assign_reg_127[20]_i_4_n_3\
    );
\a_assign_reg_127[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(17),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(17),
      O => \a_assign_reg_127[20]_i_5_n_3\
    );
\a_assign_reg_127[20]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(16),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(16),
      O => \a_assign_reg_127[20]_i_6_n_3\
    );
\a_assign_reg_127[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(21),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(20),
      I5 => Q(20),
      O => a_assign_fu_44_p3(21)
    );
\a_assign_reg_127[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(22),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(21),
      I5 => Q(21),
      O => a_assign_fu_44_p3(22)
    );
\a_assign_reg_127[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(23),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(22),
      I5 => Q(22),
      O => a_assign_fu_44_p3(23)
    );
\a_assign_reg_127[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(24),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(23),
      I5 => Q(23),
      O => a_assign_fu_44_p3(24)
    );
\a_assign_reg_127[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(23),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(23),
      O => \a_assign_reg_127[24]_i_3_n_3\
    );
\a_assign_reg_127[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(22),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(22),
      O => \a_assign_reg_127[24]_i_4_n_3\
    );
\a_assign_reg_127[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(21),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(21),
      O => \a_assign_reg_127[24]_i_5_n_3\
    );
\a_assign_reg_127[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(20),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(20),
      O => \a_assign_reg_127[24]_i_6_n_3\
    );
\a_assign_reg_127[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(25),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(24),
      I5 => Q(24),
      O => a_assign_fu_44_p3(25)
    );
\a_assign_reg_127[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(26),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(25),
      I5 => Q(25),
      O => a_assign_fu_44_p3(26)
    );
\a_assign_reg_127[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(27),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(26),
      I5 => Q(26),
      O => a_assign_fu_44_p3(27)
    );
\a_assign_reg_127[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(28),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(27),
      I5 => Q(27),
      O => a_assign_fu_44_p3(28)
    );
\a_assign_reg_127[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(27),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(27),
      O => \a_assign_reg_127[28]_i_3_n_3\
    );
\a_assign_reg_127[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(26),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(26),
      O => \a_assign_reg_127[28]_i_4_n_3\
    );
\a_assign_reg_127[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(25),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(25),
      O => \a_assign_reg_127[28]_i_5_n_3\
    );
\a_assign_reg_127[28]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(24),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(24),
      O => \a_assign_reg_127[28]_i_6_n_3\
    );
\a_assign_reg_127[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(29),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(28),
      I5 => Q(28),
      O => a_assign_fu_44_p3(29)
    );
\a_assign_reg_127[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => inStream_V_data_V_0_sel,
      I3 => tmp_2_fu_38_p2(2),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(1),
      I5 => Q(1),
      O => a_assign_fu_44_p3(2)
    );
\a_assign_reg_127[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]_rep__0\,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep__0\,
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__2\,
      I3 => tmp_2_fu_38_p2(30),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(29),
      I5 => Q(29),
      O => a_assign_fu_44_p3(30)
    );
\a_assign_reg_127[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => \inStream_V_data_V_0_payload_A_reg[31]_rep\,
      I2 => \inStream_V_data_V_0_payload_B_reg[31]_rep\,
      O => \a_assign_reg_127[31]_i_2_n_3\
    );
\a_assign_reg_127[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(29),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(29),
      O => \a_assign_reg_127[31]_i_3_n_3\
    );
\a_assign_reg_127[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(28),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(28),
      O => \a_assign_reg_127[31]_i_4_n_3\
    );
\a_assign_reg_127[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => inStream_V_data_V_0_sel,
      I3 => tmp_2_fu_38_p2(3),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(2),
      I5 => Q(2),
      O => a_assign_fu_44_p3(3)
    );
\a_assign_reg_127[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(4),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(3),
      I5 => Q(3),
      O => a_assign_fu_44_p3(4)
    );
\a_assign_reg_127[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(3),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(3),
      O => \a_assign_reg_127[4]_i_3__0_n_3\
    );
\a_assign_reg_127[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(2),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(2),
      O => \a_assign_reg_127[4]_i_4_n_3\
    );
\a_assign_reg_127[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(1),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(1),
      O => \a_assign_reg_127[4]_i_5_n_3\
    );
\a_assign_reg_127[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(0),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(0),
      O => \a_assign_reg_127[4]_i_6_n_3\
    );
\a_assign_reg_127[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(5),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(4),
      I5 => Q(4),
      O => a_assign_fu_44_p3(5)
    );
\a_assign_reg_127[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(6),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(5),
      I5 => Q(5),
      O => a_assign_fu_44_p3(6)
    );
\a_assign_reg_127[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(7),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(6),
      I5 => Q(6),
      O => a_assign_fu_44_p3(7)
    );
\a_assign_reg_127[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(8),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(7),
      I5 => Q(7),
      O => a_assign_fu_44_p3(8)
    );
\a_assign_reg_127[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(7),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(7),
      O => \a_assign_reg_127[8]_i_3_n_3\
    );
\a_assign_reg_127[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(6),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(6),
      O => \a_assign_reg_127[8]_i_4_n_3\
    );
\a_assign_reg_127[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(5),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(5),
      O => \a_assign_reg_127[8]_i_5_n_3\
    );
\a_assign_reg_127[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => inStream_V_data_V_0_sel_rd_reg_rep,
      I1 => Q(4),
      I2 => \inStream_V_data_V_0_payload_B_reg[31]\(4),
      O => \a_assign_reg_127[8]_i_6_n_3\
    );
\a_assign_reg_127[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF53AF03FC50AC00"
    )
        port map (
      I0 => \inStream_V_data_V_0_payload_B_reg[31]\(30),
      I1 => Q(30),
      I2 => \inStream_V_data_V_0_sel_rd_reg_rep__3\,
      I3 => tmp_2_fu_38_p2(9),
      I4 => \inStream_V_data_V_0_payload_B_reg[31]\(8),
      I5 => Q(8),
      O => a_assign_fu_44_p3(9)
    );
\a_assign_reg_127_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(10),
      Q => a_assign_reg_127(10),
      R => '0'
    );
\a_assign_reg_127_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(11),
      Q => a_assign_reg_127(11),
      R => '0'
    );
\a_assign_reg_127_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(12),
      Q => a_assign_reg_127(12),
      R => '0'
    );
\a_assign_reg_127_reg[12]_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[8]_i_2__8_n_3\,
      CO(3) => \a_assign_reg_127_reg[12]_i_2__8_n_3\,
      CO(2) => \a_assign_reg_127_reg[12]_i_2__8_n_4\,
      CO(1) => \a_assign_reg_127_reg[12]_i_2__8_n_5\,
      CO(0) => \a_assign_reg_127_reg[12]_i_2__8_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(12 downto 9),
      S(3) => \a_assign_reg_127[12]_i_3_n_3\,
      S(2) => \a_assign_reg_127[12]_i_4_n_3\,
      S(1) => \a_assign_reg_127[12]_i_5_n_3\,
      S(0) => \a_assign_reg_127[12]_i_6_n_3\
    );
\a_assign_reg_127_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(13),
      Q => a_assign_reg_127(13),
      R => '0'
    );
\a_assign_reg_127_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(14),
      Q => a_assign_reg_127(14),
      R => '0'
    );
\a_assign_reg_127_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(15),
      Q => a_assign_reg_127(15),
      R => '0'
    );
\a_assign_reg_127_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(16),
      Q => a_assign_reg_127(16),
      R => '0'
    );
\a_assign_reg_127_reg[16]_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[12]_i_2__8_n_3\,
      CO(3) => \a_assign_reg_127_reg[16]_i_2__8_n_3\,
      CO(2) => \a_assign_reg_127_reg[16]_i_2__8_n_4\,
      CO(1) => \a_assign_reg_127_reg[16]_i_2__8_n_5\,
      CO(0) => \a_assign_reg_127_reg[16]_i_2__8_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(16 downto 13),
      S(3) => \a_assign_reg_127[16]_i_3_n_3\,
      S(2) => \a_assign_reg_127[16]_i_4_n_3\,
      S(1) => \a_assign_reg_127[16]_i_5_n_3\,
      S(0) => \a_assign_reg_127[16]_i_6_n_3\
    );
\a_assign_reg_127_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(17),
      Q => a_assign_reg_127(17),
      R => '0'
    );
\a_assign_reg_127_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(18),
      Q => a_assign_reg_127(18),
      R => '0'
    );
\a_assign_reg_127_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(19),
      Q => a_assign_reg_127(19),
      R => '0'
    );
\a_assign_reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(1),
      Q => a_assign_reg_127(1),
      R => '0'
    );
\a_assign_reg_127_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(20),
      Q => a_assign_reg_127(20),
      R => '0'
    );
\a_assign_reg_127_reg[20]_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[16]_i_2__8_n_3\,
      CO(3) => \a_assign_reg_127_reg[20]_i_2__8_n_3\,
      CO(2) => \a_assign_reg_127_reg[20]_i_2__8_n_4\,
      CO(1) => \a_assign_reg_127_reg[20]_i_2__8_n_5\,
      CO(0) => \a_assign_reg_127_reg[20]_i_2__8_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(20 downto 17),
      S(3) => \a_assign_reg_127[20]_i_3_n_3\,
      S(2) => \a_assign_reg_127[20]_i_4_n_3\,
      S(1) => \a_assign_reg_127[20]_i_5_n_3\,
      S(0) => \a_assign_reg_127[20]_i_6_n_3\
    );
\a_assign_reg_127_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(21),
      Q => a_assign_reg_127(21),
      R => '0'
    );
\a_assign_reg_127_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(22),
      Q => a_assign_reg_127(22),
      R => '0'
    );
\a_assign_reg_127_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(23),
      Q => a_assign_reg_127(23),
      R => '0'
    );
\a_assign_reg_127_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(24),
      Q => a_assign_reg_127(24),
      R => '0'
    );
\a_assign_reg_127_reg[24]_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[20]_i_2__8_n_3\,
      CO(3) => \a_assign_reg_127_reg[24]_i_2__8_n_3\,
      CO(2) => \a_assign_reg_127_reg[24]_i_2__8_n_4\,
      CO(1) => \a_assign_reg_127_reg[24]_i_2__8_n_5\,
      CO(0) => \a_assign_reg_127_reg[24]_i_2__8_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(24 downto 21),
      S(3) => \a_assign_reg_127[24]_i_3_n_3\,
      S(2) => \a_assign_reg_127[24]_i_4_n_3\,
      S(1) => \a_assign_reg_127[24]_i_5_n_3\,
      S(0) => \a_assign_reg_127[24]_i_6_n_3\
    );
\a_assign_reg_127_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(25),
      Q => a_assign_reg_127(25),
      R => '0'
    );
\a_assign_reg_127_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(26),
      Q => a_assign_reg_127(26),
      R => '0'
    );
\a_assign_reg_127_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(27),
      Q => a_assign_reg_127(27),
      R => '0'
    );
\a_assign_reg_127_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(28),
      Q => a_assign_reg_127(28),
      R => '0'
    );
\a_assign_reg_127_reg[28]_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[24]_i_2__8_n_3\,
      CO(3) => \a_assign_reg_127_reg[28]_i_2__8_n_3\,
      CO(2) => \a_assign_reg_127_reg[28]_i_2__8_n_4\,
      CO(1) => \a_assign_reg_127_reg[28]_i_2__8_n_5\,
      CO(0) => \a_assign_reg_127_reg[28]_i_2__8_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(28 downto 25),
      S(3) => \a_assign_reg_127[28]_i_3_n_3\,
      S(2) => \a_assign_reg_127[28]_i_4_n_3\,
      S(1) => \a_assign_reg_127[28]_i_5_n_3\,
      S(0) => \a_assign_reg_127[28]_i_6_n_3\
    );
\a_assign_reg_127_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(29),
      Q => a_assign_reg_127(29),
      R => '0'
    );
\a_assign_reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(2),
      Q => a_assign_reg_127(2),
      R => '0'
    );
\a_assign_reg_127_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(30),
      Q => a_assign_reg_127(30),
      R => '0'
    );
\a_assign_reg_127_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => tmp_2_fu_38_p2(31),
      Q => a_assign_reg_127(31),
      R => \inStream_V_data_V_0_payload_B_reg[31]_rep_0\
    );
\a_assign_reg_127_reg[31]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[28]_i_2__8_n_3\,
      CO(3 downto 2) => \NLW_a_assign_reg_127_reg[31]_i_1__7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \a_assign_reg_127_reg[31]_i_1__7_n_5\,
      CO(0) => \a_assign_reg_127_reg[31]_i_1__7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_a_assign_reg_127_reg[31]_i_1__7_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_2_fu_38_p2(31 downto 29),
      S(3) => '0',
      S(2) => \a_assign_reg_127[31]_i_2_n_3\,
      S(1) => \a_assign_reg_127[31]_i_3_n_3\,
      S(0) => \a_assign_reg_127[31]_i_4_n_3\
    );
\a_assign_reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(3),
      Q => a_assign_reg_127(3),
      R => '0'
    );
\a_assign_reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(4),
      Q => a_assign_reg_127(4),
      R => '0'
    );
\a_assign_reg_127_reg[4]_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \a_assign_reg_127_reg[4]_i_2__8_n_3\,
      CO(2) => \a_assign_reg_127_reg[4]_i_2__8_n_4\,
      CO(1) => \a_assign_reg_127_reg[4]_i_2__8_n_5\,
      CO(0) => \a_assign_reg_127_reg[4]_i_2__8_n_6\,
      CYINIT => inStream_V_data_V_0_sel_rd_reg_rep_0,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(4 downto 1),
      S(3) => \a_assign_reg_127[4]_i_3__0_n_3\,
      S(2) => \a_assign_reg_127[4]_i_4_n_3\,
      S(1) => \a_assign_reg_127[4]_i_5_n_3\,
      S(0) => \a_assign_reg_127[4]_i_6_n_3\
    );
\a_assign_reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(5),
      Q => a_assign_reg_127(5),
      R => '0'
    );
\a_assign_reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(6),
      Q => a_assign_reg_127(6),
      R => '0'
    );
\a_assign_reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(7),
      Q => a_assign_reg_127(7),
      R => '0'
    );
\a_assign_reg_127_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(8),
      Q => a_assign_reg_127(8),
      R => '0'
    );
\a_assign_reg_127_reg[8]_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \a_assign_reg_127_reg[4]_i_2__8_n_3\,
      CO(3) => \a_assign_reg_127_reg[8]_i_2__8_n_3\,
      CO(2) => \a_assign_reg_127_reg[8]_i_2__8_n_4\,
      CO(1) => \a_assign_reg_127_reg[8]_i_2__8_n_5\,
      CO(0) => \a_assign_reg_127_reg[8]_i_2__8_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_2_fu_38_p2(8 downto 5),
      S(3) => \a_assign_reg_127[8]_i_3_n_3\,
      S(2) => \a_assign_reg_127[8]_i_4_n_3\,
      S(1) => \a_assign_reg_127[8]_i_5_n_3\,
      S(0) => \a_assign_reg_127[8]_i_6_n_3\
    );
\a_assign_reg_127_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => a_assign_fu_44_p3(9),
      Q => a_assign_reg_127(9),
      R => '0'
    );
\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => p_66_in,
      CLK => ap_clk,
      D => weight_9_q0(0),
      Q => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\
    );
\ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_3\,
      Q => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      R => '0'
    );
\b_assign_reg_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(0),
      Q => b_assign_reg_132(0),
      R => '0'
    );
\b_assign_reg_132_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(10),
      Q => b_assign_reg_132(10),
      R => '0'
    );
\b_assign_reg_132_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(11),
      Q => b_assign_reg_132(11),
      R => '0'
    );
\b_assign_reg_132_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(12),
      Q => b_assign_reg_132(12),
      R => '0'
    );
\b_assign_reg_132_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(13),
      Q => b_assign_reg_132(13),
      R => '0'
    );
\b_assign_reg_132_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(14),
      Q => b_assign_reg_132(14),
      R => '0'
    );
\b_assign_reg_132_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(15),
      Q => b_assign_reg_132(15),
      R => '0'
    );
\b_assign_reg_132_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(16),
      Q => b_assign_reg_132(16),
      R => '0'
    );
\b_assign_reg_132_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(17),
      Q => b_assign_reg_132(17),
      R => '0'
    );
\b_assign_reg_132_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(18),
      Q => b_assign_reg_132(18),
      R => '0'
    );
\b_assign_reg_132_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(19),
      Q => b_assign_reg_132(19),
      R => '0'
    );
\b_assign_reg_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(1),
      Q => b_assign_reg_132(1),
      R => '0'
    );
\b_assign_reg_132_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(20),
      Q => b_assign_reg_132(20),
      R => '0'
    );
\b_assign_reg_132_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(21),
      Q => b_assign_reg_132(21),
      R => '0'
    );
\b_assign_reg_132_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(22),
      Q => b_assign_reg_132(22),
      R => '0'
    );
\b_assign_reg_132_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(23),
      Q => b_assign_reg_132(23),
      R => '0'
    );
\b_assign_reg_132_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(24),
      Q => b_assign_reg_132(24),
      R => '0'
    );
\b_assign_reg_132_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(25),
      Q => b_assign_reg_132(25),
      R => '0'
    );
\b_assign_reg_132_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(26),
      Q => b_assign_reg_132(26),
      R => '0'
    );
\b_assign_reg_132_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(27),
      Q => b_assign_reg_132(27),
      R => '0'
    );
\b_assign_reg_132_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(28),
      Q => b_assign_reg_132(28),
      R => '0'
    );
\b_assign_reg_132_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(29),
      Q => b_assign_reg_132(29),
      R => '0'
    );
\b_assign_reg_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(2),
      Q => b_assign_reg_132(2),
      R => '0'
    );
\b_assign_reg_132_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(30),
      Q => b_assign_reg_132(30),
      R => '0'
    );
\b_assign_reg_132_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(31),
      Q => b_assign_reg_132(31),
      R => '0'
    );
\b_assign_reg_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(3),
      Q => b_assign_reg_132(3),
      R => '0'
    );
\b_assign_reg_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(4),
      Q => b_assign_reg_132(4),
      R => '0'
    );
\b_assign_reg_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(5),
      Q => b_assign_reg_132(5),
      R => '0'
    );
\b_assign_reg_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(6),
      Q => b_assign_reg_132(6),
      R => '0'
    );
\b_assign_reg_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(7),
      Q => b_assign_reg_132(7),
      R => '0'
    );
\b_assign_reg_132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(8),
      Q => b_assign_reg_132(8),
      R => '0'
    );
\b_assign_reg_132_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => D(9),
      Q => b_assign_reg_132(9),
      R => '0'
    );
cnn_fc_i50_o10_mubkb_U0: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mubkb
     port map (
      Q(31 downto 0) => b_assign_reg_132(31 downto 0),
      ap_clk => ap_clk,
      in0(31 downto 1) => a_assign_reg_127(31 downto 1),
      in0(0) => in0(0),
      p_66_in => p_66_in,
      \tmp_3_reg_137_reg[0]__0\ => cnn_fc_i50_o10_mubkb_U0_n_9,
      \tmp_3_reg_137_reg[1]__0\ => cnn_fc_i50_o10_mubkb_U0_n_8,
      \tmp_3_reg_137_reg[21]\(14) => cnn_fc_i50_o10_mubkb_U0_n_10,
      \tmp_3_reg_137_reg[21]\(13) => cnn_fc_i50_o10_mubkb_U0_n_11,
      \tmp_3_reg_137_reg[21]\(12) => cnn_fc_i50_o10_mubkb_U0_n_12,
      \tmp_3_reg_137_reg[21]\(11) => cnn_fc_i50_o10_mubkb_U0_n_13,
      \tmp_3_reg_137_reg[21]\(10) => cnn_fc_i50_o10_mubkb_U0_n_14,
      \tmp_3_reg_137_reg[21]\(9) => cnn_fc_i50_o10_mubkb_U0_n_15,
      \tmp_3_reg_137_reg[21]\(8) => cnn_fc_i50_o10_mubkb_U0_n_16,
      \tmp_3_reg_137_reg[21]\(7) => cnn_fc_i50_o10_mubkb_U0_n_17,
      \tmp_3_reg_137_reg[21]\(6) => cnn_fc_i50_o10_mubkb_U0_n_18,
      \tmp_3_reg_137_reg[21]\(5) => cnn_fc_i50_o10_mubkb_U0_n_19,
      \tmp_3_reg_137_reg[21]\(4) => cnn_fc_i50_o10_mubkb_U0_n_20,
      \tmp_3_reg_137_reg[21]\(3) => cnn_fc_i50_o10_mubkb_U0_n_21,
      \tmp_3_reg_137_reg[21]\(2) => cnn_fc_i50_o10_mubkb_U0_n_22,
      \tmp_3_reg_137_reg[21]\(1) => cnn_fc_i50_o10_mubkb_U0_n_23,
      \tmp_3_reg_137_reg[21]\(0) => cnn_fc_i50_o10_mubkb_U0_n_24,
      \tmp_3_reg_137_reg[2]__0\ => cnn_fc_i50_o10_mubkb_U0_n_7,
      \tmp_3_reg_137_reg[3]__0\ => cnn_fc_i50_o10_mubkb_U0_n_6,
      \tmp_3_reg_137_reg[4]__0\ => cnn_fc_i50_o10_mubkb_U0_n_5,
      \tmp_3_reg_137_reg[5]__0\ => cnn_fc_i50_o10_mubkb_U0_n_4,
      \tmp_3_reg_137_reg[6]__0\ => cnn_fc_i50_o10_mubkb_U0_n_3
    );
\result_9_4_reg_613[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I1 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      O => tmp_fu_88_p2(31)
    );
\result_9_4_reg_613[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      O => p_0_in(0)
    );
\result_9_4_reg_613[0]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(4),
      O => p_0_in(4)
    );
\result_9_4_reg_613[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(3),
      O => p_0_in(3)
    );
\result_9_4_reg_613[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(2),
      O => p_0_in(2)
    );
\result_9_4_reg_613[0]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(1),
      O => p_0_in(1)
    );
\result_9_4_reg_613[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(3),
      I3 => tmp_s_fu_103_p2(3),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_9_4_reg_613[0]_i_2_n_3\
    );
\result_9_4_reg_613[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(2),
      I3 => tmp_s_fu_103_p2(2),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_9_4_reg_613[0]_i_3_n_3\
    );
\result_9_4_reg_613[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(1),
      I3 => tmp_s_fu_103_p2(1),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_9_4_reg_613[0]_i_4_n_3\
    );
\result_9_4_reg_613[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      I1 => \ap_CS_fsm_reg[4]\(0),
      O => \result_9_4_reg_613[0]_i_5_n_3\
    );
\result_9_4_reg_613[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(3),
      I1 => tmp_3_reg_137(3),
      I2 => tmp_fu_88_p2(31),
      I3 => result_9_4_reg_613_reg(3),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_2_reg_491_reg[21]\(3),
      O => \result_9_4_reg_613[0]_i_6_n_3\
    );
\result_9_4_reg_613[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(2),
      I1 => tmp_3_reg_137(2),
      I2 => tmp_fu_88_p2(31),
      I3 => result_9_4_reg_613_reg(2),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_2_reg_491_reg[21]\(2),
      O => \result_9_4_reg_613[0]_i_7_n_3\
    );
\result_9_4_reg_613[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(1),
      I1 => tmp_3_reg_137(1),
      I2 => tmp_fu_88_p2(31),
      I3 => result_9_4_reg_613_reg(1),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_2_reg_491_reg[21]\(1),
      O => \result_9_4_reg_613[0]_i_8_n_3\
    );
\result_9_4_reg_613[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => tmp_3_reg_137(0),
      I1 => result_9_4_reg_613_reg(0),
      I2 => \ap_CS_fsm_reg[4]\(0),
      I3 => \result_9_2_reg_491_reg[21]\(0),
      O => \result_9_4_reg_613[0]_i_9_n_3\
    );
\result_9_4_reg_613[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(16),
      O => p_0_in(16)
    );
\result_9_4_reg_613[12]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(15),
      O => p_0_in(15)
    );
\result_9_4_reg_613[12]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(14),
      O => p_0_in(14)
    );
\result_9_4_reg_613[12]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(13),
      O => p_0_in(13)
    );
\result_9_4_reg_613[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(15),
      I3 => tmp_s_fu_103_p2(15),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_9_4_reg_613[12]_i_2_n_3\
    );
\result_9_4_reg_613[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(14),
      I3 => tmp_s_fu_103_p2(14),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_9_4_reg_613[12]_i_3_n_3\
    );
\result_9_4_reg_613[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(13),
      I3 => tmp_s_fu_103_p2(13),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_9_4_reg_613[12]_i_4_n_3\
    );
\result_9_4_reg_613[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(12),
      I3 => tmp_s_fu_103_p2(12),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_9_4_reg_613[12]_i_5_n_3\
    );
\result_9_4_reg_613[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(15),
      I1 => tmp_3_reg_137(15),
      I2 => tmp_fu_88_p2(31),
      I3 => result_9_4_reg_613_reg(15),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_2_reg_491_reg[21]\(15),
      O => \result_9_4_reg_613[12]_i_6_n_3\
    );
\result_9_4_reg_613[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(14),
      I1 => tmp_3_reg_137(14),
      I2 => tmp_fu_88_p2(31),
      I3 => result_9_4_reg_613_reg(14),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_2_reg_491_reg[21]\(14),
      O => \result_9_4_reg_613[12]_i_7_n_3\
    );
\result_9_4_reg_613[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(13),
      I1 => tmp_3_reg_137(13),
      I2 => tmp_fu_88_p2(31),
      I3 => result_9_4_reg_613_reg(13),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_2_reg_491_reg[21]\(13),
      O => \result_9_4_reg_613[12]_i_8_n_3\
    );
\result_9_4_reg_613[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(12),
      I1 => tmp_3_reg_137(12),
      I2 => tmp_fu_88_p2(31),
      I3 => result_9_4_reg_613_reg(12),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_2_reg_491_reg[21]\(12),
      O => \result_9_4_reg_613[12]_i_9_n_3\
    );
\result_9_4_reg_613[16]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(20),
      O => p_0_in(20)
    );
\result_9_4_reg_613[16]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(19),
      O => p_0_in(19)
    );
\result_9_4_reg_613[16]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(18),
      O => p_0_in(18)
    );
\result_9_4_reg_613[16]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(17),
      O => p_0_in(17)
    );
\result_9_4_reg_613[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(19),
      I3 => tmp_s_fu_103_p2(19),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_9_4_reg_613[16]_i_2_n_3\
    );
\result_9_4_reg_613[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(18),
      I3 => tmp_s_fu_103_p2(18),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_9_4_reg_613[16]_i_3_n_3\
    );
\result_9_4_reg_613[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(17),
      I3 => tmp_s_fu_103_p2(17),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_9_4_reg_613[16]_i_4_n_3\
    );
\result_9_4_reg_613[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(16),
      I3 => tmp_s_fu_103_p2(16),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_9_4_reg_613[16]_i_5_n_3\
    );
\result_9_4_reg_613[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(19),
      I1 => tmp_3_reg_137(19),
      I2 => tmp_fu_88_p2(31),
      I3 => result_9_4_reg_613_reg(19),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_2_reg_491_reg[21]\(19),
      O => \result_9_4_reg_613[16]_i_6_n_3\
    );
\result_9_4_reg_613[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(18),
      I1 => tmp_3_reg_137(18),
      I2 => tmp_fu_88_p2(31),
      I3 => result_9_4_reg_613_reg(18),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_2_reg_491_reg[21]\(18),
      O => \result_9_4_reg_613[16]_i_7_n_3\
    );
\result_9_4_reg_613[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(17),
      I1 => tmp_3_reg_137(17),
      I2 => tmp_fu_88_p2(31),
      I3 => result_9_4_reg_613_reg(17),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_2_reg_491_reg[21]\(17),
      O => \result_9_4_reg_613[16]_i_8_n_3\
    );
\result_9_4_reg_613[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(16),
      I1 => tmp_3_reg_137(16),
      I2 => tmp_fu_88_p2(31),
      I3 => result_9_4_reg_613_reg(16),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_2_reg_491_reg[21]\(16),
      O => \result_9_4_reg_613[16]_i_9_n_3\
    );
\result_9_4_reg_613[20]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(21),
      O => p_0_in(21)
    );
\result_9_4_reg_613[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \^result_9_4_reg_613_reg[31]\(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I3 => \ap_CS_fsm_reg[4]\(0),
      O => \result_9_4_reg_613[20]_i_2_n_3\
    );
\result_9_4_reg_613[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(21),
      I3 => tmp_s_fu_103_p2(21),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_9_4_reg_613[20]_i_3_n_3\
    );
\result_9_4_reg_613[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(20),
      I3 => tmp_s_fu_103_p2(20),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_9_4_reg_613[20]_i_4_n_3\
    );
\result_9_4_reg_613[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(21),
      I1 => tmp_3_reg_137(21),
      I2 => tmp_fu_88_p2(31),
      I3 => result_9_4_reg_613_reg(21),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_2_reg_491_reg[21]\(21),
      O => \result_9_4_reg_613[20]_i_7_n_3\
    );
\result_9_4_reg_613[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(20),
      I1 => tmp_3_reg_137(20),
      I2 => tmp_fu_88_p2(31),
      I3 => result_9_4_reg_613_reg(20),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_2_reg_491_reg[21]\(20),
      O => \result_9_4_reg_613[20]_i_8_n_3\
    );
\result_9_4_reg_613[4]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(8),
      O => p_0_in(8)
    );
\result_9_4_reg_613[4]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(7),
      O => p_0_in(7)
    );
\result_9_4_reg_613[4]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(6),
      O => p_0_in(6)
    );
\result_9_4_reg_613[4]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(5),
      O => p_0_in(5)
    );
\result_9_4_reg_613[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(7),
      I3 => tmp_s_fu_103_p2(7),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_9_4_reg_613[4]_i_2_n_3\
    );
\result_9_4_reg_613[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(6),
      I3 => tmp_s_fu_103_p2(6),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_9_4_reg_613[4]_i_3_n_3\
    );
\result_9_4_reg_613[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(5),
      I3 => tmp_s_fu_103_p2(5),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_9_4_reg_613[4]_i_4_n_3\
    );
\result_9_4_reg_613[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(4),
      I3 => tmp_s_fu_103_p2(4),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_9_4_reg_613[4]_i_5_n_3\
    );
\result_9_4_reg_613[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(7),
      I1 => tmp_3_reg_137(7),
      I2 => tmp_fu_88_p2(31),
      I3 => result_9_4_reg_613_reg(7),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_2_reg_491_reg[21]\(7),
      O => \result_9_4_reg_613[4]_i_6_n_3\
    );
\result_9_4_reg_613[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(6),
      I1 => tmp_3_reg_137(6),
      I2 => tmp_fu_88_p2(31),
      I3 => result_9_4_reg_613_reg(6),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_2_reg_491_reg[21]\(6),
      O => \result_9_4_reg_613[4]_i_7_n_3\
    );
\result_9_4_reg_613[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(5),
      I1 => tmp_3_reg_137(5),
      I2 => tmp_fu_88_p2(31),
      I3 => result_9_4_reg_613_reg(5),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_2_reg_491_reg[21]\(5),
      O => \result_9_4_reg_613[4]_i_8_n_3\
    );
\result_9_4_reg_613[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(4),
      I1 => tmp_3_reg_137(4),
      I2 => tmp_fu_88_p2(31),
      I3 => result_9_4_reg_613_reg(4),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_2_reg_491_reg[21]\(4),
      O => \result_9_4_reg_613[4]_i_9_n_3\
    );
\result_9_4_reg_613[8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(12),
      O => p_0_in(12)
    );
\result_9_4_reg_613[8]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(11),
      O => p_0_in(11)
    );
\result_9_4_reg_613[8]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(10),
      O => p_0_in(10)
    );
\result_9_4_reg_613[8]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_3_reg_137(9),
      O => p_0_in(9)
    );
\result_9_4_reg_613[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(11),
      I3 => tmp_s_fu_103_p2(11),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_9_4_reg_613[8]_i_2_n_3\
    );
\result_9_4_reg_613[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(10),
      I3 => tmp_s_fu_103_p2(10),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_9_4_reg_613[8]_i_3_n_3\
    );
\result_9_4_reg_613[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(9),
      I3 => tmp_s_fu_103_p2(9),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_9_4_reg_613[8]_i_4_n_3\
    );
\result_9_4_reg_613[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F690"
    )
        port map (
      I0 => ap_pipeline_reg_pp0_iter6_a_read_reg_122(0),
      I1 => \^ap_pipeline_reg_pp0_iter6_b_read_reg_117\(0),
      I2 => tmp_3_reg_137(8),
      I3 => tmp_s_fu_103_p2(8),
      I4 => \ap_CS_fsm_reg[4]\(0),
      O => \result_9_4_reg_613[8]_i_5_n_3\
    );
\result_9_4_reg_613[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(11),
      I1 => tmp_3_reg_137(11),
      I2 => tmp_fu_88_p2(31),
      I3 => result_9_4_reg_613_reg(11),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_2_reg_491_reg[21]\(11),
      O => \result_9_4_reg_613[8]_i_6_n_3\
    );
\result_9_4_reg_613[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(10),
      I1 => tmp_3_reg_137(10),
      I2 => tmp_fu_88_p2(31),
      I3 => result_9_4_reg_613_reg(10),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_2_reg_491_reg[21]\(10),
      O => \result_9_4_reg_613[8]_i_7_n_3\
    );
\result_9_4_reg_613[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(9),
      I1 => tmp_3_reg_137(9),
      I2 => tmp_fu_88_p2(31),
      I3 => result_9_4_reg_613_reg(9),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_2_reg_491_reg[21]\(9),
      O => \result_9_4_reg_613[8]_i_8_n_3\
    );
\result_9_4_reg_613[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF53AC000053AC"
    )
        port map (
      I0 => tmp_s_fu_103_p2(8),
      I1 => tmp_3_reg_137(8),
      I2 => tmp_fu_88_p2(31),
      I3 => result_9_4_reg_613_reg(8),
      I4 => \ap_CS_fsm_reg[4]\(0),
      I5 => \result_9_2_reg_491_reg[21]\(8),
      O => \result_9_4_reg_613[8]_i_9_n_3\
    );
\result_9_4_reg_613_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_9_4_reg_613_reg[0]_i_1_n_3\,
      CO(2) => \result_9_4_reg_613_reg[0]_i_1_n_4\,
      CO(1) => \result_9_4_reg_613_reg[0]_i_1_n_5\,
      CO(0) => \result_9_4_reg_613_reg[0]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_4_reg_613[0]_i_2_n_3\,
      DI(2) => \result_9_4_reg_613[0]_i_3_n_3\,
      DI(1) => \result_9_4_reg_613[0]_i_4_n_3\,
      DI(0) => \result_9_4_reg_613[0]_i_5_n_3\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \result_9_4_reg_613[0]_i_6_n_3\,
      S(2) => \result_9_4_reg_613[0]_i_7_n_3\,
      S(1) => \result_9_4_reg_613[0]_i_8_n_3\,
      S(0) => \result_9_4_reg_613[0]_i_9_n_3\
    );
\result_9_4_reg_613_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \result_9_4_reg_613_reg[0]_i_10_n_3\,
      CO(2) => \result_9_4_reg_613_reg[0]_i_10_n_4\,
      CO(1) => \result_9_4_reg_613_reg[0]_i_10_n_5\,
      CO(0) => \result_9_4_reg_613_reg[0]_i_10_n_6\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(4 downto 1),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\result_9_4_reg_613_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_4_reg_613_reg[8]_i_1_n_3\,
      CO(3) => \result_9_4_reg_613_reg[12]_i_1_n_3\,
      CO(2) => \result_9_4_reg_613_reg[12]_i_1_n_4\,
      CO(1) => \result_9_4_reg_613_reg[12]_i_1_n_5\,
      CO(0) => \result_9_4_reg_613_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_4_reg_613[12]_i_2_n_3\,
      DI(2) => \result_9_4_reg_613[12]_i_3_n_3\,
      DI(1) => \result_9_4_reg_613[12]_i_4_n_3\,
      DI(0) => \result_9_4_reg_613[12]_i_5_n_3\,
      O(3 downto 0) => \result_9_4_reg_613_reg[15]\(3 downto 0),
      S(3) => \result_9_4_reg_613[12]_i_6_n_3\,
      S(2) => \result_9_4_reg_613[12]_i_7_n_3\,
      S(1) => \result_9_4_reg_613[12]_i_8_n_3\,
      S(0) => \result_9_4_reg_613[12]_i_9_n_3\
    );
\result_9_4_reg_613_reg[12]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_4_reg_613_reg[8]_i_10_n_3\,
      CO(3) => \result_9_4_reg_613_reg[12]_i_10_n_3\,
      CO(2) => \result_9_4_reg_613_reg[12]_i_10_n_4\,
      CO(1) => \result_9_4_reg_613_reg[12]_i_10_n_5\,
      CO(0) => \result_9_4_reg_613_reg[12]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(16 downto 13),
      S(3 downto 0) => p_0_in(16 downto 13)
    );
\result_9_4_reg_613_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_4_reg_613_reg[12]_i_1_n_3\,
      CO(3) => \result_9_4_reg_613_reg[16]_i_1_n_3\,
      CO(2) => \result_9_4_reg_613_reg[16]_i_1_n_4\,
      CO(1) => \result_9_4_reg_613_reg[16]_i_1_n_5\,
      CO(0) => \result_9_4_reg_613_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_4_reg_613[16]_i_2_n_3\,
      DI(2) => \result_9_4_reg_613[16]_i_3_n_3\,
      DI(1) => \result_9_4_reg_613[16]_i_4_n_3\,
      DI(0) => \result_9_4_reg_613[16]_i_5_n_3\,
      O(3 downto 0) => \result_9_4_reg_613_reg[19]\(3 downto 0),
      S(3) => \result_9_4_reg_613[16]_i_6_n_3\,
      S(2) => \result_9_4_reg_613[16]_i_7_n_3\,
      S(1) => \result_9_4_reg_613[16]_i_8_n_3\,
      S(0) => \result_9_4_reg_613[16]_i_9_n_3\
    );
\result_9_4_reg_613_reg[16]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_4_reg_613_reg[12]_i_10_n_3\,
      CO(3) => \result_9_4_reg_613_reg[16]_i_10_n_3\,
      CO(2) => \result_9_4_reg_613_reg[16]_i_10_n_4\,
      CO(1) => \result_9_4_reg_613_reg[16]_i_10_n_5\,
      CO(0) => \result_9_4_reg_613_reg[16]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(20 downto 17),
      S(3 downto 0) => p_0_in(20 downto 17)
    );
\result_9_4_reg_613_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_4_reg_613_reg[16]_i_1_n_3\,
      CO(3) => \result_9_4_reg_613_reg[20]_i_1_n_3\,
      CO(2) => \result_9_4_reg_613_reg[20]_i_1_n_4\,
      CO(1) => \result_9_4_reg_613_reg[20]_i_1_n_5\,
      CO(0) => \result_9_4_reg_613_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_4_reg_613[20]_i_2_n_3\,
      DI(2) => \result_9_4_reg_613[20]_i_2_n_3\,
      DI(1) => \result_9_4_reg_613[20]_i_3_n_3\,
      DI(0) => \result_9_4_reg_613[20]_i_4_n_3\,
      O(3 downto 0) => \result_9_4_reg_613_reg[23]\(3 downto 0),
      S(3 downto 2) => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0\(1 downto 0),
      S(1) => \result_9_4_reg_613[20]_i_7_n_3\,
      S(0) => \result_9_4_reg_613[20]_i_8_n_3\
    );
\result_9_4_reg_613_reg[20]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_4_reg_613_reg[16]_i_10_n_3\,
      CO(3 downto 2) => \NLW_result_9_4_reg_613_reg[20]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^result_9_4_reg_613_reg[31]\(0),
      CO(0) => \NLW_result_9_4_reg_613_reg[20]_i_9_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_result_9_4_reg_613_reg[20]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_s_fu_103_p2(21),
      S(3 downto 1) => B"001",
      S(0) => p_0_in(21)
    );
\result_9_4_reg_613_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_4_reg_613_reg[20]_i_1_n_3\,
      CO(3) => \result_9_4_reg_613_reg[24]_i_1_n_3\,
      CO(2) => \result_9_4_reg_613_reg[24]_i_1_n_4\,
      CO(1) => \result_9_4_reg_613_reg[24]_i_1_n_5\,
      CO(0) => \result_9_4_reg_613_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_4_reg_613[20]_i_2_n_3\,
      DI(2) => \result_9_4_reg_613[20]_i_2_n_3\,
      DI(1) => \result_9_4_reg_613[20]_i_2_n_3\,
      DI(0) => \result_9_4_reg_613[20]_i_2_n_3\,
      O(3 downto 0) => \result_9_4_reg_613_reg[27]\(3 downto 0),
      S(3 downto 0) => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0\(3 downto 0)
    );
\result_9_4_reg_613_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_4_reg_613_reg[24]_i_1_n_3\,
      CO(3) => \NLW_result_9_4_reg_613_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \result_9_4_reg_613_reg[28]_i_1_n_4\,
      CO(1) => \result_9_4_reg_613_reg[28]_i_1_n_5\,
      CO(0) => \result_9_4_reg_613_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \result_9_4_reg_613[20]_i_2_n_3\,
      DI(1) => \result_9_4_reg_613[20]_i_2_n_3\,
      DI(0) => \result_9_4_reg_613[20]_i_2_n_3\,
      O(3 downto 0) => \result_9_4_reg_613_reg[31]_0\(3 downto 0),
      S(3 downto 0) => \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1\(3 downto 0)
    );
\result_9_4_reg_613_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_4_reg_613_reg[0]_i_1_n_3\,
      CO(3) => \result_9_4_reg_613_reg[4]_i_1_n_3\,
      CO(2) => \result_9_4_reg_613_reg[4]_i_1_n_4\,
      CO(1) => \result_9_4_reg_613_reg[4]_i_1_n_5\,
      CO(0) => \result_9_4_reg_613_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_4_reg_613[4]_i_2_n_3\,
      DI(2) => \result_9_4_reg_613[4]_i_3_n_3\,
      DI(1) => \result_9_4_reg_613[4]_i_4_n_3\,
      DI(0) => \result_9_4_reg_613[4]_i_5_n_3\,
      O(3 downto 0) => \result_9_4_reg_613_reg[7]\(3 downto 0),
      S(3) => \result_9_4_reg_613[4]_i_6_n_3\,
      S(2) => \result_9_4_reg_613[4]_i_7_n_3\,
      S(1) => \result_9_4_reg_613[4]_i_8_n_3\,
      S(0) => \result_9_4_reg_613[4]_i_9_n_3\
    );
\result_9_4_reg_613_reg[4]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_4_reg_613_reg[0]_i_10_n_3\,
      CO(3) => \result_9_4_reg_613_reg[4]_i_10_n_3\,
      CO(2) => \result_9_4_reg_613_reg[4]_i_10_n_4\,
      CO(1) => \result_9_4_reg_613_reg[4]_i_10_n_5\,
      CO(0) => \result_9_4_reg_613_reg[4]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(8 downto 5),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
\result_9_4_reg_613_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_4_reg_613_reg[4]_i_1_n_3\,
      CO(3) => \result_9_4_reg_613_reg[8]_i_1_n_3\,
      CO(2) => \result_9_4_reg_613_reg[8]_i_1_n_4\,
      CO(1) => \result_9_4_reg_613_reg[8]_i_1_n_5\,
      CO(0) => \result_9_4_reg_613_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \result_9_4_reg_613[8]_i_2_n_3\,
      DI(2) => \result_9_4_reg_613[8]_i_3_n_3\,
      DI(1) => \result_9_4_reg_613[8]_i_4_n_3\,
      DI(0) => \result_9_4_reg_613[8]_i_5_n_3\,
      O(3 downto 0) => \result_9_4_reg_613_reg[11]\(3 downto 0),
      S(3) => \result_9_4_reg_613[8]_i_6_n_3\,
      S(2) => \result_9_4_reg_613[8]_i_7_n_3\,
      S(1) => \result_9_4_reg_613[8]_i_8_n_3\,
      S(0) => \result_9_4_reg_613[8]_i_9_n_3\
    );
\result_9_4_reg_613_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \result_9_4_reg_613_reg[4]_i_10_n_3\,
      CO(3) => \result_9_4_reg_613_reg[8]_i_10_n_3\,
      CO(2) => \result_9_4_reg_613_reg[8]_i_10_n_4\,
      CO(1) => \result_9_4_reg_613_reg[8]_i_10_n_5\,
      CO(0) => \result_9_4_reg_613_reg[8]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_103_p2(12 downto 9),
      S(3 downto 0) => p_0_in(12 downto 9)
    );
\tmp_3_reg_137_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_9,
      Q => tmp_3_reg_137(0),
      R => '0'
    );
\tmp_3_reg_137_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_21,
      Q => tmp_3_reg_137(10),
      R => '0'
    );
\tmp_3_reg_137_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_20,
      Q => tmp_3_reg_137(11),
      R => '0'
    );
\tmp_3_reg_137_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_19,
      Q => tmp_3_reg_137(12),
      R => '0'
    );
\tmp_3_reg_137_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_18,
      Q => tmp_3_reg_137(13),
      R => '0'
    );
\tmp_3_reg_137_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_17,
      Q => tmp_3_reg_137(14),
      R => '0'
    );
\tmp_3_reg_137_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_16,
      Q => tmp_3_reg_137(15),
      R => '0'
    );
\tmp_3_reg_137_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_15,
      Q => tmp_3_reg_137(16),
      R => '0'
    );
\tmp_3_reg_137_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_14,
      Q => tmp_3_reg_137(17),
      R => '0'
    );
\tmp_3_reg_137_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_13,
      Q => tmp_3_reg_137(18),
      R => '0'
    );
\tmp_3_reg_137_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_12,
      Q => tmp_3_reg_137(19),
      R => '0'
    );
\tmp_3_reg_137_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_8,
      Q => tmp_3_reg_137(1),
      R => '0'
    );
\tmp_3_reg_137_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_11,
      Q => tmp_3_reg_137(20),
      R => '0'
    );
\tmp_3_reg_137_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_10,
      Q => tmp_3_reg_137(21),
      R => '0'
    );
\tmp_3_reg_137_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_7,
      Q => tmp_3_reg_137(2),
      R => '0'
    );
\tmp_3_reg_137_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_6,
      Q => tmp_3_reg_137(3),
      R => '0'
    );
\tmp_3_reg_137_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_5,
      Q => tmp_3_reg_137(4),
      R => '0'
    );
\tmp_3_reg_137_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_4,
      Q => tmp_3_reg_137(5),
      R => '0'
    );
\tmp_3_reg_137_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_3,
      Q => tmp_3_reg_137(6),
      R => '0'
    );
\tmp_3_reg_137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_24,
      Q => tmp_3_reg_137(7),
      R => '0'
    );
\tmp_3_reg_137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_23,
      Q => tmp_3_reg_137(8),
      R => '0'
    );
\tmp_3_reg_137_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => cnn_fc_i50_o10_mubkb_U0_n_22,
      Q => tmp_3_reg_137(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    inStream_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    inStream_TVALID : in STD_LOGIC;
    inStream_TREADY : out STD_LOGIC;
    inStream_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    inStream_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    inStream_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    inStream_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    inStream_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    outStream_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    outStream_TVALID : out STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    outStream_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    outStream_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    outStream_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    outStream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    outStream_TID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    outStream_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is 12;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "cnn_fc_i50_o10";
  attribute ap_ST_fsm_pp1_stage0 : string;
  attribute ap_ST_fsm_pp1_stage0 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "9'b000001000";
  attribute ap_ST_fsm_pp2_stage0 : string;
  attribute ap_ST_fsm_pp2_stage0 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "9'b000100000";
  attribute ap_ST_fsm_pp3_stage0 : string;
  attribute ap_ST_fsm_pp3_stage0 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "9'b010000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "9'b000000001";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "9'b001000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "9'b000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "9'b100000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "9'b000000100";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "9'b000010000";
  attribute ap_const_int64_8 : integer;
  attribute ap_const_int64_8 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is 8;
  attribute ap_const_lv2_0 : string;
  attribute ap_const_lv2_0 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "2'b00";
  attribute ap_const_lv2_1 : string;
  attribute ap_const_lv2_1 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "2'b01";
  attribute ap_const_lv2_2 : string;
  attribute ap_const_lv2_2 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "2'b10";
  attribute ap_const_lv2_3 : string;
  attribute ap_const_lv2_3 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "2'b11";
  attribute ap_const_lv31_0 : string;
  attribute ap_const_lv31_0 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "31'b0000000000000000000000000000000";
  attribute ap_const_lv32_0 : integer;
  attribute ap_const_lv32_0 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is 0;
  attribute ap_const_lv32_1 : integer;
  attribute ap_const_lv32_1 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is 1;
  attribute ap_const_lv32_1F : integer;
  attribute ap_const_lv32_1F of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is 31;
  attribute ap_const_lv32_2 : integer;
  attribute ap_const_lv32_2 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is 2;
  attribute ap_const_lv32_3 : integer;
  attribute ap_const_lv32_3 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is 3;
  attribute ap_const_lv32_4 : integer;
  attribute ap_const_lv32_4 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is 4;
  attribute ap_const_lv32_5 : integer;
  attribute ap_const_lv32_5 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is 5;
  attribute ap_const_lv32_6 : integer;
  attribute ap_const_lv32_6 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is 6;
  attribute ap_const_lv32_7 : integer;
  attribute ap_const_lv32_7 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is 7;
  attribute ap_const_lv32_8 : integer;
  attribute ap_const_lv32_8 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is 8;
  attribute ap_const_lv4_0 : string;
  attribute ap_const_lv4_0 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "4'b0000";
  attribute ap_const_lv4_1 : string;
  attribute ap_const_lv4_1 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "4'b0001";
  attribute ap_const_lv4_2 : string;
  attribute ap_const_lv4_2 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "4'b0010";
  attribute ap_const_lv4_3 : string;
  attribute ap_const_lv4_3 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "4'b0011";
  attribute ap_const_lv4_4 : string;
  attribute ap_const_lv4_4 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "4'b0100";
  attribute ap_const_lv4_5 : string;
  attribute ap_const_lv4_5 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "4'b0101";
  attribute ap_const_lv4_6 : string;
  attribute ap_const_lv4_6 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "4'b0110";
  attribute ap_const_lv4_7 : string;
  attribute ap_const_lv4_7 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "4'b0111";
  attribute ap_const_lv4_8 : string;
  attribute ap_const_lv4_8 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "4'b1000";
  attribute ap_const_lv4_9 : string;
  attribute ap_const_lv4_9 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "4'b1001";
  attribute ap_const_lv4_A : string;
  attribute ap_const_lv4_A of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "4'b1010";
  attribute ap_const_lv4_F : string;
  attribute ap_const_lv4_F of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "4'b1111";
  attribute ap_const_lv5_0 : string;
  attribute ap_const_lv5_0 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "5'b00000";
  attribute ap_const_lv6_0 : string;
  attribute ap_const_lv6_0 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "6'b000000";
  attribute ap_const_lv6_1 : string;
  attribute ap_const_lv6_1 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "6'b000001";
  attribute ap_const_lv6_32 : string;
  attribute ap_const_lv6_32 of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "6'b110010";
  attribute hls_module : string;
  attribute hls_module of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 : entity is "yes";
end design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal a_assign_reg_127 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[1]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_3_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state20 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_NS_fsm6 : STD_LOGIC;
  signal ap_condition_1889 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter8_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter8_reg_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter0_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter1_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter2_i_1_n_3 : STD_LOGIC;
  signal ap_pipeline_reg_pp0_iter6_a_read_reg_122 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ap_pipeline_reg_pp0_iter6_b_read_reg_117 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ap_pipeline_reg_pp0_iter6_b_read_reg_117_10 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ap_pipeline_reg_pp0_iter6_b_read_reg_117_11 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ap_pipeline_reg_pp0_iter6_b_read_reg_117_12 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ap_pipeline_reg_pp0_iter6_b_read_reg_117_13 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ap_pipeline_reg_pp0_iter6_b_read_reg_117_14 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ap_pipeline_reg_pp0_iter6_b_read_reg_117_15 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ap_pipeline_reg_pp0_iter6_b_read_reg_117_16 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ap_pipeline_reg_pp0_iter6_b_read_reg_117_9 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ap_pipeline_reg_pp2_iter1_exitcond3_reg_1800 : STD_LOGIC;
  signal \ap_pipeline_reg_pp2_iter6_exitcond3_reg_1800_reg[0]_srl5_n_3\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp2_iter7_exitcond3_reg_1800_reg[0]__0_n_3\ : STD_LOGIC;
  signal \ap_pipeline_reg_pp3_iter1_exitcond_reg_1914[0]_i_1_n_3\ : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal b_assign_fu_66_p3 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal b_assign_fu_66_p3_0 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal b_assign_fu_66_p3_1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal b_assign_fu_66_p3_2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal b_assign_fu_66_p3_3 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal b_assign_fu_66_p3_4 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal b_assign_fu_66_p3_5 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal b_assign_fu_66_p3_6 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal b_assign_fu_66_p3_7 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal b_assign_fu_66_p3_8 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \b_assign_reg_132[31]_i_5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[0]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[0]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[0]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[0]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[0]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[0]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[10]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[10]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[10]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[10]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[10]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[10]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[10]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[10]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[10]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[11]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[11]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[11]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[11]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[11]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[11]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[11]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[11]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[11]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_3__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_3__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_3__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_3__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_3__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_3__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_3__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_3__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_3__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[13]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[13]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[13]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[13]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[13]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[13]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[13]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[13]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[13]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[13]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[14]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[14]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[14]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[14]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[14]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[14]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[14]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[14]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[14]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[15]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[15]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[15]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[15]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[15]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[15]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[15]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[15]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[15]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_3__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_3__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_3__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_3__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_3__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_3__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_3__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_3__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_3__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[16]_i_3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[17]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[17]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[17]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[17]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[17]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[17]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[17]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[17]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[17]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[18]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[18]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[18]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[18]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[18]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[18]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[18]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[18]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[18]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[18]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[19]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[19]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[19]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[19]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[19]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[19]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[19]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[19]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[19]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[1]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[1]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[1]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[1]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[1]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[1]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[1]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[1]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[1]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_3__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_3__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_3__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_3__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_3__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_3__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_3__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_3__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_3__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[20]_i_3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[21]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[21]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[21]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[21]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[21]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[21]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[21]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[21]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[21]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[21]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[22]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[22]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[22]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[22]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[22]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[22]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[22]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[22]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[22]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[23]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[23]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[23]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[23]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[23]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[23]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[23]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[23]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[23]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_3__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_3__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_3__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_3__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_3__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_3__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_3__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_3__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_3__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[24]_i_3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[25]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[25]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[25]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[25]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[25]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[25]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[25]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[25]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[25]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[25]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[26]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[26]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[26]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[26]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[26]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[26]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[26]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[26]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[26]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[27]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[27]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[27]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[27]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[27]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[27]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[27]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[27]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[27]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_3__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_3__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_3__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_3__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_3__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_3__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_3__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_3__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_3__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[28]_i_3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[29]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[29]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[29]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[29]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[29]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[29]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[29]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[29]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[29]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[29]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[2]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[2]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[2]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[2]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[2]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[2]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[2]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[2]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[2]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[30]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[30]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[30]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[30]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[30]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[30]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[30]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[30]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[30]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[30]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[3]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[3]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[3]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[3]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[3]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[3]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[3]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[3]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[3]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_3__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_3__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_3__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_3__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_3__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_3__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_3__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_3__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_3__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[5]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[5]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[5]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[5]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[5]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[5]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[5]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[5]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[5]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[6]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[6]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[6]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[6]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[6]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[6]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[6]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[6]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[6]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[7]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[7]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[7]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[7]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[7]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[7]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[7]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[7]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[7]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_3__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_3__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_3__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_3__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_3__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_3__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_3__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_3__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_3__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[9]_i_2__0_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[9]_i_2__1_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[9]_i_2__2_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[9]_i_2__3_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[9]_i_2__4_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[9]_i_2__5_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[9]_i_2__6_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[9]_i_2__7_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[9]_i_2__8_n_3\ : STD_LOGIC;
  signal \b_assign_reg_132_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal bias_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal bias_ce0 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_10 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_100 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_101 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_1015 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_102 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_103 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_104 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_1048 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_105 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_106 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_107 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_108 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_1082 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_1083 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_1084 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_1085 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_1086 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_1087 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_1088 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_1089 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_109 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_1090 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_1091 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_1092 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_11 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_110 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_111 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_112 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_113 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_114 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_115 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_116 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_117 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_118 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_119 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_12 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_120 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_121 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_122 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_123 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_124 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_125 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_126 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_127 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_128 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_129 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_13 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_130 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_131 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_132 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_133 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_134 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_135 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_136 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_137 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_138 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_139 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_14 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_140 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_141 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_142 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_143 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_144 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_145 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_146 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_147 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_148 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_149 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_15 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_150 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_151 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_152 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_153 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_154 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_155 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_156 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_157 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_158 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_159 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_16 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_160 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_161 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_162 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_163 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_164 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_165 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_166 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_167 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_168 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_169 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_17 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_170 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_171 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_172 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_173 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_174 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_175 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_176 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_177 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_178 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_179 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_18 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_180 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_181 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_182 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_183 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_184 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_185 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_186 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_187 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_188 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_189 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_19 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_190 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_191 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_192 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_193 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_194 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_195 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_196 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_197 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_198 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_199 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_20 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_200 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_201 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_202 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_203 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_204 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_205 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_206 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_207 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_208 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_209 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_21 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_210 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_211 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_212 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_213 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_214 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_215 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_216 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_217 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_218 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_219 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_22 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_220 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_221 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_222 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_223 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_224 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_225 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_226 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_227 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_228 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_229 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_23 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_230 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_231 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_232 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_233 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_234 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_235 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_236 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_237 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_238 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_239 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_24 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_240 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_241 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_242 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_243 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_244 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_245 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_246 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_247 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_248 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_249 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_25 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_250 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_251 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_252 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_253 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_254 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_255 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_256 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_257 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_258 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_259 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_26 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_260 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_261 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_262 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_263 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_264 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_265 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_266 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_267 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_268 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_269 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_27 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_270 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_271 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_272 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_273 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_274 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_275 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_276 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_277 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_278 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_279 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_28 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_280 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_281 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_282 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_283 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_284 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_285 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_286 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_287 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_288 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_289 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_29 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_290 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_291 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_292 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_293 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_294 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_295 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_296 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_297 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_298 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_299 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_3 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_30 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_300 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_301 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_302 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_303 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_304 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_305 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_306 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_307 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_308 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_309 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_31 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_310 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_311 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_312 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_313 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_314 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_315 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_316 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_317 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_318 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_319 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_32 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_320 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_321 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_322 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_323 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_324 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_325 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_326 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_327 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_328 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_329 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_33 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_330 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_331 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_332 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_333 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_334 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_335 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_336 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_337 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_338 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_339 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_34 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_340 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_341 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_342 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_343 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_344 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_345 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_346 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_347 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_348 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_349 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_35 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_350 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_351 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_352 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_353 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_354 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_355 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_356 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_357 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_358 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_359 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_36 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_360 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_361 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_362 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_363 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_364 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_365 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_366 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_367 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_368 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_369 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_37 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_370 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_371 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_372 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_373 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_374 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_375 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_376 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_377 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_378 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_379 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_38 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_380 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_381 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_382 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_383 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_384 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_385 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_386 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_387 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_388 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_389 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_39 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_390 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_391 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_392 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_393 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_394 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_395 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_396 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_397 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_398 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_399 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_4 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_40 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_400 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_401 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_402 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_403 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_404 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_405 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_406 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_407 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_408 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_409 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_41 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_410 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_411 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_412 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_413 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_414 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_415 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_416 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_417 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_418 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_419 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_42 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_420 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_421 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_422 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_423 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_424 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_425 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_426 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_427 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_428 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_429 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_43 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_430 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_431 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_432 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_433 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_434 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_435 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_436 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_437 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_438 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_439 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_44 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_440 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_441 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_442 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_443 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_444 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_445 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_446 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_447 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_448 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_449 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_45 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_450 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_451 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_452 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_453 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_454 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_455 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_456 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_457 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_458 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_459 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_46 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_460 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_461 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_462 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_463 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_464 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_465 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_466 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_467 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_468 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_469 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_47 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_470 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_471 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_472 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_473 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_474 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_475 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_476 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_477 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_478 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_479 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_48 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_480 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_481 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_482 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_483 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_484 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_485 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_486 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_487 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_488 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_489 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_49 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_490 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_491 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_492 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_493 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_494 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_495 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_496 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_497 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_498 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_499 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_5 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_50 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_500 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_501 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_502 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_503 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_504 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_505 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_506 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_507 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_508 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_509 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_51 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_510 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_511 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_512 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_513 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_514 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_515 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_516 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_517 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_518 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_519 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_52 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_520 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_521 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_522 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_523 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_524 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_525 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_526 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_527 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_528 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_529 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_53 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_530 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_531 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_532 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_533 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_534 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_535 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_536 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_537 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_538 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_539 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_54 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_540 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_541 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_542 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_543 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_544 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_545 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_546 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_547 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_548 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_549 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_55 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_550 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_551 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_552 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_553 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_554 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_555 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_556 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_557 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_558 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_559 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_56 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_560 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_561 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_562 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_563 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_564 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_565 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_566 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_567 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_568 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_569 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_57 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_570 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_571 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_572 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_573 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_574 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_575 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_576 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_577 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_578 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_579 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_58 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_580 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_581 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_582 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_583 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_584 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_585 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_586 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_587 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_588 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_589 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_59 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_590 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_591 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_592 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_593 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_594 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_595 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_596 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_597 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_598 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_599 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_6 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_60 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_600 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_601 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_602 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_603 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_604 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_605 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_606 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_607 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_608 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_609 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_61 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_610 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_611 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_612 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_613 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_614 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_615 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_616 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_617 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_618 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_619 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_62 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_620 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_621 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_622 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_623 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_624 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_625 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_626 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_627 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_628 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_629 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_63 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_630 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_631 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_632 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_633 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_634 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_635 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_636 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_637 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_638 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_639 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_64 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_640 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_641 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_642 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_643 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_644 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_645 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_646 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_647 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_648 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_649 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_65 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_650 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_651 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_652 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_653 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_654 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_655 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_656 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_657 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_658 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_659 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_66 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_660 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_661 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_662 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_663 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_664 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_665 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_666 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_667 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_668 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_669 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_67 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_670 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_671 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_672 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_673 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_674 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_675 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_676 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_677 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_678 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_679 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_68 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_680 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_681 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_682 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_683 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_684 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_685 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_686 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_687 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_688 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_689 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_69 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_690 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_691 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_692 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_693 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_694 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_695 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_696 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_697 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_698 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_699 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_7 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_70 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_700 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_701 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_702 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_703 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_704 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_705 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_706 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_71 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_713 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_72 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_726 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_727 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_73 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_74 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_75 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_759 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_76 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_77 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_78 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_79 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_791 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_8 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_80 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_81 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_82 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_823 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_83 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_84 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_85 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_855 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_86 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_87 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_88 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_887 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_89 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_9 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_90 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_91 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_919 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_92 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_93 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_94 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_95 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_951 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_96 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_97 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_98 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_983 : STD_LOGIC;
  signal cnn_fc_i50_o10_CTRL_s_axi_U_n_99 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_10 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_100 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_101 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_102 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_103 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_104 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_105 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_106 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_107 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_108 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_109 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_11 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_110 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_111 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_112 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_113 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_114 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_115 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_116 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_117 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_118 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_119 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_12 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_120 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_121 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_122 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_123 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_124 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_125 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_126 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_127 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_128 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_129 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_13 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_130 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_131 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_132 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_133 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_134 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_135 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_136 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_137 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_138 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_139 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_14 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_140 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_141 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_142 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_143 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_144 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_145 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_146 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_147 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_148 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_149 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_15 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_150 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_151 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_152 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_153 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_154 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_155 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_156 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_157 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_158 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_159 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_16 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_160 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_161 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_162 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_163 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_164 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_165 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_166 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_167 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_168 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_169 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_17 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_170 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_171 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_172 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_173 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_174 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_175 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_176 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_177 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_178 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_179 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_18 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_180 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_181 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_182 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_183 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_184 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_185 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_186 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_187 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_188 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_189 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_19 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_190 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_191 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_192 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_193 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_194 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_195 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_196 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_197 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_198 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_199 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_20 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_200 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_201 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_202 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_203 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_204 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_205 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_206 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_207 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_208 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_209 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_21 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_210 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_211 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_212 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_213 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_214 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_215 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_216 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_217 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_218 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_219 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_22 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_220 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_221 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_222 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_223 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_224 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_225 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_226 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_227 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_228 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_229 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_23 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_230 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_231 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_232 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_233 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_234 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_235 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_236 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_237 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_238 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_239 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_24 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_240 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_241 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_242 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_243 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_244 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_245 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_246 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_247 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_248 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_249 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_25 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_250 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_251 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_252 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_253 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_254 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_255 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_256 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_257 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_258 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_259 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_26 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_260 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_261 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_262 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_263 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_264 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_265 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_266 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_267 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_268 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_269 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_27 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_270 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_271 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_272 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_273 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_274 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_275 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_276 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_277 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_278 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_279 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_28 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_280 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_281 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_282 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_283 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_284 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_285 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_286 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_287 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_288 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_289 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_29 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_290 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_291 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_292 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_293 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_294 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_295 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_296 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_297 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_298 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_299 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_3 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_30 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_300 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_301 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_302 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_303 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_304 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_305 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_306 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_307 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_308 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_309 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_31 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_310 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_311 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_312 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_313 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_314 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_315 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_316 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_317 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_318 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_319 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_32 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_320 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_321 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_322 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_33 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_34 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_35 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_36 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_37 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_38 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_39 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_4 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_40 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_41 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_42 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_43 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_44 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_45 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_46 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_47 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_48 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_49 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_5 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_50 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_51 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_52 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_53 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_54 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_55 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_56 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_57 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_58 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_59 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_6 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_60 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_61 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_62 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_63 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_64 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_65 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_66 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_67 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_68 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_69 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_7 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_70 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_71 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_72 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_73 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_74 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_75 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_76 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_77 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_78 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_79 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_8 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_80 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_81 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_82 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_83 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_84 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_85 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_86 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_87 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_88 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_89 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_9 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_90 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_91 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_92 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_93 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_94 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_95 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_96 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_97 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_98 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U3_n_99 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U4_n_3 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U4_n_4 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U4_n_5 : STD_LOGIC;
  signal cnn_fc_i50_o10_mucud_U4_n_6 : STD_LOGIC;
  signal col_fu_1602_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal col_reg_19180 : STD_LOGIC;
  signal \col_reg_1918[3]_i_4_n_3\ : STD_LOGIC;
  signal \col_reg_1918_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ctrl_read_reg_1673 : STD_LOGIC;
  signal data_1_fu_1615_p12 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \exitcond2_reg_1736[0]_i_1_n_3\ : STD_LOGIC;
  signal \exitcond2_reg_1736_reg_n_3_[0]\ : STD_LOGIC;
  signal \exitcond3_reg_1800[0]_i_1_n_3\ : STD_LOGIC;
  signal \exitcond3_reg_1800_reg_n_3_[0]\ : STD_LOGIC;
  signal \exitcond_reg_1914[0]_i_1_n_3\ : STD_LOGIC;
  signal \exitcond_reg_1914[0]_i_2_n_3\ : STD_LOGIC;
  signal \exitcond_reg_1914[0]_i_3_n_3\ : STD_LOGIC;
  signal \exitcond_reg_1914_reg_n_3_[0]\ : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_10 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_100 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_101 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_102 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_103 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_104 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_105 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_106 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_107 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_108 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_109 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_11 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_110 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_111 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_112 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_113 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_114 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_115 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_116 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_117 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_118 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_119 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_12 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_120 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_121 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_122 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_123 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_124 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_125 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_126 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_127 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_128 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_129 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_13 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_130 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_14 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_15 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_16 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_17 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_18 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_19 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_20 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_21 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_22 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_23 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_24 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_25 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_26 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_27 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_28 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_29 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_30 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_31 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_32 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_33 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_34 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_35 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_36 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_37 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_38 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_39 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_40 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_41 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_42 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_43 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_44 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_45 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_46 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_47 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_48 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_49 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_50 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_51 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_52 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_53 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_54 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_55 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_56 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_57 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_58 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_59 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_6 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_60 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_61 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_62 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_63 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_64 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_65 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_66 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_67 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_68 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_69 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_7 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_70 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_71 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_72 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_73 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_74 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_75 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_76 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_77 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_78 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_79 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_8 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_80 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_81 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_82 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_83 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_84 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_85 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_86 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_87 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_88 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_89 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_9 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_90 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_91 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_92 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_93 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_94 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_95 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_96 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_97 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_98 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_746_n_99 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_10 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_11 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_12 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_13 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_14 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_15 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_16 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_17 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_18 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_19 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_20 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_21 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_22 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_23 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_24 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_25 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_26 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_27 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_28 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_29 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_30 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_31 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_32 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_33 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_34 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_35 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_36 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_37 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_4 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_5 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_6 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_7 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_8 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_753_n_9 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_10 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_11 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_12 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_13 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_14 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_15 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_16 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_17 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_18 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_19 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_20 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_21 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_22 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_23 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_24 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_25 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_26 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_27 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_28 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_29 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_30 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_31 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_32 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_33 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_34 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_35 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_36 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_4 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_5 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_6 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_7 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_8 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_760_n_9 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_10 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_11 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_12 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_13 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_14 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_15 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_16 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_17 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_18 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_19 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_20 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_21 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_22 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_23 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_24 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_25 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_26 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_27 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_28 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_29 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_30 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_31 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_32 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_33 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_34 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_35 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_36 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_4 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_5 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_6 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_7 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_8 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_767_n_9 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_10 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_11 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_12 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_13 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_14 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_15 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_16 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_17 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_18 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_19 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_20 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_21 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_22 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_23 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_24 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_25 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_26 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_27 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_28 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_29 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_30 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_31 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_32 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_33 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_34 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_35 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_36 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_4 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_5 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_6 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_7 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_8 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_774_n_9 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_10 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_11 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_12 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_13 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_14 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_15 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_16 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_17 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_18 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_19 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_20 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_21 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_22 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_23 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_24 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_25 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_26 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_27 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_28 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_29 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_30 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_31 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_32 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_33 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_34 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_35 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_36 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_4 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_5 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_6 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_7 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_8 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_781_n_9 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_10 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_11 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_12 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_13 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_14 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_15 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_16 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_17 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_18 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_19 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_20 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_21 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_22 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_23 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_24 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_25 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_26 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_27 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_28 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_29 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_30 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_31 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_32 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_33 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_34 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_35 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_36 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_4 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_5 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_6 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_7 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_8 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_788_n_9 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_10 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_11 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_12 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_13 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_14 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_15 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_16 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_17 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_18 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_19 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_20 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_21 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_22 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_23 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_24 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_25 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_26 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_27 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_28 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_29 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_30 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_31 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_32 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_33 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_34 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_35 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_36 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_4 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_5 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_6 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_7 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_8 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_795_n_9 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_10 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_11 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_12 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_13 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_14 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_15 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_16 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_17 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_18 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_19 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_20 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_21 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_22 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_23 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_24 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_25 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_26 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_27 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_28 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_29 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_30 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_31 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_32 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_33 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_34 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_35 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_36 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_4 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_5 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_6 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_7 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_8 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_802_n_9 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_10 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_11 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_12 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_13 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_14 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_15 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_16 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_17 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_18 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_19 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_20 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_21 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_22 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_23 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_24 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_25 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_26 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_27 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_28 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_29 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_30 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_31 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_32 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_33 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_34 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_35 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_36 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_4 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_5 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_6 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_7 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_8 : STD_LOGIC;
  signal grp_fixed_point_mul_fu_809_n_9 : STD_LOGIC;
  signal i1_reg_601 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i1_reg_6011 : STD_LOGIC;
  signal i_1_fu_822_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal i_2_fu_1122_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i_2_reg_1740[3]_i_3_n_3\ : STD_LOGIC;
  signal \i_2_reg_1740_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_reg_480 : STD_LOGIC;
  signal i_reg_48005_out : STD_LOGIC;
  signal \i_reg_480[0]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_480_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^instream_tready\ : STD_LOGIC;
  signal inStream_V_data_V_0_ack_in : STD_LOGIC;
  signal inStream_V_data_V_0_load_A : STD_LOGIC;
  signal inStream_V_data_V_0_load_B : STD_LOGIC;
  signal inStream_V_data_V_0_payload_A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \inStream_V_data_V_0_payload_A_reg[31]_rep__0_n_3\ : STD_LOGIC;
  signal \inStream_V_data_V_0_payload_A_reg[31]_rep_n_3\ : STD_LOGIC;
  signal inStream_V_data_V_0_payload_B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \inStream_V_data_V_0_payload_B_reg[31]_rep__0_n_3\ : STD_LOGIC;
  signal \inStream_V_data_V_0_payload_B_reg[31]_rep_n_3\ : STD_LOGIC;
  signal inStream_V_data_V_0_sel : STD_LOGIC;
  signal inStream_V_data_V_0_sel_rd_i_1_n_3 : STD_LOGIC;
  signal \inStream_V_data_V_0_sel_rd_reg_rep__0_n_3\ : STD_LOGIC;
  signal \inStream_V_data_V_0_sel_rd_reg_rep__1_n_3\ : STD_LOGIC;
  signal \inStream_V_data_V_0_sel_rd_reg_rep__2_n_3\ : STD_LOGIC;
  signal \inStream_V_data_V_0_sel_rd_reg_rep__3_n_3\ : STD_LOGIC;
  signal inStream_V_data_V_0_sel_rd_reg_rep_n_3 : STD_LOGIC;
  signal \inStream_V_data_V_0_sel_rd_rep_i_1__0_n_3\ : STD_LOGIC;
  signal \inStream_V_data_V_0_sel_rd_rep_i_1__1_n_3\ : STD_LOGIC;
  signal \inStream_V_data_V_0_sel_rd_rep_i_1__2_n_3\ : STD_LOGIC;
  signal \inStream_V_data_V_0_sel_rd_rep_i_1__3_n_3\ : STD_LOGIC;
  signal inStream_V_data_V_0_sel_rd_rep_i_1_n_3 : STD_LOGIC;
  signal inStream_V_data_V_0_sel_wr : STD_LOGIC;
  signal inStream_V_data_V_0_sel_wr_i_1_n_3 : STD_LOGIC;
  signal inStream_V_data_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \inStream_V_data_V_0_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \inStream_V_data_V_0_state_reg_n_3_[0]\ : STD_LOGIC;
  signal inStream_V_dest_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \inStream_V_dest_V_0_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \inStream_V_dest_V_0_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \^outstream_tvalid\ : STD_LOGIC;
  signal outStream_V_data_V_1_ack_in : STD_LOGIC;
  signal outStream_V_data_V_1_load_A : STD_LOGIC;
  signal outStream_V_data_V_1_load_B : STD_LOGIC;
  signal outStream_V_data_V_1_payload_A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal outStream_V_data_V_1_payload_B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal outStream_V_data_V_1_sel : STD_LOGIC;
  signal outStream_V_data_V_1_sel_rd_i_1_n_3 : STD_LOGIC;
  signal outStream_V_data_V_1_sel_wr : STD_LOGIC;
  signal outStream_V_data_V_1_sel_wr_i_1_n_3 : STD_LOGIC;
  signal outStream_V_data_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \outStream_V_data_V_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \outStream_V_data_V_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal outStream_V_dest_V_1_ack_in : STD_LOGIC;
  signal outStream_V_dest_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \outStream_V_dest_V_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal outStream_V_id_V_1_ack_in : STD_LOGIC;
  signal outStream_V_id_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \outStream_V_id_V_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \outStream_V_id_V_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal outStream_V_keep_V_1_ack_in : STD_LOGIC;
  signal outStream_V_keep_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \outStream_V_keep_V_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \outStream_V_keep_V_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal outStream_V_last_V_1_ack_in : STD_LOGIC;
  signal outStream_V_last_V_1_payload_A : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_A[0]_i_1_n_3\ : STD_LOGIC;
  signal outStream_V_last_V_1_payload_B : STD_LOGIC;
  signal \outStream_V_last_V_1_payload_B[0]_i_1_n_3\ : STD_LOGIC;
  signal outStream_V_last_V_1_sel : STD_LOGIC;
  signal outStream_V_last_V_1_sel_rd_i_1_n_3 : STD_LOGIC;
  signal outStream_V_last_V_1_sel_wr : STD_LOGIC;
  signal outStream_V_last_V_1_sel_wr_i_1_n_3 : STD_LOGIC;
  signal outStream_V_last_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \outStream_V_last_V_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \outStream_V_last_V_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal outStream_V_strb_V_1_ack_in : STD_LOGIC;
  signal outStream_V_strb_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \outStream_V_strb_V_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \outStream_V_strb_V_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal outStream_V_user_V_1_ack_in : STD_LOGIC;
  signal outStream_V_user_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \outStream_V_user_V_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \outStream_V_user_V_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_114_in : STD_LOGIC;
  signal p_133_in : STD_LOGIC;
  signal p_51_in : STD_LOGIC;
  signal p_66_in : STD_LOGIC;
  signal \rdata_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \rdata_reg[0]_i_16_n_3\ : STD_LOGIC;
  signal \rdata_reg[0]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[0]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[0]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[0]_i_24_n_3\ : STD_LOGIC;
  signal \rdata_reg[0]_i_26_n_3\ : STD_LOGIC;
  signal \rdata_reg[0]_i_27_n_3\ : STD_LOGIC;
  signal \rdata_reg[0]_i_28_n_3\ : STD_LOGIC;
  signal \rdata_reg[0]_i_29_n_3\ : STD_LOGIC;
  signal \rdata_reg[0]_i_30_n_3\ : STD_LOGIC;
  signal \rdata_reg[0]_i_32_n_3\ : STD_LOGIC;
  signal \rdata_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \rdata_reg[10]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[10]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[10]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[10]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[10]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[10]_i_19_n_3\ : STD_LOGIC;
  signal \rdata_reg[10]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[10]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[10]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[10]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[10]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[11]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[11]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[11]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[11]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[11]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[11]_i_19_n_3\ : STD_LOGIC;
  signal \rdata_reg[11]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[11]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[11]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[11]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[11]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[12]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[12]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[12]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[12]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[12]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[12]_i_19_n_3\ : STD_LOGIC;
  signal \rdata_reg[12]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[12]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[12]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[12]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[12]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[13]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[13]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[13]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[13]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[13]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[13]_i_19_n_3\ : STD_LOGIC;
  signal \rdata_reg[13]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[13]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[13]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[13]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[13]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[14]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[14]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[14]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[14]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[14]_i_19_n_3\ : STD_LOGIC;
  signal \rdata_reg[14]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[14]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[14]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[14]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[14]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[15]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[15]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[15]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[15]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[15]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[15]_i_19_n_3\ : STD_LOGIC;
  signal \rdata_reg[15]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[15]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[15]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[15]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[15]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[16]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[16]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[16]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[16]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[16]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[16]_i_19_n_3\ : STD_LOGIC;
  signal \rdata_reg[16]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[16]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[16]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[16]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[16]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[17]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[17]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[17]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[17]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[17]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[17]_i_19_n_3\ : STD_LOGIC;
  signal \rdata_reg[17]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[17]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[17]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[17]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[17]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[18]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[18]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[18]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[18]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[18]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[18]_i_19_n_3\ : STD_LOGIC;
  signal \rdata_reg[18]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[18]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[18]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[18]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[18]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[19]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[19]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[19]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[19]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[19]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[19]_i_19_n_3\ : STD_LOGIC;
  signal \rdata_reg[19]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[19]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[19]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[19]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[19]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[1]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[1]_i_16_n_3\ : STD_LOGIC;
  signal \rdata_reg[1]_i_17_n_3\ : STD_LOGIC;
  signal \rdata_reg[1]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[1]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[1]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[1]_i_24_n_3\ : STD_LOGIC;
  signal \rdata_reg[1]_i_25_n_3\ : STD_LOGIC;
  signal \rdata_reg[1]_i_26_n_3\ : STD_LOGIC;
  signal \rdata_reg[1]_i_27_n_3\ : STD_LOGIC;
  signal \rdata_reg[1]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[20]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[20]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[20]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[20]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[20]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[20]_i_19_n_3\ : STD_LOGIC;
  signal \rdata_reg[20]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[20]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[20]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[20]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[20]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[21]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[21]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[21]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[21]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[21]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[21]_i_19_n_3\ : STD_LOGIC;
  signal \rdata_reg[21]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[21]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[21]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[21]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[21]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[22]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[22]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[22]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[22]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[22]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[22]_i_19_n_3\ : STD_LOGIC;
  signal \rdata_reg[22]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[22]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[22]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[22]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[22]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[23]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[23]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[23]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[23]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[23]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[23]_i_19_n_3\ : STD_LOGIC;
  signal \rdata_reg[23]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[23]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[23]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[23]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[23]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[24]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[24]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[24]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[24]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[24]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[24]_i_19_n_3\ : STD_LOGIC;
  signal \rdata_reg[24]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[24]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[24]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[24]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[24]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[25]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[25]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[25]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[25]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[25]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[25]_i_19_n_3\ : STD_LOGIC;
  signal \rdata_reg[25]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[25]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[25]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[25]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[25]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[26]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[26]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[26]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[26]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[26]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[26]_i_19_n_3\ : STD_LOGIC;
  signal \rdata_reg[26]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[26]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[26]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[26]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[26]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[27]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[27]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[27]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[27]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[27]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[27]_i_19_n_3\ : STD_LOGIC;
  signal \rdata_reg[27]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[27]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[27]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[27]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[27]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[28]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[28]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[28]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[28]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[28]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[28]_i_19_n_3\ : STD_LOGIC;
  signal \rdata_reg[28]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[28]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[28]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[28]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[28]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[29]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[29]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[29]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[29]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[29]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[29]_i_19_n_3\ : STD_LOGIC;
  signal \rdata_reg[29]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[29]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[29]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[29]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[29]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[2]_i_10_n_3\ : STD_LOGIC;
  signal \rdata_reg[2]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[2]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[2]_i_16_n_3\ : STD_LOGIC;
  signal \rdata_reg[2]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[2]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[2]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[2]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[2]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[2]_i_24_n_3\ : STD_LOGIC;
  signal \rdata_reg[2]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[30]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[30]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[30]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[30]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[30]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[30]_i_19_n_3\ : STD_LOGIC;
  signal \rdata_reg[30]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[30]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[30]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[30]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[30]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[31]_i_12_n_3\ : STD_LOGIC;
  signal \rdata_reg[31]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[31]_i_17_n_3\ : STD_LOGIC;
  signal \rdata_reg[31]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[31]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[31]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[31]_i_24_n_3\ : STD_LOGIC;
  signal \rdata_reg[31]_i_25_n_3\ : STD_LOGIC;
  signal \rdata_reg[31]_i_27_n_3\ : STD_LOGIC;
  signal \rdata_reg[31]_i_28_n_3\ : STD_LOGIC;
  signal \rdata_reg[31]_i_31_n_3\ : STD_LOGIC;
  signal \rdata_reg[31]_i_34_n_3\ : STD_LOGIC;
  signal \rdata_reg[31]_i_35_n_3\ : STD_LOGIC;
  signal \rdata_reg[31]_i_37_n_3\ : STD_LOGIC;
  signal \rdata_reg[31]_i_43_n_3\ : STD_LOGIC;
  signal \rdata_reg[31]_i_44_n_3\ : STD_LOGIC;
  signal \rdata_reg[3]_i_10_n_3\ : STD_LOGIC;
  signal \rdata_reg[3]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[3]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[3]_i_16_n_3\ : STD_LOGIC;
  signal \rdata_reg[3]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[3]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[3]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[3]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[3]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[3]_i_24_n_3\ : STD_LOGIC;
  signal \rdata_reg[3]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[4]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[4]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[4]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[4]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[4]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[4]_i_19_n_3\ : STD_LOGIC;
  signal \rdata_reg[4]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[4]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[4]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[4]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[4]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[5]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[5]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[5]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[5]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[5]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[5]_i_19_n_3\ : STD_LOGIC;
  signal \rdata_reg[5]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[5]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[5]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[5]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[5]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[6]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[6]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[6]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[6]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[6]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[6]_i_19_n_3\ : STD_LOGIC;
  signal \rdata_reg[6]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[6]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[6]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[6]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[6]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \rdata_reg[7]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[7]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[7]_i_17_n_3\ : STD_LOGIC;
  signal \rdata_reg[7]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[7]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[7]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[7]_i_25_n_3\ : STD_LOGIC;
  signal \rdata_reg[7]_i_26_n_3\ : STD_LOGIC;
  signal \rdata_reg[7]_i_29_n_3\ : STD_LOGIC;
  signal \rdata_reg[7]_i_32_n_3\ : STD_LOGIC;
  signal \rdata_reg[7]_i_33_n_3\ : STD_LOGIC;
  signal \rdata_reg[7]_i_35_n_3\ : STD_LOGIC;
  signal \rdata_reg[7]_i_37_n_3\ : STD_LOGIC;
  signal \rdata_reg[7]_i_9_n_3\ : STD_LOGIC;
  signal \rdata_reg[8]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[8]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[8]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[8]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[8]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[8]_i_19_n_3\ : STD_LOGIC;
  signal \rdata_reg[8]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[8]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[8]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[8]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[8]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[9]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[9]_i_13_n_3\ : STD_LOGIC;
  signal \rdata_reg[9]_i_14_n_3\ : STD_LOGIC;
  signal \rdata_reg[9]_i_15_n_3\ : STD_LOGIC;
  signal \rdata_reg[9]_i_18_n_3\ : STD_LOGIC;
  signal \rdata_reg[9]_i_19_n_3\ : STD_LOGIC;
  signal \rdata_reg[9]_i_20_n_3\ : STD_LOGIC;
  signal \rdata_reg[9]_i_21_n_3\ : STD_LOGIC;
  signal \rdata_reg[9]_i_22_n_3\ : STD_LOGIC;
  signal \rdata_reg[9]_i_23_n_3\ : STD_LOGIC;
  signal \rdata_reg[9]_i_8_n_3\ : STD_LOGIC;
  signal result_0_4_reg_712_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal result_1_4_reg_701_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal result_2_4_reg_690_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal result_3_4_reg_679_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal result_4_4_reg_668_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal result_5_4_reg_657_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal result_6_4_reg_646_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal result_7_4_reg_635_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \result_8_2_reg_502[31]_i_1_n_3\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[0]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[10]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[11]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[12]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[13]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[14]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[15]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[16]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[17]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[18]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[19]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[1]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[20]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[21]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[22]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[23]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[24]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[25]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[26]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[27]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[28]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[29]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[2]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[30]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[31]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[3]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[4]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[5]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[6]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[7]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[8]\ : STD_LOGIC;
  signal \result_8_2_reg_502_reg_n_3_[9]\ : STD_LOGIC;
  signal result_8_4_reg_624_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \result_9_11_reg_557[31]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[0]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[10]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[11]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[12]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[13]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[14]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[15]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[16]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[17]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[18]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[19]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[1]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[20]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[21]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[22]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[23]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[24]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[25]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[26]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[27]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[28]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[29]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[2]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[30]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[31]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[3]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[4]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[5]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[6]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[7]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[8]\ : STD_LOGIC;
  signal \result_9_11_reg_557_reg_n_3_[9]\ : STD_LOGIC;
  signal \result_9_13_reg_568[31]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[0]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[10]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[11]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[12]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[13]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[14]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[15]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[16]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[17]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[18]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[19]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[1]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[20]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[21]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[22]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[23]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[24]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[25]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[26]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[27]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[28]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[29]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[2]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[30]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[31]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[3]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[4]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[5]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[6]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[7]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[8]\ : STD_LOGIC;
  signal \result_9_13_reg_568_reg_n_3_[9]\ : STD_LOGIC;
  signal \result_9_15_reg_579[31]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[0]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[10]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[11]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[12]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[13]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[14]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[15]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[16]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[17]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[18]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[19]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[1]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[20]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[21]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[22]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[23]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[24]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[25]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[26]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[27]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[28]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[29]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[2]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[30]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[31]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[3]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[4]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[5]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[6]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[7]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[8]\ : STD_LOGIC;
  signal \result_9_15_reg_579_reg_n_3_[9]\ : STD_LOGIC;
  signal \result_9_17_reg_590[31]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[11]_i_14_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[11]_i_15_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[11]_i_16_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[11]_i_17_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[15]_i_14_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[15]_i_15_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[15]_i_16_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[15]_i_17_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[19]_i_14_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[19]_i_15_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[19]_i_16_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[19]_i_17_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[23]_i_14_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[23]_i_15_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[23]_i_16_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[23]_i_17_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[27]_i_14_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[27]_i_15_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[27]_i_16_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[27]_i_17_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[31]_i_15_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[31]_i_16_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[31]_i_17_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[31]_i_18_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[31]_i_19_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[3]_i_14_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[3]_i_15_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[3]_i_16_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[3]_i_17_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[7]_i_14_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[7]_i_15_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[7]_i_16_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg[7]_i_17_n_3\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[0]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[10]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[11]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[12]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[13]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[14]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[15]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[16]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[17]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[18]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[19]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[1]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[20]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[21]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[22]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[23]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[24]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[25]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[26]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[27]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[28]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[29]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[2]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[30]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[31]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[3]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[4]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[5]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[6]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[7]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[8]\ : STD_LOGIC;
  signal \result_9_17_reg_590_reg_n_3_[9]\ : STD_LOGIC;
  signal \result_9_20_reg_535[31]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[0]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[10]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[11]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[12]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[13]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[14]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[15]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[16]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[17]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[18]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[19]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[1]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[20]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[21]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[22]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[23]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[24]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[25]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[26]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[27]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[28]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[29]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[2]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[30]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[31]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[3]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[4]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[5]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[6]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[7]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[8]\ : STD_LOGIC;
  signal \result_9_20_reg_535_reg_n_3_[9]\ : STD_LOGIC;
  signal \result_9_2_reg_491[31]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[0]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[10]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[11]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[12]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[13]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[14]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[15]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[16]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[17]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[18]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[19]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[1]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[20]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[21]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[22]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[23]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[24]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[25]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[26]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[27]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[28]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[29]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[2]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[30]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[31]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[3]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[4]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[5]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[6]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[7]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[8]\ : STD_LOGIC;
  signal \result_9_2_reg_491_reg_n_3_[9]\ : STD_LOGIC;
  signal \result_9_3_reg_546[31]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[0]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[10]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[11]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[12]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[13]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[14]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[15]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[16]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[17]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[18]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[19]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[1]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[20]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[21]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[22]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[23]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[24]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[25]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[26]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[27]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[28]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[29]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[2]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[30]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[31]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[3]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[4]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[5]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[6]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[7]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[8]\ : STD_LOGIC;
  signal \result_9_3_reg_546_reg_n_3_[9]\ : STD_LOGIC;
  signal result_9_4_reg_613 : STD_LOGIC;
  signal result_9_4_reg_613_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \result_9_7_reg_513[31]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[0]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[10]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[11]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[12]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[13]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[14]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[15]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[16]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[17]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[18]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[19]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[1]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[20]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[21]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[22]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[23]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[24]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[25]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[26]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[27]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[28]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[29]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[2]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[30]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[31]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[3]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[4]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[5]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[6]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[7]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[8]\ : STD_LOGIC;
  signal \result_9_7_reg_513_reg_n_3_[9]\ : STD_LOGIC;
  signal \result_9_9_reg_524[31]_i_1_n_3\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[0]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[10]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[11]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[12]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[13]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[14]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[15]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[16]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[17]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[18]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[19]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[1]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[20]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[21]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[22]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[23]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[24]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[25]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[26]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[27]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[28]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[29]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[2]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[30]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[31]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[3]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[4]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[5]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[6]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[7]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[8]\ : STD_LOGIC;
  signal \result_9_9_reg_524_reg_n_3_[9]\ : STD_LOGIC;
  signal row_reg_7230 : STD_LOGIC;
  signal \row_reg_723[0]_i_1_n_3\ : STD_LOGIC;
  signal \row_reg_723[1]_i_1_n_3\ : STD_LOGIC;
  signal \row_reg_723[2]_i_1_n_3\ : STD_LOGIC;
  signal \row_reg_723[3]_i_1_n_3\ : STD_LOGIC;
  signal \row_reg_723[4]_i_1_n_3\ : STD_LOGIC;
  signal \row_reg_723[5]_i_1_n_3\ : STD_LOGIC;
  signal \row_reg_723[5]_i_2_n_3\ : STD_LOGIC;
  signal row_reg_723_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tmp_8_reg_1909 : STD_LOGIC;
  signal \tmp_8_reg_1909[0]_i_1_n_3\ : STD_LOGIC;
  signal tmp_last_V_fu_1608_p2 : STD_LOGIC;
  signal weight_0_ce02 : STD_LOGIC;
  signal weight_0_ce03 : STD_LOGIC;
  signal weight_0_q0 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal weight_1_q0 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal weight_2_q0 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal weight_3_q0 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal weight_4_q0 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal weight_5_q0 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal weight_6_q0 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal weight_7_q0 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal weight_8_q0 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal weight_9_q0 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal writeCount_assign_phi_fu_738_p4 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal writeCount_assign_phi_fu_738_p41 : STD_LOGIC;
  signal writeCount_assign_reg_734 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair67";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter1_i_1 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of ap_enable_reg_pp2_iter0_i_1 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of ap_enable_reg_pp2_iter1_i_1 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of ap_enable_reg_pp2_iter8_i_2 : label is "soft_lutpair63";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_pipeline_reg_pp2_iter6_exitcond3_reg_1800_reg[0]_srl5\ : label is "inst/\ap_pipeline_reg_pp2_iter6_exitcond3_reg_1800_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_pipeline_reg_pp2_iter6_exitcond3_reg_1800_reg[0]_srl5\ : label is "inst/\ap_pipeline_reg_pp2_iter6_exitcond3_reg_1800_reg[0]_srl5 ";
  attribute SOFT_HLUTNM of \col_reg_1918[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \col_reg_1918[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \col_reg_1918[2]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \col_reg_1918[3]_i_4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \col_reg_1918[3]_i_5\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \exitcond_reg_1914[0]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \exitcond_reg_1914[0]_i_3\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \i_2_reg_1740[0]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \i_2_reg_1740[1]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \i_2_reg_1740[3]_i_3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \i_reg_480[0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \i_reg_480[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \i_reg_480[2]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \i_reg_480[3]_i_3\ : label is "soft_lutpair72";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \inStream_V_data_V_0_payload_A_reg[31]\ : label is "inStream_V_data_V_0_payload_A_reg[31]";
  attribute ORIG_CELL_NAME of \inStream_V_data_V_0_payload_A_reg[31]_rep\ : label is "inStream_V_data_V_0_payload_A_reg[31]";
  attribute ORIG_CELL_NAME of \inStream_V_data_V_0_payload_A_reg[31]_rep__0\ : label is "inStream_V_data_V_0_payload_A_reg[31]";
  attribute ORIG_CELL_NAME of \inStream_V_data_V_0_payload_B_reg[31]\ : label is "inStream_V_data_V_0_payload_B_reg[31]";
  attribute ORIG_CELL_NAME of \inStream_V_data_V_0_payload_B_reg[31]_rep\ : label is "inStream_V_data_V_0_payload_B_reg[31]";
  attribute ORIG_CELL_NAME of \inStream_V_data_V_0_payload_B_reg[31]_rep__0\ : label is "inStream_V_data_V_0_payload_B_reg[31]";
  attribute SOFT_HLUTNM of inStream_V_data_V_0_sel_rd_i_1 : label is "soft_lutpair63";
  attribute ORIG_CELL_NAME of inStream_V_data_V_0_sel_rd_reg : label is "inStream_V_data_V_0_sel_rd_reg";
  attribute ORIG_CELL_NAME of inStream_V_data_V_0_sel_rd_reg_rep : label is "inStream_V_data_V_0_sel_rd_reg";
  attribute ORIG_CELL_NAME of \inStream_V_data_V_0_sel_rd_reg_rep__0\ : label is "inStream_V_data_V_0_sel_rd_reg";
  attribute ORIG_CELL_NAME of \inStream_V_data_V_0_sel_rd_reg_rep__1\ : label is "inStream_V_data_V_0_sel_rd_reg";
  attribute ORIG_CELL_NAME of \inStream_V_data_V_0_sel_rd_reg_rep__2\ : label is "inStream_V_data_V_0_sel_rd_reg";
  attribute ORIG_CELL_NAME of \inStream_V_data_V_0_sel_rd_reg_rep__3\ : label is "inStream_V_data_V_0_sel_rd_reg";
  attribute SOFT_HLUTNM of \inStream_V_data_V_0_state[0]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \outStream_TDATA[0]_INST_0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \outStream_TDATA[10]_INST_0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \outStream_TDATA[11]_INST_0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \outStream_TDATA[12]_INST_0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \outStream_TDATA[13]_INST_0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \outStream_TDATA[14]_INST_0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \outStream_TDATA[15]_INST_0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \outStream_TDATA[16]_INST_0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \outStream_TDATA[17]_INST_0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \outStream_TDATA[18]_INST_0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \outStream_TDATA[19]_INST_0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \outStream_TDATA[1]_INST_0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \outStream_TDATA[20]_INST_0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \outStream_TDATA[21]_INST_0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \outStream_TDATA[22]_INST_0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \outStream_TDATA[23]_INST_0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \outStream_TDATA[24]_INST_0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \outStream_TDATA[25]_INST_0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \outStream_TDATA[26]_INST_0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \outStream_TDATA[27]_INST_0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \outStream_TDATA[28]_INST_0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \outStream_TDATA[29]_INST_0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \outStream_TDATA[2]_INST_0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \outStream_TDATA[31]_INST_0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \outStream_TDATA[3]_INST_0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \outStream_TDATA[4]_INST_0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \outStream_TDATA[5]_INST_0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \outStream_TDATA[6]_INST_0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \outStream_TDATA[7]_INST_0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \outStream_TDATA[8]_INST_0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \outStream_TDATA[9]_INST_0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \outStream_TLAST[0]_INST_0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of outStream_V_data_V_1_sel_rd_i_1 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of outStream_V_data_V_1_sel_wr_i_1 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \outStream_V_data_V_1_state[1]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \outStream_V_last_V_1_payload_A[0]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of outStream_V_last_V_1_sel_rd_i_1 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of outStream_V_last_V_1_sel_wr_i_1 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \outStream_V_last_V_1_state[1]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \result_9_17_reg_590[31]_i_3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \row_reg_723[0]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \row_reg_723[1]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \row_reg_723[2]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \row_reg_723[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \row_reg_723[5]_i_2\ : label is "soft_lutpair71";
begin
  inStream_TREADY <= \^instream_tready\;
  outStream_TDEST(5) <= \<const0>\;
  outStream_TDEST(4) <= \<const0>\;
  outStream_TDEST(3) <= \<const0>\;
  outStream_TDEST(2) <= \<const0>\;
  outStream_TDEST(1) <= \<const0>\;
  outStream_TDEST(0) <= \<const0>\;
  outStream_TID(4) <= \<const0>\;
  outStream_TID(3) <= \<const0>\;
  outStream_TID(2) <= \<const0>\;
  outStream_TID(1) <= \<const0>\;
  outStream_TID(0) <= \<const0>\;
  outStream_TKEEP(3) <= \<const1>\;
  outStream_TKEEP(2) <= \<const1>\;
  outStream_TKEEP(1) <= \<const1>\;
  outStream_TKEEP(0) <= \<const1>\;
  outStream_TSTRB(3) <= \<const0>\;
  outStream_TSTRB(2) <= \<const0>\;
  outStream_TSTRB(1) <= \<const0>\;
  outStream_TSTRB(0) <= \<const0>\;
  outStream_TUSER(1) <= \<const0>\;
  outStream_TUSER(0) <= \<const0>\;
  outStream_TVALID <= \^outstream_tvalid\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020FFFF"
    )
        port map (
      I0 => \i_reg_480_reg__0\(3),
      I1 => \i_reg_480_reg__0\(2),
      I2 => \i_reg_480_reg__0\(1),
      I3 => \i_reg_480_reg__0\(0),
      I4 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[1]_i_2_n_3\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \i_reg_480_reg__0\(3),
      I2 => \i_reg_480_reg__0\(2),
      I3 => \i_reg_480_reg__0\(1),
      I4 => \i_reg_480_reg__0\(0),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => \ap_CS_fsm[4]_i_2_n_3\,
      I3 => ap_CS_fsm_state3,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => \ap_CS_fsm[4]_i_2_n_3\,
      I2 => ap_enable_reg_pp1_iter0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000000"
    )
        port map (
      I0 => \i_2_reg_1740_reg__0\(0),
      I1 => \i_2_reg_1740_reg__0\(1),
      I2 => \i_2_reg_1740_reg__0\(2),
      I3 => \i_2_reg_1740_reg__0\(3),
      I4 => i1_reg_6011,
      I5 => \ap_CS_fsm[4]_i_3_n_3\,
      O => \ap_CS_fsm[4]_i_2_n_3\
    );
\ap_CS_fsm[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => i1_reg_601(3),
      I1 => i1_reg_601(1),
      I2 => i1_reg_601(2),
      I3 => i1_reg_601(0),
      O => \ap_CS_fsm[4]_i_3_n_3\
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_2_n_3\,
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => ap_CS_fsm_state6,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_2_n_3\,
      I1 => ap_CS_fsm_pp2_stage0,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022F22222"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter8_reg_n_3,
      I1 => ap_enable_reg_pp2_iter7,
      I2 => \exitcond3_reg_1800[0]_i_1_n_3\,
      I3 => ap_enable_reg_pp2_iter1,
      I4 => ap_enable_reg_pp2_iter0,
      I5 => weight_0_ce03,
      O => \ap_CS_fsm[6]_i_2_n_3\
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \ap_CS_fsm[8]_i_3_n_3\,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => ap_CS_fsm_state16,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ap_condition_1889,
      I1 => ap_CS_fsm_state20,
      I2 => \ap_CS_fsm[8]_i_3_n_3\,
      I3 => ap_CS_fsm_pp3_stage0,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => cnn_fc_i50_o10_CTRL_s_axi_U_n_726,
      I1 => outStream_V_id_V_1_ack_in,
      I2 => outStream_V_strb_V_1_ack_in,
      I3 => outStream_V_keep_V_1_ack_in,
      O => ap_condition_1889
    );
\ap_CS_fsm[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11101010"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter1,
      I1 => ap_NS_fsm6,
      I2 => p_0_in(1),
      I3 => ap_enable_reg_pp3_iter0,
      I4 => \exitcond_reg_1914[0]_i_2_n_3\,
      O => \ap_CS_fsm[8]_i_3_n_3\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_pp2_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_pp3_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state20,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_CS_fsm_state3,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \ap_CS_fsm[4]_i_2_n_3\,
      O => ap_enable_reg_pp1_iter0_i_1_n_3
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter0_i_1_n_3,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5350"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2_n_3\,
      I1 => ap_CS_fsm_state3,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      O => ap_enable_reg_pp1_iter1_i_1_n_3
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1_i_1_n_3,
      Q => ap_enable_reg_pp1_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp2_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => ap_CS_fsm_state6,
      I2 => ap_rst_n,
      I3 => p_66_in,
      I4 => \exitcond3_reg_1800[0]_i_1_n_3\,
      O => ap_enable_reg_pp2_iter0_i_1_n_3
    );
ap_enable_reg_pp2_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter0_i_1_n_3,
      Q => ap_enable_reg_pp2_iter0,
      R => '0'
    );
ap_enable_reg_pp2_iter1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5350"
    )
        port map (
      I0 => \exitcond3_reg_1800[0]_i_1_n_3\,
      I1 => ap_CS_fsm_state6,
      I2 => p_66_in,
      I3 => ap_enable_reg_pp2_iter1,
      O => ap_enable_reg_pp2_iter1_i_1_n_3
    );
ap_enable_reg_pp2_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter1_i_1_n_3,
      Q => ap_enable_reg_pp2_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp2_iter2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter1,
      I1 => \exitcond3_reg_1800_reg_n_3_[0]\,
      I2 => \inStream_V_data_V_0_state_reg_n_3_[0]\,
      O => weight_0_ce02
    );
ap_enable_reg_pp2_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => weight_0_ce02,
      D => ap_enable_reg_pp2_iter1,
      Q => ap_enable_reg_pp2_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp2_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => weight_0_ce02,
      D => ap_enable_reg_pp2_iter2,
      Q => ap_enable_reg_pp2_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp2_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => weight_0_ce02,
      D => ap_enable_reg_pp2_iter3,
      Q => ap_enable_reg_pp2_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp2_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => weight_0_ce02,
      D => ap_enable_reg_pp2_iter4,
      Q => ap_enable_reg_pp2_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp2_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => weight_0_ce02,
      D => ap_enable_reg_pp2_iter5,
      Q => ap_enable_reg_pp2_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp2_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => weight_0_ce02,
      D => ap_enable_reg_pp2_iter6,
      Q => ap_enable_reg_pp2_iter7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp2_iter8_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter7,
      I1 => ap_enable_reg_pp2_iter8_reg_n_3,
      I2 => ap_rst_n,
      I3 => weight_0_ce03,
      I4 => ap_CS_fsm_state6,
      O => ap_enable_reg_pp2_iter8_i_1_n_3
    );
ap_enable_reg_pp2_iter8_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \inStream_V_data_V_0_state_reg_n_3_[0]\,
      I1 => \exitcond3_reg_1800_reg_n_3_[0]\,
      I2 => ap_enable_reg_pp2_iter1,
      O => weight_0_ce03
    );
ap_enable_reg_pp2_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter8_i_1_n_3,
      Q => ap_enable_reg_pp2_iter8_reg_n_3,
      R => '0'
    );
ap_enable_reg_pp3_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => ap_CS_fsm_state16,
      I2 => ap_rst_n,
      I3 => p_51_in,
      I4 => \exitcond_reg_1914[0]_i_2_n_3\,
      O => ap_enable_reg_pp3_iter0_i_1_n_3
    );
ap_enable_reg_pp3_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter0_i_1_n_3,
      Q => ap_enable_reg_pp3_iter0,
      R => '0'
    );
ap_enable_reg_pp3_iter1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5350"
    )
        port map (
      I0 => \exitcond_reg_1914[0]_i_2_n_3\,
      I1 => ap_CS_fsm_state16,
      I2 => p_51_in,
      I3 => ap_enable_reg_pp3_iter1,
      O => ap_enable_reg_pp3_iter1_i_1_n_3
    );
ap_enable_reg_pp3_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter1_i_1_n_3,
      Q => ap_enable_reg_pp3_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter1,
      I1 => p_0_in(1),
      I2 => ap_rst_n,
      I3 => ap_NS_fsm6,
      I4 => ap_CS_fsm_state16,
      O => ap_enable_reg_pp3_iter2_i_1_n_3
    );
ap_enable_reg_pp3_iter2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020F02"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => outStream_V_data_V_1_ack_in,
      I3 => ap_enable_reg_pp3_iter1,
      I4 => \exitcond_reg_1914_reg_n_3_[0]\,
      O => ap_NS_fsm6
    );
ap_enable_reg_pp3_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter2_i_1_n_3,
      Q => p_0_in(1),
      R => '0'
    );
\ap_pipeline_reg_pp2_iter1_exitcond3_reg_1800_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \exitcond3_reg_1800_reg_n_3_[0]\,
      Q => ap_pipeline_reg_pp2_iter1_exitcond3_reg_1800,
      R => '0'
    );
\ap_pipeline_reg_pp2_iter6_exitcond3_reg_1800_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => weight_0_ce02,
      CLK => ap_clk,
      D => ap_pipeline_reg_pp2_iter1_exitcond3_reg_1800,
      Q => \ap_pipeline_reg_pp2_iter6_exitcond3_reg_1800_reg[0]_srl5_n_3\
    );
\ap_pipeline_reg_pp2_iter7_exitcond3_reg_1800_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => weight_0_ce02,
      D => \ap_pipeline_reg_pp2_iter6_exitcond3_reg_1800_reg[0]_srl5_n_3\,
      Q => \ap_pipeline_reg_pp2_iter7_exitcond3_reg_1800_reg[0]__0_n_3\,
      R => '0'
    );
\ap_pipeline_reg_pp3_iter1_exitcond_reg_1914[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFD8800DDFD8888"
    )
        port map (
      I0 => ap_CS_fsm_pp3_stage0,
      I1 => \exitcond_reg_1914_reg_n_3_[0]\,
      I2 => ap_enable_reg_pp3_iter1,
      I3 => outStream_V_data_V_1_ack_in,
      I4 => p_0_in(0),
      I5 => p_0_in(1),
      O => \ap_pipeline_reg_pp3_iter1_exitcond_reg_1914[0]_i_1_n_3\
    );
\ap_pipeline_reg_pp3_iter1_exitcond_reg_1914_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_pipeline_reg_pp3_iter1_exitcond_reg_1914[0]_i_1_n_3\,
      Q => p_0_in(0),
      R => '0'
    );
\b_assign_reg_132[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => \inStream_V_data_V_0_state_reg_n_3_[0]\,
      I1 => \exitcond3_reg_1800_reg_n_3_[0]\,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ap_CS_fsm_pp2_stage0,
      O => \b_assign_reg_132[31]_i_5_n_3\
    );
\b_assign_reg_132_reg[0]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_34,
      Q => \b_assign_reg_132_reg[0]_i_2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[0]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_98,
      Q => \b_assign_reg_132_reg[0]_i_2__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[0]_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_162,
      Q => \b_assign_reg_132_reg[0]_i_2__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[0]_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_226,
      Q => \b_assign_reg_132_reg[0]_i_2__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[0]_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_290,
      Q => \b_assign_reg_132_reg[0]_i_2__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[0]_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_354,
      Q => \b_assign_reg_132_reg[0]_i_2__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[0]_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_418,
      Q => \b_assign_reg_132_reg[0]_i_2__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[0]_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_482,
      Q => \b_assign_reg_132_reg[0]_i_2__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[0]_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_546,
      Q => \b_assign_reg_132_reg[0]_i_2__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[0]_i_2__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_610,
      Q => \b_assign_reg_132_reg[0]_i_2__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[10]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_24,
      Q => \b_assign_reg_132_reg[10]_i_2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[10]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_88,
      Q => \b_assign_reg_132_reg[10]_i_2__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[10]_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_152,
      Q => \b_assign_reg_132_reg[10]_i_2__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[10]_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_216,
      Q => \b_assign_reg_132_reg[10]_i_2__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[10]_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_280,
      Q => \b_assign_reg_132_reg[10]_i_2__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[10]_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_344,
      Q => \b_assign_reg_132_reg[10]_i_2__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[10]_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_408,
      Q => \b_assign_reg_132_reg[10]_i_2__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[10]_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_472,
      Q => \b_assign_reg_132_reg[10]_i_2__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[10]_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_536,
      Q => \b_assign_reg_132_reg[10]_i_2__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[10]_i_2__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_600,
      Q => \b_assign_reg_132_reg[10]_i_2__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[11]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_23,
      Q => \b_assign_reg_132_reg[11]_i_2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[11]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_87,
      Q => \b_assign_reg_132_reg[11]_i_2__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[11]_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_151,
      Q => \b_assign_reg_132_reg[11]_i_2__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[11]_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_215,
      Q => \b_assign_reg_132_reg[11]_i_2__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[11]_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_279,
      Q => \b_assign_reg_132_reg[11]_i_2__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[11]_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_343,
      Q => \b_assign_reg_132_reg[11]_i_2__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[11]_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_407,
      Q => \b_assign_reg_132_reg[11]_i_2__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[11]_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_471,
      Q => \b_assign_reg_132_reg[11]_i_2__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[11]_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_535,
      Q => \b_assign_reg_132_reg[11]_i_2__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[11]_i_2__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_599,
      Q => \b_assign_reg_132_reg[11]_i_2__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[12]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_22,
      Q => \b_assign_reg_132_reg[12]_i_3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[12]_i_3__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_86,
      Q => \b_assign_reg_132_reg[12]_i_3__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[12]_i_3__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_150,
      Q => \b_assign_reg_132_reg[12]_i_3__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[12]_i_3__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_214,
      Q => \b_assign_reg_132_reg[12]_i_3__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[12]_i_3__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_278,
      Q => \b_assign_reg_132_reg[12]_i_3__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[12]_i_3__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_342,
      Q => \b_assign_reg_132_reg[12]_i_3__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[12]_i_3__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_406,
      Q => \b_assign_reg_132_reg[12]_i_3__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[12]_i_3__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_470,
      Q => \b_assign_reg_132_reg[12]_i_3__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[12]_i_3__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_534,
      Q => \b_assign_reg_132_reg[12]_i_3__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[12]_i_3__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_598,
      Q => \b_assign_reg_132_reg[12]_i_3__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[13]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_21,
      Q => \b_assign_reg_132_reg[13]_i_2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[13]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_85,
      Q => \b_assign_reg_132_reg[13]_i_2__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[13]_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_149,
      Q => \b_assign_reg_132_reg[13]_i_2__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[13]_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_213,
      Q => \b_assign_reg_132_reg[13]_i_2__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[13]_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_277,
      Q => \b_assign_reg_132_reg[13]_i_2__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[13]_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_341,
      Q => \b_assign_reg_132_reg[13]_i_2__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[13]_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_405,
      Q => \b_assign_reg_132_reg[13]_i_2__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[13]_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_469,
      Q => \b_assign_reg_132_reg[13]_i_2__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[13]_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_533,
      Q => \b_assign_reg_132_reg[13]_i_2__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[13]_i_2__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_597,
      Q => \b_assign_reg_132_reg[13]_i_2__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[14]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_20,
      Q => \b_assign_reg_132_reg[14]_i_2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[14]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_84,
      Q => \b_assign_reg_132_reg[14]_i_2__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[14]_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_148,
      Q => \b_assign_reg_132_reg[14]_i_2__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[14]_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_212,
      Q => \b_assign_reg_132_reg[14]_i_2__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[14]_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_276,
      Q => \b_assign_reg_132_reg[14]_i_2__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[14]_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_340,
      Q => \b_assign_reg_132_reg[14]_i_2__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[14]_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_404,
      Q => \b_assign_reg_132_reg[14]_i_2__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[14]_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_468,
      Q => \b_assign_reg_132_reg[14]_i_2__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[14]_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_532,
      Q => \b_assign_reg_132_reg[14]_i_2__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[14]_i_2__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_596,
      Q => \b_assign_reg_132_reg[14]_i_2__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[15]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_19,
      Q => \b_assign_reg_132_reg[15]_i_2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[15]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_83,
      Q => \b_assign_reg_132_reg[15]_i_2__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[15]_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_147,
      Q => \b_assign_reg_132_reg[15]_i_2__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[15]_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_211,
      Q => \b_assign_reg_132_reg[15]_i_2__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[15]_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_275,
      Q => \b_assign_reg_132_reg[15]_i_2__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[15]_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_339,
      Q => \b_assign_reg_132_reg[15]_i_2__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[15]_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_403,
      Q => \b_assign_reg_132_reg[15]_i_2__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[15]_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_467,
      Q => \b_assign_reg_132_reg[15]_i_2__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[15]_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_531,
      Q => \b_assign_reg_132_reg[15]_i_2__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[15]_i_2__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_595,
      Q => \b_assign_reg_132_reg[15]_i_2__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[16]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_18,
      Q => \b_assign_reg_132_reg[16]_i_3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[16]_i_3__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_82,
      Q => \b_assign_reg_132_reg[16]_i_3__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[16]_i_3__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_146,
      Q => \b_assign_reg_132_reg[16]_i_3__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[16]_i_3__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_210,
      Q => \b_assign_reg_132_reg[16]_i_3__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[16]_i_3__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_274,
      Q => \b_assign_reg_132_reg[16]_i_3__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[16]_i_3__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_338,
      Q => \b_assign_reg_132_reg[16]_i_3__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[16]_i_3__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_402,
      Q => \b_assign_reg_132_reg[16]_i_3__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[16]_i_3__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_466,
      Q => \b_assign_reg_132_reg[16]_i_3__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[16]_i_3__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_530,
      Q => \b_assign_reg_132_reg[16]_i_3__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[16]_i_3__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_594,
      Q => \b_assign_reg_132_reg[16]_i_3__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[17]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_17,
      Q => \b_assign_reg_132_reg[17]_i_2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[17]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_81,
      Q => \b_assign_reg_132_reg[17]_i_2__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[17]_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_145,
      Q => \b_assign_reg_132_reg[17]_i_2__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[17]_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_209,
      Q => \b_assign_reg_132_reg[17]_i_2__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[17]_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_273,
      Q => \b_assign_reg_132_reg[17]_i_2__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[17]_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_337,
      Q => \b_assign_reg_132_reg[17]_i_2__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[17]_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_401,
      Q => \b_assign_reg_132_reg[17]_i_2__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[17]_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_465,
      Q => \b_assign_reg_132_reg[17]_i_2__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[17]_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_529,
      Q => \b_assign_reg_132_reg[17]_i_2__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[17]_i_2__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_593,
      Q => \b_assign_reg_132_reg[17]_i_2__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[18]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_16,
      Q => \b_assign_reg_132_reg[18]_i_2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[18]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_80,
      Q => \b_assign_reg_132_reg[18]_i_2__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[18]_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_144,
      Q => \b_assign_reg_132_reg[18]_i_2__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[18]_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_208,
      Q => \b_assign_reg_132_reg[18]_i_2__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[18]_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_272,
      Q => \b_assign_reg_132_reg[18]_i_2__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[18]_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_336,
      Q => \b_assign_reg_132_reg[18]_i_2__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[18]_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_400,
      Q => \b_assign_reg_132_reg[18]_i_2__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[18]_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_464,
      Q => \b_assign_reg_132_reg[18]_i_2__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[18]_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_528,
      Q => \b_assign_reg_132_reg[18]_i_2__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[18]_i_2__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_592,
      Q => \b_assign_reg_132_reg[18]_i_2__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[19]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_15,
      Q => \b_assign_reg_132_reg[19]_i_2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[19]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_79,
      Q => \b_assign_reg_132_reg[19]_i_2__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[19]_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_143,
      Q => \b_assign_reg_132_reg[19]_i_2__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[19]_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_207,
      Q => \b_assign_reg_132_reg[19]_i_2__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[19]_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_271,
      Q => \b_assign_reg_132_reg[19]_i_2__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[19]_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_335,
      Q => \b_assign_reg_132_reg[19]_i_2__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[19]_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_399,
      Q => \b_assign_reg_132_reg[19]_i_2__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[19]_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_463,
      Q => \b_assign_reg_132_reg[19]_i_2__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[19]_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_527,
      Q => \b_assign_reg_132_reg[19]_i_2__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[19]_i_2__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_591,
      Q => \b_assign_reg_132_reg[19]_i_2__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[1]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_33,
      Q => \b_assign_reg_132_reg[1]_i_2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[1]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_97,
      Q => \b_assign_reg_132_reg[1]_i_2__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[1]_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_161,
      Q => \b_assign_reg_132_reg[1]_i_2__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[1]_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_225,
      Q => \b_assign_reg_132_reg[1]_i_2__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[1]_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_289,
      Q => \b_assign_reg_132_reg[1]_i_2__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[1]_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_353,
      Q => \b_assign_reg_132_reg[1]_i_2__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[1]_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_417,
      Q => \b_assign_reg_132_reg[1]_i_2__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[1]_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_481,
      Q => \b_assign_reg_132_reg[1]_i_2__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[1]_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_545,
      Q => \b_assign_reg_132_reg[1]_i_2__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[1]_i_2__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_609,
      Q => \b_assign_reg_132_reg[1]_i_2__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[20]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_14,
      Q => \b_assign_reg_132_reg[20]_i_3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[20]_i_3__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_78,
      Q => \b_assign_reg_132_reg[20]_i_3__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[20]_i_3__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_142,
      Q => \b_assign_reg_132_reg[20]_i_3__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[20]_i_3__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_206,
      Q => \b_assign_reg_132_reg[20]_i_3__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[20]_i_3__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_270,
      Q => \b_assign_reg_132_reg[20]_i_3__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[20]_i_3__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_334,
      Q => \b_assign_reg_132_reg[20]_i_3__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[20]_i_3__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_398,
      Q => \b_assign_reg_132_reg[20]_i_3__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[20]_i_3__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_462,
      Q => \b_assign_reg_132_reg[20]_i_3__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[20]_i_3__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_526,
      Q => \b_assign_reg_132_reg[20]_i_3__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[20]_i_3__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_590,
      Q => \b_assign_reg_132_reg[20]_i_3__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[21]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_13,
      Q => \b_assign_reg_132_reg[21]_i_2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[21]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_77,
      Q => \b_assign_reg_132_reg[21]_i_2__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[21]_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_141,
      Q => \b_assign_reg_132_reg[21]_i_2__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[21]_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_205,
      Q => \b_assign_reg_132_reg[21]_i_2__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[21]_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_269,
      Q => \b_assign_reg_132_reg[21]_i_2__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[21]_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_333,
      Q => \b_assign_reg_132_reg[21]_i_2__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[21]_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_397,
      Q => \b_assign_reg_132_reg[21]_i_2__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[21]_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_461,
      Q => \b_assign_reg_132_reg[21]_i_2__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[21]_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_525,
      Q => \b_assign_reg_132_reg[21]_i_2__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[21]_i_2__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_589,
      Q => \b_assign_reg_132_reg[21]_i_2__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[22]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_12,
      Q => \b_assign_reg_132_reg[22]_i_2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[22]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_76,
      Q => \b_assign_reg_132_reg[22]_i_2__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[22]_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_140,
      Q => \b_assign_reg_132_reg[22]_i_2__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[22]_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_204,
      Q => \b_assign_reg_132_reg[22]_i_2__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[22]_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_268,
      Q => \b_assign_reg_132_reg[22]_i_2__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[22]_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_332,
      Q => \b_assign_reg_132_reg[22]_i_2__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[22]_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_396,
      Q => \b_assign_reg_132_reg[22]_i_2__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[22]_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_460,
      Q => \b_assign_reg_132_reg[22]_i_2__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[22]_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_524,
      Q => \b_assign_reg_132_reg[22]_i_2__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[22]_i_2__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_588,
      Q => \b_assign_reg_132_reg[22]_i_2__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[23]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_11,
      Q => \b_assign_reg_132_reg[23]_i_2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[23]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_75,
      Q => \b_assign_reg_132_reg[23]_i_2__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[23]_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_139,
      Q => \b_assign_reg_132_reg[23]_i_2__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[23]_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_203,
      Q => \b_assign_reg_132_reg[23]_i_2__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[23]_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_267,
      Q => \b_assign_reg_132_reg[23]_i_2__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[23]_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_331,
      Q => \b_assign_reg_132_reg[23]_i_2__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[23]_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_395,
      Q => \b_assign_reg_132_reg[23]_i_2__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[23]_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_459,
      Q => \b_assign_reg_132_reg[23]_i_2__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[23]_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_523,
      Q => \b_assign_reg_132_reg[23]_i_2__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[23]_i_2__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_587,
      Q => \b_assign_reg_132_reg[23]_i_2__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[24]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_10,
      Q => \b_assign_reg_132_reg[24]_i_3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[24]_i_3__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_74,
      Q => \b_assign_reg_132_reg[24]_i_3__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[24]_i_3__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_138,
      Q => \b_assign_reg_132_reg[24]_i_3__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[24]_i_3__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_202,
      Q => \b_assign_reg_132_reg[24]_i_3__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[24]_i_3__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_266,
      Q => \b_assign_reg_132_reg[24]_i_3__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[24]_i_3__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_330,
      Q => \b_assign_reg_132_reg[24]_i_3__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[24]_i_3__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_394,
      Q => \b_assign_reg_132_reg[24]_i_3__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[24]_i_3__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_458,
      Q => \b_assign_reg_132_reg[24]_i_3__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[24]_i_3__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_522,
      Q => \b_assign_reg_132_reg[24]_i_3__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[24]_i_3__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_586,
      Q => \b_assign_reg_132_reg[24]_i_3__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[25]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_9,
      Q => \b_assign_reg_132_reg[25]_i_2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[25]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_73,
      Q => \b_assign_reg_132_reg[25]_i_2__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[25]_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_137,
      Q => \b_assign_reg_132_reg[25]_i_2__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[25]_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_201,
      Q => \b_assign_reg_132_reg[25]_i_2__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[25]_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_265,
      Q => \b_assign_reg_132_reg[25]_i_2__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[25]_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_329,
      Q => \b_assign_reg_132_reg[25]_i_2__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[25]_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_393,
      Q => \b_assign_reg_132_reg[25]_i_2__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[25]_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_457,
      Q => \b_assign_reg_132_reg[25]_i_2__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[25]_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_521,
      Q => \b_assign_reg_132_reg[25]_i_2__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[25]_i_2__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_585,
      Q => \b_assign_reg_132_reg[25]_i_2__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[26]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_8,
      Q => \b_assign_reg_132_reg[26]_i_2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[26]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_72,
      Q => \b_assign_reg_132_reg[26]_i_2__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[26]_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_136,
      Q => \b_assign_reg_132_reg[26]_i_2__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[26]_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_200,
      Q => \b_assign_reg_132_reg[26]_i_2__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[26]_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_264,
      Q => \b_assign_reg_132_reg[26]_i_2__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[26]_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_328,
      Q => \b_assign_reg_132_reg[26]_i_2__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[26]_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_392,
      Q => \b_assign_reg_132_reg[26]_i_2__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[26]_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_456,
      Q => \b_assign_reg_132_reg[26]_i_2__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[26]_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_520,
      Q => \b_assign_reg_132_reg[26]_i_2__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[26]_i_2__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_584,
      Q => \b_assign_reg_132_reg[26]_i_2__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[27]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_7,
      Q => \b_assign_reg_132_reg[27]_i_2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[27]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_71,
      Q => \b_assign_reg_132_reg[27]_i_2__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[27]_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_135,
      Q => \b_assign_reg_132_reg[27]_i_2__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[27]_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_199,
      Q => \b_assign_reg_132_reg[27]_i_2__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[27]_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_263,
      Q => \b_assign_reg_132_reg[27]_i_2__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[27]_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_327,
      Q => \b_assign_reg_132_reg[27]_i_2__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[27]_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_391,
      Q => \b_assign_reg_132_reg[27]_i_2__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[27]_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_455,
      Q => \b_assign_reg_132_reg[27]_i_2__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[27]_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_519,
      Q => \b_assign_reg_132_reg[27]_i_2__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[27]_i_2__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_583,
      Q => \b_assign_reg_132_reg[27]_i_2__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[28]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_6,
      Q => \b_assign_reg_132_reg[28]_i_3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[28]_i_3__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_70,
      Q => \b_assign_reg_132_reg[28]_i_3__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[28]_i_3__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_134,
      Q => \b_assign_reg_132_reg[28]_i_3__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[28]_i_3__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_198,
      Q => \b_assign_reg_132_reg[28]_i_3__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[28]_i_3__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_262,
      Q => \b_assign_reg_132_reg[28]_i_3__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[28]_i_3__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_326,
      Q => \b_assign_reg_132_reg[28]_i_3__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[28]_i_3__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_390,
      Q => \b_assign_reg_132_reg[28]_i_3__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[28]_i_3__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_454,
      Q => \b_assign_reg_132_reg[28]_i_3__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[28]_i_3__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_518,
      Q => \b_assign_reg_132_reg[28]_i_3__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[28]_i_3__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_582,
      Q => \b_assign_reg_132_reg[28]_i_3__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[29]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_5,
      Q => \b_assign_reg_132_reg[29]_i_2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[29]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_69,
      Q => \b_assign_reg_132_reg[29]_i_2__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[29]_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_133,
      Q => \b_assign_reg_132_reg[29]_i_2__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[29]_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_197,
      Q => \b_assign_reg_132_reg[29]_i_2__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[29]_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_261,
      Q => \b_assign_reg_132_reg[29]_i_2__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[29]_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_325,
      Q => \b_assign_reg_132_reg[29]_i_2__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[29]_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_389,
      Q => \b_assign_reg_132_reg[29]_i_2__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[29]_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_453,
      Q => \b_assign_reg_132_reg[29]_i_2__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[29]_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_517,
      Q => \b_assign_reg_132_reg[29]_i_2__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[29]_i_2__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_581,
      Q => \b_assign_reg_132_reg[29]_i_2__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[2]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_32,
      Q => \b_assign_reg_132_reg[2]_i_2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[2]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_96,
      Q => \b_assign_reg_132_reg[2]_i_2__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[2]_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_160,
      Q => \b_assign_reg_132_reg[2]_i_2__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[2]_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_224,
      Q => \b_assign_reg_132_reg[2]_i_2__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[2]_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_288,
      Q => \b_assign_reg_132_reg[2]_i_2__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[2]_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_352,
      Q => \b_assign_reg_132_reg[2]_i_2__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[2]_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_416,
      Q => \b_assign_reg_132_reg[2]_i_2__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[2]_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_480,
      Q => \b_assign_reg_132_reg[2]_i_2__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[2]_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_544,
      Q => \b_assign_reg_132_reg[2]_i_2__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[2]_i_2__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_608,
      Q => \b_assign_reg_132_reg[2]_i_2__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[30]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_4,
      Q => \b_assign_reg_132_reg[30]_i_2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[30]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_68,
      Q => \b_assign_reg_132_reg[30]_i_2__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[30]_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_132,
      Q => \b_assign_reg_132_reg[30]_i_2__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[30]_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_196,
      Q => \b_assign_reg_132_reg[30]_i_2__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[30]_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_260,
      Q => \b_assign_reg_132_reg[30]_i_2__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[30]_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_324,
      Q => \b_assign_reg_132_reg[30]_i_2__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[30]_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_388,
      Q => \b_assign_reg_132_reg[30]_i_2__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[30]_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_452,
      Q => \b_assign_reg_132_reg[30]_i_2__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[30]_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_516,
      Q => \b_assign_reg_132_reg[30]_i_2__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[30]_i_2__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_580,
      Q => \b_assign_reg_132_reg[30]_i_2__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[31]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_3,
      Q => \b_assign_reg_132_reg[31]_i_2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[31]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_67,
      Q => \b_assign_reg_132_reg[31]_i_2__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[31]_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_131,
      Q => \b_assign_reg_132_reg[31]_i_2__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[31]_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_195,
      Q => \b_assign_reg_132_reg[31]_i_2__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[31]_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_259,
      Q => \b_assign_reg_132_reg[31]_i_2__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[31]_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_323,
      Q => \b_assign_reg_132_reg[31]_i_2__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[31]_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_387,
      Q => \b_assign_reg_132_reg[31]_i_2__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[31]_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_451,
      Q => \b_assign_reg_132_reg[31]_i_2__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[31]_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_515,
      Q => \b_assign_reg_132_reg[31]_i_2__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[31]_i_2__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_579,
      Q => \b_assign_reg_132_reg[31]_i_2__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[31]_i_3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter0,
      Q => \b_assign_reg_132_reg[31]_i_3_n_3\,
      R => \b_assign_reg_132[31]_i_5_n_3\
    );
\b_assign_reg_132_reg[3]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_31,
      Q => \b_assign_reg_132_reg[3]_i_2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[3]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_95,
      Q => \b_assign_reg_132_reg[3]_i_2__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[3]_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_159,
      Q => \b_assign_reg_132_reg[3]_i_2__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[3]_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_223,
      Q => \b_assign_reg_132_reg[3]_i_2__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[3]_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_287,
      Q => \b_assign_reg_132_reg[3]_i_2__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[3]_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_351,
      Q => \b_assign_reg_132_reg[3]_i_2__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[3]_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_415,
      Q => \b_assign_reg_132_reg[3]_i_2__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[3]_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_479,
      Q => \b_assign_reg_132_reg[3]_i_2__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[3]_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_543,
      Q => \b_assign_reg_132_reg[3]_i_2__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[3]_i_2__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_607,
      Q => \b_assign_reg_132_reg[3]_i_2__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[4]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_30,
      Q => \b_assign_reg_132_reg[4]_i_3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[4]_i_3__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_94,
      Q => \b_assign_reg_132_reg[4]_i_3__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[4]_i_3__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_158,
      Q => \b_assign_reg_132_reg[4]_i_3__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[4]_i_3__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_222,
      Q => \b_assign_reg_132_reg[4]_i_3__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[4]_i_3__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_286,
      Q => \b_assign_reg_132_reg[4]_i_3__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[4]_i_3__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_350,
      Q => \b_assign_reg_132_reg[4]_i_3__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[4]_i_3__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_414,
      Q => \b_assign_reg_132_reg[4]_i_3__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[4]_i_3__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_478,
      Q => \b_assign_reg_132_reg[4]_i_3__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[4]_i_3__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_542,
      Q => \b_assign_reg_132_reg[4]_i_3__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[4]_i_3__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_606,
      Q => \b_assign_reg_132_reg[4]_i_3__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[5]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_29,
      Q => \b_assign_reg_132_reg[5]_i_2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[5]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_93,
      Q => \b_assign_reg_132_reg[5]_i_2__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[5]_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_157,
      Q => \b_assign_reg_132_reg[5]_i_2__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[5]_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_221,
      Q => \b_assign_reg_132_reg[5]_i_2__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[5]_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_285,
      Q => \b_assign_reg_132_reg[5]_i_2__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[5]_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_349,
      Q => \b_assign_reg_132_reg[5]_i_2__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[5]_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_413,
      Q => \b_assign_reg_132_reg[5]_i_2__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[5]_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_477,
      Q => \b_assign_reg_132_reg[5]_i_2__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[5]_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_541,
      Q => \b_assign_reg_132_reg[5]_i_2__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[5]_i_2__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_605,
      Q => \b_assign_reg_132_reg[5]_i_2__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[6]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_28,
      Q => \b_assign_reg_132_reg[6]_i_2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[6]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_92,
      Q => \b_assign_reg_132_reg[6]_i_2__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[6]_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_156,
      Q => \b_assign_reg_132_reg[6]_i_2__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[6]_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_220,
      Q => \b_assign_reg_132_reg[6]_i_2__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[6]_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_284,
      Q => \b_assign_reg_132_reg[6]_i_2__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[6]_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_348,
      Q => \b_assign_reg_132_reg[6]_i_2__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[6]_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_412,
      Q => \b_assign_reg_132_reg[6]_i_2__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[6]_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_476,
      Q => \b_assign_reg_132_reg[6]_i_2__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[6]_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_540,
      Q => \b_assign_reg_132_reg[6]_i_2__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[6]_i_2__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_604,
      Q => \b_assign_reg_132_reg[6]_i_2__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[7]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_27,
      Q => \b_assign_reg_132_reg[7]_i_2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[7]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_91,
      Q => \b_assign_reg_132_reg[7]_i_2__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[7]_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_155,
      Q => \b_assign_reg_132_reg[7]_i_2__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[7]_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_219,
      Q => \b_assign_reg_132_reg[7]_i_2__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[7]_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_283,
      Q => \b_assign_reg_132_reg[7]_i_2__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[7]_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_347,
      Q => \b_assign_reg_132_reg[7]_i_2__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[7]_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_411,
      Q => \b_assign_reg_132_reg[7]_i_2__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[7]_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_475,
      Q => \b_assign_reg_132_reg[7]_i_2__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[7]_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_539,
      Q => \b_assign_reg_132_reg[7]_i_2__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[7]_i_2__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_603,
      Q => \b_assign_reg_132_reg[7]_i_2__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[8]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_26,
      Q => \b_assign_reg_132_reg[8]_i_3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[8]_i_3__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_90,
      Q => \b_assign_reg_132_reg[8]_i_3__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[8]_i_3__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_154,
      Q => \b_assign_reg_132_reg[8]_i_3__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[8]_i_3__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_218,
      Q => \b_assign_reg_132_reg[8]_i_3__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[8]_i_3__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_282,
      Q => \b_assign_reg_132_reg[8]_i_3__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[8]_i_3__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_346,
      Q => \b_assign_reg_132_reg[8]_i_3__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[8]_i_3__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_410,
      Q => \b_assign_reg_132_reg[8]_i_3__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[8]_i_3__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_474,
      Q => \b_assign_reg_132_reg[8]_i_3__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[8]_i_3__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_538,
      Q => \b_assign_reg_132_reg[8]_i_3__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[8]_i_3__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_602,
      Q => \b_assign_reg_132_reg[8]_i_3__8_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[9]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_25,
      Q => \b_assign_reg_132_reg[9]_i_2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[9]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_89,
      Q => \b_assign_reg_132_reg[9]_i_2__0_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[9]_i_2__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_153,
      Q => \b_assign_reg_132_reg[9]_i_2__1_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[9]_i_2__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_217,
      Q => \b_assign_reg_132_reg[9]_i_2__2_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[9]_i_2__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_281,
      Q => \b_assign_reg_132_reg[9]_i_2__3_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[9]_i_2__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_345,
      Q => \b_assign_reg_132_reg[9]_i_2__4_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[9]_i_2__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_409,
      Q => \b_assign_reg_132_reg[9]_i_2__5_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[9]_i_2__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_473,
      Q => \b_assign_reg_132_reg[9]_i_2__6_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[9]_i_2__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_537,
      Q => \b_assign_reg_132_reg[9]_i_2__7_n_3\,
      R => '0'
    );
\b_assign_reg_132_reg[9]_i_2__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \b_assign_reg_132_reg[31]_i_3_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_601,
      Q => \b_assign_reg_132_reg[9]_i_2__8_n_3\,
      R => '0'
    );
cnn_fc_i50_o10_CTRL_s_axi_U: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_CTRL_s_axi
     port map (
      ADDRARDADDR(5 downto 0) => row_reg_723_reg(5 downto 0),
      D(3 downto 0) => bias_address0(3 downto 0),
      DOADO(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_3,
      DOADO(30) => cnn_fc_i50_o10_CTRL_s_axi_U_n_4,
      DOADO(29) => cnn_fc_i50_o10_CTRL_s_axi_U_n_5,
      DOADO(28) => cnn_fc_i50_o10_CTRL_s_axi_U_n_6,
      DOADO(27) => cnn_fc_i50_o10_CTRL_s_axi_U_n_7,
      DOADO(26) => cnn_fc_i50_o10_CTRL_s_axi_U_n_8,
      DOADO(25) => cnn_fc_i50_o10_CTRL_s_axi_U_n_9,
      DOADO(24) => cnn_fc_i50_o10_CTRL_s_axi_U_n_10,
      DOADO(23) => cnn_fc_i50_o10_CTRL_s_axi_U_n_11,
      DOADO(22) => cnn_fc_i50_o10_CTRL_s_axi_U_n_12,
      DOADO(21) => cnn_fc_i50_o10_CTRL_s_axi_U_n_13,
      DOADO(20) => cnn_fc_i50_o10_CTRL_s_axi_U_n_14,
      DOADO(19) => cnn_fc_i50_o10_CTRL_s_axi_U_n_15,
      DOADO(18) => cnn_fc_i50_o10_CTRL_s_axi_U_n_16,
      DOADO(17) => cnn_fc_i50_o10_CTRL_s_axi_U_n_17,
      DOADO(16) => cnn_fc_i50_o10_CTRL_s_axi_U_n_18,
      DOADO(15) => cnn_fc_i50_o10_CTRL_s_axi_U_n_19,
      DOADO(14) => cnn_fc_i50_o10_CTRL_s_axi_U_n_20,
      DOADO(13) => cnn_fc_i50_o10_CTRL_s_axi_U_n_21,
      DOADO(12) => cnn_fc_i50_o10_CTRL_s_axi_U_n_22,
      DOADO(11) => cnn_fc_i50_o10_CTRL_s_axi_U_n_23,
      DOADO(10) => cnn_fc_i50_o10_CTRL_s_axi_U_n_24,
      DOADO(9) => cnn_fc_i50_o10_CTRL_s_axi_U_n_25,
      DOADO(8) => cnn_fc_i50_o10_CTRL_s_axi_U_n_26,
      DOADO(7) => cnn_fc_i50_o10_CTRL_s_axi_U_n_27,
      DOADO(6) => cnn_fc_i50_o10_CTRL_s_axi_U_n_28,
      DOADO(5) => cnn_fc_i50_o10_CTRL_s_axi_U_n_29,
      DOADO(4) => cnn_fc_i50_o10_CTRL_s_axi_U_n_30,
      DOADO(3) => cnn_fc_i50_o10_CTRL_s_axi_U_n_31,
      DOADO(2) => cnn_fc_i50_o10_CTRL_s_axi_U_n_32,
      DOADO(1) => cnn_fc_i50_o10_CTRL_s_axi_U_n_33,
      DOADO(0) => cnn_fc_i50_o10_CTRL_s_axi_U_n_34,
      DOBDO(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_35,
      DOBDO(30) => cnn_fc_i50_o10_CTRL_s_axi_U_n_36,
      DOBDO(29) => cnn_fc_i50_o10_CTRL_s_axi_U_n_37,
      DOBDO(28) => cnn_fc_i50_o10_CTRL_s_axi_U_n_38,
      DOBDO(27) => cnn_fc_i50_o10_CTRL_s_axi_U_n_39,
      DOBDO(26) => cnn_fc_i50_o10_CTRL_s_axi_U_n_40,
      DOBDO(25) => cnn_fc_i50_o10_CTRL_s_axi_U_n_41,
      DOBDO(24) => cnn_fc_i50_o10_CTRL_s_axi_U_n_42,
      DOBDO(23) => cnn_fc_i50_o10_CTRL_s_axi_U_n_43,
      DOBDO(22) => cnn_fc_i50_o10_CTRL_s_axi_U_n_44,
      DOBDO(21) => cnn_fc_i50_o10_CTRL_s_axi_U_n_45,
      DOBDO(20) => cnn_fc_i50_o10_CTRL_s_axi_U_n_46,
      DOBDO(19) => cnn_fc_i50_o10_CTRL_s_axi_U_n_47,
      DOBDO(18) => cnn_fc_i50_o10_CTRL_s_axi_U_n_48,
      DOBDO(17) => cnn_fc_i50_o10_CTRL_s_axi_U_n_49,
      DOBDO(16) => cnn_fc_i50_o10_CTRL_s_axi_U_n_50,
      DOBDO(15) => cnn_fc_i50_o10_CTRL_s_axi_U_n_51,
      DOBDO(14) => cnn_fc_i50_o10_CTRL_s_axi_U_n_52,
      DOBDO(13) => cnn_fc_i50_o10_CTRL_s_axi_U_n_53,
      DOBDO(12) => cnn_fc_i50_o10_CTRL_s_axi_U_n_54,
      DOBDO(11) => cnn_fc_i50_o10_CTRL_s_axi_U_n_55,
      DOBDO(10) => cnn_fc_i50_o10_CTRL_s_axi_U_n_56,
      DOBDO(9) => cnn_fc_i50_o10_CTRL_s_axi_U_n_57,
      DOBDO(8) => cnn_fc_i50_o10_CTRL_s_axi_U_n_58,
      DOBDO(7) => cnn_fc_i50_o10_CTRL_s_axi_U_n_59,
      DOBDO(6) => cnn_fc_i50_o10_CTRL_s_axi_U_n_60,
      DOBDO(5) => cnn_fc_i50_o10_CTRL_s_axi_U_n_61,
      DOBDO(4) => cnn_fc_i50_o10_CTRL_s_axi_U_n_62,
      DOBDO(3) => cnn_fc_i50_o10_CTRL_s_axi_U_n_63,
      DOBDO(2) => cnn_fc_i50_o10_CTRL_s_axi_U_n_64,
      DOBDO(1) => cnn_fc_i50_o10_CTRL_s_axi_U_n_65,
      DOBDO(0) => cnn_fc_i50_o10_CTRL_s_axi_U_n_66,
      Q(3 downto 0) => \i_2_reg_1740_reg__0\(3 downto 0),
      SR(0) => i_reg_480,
      \ap_CS_fsm_reg[0]\ => cnn_fc_i50_o10_CTRL_s_axi_U_n_726,
      \ap_CS_fsm_reg[1]\(1 downto 0) => ap_NS_fsm(1 downto 0),
      \ap_CS_fsm_reg[8]\(2) => ap_CS_fsm_state20,
      \ap_CS_fsm_reg[8]\(1) => ap_CS_fsm_pp1_stage0,
      \ap_CS_fsm_reg[8]\(0) => \ap_CS_fsm_reg_n_3_[0]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \b_assign_reg_132_reg[0]_i_2\ => \b_assign_reg_132_reg[0]_i_2_n_3\,
      \b_assign_reg_132_reg[0]_i_2__0\ => \b_assign_reg_132_reg[0]_i_2__0_n_3\,
      \b_assign_reg_132_reg[0]_i_2__1\ => \b_assign_reg_132_reg[0]_i_2__1_n_3\,
      \b_assign_reg_132_reg[0]_i_2__2\ => \b_assign_reg_132_reg[0]_i_2__2_n_3\,
      \b_assign_reg_132_reg[0]_i_2__3\ => \b_assign_reg_132_reg[0]_i_2__3_n_3\,
      \b_assign_reg_132_reg[0]_i_2__4\ => \b_assign_reg_132_reg[0]_i_2__4_n_3\,
      \b_assign_reg_132_reg[0]_i_2__5\ => \b_assign_reg_132_reg[0]_i_2__5_n_3\,
      \b_assign_reg_132_reg[0]_i_2__6\ => \b_assign_reg_132_reg[0]_i_2__6_n_3\,
      \b_assign_reg_132_reg[0]_i_2__7\ => \b_assign_reg_132_reg[0]_i_2__7_n_3\,
      \b_assign_reg_132_reg[0]_i_2__8\ => \b_assign_reg_132_reg[0]_i_2__8_n_3\,
      \b_assign_reg_132_reg[10]_i_2\ => \b_assign_reg_132_reg[10]_i_2_n_3\,
      \b_assign_reg_132_reg[10]_i_2__0\ => \b_assign_reg_132_reg[10]_i_2__0_n_3\,
      \b_assign_reg_132_reg[10]_i_2__1\ => \b_assign_reg_132_reg[10]_i_2__1_n_3\,
      \b_assign_reg_132_reg[10]_i_2__2\ => \b_assign_reg_132_reg[10]_i_2__2_n_3\,
      \b_assign_reg_132_reg[10]_i_2__3\ => \b_assign_reg_132_reg[10]_i_2__3_n_3\,
      \b_assign_reg_132_reg[10]_i_2__4\ => \b_assign_reg_132_reg[10]_i_2__4_n_3\,
      \b_assign_reg_132_reg[10]_i_2__5\ => \b_assign_reg_132_reg[10]_i_2__5_n_3\,
      \b_assign_reg_132_reg[10]_i_2__6\ => \b_assign_reg_132_reg[10]_i_2__6_n_3\,
      \b_assign_reg_132_reg[10]_i_2__7\ => \b_assign_reg_132_reg[10]_i_2__7_n_3\,
      \b_assign_reg_132_reg[10]_i_2__8\ => \b_assign_reg_132_reg[10]_i_2__8_n_3\,
      \b_assign_reg_132_reg[11]_i_2\ => \b_assign_reg_132_reg[11]_i_2_n_3\,
      \b_assign_reg_132_reg[11]_i_2__0\ => \b_assign_reg_132_reg[11]_i_2__0_n_3\,
      \b_assign_reg_132_reg[11]_i_2__1\ => \b_assign_reg_132_reg[11]_i_2__1_n_3\,
      \b_assign_reg_132_reg[11]_i_2__2\ => \b_assign_reg_132_reg[11]_i_2__2_n_3\,
      \b_assign_reg_132_reg[11]_i_2__3\ => \b_assign_reg_132_reg[11]_i_2__3_n_3\,
      \b_assign_reg_132_reg[11]_i_2__4\ => \b_assign_reg_132_reg[11]_i_2__4_n_3\,
      \b_assign_reg_132_reg[11]_i_2__5\ => \b_assign_reg_132_reg[11]_i_2__5_n_3\,
      \b_assign_reg_132_reg[11]_i_2__6\ => \b_assign_reg_132_reg[11]_i_2__6_n_3\,
      \b_assign_reg_132_reg[11]_i_2__7\ => \b_assign_reg_132_reg[11]_i_2__7_n_3\,
      \b_assign_reg_132_reg[11]_i_2__8\ => \b_assign_reg_132_reg[11]_i_2__8_n_3\,
      \b_assign_reg_132_reg[12]_i_3\ => \b_assign_reg_132_reg[12]_i_3_n_3\,
      \b_assign_reg_132_reg[12]_i_3__0\ => \b_assign_reg_132_reg[12]_i_3__0_n_3\,
      \b_assign_reg_132_reg[12]_i_3__1\ => \b_assign_reg_132_reg[12]_i_3__1_n_3\,
      \b_assign_reg_132_reg[12]_i_3__2\ => \b_assign_reg_132_reg[12]_i_3__2_n_3\,
      \b_assign_reg_132_reg[12]_i_3__3\ => \b_assign_reg_132_reg[12]_i_3__3_n_3\,
      \b_assign_reg_132_reg[12]_i_3__4\ => \b_assign_reg_132_reg[12]_i_3__4_n_3\,
      \b_assign_reg_132_reg[12]_i_3__5\ => \b_assign_reg_132_reg[12]_i_3__5_n_3\,
      \b_assign_reg_132_reg[12]_i_3__6\ => \b_assign_reg_132_reg[12]_i_3__6_n_3\,
      \b_assign_reg_132_reg[12]_i_3__7\ => \b_assign_reg_132_reg[12]_i_3__7_n_3\,
      \b_assign_reg_132_reg[12]_i_3__8\ => \b_assign_reg_132_reg[12]_i_3__8_n_3\,
      \b_assign_reg_132_reg[13]_i_2\ => \b_assign_reg_132_reg[13]_i_2_n_3\,
      \b_assign_reg_132_reg[13]_i_2__0\ => \b_assign_reg_132_reg[13]_i_2__0_n_3\,
      \b_assign_reg_132_reg[13]_i_2__1\ => \b_assign_reg_132_reg[13]_i_2__1_n_3\,
      \b_assign_reg_132_reg[13]_i_2__2\ => \b_assign_reg_132_reg[13]_i_2__2_n_3\,
      \b_assign_reg_132_reg[13]_i_2__3\ => \b_assign_reg_132_reg[13]_i_2__3_n_3\,
      \b_assign_reg_132_reg[13]_i_2__4\ => \b_assign_reg_132_reg[13]_i_2__4_n_3\,
      \b_assign_reg_132_reg[13]_i_2__5\ => \b_assign_reg_132_reg[13]_i_2__5_n_3\,
      \b_assign_reg_132_reg[13]_i_2__6\ => \b_assign_reg_132_reg[13]_i_2__6_n_3\,
      \b_assign_reg_132_reg[13]_i_2__7\ => \b_assign_reg_132_reg[13]_i_2__7_n_3\,
      \b_assign_reg_132_reg[13]_i_2__8\ => \b_assign_reg_132_reg[13]_i_2__8_n_3\,
      \b_assign_reg_132_reg[14]_i_2\ => \b_assign_reg_132_reg[14]_i_2_n_3\,
      \b_assign_reg_132_reg[14]_i_2__0\ => \b_assign_reg_132_reg[14]_i_2__0_n_3\,
      \b_assign_reg_132_reg[14]_i_2__1\ => \b_assign_reg_132_reg[14]_i_2__1_n_3\,
      \b_assign_reg_132_reg[14]_i_2__2\ => \b_assign_reg_132_reg[14]_i_2__2_n_3\,
      \b_assign_reg_132_reg[14]_i_2__3\ => \b_assign_reg_132_reg[14]_i_2__3_n_3\,
      \b_assign_reg_132_reg[14]_i_2__4\ => \b_assign_reg_132_reg[14]_i_2__4_n_3\,
      \b_assign_reg_132_reg[14]_i_2__5\ => \b_assign_reg_132_reg[14]_i_2__5_n_3\,
      \b_assign_reg_132_reg[14]_i_2__6\ => \b_assign_reg_132_reg[14]_i_2__6_n_3\,
      \b_assign_reg_132_reg[14]_i_2__7\ => \b_assign_reg_132_reg[14]_i_2__7_n_3\,
      \b_assign_reg_132_reg[14]_i_2__8\ => \b_assign_reg_132_reg[14]_i_2__8_n_3\,
      \b_assign_reg_132_reg[15]_i_2\ => \b_assign_reg_132_reg[15]_i_2_n_3\,
      \b_assign_reg_132_reg[15]_i_2__0\ => \b_assign_reg_132_reg[15]_i_2__0_n_3\,
      \b_assign_reg_132_reg[15]_i_2__1\ => \b_assign_reg_132_reg[15]_i_2__1_n_3\,
      \b_assign_reg_132_reg[15]_i_2__2\ => \b_assign_reg_132_reg[15]_i_2__2_n_3\,
      \b_assign_reg_132_reg[15]_i_2__3\ => \b_assign_reg_132_reg[15]_i_2__3_n_3\,
      \b_assign_reg_132_reg[15]_i_2__4\ => \b_assign_reg_132_reg[15]_i_2__4_n_3\,
      \b_assign_reg_132_reg[15]_i_2__5\ => \b_assign_reg_132_reg[15]_i_2__5_n_3\,
      \b_assign_reg_132_reg[15]_i_2__6\ => \b_assign_reg_132_reg[15]_i_2__6_n_3\,
      \b_assign_reg_132_reg[15]_i_2__7\ => \b_assign_reg_132_reg[15]_i_2__7_n_3\,
      \b_assign_reg_132_reg[15]_i_2__8\ => \b_assign_reg_132_reg[15]_i_2__8_n_3\,
      \b_assign_reg_132_reg[16]_i_3\ => \b_assign_reg_132_reg[16]_i_3_n_3\,
      \b_assign_reg_132_reg[16]_i_3__0\ => \b_assign_reg_132_reg[16]_i_3__0_n_3\,
      \b_assign_reg_132_reg[16]_i_3__1\ => \b_assign_reg_132_reg[16]_i_3__1_n_3\,
      \b_assign_reg_132_reg[16]_i_3__2\ => \b_assign_reg_132_reg[16]_i_3__2_n_3\,
      \b_assign_reg_132_reg[16]_i_3__3\ => \b_assign_reg_132_reg[16]_i_3__3_n_3\,
      \b_assign_reg_132_reg[16]_i_3__4\ => \b_assign_reg_132_reg[16]_i_3__4_n_3\,
      \b_assign_reg_132_reg[16]_i_3__5\ => \b_assign_reg_132_reg[16]_i_3__5_n_3\,
      \b_assign_reg_132_reg[16]_i_3__6\ => \b_assign_reg_132_reg[16]_i_3__6_n_3\,
      \b_assign_reg_132_reg[16]_i_3__7\ => \b_assign_reg_132_reg[16]_i_3__7_n_3\,
      \b_assign_reg_132_reg[16]_i_3__8\ => \b_assign_reg_132_reg[16]_i_3__8_n_3\,
      \b_assign_reg_132_reg[17]_i_2\ => \b_assign_reg_132_reg[17]_i_2_n_3\,
      \b_assign_reg_132_reg[17]_i_2__0\ => \b_assign_reg_132_reg[17]_i_2__0_n_3\,
      \b_assign_reg_132_reg[17]_i_2__1\ => \b_assign_reg_132_reg[17]_i_2__1_n_3\,
      \b_assign_reg_132_reg[17]_i_2__2\ => \b_assign_reg_132_reg[17]_i_2__2_n_3\,
      \b_assign_reg_132_reg[17]_i_2__3\ => \b_assign_reg_132_reg[17]_i_2__3_n_3\,
      \b_assign_reg_132_reg[17]_i_2__4\ => \b_assign_reg_132_reg[17]_i_2__4_n_3\,
      \b_assign_reg_132_reg[17]_i_2__5\ => \b_assign_reg_132_reg[17]_i_2__5_n_3\,
      \b_assign_reg_132_reg[17]_i_2__6\ => \b_assign_reg_132_reg[17]_i_2__6_n_3\,
      \b_assign_reg_132_reg[17]_i_2__7\ => \b_assign_reg_132_reg[17]_i_2__7_n_3\,
      \b_assign_reg_132_reg[17]_i_2__8\ => \b_assign_reg_132_reg[17]_i_2__8_n_3\,
      \b_assign_reg_132_reg[18]_i_2\ => \b_assign_reg_132_reg[18]_i_2_n_3\,
      \b_assign_reg_132_reg[18]_i_2__0\ => \b_assign_reg_132_reg[18]_i_2__0_n_3\,
      \b_assign_reg_132_reg[18]_i_2__1\ => \b_assign_reg_132_reg[18]_i_2__1_n_3\,
      \b_assign_reg_132_reg[18]_i_2__2\ => \b_assign_reg_132_reg[18]_i_2__2_n_3\,
      \b_assign_reg_132_reg[18]_i_2__3\ => \b_assign_reg_132_reg[18]_i_2__3_n_3\,
      \b_assign_reg_132_reg[18]_i_2__4\ => \b_assign_reg_132_reg[18]_i_2__4_n_3\,
      \b_assign_reg_132_reg[18]_i_2__5\ => \b_assign_reg_132_reg[18]_i_2__5_n_3\,
      \b_assign_reg_132_reg[18]_i_2__6\ => \b_assign_reg_132_reg[18]_i_2__6_n_3\,
      \b_assign_reg_132_reg[18]_i_2__7\ => \b_assign_reg_132_reg[18]_i_2__7_n_3\,
      \b_assign_reg_132_reg[18]_i_2__8\ => \b_assign_reg_132_reg[18]_i_2__8_n_3\,
      \b_assign_reg_132_reg[19]_i_2\ => \b_assign_reg_132_reg[19]_i_2_n_3\,
      \b_assign_reg_132_reg[19]_i_2__0\ => \b_assign_reg_132_reg[19]_i_2__0_n_3\,
      \b_assign_reg_132_reg[19]_i_2__1\ => \b_assign_reg_132_reg[19]_i_2__1_n_3\,
      \b_assign_reg_132_reg[19]_i_2__2\ => \b_assign_reg_132_reg[19]_i_2__2_n_3\,
      \b_assign_reg_132_reg[19]_i_2__3\ => \b_assign_reg_132_reg[19]_i_2__3_n_3\,
      \b_assign_reg_132_reg[19]_i_2__4\ => \b_assign_reg_132_reg[19]_i_2__4_n_3\,
      \b_assign_reg_132_reg[19]_i_2__5\ => \b_assign_reg_132_reg[19]_i_2__5_n_3\,
      \b_assign_reg_132_reg[19]_i_2__6\ => \b_assign_reg_132_reg[19]_i_2__6_n_3\,
      \b_assign_reg_132_reg[19]_i_2__7\ => \b_assign_reg_132_reg[19]_i_2__7_n_3\,
      \b_assign_reg_132_reg[19]_i_2__8\ => \b_assign_reg_132_reg[19]_i_2__8_n_3\,
      \b_assign_reg_132_reg[1]_i_2\ => \b_assign_reg_132_reg[1]_i_2_n_3\,
      \b_assign_reg_132_reg[1]_i_2__0\ => \b_assign_reg_132_reg[1]_i_2__0_n_3\,
      \b_assign_reg_132_reg[1]_i_2__1\ => \b_assign_reg_132_reg[1]_i_2__1_n_3\,
      \b_assign_reg_132_reg[1]_i_2__2\ => \b_assign_reg_132_reg[1]_i_2__2_n_3\,
      \b_assign_reg_132_reg[1]_i_2__3\ => \b_assign_reg_132_reg[1]_i_2__3_n_3\,
      \b_assign_reg_132_reg[1]_i_2__4\ => \b_assign_reg_132_reg[1]_i_2__4_n_3\,
      \b_assign_reg_132_reg[1]_i_2__5\ => \b_assign_reg_132_reg[1]_i_2__5_n_3\,
      \b_assign_reg_132_reg[1]_i_2__6\ => \b_assign_reg_132_reg[1]_i_2__6_n_3\,
      \b_assign_reg_132_reg[1]_i_2__7\ => \b_assign_reg_132_reg[1]_i_2__7_n_3\,
      \b_assign_reg_132_reg[1]_i_2__8\ => \b_assign_reg_132_reg[1]_i_2__8_n_3\,
      \b_assign_reg_132_reg[20]_i_3\ => \b_assign_reg_132_reg[20]_i_3_n_3\,
      \b_assign_reg_132_reg[20]_i_3__0\ => \b_assign_reg_132_reg[20]_i_3__0_n_3\,
      \b_assign_reg_132_reg[20]_i_3__1\ => \b_assign_reg_132_reg[20]_i_3__1_n_3\,
      \b_assign_reg_132_reg[20]_i_3__2\ => \b_assign_reg_132_reg[20]_i_3__2_n_3\,
      \b_assign_reg_132_reg[20]_i_3__3\ => \b_assign_reg_132_reg[20]_i_3__3_n_3\,
      \b_assign_reg_132_reg[20]_i_3__4\ => \b_assign_reg_132_reg[20]_i_3__4_n_3\,
      \b_assign_reg_132_reg[20]_i_3__5\ => \b_assign_reg_132_reg[20]_i_3__5_n_3\,
      \b_assign_reg_132_reg[20]_i_3__6\ => \b_assign_reg_132_reg[20]_i_3__6_n_3\,
      \b_assign_reg_132_reg[20]_i_3__7\ => \b_assign_reg_132_reg[20]_i_3__7_n_3\,
      \b_assign_reg_132_reg[20]_i_3__8\ => \b_assign_reg_132_reg[20]_i_3__8_n_3\,
      \b_assign_reg_132_reg[21]_i_2\ => \b_assign_reg_132_reg[21]_i_2_n_3\,
      \b_assign_reg_132_reg[21]_i_2__0\ => \b_assign_reg_132_reg[21]_i_2__0_n_3\,
      \b_assign_reg_132_reg[21]_i_2__1\ => \b_assign_reg_132_reg[21]_i_2__1_n_3\,
      \b_assign_reg_132_reg[21]_i_2__2\ => \b_assign_reg_132_reg[21]_i_2__2_n_3\,
      \b_assign_reg_132_reg[21]_i_2__3\ => \b_assign_reg_132_reg[21]_i_2__3_n_3\,
      \b_assign_reg_132_reg[21]_i_2__4\ => \b_assign_reg_132_reg[21]_i_2__4_n_3\,
      \b_assign_reg_132_reg[21]_i_2__5\ => \b_assign_reg_132_reg[21]_i_2__5_n_3\,
      \b_assign_reg_132_reg[21]_i_2__6\ => \b_assign_reg_132_reg[21]_i_2__6_n_3\,
      \b_assign_reg_132_reg[21]_i_2__7\ => \b_assign_reg_132_reg[21]_i_2__7_n_3\,
      \b_assign_reg_132_reg[21]_i_2__8\ => \b_assign_reg_132_reg[21]_i_2__8_n_3\,
      \b_assign_reg_132_reg[22]_i_2\ => \b_assign_reg_132_reg[22]_i_2_n_3\,
      \b_assign_reg_132_reg[22]_i_2__0\ => \b_assign_reg_132_reg[22]_i_2__0_n_3\,
      \b_assign_reg_132_reg[22]_i_2__1\ => \b_assign_reg_132_reg[22]_i_2__1_n_3\,
      \b_assign_reg_132_reg[22]_i_2__2\ => \b_assign_reg_132_reg[22]_i_2__2_n_3\,
      \b_assign_reg_132_reg[22]_i_2__3\ => \b_assign_reg_132_reg[22]_i_2__3_n_3\,
      \b_assign_reg_132_reg[22]_i_2__4\ => \b_assign_reg_132_reg[22]_i_2__4_n_3\,
      \b_assign_reg_132_reg[22]_i_2__5\ => \b_assign_reg_132_reg[22]_i_2__5_n_3\,
      \b_assign_reg_132_reg[22]_i_2__6\ => \b_assign_reg_132_reg[22]_i_2__6_n_3\,
      \b_assign_reg_132_reg[22]_i_2__7\ => \b_assign_reg_132_reg[22]_i_2__7_n_3\,
      \b_assign_reg_132_reg[22]_i_2__8\ => \b_assign_reg_132_reg[22]_i_2__8_n_3\,
      \b_assign_reg_132_reg[23]_i_2\ => \b_assign_reg_132_reg[23]_i_2_n_3\,
      \b_assign_reg_132_reg[23]_i_2__0\ => \b_assign_reg_132_reg[23]_i_2__0_n_3\,
      \b_assign_reg_132_reg[23]_i_2__1\ => \b_assign_reg_132_reg[23]_i_2__1_n_3\,
      \b_assign_reg_132_reg[23]_i_2__2\ => \b_assign_reg_132_reg[23]_i_2__2_n_3\,
      \b_assign_reg_132_reg[23]_i_2__3\ => \b_assign_reg_132_reg[23]_i_2__3_n_3\,
      \b_assign_reg_132_reg[23]_i_2__4\ => \b_assign_reg_132_reg[23]_i_2__4_n_3\,
      \b_assign_reg_132_reg[23]_i_2__5\ => \b_assign_reg_132_reg[23]_i_2__5_n_3\,
      \b_assign_reg_132_reg[23]_i_2__6\ => \b_assign_reg_132_reg[23]_i_2__6_n_3\,
      \b_assign_reg_132_reg[23]_i_2__7\ => \b_assign_reg_132_reg[23]_i_2__7_n_3\,
      \b_assign_reg_132_reg[23]_i_2__8\ => \b_assign_reg_132_reg[23]_i_2__8_n_3\,
      \b_assign_reg_132_reg[24]_i_3\ => \b_assign_reg_132_reg[24]_i_3_n_3\,
      \b_assign_reg_132_reg[24]_i_3__0\ => \b_assign_reg_132_reg[24]_i_3__0_n_3\,
      \b_assign_reg_132_reg[24]_i_3__1\ => \b_assign_reg_132_reg[24]_i_3__1_n_3\,
      \b_assign_reg_132_reg[24]_i_3__2\ => \b_assign_reg_132_reg[24]_i_3__2_n_3\,
      \b_assign_reg_132_reg[24]_i_3__3\ => \b_assign_reg_132_reg[24]_i_3__3_n_3\,
      \b_assign_reg_132_reg[24]_i_3__4\ => \b_assign_reg_132_reg[24]_i_3__4_n_3\,
      \b_assign_reg_132_reg[24]_i_3__5\ => \b_assign_reg_132_reg[24]_i_3__5_n_3\,
      \b_assign_reg_132_reg[24]_i_3__6\ => \b_assign_reg_132_reg[24]_i_3__6_n_3\,
      \b_assign_reg_132_reg[24]_i_3__7\ => \b_assign_reg_132_reg[24]_i_3__7_n_3\,
      \b_assign_reg_132_reg[24]_i_3__8\ => \b_assign_reg_132_reg[24]_i_3__8_n_3\,
      \b_assign_reg_132_reg[25]_i_2\ => \b_assign_reg_132_reg[25]_i_2_n_3\,
      \b_assign_reg_132_reg[25]_i_2__0\ => \b_assign_reg_132_reg[25]_i_2__0_n_3\,
      \b_assign_reg_132_reg[25]_i_2__1\ => \b_assign_reg_132_reg[25]_i_2__1_n_3\,
      \b_assign_reg_132_reg[25]_i_2__2\ => \b_assign_reg_132_reg[25]_i_2__2_n_3\,
      \b_assign_reg_132_reg[25]_i_2__3\ => \b_assign_reg_132_reg[25]_i_2__3_n_3\,
      \b_assign_reg_132_reg[25]_i_2__4\ => \b_assign_reg_132_reg[25]_i_2__4_n_3\,
      \b_assign_reg_132_reg[25]_i_2__5\ => \b_assign_reg_132_reg[25]_i_2__5_n_3\,
      \b_assign_reg_132_reg[25]_i_2__6\ => \b_assign_reg_132_reg[25]_i_2__6_n_3\,
      \b_assign_reg_132_reg[25]_i_2__7\ => \b_assign_reg_132_reg[25]_i_2__7_n_3\,
      \b_assign_reg_132_reg[25]_i_2__8\ => \b_assign_reg_132_reg[25]_i_2__8_n_3\,
      \b_assign_reg_132_reg[26]_i_2\ => \b_assign_reg_132_reg[26]_i_2_n_3\,
      \b_assign_reg_132_reg[26]_i_2__0\ => \b_assign_reg_132_reg[26]_i_2__0_n_3\,
      \b_assign_reg_132_reg[26]_i_2__1\ => \b_assign_reg_132_reg[26]_i_2__1_n_3\,
      \b_assign_reg_132_reg[26]_i_2__2\ => \b_assign_reg_132_reg[26]_i_2__2_n_3\,
      \b_assign_reg_132_reg[26]_i_2__3\ => \b_assign_reg_132_reg[26]_i_2__3_n_3\,
      \b_assign_reg_132_reg[26]_i_2__4\ => \b_assign_reg_132_reg[26]_i_2__4_n_3\,
      \b_assign_reg_132_reg[26]_i_2__5\ => \b_assign_reg_132_reg[26]_i_2__5_n_3\,
      \b_assign_reg_132_reg[26]_i_2__6\ => \b_assign_reg_132_reg[26]_i_2__6_n_3\,
      \b_assign_reg_132_reg[26]_i_2__7\ => \b_assign_reg_132_reg[26]_i_2__7_n_3\,
      \b_assign_reg_132_reg[26]_i_2__8\ => \b_assign_reg_132_reg[26]_i_2__8_n_3\,
      \b_assign_reg_132_reg[27]_i_2\ => \b_assign_reg_132_reg[27]_i_2_n_3\,
      \b_assign_reg_132_reg[27]_i_2__0\ => \b_assign_reg_132_reg[27]_i_2__0_n_3\,
      \b_assign_reg_132_reg[27]_i_2__1\ => \b_assign_reg_132_reg[27]_i_2__1_n_3\,
      \b_assign_reg_132_reg[27]_i_2__2\ => \b_assign_reg_132_reg[27]_i_2__2_n_3\,
      \b_assign_reg_132_reg[27]_i_2__3\ => \b_assign_reg_132_reg[27]_i_2__3_n_3\,
      \b_assign_reg_132_reg[27]_i_2__4\ => \b_assign_reg_132_reg[27]_i_2__4_n_3\,
      \b_assign_reg_132_reg[27]_i_2__5\ => \b_assign_reg_132_reg[27]_i_2__5_n_3\,
      \b_assign_reg_132_reg[27]_i_2__6\ => \b_assign_reg_132_reg[27]_i_2__6_n_3\,
      \b_assign_reg_132_reg[27]_i_2__7\ => \b_assign_reg_132_reg[27]_i_2__7_n_3\,
      \b_assign_reg_132_reg[27]_i_2__8\ => \b_assign_reg_132_reg[27]_i_2__8_n_3\,
      \b_assign_reg_132_reg[28]_i_3\ => \b_assign_reg_132_reg[28]_i_3_n_3\,
      \b_assign_reg_132_reg[28]_i_3__0\ => \b_assign_reg_132_reg[28]_i_3__0_n_3\,
      \b_assign_reg_132_reg[28]_i_3__1\ => \b_assign_reg_132_reg[28]_i_3__1_n_3\,
      \b_assign_reg_132_reg[28]_i_3__2\ => \b_assign_reg_132_reg[28]_i_3__2_n_3\,
      \b_assign_reg_132_reg[28]_i_3__3\ => \b_assign_reg_132_reg[28]_i_3__3_n_3\,
      \b_assign_reg_132_reg[28]_i_3__4\ => \b_assign_reg_132_reg[28]_i_3__4_n_3\,
      \b_assign_reg_132_reg[28]_i_3__5\ => \b_assign_reg_132_reg[28]_i_3__5_n_3\,
      \b_assign_reg_132_reg[28]_i_3__6\ => \b_assign_reg_132_reg[28]_i_3__6_n_3\,
      \b_assign_reg_132_reg[28]_i_3__7\ => \b_assign_reg_132_reg[28]_i_3__7_n_3\,
      \b_assign_reg_132_reg[28]_i_3__8\ => \b_assign_reg_132_reg[28]_i_3__8_n_3\,
      \b_assign_reg_132_reg[29]_i_2\ => \b_assign_reg_132_reg[29]_i_2_n_3\,
      \b_assign_reg_132_reg[29]_i_2__0\ => \b_assign_reg_132_reg[29]_i_2__0_n_3\,
      \b_assign_reg_132_reg[29]_i_2__1\ => \b_assign_reg_132_reg[29]_i_2__1_n_3\,
      \b_assign_reg_132_reg[29]_i_2__2\ => \b_assign_reg_132_reg[29]_i_2__2_n_3\,
      \b_assign_reg_132_reg[29]_i_2__3\ => \b_assign_reg_132_reg[29]_i_2__3_n_3\,
      \b_assign_reg_132_reg[29]_i_2__4\ => \b_assign_reg_132_reg[29]_i_2__4_n_3\,
      \b_assign_reg_132_reg[29]_i_2__5\ => \b_assign_reg_132_reg[29]_i_2__5_n_3\,
      \b_assign_reg_132_reg[29]_i_2__6\ => \b_assign_reg_132_reg[29]_i_2__6_n_3\,
      \b_assign_reg_132_reg[29]_i_2__7\ => \b_assign_reg_132_reg[29]_i_2__7_n_3\,
      \b_assign_reg_132_reg[29]_i_2__8\ => \b_assign_reg_132_reg[29]_i_2__8_n_3\,
      \b_assign_reg_132_reg[2]_i_2\ => \b_assign_reg_132_reg[2]_i_2_n_3\,
      \b_assign_reg_132_reg[2]_i_2__0\ => \b_assign_reg_132_reg[2]_i_2__0_n_3\,
      \b_assign_reg_132_reg[2]_i_2__1\ => \b_assign_reg_132_reg[2]_i_2__1_n_3\,
      \b_assign_reg_132_reg[2]_i_2__2\ => \b_assign_reg_132_reg[2]_i_2__2_n_3\,
      \b_assign_reg_132_reg[2]_i_2__3\ => \b_assign_reg_132_reg[2]_i_2__3_n_3\,
      \b_assign_reg_132_reg[2]_i_2__4\ => \b_assign_reg_132_reg[2]_i_2__4_n_3\,
      \b_assign_reg_132_reg[2]_i_2__5\ => \b_assign_reg_132_reg[2]_i_2__5_n_3\,
      \b_assign_reg_132_reg[2]_i_2__6\ => \b_assign_reg_132_reg[2]_i_2__6_n_3\,
      \b_assign_reg_132_reg[2]_i_2__7\ => \b_assign_reg_132_reg[2]_i_2__7_n_3\,
      \b_assign_reg_132_reg[2]_i_2__8\ => \b_assign_reg_132_reg[2]_i_2__8_n_3\,
      \b_assign_reg_132_reg[30]_i_2\ => \b_assign_reg_132_reg[30]_i_2_n_3\,
      \b_assign_reg_132_reg[30]_i_2__0\ => \b_assign_reg_132_reg[30]_i_2__0_n_3\,
      \b_assign_reg_132_reg[30]_i_2__1\ => \b_assign_reg_132_reg[30]_i_2__1_n_3\,
      \b_assign_reg_132_reg[30]_i_2__2\ => \b_assign_reg_132_reg[30]_i_2__2_n_3\,
      \b_assign_reg_132_reg[30]_i_2__3\ => \b_assign_reg_132_reg[30]_i_2__3_n_3\,
      \b_assign_reg_132_reg[30]_i_2__4\ => \b_assign_reg_132_reg[30]_i_2__4_n_3\,
      \b_assign_reg_132_reg[30]_i_2__5\ => \b_assign_reg_132_reg[30]_i_2__5_n_3\,
      \b_assign_reg_132_reg[30]_i_2__6\ => \b_assign_reg_132_reg[30]_i_2__6_n_3\,
      \b_assign_reg_132_reg[30]_i_2__7\ => \b_assign_reg_132_reg[30]_i_2__7_n_3\,
      \b_assign_reg_132_reg[30]_i_2__8\ => \b_assign_reg_132_reg[30]_i_2__8_n_3\,
      \b_assign_reg_132_reg[31]\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_727,
      \b_assign_reg_132_reg[31]\(30 downto 0) => b_assign_fu_66_p3_8(30 downto 0),
      \b_assign_reg_132_reg[31]_0\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_759,
      \b_assign_reg_132_reg[31]_0\(30 downto 0) => b_assign_fu_66_p3_7(30 downto 0),
      \b_assign_reg_132_reg[31]_1\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_791,
      \b_assign_reg_132_reg[31]_1\(30 downto 0) => b_assign_fu_66_p3_6(30 downto 0),
      \b_assign_reg_132_reg[31]_2\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_823,
      \b_assign_reg_132_reg[31]_2\(30 downto 0) => b_assign_fu_66_p3_5(30 downto 0),
      \b_assign_reg_132_reg[31]_3\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_855,
      \b_assign_reg_132_reg[31]_3\(30 downto 0) => b_assign_fu_66_p3_4(30 downto 0),
      \b_assign_reg_132_reg[31]_4\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_887,
      \b_assign_reg_132_reg[31]_4\(30 downto 0) => b_assign_fu_66_p3_3(30 downto 0),
      \b_assign_reg_132_reg[31]_5\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_919,
      \b_assign_reg_132_reg[31]_5\(30 downto 0) => b_assign_fu_66_p3_2(30 downto 0),
      \b_assign_reg_132_reg[31]_6\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_951,
      \b_assign_reg_132_reg[31]_6\(30 downto 0) => b_assign_fu_66_p3_1(30 downto 0),
      \b_assign_reg_132_reg[31]_7\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_983,
      \b_assign_reg_132_reg[31]_7\(30 downto 0) => b_assign_fu_66_p3_0(30 downto 0),
      \b_assign_reg_132_reg[31]_8\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_1015,
      \b_assign_reg_132_reg[31]_8\(30 downto 0) => b_assign_fu_66_p3(30 downto 0),
      \b_assign_reg_132_reg[31]_i_2\ => \b_assign_reg_132_reg[31]_i_2_n_3\,
      \b_assign_reg_132_reg[31]_i_2__0\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_67,
      \b_assign_reg_132_reg[31]_i_2__0\(30) => cnn_fc_i50_o10_CTRL_s_axi_U_n_68,
      \b_assign_reg_132_reg[31]_i_2__0\(29) => cnn_fc_i50_o10_CTRL_s_axi_U_n_69,
      \b_assign_reg_132_reg[31]_i_2__0\(28) => cnn_fc_i50_o10_CTRL_s_axi_U_n_70,
      \b_assign_reg_132_reg[31]_i_2__0\(27) => cnn_fc_i50_o10_CTRL_s_axi_U_n_71,
      \b_assign_reg_132_reg[31]_i_2__0\(26) => cnn_fc_i50_o10_CTRL_s_axi_U_n_72,
      \b_assign_reg_132_reg[31]_i_2__0\(25) => cnn_fc_i50_o10_CTRL_s_axi_U_n_73,
      \b_assign_reg_132_reg[31]_i_2__0\(24) => cnn_fc_i50_o10_CTRL_s_axi_U_n_74,
      \b_assign_reg_132_reg[31]_i_2__0\(23) => cnn_fc_i50_o10_CTRL_s_axi_U_n_75,
      \b_assign_reg_132_reg[31]_i_2__0\(22) => cnn_fc_i50_o10_CTRL_s_axi_U_n_76,
      \b_assign_reg_132_reg[31]_i_2__0\(21) => cnn_fc_i50_o10_CTRL_s_axi_U_n_77,
      \b_assign_reg_132_reg[31]_i_2__0\(20) => cnn_fc_i50_o10_CTRL_s_axi_U_n_78,
      \b_assign_reg_132_reg[31]_i_2__0\(19) => cnn_fc_i50_o10_CTRL_s_axi_U_n_79,
      \b_assign_reg_132_reg[31]_i_2__0\(18) => cnn_fc_i50_o10_CTRL_s_axi_U_n_80,
      \b_assign_reg_132_reg[31]_i_2__0\(17) => cnn_fc_i50_o10_CTRL_s_axi_U_n_81,
      \b_assign_reg_132_reg[31]_i_2__0\(16) => cnn_fc_i50_o10_CTRL_s_axi_U_n_82,
      \b_assign_reg_132_reg[31]_i_2__0\(15) => cnn_fc_i50_o10_CTRL_s_axi_U_n_83,
      \b_assign_reg_132_reg[31]_i_2__0\(14) => cnn_fc_i50_o10_CTRL_s_axi_U_n_84,
      \b_assign_reg_132_reg[31]_i_2__0\(13) => cnn_fc_i50_o10_CTRL_s_axi_U_n_85,
      \b_assign_reg_132_reg[31]_i_2__0\(12) => cnn_fc_i50_o10_CTRL_s_axi_U_n_86,
      \b_assign_reg_132_reg[31]_i_2__0\(11) => cnn_fc_i50_o10_CTRL_s_axi_U_n_87,
      \b_assign_reg_132_reg[31]_i_2__0\(10) => cnn_fc_i50_o10_CTRL_s_axi_U_n_88,
      \b_assign_reg_132_reg[31]_i_2__0\(9) => cnn_fc_i50_o10_CTRL_s_axi_U_n_89,
      \b_assign_reg_132_reg[31]_i_2__0\(8) => cnn_fc_i50_o10_CTRL_s_axi_U_n_90,
      \b_assign_reg_132_reg[31]_i_2__0\(7) => cnn_fc_i50_o10_CTRL_s_axi_U_n_91,
      \b_assign_reg_132_reg[31]_i_2__0\(6) => cnn_fc_i50_o10_CTRL_s_axi_U_n_92,
      \b_assign_reg_132_reg[31]_i_2__0\(5) => cnn_fc_i50_o10_CTRL_s_axi_U_n_93,
      \b_assign_reg_132_reg[31]_i_2__0\(4) => cnn_fc_i50_o10_CTRL_s_axi_U_n_94,
      \b_assign_reg_132_reg[31]_i_2__0\(3) => cnn_fc_i50_o10_CTRL_s_axi_U_n_95,
      \b_assign_reg_132_reg[31]_i_2__0\(2) => cnn_fc_i50_o10_CTRL_s_axi_U_n_96,
      \b_assign_reg_132_reg[31]_i_2__0\(1) => cnn_fc_i50_o10_CTRL_s_axi_U_n_97,
      \b_assign_reg_132_reg[31]_i_2__0\(0) => cnn_fc_i50_o10_CTRL_s_axi_U_n_98,
      \b_assign_reg_132_reg[31]_i_2__0_0\ => \b_assign_reg_132_reg[31]_i_2__0_n_3\,
      \b_assign_reg_132_reg[31]_i_2__1\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_131,
      \b_assign_reg_132_reg[31]_i_2__1\(30) => cnn_fc_i50_o10_CTRL_s_axi_U_n_132,
      \b_assign_reg_132_reg[31]_i_2__1\(29) => cnn_fc_i50_o10_CTRL_s_axi_U_n_133,
      \b_assign_reg_132_reg[31]_i_2__1\(28) => cnn_fc_i50_o10_CTRL_s_axi_U_n_134,
      \b_assign_reg_132_reg[31]_i_2__1\(27) => cnn_fc_i50_o10_CTRL_s_axi_U_n_135,
      \b_assign_reg_132_reg[31]_i_2__1\(26) => cnn_fc_i50_o10_CTRL_s_axi_U_n_136,
      \b_assign_reg_132_reg[31]_i_2__1\(25) => cnn_fc_i50_o10_CTRL_s_axi_U_n_137,
      \b_assign_reg_132_reg[31]_i_2__1\(24) => cnn_fc_i50_o10_CTRL_s_axi_U_n_138,
      \b_assign_reg_132_reg[31]_i_2__1\(23) => cnn_fc_i50_o10_CTRL_s_axi_U_n_139,
      \b_assign_reg_132_reg[31]_i_2__1\(22) => cnn_fc_i50_o10_CTRL_s_axi_U_n_140,
      \b_assign_reg_132_reg[31]_i_2__1\(21) => cnn_fc_i50_o10_CTRL_s_axi_U_n_141,
      \b_assign_reg_132_reg[31]_i_2__1\(20) => cnn_fc_i50_o10_CTRL_s_axi_U_n_142,
      \b_assign_reg_132_reg[31]_i_2__1\(19) => cnn_fc_i50_o10_CTRL_s_axi_U_n_143,
      \b_assign_reg_132_reg[31]_i_2__1\(18) => cnn_fc_i50_o10_CTRL_s_axi_U_n_144,
      \b_assign_reg_132_reg[31]_i_2__1\(17) => cnn_fc_i50_o10_CTRL_s_axi_U_n_145,
      \b_assign_reg_132_reg[31]_i_2__1\(16) => cnn_fc_i50_o10_CTRL_s_axi_U_n_146,
      \b_assign_reg_132_reg[31]_i_2__1\(15) => cnn_fc_i50_o10_CTRL_s_axi_U_n_147,
      \b_assign_reg_132_reg[31]_i_2__1\(14) => cnn_fc_i50_o10_CTRL_s_axi_U_n_148,
      \b_assign_reg_132_reg[31]_i_2__1\(13) => cnn_fc_i50_o10_CTRL_s_axi_U_n_149,
      \b_assign_reg_132_reg[31]_i_2__1\(12) => cnn_fc_i50_o10_CTRL_s_axi_U_n_150,
      \b_assign_reg_132_reg[31]_i_2__1\(11) => cnn_fc_i50_o10_CTRL_s_axi_U_n_151,
      \b_assign_reg_132_reg[31]_i_2__1\(10) => cnn_fc_i50_o10_CTRL_s_axi_U_n_152,
      \b_assign_reg_132_reg[31]_i_2__1\(9) => cnn_fc_i50_o10_CTRL_s_axi_U_n_153,
      \b_assign_reg_132_reg[31]_i_2__1\(8) => cnn_fc_i50_o10_CTRL_s_axi_U_n_154,
      \b_assign_reg_132_reg[31]_i_2__1\(7) => cnn_fc_i50_o10_CTRL_s_axi_U_n_155,
      \b_assign_reg_132_reg[31]_i_2__1\(6) => cnn_fc_i50_o10_CTRL_s_axi_U_n_156,
      \b_assign_reg_132_reg[31]_i_2__1\(5) => cnn_fc_i50_o10_CTRL_s_axi_U_n_157,
      \b_assign_reg_132_reg[31]_i_2__1\(4) => cnn_fc_i50_o10_CTRL_s_axi_U_n_158,
      \b_assign_reg_132_reg[31]_i_2__1\(3) => cnn_fc_i50_o10_CTRL_s_axi_U_n_159,
      \b_assign_reg_132_reg[31]_i_2__1\(2) => cnn_fc_i50_o10_CTRL_s_axi_U_n_160,
      \b_assign_reg_132_reg[31]_i_2__1\(1) => cnn_fc_i50_o10_CTRL_s_axi_U_n_161,
      \b_assign_reg_132_reg[31]_i_2__1\(0) => cnn_fc_i50_o10_CTRL_s_axi_U_n_162,
      \b_assign_reg_132_reg[31]_i_2__1_0\ => \b_assign_reg_132_reg[31]_i_2__1_n_3\,
      \b_assign_reg_132_reg[31]_i_2__2\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_195,
      \b_assign_reg_132_reg[31]_i_2__2\(30) => cnn_fc_i50_o10_CTRL_s_axi_U_n_196,
      \b_assign_reg_132_reg[31]_i_2__2\(29) => cnn_fc_i50_o10_CTRL_s_axi_U_n_197,
      \b_assign_reg_132_reg[31]_i_2__2\(28) => cnn_fc_i50_o10_CTRL_s_axi_U_n_198,
      \b_assign_reg_132_reg[31]_i_2__2\(27) => cnn_fc_i50_o10_CTRL_s_axi_U_n_199,
      \b_assign_reg_132_reg[31]_i_2__2\(26) => cnn_fc_i50_o10_CTRL_s_axi_U_n_200,
      \b_assign_reg_132_reg[31]_i_2__2\(25) => cnn_fc_i50_o10_CTRL_s_axi_U_n_201,
      \b_assign_reg_132_reg[31]_i_2__2\(24) => cnn_fc_i50_o10_CTRL_s_axi_U_n_202,
      \b_assign_reg_132_reg[31]_i_2__2\(23) => cnn_fc_i50_o10_CTRL_s_axi_U_n_203,
      \b_assign_reg_132_reg[31]_i_2__2\(22) => cnn_fc_i50_o10_CTRL_s_axi_U_n_204,
      \b_assign_reg_132_reg[31]_i_2__2\(21) => cnn_fc_i50_o10_CTRL_s_axi_U_n_205,
      \b_assign_reg_132_reg[31]_i_2__2\(20) => cnn_fc_i50_o10_CTRL_s_axi_U_n_206,
      \b_assign_reg_132_reg[31]_i_2__2\(19) => cnn_fc_i50_o10_CTRL_s_axi_U_n_207,
      \b_assign_reg_132_reg[31]_i_2__2\(18) => cnn_fc_i50_o10_CTRL_s_axi_U_n_208,
      \b_assign_reg_132_reg[31]_i_2__2\(17) => cnn_fc_i50_o10_CTRL_s_axi_U_n_209,
      \b_assign_reg_132_reg[31]_i_2__2\(16) => cnn_fc_i50_o10_CTRL_s_axi_U_n_210,
      \b_assign_reg_132_reg[31]_i_2__2\(15) => cnn_fc_i50_o10_CTRL_s_axi_U_n_211,
      \b_assign_reg_132_reg[31]_i_2__2\(14) => cnn_fc_i50_o10_CTRL_s_axi_U_n_212,
      \b_assign_reg_132_reg[31]_i_2__2\(13) => cnn_fc_i50_o10_CTRL_s_axi_U_n_213,
      \b_assign_reg_132_reg[31]_i_2__2\(12) => cnn_fc_i50_o10_CTRL_s_axi_U_n_214,
      \b_assign_reg_132_reg[31]_i_2__2\(11) => cnn_fc_i50_o10_CTRL_s_axi_U_n_215,
      \b_assign_reg_132_reg[31]_i_2__2\(10) => cnn_fc_i50_o10_CTRL_s_axi_U_n_216,
      \b_assign_reg_132_reg[31]_i_2__2\(9) => cnn_fc_i50_o10_CTRL_s_axi_U_n_217,
      \b_assign_reg_132_reg[31]_i_2__2\(8) => cnn_fc_i50_o10_CTRL_s_axi_U_n_218,
      \b_assign_reg_132_reg[31]_i_2__2\(7) => cnn_fc_i50_o10_CTRL_s_axi_U_n_219,
      \b_assign_reg_132_reg[31]_i_2__2\(6) => cnn_fc_i50_o10_CTRL_s_axi_U_n_220,
      \b_assign_reg_132_reg[31]_i_2__2\(5) => cnn_fc_i50_o10_CTRL_s_axi_U_n_221,
      \b_assign_reg_132_reg[31]_i_2__2\(4) => cnn_fc_i50_o10_CTRL_s_axi_U_n_222,
      \b_assign_reg_132_reg[31]_i_2__2\(3) => cnn_fc_i50_o10_CTRL_s_axi_U_n_223,
      \b_assign_reg_132_reg[31]_i_2__2\(2) => cnn_fc_i50_o10_CTRL_s_axi_U_n_224,
      \b_assign_reg_132_reg[31]_i_2__2\(1) => cnn_fc_i50_o10_CTRL_s_axi_U_n_225,
      \b_assign_reg_132_reg[31]_i_2__2\(0) => cnn_fc_i50_o10_CTRL_s_axi_U_n_226,
      \b_assign_reg_132_reg[31]_i_2__2_0\ => \b_assign_reg_132_reg[31]_i_2__2_n_3\,
      \b_assign_reg_132_reg[31]_i_2__3\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_259,
      \b_assign_reg_132_reg[31]_i_2__3\(30) => cnn_fc_i50_o10_CTRL_s_axi_U_n_260,
      \b_assign_reg_132_reg[31]_i_2__3\(29) => cnn_fc_i50_o10_CTRL_s_axi_U_n_261,
      \b_assign_reg_132_reg[31]_i_2__3\(28) => cnn_fc_i50_o10_CTRL_s_axi_U_n_262,
      \b_assign_reg_132_reg[31]_i_2__3\(27) => cnn_fc_i50_o10_CTRL_s_axi_U_n_263,
      \b_assign_reg_132_reg[31]_i_2__3\(26) => cnn_fc_i50_o10_CTRL_s_axi_U_n_264,
      \b_assign_reg_132_reg[31]_i_2__3\(25) => cnn_fc_i50_o10_CTRL_s_axi_U_n_265,
      \b_assign_reg_132_reg[31]_i_2__3\(24) => cnn_fc_i50_o10_CTRL_s_axi_U_n_266,
      \b_assign_reg_132_reg[31]_i_2__3\(23) => cnn_fc_i50_o10_CTRL_s_axi_U_n_267,
      \b_assign_reg_132_reg[31]_i_2__3\(22) => cnn_fc_i50_o10_CTRL_s_axi_U_n_268,
      \b_assign_reg_132_reg[31]_i_2__3\(21) => cnn_fc_i50_o10_CTRL_s_axi_U_n_269,
      \b_assign_reg_132_reg[31]_i_2__3\(20) => cnn_fc_i50_o10_CTRL_s_axi_U_n_270,
      \b_assign_reg_132_reg[31]_i_2__3\(19) => cnn_fc_i50_o10_CTRL_s_axi_U_n_271,
      \b_assign_reg_132_reg[31]_i_2__3\(18) => cnn_fc_i50_o10_CTRL_s_axi_U_n_272,
      \b_assign_reg_132_reg[31]_i_2__3\(17) => cnn_fc_i50_o10_CTRL_s_axi_U_n_273,
      \b_assign_reg_132_reg[31]_i_2__3\(16) => cnn_fc_i50_o10_CTRL_s_axi_U_n_274,
      \b_assign_reg_132_reg[31]_i_2__3\(15) => cnn_fc_i50_o10_CTRL_s_axi_U_n_275,
      \b_assign_reg_132_reg[31]_i_2__3\(14) => cnn_fc_i50_o10_CTRL_s_axi_U_n_276,
      \b_assign_reg_132_reg[31]_i_2__3\(13) => cnn_fc_i50_o10_CTRL_s_axi_U_n_277,
      \b_assign_reg_132_reg[31]_i_2__3\(12) => cnn_fc_i50_o10_CTRL_s_axi_U_n_278,
      \b_assign_reg_132_reg[31]_i_2__3\(11) => cnn_fc_i50_o10_CTRL_s_axi_U_n_279,
      \b_assign_reg_132_reg[31]_i_2__3\(10) => cnn_fc_i50_o10_CTRL_s_axi_U_n_280,
      \b_assign_reg_132_reg[31]_i_2__3\(9) => cnn_fc_i50_o10_CTRL_s_axi_U_n_281,
      \b_assign_reg_132_reg[31]_i_2__3\(8) => cnn_fc_i50_o10_CTRL_s_axi_U_n_282,
      \b_assign_reg_132_reg[31]_i_2__3\(7) => cnn_fc_i50_o10_CTRL_s_axi_U_n_283,
      \b_assign_reg_132_reg[31]_i_2__3\(6) => cnn_fc_i50_o10_CTRL_s_axi_U_n_284,
      \b_assign_reg_132_reg[31]_i_2__3\(5) => cnn_fc_i50_o10_CTRL_s_axi_U_n_285,
      \b_assign_reg_132_reg[31]_i_2__3\(4) => cnn_fc_i50_o10_CTRL_s_axi_U_n_286,
      \b_assign_reg_132_reg[31]_i_2__3\(3) => cnn_fc_i50_o10_CTRL_s_axi_U_n_287,
      \b_assign_reg_132_reg[31]_i_2__3\(2) => cnn_fc_i50_o10_CTRL_s_axi_U_n_288,
      \b_assign_reg_132_reg[31]_i_2__3\(1) => cnn_fc_i50_o10_CTRL_s_axi_U_n_289,
      \b_assign_reg_132_reg[31]_i_2__3\(0) => cnn_fc_i50_o10_CTRL_s_axi_U_n_290,
      \b_assign_reg_132_reg[31]_i_2__3_0\ => \b_assign_reg_132_reg[31]_i_2__3_n_3\,
      \b_assign_reg_132_reg[31]_i_2__4\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_323,
      \b_assign_reg_132_reg[31]_i_2__4\(30) => cnn_fc_i50_o10_CTRL_s_axi_U_n_324,
      \b_assign_reg_132_reg[31]_i_2__4\(29) => cnn_fc_i50_o10_CTRL_s_axi_U_n_325,
      \b_assign_reg_132_reg[31]_i_2__4\(28) => cnn_fc_i50_o10_CTRL_s_axi_U_n_326,
      \b_assign_reg_132_reg[31]_i_2__4\(27) => cnn_fc_i50_o10_CTRL_s_axi_U_n_327,
      \b_assign_reg_132_reg[31]_i_2__4\(26) => cnn_fc_i50_o10_CTRL_s_axi_U_n_328,
      \b_assign_reg_132_reg[31]_i_2__4\(25) => cnn_fc_i50_o10_CTRL_s_axi_U_n_329,
      \b_assign_reg_132_reg[31]_i_2__4\(24) => cnn_fc_i50_o10_CTRL_s_axi_U_n_330,
      \b_assign_reg_132_reg[31]_i_2__4\(23) => cnn_fc_i50_o10_CTRL_s_axi_U_n_331,
      \b_assign_reg_132_reg[31]_i_2__4\(22) => cnn_fc_i50_o10_CTRL_s_axi_U_n_332,
      \b_assign_reg_132_reg[31]_i_2__4\(21) => cnn_fc_i50_o10_CTRL_s_axi_U_n_333,
      \b_assign_reg_132_reg[31]_i_2__4\(20) => cnn_fc_i50_o10_CTRL_s_axi_U_n_334,
      \b_assign_reg_132_reg[31]_i_2__4\(19) => cnn_fc_i50_o10_CTRL_s_axi_U_n_335,
      \b_assign_reg_132_reg[31]_i_2__4\(18) => cnn_fc_i50_o10_CTRL_s_axi_U_n_336,
      \b_assign_reg_132_reg[31]_i_2__4\(17) => cnn_fc_i50_o10_CTRL_s_axi_U_n_337,
      \b_assign_reg_132_reg[31]_i_2__4\(16) => cnn_fc_i50_o10_CTRL_s_axi_U_n_338,
      \b_assign_reg_132_reg[31]_i_2__4\(15) => cnn_fc_i50_o10_CTRL_s_axi_U_n_339,
      \b_assign_reg_132_reg[31]_i_2__4\(14) => cnn_fc_i50_o10_CTRL_s_axi_U_n_340,
      \b_assign_reg_132_reg[31]_i_2__4\(13) => cnn_fc_i50_o10_CTRL_s_axi_U_n_341,
      \b_assign_reg_132_reg[31]_i_2__4\(12) => cnn_fc_i50_o10_CTRL_s_axi_U_n_342,
      \b_assign_reg_132_reg[31]_i_2__4\(11) => cnn_fc_i50_o10_CTRL_s_axi_U_n_343,
      \b_assign_reg_132_reg[31]_i_2__4\(10) => cnn_fc_i50_o10_CTRL_s_axi_U_n_344,
      \b_assign_reg_132_reg[31]_i_2__4\(9) => cnn_fc_i50_o10_CTRL_s_axi_U_n_345,
      \b_assign_reg_132_reg[31]_i_2__4\(8) => cnn_fc_i50_o10_CTRL_s_axi_U_n_346,
      \b_assign_reg_132_reg[31]_i_2__4\(7) => cnn_fc_i50_o10_CTRL_s_axi_U_n_347,
      \b_assign_reg_132_reg[31]_i_2__4\(6) => cnn_fc_i50_o10_CTRL_s_axi_U_n_348,
      \b_assign_reg_132_reg[31]_i_2__4\(5) => cnn_fc_i50_o10_CTRL_s_axi_U_n_349,
      \b_assign_reg_132_reg[31]_i_2__4\(4) => cnn_fc_i50_o10_CTRL_s_axi_U_n_350,
      \b_assign_reg_132_reg[31]_i_2__4\(3) => cnn_fc_i50_o10_CTRL_s_axi_U_n_351,
      \b_assign_reg_132_reg[31]_i_2__4\(2) => cnn_fc_i50_o10_CTRL_s_axi_U_n_352,
      \b_assign_reg_132_reg[31]_i_2__4\(1) => cnn_fc_i50_o10_CTRL_s_axi_U_n_353,
      \b_assign_reg_132_reg[31]_i_2__4\(0) => cnn_fc_i50_o10_CTRL_s_axi_U_n_354,
      \b_assign_reg_132_reg[31]_i_2__4_0\ => \b_assign_reg_132_reg[31]_i_2__4_n_3\,
      \b_assign_reg_132_reg[31]_i_2__5\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_387,
      \b_assign_reg_132_reg[31]_i_2__5\(30) => cnn_fc_i50_o10_CTRL_s_axi_U_n_388,
      \b_assign_reg_132_reg[31]_i_2__5\(29) => cnn_fc_i50_o10_CTRL_s_axi_U_n_389,
      \b_assign_reg_132_reg[31]_i_2__5\(28) => cnn_fc_i50_o10_CTRL_s_axi_U_n_390,
      \b_assign_reg_132_reg[31]_i_2__5\(27) => cnn_fc_i50_o10_CTRL_s_axi_U_n_391,
      \b_assign_reg_132_reg[31]_i_2__5\(26) => cnn_fc_i50_o10_CTRL_s_axi_U_n_392,
      \b_assign_reg_132_reg[31]_i_2__5\(25) => cnn_fc_i50_o10_CTRL_s_axi_U_n_393,
      \b_assign_reg_132_reg[31]_i_2__5\(24) => cnn_fc_i50_o10_CTRL_s_axi_U_n_394,
      \b_assign_reg_132_reg[31]_i_2__5\(23) => cnn_fc_i50_o10_CTRL_s_axi_U_n_395,
      \b_assign_reg_132_reg[31]_i_2__5\(22) => cnn_fc_i50_o10_CTRL_s_axi_U_n_396,
      \b_assign_reg_132_reg[31]_i_2__5\(21) => cnn_fc_i50_o10_CTRL_s_axi_U_n_397,
      \b_assign_reg_132_reg[31]_i_2__5\(20) => cnn_fc_i50_o10_CTRL_s_axi_U_n_398,
      \b_assign_reg_132_reg[31]_i_2__5\(19) => cnn_fc_i50_o10_CTRL_s_axi_U_n_399,
      \b_assign_reg_132_reg[31]_i_2__5\(18) => cnn_fc_i50_o10_CTRL_s_axi_U_n_400,
      \b_assign_reg_132_reg[31]_i_2__5\(17) => cnn_fc_i50_o10_CTRL_s_axi_U_n_401,
      \b_assign_reg_132_reg[31]_i_2__5\(16) => cnn_fc_i50_o10_CTRL_s_axi_U_n_402,
      \b_assign_reg_132_reg[31]_i_2__5\(15) => cnn_fc_i50_o10_CTRL_s_axi_U_n_403,
      \b_assign_reg_132_reg[31]_i_2__5\(14) => cnn_fc_i50_o10_CTRL_s_axi_U_n_404,
      \b_assign_reg_132_reg[31]_i_2__5\(13) => cnn_fc_i50_o10_CTRL_s_axi_U_n_405,
      \b_assign_reg_132_reg[31]_i_2__5\(12) => cnn_fc_i50_o10_CTRL_s_axi_U_n_406,
      \b_assign_reg_132_reg[31]_i_2__5\(11) => cnn_fc_i50_o10_CTRL_s_axi_U_n_407,
      \b_assign_reg_132_reg[31]_i_2__5\(10) => cnn_fc_i50_o10_CTRL_s_axi_U_n_408,
      \b_assign_reg_132_reg[31]_i_2__5\(9) => cnn_fc_i50_o10_CTRL_s_axi_U_n_409,
      \b_assign_reg_132_reg[31]_i_2__5\(8) => cnn_fc_i50_o10_CTRL_s_axi_U_n_410,
      \b_assign_reg_132_reg[31]_i_2__5\(7) => cnn_fc_i50_o10_CTRL_s_axi_U_n_411,
      \b_assign_reg_132_reg[31]_i_2__5\(6) => cnn_fc_i50_o10_CTRL_s_axi_U_n_412,
      \b_assign_reg_132_reg[31]_i_2__5\(5) => cnn_fc_i50_o10_CTRL_s_axi_U_n_413,
      \b_assign_reg_132_reg[31]_i_2__5\(4) => cnn_fc_i50_o10_CTRL_s_axi_U_n_414,
      \b_assign_reg_132_reg[31]_i_2__5\(3) => cnn_fc_i50_o10_CTRL_s_axi_U_n_415,
      \b_assign_reg_132_reg[31]_i_2__5\(2) => cnn_fc_i50_o10_CTRL_s_axi_U_n_416,
      \b_assign_reg_132_reg[31]_i_2__5\(1) => cnn_fc_i50_o10_CTRL_s_axi_U_n_417,
      \b_assign_reg_132_reg[31]_i_2__5\(0) => cnn_fc_i50_o10_CTRL_s_axi_U_n_418,
      \b_assign_reg_132_reg[31]_i_2__5_0\ => \b_assign_reg_132_reg[31]_i_2__5_n_3\,
      \b_assign_reg_132_reg[31]_i_2__6\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_451,
      \b_assign_reg_132_reg[31]_i_2__6\(30) => cnn_fc_i50_o10_CTRL_s_axi_U_n_452,
      \b_assign_reg_132_reg[31]_i_2__6\(29) => cnn_fc_i50_o10_CTRL_s_axi_U_n_453,
      \b_assign_reg_132_reg[31]_i_2__6\(28) => cnn_fc_i50_o10_CTRL_s_axi_U_n_454,
      \b_assign_reg_132_reg[31]_i_2__6\(27) => cnn_fc_i50_o10_CTRL_s_axi_U_n_455,
      \b_assign_reg_132_reg[31]_i_2__6\(26) => cnn_fc_i50_o10_CTRL_s_axi_U_n_456,
      \b_assign_reg_132_reg[31]_i_2__6\(25) => cnn_fc_i50_o10_CTRL_s_axi_U_n_457,
      \b_assign_reg_132_reg[31]_i_2__6\(24) => cnn_fc_i50_o10_CTRL_s_axi_U_n_458,
      \b_assign_reg_132_reg[31]_i_2__6\(23) => cnn_fc_i50_o10_CTRL_s_axi_U_n_459,
      \b_assign_reg_132_reg[31]_i_2__6\(22) => cnn_fc_i50_o10_CTRL_s_axi_U_n_460,
      \b_assign_reg_132_reg[31]_i_2__6\(21) => cnn_fc_i50_o10_CTRL_s_axi_U_n_461,
      \b_assign_reg_132_reg[31]_i_2__6\(20) => cnn_fc_i50_o10_CTRL_s_axi_U_n_462,
      \b_assign_reg_132_reg[31]_i_2__6\(19) => cnn_fc_i50_o10_CTRL_s_axi_U_n_463,
      \b_assign_reg_132_reg[31]_i_2__6\(18) => cnn_fc_i50_o10_CTRL_s_axi_U_n_464,
      \b_assign_reg_132_reg[31]_i_2__6\(17) => cnn_fc_i50_o10_CTRL_s_axi_U_n_465,
      \b_assign_reg_132_reg[31]_i_2__6\(16) => cnn_fc_i50_o10_CTRL_s_axi_U_n_466,
      \b_assign_reg_132_reg[31]_i_2__6\(15) => cnn_fc_i50_o10_CTRL_s_axi_U_n_467,
      \b_assign_reg_132_reg[31]_i_2__6\(14) => cnn_fc_i50_o10_CTRL_s_axi_U_n_468,
      \b_assign_reg_132_reg[31]_i_2__6\(13) => cnn_fc_i50_o10_CTRL_s_axi_U_n_469,
      \b_assign_reg_132_reg[31]_i_2__6\(12) => cnn_fc_i50_o10_CTRL_s_axi_U_n_470,
      \b_assign_reg_132_reg[31]_i_2__6\(11) => cnn_fc_i50_o10_CTRL_s_axi_U_n_471,
      \b_assign_reg_132_reg[31]_i_2__6\(10) => cnn_fc_i50_o10_CTRL_s_axi_U_n_472,
      \b_assign_reg_132_reg[31]_i_2__6\(9) => cnn_fc_i50_o10_CTRL_s_axi_U_n_473,
      \b_assign_reg_132_reg[31]_i_2__6\(8) => cnn_fc_i50_o10_CTRL_s_axi_U_n_474,
      \b_assign_reg_132_reg[31]_i_2__6\(7) => cnn_fc_i50_o10_CTRL_s_axi_U_n_475,
      \b_assign_reg_132_reg[31]_i_2__6\(6) => cnn_fc_i50_o10_CTRL_s_axi_U_n_476,
      \b_assign_reg_132_reg[31]_i_2__6\(5) => cnn_fc_i50_o10_CTRL_s_axi_U_n_477,
      \b_assign_reg_132_reg[31]_i_2__6\(4) => cnn_fc_i50_o10_CTRL_s_axi_U_n_478,
      \b_assign_reg_132_reg[31]_i_2__6\(3) => cnn_fc_i50_o10_CTRL_s_axi_U_n_479,
      \b_assign_reg_132_reg[31]_i_2__6\(2) => cnn_fc_i50_o10_CTRL_s_axi_U_n_480,
      \b_assign_reg_132_reg[31]_i_2__6\(1) => cnn_fc_i50_o10_CTRL_s_axi_U_n_481,
      \b_assign_reg_132_reg[31]_i_2__6\(0) => cnn_fc_i50_o10_CTRL_s_axi_U_n_482,
      \b_assign_reg_132_reg[31]_i_2__6_0\ => \b_assign_reg_132_reg[31]_i_2__6_n_3\,
      \b_assign_reg_132_reg[31]_i_2__7\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_515,
      \b_assign_reg_132_reg[31]_i_2__7\(30) => cnn_fc_i50_o10_CTRL_s_axi_U_n_516,
      \b_assign_reg_132_reg[31]_i_2__7\(29) => cnn_fc_i50_o10_CTRL_s_axi_U_n_517,
      \b_assign_reg_132_reg[31]_i_2__7\(28) => cnn_fc_i50_o10_CTRL_s_axi_U_n_518,
      \b_assign_reg_132_reg[31]_i_2__7\(27) => cnn_fc_i50_o10_CTRL_s_axi_U_n_519,
      \b_assign_reg_132_reg[31]_i_2__7\(26) => cnn_fc_i50_o10_CTRL_s_axi_U_n_520,
      \b_assign_reg_132_reg[31]_i_2__7\(25) => cnn_fc_i50_o10_CTRL_s_axi_U_n_521,
      \b_assign_reg_132_reg[31]_i_2__7\(24) => cnn_fc_i50_o10_CTRL_s_axi_U_n_522,
      \b_assign_reg_132_reg[31]_i_2__7\(23) => cnn_fc_i50_o10_CTRL_s_axi_U_n_523,
      \b_assign_reg_132_reg[31]_i_2__7\(22) => cnn_fc_i50_o10_CTRL_s_axi_U_n_524,
      \b_assign_reg_132_reg[31]_i_2__7\(21) => cnn_fc_i50_o10_CTRL_s_axi_U_n_525,
      \b_assign_reg_132_reg[31]_i_2__7\(20) => cnn_fc_i50_o10_CTRL_s_axi_U_n_526,
      \b_assign_reg_132_reg[31]_i_2__7\(19) => cnn_fc_i50_o10_CTRL_s_axi_U_n_527,
      \b_assign_reg_132_reg[31]_i_2__7\(18) => cnn_fc_i50_o10_CTRL_s_axi_U_n_528,
      \b_assign_reg_132_reg[31]_i_2__7\(17) => cnn_fc_i50_o10_CTRL_s_axi_U_n_529,
      \b_assign_reg_132_reg[31]_i_2__7\(16) => cnn_fc_i50_o10_CTRL_s_axi_U_n_530,
      \b_assign_reg_132_reg[31]_i_2__7\(15) => cnn_fc_i50_o10_CTRL_s_axi_U_n_531,
      \b_assign_reg_132_reg[31]_i_2__7\(14) => cnn_fc_i50_o10_CTRL_s_axi_U_n_532,
      \b_assign_reg_132_reg[31]_i_2__7\(13) => cnn_fc_i50_o10_CTRL_s_axi_U_n_533,
      \b_assign_reg_132_reg[31]_i_2__7\(12) => cnn_fc_i50_o10_CTRL_s_axi_U_n_534,
      \b_assign_reg_132_reg[31]_i_2__7\(11) => cnn_fc_i50_o10_CTRL_s_axi_U_n_535,
      \b_assign_reg_132_reg[31]_i_2__7\(10) => cnn_fc_i50_o10_CTRL_s_axi_U_n_536,
      \b_assign_reg_132_reg[31]_i_2__7\(9) => cnn_fc_i50_o10_CTRL_s_axi_U_n_537,
      \b_assign_reg_132_reg[31]_i_2__7\(8) => cnn_fc_i50_o10_CTRL_s_axi_U_n_538,
      \b_assign_reg_132_reg[31]_i_2__7\(7) => cnn_fc_i50_o10_CTRL_s_axi_U_n_539,
      \b_assign_reg_132_reg[31]_i_2__7\(6) => cnn_fc_i50_o10_CTRL_s_axi_U_n_540,
      \b_assign_reg_132_reg[31]_i_2__7\(5) => cnn_fc_i50_o10_CTRL_s_axi_U_n_541,
      \b_assign_reg_132_reg[31]_i_2__7\(4) => cnn_fc_i50_o10_CTRL_s_axi_U_n_542,
      \b_assign_reg_132_reg[31]_i_2__7\(3) => cnn_fc_i50_o10_CTRL_s_axi_U_n_543,
      \b_assign_reg_132_reg[31]_i_2__7\(2) => cnn_fc_i50_o10_CTRL_s_axi_U_n_544,
      \b_assign_reg_132_reg[31]_i_2__7\(1) => cnn_fc_i50_o10_CTRL_s_axi_U_n_545,
      \b_assign_reg_132_reg[31]_i_2__7\(0) => cnn_fc_i50_o10_CTRL_s_axi_U_n_546,
      \b_assign_reg_132_reg[31]_i_2__7_0\ => \b_assign_reg_132_reg[31]_i_2__7_n_3\,
      \b_assign_reg_132_reg[31]_i_2__8\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_579,
      \b_assign_reg_132_reg[31]_i_2__8\(30) => cnn_fc_i50_o10_CTRL_s_axi_U_n_580,
      \b_assign_reg_132_reg[31]_i_2__8\(29) => cnn_fc_i50_o10_CTRL_s_axi_U_n_581,
      \b_assign_reg_132_reg[31]_i_2__8\(28) => cnn_fc_i50_o10_CTRL_s_axi_U_n_582,
      \b_assign_reg_132_reg[31]_i_2__8\(27) => cnn_fc_i50_o10_CTRL_s_axi_U_n_583,
      \b_assign_reg_132_reg[31]_i_2__8\(26) => cnn_fc_i50_o10_CTRL_s_axi_U_n_584,
      \b_assign_reg_132_reg[31]_i_2__8\(25) => cnn_fc_i50_o10_CTRL_s_axi_U_n_585,
      \b_assign_reg_132_reg[31]_i_2__8\(24) => cnn_fc_i50_o10_CTRL_s_axi_U_n_586,
      \b_assign_reg_132_reg[31]_i_2__8\(23) => cnn_fc_i50_o10_CTRL_s_axi_U_n_587,
      \b_assign_reg_132_reg[31]_i_2__8\(22) => cnn_fc_i50_o10_CTRL_s_axi_U_n_588,
      \b_assign_reg_132_reg[31]_i_2__8\(21) => cnn_fc_i50_o10_CTRL_s_axi_U_n_589,
      \b_assign_reg_132_reg[31]_i_2__8\(20) => cnn_fc_i50_o10_CTRL_s_axi_U_n_590,
      \b_assign_reg_132_reg[31]_i_2__8\(19) => cnn_fc_i50_o10_CTRL_s_axi_U_n_591,
      \b_assign_reg_132_reg[31]_i_2__8\(18) => cnn_fc_i50_o10_CTRL_s_axi_U_n_592,
      \b_assign_reg_132_reg[31]_i_2__8\(17) => cnn_fc_i50_o10_CTRL_s_axi_U_n_593,
      \b_assign_reg_132_reg[31]_i_2__8\(16) => cnn_fc_i50_o10_CTRL_s_axi_U_n_594,
      \b_assign_reg_132_reg[31]_i_2__8\(15) => cnn_fc_i50_o10_CTRL_s_axi_U_n_595,
      \b_assign_reg_132_reg[31]_i_2__8\(14) => cnn_fc_i50_o10_CTRL_s_axi_U_n_596,
      \b_assign_reg_132_reg[31]_i_2__8\(13) => cnn_fc_i50_o10_CTRL_s_axi_U_n_597,
      \b_assign_reg_132_reg[31]_i_2__8\(12) => cnn_fc_i50_o10_CTRL_s_axi_U_n_598,
      \b_assign_reg_132_reg[31]_i_2__8\(11) => cnn_fc_i50_o10_CTRL_s_axi_U_n_599,
      \b_assign_reg_132_reg[31]_i_2__8\(10) => cnn_fc_i50_o10_CTRL_s_axi_U_n_600,
      \b_assign_reg_132_reg[31]_i_2__8\(9) => cnn_fc_i50_o10_CTRL_s_axi_U_n_601,
      \b_assign_reg_132_reg[31]_i_2__8\(8) => cnn_fc_i50_o10_CTRL_s_axi_U_n_602,
      \b_assign_reg_132_reg[31]_i_2__8\(7) => cnn_fc_i50_o10_CTRL_s_axi_U_n_603,
      \b_assign_reg_132_reg[31]_i_2__8\(6) => cnn_fc_i50_o10_CTRL_s_axi_U_n_604,
      \b_assign_reg_132_reg[31]_i_2__8\(5) => cnn_fc_i50_o10_CTRL_s_axi_U_n_605,
      \b_assign_reg_132_reg[31]_i_2__8\(4) => cnn_fc_i50_o10_CTRL_s_axi_U_n_606,
      \b_assign_reg_132_reg[31]_i_2__8\(3) => cnn_fc_i50_o10_CTRL_s_axi_U_n_607,
      \b_assign_reg_132_reg[31]_i_2__8\(2) => cnn_fc_i50_o10_CTRL_s_axi_U_n_608,
      \b_assign_reg_132_reg[31]_i_2__8\(1) => cnn_fc_i50_o10_CTRL_s_axi_U_n_609,
      \b_assign_reg_132_reg[31]_i_2__8\(0) => cnn_fc_i50_o10_CTRL_s_axi_U_n_610,
      \b_assign_reg_132_reg[31]_i_2__8_0\ => \b_assign_reg_132_reg[31]_i_2__8_n_3\,
      \b_assign_reg_132_reg[31]_i_3\ => \b_assign_reg_132_reg[31]_i_3_n_3\,
      \b_assign_reg_132_reg[3]_i_2\ => \b_assign_reg_132_reg[3]_i_2_n_3\,
      \b_assign_reg_132_reg[3]_i_2__0\ => \b_assign_reg_132_reg[3]_i_2__0_n_3\,
      \b_assign_reg_132_reg[3]_i_2__1\ => \b_assign_reg_132_reg[3]_i_2__1_n_3\,
      \b_assign_reg_132_reg[3]_i_2__2\ => \b_assign_reg_132_reg[3]_i_2__2_n_3\,
      \b_assign_reg_132_reg[3]_i_2__3\ => \b_assign_reg_132_reg[3]_i_2__3_n_3\,
      \b_assign_reg_132_reg[3]_i_2__4\ => \b_assign_reg_132_reg[3]_i_2__4_n_3\,
      \b_assign_reg_132_reg[3]_i_2__5\ => \b_assign_reg_132_reg[3]_i_2__5_n_3\,
      \b_assign_reg_132_reg[3]_i_2__6\ => \b_assign_reg_132_reg[3]_i_2__6_n_3\,
      \b_assign_reg_132_reg[3]_i_2__7\ => \b_assign_reg_132_reg[3]_i_2__7_n_3\,
      \b_assign_reg_132_reg[3]_i_2__8\ => \b_assign_reg_132_reg[3]_i_2__8_n_3\,
      \b_assign_reg_132_reg[4]_i_3\ => \b_assign_reg_132_reg[4]_i_3_n_3\,
      \b_assign_reg_132_reg[4]_i_3__0\ => \b_assign_reg_132_reg[4]_i_3__0_n_3\,
      \b_assign_reg_132_reg[4]_i_3__1\ => \b_assign_reg_132_reg[4]_i_3__1_n_3\,
      \b_assign_reg_132_reg[4]_i_3__2\ => \b_assign_reg_132_reg[4]_i_3__2_n_3\,
      \b_assign_reg_132_reg[4]_i_3__3\ => \b_assign_reg_132_reg[4]_i_3__3_n_3\,
      \b_assign_reg_132_reg[4]_i_3__4\ => \b_assign_reg_132_reg[4]_i_3__4_n_3\,
      \b_assign_reg_132_reg[4]_i_3__5\ => \b_assign_reg_132_reg[4]_i_3__5_n_3\,
      \b_assign_reg_132_reg[4]_i_3__6\ => \b_assign_reg_132_reg[4]_i_3__6_n_3\,
      \b_assign_reg_132_reg[4]_i_3__7\ => \b_assign_reg_132_reg[4]_i_3__7_n_3\,
      \b_assign_reg_132_reg[4]_i_3__8\ => \b_assign_reg_132_reg[4]_i_3__8_n_3\,
      \b_assign_reg_132_reg[5]_i_2\ => \b_assign_reg_132_reg[5]_i_2_n_3\,
      \b_assign_reg_132_reg[5]_i_2__0\ => \b_assign_reg_132_reg[5]_i_2__0_n_3\,
      \b_assign_reg_132_reg[5]_i_2__1\ => \b_assign_reg_132_reg[5]_i_2__1_n_3\,
      \b_assign_reg_132_reg[5]_i_2__2\ => \b_assign_reg_132_reg[5]_i_2__2_n_3\,
      \b_assign_reg_132_reg[5]_i_2__3\ => \b_assign_reg_132_reg[5]_i_2__3_n_3\,
      \b_assign_reg_132_reg[5]_i_2__4\ => \b_assign_reg_132_reg[5]_i_2__4_n_3\,
      \b_assign_reg_132_reg[5]_i_2__5\ => \b_assign_reg_132_reg[5]_i_2__5_n_3\,
      \b_assign_reg_132_reg[5]_i_2__6\ => \b_assign_reg_132_reg[5]_i_2__6_n_3\,
      \b_assign_reg_132_reg[5]_i_2__7\ => \b_assign_reg_132_reg[5]_i_2__7_n_3\,
      \b_assign_reg_132_reg[5]_i_2__8\ => \b_assign_reg_132_reg[5]_i_2__8_n_3\,
      \b_assign_reg_132_reg[6]_i_2\ => \b_assign_reg_132_reg[6]_i_2_n_3\,
      \b_assign_reg_132_reg[6]_i_2__0\ => \b_assign_reg_132_reg[6]_i_2__0_n_3\,
      \b_assign_reg_132_reg[6]_i_2__1\ => \b_assign_reg_132_reg[6]_i_2__1_n_3\,
      \b_assign_reg_132_reg[6]_i_2__2\ => \b_assign_reg_132_reg[6]_i_2__2_n_3\,
      \b_assign_reg_132_reg[6]_i_2__3\ => \b_assign_reg_132_reg[6]_i_2__3_n_3\,
      \b_assign_reg_132_reg[6]_i_2__4\ => \b_assign_reg_132_reg[6]_i_2__4_n_3\,
      \b_assign_reg_132_reg[6]_i_2__5\ => \b_assign_reg_132_reg[6]_i_2__5_n_3\,
      \b_assign_reg_132_reg[6]_i_2__6\ => \b_assign_reg_132_reg[6]_i_2__6_n_3\,
      \b_assign_reg_132_reg[6]_i_2__7\ => \b_assign_reg_132_reg[6]_i_2__7_n_3\,
      \b_assign_reg_132_reg[6]_i_2__8\ => \b_assign_reg_132_reg[6]_i_2__8_n_3\,
      \b_assign_reg_132_reg[7]_i_2\ => \b_assign_reg_132_reg[7]_i_2_n_3\,
      \b_assign_reg_132_reg[7]_i_2__0\ => \b_assign_reg_132_reg[7]_i_2__0_n_3\,
      \b_assign_reg_132_reg[7]_i_2__1\ => \b_assign_reg_132_reg[7]_i_2__1_n_3\,
      \b_assign_reg_132_reg[7]_i_2__2\ => \b_assign_reg_132_reg[7]_i_2__2_n_3\,
      \b_assign_reg_132_reg[7]_i_2__3\ => \b_assign_reg_132_reg[7]_i_2__3_n_3\,
      \b_assign_reg_132_reg[7]_i_2__4\ => \b_assign_reg_132_reg[7]_i_2__4_n_3\,
      \b_assign_reg_132_reg[7]_i_2__5\ => \b_assign_reg_132_reg[7]_i_2__5_n_3\,
      \b_assign_reg_132_reg[7]_i_2__6\ => \b_assign_reg_132_reg[7]_i_2__6_n_3\,
      \b_assign_reg_132_reg[7]_i_2__7\ => \b_assign_reg_132_reg[7]_i_2__7_n_3\,
      \b_assign_reg_132_reg[7]_i_2__8\ => \b_assign_reg_132_reg[7]_i_2__8_n_3\,
      \b_assign_reg_132_reg[8]_i_3\ => \b_assign_reg_132_reg[8]_i_3_n_3\,
      \b_assign_reg_132_reg[8]_i_3__0\ => \b_assign_reg_132_reg[8]_i_3__0_n_3\,
      \b_assign_reg_132_reg[8]_i_3__1\ => \b_assign_reg_132_reg[8]_i_3__1_n_3\,
      \b_assign_reg_132_reg[8]_i_3__2\ => \b_assign_reg_132_reg[8]_i_3__2_n_3\,
      \b_assign_reg_132_reg[8]_i_3__3\ => \b_assign_reg_132_reg[8]_i_3__3_n_3\,
      \b_assign_reg_132_reg[8]_i_3__4\ => \b_assign_reg_132_reg[8]_i_3__4_n_3\,
      \b_assign_reg_132_reg[8]_i_3__5\ => \b_assign_reg_132_reg[8]_i_3__5_n_3\,
      \b_assign_reg_132_reg[8]_i_3__6\ => \b_assign_reg_132_reg[8]_i_3__6_n_3\,
      \b_assign_reg_132_reg[8]_i_3__7\ => \b_assign_reg_132_reg[8]_i_3__7_n_3\,
      \b_assign_reg_132_reg[8]_i_3__8\ => \b_assign_reg_132_reg[8]_i_3__8_n_3\,
      \b_assign_reg_132_reg[9]_i_2\ => \b_assign_reg_132_reg[9]_i_2_n_3\,
      \b_assign_reg_132_reg[9]_i_2__0\ => \b_assign_reg_132_reg[9]_i_2__0_n_3\,
      \b_assign_reg_132_reg[9]_i_2__1\ => \b_assign_reg_132_reg[9]_i_2__1_n_3\,
      \b_assign_reg_132_reg[9]_i_2__2\ => \b_assign_reg_132_reg[9]_i_2__2_n_3\,
      \b_assign_reg_132_reg[9]_i_2__3\ => \b_assign_reg_132_reg[9]_i_2__3_n_3\,
      \b_assign_reg_132_reg[9]_i_2__4\ => \b_assign_reg_132_reg[9]_i_2__4_n_3\,
      \b_assign_reg_132_reg[9]_i_2__5\ => \b_assign_reg_132_reg[9]_i_2__5_n_3\,
      \b_assign_reg_132_reg[9]_i_2__6\ => \b_assign_reg_132_reg[9]_i_2__6_n_3\,
      \b_assign_reg_132_reg[9]_i_2__7\ => \b_assign_reg_132_reg[9]_i_2__7_n_3\,
      \b_assign_reg_132_reg[9]_i_2__8\ => \b_assign_reg_132_reg[9]_i_2__8_n_3\,
      ctrl_read_reg_1673 => ctrl_read_reg_1673,
      \ctrl_read_reg_1673_reg[0]\ => cnn_fc_i50_o10_CTRL_s_axi_U_n_1048,
      \exitcond2_reg_1736_reg[0]\ => \exitcond2_reg_1736_reg_n_3_[0]\,
      \i1_reg_601_reg[3]\(3 downto 0) => i1_reg_601(3 downto 0),
      \i_reg_480_reg[3]\ => \ap_CS_fsm[1]_i_2_n_3\,
      interrupt => interrupt,
      \outStream_V_data_V_1_state_reg[1]\(0) => outStream_V_data_V_1_ack_in,
      \outStream_V_dest_V_1_state_reg[1]\(0) => outStream_V_dest_V_1_ack_in,
      \outStream_V_id_V_1_state_reg[1]\(0) => outStream_V_id_V_1_ack_in,
      \outStream_V_keep_V_1_state_reg[1]\(0) => outStream_V_keep_V_1_ack_in,
      \outStream_V_last_V_1_state_reg[1]\(0) => outStream_V_last_V_1_ack_in,
      \outStream_V_strb_V_1_state_reg[1]\(0) => outStream_V_strb_V_1_ack_in,
      \outStream_V_user_V_1_state_reg[1]\(0) => outStream_V_user_V_1_ack_in,
      \rdata_reg[0]_i_10\ => cnn_fc_i50_o10_CTRL_s_axi_U_n_1085,
      \rdata_reg[0]_i_10_0\ => \rdata_reg[0]_i_10_n_3\,
      \rdata_reg[0]_i_16\ => \rdata_reg[0]_i_16_n_3\,
      \rdata_reg[0]_i_18\ => \rdata_reg[0]_i_18_n_3\,
      \rdata_reg[0]_i_21\ => \rdata_reg[0]_i_21_n_3\,
      \rdata_reg[0]_i_22\ => cnn_fc_i50_o10_CTRL_s_axi_U_n_1088,
      \rdata_reg[0]_i_22_0\ => \rdata_reg[0]_i_22_n_3\,
      \rdata_reg[0]_i_24\ => \rdata_reg[0]_i_24_n_3\,
      \rdata_reg[0]_i_26\ => \rdata_reg[0]_i_26_n_3\,
      \rdata_reg[0]_i_27\ => \rdata_reg[0]_i_27_n_3\,
      \rdata_reg[0]_i_28\ => \rdata_reg[0]_i_28_n_3\,
      \rdata_reg[0]_i_29\ => \rdata_reg[0]_i_29_n_3\,
      \rdata_reg[0]_i_30\ => \rdata_reg[0]_i_30_n_3\,
      \rdata_reg[0]_i_32\ => \rdata_reg[0]_i_32_n_3\,
      \rdata_reg[0]_i_9\ => \rdata_reg[0]_i_9_n_3\,
      \rdata_reg[10]_i_11\ => \rdata_reg[10]_i_11_n_3\,
      \rdata_reg[10]_i_13\ => \rdata_reg[10]_i_13_n_3\,
      \rdata_reg[10]_i_14\ => \rdata_reg[10]_i_14_n_3\,
      \rdata_reg[10]_i_15\ => \rdata_reg[10]_i_15_n_3\,
      \rdata_reg[10]_i_18\ => \rdata_reg[10]_i_18_n_3\,
      \rdata_reg[10]_i_19\ => \rdata_reg[10]_i_19_n_3\,
      \rdata_reg[10]_i_20\ => \rdata_reg[10]_i_20_n_3\,
      \rdata_reg[10]_i_21\ => \rdata_reg[10]_i_21_n_3\,
      \rdata_reg[10]_i_22\ => \rdata_reg[10]_i_22_n_3\,
      \rdata_reg[10]_i_23\ => \rdata_reg[10]_i_23_n_3\,
      \rdata_reg[10]_i_8\ => \rdata_reg[10]_i_8_n_3\,
      \rdata_reg[11]_i_11\ => \rdata_reg[11]_i_11_n_3\,
      \rdata_reg[11]_i_13\ => \rdata_reg[11]_i_13_n_3\,
      \rdata_reg[11]_i_14\ => \rdata_reg[11]_i_14_n_3\,
      \rdata_reg[11]_i_15\ => \rdata_reg[11]_i_15_n_3\,
      \rdata_reg[11]_i_18\ => \rdata_reg[11]_i_18_n_3\,
      \rdata_reg[11]_i_19\ => \rdata_reg[11]_i_19_n_3\,
      \rdata_reg[11]_i_20\ => \rdata_reg[11]_i_20_n_3\,
      \rdata_reg[11]_i_21\ => \rdata_reg[11]_i_21_n_3\,
      \rdata_reg[11]_i_22\ => \rdata_reg[11]_i_22_n_3\,
      \rdata_reg[11]_i_23\ => \rdata_reg[11]_i_23_n_3\,
      \rdata_reg[11]_i_8\ => \rdata_reg[11]_i_8_n_3\,
      \rdata_reg[12]_i_11\ => \rdata_reg[12]_i_11_n_3\,
      \rdata_reg[12]_i_13\ => \rdata_reg[12]_i_13_n_3\,
      \rdata_reg[12]_i_14\ => \rdata_reg[12]_i_14_n_3\,
      \rdata_reg[12]_i_15\ => \rdata_reg[12]_i_15_n_3\,
      \rdata_reg[12]_i_18\ => \rdata_reg[12]_i_18_n_3\,
      \rdata_reg[12]_i_19\ => \rdata_reg[12]_i_19_n_3\,
      \rdata_reg[12]_i_20\ => \rdata_reg[12]_i_20_n_3\,
      \rdata_reg[12]_i_21\ => \rdata_reg[12]_i_21_n_3\,
      \rdata_reg[12]_i_22\ => \rdata_reg[12]_i_22_n_3\,
      \rdata_reg[12]_i_23\ => \rdata_reg[12]_i_23_n_3\,
      \rdata_reg[12]_i_8\ => \rdata_reg[12]_i_8_n_3\,
      \rdata_reg[13]_i_11\ => \rdata_reg[13]_i_11_n_3\,
      \rdata_reg[13]_i_13\ => \rdata_reg[13]_i_13_n_3\,
      \rdata_reg[13]_i_14\ => \rdata_reg[13]_i_14_n_3\,
      \rdata_reg[13]_i_15\ => \rdata_reg[13]_i_15_n_3\,
      \rdata_reg[13]_i_18\ => \rdata_reg[13]_i_18_n_3\,
      \rdata_reg[13]_i_19\ => \rdata_reg[13]_i_19_n_3\,
      \rdata_reg[13]_i_20\ => \rdata_reg[13]_i_20_n_3\,
      \rdata_reg[13]_i_21\ => \rdata_reg[13]_i_21_n_3\,
      \rdata_reg[13]_i_22\ => \rdata_reg[13]_i_22_n_3\,
      \rdata_reg[13]_i_23\ => \rdata_reg[13]_i_23_n_3\,
      \rdata_reg[13]_i_8\ => \rdata_reg[13]_i_8_n_3\,
      \rdata_reg[14]_i_11\ => \rdata_reg[14]_i_11_n_3\,
      \rdata_reg[14]_i_13\ => \rdata_reg[14]_i_13_n_3\,
      \rdata_reg[14]_i_14\ => \rdata_reg[14]_i_14_n_3\,
      \rdata_reg[14]_i_15\ => \rdata_reg[14]_i_15_n_3\,
      \rdata_reg[14]_i_18\ => \rdata_reg[14]_i_18_n_3\,
      \rdata_reg[14]_i_19\ => \rdata_reg[14]_i_19_n_3\,
      \rdata_reg[14]_i_20\ => \rdata_reg[14]_i_20_n_3\,
      \rdata_reg[14]_i_21\ => \rdata_reg[14]_i_21_n_3\,
      \rdata_reg[14]_i_22\ => \rdata_reg[14]_i_22_n_3\,
      \rdata_reg[14]_i_23\ => \rdata_reg[14]_i_23_n_3\,
      \rdata_reg[14]_i_8\ => \rdata_reg[14]_i_8_n_3\,
      \rdata_reg[15]_i_11\ => \rdata_reg[15]_i_11_n_3\,
      \rdata_reg[15]_i_13\ => \rdata_reg[15]_i_13_n_3\,
      \rdata_reg[15]_i_14\ => \rdata_reg[15]_i_14_n_3\,
      \rdata_reg[15]_i_15\ => \rdata_reg[15]_i_15_n_3\,
      \rdata_reg[15]_i_18\ => \rdata_reg[15]_i_18_n_3\,
      \rdata_reg[15]_i_19\ => \rdata_reg[15]_i_19_n_3\,
      \rdata_reg[15]_i_20\ => \rdata_reg[15]_i_20_n_3\,
      \rdata_reg[15]_i_21\ => \rdata_reg[15]_i_21_n_3\,
      \rdata_reg[15]_i_22\ => \rdata_reg[15]_i_22_n_3\,
      \rdata_reg[15]_i_23\ => \rdata_reg[15]_i_23_n_3\,
      \rdata_reg[15]_i_8\ => \rdata_reg[15]_i_8_n_3\,
      \rdata_reg[16]_i_11\ => \rdata_reg[16]_i_11_n_3\,
      \rdata_reg[16]_i_13\ => \rdata_reg[16]_i_13_n_3\,
      \rdata_reg[16]_i_14\ => \rdata_reg[16]_i_14_n_3\,
      \rdata_reg[16]_i_15\ => \rdata_reg[16]_i_15_n_3\,
      \rdata_reg[16]_i_18\ => \rdata_reg[16]_i_18_n_3\,
      \rdata_reg[16]_i_19\ => \rdata_reg[16]_i_19_n_3\,
      \rdata_reg[16]_i_20\ => \rdata_reg[16]_i_20_n_3\,
      \rdata_reg[16]_i_21\ => \rdata_reg[16]_i_21_n_3\,
      \rdata_reg[16]_i_22\ => \rdata_reg[16]_i_22_n_3\,
      \rdata_reg[16]_i_23\ => \rdata_reg[16]_i_23_n_3\,
      \rdata_reg[16]_i_8\ => \rdata_reg[16]_i_8_n_3\,
      \rdata_reg[17]_i_11\ => \rdata_reg[17]_i_11_n_3\,
      \rdata_reg[17]_i_13\ => \rdata_reg[17]_i_13_n_3\,
      \rdata_reg[17]_i_14\ => \rdata_reg[17]_i_14_n_3\,
      \rdata_reg[17]_i_15\ => \rdata_reg[17]_i_15_n_3\,
      \rdata_reg[17]_i_18\ => \rdata_reg[17]_i_18_n_3\,
      \rdata_reg[17]_i_19\ => \rdata_reg[17]_i_19_n_3\,
      \rdata_reg[17]_i_20\ => \rdata_reg[17]_i_20_n_3\,
      \rdata_reg[17]_i_21\ => \rdata_reg[17]_i_21_n_3\,
      \rdata_reg[17]_i_22\ => \rdata_reg[17]_i_22_n_3\,
      \rdata_reg[17]_i_23\ => \rdata_reg[17]_i_23_n_3\,
      \rdata_reg[17]_i_8\ => \rdata_reg[17]_i_8_n_3\,
      \rdata_reg[18]_i_11\ => \rdata_reg[18]_i_11_n_3\,
      \rdata_reg[18]_i_13\ => \rdata_reg[18]_i_13_n_3\,
      \rdata_reg[18]_i_14\ => \rdata_reg[18]_i_14_n_3\,
      \rdata_reg[18]_i_15\ => \rdata_reg[18]_i_15_n_3\,
      \rdata_reg[18]_i_18\ => \rdata_reg[18]_i_18_n_3\,
      \rdata_reg[18]_i_19\ => \rdata_reg[18]_i_19_n_3\,
      \rdata_reg[18]_i_20\ => \rdata_reg[18]_i_20_n_3\,
      \rdata_reg[18]_i_21\ => \rdata_reg[18]_i_21_n_3\,
      \rdata_reg[18]_i_22\ => \rdata_reg[18]_i_22_n_3\,
      \rdata_reg[18]_i_23\ => \rdata_reg[18]_i_23_n_3\,
      \rdata_reg[18]_i_8\ => \rdata_reg[18]_i_8_n_3\,
      \rdata_reg[19]_i_11\ => \rdata_reg[19]_i_11_n_3\,
      \rdata_reg[19]_i_13\ => \rdata_reg[19]_i_13_n_3\,
      \rdata_reg[19]_i_14\ => \rdata_reg[19]_i_14_n_3\,
      \rdata_reg[19]_i_15\ => \rdata_reg[19]_i_15_n_3\,
      \rdata_reg[19]_i_18\ => \rdata_reg[19]_i_18_n_3\,
      \rdata_reg[19]_i_19\ => \rdata_reg[19]_i_19_n_3\,
      \rdata_reg[19]_i_20\ => \rdata_reg[19]_i_20_n_3\,
      \rdata_reg[19]_i_21\ => \rdata_reg[19]_i_21_n_3\,
      \rdata_reg[19]_i_22\ => \rdata_reg[19]_i_22_n_3\,
      \rdata_reg[19]_i_23\ => \rdata_reg[19]_i_23_n_3\,
      \rdata_reg[19]_i_8\ => \rdata_reg[19]_i_8_n_3\,
      \rdata_reg[1]_i_15\ => \rdata_reg[1]_i_15_n_3\,
      \rdata_reg[1]_i_16\ => \rdata_reg[1]_i_16_n_3\,
      \rdata_reg[1]_i_17\ => \rdata_reg[1]_i_17_n_3\,
      \rdata_reg[1]_i_20\ => \rdata_reg[1]_i_20_n_3\,
      \rdata_reg[1]_i_21\ => \rdata_reg[1]_i_21_n_3\,
      \rdata_reg[1]_i_23\ => \rdata_reg[1]_i_23_n_3\,
      \rdata_reg[1]_i_24\ => \rdata_reg[1]_i_24_n_3\,
      \rdata_reg[1]_i_25\ => \rdata_reg[1]_i_25_n_3\,
      \rdata_reg[1]_i_26\ => \rdata_reg[1]_i_26_n_3\,
      \rdata_reg[1]_i_27\ => \rdata_reg[1]_i_27_n_3\,
      \rdata_reg[1]_i_8\ => \rdata_reg[1]_i_8_n_3\,
      \rdata_reg[20]_i_11\ => \rdata_reg[20]_i_11_n_3\,
      \rdata_reg[20]_i_13\ => \rdata_reg[20]_i_13_n_3\,
      \rdata_reg[20]_i_14\ => \rdata_reg[20]_i_14_n_3\,
      \rdata_reg[20]_i_15\ => \rdata_reg[20]_i_15_n_3\,
      \rdata_reg[20]_i_18\ => \rdata_reg[20]_i_18_n_3\,
      \rdata_reg[20]_i_19\ => \rdata_reg[20]_i_19_n_3\,
      \rdata_reg[20]_i_20\ => \rdata_reg[20]_i_20_n_3\,
      \rdata_reg[20]_i_21\ => \rdata_reg[20]_i_21_n_3\,
      \rdata_reg[20]_i_22\ => \rdata_reg[20]_i_22_n_3\,
      \rdata_reg[20]_i_23\ => \rdata_reg[20]_i_23_n_3\,
      \rdata_reg[20]_i_8\ => \rdata_reg[20]_i_8_n_3\,
      \rdata_reg[21]_i_11\ => \rdata_reg[21]_i_11_n_3\,
      \rdata_reg[21]_i_13\ => \rdata_reg[21]_i_13_n_3\,
      \rdata_reg[21]_i_14\ => \rdata_reg[21]_i_14_n_3\,
      \rdata_reg[21]_i_15\ => \rdata_reg[21]_i_15_n_3\,
      \rdata_reg[21]_i_18\ => \rdata_reg[21]_i_18_n_3\,
      \rdata_reg[21]_i_19\ => \rdata_reg[21]_i_19_n_3\,
      \rdata_reg[21]_i_20\ => \rdata_reg[21]_i_20_n_3\,
      \rdata_reg[21]_i_21\ => \rdata_reg[21]_i_21_n_3\,
      \rdata_reg[21]_i_22\ => \rdata_reg[21]_i_22_n_3\,
      \rdata_reg[21]_i_23\ => \rdata_reg[21]_i_23_n_3\,
      \rdata_reg[21]_i_8\ => \rdata_reg[21]_i_8_n_3\,
      \rdata_reg[22]_i_11\ => \rdata_reg[22]_i_11_n_3\,
      \rdata_reg[22]_i_13\ => \rdata_reg[22]_i_13_n_3\,
      \rdata_reg[22]_i_14\ => \rdata_reg[22]_i_14_n_3\,
      \rdata_reg[22]_i_15\ => \rdata_reg[22]_i_15_n_3\,
      \rdata_reg[22]_i_18\ => \rdata_reg[22]_i_18_n_3\,
      \rdata_reg[22]_i_19\ => \rdata_reg[22]_i_19_n_3\,
      \rdata_reg[22]_i_20\ => \rdata_reg[22]_i_20_n_3\,
      \rdata_reg[22]_i_21\ => \rdata_reg[22]_i_21_n_3\,
      \rdata_reg[22]_i_22\ => \rdata_reg[22]_i_22_n_3\,
      \rdata_reg[22]_i_23\ => \rdata_reg[22]_i_23_n_3\,
      \rdata_reg[22]_i_8\ => \rdata_reg[22]_i_8_n_3\,
      \rdata_reg[23]_i_11\ => \rdata_reg[23]_i_11_n_3\,
      \rdata_reg[23]_i_13\ => \rdata_reg[23]_i_13_n_3\,
      \rdata_reg[23]_i_14\ => \rdata_reg[23]_i_14_n_3\,
      \rdata_reg[23]_i_15\ => \rdata_reg[23]_i_15_n_3\,
      \rdata_reg[23]_i_18\ => \rdata_reg[23]_i_18_n_3\,
      \rdata_reg[23]_i_19\ => \rdata_reg[23]_i_19_n_3\,
      \rdata_reg[23]_i_20\ => \rdata_reg[23]_i_20_n_3\,
      \rdata_reg[23]_i_21\ => \rdata_reg[23]_i_21_n_3\,
      \rdata_reg[23]_i_22\ => \rdata_reg[23]_i_22_n_3\,
      \rdata_reg[23]_i_23\ => \rdata_reg[23]_i_23_n_3\,
      \rdata_reg[23]_i_8\ => \rdata_reg[23]_i_8_n_3\,
      \rdata_reg[24]_i_11\ => \rdata_reg[24]_i_11_n_3\,
      \rdata_reg[24]_i_13\ => \rdata_reg[24]_i_13_n_3\,
      \rdata_reg[24]_i_14\ => \rdata_reg[24]_i_14_n_3\,
      \rdata_reg[24]_i_15\ => \rdata_reg[24]_i_15_n_3\,
      \rdata_reg[24]_i_18\ => \rdata_reg[24]_i_18_n_3\,
      \rdata_reg[24]_i_19\ => \rdata_reg[24]_i_19_n_3\,
      \rdata_reg[24]_i_20\ => \rdata_reg[24]_i_20_n_3\,
      \rdata_reg[24]_i_21\ => \rdata_reg[24]_i_21_n_3\,
      \rdata_reg[24]_i_22\ => \rdata_reg[24]_i_22_n_3\,
      \rdata_reg[24]_i_23\ => \rdata_reg[24]_i_23_n_3\,
      \rdata_reg[24]_i_8\ => \rdata_reg[24]_i_8_n_3\,
      \rdata_reg[25]_i_11\ => \rdata_reg[25]_i_11_n_3\,
      \rdata_reg[25]_i_13\ => \rdata_reg[25]_i_13_n_3\,
      \rdata_reg[25]_i_14\ => \rdata_reg[25]_i_14_n_3\,
      \rdata_reg[25]_i_15\ => \rdata_reg[25]_i_15_n_3\,
      \rdata_reg[25]_i_18\ => \rdata_reg[25]_i_18_n_3\,
      \rdata_reg[25]_i_19\ => \rdata_reg[25]_i_19_n_3\,
      \rdata_reg[25]_i_20\ => \rdata_reg[25]_i_20_n_3\,
      \rdata_reg[25]_i_21\ => \rdata_reg[25]_i_21_n_3\,
      \rdata_reg[25]_i_22\ => \rdata_reg[25]_i_22_n_3\,
      \rdata_reg[25]_i_23\ => \rdata_reg[25]_i_23_n_3\,
      \rdata_reg[25]_i_8\ => \rdata_reg[25]_i_8_n_3\,
      \rdata_reg[26]_i_11\ => \rdata_reg[26]_i_11_n_3\,
      \rdata_reg[26]_i_13\ => \rdata_reg[26]_i_13_n_3\,
      \rdata_reg[26]_i_14\ => \rdata_reg[26]_i_14_n_3\,
      \rdata_reg[26]_i_15\ => \rdata_reg[26]_i_15_n_3\,
      \rdata_reg[26]_i_18\ => \rdata_reg[26]_i_18_n_3\,
      \rdata_reg[26]_i_19\ => \rdata_reg[26]_i_19_n_3\,
      \rdata_reg[26]_i_20\ => \rdata_reg[26]_i_20_n_3\,
      \rdata_reg[26]_i_21\ => \rdata_reg[26]_i_21_n_3\,
      \rdata_reg[26]_i_22\ => \rdata_reg[26]_i_22_n_3\,
      \rdata_reg[26]_i_23\ => \rdata_reg[26]_i_23_n_3\,
      \rdata_reg[26]_i_8\ => \rdata_reg[26]_i_8_n_3\,
      \rdata_reg[27]_i_11\ => \rdata_reg[27]_i_11_n_3\,
      \rdata_reg[27]_i_13\ => \rdata_reg[27]_i_13_n_3\,
      \rdata_reg[27]_i_14\ => \rdata_reg[27]_i_14_n_3\,
      \rdata_reg[27]_i_15\ => \rdata_reg[27]_i_15_n_3\,
      \rdata_reg[27]_i_18\ => \rdata_reg[27]_i_18_n_3\,
      \rdata_reg[27]_i_19\ => \rdata_reg[27]_i_19_n_3\,
      \rdata_reg[27]_i_20\ => \rdata_reg[27]_i_20_n_3\,
      \rdata_reg[27]_i_21\ => \rdata_reg[27]_i_21_n_3\,
      \rdata_reg[27]_i_22\ => \rdata_reg[27]_i_22_n_3\,
      \rdata_reg[27]_i_23\ => \rdata_reg[27]_i_23_n_3\,
      \rdata_reg[27]_i_8\ => \rdata_reg[27]_i_8_n_3\,
      \rdata_reg[28]_i_11\ => \rdata_reg[28]_i_11_n_3\,
      \rdata_reg[28]_i_13\ => \rdata_reg[28]_i_13_n_3\,
      \rdata_reg[28]_i_14\ => \rdata_reg[28]_i_14_n_3\,
      \rdata_reg[28]_i_15\ => \rdata_reg[28]_i_15_n_3\,
      \rdata_reg[28]_i_18\ => \rdata_reg[28]_i_18_n_3\,
      \rdata_reg[28]_i_19\ => \rdata_reg[28]_i_19_n_3\,
      \rdata_reg[28]_i_20\ => \rdata_reg[28]_i_20_n_3\,
      \rdata_reg[28]_i_21\ => \rdata_reg[28]_i_21_n_3\,
      \rdata_reg[28]_i_22\ => \rdata_reg[28]_i_22_n_3\,
      \rdata_reg[28]_i_23\ => \rdata_reg[28]_i_23_n_3\,
      \rdata_reg[28]_i_8\ => \rdata_reg[28]_i_8_n_3\,
      \rdata_reg[29]_i_11\ => \rdata_reg[29]_i_11_n_3\,
      \rdata_reg[29]_i_13\ => \rdata_reg[29]_i_13_n_3\,
      \rdata_reg[29]_i_14\ => \rdata_reg[29]_i_14_n_3\,
      \rdata_reg[29]_i_15\ => \rdata_reg[29]_i_15_n_3\,
      \rdata_reg[29]_i_18\ => \rdata_reg[29]_i_18_n_3\,
      \rdata_reg[29]_i_19\ => \rdata_reg[29]_i_19_n_3\,
      \rdata_reg[29]_i_20\ => \rdata_reg[29]_i_20_n_3\,
      \rdata_reg[29]_i_21\ => \rdata_reg[29]_i_21_n_3\,
      \rdata_reg[29]_i_22\ => \rdata_reg[29]_i_22_n_3\,
      \rdata_reg[29]_i_23\ => \rdata_reg[29]_i_23_n_3\,
      \rdata_reg[29]_i_8\ => \rdata_reg[29]_i_8_n_3\,
      \rdata_reg[2]_i_10\ => \rdata_reg[2]_i_10_n_3\,
      \rdata_reg[2]_i_13\ => \rdata_reg[2]_i_13_n_3\,
      \rdata_reg[2]_i_14\ => \rdata_reg[2]_i_14_n_3\,
      \rdata_reg[2]_i_16\ => \rdata_reg[2]_i_16_n_3\,
      \rdata_reg[2]_i_18\ => \rdata_reg[2]_i_18_n_3\,
      \rdata_reg[2]_i_20\ => \rdata_reg[2]_i_20_n_3\,
      \rdata_reg[2]_i_21\ => \rdata_reg[2]_i_21_n_3\,
      \rdata_reg[2]_i_22\ => \rdata_reg[2]_i_22_n_3\,
      \rdata_reg[2]_i_23\ => \rdata_reg[2]_i_23_n_3\,
      \rdata_reg[2]_i_24\ => \rdata_reg[2]_i_24_n_3\,
      \rdata_reg[2]_i_8\ => \rdata_reg[2]_i_8_n_3\,
      \rdata_reg[30]_i_11\ => \rdata_reg[30]_i_11_n_3\,
      \rdata_reg[30]_i_13\ => \rdata_reg[30]_i_13_n_3\,
      \rdata_reg[30]_i_14\ => \rdata_reg[30]_i_14_n_3\,
      \rdata_reg[30]_i_15\ => \rdata_reg[30]_i_15_n_3\,
      \rdata_reg[30]_i_18\ => \rdata_reg[30]_i_18_n_3\,
      \rdata_reg[30]_i_19\ => \rdata_reg[30]_i_19_n_3\,
      \rdata_reg[30]_i_20\ => \rdata_reg[30]_i_20_n_3\,
      \rdata_reg[30]_i_21\ => \rdata_reg[30]_i_21_n_3\,
      \rdata_reg[30]_i_22\ => \rdata_reg[30]_i_22_n_3\,
      \rdata_reg[30]_i_23\ => \rdata_reg[30]_i_23_n_3\,
      \rdata_reg[30]_i_8\ => \rdata_reg[30]_i_8_n_3\,
      \rdata_reg[31]_i_12\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_291,
      \rdata_reg[31]_i_12\(30) => cnn_fc_i50_o10_CTRL_s_axi_U_n_292,
      \rdata_reg[31]_i_12\(29) => cnn_fc_i50_o10_CTRL_s_axi_U_n_293,
      \rdata_reg[31]_i_12\(28) => cnn_fc_i50_o10_CTRL_s_axi_U_n_294,
      \rdata_reg[31]_i_12\(27) => cnn_fc_i50_o10_CTRL_s_axi_U_n_295,
      \rdata_reg[31]_i_12\(26) => cnn_fc_i50_o10_CTRL_s_axi_U_n_296,
      \rdata_reg[31]_i_12\(25) => cnn_fc_i50_o10_CTRL_s_axi_U_n_297,
      \rdata_reg[31]_i_12\(24) => cnn_fc_i50_o10_CTRL_s_axi_U_n_298,
      \rdata_reg[31]_i_12\(23) => cnn_fc_i50_o10_CTRL_s_axi_U_n_299,
      \rdata_reg[31]_i_12\(22) => cnn_fc_i50_o10_CTRL_s_axi_U_n_300,
      \rdata_reg[31]_i_12\(21) => cnn_fc_i50_o10_CTRL_s_axi_U_n_301,
      \rdata_reg[31]_i_12\(20) => cnn_fc_i50_o10_CTRL_s_axi_U_n_302,
      \rdata_reg[31]_i_12\(19) => cnn_fc_i50_o10_CTRL_s_axi_U_n_303,
      \rdata_reg[31]_i_12\(18) => cnn_fc_i50_o10_CTRL_s_axi_U_n_304,
      \rdata_reg[31]_i_12\(17) => cnn_fc_i50_o10_CTRL_s_axi_U_n_305,
      \rdata_reg[31]_i_12\(16) => cnn_fc_i50_o10_CTRL_s_axi_U_n_306,
      \rdata_reg[31]_i_12\(15) => cnn_fc_i50_o10_CTRL_s_axi_U_n_307,
      \rdata_reg[31]_i_12\(14) => cnn_fc_i50_o10_CTRL_s_axi_U_n_308,
      \rdata_reg[31]_i_12\(13) => cnn_fc_i50_o10_CTRL_s_axi_U_n_309,
      \rdata_reg[31]_i_12\(12) => cnn_fc_i50_o10_CTRL_s_axi_U_n_310,
      \rdata_reg[31]_i_12\(11) => cnn_fc_i50_o10_CTRL_s_axi_U_n_311,
      \rdata_reg[31]_i_12\(10) => cnn_fc_i50_o10_CTRL_s_axi_U_n_312,
      \rdata_reg[31]_i_12\(9) => cnn_fc_i50_o10_CTRL_s_axi_U_n_313,
      \rdata_reg[31]_i_12\(8) => cnn_fc_i50_o10_CTRL_s_axi_U_n_314,
      \rdata_reg[31]_i_12\(7) => cnn_fc_i50_o10_CTRL_s_axi_U_n_315,
      \rdata_reg[31]_i_12\(6) => cnn_fc_i50_o10_CTRL_s_axi_U_n_316,
      \rdata_reg[31]_i_12\(5) => cnn_fc_i50_o10_CTRL_s_axi_U_n_317,
      \rdata_reg[31]_i_12\(4) => cnn_fc_i50_o10_CTRL_s_axi_U_n_318,
      \rdata_reg[31]_i_12\(3) => cnn_fc_i50_o10_CTRL_s_axi_U_n_319,
      \rdata_reg[31]_i_12\(2) => cnn_fc_i50_o10_CTRL_s_axi_U_n_320,
      \rdata_reg[31]_i_12\(1) => cnn_fc_i50_o10_CTRL_s_axi_U_n_321,
      \rdata_reg[31]_i_12\(0) => cnn_fc_i50_o10_CTRL_s_axi_U_n_322,
      \rdata_reg[31]_i_12_0\ => \rdata_reg[31]_i_12_n_3\,
      \rdata_reg[31]_i_13\ => cnn_fc_i50_o10_CTRL_s_axi_U_n_1086,
      \rdata_reg[31]_i_13_0\ => \rdata_reg[31]_i_13_n_3\,
      \rdata_reg[31]_i_17\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_99,
      \rdata_reg[31]_i_17\(30) => cnn_fc_i50_o10_CTRL_s_axi_U_n_100,
      \rdata_reg[31]_i_17\(29) => cnn_fc_i50_o10_CTRL_s_axi_U_n_101,
      \rdata_reg[31]_i_17\(28) => cnn_fc_i50_o10_CTRL_s_axi_U_n_102,
      \rdata_reg[31]_i_17\(27) => cnn_fc_i50_o10_CTRL_s_axi_U_n_103,
      \rdata_reg[31]_i_17\(26) => cnn_fc_i50_o10_CTRL_s_axi_U_n_104,
      \rdata_reg[31]_i_17\(25) => cnn_fc_i50_o10_CTRL_s_axi_U_n_105,
      \rdata_reg[31]_i_17\(24) => cnn_fc_i50_o10_CTRL_s_axi_U_n_106,
      \rdata_reg[31]_i_17\(23) => cnn_fc_i50_o10_CTRL_s_axi_U_n_107,
      \rdata_reg[31]_i_17\(22) => cnn_fc_i50_o10_CTRL_s_axi_U_n_108,
      \rdata_reg[31]_i_17\(21) => cnn_fc_i50_o10_CTRL_s_axi_U_n_109,
      \rdata_reg[31]_i_17\(20) => cnn_fc_i50_o10_CTRL_s_axi_U_n_110,
      \rdata_reg[31]_i_17\(19) => cnn_fc_i50_o10_CTRL_s_axi_U_n_111,
      \rdata_reg[31]_i_17\(18) => cnn_fc_i50_o10_CTRL_s_axi_U_n_112,
      \rdata_reg[31]_i_17\(17) => cnn_fc_i50_o10_CTRL_s_axi_U_n_113,
      \rdata_reg[31]_i_17\(16) => cnn_fc_i50_o10_CTRL_s_axi_U_n_114,
      \rdata_reg[31]_i_17\(15) => cnn_fc_i50_o10_CTRL_s_axi_U_n_115,
      \rdata_reg[31]_i_17\(14) => cnn_fc_i50_o10_CTRL_s_axi_U_n_116,
      \rdata_reg[31]_i_17\(13) => cnn_fc_i50_o10_CTRL_s_axi_U_n_117,
      \rdata_reg[31]_i_17\(12) => cnn_fc_i50_o10_CTRL_s_axi_U_n_118,
      \rdata_reg[31]_i_17\(11) => cnn_fc_i50_o10_CTRL_s_axi_U_n_119,
      \rdata_reg[31]_i_17\(10) => cnn_fc_i50_o10_CTRL_s_axi_U_n_120,
      \rdata_reg[31]_i_17\(9) => cnn_fc_i50_o10_CTRL_s_axi_U_n_121,
      \rdata_reg[31]_i_17\(8) => cnn_fc_i50_o10_CTRL_s_axi_U_n_122,
      \rdata_reg[31]_i_17\(7) => cnn_fc_i50_o10_CTRL_s_axi_U_n_123,
      \rdata_reg[31]_i_17\(6) => cnn_fc_i50_o10_CTRL_s_axi_U_n_124,
      \rdata_reg[31]_i_17\(5) => cnn_fc_i50_o10_CTRL_s_axi_U_n_125,
      \rdata_reg[31]_i_17\(4) => cnn_fc_i50_o10_CTRL_s_axi_U_n_126,
      \rdata_reg[31]_i_17\(3) => cnn_fc_i50_o10_CTRL_s_axi_U_n_127,
      \rdata_reg[31]_i_17\(2) => cnn_fc_i50_o10_CTRL_s_axi_U_n_128,
      \rdata_reg[31]_i_17\(1) => cnn_fc_i50_o10_CTRL_s_axi_U_n_129,
      \rdata_reg[31]_i_17\(0) => cnn_fc_i50_o10_CTRL_s_axi_U_n_130,
      \rdata_reg[31]_i_17_0\ => \rdata_reg[31]_i_17_n_3\,
      \rdata_reg[31]_i_18\ => cnn_fc_i50_o10_CTRL_s_axi_U_n_1083,
      \rdata_reg[31]_i_18_0\ => \rdata_reg[31]_i_18_n_3\,
      \rdata_reg[31]_i_20\ => cnn_fc_i50_o10_CTRL_s_axi_U_n_713,
      \rdata_reg[31]_i_20_0\ => cnn_fc_i50_o10_CTRL_s_axi_U_n_1092,
      \rdata_reg[31]_i_20_1\ => \rdata_reg[31]_i_20_n_3\,
      \rdata_reg[31]_i_21\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_675,
      \rdata_reg[31]_i_21\(30) => cnn_fc_i50_o10_CTRL_s_axi_U_n_676,
      \rdata_reg[31]_i_21\(29) => cnn_fc_i50_o10_CTRL_s_axi_U_n_677,
      \rdata_reg[31]_i_21\(28) => cnn_fc_i50_o10_CTRL_s_axi_U_n_678,
      \rdata_reg[31]_i_21\(27) => cnn_fc_i50_o10_CTRL_s_axi_U_n_679,
      \rdata_reg[31]_i_21\(26) => cnn_fc_i50_o10_CTRL_s_axi_U_n_680,
      \rdata_reg[31]_i_21\(25) => cnn_fc_i50_o10_CTRL_s_axi_U_n_681,
      \rdata_reg[31]_i_21\(24) => cnn_fc_i50_o10_CTRL_s_axi_U_n_682,
      \rdata_reg[31]_i_21\(23) => cnn_fc_i50_o10_CTRL_s_axi_U_n_683,
      \rdata_reg[31]_i_21\(22) => cnn_fc_i50_o10_CTRL_s_axi_U_n_684,
      \rdata_reg[31]_i_21\(21) => cnn_fc_i50_o10_CTRL_s_axi_U_n_685,
      \rdata_reg[31]_i_21\(20) => cnn_fc_i50_o10_CTRL_s_axi_U_n_686,
      \rdata_reg[31]_i_21\(19) => cnn_fc_i50_o10_CTRL_s_axi_U_n_687,
      \rdata_reg[31]_i_21\(18) => cnn_fc_i50_o10_CTRL_s_axi_U_n_688,
      \rdata_reg[31]_i_21\(17) => cnn_fc_i50_o10_CTRL_s_axi_U_n_689,
      \rdata_reg[31]_i_21\(16) => cnn_fc_i50_o10_CTRL_s_axi_U_n_690,
      \rdata_reg[31]_i_21\(15) => cnn_fc_i50_o10_CTRL_s_axi_U_n_691,
      \rdata_reg[31]_i_21\(14) => cnn_fc_i50_o10_CTRL_s_axi_U_n_692,
      \rdata_reg[31]_i_21\(13) => cnn_fc_i50_o10_CTRL_s_axi_U_n_693,
      \rdata_reg[31]_i_21\(12) => cnn_fc_i50_o10_CTRL_s_axi_U_n_694,
      \rdata_reg[31]_i_21\(11) => cnn_fc_i50_o10_CTRL_s_axi_U_n_695,
      \rdata_reg[31]_i_21\(10) => cnn_fc_i50_o10_CTRL_s_axi_U_n_696,
      \rdata_reg[31]_i_21\(9) => cnn_fc_i50_o10_CTRL_s_axi_U_n_697,
      \rdata_reg[31]_i_21\(8) => cnn_fc_i50_o10_CTRL_s_axi_U_n_698,
      \rdata_reg[31]_i_21\(7) => cnn_fc_i50_o10_CTRL_s_axi_U_n_699,
      \rdata_reg[31]_i_21\(6) => cnn_fc_i50_o10_CTRL_s_axi_U_n_700,
      \rdata_reg[31]_i_21\(5) => cnn_fc_i50_o10_CTRL_s_axi_U_n_701,
      \rdata_reg[31]_i_21\(4) => cnn_fc_i50_o10_CTRL_s_axi_U_n_702,
      \rdata_reg[31]_i_21\(3) => cnn_fc_i50_o10_CTRL_s_axi_U_n_703,
      \rdata_reg[31]_i_21\(2) => cnn_fc_i50_o10_CTRL_s_axi_U_n_704,
      \rdata_reg[31]_i_21\(1) => cnn_fc_i50_o10_CTRL_s_axi_U_n_705,
      \rdata_reg[31]_i_21\(0) => cnn_fc_i50_o10_CTRL_s_axi_U_n_706,
      \rdata_reg[31]_i_21_0\ => \rdata_reg[31]_i_21_n_3\,
      \rdata_reg[31]_i_24\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_611,
      \rdata_reg[31]_i_24\(30) => cnn_fc_i50_o10_CTRL_s_axi_U_n_612,
      \rdata_reg[31]_i_24\(29) => cnn_fc_i50_o10_CTRL_s_axi_U_n_613,
      \rdata_reg[31]_i_24\(28) => cnn_fc_i50_o10_CTRL_s_axi_U_n_614,
      \rdata_reg[31]_i_24\(27) => cnn_fc_i50_o10_CTRL_s_axi_U_n_615,
      \rdata_reg[31]_i_24\(26) => cnn_fc_i50_o10_CTRL_s_axi_U_n_616,
      \rdata_reg[31]_i_24\(25) => cnn_fc_i50_o10_CTRL_s_axi_U_n_617,
      \rdata_reg[31]_i_24\(24) => cnn_fc_i50_o10_CTRL_s_axi_U_n_618,
      \rdata_reg[31]_i_24\(23) => cnn_fc_i50_o10_CTRL_s_axi_U_n_619,
      \rdata_reg[31]_i_24\(22) => cnn_fc_i50_o10_CTRL_s_axi_U_n_620,
      \rdata_reg[31]_i_24\(21) => cnn_fc_i50_o10_CTRL_s_axi_U_n_621,
      \rdata_reg[31]_i_24\(20) => cnn_fc_i50_o10_CTRL_s_axi_U_n_622,
      \rdata_reg[31]_i_24\(19) => cnn_fc_i50_o10_CTRL_s_axi_U_n_623,
      \rdata_reg[31]_i_24\(18) => cnn_fc_i50_o10_CTRL_s_axi_U_n_624,
      \rdata_reg[31]_i_24\(17) => cnn_fc_i50_o10_CTRL_s_axi_U_n_625,
      \rdata_reg[31]_i_24\(16) => cnn_fc_i50_o10_CTRL_s_axi_U_n_626,
      \rdata_reg[31]_i_24\(15) => cnn_fc_i50_o10_CTRL_s_axi_U_n_627,
      \rdata_reg[31]_i_24\(14) => cnn_fc_i50_o10_CTRL_s_axi_U_n_628,
      \rdata_reg[31]_i_24\(13) => cnn_fc_i50_o10_CTRL_s_axi_U_n_629,
      \rdata_reg[31]_i_24\(12) => cnn_fc_i50_o10_CTRL_s_axi_U_n_630,
      \rdata_reg[31]_i_24\(11) => cnn_fc_i50_o10_CTRL_s_axi_U_n_631,
      \rdata_reg[31]_i_24\(10) => cnn_fc_i50_o10_CTRL_s_axi_U_n_632,
      \rdata_reg[31]_i_24\(9) => cnn_fc_i50_o10_CTRL_s_axi_U_n_633,
      \rdata_reg[31]_i_24\(8) => cnn_fc_i50_o10_CTRL_s_axi_U_n_634,
      \rdata_reg[31]_i_24\(7) => cnn_fc_i50_o10_CTRL_s_axi_U_n_635,
      \rdata_reg[31]_i_24\(6) => cnn_fc_i50_o10_CTRL_s_axi_U_n_636,
      \rdata_reg[31]_i_24\(5) => cnn_fc_i50_o10_CTRL_s_axi_U_n_637,
      \rdata_reg[31]_i_24\(4) => cnn_fc_i50_o10_CTRL_s_axi_U_n_638,
      \rdata_reg[31]_i_24\(3) => cnn_fc_i50_o10_CTRL_s_axi_U_n_639,
      \rdata_reg[31]_i_24\(2) => cnn_fc_i50_o10_CTRL_s_axi_U_n_640,
      \rdata_reg[31]_i_24\(1) => cnn_fc_i50_o10_CTRL_s_axi_U_n_641,
      \rdata_reg[31]_i_24\(0) => cnn_fc_i50_o10_CTRL_s_axi_U_n_642,
      \rdata_reg[31]_i_24_0\ => \rdata_reg[31]_i_24_n_3\,
      \rdata_reg[31]_i_25\ => cnn_fc_i50_o10_CTRL_s_axi_U_n_1091,
      \rdata_reg[31]_i_25_0\ => \rdata_reg[31]_i_25_n_3\,
      \rdata_reg[31]_i_27\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_547,
      \rdata_reg[31]_i_27\(30) => cnn_fc_i50_o10_CTRL_s_axi_U_n_548,
      \rdata_reg[31]_i_27\(29) => cnn_fc_i50_o10_CTRL_s_axi_U_n_549,
      \rdata_reg[31]_i_27\(28) => cnn_fc_i50_o10_CTRL_s_axi_U_n_550,
      \rdata_reg[31]_i_27\(27) => cnn_fc_i50_o10_CTRL_s_axi_U_n_551,
      \rdata_reg[31]_i_27\(26) => cnn_fc_i50_o10_CTRL_s_axi_U_n_552,
      \rdata_reg[31]_i_27\(25) => cnn_fc_i50_o10_CTRL_s_axi_U_n_553,
      \rdata_reg[31]_i_27\(24) => cnn_fc_i50_o10_CTRL_s_axi_U_n_554,
      \rdata_reg[31]_i_27\(23) => cnn_fc_i50_o10_CTRL_s_axi_U_n_555,
      \rdata_reg[31]_i_27\(22) => cnn_fc_i50_o10_CTRL_s_axi_U_n_556,
      \rdata_reg[31]_i_27\(21) => cnn_fc_i50_o10_CTRL_s_axi_U_n_557,
      \rdata_reg[31]_i_27\(20) => cnn_fc_i50_o10_CTRL_s_axi_U_n_558,
      \rdata_reg[31]_i_27\(19) => cnn_fc_i50_o10_CTRL_s_axi_U_n_559,
      \rdata_reg[31]_i_27\(18) => cnn_fc_i50_o10_CTRL_s_axi_U_n_560,
      \rdata_reg[31]_i_27\(17) => cnn_fc_i50_o10_CTRL_s_axi_U_n_561,
      \rdata_reg[31]_i_27\(16) => cnn_fc_i50_o10_CTRL_s_axi_U_n_562,
      \rdata_reg[31]_i_27\(15) => cnn_fc_i50_o10_CTRL_s_axi_U_n_563,
      \rdata_reg[31]_i_27\(14) => cnn_fc_i50_o10_CTRL_s_axi_U_n_564,
      \rdata_reg[31]_i_27\(13) => cnn_fc_i50_o10_CTRL_s_axi_U_n_565,
      \rdata_reg[31]_i_27\(12) => cnn_fc_i50_o10_CTRL_s_axi_U_n_566,
      \rdata_reg[31]_i_27\(11) => cnn_fc_i50_o10_CTRL_s_axi_U_n_567,
      \rdata_reg[31]_i_27\(10) => cnn_fc_i50_o10_CTRL_s_axi_U_n_568,
      \rdata_reg[31]_i_27\(9) => cnn_fc_i50_o10_CTRL_s_axi_U_n_569,
      \rdata_reg[31]_i_27\(8) => cnn_fc_i50_o10_CTRL_s_axi_U_n_570,
      \rdata_reg[31]_i_27\(7) => cnn_fc_i50_o10_CTRL_s_axi_U_n_571,
      \rdata_reg[31]_i_27\(6) => cnn_fc_i50_o10_CTRL_s_axi_U_n_572,
      \rdata_reg[31]_i_27\(5) => cnn_fc_i50_o10_CTRL_s_axi_U_n_573,
      \rdata_reg[31]_i_27\(4) => cnn_fc_i50_o10_CTRL_s_axi_U_n_574,
      \rdata_reg[31]_i_27\(3) => cnn_fc_i50_o10_CTRL_s_axi_U_n_575,
      \rdata_reg[31]_i_27\(2) => cnn_fc_i50_o10_CTRL_s_axi_U_n_576,
      \rdata_reg[31]_i_27\(1) => cnn_fc_i50_o10_CTRL_s_axi_U_n_577,
      \rdata_reg[31]_i_27\(0) => cnn_fc_i50_o10_CTRL_s_axi_U_n_578,
      \rdata_reg[31]_i_27_0\ => \rdata_reg[31]_i_27_n_3\,
      \rdata_reg[31]_i_28\ => cnn_fc_i50_o10_CTRL_s_axi_U_n_1090,
      \rdata_reg[31]_i_28_0\ => \rdata_reg[31]_i_28_n_3\,
      \rdata_reg[31]_i_31\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_355,
      \rdata_reg[31]_i_31\(30) => cnn_fc_i50_o10_CTRL_s_axi_U_n_356,
      \rdata_reg[31]_i_31\(29) => cnn_fc_i50_o10_CTRL_s_axi_U_n_357,
      \rdata_reg[31]_i_31\(28) => cnn_fc_i50_o10_CTRL_s_axi_U_n_358,
      \rdata_reg[31]_i_31\(27) => cnn_fc_i50_o10_CTRL_s_axi_U_n_359,
      \rdata_reg[31]_i_31\(26) => cnn_fc_i50_o10_CTRL_s_axi_U_n_360,
      \rdata_reg[31]_i_31\(25) => cnn_fc_i50_o10_CTRL_s_axi_U_n_361,
      \rdata_reg[31]_i_31\(24) => cnn_fc_i50_o10_CTRL_s_axi_U_n_362,
      \rdata_reg[31]_i_31\(23) => cnn_fc_i50_o10_CTRL_s_axi_U_n_363,
      \rdata_reg[31]_i_31\(22) => cnn_fc_i50_o10_CTRL_s_axi_U_n_364,
      \rdata_reg[31]_i_31\(21) => cnn_fc_i50_o10_CTRL_s_axi_U_n_365,
      \rdata_reg[31]_i_31\(20) => cnn_fc_i50_o10_CTRL_s_axi_U_n_366,
      \rdata_reg[31]_i_31\(19) => cnn_fc_i50_o10_CTRL_s_axi_U_n_367,
      \rdata_reg[31]_i_31\(18) => cnn_fc_i50_o10_CTRL_s_axi_U_n_368,
      \rdata_reg[31]_i_31\(17) => cnn_fc_i50_o10_CTRL_s_axi_U_n_369,
      \rdata_reg[31]_i_31\(16) => cnn_fc_i50_o10_CTRL_s_axi_U_n_370,
      \rdata_reg[31]_i_31\(15) => cnn_fc_i50_o10_CTRL_s_axi_U_n_371,
      \rdata_reg[31]_i_31\(14) => cnn_fc_i50_o10_CTRL_s_axi_U_n_372,
      \rdata_reg[31]_i_31\(13) => cnn_fc_i50_o10_CTRL_s_axi_U_n_373,
      \rdata_reg[31]_i_31\(12) => cnn_fc_i50_o10_CTRL_s_axi_U_n_374,
      \rdata_reg[31]_i_31\(11) => cnn_fc_i50_o10_CTRL_s_axi_U_n_375,
      \rdata_reg[31]_i_31\(10) => cnn_fc_i50_o10_CTRL_s_axi_U_n_376,
      \rdata_reg[31]_i_31\(9) => cnn_fc_i50_o10_CTRL_s_axi_U_n_377,
      \rdata_reg[31]_i_31\(8) => cnn_fc_i50_o10_CTRL_s_axi_U_n_378,
      \rdata_reg[31]_i_31\(7) => cnn_fc_i50_o10_CTRL_s_axi_U_n_379,
      \rdata_reg[31]_i_31\(6) => cnn_fc_i50_o10_CTRL_s_axi_U_n_380,
      \rdata_reg[31]_i_31\(5) => cnn_fc_i50_o10_CTRL_s_axi_U_n_381,
      \rdata_reg[31]_i_31\(4) => cnn_fc_i50_o10_CTRL_s_axi_U_n_382,
      \rdata_reg[31]_i_31\(3) => cnn_fc_i50_o10_CTRL_s_axi_U_n_383,
      \rdata_reg[31]_i_31\(2) => cnn_fc_i50_o10_CTRL_s_axi_U_n_384,
      \rdata_reg[31]_i_31\(1) => cnn_fc_i50_o10_CTRL_s_axi_U_n_385,
      \rdata_reg[31]_i_31\(0) => cnn_fc_i50_o10_CTRL_s_axi_U_n_386,
      \rdata_reg[31]_i_31_0\ => \rdata_reg[31]_i_31_n_3\,
      \rdata_reg[31]_i_34\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_227,
      \rdata_reg[31]_i_34\(30) => cnn_fc_i50_o10_CTRL_s_axi_U_n_228,
      \rdata_reg[31]_i_34\(29) => cnn_fc_i50_o10_CTRL_s_axi_U_n_229,
      \rdata_reg[31]_i_34\(28) => cnn_fc_i50_o10_CTRL_s_axi_U_n_230,
      \rdata_reg[31]_i_34\(27) => cnn_fc_i50_o10_CTRL_s_axi_U_n_231,
      \rdata_reg[31]_i_34\(26) => cnn_fc_i50_o10_CTRL_s_axi_U_n_232,
      \rdata_reg[31]_i_34\(25) => cnn_fc_i50_o10_CTRL_s_axi_U_n_233,
      \rdata_reg[31]_i_34\(24) => cnn_fc_i50_o10_CTRL_s_axi_U_n_234,
      \rdata_reg[31]_i_34\(23) => cnn_fc_i50_o10_CTRL_s_axi_U_n_235,
      \rdata_reg[31]_i_34\(22) => cnn_fc_i50_o10_CTRL_s_axi_U_n_236,
      \rdata_reg[31]_i_34\(21) => cnn_fc_i50_o10_CTRL_s_axi_U_n_237,
      \rdata_reg[31]_i_34\(20) => cnn_fc_i50_o10_CTRL_s_axi_U_n_238,
      \rdata_reg[31]_i_34\(19) => cnn_fc_i50_o10_CTRL_s_axi_U_n_239,
      \rdata_reg[31]_i_34\(18) => cnn_fc_i50_o10_CTRL_s_axi_U_n_240,
      \rdata_reg[31]_i_34\(17) => cnn_fc_i50_o10_CTRL_s_axi_U_n_241,
      \rdata_reg[31]_i_34\(16) => cnn_fc_i50_o10_CTRL_s_axi_U_n_242,
      \rdata_reg[31]_i_34\(15) => cnn_fc_i50_o10_CTRL_s_axi_U_n_243,
      \rdata_reg[31]_i_34\(14) => cnn_fc_i50_o10_CTRL_s_axi_U_n_244,
      \rdata_reg[31]_i_34\(13) => cnn_fc_i50_o10_CTRL_s_axi_U_n_245,
      \rdata_reg[31]_i_34\(12) => cnn_fc_i50_o10_CTRL_s_axi_U_n_246,
      \rdata_reg[31]_i_34\(11) => cnn_fc_i50_o10_CTRL_s_axi_U_n_247,
      \rdata_reg[31]_i_34\(10) => cnn_fc_i50_o10_CTRL_s_axi_U_n_248,
      \rdata_reg[31]_i_34\(9) => cnn_fc_i50_o10_CTRL_s_axi_U_n_249,
      \rdata_reg[31]_i_34\(8) => cnn_fc_i50_o10_CTRL_s_axi_U_n_250,
      \rdata_reg[31]_i_34\(7) => cnn_fc_i50_o10_CTRL_s_axi_U_n_251,
      \rdata_reg[31]_i_34\(6) => cnn_fc_i50_o10_CTRL_s_axi_U_n_252,
      \rdata_reg[31]_i_34\(5) => cnn_fc_i50_o10_CTRL_s_axi_U_n_253,
      \rdata_reg[31]_i_34\(4) => cnn_fc_i50_o10_CTRL_s_axi_U_n_254,
      \rdata_reg[31]_i_34\(3) => cnn_fc_i50_o10_CTRL_s_axi_U_n_255,
      \rdata_reg[31]_i_34\(2) => cnn_fc_i50_o10_CTRL_s_axi_U_n_256,
      \rdata_reg[31]_i_34\(1) => cnn_fc_i50_o10_CTRL_s_axi_U_n_257,
      \rdata_reg[31]_i_34\(0) => cnn_fc_i50_o10_CTRL_s_axi_U_n_258,
      \rdata_reg[31]_i_34_0\ => \rdata_reg[31]_i_34_n_3\,
      \rdata_reg[31]_i_35\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_163,
      \rdata_reg[31]_i_35\(30) => cnn_fc_i50_o10_CTRL_s_axi_U_n_164,
      \rdata_reg[31]_i_35\(29) => cnn_fc_i50_o10_CTRL_s_axi_U_n_165,
      \rdata_reg[31]_i_35\(28) => cnn_fc_i50_o10_CTRL_s_axi_U_n_166,
      \rdata_reg[31]_i_35\(27) => cnn_fc_i50_o10_CTRL_s_axi_U_n_167,
      \rdata_reg[31]_i_35\(26) => cnn_fc_i50_o10_CTRL_s_axi_U_n_168,
      \rdata_reg[31]_i_35\(25) => cnn_fc_i50_o10_CTRL_s_axi_U_n_169,
      \rdata_reg[31]_i_35\(24) => cnn_fc_i50_o10_CTRL_s_axi_U_n_170,
      \rdata_reg[31]_i_35\(23) => cnn_fc_i50_o10_CTRL_s_axi_U_n_171,
      \rdata_reg[31]_i_35\(22) => cnn_fc_i50_o10_CTRL_s_axi_U_n_172,
      \rdata_reg[31]_i_35\(21) => cnn_fc_i50_o10_CTRL_s_axi_U_n_173,
      \rdata_reg[31]_i_35\(20) => cnn_fc_i50_o10_CTRL_s_axi_U_n_174,
      \rdata_reg[31]_i_35\(19) => cnn_fc_i50_o10_CTRL_s_axi_U_n_175,
      \rdata_reg[31]_i_35\(18) => cnn_fc_i50_o10_CTRL_s_axi_U_n_176,
      \rdata_reg[31]_i_35\(17) => cnn_fc_i50_o10_CTRL_s_axi_U_n_177,
      \rdata_reg[31]_i_35\(16) => cnn_fc_i50_o10_CTRL_s_axi_U_n_178,
      \rdata_reg[31]_i_35\(15) => cnn_fc_i50_o10_CTRL_s_axi_U_n_179,
      \rdata_reg[31]_i_35\(14) => cnn_fc_i50_o10_CTRL_s_axi_U_n_180,
      \rdata_reg[31]_i_35\(13) => cnn_fc_i50_o10_CTRL_s_axi_U_n_181,
      \rdata_reg[31]_i_35\(12) => cnn_fc_i50_o10_CTRL_s_axi_U_n_182,
      \rdata_reg[31]_i_35\(11) => cnn_fc_i50_o10_CTRL_s_axi_U_n_183,
      \rdata_reg[31]_i_35\(10) => cnn_fc_i50_o10_CTRL_s_axi_U_n_184,
      \rdata_reg[31]_i_35\(9) => cnn_fc_i50_o10_CTRL_s_axi_U_n_185,
      \rdata_reg[31]_i_35\(8) => cnn_fc_i50_o10_CTRL_s_axi_U_n_186,
      \rdata_reg[31]_i_35\(7) => cnn_fc_i50_o10_CTRL_s_axi_U_n_187,
      \rdata_reg[31]_i_35\(6) => cnn_fc_i50_o10_CTRL_s_axi_U_n_188,
      \rdata_reg[31]_i_35\(5) => cnn_fc_i50_o10_CTRL_s_axi_U_n_189,
      \rdata_reg[31]_i_35\(4) => cnn_fc_i50_o10_CTRL_s_axi_U_n_190,
      \rdata_reg[31]_i_35\(3) => cnn_fc_i50_o10_CTRL_s_axi_U_n_191,
      \rdata_reg[31]_i_35\(2) => cnn_fc_i50_o10_CTRL_s_axi_U_n_192,
      \rdata_reg[31]_i_35\(1) => cnn_fc_i50_o10_CTRL_s_axi_U_n_193,
      \rdata_reg[31]_i_35\(0) => cnn_fc_i50_o10_CTRL_s_axi_U_n_194,
      \rdata_reg[31]_i_35_0\ => \rdata_reg[31]_i_35_n_3\,
      \rdata_reg[31]_i_37\ => \rdata_reg[31]_i_37_n_3\,
      \rdata_reg[31]_i_43\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_483,
      \rdata_reg[31]_i_43\(30) => cnn_fc_i50_o10_CTRL_s_axi_U_n_484,
      \rdata_reg[31]_i_43\(29) => cnn_fc_i50_o10_CTRL_s_axi_U_n_485,
      \rdata_reg[31]_i_43\(28) => cnn_fc_i50_o10_CTRL_s_axi_U_n_486,
      \rdata_reg[31]_i_43\(27) => cnn_fc_i50_o10_CTRL_s_axi_U_n_487,
      \rdata_reg[31]_i_43\(26) => cnn_fc_i50_o10_CTRL_s_axi_U_n_488,
      \rdata_reg[31]_i_43\(25) => cnn_fc_i50_o10_CTRL_s_axi_U_n_489,
      \rdata_reg[31]_i_43\(24) => cnn_fc_i50_o10_CTRL_s_axi_U_n_490,
      \rdata_reg[31]_i_43\(23) => cnn_fc_i50_o10_CTRL_s_axi_U_n_491,
      \rdata_reg[31]_i_43\(22) => cnn_fc_i50_o10_CTRL_s_axi_U_n_492,
      \rdata_reg[31]_i_43\(21) => cnn_fc_i50_o10_CTRL_s_axi_U_n_493,
      \rdata_reg[31]_i_43\(20) => cnn_fc_i50_o10_CTRL_s_axi_U_n_494,
      \rdata_reg[31]_i_43\(19) => cnn_fc_i50_o10_CTRL_s_axi_U_n_495,
      \rdata_reg[31]_i_43\(18) => cnn_fc_i50_o10_CTRL_s_axi_U_n_496,
      \rdata_reg[31]_i_43\(17) => cnn_fc_i50_o10_CTRL_s_axi_U_n_497,
      \rdata_reg[31]_i_43\(16) => cnn_fc_i50_o10_CTRL_s_axi_U_n_498,
      \rdata_reg[31]_i_43\(15) => cnn_fc_i50_o10_CTRL_s_axi_U_n_499,
      \rdata_reg[31]_i_43\(14) => cnn_fc_i50_o10_CTRL_s_axi_U_n_500,
      \rdata_reg[31]_i_43\(13) => cnn_fc_i50_o10_CTRL_s_axi_U_n_501,
      \rdata_reg[31]_i_43\(12) => cnn_fc_i50_o10_CTRL_s_axi_U_n_502,
      \rdata_reg[31]_i_43\(11) => cnn_fc_i50_o10_CTRL_s_axi_U_n_503,
      \rdata_reg[31]_i_43\(10) => cnn_fc_i50_o10_CTRL_s_axi_U_n_504,
      \rdata_reg[31]_i_43\(9) => cnn_fc_i50_o10_CTRL_s_axi_U_n_505,
      \rdata_reg[31]_i_43\(8) => cnn_fc_i50_o10_CTRL_s_axi_U_n_506,
      \rdata_reg[31]_i_43\(7) => cnn_fc_i50_o10_CTRL_s_axi_U_n_507,
      \rdata_reg[31]_i_43\(6) => cnn_fc_i50_o10_CTRL_s_axi_U_n_508,
      \rdata_reg[31]_i_43\(5) => cnn_fc_i50_o10_CTRL_s_axi_U_n_509,
      \rdata_reg[31]_i_43\(4) => cnn_fc_i50_o10_CTRL_s_axi_U_n_510,
      \rdata_reg[31]_i_43\(3) => cnn_fc_i50_o10_CTRL_s_axi_U_n_511,
      \rdata_reg[31]_i_43\(2) => cnn_fc_i50_o10_CTRL_s_axi_U_n_512,
      \rdata_reg[31]_i_43\(1) => cnn_fc_i50_o10_CTRL_s_axi_U_n_513,
      \rdata_reg[31]_i_43\(0) => cnn_fc_i50_o10_CTRL_s_axi_U_n_514,
      \rdata_reg[31]_i_43_0\ => \rdata_reg[31]_i_43_n_3\,
      \rdata_reg[31]_i_44\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_419,
      \rdata_reg[31]_i_44\(30) => cnn_fc_i50_o10_CTRL_s_axi_U_n_420,
      \rdata_reg[31]_i_44\(29) => cnn_fc_i50_o10_CTRL_s_axi_U_n_421,
      \rdata_reg[31]_i_44\(28) => cnn_fc_i50_o10_CTRL_s_axi_U_n_422,
      \rdata_reg[31]_i_44\(27) => cnn_fc_i50_o10_CTRL_s_axi_U_n_423,
      \rdata_reg[31]_i_44\(26) => cnn_fc_i50_o10_CTRL_s_axi_U_n_424,
      \rdata_reg[31]_i_44\(25) => cnn_fc_i50_o10_CTRL_s_axi_U_n_425,
      \rdata_reg[31]_i_44\(24) => cnn_fc_i50_o10_CTRL_s_axi_U_n_426,
      \rdata_reg[31]_i_44\(23) => cnn_fc_i50_o10_CTRL_s_axi_U_n_427,
      \rdata_reg[31]_i_44\(22) => cnn_fc_i50_o10_CTRL_s_axi_U_n_428,
      \rdata_reg[31]_i_44\(21) => cnn_fc_i50_o10_CTRL_s_axi_U_n_429,
      \rdata_reg[31]_i_44\(20) => cnn_fc_i50_o10_CTRL_s_axi_U_n_430,
      \rdata_reg[31]_i_44\(19) => cnn_fc_i50_o10_CTRL_s_axi_U_n_431,
      \rdata_reg[31]_i_44\(18) => cnn_fc_i50_o10_CTRL_s_axi_U_n_432,
      \rdata_reg[31]_i_44\(17) => cnn_fc_i50_o10_CTRL_s_axi_U_n_433,
      \rdata_reg[31]_i_44\(16) => cnn_fc_i50_o10_CTRL_s_axi_U_n_434,
      \rdata_reg[31]_i_44\(15) => cnn_fc_i50_o10_CTRL_s_axi_U_n_435,
      \rdata_reg[31]_i_44\(14) => cnn_fc_i50_o10_CTRL_s_axi_U_n_436,
      \rdata_reg[31]_i_44\(13) => cnn_fc_i50_o10_CTRL_s_axi_U_n_437,
      \rdata_reg[31]_i_44\(12) => cnn_fc_i50_o10_CTRL_s_axi_U_n_438,
      \rdata_reg[31]_i_44\(11) => cnn_fc_i50_o10_CTRL_s_axi_U_n_439,
      \rdata_reg[31]_i_44\(10) => cnn_fc_i50_o10_CTRL_s_axi_U_n_440,
      \rdata_reg[31]_i_44\(9) => cnn_fc_i50_o10_CTRL_s_axi_U_n_441,
      \rdata_reg[31]_i_44\(8) => cnn_fc_i50_o10_CTRL_s_axi_U_n_442,
      \rdata_reg[31]_i_44\(7) => cnn_fc_i50_o10_CTRL_s_axi_U_n_443,
      \rdata_reg[31]_i_44\(6) => cnn_fc_i50_o10_CTRL_s_axi_U_n_444,
      \rdata_reg[31]_i_44\(5) => cnn_fc_i50_o10_CTRL_s_axi_U_n_445,
      \rdata_reg[31]_i_44\(4) => cnn_fc_i50_o10_CTRL_s_axi_U_n_446,
      \rdata_reg[31]_i_44\(3) => cnn_fc_i50_o10_CTRL_s_axi_U_n_447,
      \rdata_reg[31]_i_44\(2) => cnn_fc_i50_o10_CTRL_s_axi_U_n_448,
      \rdata_reg[31]_i_44\(1) => cnn_fc_i50_o10_CTRL_s_axi_U_n_449,
      \rdata_reg[31]_i_44\(0) => cnn_fc_i50_o10_CTRL_s_axi_U_n_450,
      \rdata_reg[31]_i_44_0\ => \rdata_reg[31]_i_44_n_3\,
      \rdata_reg[3]_i_10\ => \rdata_reg[3]_i_10_n_3\,
      \rdata_reg[3]_i_13\ => \rdata_reg[3]_i_13_n_3\,
      \rdata_reg[3]_i_14\ => \rdata_reg[3]_i_14_n_3\,
      \rdata_reg[3]_i_16\ => \rdata_reg[3]_i_16_n_3\,
      \rdata_reg[3]_i_18\ => \rdata_reg[3]_i_18_n_3\,
      \rdata_reg[3]_i_20\ => \rdata_reg[3]_i_20_n_3\,
      \rdata_reg[3]_i_21\ => \rdata_reg[3]_i_21_n_3\,
      \rdata_reg[3]_i_22\ => \rdata_reg[3]_i_22_n_3\,
      \rdata_reg[3]_i_23\ => \rdata_reg[3]_i_23_n_3\,
      \rdata_reg[3]_i_24\ => \rdata_reg[3]_i_24_n_3\,
      \rdata_reg[3]_i_8\ => \rdata_reg[3]_i_8_n_3\,
      \rdata_reg[4]_i_11\ => \rdata_reg[4]_i_11_n_3\,
      \rdata_reg[4]_i_13\ => \rdata_reg[4]_i_13_n_3\,
      \rdata_reg[4]_i_14\ => \rdata_reg[4]_i_14_n_3\,
      \rdata_reg[4]_i_15\ => \rdata_reg[4]_i_15_n_3\,
      \rdata_reg[4]_i_18\ => \rdata_reg[4]_i_18_n_3\,
      \rdata_reg[4]_i_19\ => \rdata_reg[4]_i_19_n_3\,
      \rdata_reg[4]_i_20\ => \rdata_reg[4]_i_20_n_3\,
      \rdata_reg[4]_i_21\ => \rdata_reg[4]_i_21_n_3\,
      \rdata_reg[4]_i_22\ => \rdata_reg[4]_i_22_n_3\,
      \rdata_reg[4]_i_23\ => \rdata_reg[4]_i_23_n_3\,
      \rdata_reg[4]_i_8\ => \rdata_reg[4]_i_8_n_3\,
      \rdata_reg[5]_i_11\ => \rdata_reg[5]_i_11_n_3\,
      \rdata_reg[5]_i_13\ => \rdata_reg[5]_i_13_n_3\,
      \rdata_reg[5]_i_14\ => \rdata_reg[5]_i_14_n_3\,
      \rdata_reg[5]_i_15\ => \rdata_reg[5]_i_15_n_3\,
      \rdata_reg[5]_i_18\ => \rdata_reg[5]_i_18_n_3\,
      \rdata_reg[5]_i_19\ => \rdata_reg[5]_i_19_n_3\,
      \rdata_reg[5]_i_20\ => \rdata_reg[5]_i_20_n_3\,
      \rdata_reg[5]_i_21\ => \rdata_reg[5]_i_21_n_3\,
      \rdata_reg[5]_i_22\ => \rdata_reg[5]_i_22_n_3\,
      \rdata_reg[5]_i_23\ => \rdata_reg[5]_i_23_n_3\,
      \rdata_reg[5]_i_8\ => \rdata_reg[5]_i_8_n_3\,
      \rdata_reg[6]_i_11\ => \rdata_reg[6]_i_11_n_3\,
      \rdata_reg[6]_i_13\ => \rdata_reg[6]_i_13_n_3\,
      \rdata_reg[6]_i_14\ => \rdata_reg[6]_i_14_n_3\,
      \rdata_reg[6]_i_15\ => \rdata_reg[6]_i_15_n_3\,
      \rdata_reg[6]_i_18\ => \rdata_reg[6]_i_18_n_3\,
      \rdata_reg[6]_i_19\ => \rdata_reg[6]_i_19_n_3\,
      \rdata_reg[6]_i_20\ => \rdata_reg[6]_i_20_n_3\,
      \rdata_reg[6]_i_21\ => \rdata_reg[6]_i_21_n_3\,
      \rdata_reg[6]_i_22\ => \rdata_reg[6]_i_22_n_3\,
      \rdata_reg[6]_i_23\ => \rdata_reg[6]_i_23_n_3\,
      \rdata_reg[6]_i_8\ => \rdata_reg[6]_i_8_n_3\,
      \rdata_reg[7]_i_10\ => cnn_fc_i50_o10_CTRL_s_axi_U_n_1082,
      \rdata_reg[7]_i_10_0\ => \rdata_reg[7]_i_10_n_3\,
      \rdata_reg[7]_i_13\ => \rdata_reg[7]_i_13_n_3\,
      \rdata_reg[7]_i_14\ => cnn_fc_i50_o10_CTRL_s_axi_U_n_1087,
      \rdata_reg[7]_i_14_0\ => \rdata_reg[7]_i_14_n_3\,
      \rdata_reg[7]_i_17\ => \rdata_reg[7]_i_17_n_3\,
      \rdata_reg[7]_i_18\ => \rdata_reg[7]_i_18_n_3\,
      \rdata_reg[7]_i_21\ => \rdata_reg[7]_i_21_n_3\,
      \rdata_reg[7]_i_22\ => cnn_fc_i50_o10_CTRL_s_axi_U_n_1089,
      \rdata_reg[7]_i_22_0\ => \rdata_reg[7]_i_22_n_3\,
      \rdata_reg[7]_i_25\ => \rdata_reg[7]_i_25_n_3\,
      \rdata_reg[7]_i_26\ => cnn_fc_i50_o10_CTRL_s_axi_U_n_1084,
      \rdata_reg[7]_i_26_0\ => \rdata_reg[7]_i_26_n_3\,
      \rdata_reg[7]_i_29\ => \rdata_reg[7]_i_29_n_3\,
      \rdata_reg[7]_i_32\ => \rdata_reg[7]_i_32_n_3\,
      \rdata_reg[7]_i_33\ => \rdata_reg[7]_i_33_n_3\,
      \rdata_reg[7]_i_35\ => \rdata_reg[7]_i_35_n_3\,
      \rdata_reg[7]_i_37\ => \rdata_reg[7]_i_37_n_3\,
      \rdata_reg[7]_i_9\ => \rdata_reg[7]_i_9_n_3\,
      \rdata_reg[8]_i_11\ => \rdata_reg[8]_i_11_n_3\,
      \rdata_reg[8]_i_13\ => \rdata_reg[8]_i_13_n_3\,
      \rdata_reg[8]_i_14\ => \rdata_reg[8]_i_14_n_3\,
      \rdata_reg[8]_i_15\ => \rdata_reg[8]_i_15_n_3\,
      \rdata_reg[8]_i_18\ => \rdata_reg[8]_i_18_n_3\,
      \rdata_reg[8]_i_19\ => \rdata_reg[8]_i_19_n_3\,
      \rdata_reg[8]_i_20\ => \rdata_reg[8]_i_20_n_3\,
      \rdata_reg[8]_i_21\ => \rdata_reg[8]_i_21_n_3\,
      \rdata_reg[8]_i_22\ => \rdata_reg[8]_i_22_n_3\,
      \rdata_reg[8]_i_23\ => \rdata_reg[8]_i_23_n_3\,
      \rdata_reg[8]_i_8\ => \rdata_reg[8]_i_8_n_3\,
      \rdata_reg[9]_i_11\ => \rdata_reg[9]_i_11_n_3\,
      \rdata_reg[9]_i_13\ => \rdata_reg[9]_i_13_n_3\,
      \rdata_reg[9]_i_14\ => \rdata_reg[9]_i_14_n_3\,
      \rdata_reg[9]_i_15\ => \rdata_reg[9]_i_15_n_3\,
      \rdata_reg[9]_i_18\ => \rdata_reg[9]_i_18_n_3\,
      \rdata_reg[9]_i_19\ => \rdata_reg[9]_i_19_n_3\,
      \rdata_reg[9]_i_20\ => \rdata_reg[9]_i_20_n_3\,
      \rdata_reg[9]_i_21\ => \rdata_reg[9]_i_21_n_3\,
      \rdata_reg[9]_i_22\ => \rdata_reg[9]_i_22_n_3\,
      \rdata_reg[9]_i_23\ => \rdata_reg[9]_i_23_n_3\,
      \rdata_reg[9]_i_8\ => \rdata_reg[9]_i_8_n_3\,
      \result_9_17_reg_590_reg[31]_i_16\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_643,
      \result_9_17_reg_590_reg[31]_i_16\(30) => cnn_fc_i50_o10_CTRL_s_axi_U_n_644,
      \result_9_17_reg_590_reg[31]_i_16\(29) => cnn_fc_i50_o10_CTRL_s_axi_U_n_645,
      \result_9_17_reg_590_reg[31]_i_16\(28) => cnn_fc_i50_o10_CTRL_s_axi_U_n_646,
      \result_9_17_reg_590_reg[31]_i_16\(27) => cnn_fc_i50_o10_CTRL_s_axi_U_n_647,
      \result_9_17_reg_590_reg[31]_i_16\(26) => cnn_fc_i50_o10_CTRL_s_axi_U_n_648,
      \result_9_17_reg_590_reg[31]_i_16\(25) => cnn_fc_i50_o10_CTRL_s_axi_U_n_649,
      \result_9_17_reg_590_reg[31]_i_16\(24) => cnn_fc_i50_o10_CTRL_s_axi_U_n_650,
      \result_9_17_reg_590_reg[31]_i_16\(23) => cnn_fc_i50_o10_CTRL_s_axi_U_n_651,
      \result_9_17_reg_590_reg[31]_i_16\(22) => cnn_fc_i50_o10_CTRL_s_axi_U_n_652,
      \result_9_17_reg_590_reg[31]_i_16\(21) => cnn_fc_i50_o10_CTRL_s_axi_U_n_653,
      \result_9_17_reg_590_reg[31]_i_16\(20) => cnn_fc_i50_o10_CTRL_s_axi_U_n_654,
      \result_9_17_reg_590_reg[31]_i_16\(19) => cnn_fc_i50_o10_CTRL_s_axi_U_n_655,
      \result_9_17_reg_590_reg[31]_i_16\(18) => cnn_fc_i50_o10_CTRL_s_axi_U_n_656,
      \result_9_17_reg_590_reg[31]_i_16\(17) => cnn_fc_i50_o10_CTRL_s_axi_U_n_657,
      \result_9_17_reg_590_reg[31]_i_16\(16) => cnn_fc_i50_o10_CTRL_s_axi_U_n_658,
      \result_9_17_reg_590_reg[31]_i_16\(15) => cnn_fc_i50_o10_CTRL_s_axi_U_n_659,
      \result_9_17_reg_590_reg[31]_i_16\(14) => cnn_fc_i50_o10_CTRL_s_axi_U_n_660,
      \result_9_17_reg_590_reg[31]_i_16\(13) => cnn_fc_i50_o10_CTRL_s_axi_U_n_661,
      \result_9_17_reg_590_reg[31]_i_16\(12) => cnn_fc_i50_o10_CTRL_s_axi_U_n_662,
      \result_9_17_reg_590_reg[31]_i_16\(11) => cnn_fc_i50_o10_CTRL_s_axi_U_n_663,
      \result_9_17_reg_590_reg[31]_i_16\(10) => cnn_fc_i50_o10_CTRL_s_axi_U_n_664,
      \result_9_17_reg_590_reg[31]_i_16\(9) => cnn_fc_i50_o10_CTRL_s_axi_U_n_665,
      \result_9_17_reg_590_reg[31]_i_16\(8) => cnn_fc_i50_o10_CTRL_s_axi_U_n_666,
      \result_9_17_reg_590_reg[31]_i_16\(7) => cnn_fc_i50_o10_CTRL_s_axi_U_n_667,
      \result_9_17_reg_590_reg[31]_i_16\(6) => cnn_fc_i50_o10_CTRL_s_axi_U_n_668,
      \result_9_17_reg_590_reg[31]_i_16\(5) => cnn_fc_i50_o10_CTRL_s_axi_U_n_669,
      \result_9_17_reg_590_reg[31]_i_16\(4) => cnn_fc_i50_o10_CTRL_s_axi_U_n_670,
      \result_9_17_reg_590_reg[31]_i_16\(3) => cnn_fc_i50_o10_CTRL_s_axi_U_n_671,
      \result_9_17_reg_590_reg[31]_i_16\(2) => cnn_fc_i50_o10_CTRL_s_axi_U_n_672,
      \result_9_17_reg_590_reg[31]_i_16\(1) => cnn_fc_i50_o10_CTRL_s_axi_U_n_673,
      \result_9_17_reg_590_reg[31]_i_16\(0) => cnn_fc_i50_o10_CTRL_s_axi_U_n_674,
      s_axi_CTRL_ARADDR(11 downto 0) => s_axi_CTRL_ARADDR(11 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(11 downto 0) => s_axi_CTRL_AWADDR(11 downto 0),
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 0) => s_axi_CTRL_RDATA(31 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      weight_0_q0(0) => weight_0_q0(31),
      weight_1_q0(0) => weight_1_q0(31),
      weight_2_q0(0) => weight_2_q0(31),
      weight_3_q0(0) => weight_3_q0(31),
      weight_4_q0(0) => weight_4_q0(31),
      weight_5_q0(0) => weight_5_q0(31),
      weight_6_q0(0) => weight_6_q0(31),
      weight_7_q0(0) => weight_7_q0(31),
      weight_8_q0(0) => weight_8_q0(31),
      weight_9_q0(0) => weight_9_q0(31)
    );
cnn_fc_i50_o10_mucud_U3: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mucud
     port map (
      Q(0) => ap_CS_fsm_state3,
      \gen_write[1].mem_reg\(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_643,
      \gen_write[1].mem_reg\(30) => cnn_fc_i50_o10_CTRL_s_axi_U_n_644,
      \gen_write[1].mem_reg\(29) => cnn_fc_i50_o10_CTRL_s_axi_U_n_645,
      \gen_write[1].mem_reg\(28) => cnn_fc_i50_o10_CTRL_s_axi_U_n_646,
      \gen_write[1].mem_reg\(27) => cnn_fc_i50_o10_CTRL_s_axi_U_n_647,
      \gen_write[1].mem_reg\(26) => cnn_fc_i50_o10_CTRL_s_axi_U_n_648,
      \gen_write[1].mem_reg\(25) => cnn_fc_i50_o10_CTRL_s_axi_U_n_649,
      \gen_write[1].mem_reg\(24) => cnn_fc_i50_o10_CTRL_s_axi_U_n_650,
      \gen_write[1].mem_reg\(23) => cnn_fc_i50_o10_CTRL_s_axi_U_n_651,
      \gen_write[1].mem_reg\(22) => cnn_fc_i50_o10_CTRL_s_axi_U_n_652,
      \gen_write[1].mem_reg\(21) => cnn_fc_i50_o10_CTRL_s_axi_U_n_653,
      \gen_write[1].mem_reg\(20) => cnn_fc_i50_o10_CTRL_s_axi_U_n_654,
      \gen_write[1].mem_reg\(19) => cnn_fc_i50_o10_CTRL_s_axi_U_n_655,
      \gen_write[1].mem_reg\(18) => cnn_fc_i50_o10_CTRL_s_axi_U_n_656,
      \gen_write[1].mem_reg\(17) => cnn_fc_i50_o10_CTRL_s_axi_U_n_657,
      \gen_write[1].mem_reg\(16) => cnn_fc_i50_o10_CTRL_s_axi_U_n_658,
      \gen_write[1].mem_reg\(15) => cnn_fc_i50_o10_CTRL_s_axi_U_n_659,
      \gen_write[1].mem_reg\(14) => cnn_fc_i50_o10_CTRL_s_axi_U_n_660,
      \gen_write[1].mem_reg\(13) => cnn_fc_i50_o10_CTRL_s_axi_U_n_661,
      \gen_write[1].mem_reg\(12) => cnn_fc_i50_o10_CTRL_s_axi_U_n_662,
      \gen_write[1].mem_reg\(11) => cnn_fc_i50_o10_CTRL_s_axi_U_n_663,
      \gen_write[1].mem_reg\(10) => cnn_fc_i50_o10_CTRL_s_axi_U_n_664,
      \gen_write[1].mem_reg\(9) => cnn_fc_i50_o10_CTRL_s_axi_U_n_665,
      \gen_write[1].mem_reg\(8) => cnn_fc_i50_o10_CTRL_s_axi_U_n_666,
      \gen_write[1].mem_reg\(7) => cnn_fc_i50_o10_CTRL_s_axi_U_n_667,
      \gen_write[1].mem_reg\(6) => cnn_fc_i50_o10_CTRL_s_axi_U_n_668,
      \gen_write[1].mem_reg\(5) => cnn_fc_i50_o10_CTRL_s_axi_U_n_669,
      \gen_write[1].mem_reg\(4) => cnn_fc_i50_o10_CTRL_s_axi_U_n_670,
      \gen_write[1].mem_reg\(3) => cnn_fc_i50_o10_CTRL_s_axi_U_n_671,
      \gen_write[1].mem_reg\(2) => cnn_fc_i50_o10_CTRL_s_axi_U_n_672,
      \gen_write[1].mem_reg\(1) => cnn_fc_i50_o10_CTRL_s_axi_U_n_673,
      \gen_write[1].mem_reg\(0) => cnn_fc_i50_o10_CTRL_s_axi_U_n_674,
      \i1_reg_601_reg[3]\(3 downto 0) => i1_reg_601(3 downto 0),
      \out\(31) => cnn_fc_i50_o10_mucud_U3_n_3,
      \out\(30) => cnn_fc_i50_o10_mucud_U3_n_4,
      \out\(29) => cnn_fc_i50_o10_mucud_U3_n_5,
      \out\(28) => cnn_fc_i50_o10_mucud_U3_n_6,
      \out\(27) => cnn_fc_i50_o10_mucud_U3_n_7,
      \out\(26) => cnn_fc_i50_o10_mucud_U3_n_8,
      \out\(25) => cnn_fc_i50_o10_mucud_U3_n_9,
      \out\(24) => cnn_fc_i50_o10_mucud_U3_n_10,
      \out\(23) => cnn_fc_i50_o10_mucud_U3_n_11,
      \out\(22) => cnn_fc_i50_o10_mucud_U3_n_12,
      \out\(21) => cnn_fc_i50_o10_mucud_U3_n_13,
      \out\(20) => cnn_fc_i50_o10_mucud_U3_n_14,
      \out\(19) => cnn_fc_i50_o10_mucud_U3_n_15,
      \out\(18) => cnn_fc_i50_o10_mucud_U3_n_16,
      \out\(17) => cnn_fc_i50_o10_mucud_U3_n_17,
      \out\(16) => cnn_fc_i50_o10_mucud_U3_n_18,
      \out\(15) => cnn_fc_i50_o10_mucud_U3_n_19,
      \out\(14) => cnn_fc_i50_o10_mucud_U3_n_20,
      \out\(13) => cnn_fc_i50_o10_mucud_U3_n_21,
      \out\(12) => cnn_fc_i50_o10_mucud_U3_n_22,
      \out\(11) => cnn_fc_i50_o10_mucud_U3_n_23,
      \out\(10) => cnn_fc_i50_o10_mucud_U3_n_24,
      \out\(9) => cnn_fc_i50_o10_mucud_U3_n_25,
      \out\(8) => cnn_fc_i50_o10_mucud_U3_n_26,
      \out\(7) => cnn_fc_i50_o10_mucud_U3_n_27,
      \out\(6) => cnn_fc_i50_o10_mucud_U3_n_28,
      \out\(5) => cnn_fc_i50_o10_mucud_U3_n_29,
      \out\(4) => cnn_fc_i50_o10_mucud_U3_n_30,
      \out\(3) => cnn_fc_i50_o10_mucud_U3_n_31,
      \out\(2) => cnn_fc_i50_o10_mucud_U3_n_32,
      \out\(1) => cnn_fc_i50_o10_mucud_U3_n_33,
      \out\(0) => cnn_fc_i50_o10_mucud_U3_n_34,
      \result_8_2_reg_502_reg[31]\(31) => cnn_fc_i50_o10_mucud_U3_n_259,
      \result_8_2_reg_502_reg[31]\(30) => cnn_fc_i50_o10_mucud_U3_n_260,
      \result_8_2_reg_502_reg[31]\(29) => cnn_fc_i50_o10_mucud_U3_n_261,
      \result_8_2_reg_502_reg[31]\(28) => cnn_fc_i50_o10_mucud_U3_n_262,
      \result_8_2_reg_502_reg[31]\(27) => cnn_fc_i50_o10_mucud_U3_n_263,
      \result_8_2_reg_502_reg[31]\(26) => cnn_fc_i50_o10_mucud_U3_n_264,
      \result_8_2_reg_502_reg[31]\(25) => cnn_fc_i50_o10_mucud_U3_n_265,
      \result_8_2_reg_502_reg[31]\(24) => cnn_fc_i50_o10_mucud_U3_n_266,
      \result_8_2_reg_502_reg[31]\(23) => cnn_fc_i50_o10_mucud_U3_n_267,
      \result_8_2_reg_502_reg[31]\(22) => cnn_fc_i50_o10_mucud_U3_n_268,
      \result_8_2_reg_502_reg[31]\(21) => cnn_fc_i50_o10_mucud_U3_n_269,
      \result_8_2_reg_502_reg[31]\(20) => cnn_fc_i50_o10_mucud_U3_n_270,
      \result_8_2_reg_502_reg[31]\(19) => cnn_fc_i50_o10_mucud_U3_n_271,
      \result_8_2_reg_502_reg[31]\(18) => cnn_fc_i50_o10_mucud_U3_n_272,
      \result_8_2_reg_502_reg[31]\(17) => cnn_fc_i50_o10_mucud_U3_n_273,
      \result_8_2_reg_502_reg[31]\(16) => cnn_fc_i50_o10_mucud_U3_n_274,
      \result_8_2_reg_502_reg[31]\(15) => cnn_fc_i50_o10_mucud_U3_n_275,
      \result_8_2_reg_502_reg[31]\(14) => cnn_fc_i50_o10_mucud_U3_n_276,
      \result_8_2_reg_502_reg[31]\(13) => cnn_fc_i50_o10_mucud_U3_n_277,
      \result_8_2_reg_502_reg[31]\(12) => cnn_fc_i50_o10_mucud_U3_n_278,
      \result_8_2_reg_502_reg[31]\(11) => cnn_fc_i50_o10_mucud_U3_n_279,
      \result_8_2_reg_502_reg[31]\(10) => cnn_fc_i50_o10_mucud_U3_n_280,
      \result_8_2_reg_502_reg[31]\(9) => cnn_fc_i50_o10_mucud_U3_n_281,
      \result_8_2_reg_502_reg[31]\(8) => cnn_fc_i50_o10_mucud_U3_n_282,
      \result_8_2_reg_502_reg[31]\(7) => cnn_fc_i50_o10_mucud_U3_n_283,
      \result_8_2_reg_502_reg[31]\(6) => cnn_fc_i50_o10_mucud_U3_n_284,
      \result_8_2_reg_502_reg[31]\(5) => cnn_fc_i50_o10_mucud_U3_n_285,
      \result_8_2_reg_502_reg[31]\(4) => cnn_fc_i50_o10_mucud_U3_n_286,
      \result_8_2_reg_502_reg[31]\(3) => cnn_fc_i50_o10_mucud_U3_n_287,
      \result_8_2_reg_502_reg[31]\(2) => cnn_fc_i50_o10_mucud_U3_n_288,
      \result_8_2_reg_502_reg[31]\(1) => cnn_fc_i50_o10_mucud_U3_n_289,
      \result_8_2_reg_502_reg[31]\(0) => cnn_fc_i50_o10_mucud_U3_n_290,
      \result_8_2_reg_502_reg[31]_0\(31) => \result_8_2_reg_502_reg_n_3_[31]\,
      \result_8_2_reg_502_reg[31]_0\(30) => \result_8_2_reg_502_reg_n_3_[30]\,
      \result_8_2_reg_502_reg[31]_0\(29) => \result_8_2_reg_502_reg_n_3_[29]\,
      \result_8_2_reg_502_reg[31]_0\(28) => \result_8_2_reg_502_reg_n_3_[28]\,
      \result_8_2_reg_502_reg[31]_0\(27) => \result_8_2_reg_502_reg_n_3_[27]\,
      \result_8_2_reg_502_reg[31]_0\(26) => \result_8_2_reg_502_reg_n_3_[26]\,
      \result_8_2_reg_502_reg[31]_0\(25) => \result_8_2_reg_502_reg_n_3_[25]\,
      \result_8_2_reg_502_reg[31]_0\(24) => \result_8_2_reg_502_reg_n_3_[24]\,
      \result_8_2_reg_502_reg[31]_0\(23) => \result_8_2_reg_502_reg_n_3_[23]\,
      \result_8_2_reg_502_reg[31]_0\(22) => \result_8_2_reg_502_reg_n_3_[22]\,
      \result_8_2_reg_502_reg[31]_0\(21) => \result_8_2_reg_502_reg_n_3_[21]\,
      \result_8_2_reg_502_reg[31]_0\(20) => \result_8_2_reg_502_reg_n_3_[20]\,
      \result_8_2_reg_502_reg[31]_0\(19) => \result_8_2_reg_502_reg_n_3_[19]\,
      \result_8_2_reg_502_reg[31]_0\(18) => \result_8_2_reg_502_reg_n_3_[18]\,
      \result_8_2_reg_502_reg[31]_0\(17) => \result_8_2_reg_502_reg_n_3_[17]\,
      \result_8_2_reg_502_reg[31]_0\(16) => \result_8_2_reg_502_reg_n_3_[16]\,
      \result_8_2_reg_502_reg[31]_0\(15) => \result_8_2_reg_502_reg_n_3_[15]\,
      \result_8_2_reg_502_reg[31]_0\(14) => \result_8_2_reg_502_reg_n_3_[14]\,
      \result_8_2_reg_502_reg[31]_0\(13) => \result_8_2_reg_502_reg_n_3_[13]\,
      \result_8_2_reg_502_reg[31]_0\(12) => \result_8_2_reg_502_reg_n_3_[12]\,
      \result_8_2_reg_502_reg[31]_0\(11) => \result_8_2_reg_502_reg_n_3_[11]\,
      \result_8_2_reg_502_reg[31]_0\(10) => \result_8_2_reg_502_reg_n_3_[10]\,
      \result_8_2_reg_502_reg[31]_0\(9) => \result_8_2_reg_502_reg_n_3_[9]\,
      \result_8_2_reg_502_reg[31]_0\(8) => \result_8_2_reg_502_reg_n_3_[8]\,
      \result_8_2_reg_502_reg[31]_0\(7) => \result_8_2_reg_502_reg_n_3_[7]\,
      \result_8_2_reg_502_reg[31]_0\(6) => \result_8_2_reg_502_reg_n_3_[6]\,
      \result_8_2_reg_502_reg[31]_0\(5) => \result_8_2_reg_502_reg_n_3_[5]\,
      \result_8_2_reg_502_reg[31]_0\(4) => \result_8_2_reg_502_reg_n_3_[4]\,
      \result_8_2_reg_502_reg[31]_0\(3) => \result_8_2_reg_502_reg_n_3_[3]\,
      \result_8_2_reg_502_reg[31]_0\(2) => \result_8_2_reg_502_reg_n_3_[2]\,
      \result_8_2_reg_502_reg[31]_0\(1) => \result_8_2_reg_502_reg_n_3_[1]\,
      \result_8_2_reg_502_reg[31]_0\(0) => \result_8_2_reg_502_reg_n_3_[0]\,
      \result_9_11_reg_557_reg[31]\(31) => cnn_fc_i50_o10_mucud_U3_n_99,
      \result_9_11_reg_557_reg[31]\(30) => cnn_fc_i50_o10_mucud_U3_n_100,
      \result_9_11_reg_557_reg[31]\(29) => cnn_fc_i50_o10_mucud_U3_n_101,
      \result_9_11_reg_557_reg[31]\(28) => cnn_fc_i50_o10_mucud_U3_n_102,
      \result_9_11_reg_557_reg[31]\(27) => cnn_fc_i50_o10_mucud_U3_n_103,
      \result_9_11_reg_557_reg[31]\(26) => cnn_fc_i50_o10_mucud_U3_n_104,
      \result_9_11_reg_557_reg[31]\(25) => cnn_fc_i50_o10_mucud_U3_n_105,
      \result_9_11_reg_557_reg[31]\(24) => cnn_fc_i50_o10_mucud_U3_n_106,
      \result_9_11_reg_557_reg[31]\(23) => cnn_fc_i50_o10_mucud_U3_n_107,
      \result_9_11_reg_557_reg[31]\(22) => cnn_fc_i50_o10_mucud_U3_n_108,
      \result_9_11_reg_557_reg[31]\(21) => cnn_fc_i50_o10_mucud_U3_n_109,
      \result_9_11_reg_557_reg[31]\(20) => cnn_fc_i50_o10_mucud_U3_n_110,
      \result_9_11_reg_557_reg[31]\(19) => cnn_fc_i50_o10_mucud_U3_n_111,
      \result_9_11_reg_557_reg[31]\(18) => cnn_fc_i50_o10_mucud_U3_n_112,
      \result_9_11_reg_557_reg[31]\(17) => cnn_fc_i50_o10_mucud_U3_n_113,
      \result_9_11_reg_557_reg[31]\(16) => cnn_fc_i50_o10_mucud_U3_n_114,
      \result_9_11_reg_557_reg[31]\(15) => cnn_fc_i50_o10_mucud_U3_n_115,
      \result_9_11_reg_557_reg[31]\(14) => cnn_fc_i50_o10_mucud_U3_n_116,
      \result_9_11_reg_557_reg[31]\(13) => cnn_fc_i50_o10_mucud_U3_n_117,
      \result_9_11_reg_557_reg[31]\(12) => cnn_fc_i50_o10_mucud_U3_n_118,
      \result_9_11_reg_557_reg[31]\(11) => cnn_fc_i50_o10_mucud_U3_n_119,
      \result_9_11_reg_557_reg[31]\(10) => cnn_fc_i50_o10_mucud_U3_n_120,
      \result_9_11_reg_557_reg[31]\(9) => cnn_fc_i50_o10_mucud_U3_n_121,
      \result_9_11_reg_557_reg[31]\(8) => cnn_fc_i50_o10_mucud_U3_n_122,
      \result_9_11_reg_557_reg[31]\(7) => cnn_fc_i50_o10_mucud_U3_n_123,
      \result_9_11_reg_557_reg[31]\(6) => cnn_fc_i50_o10_mucud_U3_n_124,
      \result_9_11_reg_557_reg[31]\(5) => cnn_fc_i50_o10_mucud_U3_n_125,
      \result_9_11_reg_557_reg[31]\(4) => cnn_fc_i50_o10_mucud_U3_n_126,
      \result_9_11_reg_557_reg[31]\(3) => cnn_fc_i50_o10_mucud_U3_n_127,
      \result_9_11_reg_557_reg[31]\(2) => cnn_fc_i50_o10_mucud_U3_n_128,
      \result_9_11_reg_557_reg[31]\(1) => cnn_fc_i50_o10_mucud_U3_n_129,
      \result_9_11_reg_557_reg[31]\(0) => cnn_fc_i50_o10_mucud_U3_n_130,
      \result_9_11_reg_557_reg[31]_0\(31) => \result_9_11_reg_557_reg_n_3_[31]\,
      \result_9_11_reg_557_reg[31]_0\(30) => \result_9_11_reg_557_reg_n_3_[30]\,
      \result_9_11_reg_557_reg[31]_0\(29) => \result_9_11_reg_557_reg_n_3_[29]\,
      \result_9_11_reg_557_reg[31]_0\(28) => \result_9_11_reg_557_reg_n_3_[28]\,
      \result_9_11_reg_557_reg[31]_0\(27) => \result_9_11_reg_557_reg_n_3_[27]\,
      \result_9_11_reg_557_reg[31]_0\(26) => \result_9_11_reg_557_reg_n_3_[26]\,
      \result_9_11_reg_557_reg[31]_0\(25) => \result_9_11_reg_557_reg_n_3_[25]\,
      \result_9_11_reg_557_reg[31]_0\(24) => \result_9_11_reg_557_reg_n_3_[24]\,
      \result_9_11_reg_557_reg[31]_0\(23) => \result_9_11_reg_557_reg_n_3_[23]\,
      \result_9_11_reg_557_reg[31]_0\(22) => \result_9_11_reg_557_reg_n_3_[22]\,
      \result_9_11_reg_557_reg[31]_0\(21) => \result_9_11_reg_557_reg_n_3_[21]\,
      \result_9_11_reg_557_reg[31]_0\(20) => \result_9_11_reg_557_reg_n_3_[20]\,
      \result_9_11_reg_557_reg[31]_0\(19) => \result_9_11_reg_557_reg_n_3_[19]\,
      \result_9_11_reg_557_reg[31]_0\(18) => \result_9_11_reg_557_reg_n_3_[18]\,
      \result_9_11_reg_557_reg[31]_0\(17) => \result_9_11_reg_557_reg_n_3_[17]\,
      \result_9_11_reg_557_reg[31]_0\(16) => \result_9_11_reg_557_reg_n_3_[16]\,
      \result_9_11_reg_557_reg[31]_0\(15) => \result_9_11_reg_557_reg_n_3_[15]\,
      \result_9_11_reg_557_reg[31]_0\(14) => \result_9_11_reg_557_reg_n_3_[14]\,
      \result_9_11_reg_557_reg[31]_0\(13) => \result_9_11_reg_557_reg_n_3_[13]\,
      \result_9_11_reg_557_reg[31]_0\(12) => \result_9_11_reg_557_reg_n_3_[12]\,
      \result_9_11_reg_557_reg[31]_0\(11) => \result_9_11_reg_557_reg_n_3_[11]\,
      \result_9_11_reg_557_reg[31]_0\(10) => \result_9_11_reg_557_reg_n_3_[10]\,
      \result_9_11_reg_557_reg[31]_0\(9) => \result_9_11_reg_557_reg_n_3_[9]\,
      \result_9_11_reg_557_reg[31]_0\(8) => \result_9_11_reg_557_reg_n_3_[8]\,
      \result_9_11_reg_557_reg[31]_0\(7) => \result_9_11_reg_557_reg_n_3_[7]\,
      \result_9_11_reg_557_reg[31]_0\(6) => \result_9_11_reg_557_reg_n_3_[6]\,
      \result_9_11_reg_557_reg[31]_0\(5) => \result_9_11_reg_557_reg_n_3_[5]\,
      \result_9_11_reg_557_reg[31]_0\(4) => \result_9_11_reg_557_reg_n_3_[4]\,
      \result_9_11_reg_557_reg[31]_0\(3) => \result_9_11_reg_557_reg_n_3_[3]\,
      \result_9_11_reg_557_reg[31]_0\(2) => \result_9_11_reg_557_reg_n_3_[2]\,
      \result_9_11_reg_557_reg[31]_0\(1) => \result_9_11_reg_557_reg_n_3_[1]\,
      \result_9_11_reg_557_reg[31]_0\(0) => \result_9_11_reg_557_reg_n_3_[0]\,
      \result_9_13_reg_568_reg[31]\(31) => cnn_fc_i50_o10_mucud_U3_n_67,
      \result_9_13_reg_568_reg[31]\(30) => cnn_fc_i50_o10_mucud_U3_n_68,
      \result_9_13_reg_568_reg[31]\(29) => cnn_fc_i50_o10_mucud_U3_n_69,
      \result_9_13_reg_568_reg[31]\(28) => cnn_fc_i50_o10_mucud_U3_n_70,
      \result_9_13_reg_568_reg[31]\(27) => cnn_fc_i50_o10_mucud_U3_n_71,
      \result_9_13_reg_568_reg[31]\(26) => cnn_fc_i50_o10_mucud_U3_n_72,
      \result_9_13_reg_568_reg[31]\(25) => cnn_fc_i50_o10_mucud_U3_n_73,
      \result_9_13_reg_568_reg[31]\(24) => cnn_fc_i50_o10_mucud_U3_n_74,
      \result_9_13_reg_568_reg[31]\(23) => cnn_fc_i50_o10_mucud_U3_n_75,
      \result_9_13_reg_568_reg[31]\(22) => cnn_fc_i50_o10_mucud_U3_n_76,
      \result_9_13_reg_568_reg[31]\(21) => cnn_fc_i50_o10_mucud_U3_n_77,
      \result_9_13_reg_568_reg[31]\(20) => cnn_fc_i50_o10_mucud_U3_n_78,
      \result_9_13_reg_568_reg[31]\(19) => cnn_fc_i50_o10_mucud_U3_n_79,
      \result_9_13_reg_568_reg[31]\(18) => cnn_fc_i50_o10_mucud_U3_n_80,
      \result_9_13_reg_568_reg[31]\(17) => cnn_fc_i50_o10_mucud_U3_n_81,
      \result_9_13_reg_568_reg[31]\(16) => cnn_fc_i50_o10_mucud_U3_n_82,
      \result_9_13_reg_568_reg[31]\(15) => cnn_fc_i50_o10_mucud_U3_n_83,
      \result_9_13_reg_568_reg[31]\(14) => cnn_fc_i50_o10_mucud_U3_n_84,
      \result_9_13_reg_568_reg[31]\(13) => cnn_fc_i50_o10_mucud_U3_n_85,
      \result_9_13_reg_568_reg[31]\(12) => cnn_fc_i50_o10_mucud_U3_n_86,
      \result_9_13_reg_568_reg[31]\(11) => cnn_fc_i50_o10_mucud_U3_n_87,
      \result_9_13_reg_568_reg[31]\(10) => cnn_fc_i50_o10_mucud_U3_n_88,
      \result_9_13_reg_568_reg[31]\(9) => cnn_fc_i50_o10_mucud_U3_n_89,
      \result_9_13_reg_568_reg[31]\(8) => cnn_fc_i50_o10_mucud_U3_n_90,
      \result_9_13_reg_568_reg[31]\(7) => cnn_fc_i50_o10_mucud_U3_n_91,
      \result_9_13_reg_568_reg[31]\(6) => cnn_fc_i50_o10_mucud_U3_n_92,
      \result_9_13_reg_568_reg[31]\(5) => cnn_fc_i50_o10_mucud_U3_n_93,
      \result_9_13_reg_568_reg[31]\(4) => cnn_fc_i50_o10_mucud_U3_n_94,
      \result_9_13_reg_568_reg[31]\(3) => cnn_fc_i50_o10_mucud_U3_n_95,
      \result_9_13_reg_568_reg[31]\(2) => cnn_fc_i50_o10_mucud_U3_n_96,
      \result_9_13_reg_568_reg[31]\(1) => cnn_fc_i50_o10_mucud_U3_n_97,
      \result_9_13_reg_568_reg[31]\(0) => cnn_fc_i50_o10_mucud_U3_n_98,
      \result_9_13_reg_568_reg[31]_0\(31) => \result_9_13_reg_568_reg_n_3_[31]\,
      \result_9_13_reg_568_reg[31]_0\(30) => \result_9_13_reg_568_reg_n_3_[30]\,
      \result_9_13_reg_568_reg[31]_0\(29) => \result_9_13_reg_568_reg_n_3_[29]\,
      \result_9_13_reg_568_reg[31]_0\(28) => \result_9_13_reg_568_reg_n_3_[28]\,
      \result_9_13_reg_568_reg[31]_0\(27) => \result_9_13_reg_568_reg_n_3_[27]\,
      \result_9_13_reg_568_reg[31]_0\(26) => \result_9_13_reg_568_reg_n_3_[26]\,
      \result_9_13_reg_568_reg[31]_0\(25) => \result_9_13_reg_568_reg_n_3_[25]\,
      \result_9_13_reg_568_reg[31]_0\(24) => \result_9_13_reg_568_reg_n_3_[24]\,
      \result_9_13_reg_568_reg[31]_0\(23) => \result_9_13_reg_568_reg_n_3_[23]\,
      \result_9_13_reg_568_reg[31]_0\(22) => \result_9_13_reg_568_reg_n_3_[22]\,
      \result_9_13_reg_568_reg[31]_0\(21) => \result_9_13_reg_568_reg_n_3_[21]\,
      \result_9_13_reg_568_reg[31]_0\(20) => \result_9_13_reg_568_reg_n_3_[20]\,
      \result_9_13_reg_568_reg[31]_0\(19) => \result_9_13_reg_568_reg_n_3_[19]\,
      \result_9_13_reg_568_reg[31]_0\(18) => \result_9_13_reg_568_reg_n_3_[18]\,
      \result_9_13_reg_568_reg[31]_0\(17) => \result_9_13_reg_568_reg_n_3_[17]\,
      \result_9_13_reg_568_reg[31]_0\(16) => \result_9_13_reg_568_reg_n_3_[16]\,
      \result_9_13_reg_568_reg[31]_0\(15) => \result_9_13_reg_568_reg_n_3_[15]\,
      \result_9_13_reg_568_reg[31]_0\(14) => \result_9_13_reg_568_reg_n_3_[14]\,
      \result_9_13_reg_568_reg[31]_0\(13) => \result_9_13_reg_568_reg_n_3_[13]\,
      \result_9_13_reg_568_reg[31]_0\(12) => \result_9_13_reg_568_reg_n_3_[12]\,
      \result_9_13_reg_568_reg[31]_0\(11) => \result_9_13_reg_568_reg_n_3_[11]\,
      \result_9_13_reg_568_reg[31]_0\(10) => \result_9_13_reg_568_reg_n_3_[10]\,
      \result_9_13_reg_568_reg[31]_0\(9) => \result_9_13_reg_568_reg_n_3_[9]\,
      \result_9_13_reg_568_reg[31]_0\(8) => \result_9_13_reg_568_reg_n_3_[8]\,
      \result_9_13_reg_568_reg[31]_0\(7) => \result_9_13_reg_568_reg_n_3_[7]\,
      \result_9_13_reg_568_reg[31]_0\(6) => \result_9_13_reg_568_reg_n_3_[6]\,
      \result_9_13_reg_568_reg[31]_0\(5) => \result_9_13_reg_568_reg_n_3_[5]\,
      \result_9_13_reg_568_reg[31]_0\(4) => \result_9_13_reg_568_reg_n_3_[4]\,
      \result_9_13_reg_568_reg[31]_0\(3) => \result_9_13_reg_568_reg_n_3_[3]\,
      \result_9_13_reg_568_reg[31]_0\(2) => \result_9_13_reg_568_reg_n_3_[2]\,
      \result_9_13_reg_568_reg[31]_0\(1) => \result_9_13_reg_568_reg_n_3_[1]\,
      \result_9_13_reg_568_reg[31]_0\(0) => \result_9_13_reg_568_reg_n_3_[0]\,
      \result_9_15_reg_579_reg[31]\(31) => cnn_fc_i50_o10_mucud_U3_n_35,
      \result_9_15_reg_579_reg[31]\(30) => cnn_fc_i50_o10_mucud_U3_n_36,
      \result_9_15_reg_579_reg[31]\(29) => cnn_fc_i50_o10_mucud_U3_n_37,
      \result_9_15_reg_579_reg[31]\(28) => cnn_fc_i50_o10_mucud_U3_n_38,
      \result_9_15_reg_579_reg[31]\(27) => cnn_fc_i50_o10_mucud_U3_n_39,
      \result_9_15_reg_579_reg[31]\(26) => cnn_fc_i50_o10_mucud_U3_n_40,
      \result_9_15_reg_579_reg[31]\(25) => cnn_fc_i50_o10_mucud_U3_n_41,
      \result_9_15_reg_579_reg[31]\(24) => cnn_fc_i50_o10_mucud_U3_n_42,
      \result_9_15_reg_579_reg[31]\(23) => cnn_fc_i50_o10_mucud_U3_n_43,
      \result_9_15_reg_579_reg[31]\(22) => cnn_fc_i50_o10_mucud_U3_n_44,
      \result_9_15_reg_579_reg[31]\(21) => cnn_fc_i50_o10_mucud_U3_n_45,
      \result_9_15_reg_579_reg[31]\(20) => cnn_fc_i50_o10_mucud_U3_n_46,
      \result_9_15_reg_579_reg[31]\(19) => cnn_fc_i50_o10_mucud_U3_n_47,
      \result_9_15_reg_579_reg[31]\(18) => cnn_fc_i50_o10_mucud_U3_n_48,
      \result_9_15_reg_579_reg[31]\(17) => cnn_fc_i50_o10_mucud_U3_n_49,
      \result_9_15_reg_579_reg[31]\(16) => cnn_fc_i50_o10_mucud_U3_n_50,
      \result_9_15_reg_579_reg[31]\(15) => cnn_fc_i50_o10_mucud_U3_n_51,
      \result_9_15_reg_579_reg[31]\(14) => cnn_fc_i50_o10_mucud_U3_n_52,
      \result_9_15_reg_579_reg[31]\(13) => cnn_fc_i50_o10_mucud_U3_n_53,
      \result_9_15_reg_579_reg[31]\(12) => cnn_fc_i50_o10_mucud_U3_n_54,
      \result_9_15_reg_579_reg[31]\(11) => cnn_fc_i50_o10_mucud_U3_n_55,
      \result_9_15_reg_579_reg[31]\(10) => cnn_fc_i50_o10_mucud_U3_n_56,
      \result_9_15_reg_579_reg[31]\(9) => cnn_fc_i50_o10_mucud_U3_n_57,
      \result_9_15_reg_579_reg[31]\(8) => cnn_fc_i50_o10_mucud_U3_n_58,
      \result_9_15_reg_579_reg[31]\(7) => cnn_fc_i50_o10_mucud_U3_n_59,
      \result_9_15_reg_579_reg[31]\(6) => cnn_fc_i50_o10_mucud_U3_n_60,
      \result_9_15_reg_579_reg[31]\(5) => cnn_fc_i50_o10_mucud_U3_n_61,
      \result_9_15_reg_579_reg[31]\(4) => cnn_fc_i50_o10_mucud_U3_n_62,
      \result_9_15_reg_579_reg[31]\(3) => cnn_fc_i50_o10_mucud_U3_n_63,
      \result_9_15_reg_579_reg[31]\(2) => cnn_fc_i50_o10_mucud_U3_n_64,
      \result_9_15_reg_579_reg[31]\(1) => cnn_fc_i50_o10_mucud_U3_n_65,
      \result_9_15_reg_579_reg[31]\(0) => cnn_fc_i50_o10_mucud_U3_n_66,
      \result_9_15_reg_579_reg[31]_0\(31) => \result_9_15_reg_579_reg_n_3_[31]\,
      \result_9_15_reg_579_reg[31]_0\(30) => \result_9_15_reg_579_reg_n_3_[30]\,
      \result_9_15_reg_579_reg[31]_0\(29) => \result_9_15_reg_579_reg_n_3_[29]\,
      \result_9_15_reg_579_reg[31]_0\(28) => \result_9_15_reg_579_reg_n_3_[28]\,
      \result_9_15_reg_579_reg[31]_0\(27) => \result_9_15_reg_579_reg_n_3_[27]\,
      \result_9_15_reg_579_reg[31]_0\(26) => \result_9_15_reg_579_reg_n_3_[26]\,
      \result_9_15_reg_579_reg[31]_0\(25) => \result_9_15_reg_579_reg_n_3_[25]\,
      \result_9_15_reg_579_reg[31]_0\(24) => \result_9_15_reg_579_reg_n_3_[24]\,
      \result_9_15_reg_579_reg[31]_0\(23) => \result_9_15_reg_579_reg_n_3_[23]\,
      \result_9_15_reg_579_reg[31]_0\(22) => \result_9_15_reg_579_reg_n_3_[22]\,
      \result_9_15_reg_579_reg[31]_0\(21) => \result_9_15_reg_579_reg_n_3_[21]\,
      \result_9_15_reg_579_reg[31]_0\(20) => \result_9_15_reg_579_reg_n_3_[20]\,
      \result_9_15_reg_579_reg[31]_0\(19) => \result_9_15_reg_579_reg_n_3_[19]\,
      \result_9_15_reg_579_reg[31]_0\(18) => \result_9_15_reg_579_reg_n_3_[18]\,
      \result_9_15_reg_579_reg[31]_0\(17) => \result_9_15_reg_579_reg_n_3_[17]\,
      \result_9_15_reg_579_reg[31]_0\(16) => \result_9_15_reg_579_reg_n_3_[16]\,
      \result_9_15_reg_579_reg[31]_0\(15) => \result_9_15_reg_579_reg_n_3_[15]\,
      \result_9_15_reg_579_reg[31]_0\(14) => \result_9_15_reg_579_reg_n_3_[14]\,
      \result_9_15_reg_579_reg[31]_0\(13) => \result_9_15_reg_579_reg_n_3_[13]\,
      \result_9_15_reg_579_reg[31]_0\(12) => \result_9_15_reg_579_reg_n_3_[12]\,
      \result_9_15_reg_579_reg[31]_0\(11) => \result_9_15_reg_579_reg_n_3_[11]\,
      \result_9_15_reg_579_reg[31]_0\(10) => \result_9_15_reg_579_reg_n_3_[10]\,
      \result_9_15_reg_579_reg[31]_0\(9) => \result_9_15_reg_579_reg_n_3_[9]\,
      \result_9_15_reg_579_reg[31]_0\(8) => \result_9_15_reg_579_reg_n_3_[8]\,
      \result_9_15_reg_579_reg[31]_0\(7) => \result_9_15_reg_579_reg_n_3_[7]\,
      \result_9_15_reg_579_reg[31]_0\(6) => \result_9_15_reg_579_reg_n_3_[6]\,
      \result_9_15_reg_579_reg[31]_0\(5) => \result_9_15_reg_579_reg_n_3_[5]\,
      \result_9_15_reg_579_reg[31]_0\(4) => \result_9_15_reg_579_reg_n_3_[4]\,
      \result_9_15_reg_579_reg[31]_0\(3) => \result_9_15_reg_579_reg_n_3_[3]\,
      \result_9_15_reg_579_reg[31]_0\(2) => \result_9_15_reg_579_reg_n_3_[2]\,
      \result_9_15_reg_579_reg[31]_0\(1) => \result_9_15_reg_579_reg_n_3_[1]\,
      \result_9_15_reg_579_reg[31]_0\(0) => \result_9_15_reg_579_reg_n_3_[0]\,
      \result_9_17_reg_590_reg[11]_i_14\ => \result_9_17_reg_590_reg[11]_i_14_n_3\,
      \result_9_17_reg_590_reg[11]_i_15\ => \result_9_17_reg_590_reg[11]_i_15_n_3\,
      \result_9_17_reg_590_reg[11]_i_16\ => \result_9_17_reg_590_reg[11]_i_16_n_3\,
      \result_9_17_reg_590_reg[11]_i_17\ => \result_9_17_reg_590_reg[11]_i_17_n_3\,
      \result_9_17_reg_590_reg[15]_i_14\ => \result_9_17_reg_590_reg[15]_i_14_n_3\,
      \result_9_17_reg_590_reg[15]_i_15\ => \result_9_17_reg_590_reg[15]_i_15_n_3\,
      \result_9_17_reg_590_reg[15]_i_16\ => \result_9_17_reg_590_reg[15]_i_16_n_3\,
      \result_9_17_reg_590_reg[15]_i_17\ => \result_9_17_reg_590_reg[15]_i_17_n_3\,
      \result_9_17_reg_590_reg[19]_i_14\ => \result_9_17_reg_590_reg[19]_i_14_n_3\,
      \result_9_17_reg_590_reg[19]_i_15\ => \result_9_17_reg_590_reg[19]_i_15_n_3\,
      \result_9_17_reg_590_reg[19]_i_16\ => \result_9_17_reg_590_reg[19]_i_16_n_3\,
      \result_9_17_reg_590_reg[19]_i_17\ => \result_9_17_reg_590_reg[19]_i_17_n_3\,
      \result_9_17_reg_590_reg[23]_i_14\ => \result_9_17_reg_590_reg[23]_i_14_n_3\,
      \result_9_17_reg_590_reg[23]_i_15\ => \result_9_17_reg_590_reg[23]_i_15_n_3\,
      \result_9_17_reg_590_reg[23]_i_16\ => \result_9_17_reg_590_reg[23]_i_16_n_3\,
      \result_9_17_reg_590_reg[23]_i_17\ => \result_9_17_reg_590_reg[23]_i_17_n_3\,
      \result_9_17_reg_590_reg[27]_i_14\ => \result_9_17_reg_590_reg[27]_i_14_n_3\,
      \result_9_17_reg_590_reg[27]_i_15\ => \result_9_17_reg_590_reg[27]_i_15_n_3\,
      \result_9_17_reg_590_reg[27]_i_16\ => \result_9_17_reg_590_reg[27]_i_16_n_3\,
      \result_9_17_reg_590_reg[27]_i_17\ => \result_9_17_reg_590_reg[27]_i_17_n_3\,
      \result_9_17_reg_590_reg[31]\(31) => \result_9_17_reg_590_reg_n_3_[31]\,
      \result_9_17_reg_590_reg[31]\(30) => \result_9_17_reg_590_reg_n_3_[30]\,
      \result_9_17_reg_590_reg[31]\(29) => \result_9_17_reg_590_reg_n_3_[29]\,
      \result_9_17_reg_590_reg[31]\(28) => \result_9_17_reg_590_reg_n_3_[28]\,
      \result_9_17_reg_590_reg[31]\(27) => \result_9_17_reg_590_reg_n_3_[27]\,
      \result_9_17_reg_590_reg[31]\(26) => \result_9_17_reg_590_reg_n_3_[26]\,
      \result_9_17_reg_590_reg[31]\(25) => \result_9_17_reg_590_reg_n_3_[25]\,
      \result_9_17_reg_590_reg[31]\(24) => \result_9_17_reg_590_reg_n_3_[24]\,
      \result_9_17_reg_590_reg[31]\(23) => \result_9_17_reg_590_reg_n_3_[23]\,
      \result_9_17_reg_590_reg[31]\(22) => \result_9_17_reg_590_reg_n_3_[22]\,
      \result_9_17_reg_590_reg[31]\(21) => \result_9_17_reg_590_reg_n_3_[21]\,
      \result_9_17_reg_590_reg[31]\(20) => \result_9_17_reg_590_reg_n_3_[20]\,
      \result_9_17_reg_590_reg[31]\(19) => \result_9_17_reg_590_reg_n_3_[19]\,
      \result_9_17_reg_590_reg[31]\(18) => \result_9_17_reg_590_reg_n_3_[18]\,
      \result_9_17_reg_590_reg[31]\(17) => \result_9_17_reg_590_reg_n_3_[17]\,
      \result_9_17_reg_590_reg[31]\(16) => \result_9_17_reg_590_reg_n_3_[16]\,
      \result_9_17_reg_590_reg[31]\(15) => \result_9_17_reg_590_reg_n_3_[15]\,
      \result_9_17_reg_590_reg[31]\(14) => \result_9_17_reg_590_reg_n_3_[14]\,
      \result_9_17_reg_590_reg[31]\(13) => \result_9_17_reg_590_reg_n_3_[13]\,
      \result_9_17_reg_590_reg[31]\(12) => \result_9_17_reg_590_reg_n_3_[12]\,
      \result_9_17_reg_590_reg[31]\(11) => \result_9_17_reg_590_reg_n_3_[11]\,
      \result_9_17_reg_590_reg[31]\(10) => \result_9_17_reg_590_reg_n_3_[10]\,
      \result_9_17_reg_590_reg[31]\(9) => \result_9_17_reg_590_reg_n_3_[9]\,
      \result_9_17_reg_590_reg[31]\(8) => \result_9_17_reg_590_reg_n_3_[8]\,
      \result_9_17_reg_590_reg[31]\(7) => \result_9_17_reg_590_reg_n_3_[7]\,
      \result_9_17_reg_590_reg[31]\(6) => \result_9_17_reg_590_reg_n_3_[6]\,
      \result_9_17_reg_590_reg[31]\(5) => \result_9_17_reg_590_reg_n_3_[5]\,
      \result_9_17_reg_590_reg[31]\(4) => \result_9_17_reg_590_reg_n_3_[4]\,
      \result_9_17_reg_590_reg[31]\(3) => \result_9_17_reg_590_reg_n_3_[3]\,
      \result_9_17_reg_590_reg[31]\(2) => \result_9_17_reg_590_reg_n_3_[2]\,
      \result_9_17_reg_590_reg[31]\(1) => \result_9_17_reg_590_reg_n_3_[1]\,
      \result_9_17_reg_590_reg[31]\(0) => \result_9_17_reg_590_reg_n_3_[0]\,
      \result_9_17_reg_590_reg[31]_i_15\ => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      \result_9_17_reg_590_reg[31]_i_16\ => \result_9_17_reg_590_reg[31]_i_16_n_3\,
      \result_9_17_reg_590_reg[31]_i_17\ => \result_9_17_reg_590_reg[31]_i_17_n_3\,
      \result_9_17_reg_590_reg[31]_i_18\ => \result_9_17_reg_590_reg[31]_i_18_n_3\,
      \result_9_17_reg_590_reg[31]_i_19\ => \result_9_17_reg_590_reg[31]_i_19_n_3\,
      \result_9_17_reg_590_reg[3]_i_14\ => \result_9_17_reg_590_reg[3]_i_14_n_3\,
      \result_9_17_reg_590_reg[3]_i_15\ => \result_9_17_reg_590_reg[3]_i_15_n_3\,
      \result_9_17_reg_590_reg[3]_i_16\ => \result_9_17_reg_590_reg[3]_i_16_n_3\,
      \result_9_17_reg_590_reg[3]_i_17\ => \result_9_17_reg_590_reg[3]_i_17_n_3\,
      \result_9_17_reg_590_reg[7]_i_14\ => \result_9_17_reg_590_reg[7]_i_14_n_3\,
      \result_9_17_reg_590_reg[7]_i_15\ => \result_9_17_reg_590_reg[7]_i_15_n_3\,
      \result_9_17_reg_590_reg[7]_i_16\ => \result_9_17_reg_590_reg[7]_i_16_n_3\,
      \result_9_17_reg_590_reg[7]_i_17\ => \result_9_17_reg_590_reg[7]_i_17_n_3\,
      \result_9_20_reg_535_reg[31]\(31) => cnn_fc_i50_o10_mucud_U3_n_163,
      \result_9_20_reg_535_reg[31]\(30) => cnn_fc_i50_o10_mucud_U3_n_164,
      \result_9_20_reg_535_reg[31]\(29) => cnn_fc_i50_o10_mucud_U3_n_165,
      \result_9_20_reg_535_reg[31]\(28) => cnn_fc_i50_o10_mucud_U3_n_166,
      \result_9_20_reg_535_reg[31]\(27) => cnn_fc_i50_o10_mucud_U3_n_167,
      \result_9_20_reg_535_reg[31]\(26) => cnn_fc_i50_o10_mucud_U3_n_168,
      \result_9_20_reg_535_reg[31]\(25) => cnn_fc_i50_o10_mucud_U3_n_169,
      \result_9_20_reg_535_reg[31]\(24) => cnn_fc_i50_o10_mucud_U3_n_170,
      \result_9_20_reg_535_reg[31]\(23) => cnn_fc_i50_o10_mucud_U3_n_171,
      \result_9_20_reg_535_reg[31]\(22) => cnn_fc_i50_o10_mucud_U3_n_172,
      \result_9_20_reg_535_reg[31]\(21) => cnn_fc_i50_o10_mucud_U3_n_173,
      \result_9_20_reg_535_reg[31]\(20) => cnn_fc_i50_o10_mucud_U3_n_174,
      \result_9_20_reg_535_reg[31]\(19) => cnn_fc_i50_o10_mucud_U3_n_175,
      \result_9_20_reg_535_reg[31]\(18) => cnn_fc_i50_o10_mucud_U3_n_176,
      \result_9_20_reg_535_reg[31]\(17) => cnn_fc_i50_o10_mucud_U3_n_177,
      \result_9_20_reg_535_reg[31]\(16) => cnn_fc_i50_o10_mucud_U3_n_178,
      \result_9_20_reg_535_reg[31]\(15) => cnn_fc_i50_o10_mucud_U3_n_179,
      \result_9_20_reg_535_reg[31]\(14) => cnn_fc_i50_o10_mucud_U3_n_180,
      \result_9_20_reg_535_reg[31]\(13) => cnn_fc_i50_o10_mucud_U3_n_181,
      \result_9_20_reg_535_reg[31]\(12) => cnn_fc_i50_o10_mucud_U3_n_182,
      \result_9_20_reg_535_reg[31]\(11) => cnn_fc_i50_o10_mucud_U3_n_183,
      \result_9_20_reg_535_reg[31]\(10) => cnn_fc_i50_o10_mucud_U3_n_184,
      \result_9_20_reg_535_reg[31]\(9) => cnn_fc_i50_o10_mucud_U3_n_185,
      \result_9_20_reg_535_reg[31]\(8) => cnn_fc_i50_o10_mucud_U3_n_186,
      \result_9_20_reg_535_reg[31]\(7) => cnn_fc_i50_o10_mucud_U3_n_187,
      \result_9_20_reg_535_reg[31]\(6) => cnn_fc_i50_o10_mucud_U3_n_188,
      \result_9_20_reg_535_reg[31]\(5) => cnn_fc_i50_o10_mucud_U3_n_189,
      \result_9_20_reg_535_reg[31]\(4) => cnn_fc_i50_o10_mucud_U3_n_190,
      \result_9_20_reg_535_reg[31]\(3) => cnn_fc_i50_o10_mucud_U3_n_191,
      \result_9_20_reg_535_reg[31]\(2) => cnn_fc_i50_o10_mucud_U3_n_192,
      \result_9_20_reg_535_reg[31]\(1) => cnn_fc_i50_o10_mucud_U3_n_193,
      \result_9_20_reg_535_reg[31]\(0) => cnn_fc_i50_o10_mucud_U3_n_194,
      \result_9_20_reg_535_reg[31]_0\(31) => \result_9_20_reg_535_reg_n_3_[31]\,
      \result_9_20_reg_535_reg[31]_0\(30) => \result_9_20_reg_535_reg_n_3_[30]\,
      \result_9_20_reg_535_reg[31]_0\(29) => \result_9_20_reg_535_reg_n_3_[29]\,
      \result_9_20_reg_535_reg[31]_0\(28) => \result_9_20_reg_535_reg_n_3_[28]\,
      \result_9_20_reg_535_reg[31]_0\(27) => \result_9_20_reg_535_reg_n_3_[27]\,
      \result_9_20_reg_535_reg[31]_0\(26) => \result_9_20_reg_535_reg_n_3_[26]\,
      \result_9_20_reg_535_reg[31]_0\(25) => \result_9_20_reg_535_reg_n_3_[25]\,
      \result_9_20_reg_535_reg[31]_0\(24) => \result_9_20_reg_535_reg_n_3_[24]\,
      \result_9_20_reg_535_reg[31]_0\(23) => \result_9_20_reg_535_reg_n_3_[23]\,
      \result_9_20_reg_535_reg[31]_0\(22) => \result_9_20_reg_535_reg_n_3_[22]\,
      \result_9_20_reg_535_reg[31]_0\(21) => \result_9_20_reg_535_reg_n_3_[21]\,
      \result_9_20_reg_535_reg[31]_0\(20) => \result_9_20_reg_535_reg_n_3_[20]\,
      \result_9_20_reg_535_reg[31]_0\(19) => \result_9_20_reg_535_reg_n_3_[19]\,
      \result_9_20_reg_535_reg[31]_0\(18) => \result_9_20_reg_535_reg_n_3_[18]\,
      \result_9_20_reg_535_reg[31]_0\(17) => \result_9_20_reg_535_reg_n_3_[17]\,
      \result_9_20_reg_535_reg[31]_0\(16) => \result_9_20_reg_535_reg_n_3_[16]\,
      \result_9_20_reg_535_reg[31]_0\(15) => \result_9_20_reg_535_reg_n_3_[15]\,
      \result_9_20_reg_535_reg[31]_0\(14) => \result_9_20_reg_535_reg_n_3_[14]\,
      \result_9_20_reg_535_reg[31]_0\(13) => \result_9_20_reg_535_reg_n_3_[13]\,
      \result_9_20_reg_535_reg[31]_0\(12) => \result_9_20_reg_535_reg_n_3_[12]\,
      \result_9_20_reg_535_reg[31]_0\(11) => \result_9_20_reg_535_reg_n_3_[11]\,
      \result_9_20_reg_535_reg[31]_0\(10) => \result_9_20_reg_535_reg_n_3_[10]\,
      \result_9_20_reg_535_reg[31]_0\(9) => \result_9_20_reg_535_reg_n_3_[9]\,
      \result_9_20_reg_535_reg[31]_0\(8) => \result_9_20_reg_535_reg_n_3_[8]\,
      \result_9_20_reg_535_reg[31]_0\(7) => \result_9_20_reg_535_reg_n_3_[7]\,
      \result_9_20_reg_535_reg[31]_0\(6) => \result_9_20_reg_535_reg_n_3_[6]\,
      \result_9_20_reg_535_reg[31]_0\(5) => \result_9_20_reg_535_reg_n_3_[5]\,
      \result_9_20_reg_535_reg[31]_0\(4) => \result_9_20_reg_535_reg_n_3_[4]\,
      \result_9_20_reg_535_reg[31]_0\(3) => \result_9_20_reg_535_reg_n_3_[3]\,
      \result_9_20_reg_535_reg[31]_0\(2) => \result_9_20_reg_535_reg_n_3_[2]\,
      \result_9_20_reg_535_reg[31]_0\(1) => \result_9_20_reg_535_reg_n_3_[1]\,
      \result_9_20_reg_535_reg[31]_0\(0) => \result_9_20_reg_535_reg_n_3_[0]\,
      \result_9_2_reg_491_reg[31]\(31) => cnn_fc_i50_o10_mucud_U3_n_291,
      \result_9_2_reg_491_reg[31]\(30) => cnn_fc_i50_o10_mucud_U3_n_292,
      \result_9_2_reg_491_reg[31]\(29) => cnn_fc_i50_o10_mucud_U3_n_293,
      \result_9_2_reg_491_reg[31]\(28) => cnn_fc_i50_o10_mucud_U3_n_294,
      \result_9_2_reg_491_reg[31]\(27) => cnn_fc_i50_o10_mucud_U3_n_295,
      \result_9_2_reg_491_reg[31]\(26) => cnn_fc_i50_o10_mucud_U3_n_296,
      \result_9_2_reg_491_reg[31]\(25) => cnn_fc_i50_o10_mucud_U3_n_297,
      \result_9_2_reg_491_reg[31]\(24) => cnn_fc_i50_o10_mucud_U3_n_298,
      \result_9_2_reg_491_reg[31]\(23) => cnn_fc_i50_o10_mucud_U3_n_299,
      \result_9_2_reg_491_reg[31]\(22) => cnn_fc_i50_o10_mucud_U3_n_300,
      \result_9_2_reg_491_reg[31]\(21) => cnn_fc_i50_o10_mucud_U3_n_301,
      \result_9_2_reg_491_reg[31]\(20) => cnn_fc_i50_o10_mucud_U3_n_302,
      \result_9_2_reg_491_reg[31]\(19) => cnn_fc_i50_o10_mucud_U3_n_303,
      \result_9_2_reg_491_reg[31]\(18) => cnn_fc_i50_o10_mucud_U3_n_304,
      \result_9_2_reg_491_reg[31]\(17) => cnn_fc_i50_o10_mucud_U3_n_305,
      \result_9_2_reg_491_reg[31]\(16) => cnn_fc_i50_o10_mucud_U3_n_306,
      \result_9_2_reg_491_reg[31]\(15) => cnn_fc_i50_o10_mucud_U3_n_307,
      \result_9_2_reg_491_reg[31]\(14) => cnn_fc_i50_o10_mucud_U3_n_308,
      \result_9_2_reg_491_reg[31]\(13) => cnn_fc_i50_o10_mucud_U3_n_309,
      \result_9_2_reg_491_reg[31]\(12) => cnn_fc_i50_o10_mucud_U3_n_310,
      \result_9_2_reg_491_reg[31]\(11) => cnn_fc_i50_o10_mucud_U3_n_311,
      \result_9_2_reg_491_reg[31]\(10) => cnn_fc_i50_o10_mucud_U3_n_312,
      \result_9_2_reg_491_reg[31]\(9) => cnn_fc_i50_o10_mucud_U3_n_313,
      \result_9_2_reg_491_reg[31]\(8) => cnn_fc_i50_o10_mucud_U3_n_314,
      \result_9_2_reg_491_reg[31]\(7) => cnn_fc_i50_o10_mucud_U3_n_315,
      \result_9_2_reg_491_reg[31]\(6) => cnn_fc_i50_o10_mucud_U3_n_316,
      \result_9_2_reg_491_reg[31]\(5) => cnn_fc_i50_o10_mucud_U3_n_317,
      \result_9_2_reg_491_reg[31]\(4) => cnn_fc_i50_o10_mucud_U3_n_318,
      \result_9_2_reg_491_reg[31]\(3) => cnn_fc_i50_o10_mucud_U3_n_319,
      \result_9_2_reg_491_reg[31]\(2) => cnn_fc_i50_o10_mucud_U3_n_320,
      \result_9_2_reg_491_reg[31]\(1) => cnn_fc_i50_o10_mucud_U3_n_321,
      \result_9_2_reg_491_reg[31]\(0) => cnn_fc_i50_o10_mucud_U3_n_322,
      \result_9_2_reg_491_reg[31]_0\(31) => \result_9_2_reg_491_reg_n_3_[31]\,
      \result_9_2_reg_491_reg[31]_0\(30) => \result_9_2_reg_491_reg_n_3_[30]\,
      \result_9_2_reg_491_reg[31]_0\(29) => \result_9_2_reg_491_reg_n_3_[29]\,
      \result_9_2_reg_491_reg[31]_0\(28) => \result_9_2_reg_491_reg_n_3_[28]\,
      \result_9_2_reg_491_reg[31]_0\(27) => \result_9_2_reg_491_reg_n_3_[27]\,
      \result_9_2_reg_491_reg[31]_0\(26) => \result_9_2_reg_491_reg_n_3_[26]\,
      \result_9_2_reg_491_reg[31]_0\(25) => \result_9_2_reg_491_reg_n_3_[25]\,
      \result_9_2_reg_491_reg[31]_0\(24) => \result_9_2_reg_491_reg_n_3_[24]\,
      \result_9_2_reg_491_reg[31]_0\(23) => \result_9_2_reg_491_reg_n_3_[23]\,
      \result_9_2_reg_491_reg[31]_0\(22) => \result_9_2_reg_491_reg_n_3_[22]\,
      \result_9_2_reg_491_reg[31]_0\(21) => \result_9_2_reg_491_reg_n_3_[21]\,
      \result_9_2_reg_491_reg[31]_0\(20) => \result_9_2_reg_491_reg_n_3_[20]\,
      \result_9_2_reg_491_reg[31]_0\(19) => \result_9_2_reg_491_reg_n_3_[19]\,
      \result_9_2_reg_491_reg[31]_0\(18) => \result_9_2_reg_491_reg_n_3_[18]\,
      \result_9_2_reg_491_reg[31]_0\(17) => \result_9_2_reg_491_reg_n_3_[17]\,
      \result_9_2_reg_491_reg[31]_0\(16) => \result_9_2_reg_491_reg_n_3_[16]\,
      \result_9_2_reg_491_reg[31]_0\(15) => \result_9_2_reg_491_reg_n_3_[15]\,
      \result_9_2_reg_491_reg[31]_0\(14) => \result_9_2_reg_491_reg_n_3_[14]\,
      \result_9_2_reg_491_reg[31]_0\(13) => \result_9_2_reg_491_reg_n_3_[13]\,
      \result_9_2_reg_491_reg[31]_0\(12) => \result_9_2_reg_491_reg_n_3_[12]\,
      \result_9_2_reg_491_reg[31]_0\(11) => \result_9_2_reg_491_reg_n_3_[11]\,
      \result_9_2_reg_491_reg[31]_0\(10) => \result_9_2_reg_491_reg_n_3_[10]\,
      \result_9_2_reg_491_reg[31]_0\(9) => \result_9_2_reg_491_reg_n_3_[9]\,
      \result_9_2_reg_491_reg[31]_0\(8) => \result_9_2_reg_491_reg_n_3_[8]\,
      \result_9_2_reg_491_reg[31]_0\(7) => \result_9_2_reg_491_reg_n_3_[7]\,
      \result_9_2_reg_491_reg[31]_0\(6) => \result_9_2_reg_491_reg_n_3_[6]\,
      \result_9_2_reg_491_reg[31]_0\(5) => \result_9_2_reg_491_reg_n_3_[5]\,
      \result_9_2_reg_491_reg[31]_0\(4) => \result_9_2_reg_491_reg_n_3_[4]\,
      \result_9_2_reg_491_reg[31]_0\(3) => \result_9_2_reg_491_reg_n_3_[3]\,
      \result_9_2_reg_491_reg[31]_0\(2) => \result_9_2_reg_491_reg_n_3_[2]\,
      \result_9_2_reg_491_reg[31]_0\(1) => \result_9_2_reg_491_reg_n_3_[1]\,
      \result_9_2_reg_491_reg[31]_0\(0) => \result_9_2_reg_491_reg_n_3_[0]\,
      \result_9_3_reg_546_reg[31]\(31) => cnn_fc_i50_o10_mucud_U3_n_131,
      \result_9_3_reg_546_reg[31]\(30) => cnn_fc_i50_o10_mucud_U3_n_132,
      \result_9_3_reg_546_reg[31]\(29) => cnn_fc_i50_o10_mucud_U3_n_133,
      \result_9_3_reg_546_reg[31]\(28) => cnn_fc_i50_o10_mucud_U3_n_134,
      \result_9_3_reg_546_reg[31]\(27) => cnn_fc_i50_o10_mucud_U3_n_135,
      \result_9_3_reg_546_reg[31]\(26) => cnn_fc_i50_o10_mucud_U3_n_136,
      \result_9_3_reg_546_reg[31]\(25) => cnn_fc_i50_o10_mucud_U3_n_137,
      \result_9_3_reg_546_reg[31]\(24) => cnn_fc_i50_o10_mucud_U3_n_138,
      \result_9_3_reg_546_reg[31]\(23) => cnn_fc_i50_o10_mucud_U3_n_139,
      \result_9_3_reg_546_reg[31]\(22) => cnn_fc_i50_o10_mucud_U3_n_140,
      \result_9_3_reg_546_reg[31]\(21) => cnn_fc_i50_o10_mucud_U3_n_141,
      \result_9_3_reg_546_reg[31]\(20) => cnn_fc_i50_o10_mucud_U3_n_142,
      \result_9_3_reg_546_reg[31]\(19) => cnn_fc_i50_o10_mucud_U3_n_143,
      \result_9_3_reg_546_reg[31]\(18) => cnn_fc_i50_o10_mucud_U3_n_144,
      \result_9_3_reg_546_reg[31]\(17) => cnn_fc_i50_o10_mucud_U3_n_145,
      \result_9_3_reg_546_reg[31]\(16) => cnn_fc_i50_o10_mucud_U3_n_146,
      \result_9_3_reg_546_reg[31]\(15) => cnn_fc_i50_o10_mucud_U3_n_147,
      \result_9_3_reg_546_reg[31]\(14) => cnn_fc_i50_o10_mucud_U3_n_148,
      \result_9_3_reg_546_reg[31]\(13) => cnn_fc_i50_o10_mucud_U3_n_149,
      \result_9_3_reg_546_reg[31]\(12) => cnn_fc_i50_o10_mucud_U3_n_150,
      \result_9_3_reg_546_reg[31]\(11) => cnn_fc_i50_o10_mucud_U3_n_151,
      \result_9_3_reg_546_reg[31]\(10) => cnn_fc_i50_o10_mucud_U3_n_152,
      \result_9_3_reg_546_reg[31]\(9) => cnn_fc_i50_o10_mucud_U3_n_153,
      \result_9_3_reg_546_reg[31]\(8) => cnn_fc_i50_o10_mucud_U3_n_154,
      \result_9_3_reg_546_reg[31]\(7) => cnn_fc_i50_o10_mucud_U3_n_155,
      \result_9_3_reg_546_reg[31]\(6) => cnn_fc_i50_o10_mucud_U3_n_156,
      \result_9_3_reg_546_reg[31]\(5) => cnn_fc_i50_o10_mucud_U3_n_157,
      \result_9_3_reg_546_reg[31]\(4) => cnn_fc_i50_o10_mucud_U3_n_158,
      \result_9_3_reg_546_reg[31]\(3) => cnn_fc_i50_o10_mucud_U3_n_159,
      \result_9_3_reg_546_reg[31]\(2) => cnn_fc_i50_o10_mucud_U3_n_160,
      \result_9_3_reg_546_reg[31]\(1) => cnn_fc_i50_o10_mucud_U3_n_161,
      \result_9_3_reg_546_reg[31]\(0) => cnn_fc_i50_o10_mucud_U3_n_162,
      \result_9_3_reg_546_reg[31]_0\(31) => \result_9_3_reg_546_reg_n_3_[31]\,
      \result_9_3_reg_546_reg[31]_0\(30) => \result_9_3_reg_546_reg_n_3_[30]\,
      \result_9_3_reg_546_reg[31]_0\(29) => \result_9_3_reg_546_reg_n_3_[29]\,
      \result_9_3_reg_546_reg[31]_0\(28) => \result_9_3_reg_546_reg_n_3_[28]\,
      \result_9_3_reg_546_reg[31]_0\(27) => \result_9_3_reg_546_reg_n_3_[27]\,
      \result_9_3_reg_546_reg[31]_0\(26) => \result_9_3_reg_546_reg_n_3_[26]\,
      \result_9_3_reg_546_reg[31]_0\(25) => \result_9_3_reg_546_reg_n_3_[25]\,
      \result_9_3_reg_546_reg[31]_0\(24) => \result_9_3_reg_546_reg_n_3_[24]\,
      \result_9_3_reg_546_reg[31]_0\(23) => \result_9_3_reg_546_reg_n_3_[23]\,
      \result_9_3_reg_546_reg[31]_0\(22) => \result_9_3_reg_546_reg_n_3_[22]\,
      \result_9_3_reg_546_reg[31]_0\(21) => \result_9_3_reg_546_reg_n_3_[21]\,
      \result_9_3_reg_546_reg[31]_0\(20) => \result_9_3_reg_546_reg_n_3_[20]\,
      \result_9_3_reg_546_reg[31]_0\(19) => \result_9_3_reg_546_reg_n_3_[19]\,
      \result_9_3_reg_546_reg[31]_0\(18) => \result_9_3_reg_546_reg_n_3_[18]\,
      \result_9_3_reg_546_reg[31]_0\(17) => \result_9_3_reg_546_reg_n_3_[17]\,
      \result_9_3_reg_546_reg[31]_0\(16) => \result_9_3_reg_546_reg_n_3_[16]\,
      \result_9_3_reg_546_reg[31]_0\(15) => \result_9_3_reg_546_reg_n_3_[15]\,
      \result_9_3_reg_546_reg[31]_0\(14) => \result_9_3_reg_546_reg_n_3_[14]\,
      \result_9_3_reg_546_reg[31]_0\(13) => \result_9_3_reg_546_reg_n_3_[13]\,
      \result_9_3_reg_546_reg[31]_0\(12) => \result_9_3_reg_546_reg_n_3_[12]\,
      \result_9_3_reg_546_reg[31]_0\(11) => \result_9_3_reg_546_reg_n_3_[11]\,
      \result_9_3_reg_546_reg[31]_0\(10) => \result_9_3_reg_546_reg_n_3_[10]\,
      \result_9_3_reg_546_reg[31]_0\(9) => \result_9_3_reg_546_reg_n_3_[9]\,
      \result_9_3_reg_546_reg[31]_0\(8) => \result_9_3_reg_546_reg_n_3_[8]\,
      \result_9_3_reg_546_reg[31]_0\(7) => \result_9_3_reg_546_reg_n_3_[7]\,
      \result_9_3_reg_546_reg[31]_0\(6) => \result_9_3_reg_546_reg_n_3_[6]\,
      \result_9_3_reg_546_reg[31]_0\(5) => \result_9_3_reg_546_reg_n_3_[5]\,
      \result_9_3_reg_546_reg[31]_0\(4) => \result_9_3_reg_546_reg_n_3_[4]\,
      \result_9_3_reg_546_reg[31]_0\(3) => \result_9_3_reg_546_reg_n_3_[3]\,
      \result_9_3_reg_546_reg[31]_0\(2) => \result_9_3_reg_546_reg_n_3_[2]\,
      \result_9_3_reg_546_reg[31]_0\(1) => \result_9_3_reg_546_reg_n_3_[1]\,
      \result_9_3_reg_546_reg[31]_0\(0) => \result_9_3_reg_546_reg_n_3_[0]\,
      \result_9_7_reg_513_reg[31]\(31) => cnn_fc_i50_o10_mucud_U3_n_227,
      \result_9_7_reg_513_reg[31]\(30) => cnn_fc_i50_o10_mucud_U3_n_228,
      \result_9_7_reg_513_reg[31]\(29) => cnn_fc_i50_o10_mucud_U3_n_229,
      \result_9_7_reg_513_reg[31]\(28) => cnn_fc_i50_o10_mucud_U3_n_230,
      \result_9_7_reg_513_reg[31]\(27) => cnn_fc_i50_o10_mucud_U3_n_231,
      \result_9_7_reg_513_reg[31]\(26) => cnn_fc_i50_o10_mucud_U3_n_232,
      \result_9_7_reg_513_reg[31]\(25) => cnn_fc_i50_o10_mucud_U3_n_233,
      \result_9_7_reg_513_reg[31]\(24) => cnn_fc_i50_o10_mucud_U3_n_234,
      \result_9_7_reg_513_reg[31]\(23) => cnn_fc_i50_o10_mucud_U3_n_235,
      \result_9_7_reg_513_reg[31]\(22) => cnn_fc_i50_o10_mucud_U3_n_236,
      \result_9_7_reg_513_reg[31]\(21) => cnn_fc_i50_o10_mucud_U3_n_237,
      \result_9_7_reg_513_reg[31]\(20) => cnn_fc_i50_o10_mucud_U3_n_238,
      \result_9_7_reg_513_reg[31]\(19) => cnn_fc_i50_o10_mucud_U3_n_239,
      \result_9_7_reg_513_reg[31]\(18) => cnn_fc_i50_o10_mucud_U3_n_240,
      \result_9_7_reg_513_reg[31]\(17) => cnn_fc_i50_o10_mucud_U3_n_241,
      \result_9_7_reg_513_reg[31]\(16) => cnn_fc_i50_o10_mucud_U3_n_242,
      \result_9_7_reg_513_reg[31]\(15) => cnn_fc_i50_o10_mucud_U3_n_243,
      \result_9_7_reg_513_reg[31]\(14) => cnn_fc_i50_o10_mucud_U3_n_244,
      \result_9_7_reg_513_reg[31]\(13) => cnn_fc_i50_o10_mucud_U3_n_245,
      \result_9_7_reg_513_reg[31]\(12) => cnn_fc_i50_o10_mucud_U3_n_246,
      \result_9_7_reg_513_reg[31]\(11) => cnn_fc_i50_o10_mucud_U3_n_247,
      \result_9_7_reg_513_reg[31]\(10) => cnn_fc_i50_o10_mucud_U3_n_248,
      \result_9_7_reg_513_reg[31]\(9) => cnn_fc_i50_o10_mucud_U3_n_249,
      \result_9_7_reg_513_reg[31]\(8) => cnn_fc_i50_o10_mucud_U3_n_250,
      \result_9_7_reg_513_reg[31]\(7) => cnn_fc_i50_o10_mucud_U3_n_251,
      \result_9_7_reg_513_reg[31]\(6) => cnn_fc_i50_o10_mucud_U3_n_252,
      \result_9_7_reg_513_reg[31]\(5) => cnn_fc_i50_o10_mucud_U3_n_253,
      \result_9_7_reg_513_reg[31]\(4) => cnn_fc_i50_o10_mucud_U3_n_254,
      \result_9_7_reg_513_reg[31]\(3) => cnn_fc_i50_o10_mucud_U3_n_255,
      \result_9_7_reg_513_reg[31]\(2) => cnn_fc_i50_o10_mucud_U3_n_256,
      \result_9_7_reg_513_reg[31]\(1) => cnn_fc_i50_o10_mucud_U3_n_257,
      \result_9_7_reg_513_reg[31]\(0) => cnn_fc_i50_o10_mucud_U3_n_258,
      \result_9_7_reg_513_reg[31]_0\(31) => \result_9_7_reg_513_reg_n_3_[31]\,
      \result_9_7_reg_513_reg[31]_0\(30) => \result_9_7_reg_513_reg_n_3_[30]\,
      \result_9_7_reg_513_reg[31]_0\(29) => \result_9_7_reg_513_reg_n_3_[29]\,
      \result_9_7_reg_513_reg[31]_0\(28) => \result_9_7_reg_513_reg_n_3_[28]\,
      \result_9_7_reg_513_reg[31]_0\(27) => \result_9_7_reg_513_reg_n_3_[27]\,
      \result_9_7_reg_513_reg[31]_0\(26) => \result_9_7_reg_513_reg_n_3_[26]\,
      \result_9_7_reg_513_reg[31]_0\(25) => \result_9_7_reg_513_reg_n_3_[25]\,
      \result_9_7_reg_513_reg[31]_0\(24) => \result_9_7_reg_513_reg_n_3_[24]\,
      \result_9_7_reg_513_reg[31]_0\(23) => \result_9_7_reg_513_reg_n_3_[23]\,
      \result_9_7_reg_513_reg[31]_0\(22) => \result_9_7_reg_513_reg_n_3_[22]\,
      \result_9_7_reg_513_reg[31]_0\(21) => \result_9_7_reg_513_reg_n_3_[21]\,
      \result_9_7_reg_513_reg[31]_0\(20) => \result_9_7_reg_513_reg_n_3_[20]\,
      \result_9_7_reg_513_reg[31]_0\(19) => \result_9_7_reg_513_reg_n_3_[19]\,
      \result_9_7_reg_513_reg[31]_0\(18) => \result_9_7_reg_513_reg_n_3_[18]\,
      \result_9_7_reg_513_reg[31]_0\(17) => \result_9_7_reg_513_reg_n_3_[17]\,
      \result_9_7_reg_513_reg[31]_0\(16) => \result_9_7_reg_513_reg_n_3_[16]\,
      \result_9_7_reg_513_reg[31]_0\(15) => \result_9_7_reg_513_reg_n_3_[15]\,
      \result_9_7_reg_513_reg[31]_0\(14) => \result_9_7_reg_513_reg_n_3_[14]\,
      \result_9_7_reg_513_reg[31]_0\(13) => \result_9_7_reg_513_reg_n_3_[13]\,
      \result_9_7_reg_513_reg[31]_0\(12) => \result_9_7_reg_513_reg_n_3_[12]\,
      \result_9_7_reg_513_reg[31]_0\(11) => \result_9_7_reg_513_reg_n_3_[11]\,
      \result_9_7_reg_513_reg[31]_0\(10) => \result_9_7_reg_513_reg_n_3_[10]\,
      \result_9_7_reg_513_reg[31]_0\(9) => \result_9_7_reg_513_reg_n_3_[9]\,
      \result_9_7_reg_513_reg[31]_0\(8) => \result_9_7_reg_513_reg_n_3_[8]\,
      \result_9_7_reg_513_reg[31]_0\(7) => \result_9_7_reg_513_reg_n_3_[7]\,
      \result_9_7_reg_513_reg[31]_0\(6) => \result_9_7_reg_513_reg_n_3_[6]\,
      \result_9_7_reg_513_reg[31]_0\(5) => \result_9_7_reg_513_reg_n_3_[5]\,
      \result_9_7_reg_513_reg[31]_0\(4) => \result_9_7_reg_513_reg_n_3_[4]\,
      \result_9_7_reg_513_reg[31]_0\(3) => \result_9_7_reg_513_reg_n_3_[3]\,
      \result_9_7_reg_513_reg[31]_0\(2) => \result_9_7_reg_513_reg_n_3_[2]\,
      \result_9_7_reg_513_reg[31]_0\(1) => \result_9_7_reg_513_reg_n_3_[1]\,
      \result_9_7_reg_513_reg[31]_0\(0) => \result_9_7_reg_513_reg_n_3_[0]\,
      \result_9_9_reg_524_reg[31]\(31) => cnn_fc_i50_o10_mucud_U3_n_195,
      \result_9_9_reg_524_reg[31]\(30) => cnn_fc_i50_o10_mucud_U3_n_196,
      \result_9_9_reg_524_reg[31]\(29) => cnn_fc_i50_o10_mucud_U3_n_197,
      \result_9_9_reg_524_reg[31]\(28) => cnn_fc_i50_o10_mucud_U3_n_198,
      \result_9_9_reg_524_reg[31]\(27) => cnn_fc_i50_o10_mucud_U3_n_199,
      \result_9_9_reg_524_reg[31]\(26) => cnn_fc_i50_o10_mucud_U3_n_200,
      \result_9_9_reg_524_reg[31]\(25) => cnn_fc_i50_o10_mucud_U3_n_201,
      \result_9_9_reg_524_reg[31]\(24) => cnn_fc_i50_o10_mucud_U3_n_202,
      \result_9_9_reg_524_reg[31]\(23) => cnn_fc_i50_o10_mucud_U3_n_203,
      \result_9_9_reg_524_reg[31]\(22) => cnn_fc_i50_o10_mucud_U3_n_204,
      \result_9_9_reg_524_reg[31]\(21) => cnn_fc_i50_o10_mucud_U3_n_205,
      \result_9_9_reg_524_reg[31]\(20) => cnn_fc_i50_o10_mucud_U3_n_206,
      \result_9_9_reg_524_reg[31]\(19) => cnn_fc_i50_o10_mucud_U3_n_207,
      \result_9_9_reg_524_reg[31]\(18) => cnn_fc_i50_o10_mucud_U3_n_208,
      \result_9_9_reg_524_reg[31]\(17) => cnn_fc_i50_o10_mucud_U3_n_209,
      \result_9_9_reg_524_reg[31]\(16) => cnn_fc_i50_o10_mucud_U3_n_210,
      \result_9_9_reg_524_reg[31]\(15) => cnn_fc_i50_o10_mucud_U3_n_211,
      \result_9_9_reg_524_reg[31]\(14) => cnn_fc_i50_o10_mucud_U3_n_212,
      \result_9_9_reg_524_reg[31]\(13) => cnn_fc_i50_o10_mucud_U3_n_213,
      \result_9_9_reg_524_reg[31]\(12) => cnn_fc_i50_o10_mucud_U3_n_214,
      \result_9_9_reg_524_reg[31]\(11) => cnn_fc_i50_o10_mucud_U3_n_215,
      \result_9_9_reg_524_reg[31]\(10) => cnn_fc_i50_o10_mucud_U3_n_216,
      \result_9_9_reg_524_reg[31]\(9) => cnn_fc_i50_o10_mucud_U3_n_217,
      \result_9_9_reg_524_reg[31]\(8) => cnn_fc_i50_o10_mucud_U3_n_218,
      \result_9_9_reg_524_reg[31]\(7) => cnn_fc_i50_o10_mucud_U3_n_219,
      \result_9_9_reg_524_reg[31]\(6) => cnn_fc_i50_o10_mucud_U3_n_220,
      \result_9_9_reg_524_reg[31]\(5) => cnn_fc_i50_o10_mucud_U3_n_221,
      \result_9_9_reg_524_reg[31]\(4) => cnn_fc_i50_o10_mucud_U3_n_222,
      \result_9_9_reg_524_reg[31]\(3) => cnn_fc_i50_o10_mucud_U3_n_223,
      \result_9_9_reg_524_reg[31]\(2) => cnn_fc_i50_o10_mucud_U3_n_224,
      \result_9_9_reg_524_reg[31]\(1) => cnn_fc_i50_o10_mucud_U3_n_225,
      \result_9_9_reg_524_reg[31]\(0) => cnn_fc_i50_o10_mucud_U3_n_226,
      \result_9_9_reg_524_reg[31]_0\(31) => \result_9_9_reg_524_reg_n_3_[31]\,
      \result_9_9_reg_524_reg[31]_0\(30) => \result_9_9_reg_524_reg_n_3_[30]\,
      \result_9_9_reg_524_reg[31]_0\(29) => \result_9_9_reg_524_reg_n_3_[29]\,
      \result_9_9_reg_524_reg[31]_0\(28) => \result_9_9_reg_524_reg_n_3_[28]\,
      \result_9_9_reg_524_reg[31]_0\(27) => \result_9_9_reg_524_reg_n_3_[27]\,
      \result_9_9_reg_524_reg[31]_0\(26) => \result_9_9_reg_524_reg_n_3_[26]\,
      \result_9_9_reg_524_reg[31]_0\(25) => \result_9_9_reg_524_reg_n_3_[25]\,
      \result_9_9_reg_524_reg[31]_0\(24) => \result_9_9_reg_524_reg_n_3_[24]\,
      \result_9_9_reg_524_reg[31]_0\(23) => \result_9_9_reg_524_reg_n_3_[23]\,
      \result_9_9_reg_524_reg[31]_0\(22) => \result_9_9_reg_524_reg_n_3_[22]\,
      \result_9_9_reg_524_reg[31]_0\(21) => \result_9_9_reg_524_reg_n_3_[21]\,
      \result_9_9_reg_524_reg[31]_0\(20) => \result_9_9_reg_524_reg_n_3_[20]\,
      \result_9_9_reg_524_reg[31]_0\(19) => \result_9_9_reg_524_reg_n_3_[19]\,
      \result_9_9_reg_524_reg[31]_0\(18) => \result_9_9_reg_524_reg_n_3_[18]\,
      \result_9_9_reg_524_reg[31]_0\(17) => \result_9_9_reg_524_reg_n_3_[17]\,
      \result_9_9_reg_524_reg[31]_0\(16) => \result_9_9_reg_524_reg_n_3_[16]\,
      \result_9_9_reg_524_reg[31]_0\(15) => \result_9_9_reg_524_reg_n_3_[15]\,
      \result_9_9_reg_524_reg[31]_0\(14) => \result_9_9_reg_524_reg_n_3_[14]\,
      \result_9_9_reg_524_reg[31]_0\(13) => \result_9_9_reg_524_reg_n_3_[13]\,
      \result_9_9_reg_524_reg[31]_0\(12) => \result_9_9_reg_524_reg_n_3_[12]\,
      \result_9_9_reg_524_reg[31]_0\(11) => \result_9_9_reg_524_reg_n_3_[11]\,
      \result_9_9_reg_524_reg[31]_0\(10) => \result_9_9_reg_524_reg_n_3_[10]\,
      \result_9_9_reg_524_reg[31]_0\(9) => \result_9_9_reg_524_reg_n_3_[9]\,
      \result_9_9_reg_524_reg[31]_0\(8) => \result_9_9_reg_524_reg_n_3_[8]\,
      \result_9_9_reg_524_reg[31]_0\(7) => \result_9_9_reg_524_reg_n_3_[7]\,
      \result_9_9_reg_524_reg[31]_0\(6) => \result_9_9_reg_524_reg_n_3_[6]\,
      \result_9_9_reg_524_reg[31]_0\(5) => \result_9_9_reg_524_reg_n_3_[5]\,
      \result_9_9_reg_524_reg[31]_0\(4) => \result_9_9_reg_524_reg_n_3_[4]\,
      \result_9_9_reg_524_reg[31]_0\(3) => \result_9_9_reg_524_reg_n_3_[3]\,
      \result_9_9_reg_524_reg[31]_0\(2) => \result_9_9_reg_524_reg_n_3_[2]\,
      \result_9_9_reg_524_reg[31]_0\(1) => \result_9_9_reg_524_reg_n_3_[1]\,
      \result_9_9_reg_524_reg[31]_0\(0) => \result_9_9_reg_524_reg_n_3_[0]\
    );
cnn_fc_i50_o10_mucud_U4: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10_mucud_0
     port map (
      Q(0) => outStream_V_data_V_1_ack_in,
      data_1_fu_1615_p12(30 downto 0) => data_1_fu_1615_p12(30 downto 0),
      outStream_V_data_V_1_payload_A(0) => outStream_V_data_V_1_payload_A(31),
      \outStream_V_data_V_1_payload_A_reg[30]\ => cnn_fc_i50_o10_mucud_U4_n_5,
      \outStream_V_data_V_1_payload_A_reg[31]\ => cnn_fc_i50_o10_mucud_U4_n_3,
      outStream_V_data_V_1_payload_B(0) => outStream_V_data_V_1_payload_B(31),
      \outStream_V_data_V_1_payload_B_reg[30]\ => cnn_fc_i50_o10_mucud_U4_n_6,
      \outStream_V_data_V_1_payload_B_reg[31]\ => cnn_fc_i50_o10_mucud_U4_n_4,
      outStream_V_data_V_1_sel_wr => outStream_V_data_V_1_sel_wr,
      \outStream_V_data_V_1_state_reg[0]\ => \outStream_V_data_V_1_state_reg_n_3_[0]\,
      result_0_4_reg_712_reg(31 downto 0) => result_0_4_reg_712_reg(31 downto 0),
      result_1_4_reg_701_reg(31 downto 0) => result_1_4_reg_701_reg(31 downto 0),
      result_2_4_reg_690_reg(31 downto 0) => result_2_4_reg_690_reg(31 downto 0),
      result_3_4_reg_679_reg(31 downto 0) => result_3_4_reg_679_reg(31 downto 0),
      result_4_4_reg_668_reg(31 downto 0) => result_4_4_reg_668_reg(31 downto 0),
      result_5_4_reg_657_reg(31 downto 0) => result_5_4_reg_657_reg(31 downto 0),
      result_6_4_reg_646_reg(31 downto 0) => result_6_4_reg_646_reg(31 downto 0),
      result_7_4_reg_635_reg(31 downto 0) => result_7_4_reg_635_reg(31 downto 0),
      result_8_4_reg_624_reg(31 downto 0) => result_8_4_reg_624_reg(31 downto 0),
      result_9_4_reg_613_reg(31 downto 0) => result_9_4_reg_613_reg(31 downto 0),
      tmp_8_reg_1909 => tmp_8_reg_1909,
      \writeCount_assign_reg_734_reg[3]\(3 downto 0) => writeCount_assign_reg_734(3 downto 0)
    );
\col_reg_1918[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551555D5"
    )
        port map (
      I0 => writeCount_assign_reg_734(0),
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => \exitcond_reg_1914_reg_n_3_[0]\,
      I4 => \col_reg_1918_reg__0\(0),
      O => col_fu_1602_p2(0)
    );
\col_reg_1918[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => writeCount_assign_reg_734(0),
      I1 => \col_reg_1918_reg__0\(0),
      I2 => writeCount_assign_reg_734(1),
      I3 => writeCount_assign_phi_fu_738_p41,
      I4 => \col_reg_1918_reg__0\(1),
      O => col_fu_1602_p2(1)
    );
\col_reg_1918[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => writeCount_assign_phi_fu_738_p4(0),
      I1 => \col_reg_1918_reg__0\(1),
      I2 => writeCount_assign_reg_734(1),
      I3 => writeCount_assign_reg_734(2),
      I4 => writeCount_assign_phi_fu_738_p41,
      I5 => \col_reg_1918_reg__0\(2),
      O => col_fu_1602_p2(2)
    );
\col_reg_1918[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \col_reg_1918_reg__0\(0),
      I1 => \exitcond_reg_1914_reg_n_3_[0]\,
      I2 => ap_CS_fsm_pp3_stage0,
      I3 => ap_enable_reg_pp3_iter1,
      I4 => writeCount_assign_reg_734(0),
      O => writeCount_assign_phi_fu_738_p4(0)
    );
\col_reg_1918[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => p_51_in,
      O => col_reg_19180
    );
\col_reg_1918[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \col_reg_1918[3]_i_4_n_3\,
      I1 => \col_reg_1918_reg__0\(2),
      I2 => writeCount_assign_reg_734(2),
      I3 => writeCount_assign_reg_734(3),
      I4 => writeCount_assign_phi_fu_738_p41,
      I5 => \col_reg_1918_reg__0\(3),
      O => col_fu_1602_p2(3)
    );
\col_reg_1918[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAA00AA8AAA8A"
    )
        port map (
      I0 => ap_CS_fsm_pp3_stage0,
      I1 => \exitcond_reg_1914_reg_n_3_[0]\,
      I2 => ap_enable_reg_pp3_iter1,
      I3 => outStream_V_data_V_1_ack_in,
      I4 => p_0_in(0),
      I5 => p_0_in(1),
      O => p_51_in
    );
\col_reg_1918[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => writeCount_assign_reg_734(1),
      I1 => \col_reg_1918_reg__0\(1),
      I2 => writeCount_assign_reg_734(0),
      I3 => writeCount_assign_phi_fu_738_p41,
      I4 => \col_reg_1918_reg__0\(0),
      O => \col_reg_1918[3]_i_4_n_3\
    );
\col_reg_1918[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \exitcond_reg_1914_reg_n_3_[0]\,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => ap_enable_reg_pp3_iter1,
      O => writeCount_assign_phi_fu_738_p41
    );
\col_reg_1918_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_reg_19180,
      D => col_fu_1602_p2(0),
      Q => \col_reg_1918_reg__0\(0),
      R => '0'
    );
\col_reg_1918_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_reg_19180,
      D => col_fu_1602_p2(1),
      Q => \col_reg_1918_reg__0\(1),
      R => '0'
    );
\col_reg_1918_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_reg_19180,
      D => col_fu_1602_p2(2),
      Q => \col_reg_1918_reg__0\(2),
      R => '0'
    );
\col_reg_1918_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_reg_19180,
      D => col_fu_1602_p2(3),
      Q => \col_reg_1918_reg__0\(3),
      R => '0'
    );
\ctrl_read_reg_1673_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_1048,
      Q => ctrl_read_reg_1673,
      R => '0'
    );
\exitcond2_reg_1736[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2_n_3\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \exitcond2_reg_1736_reg_n_3_[0]\,
      O => \exitcond2_reg_1736[0]_i_1_n_3\
    );
\exitcond2_reg_1736_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond2_reg_1736[0]_i_1_n_3\,
      Q => \exitcond2_reg_1736_reg_n_3_[0]\,
      R => '0'
    );
\exitcond3_reg_1800[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => row_reg_723_reg(2),
      I1 => row_reg_723_reg(3),
      I2 => row_reg_723_reg(1),
      I3 => row_reg_723_reg(0),
      I4 => row_reg_723_reg(5),
      I5 => row_reg_723_reg(4),
      O => \exitcond3_reg_1800[0]_i_1_n_3\
    );
\exitcond3_reg_1800_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_66_in,
      D => \exitcond3_reg_1800[0]_i_1_n_3\,
      Q => \exitcond3_reg_1800_reg_n_3_[0]\,
      R => '0'
    );
\exitcond_reg_1914[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \exitcond_reg_1914[0]_i_2_n_3\,
      I1 => p_51_in,
      I2 => \exitcond_reg_1914_reg_n_3_[0]\,
      O => \exitcond_reg_1914[0]_i_1_n_3\
    );
\exitcond_reg_1914[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000000"
    )
        port map (
      I0 => \col_reg_1918_reg__0\(0),
      I1 => \col_reg_1918_reg__0\(1),
      I2 => \col_reg_1918_reg__0\(2),
      I3 => \col_reg_1918_reg__0\(3),
      I4 => writeCount_assign_phi_fu_738_p41,
      I5 => \exitcond_reg_1914[0]_i_3_n_3\,
      O => \exitcond_reg_1914[0]_i_2_n_3\
    );
\exitcond_reg_1914[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => writeCount_assign_reg_734(0),
      I1 => writeCount_assign_reg_734(1),
      I2 => writeCount_assign_reg_734(2),
      I3 => writeCount_assign_reg_734(3),
      O => \exitcond_reg_1914[0]_i_3_n_3\
    );
\exitcond_reg_1914_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_1914[0]_i_1_n_3\,
      Q => \exitcond_reg_1914_reg_n_3_[0]\,
      R => '0'
    );
grp_fixed_point_mul_fu_746: entity work.design_1_cnn_fc_i50_o10_0_0_fixed_point_mul
     port map (
      CO(0) => grp_fixed_point_mul_fu_753_n_5,
      D(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_727,
      D(30 downto 0) => b_assign_fu_66_p3_8(30 downto 0),
      O(3) => grp_fixed_point_mul_fu_746_n_44,
      O(2) => grp_fixed_point_mul_fu_746_n_45,
      O(1) => grp_fixed_point_mul_fu_746_n_46,
      O(0) => grp_fixed_point_mul_fu_746_n_47,
      Q(31 downto 0) => inStream_V_data_V_0_payload_A(31 downto 0),
      S(3) => grp_fixed_point_mul_fu_746_n_8,
      S(2) => grp_fixed_point_mul_fu_746_n_9,
      S(1) => grp_fixed_point_mul_fu_746_n_10,
      S(0) => grp_fixed_point_mul_fu_746_n_11,
      \a_assign_reg_127_reg[31]_0\ => grp_fixed_point_mul_fu_746_n_130,
      \ap_CS_fsm_reg[5]\(1) => ap_CS_fsm_pp2_stage0,
      \ap_CS_fsm_reg[5]\(0) => ap_CS_fsm_state6,
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter1 => ap_enable_reg_pp2_iter1,
      ap_pipeline_reg_pp0_iter6_a_read_reg_122(0) => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      ap_pipeline_reg_pp0_iter6_b_read_reg_117_0(0) => ap_pipeline_reg_pp0_iter6_b_read_reg_117_9(31),
      ap_pipeline_reg_pp0_iter6_b_read_reg_117_1(0) => ap_pipeline_reg_pp0_iter6_b_read_reg_117_10(31),
      ap_pipeline_reg_pp0_iter6_b_read_reg_117_2(0) => ap_pipeline_reg_pp0_iter6_b_read_reg_117_11(31),
      ap_pipeline_reg_pp0_iter6_b_read_reg_117_3(0) => ap_pipeline_reg_pp0_iter6_b_read_reg_117_12(31),
      ap_pipeline_reg_pp0_iter6_b_read_reg_117_4(0) => ap_pipeline_reg_pp0_iter6_b_read_reg_117_13(31),
      ap_pipeline_reg_pp0_iter6_b_read_reg_117_5(0) => ap_pipeline_reg_pp0_iter6_b_read_reg_117_14(31),
      ap_pipeline_reg_pp0_iter6_b_read_reg_117_6(0) => ap_pipeline_reg_pp0_iter6_b_read_reg_117_15(31),
      ap_pipeline_reg_pp0_iter6_b_read_reg_117_7(0) => ap_pipeline_reg_pp0_iter6_b_read_reg_117_16(31),
      \exitcond3_reg_1800_reg[0]\ => \exitcond3_reg_1800_reg_n_3_[0]\,
      in0(0) => a_assign_reg_127(0),
      \inStream_V_data_V_0_payload_A_reg[31]_rep\ => \inStream_V_data_V_0_payload_A_reg[31]_rep_n_3\,
      \inStream_V_data_V_0_payload_B_reg[31]\(31 downto 0) => inStream_V_data_V_0_payload_B(31 downto 0),
      \inStream_V_data_V_0_payload_B_reg[31]_rep\ => \inStream_V_data_V_0_payload_B_reg[31]_rep_n_3\,
      inStream_V_data_V_0_sel => inStream_V_data_V_0_sel,
      inStream_V_data_V_0_sel_rd_reg_rep => inStream_V_data_V_0_sel_rd_reg_rep_n_3,
      inStream_V_data_V_0_sel_rd_reg_rep_0 => grp_fixed_point_mul_fu_753_n_4,
      \inStream_V_data_V_0_sel_rd_reg_rep__1\ => \inStream_V_data_V_0_sel_rd_reg_rep__1_n_3\,
      \inStream_V_data_V_0_sel_rd_reg_rep__3\ => \inStream_V_data_V_0_sel_rd_reg_rep__3_n_3\,
      \inStream_V_data_V_0_state_reg[0]\ => \inStream_V_data_V_0_state_reg_n_3_[0]\,
      p_66_in => p_66_in,
      result_0_4_reg_712_reg(31 downto 0) => result_0_4_reg_712_reg(31 downto 0),
      \result_0_4_reg_712_reg[11]\(3) => grp_fixed_point_mul_fu_746_n_52,
      \result_0_4_reg_712_reg[11]\(2) => grp_fixed_point_mul_fu_746_n_53,
      \result_0_4_reg_712_reg[11]\(1) => grp_fixed_point_mul_fu_746_n_54,
      \result_0_4_reg_712_reg[11]\(0) => grp_fixed_point_mul_fu_746_n_55,
      \result_0_4_reg_712_reg[15]\(3) => grp_fixed_point_mul_fu_746_n_56,
      \result_0_4_reg_712_reg[15]\(2) => grp_fixed_point_mul_fu_746_n_57,
      \result_0_4_reg_712_reg[15]\(1) => grp_fixed_point_mul_fu_746_n_58,
      \result_0_4_reg_712_reg[15]\(0) => grp_fixed_point_mul_fu_746_n_59,
      \result_0_4_reg_712_reg[19]\(3) => grp_fixed_point_mul_fu_746_n_60,
      \result_0_4_reg_712_reg[19]\(2) => grp_fixed_point_mul_fu_746_n_61,
      \result_0_4_reg_712_reg[19]\(1) => grp_fixed_point_mul_fu_746_n_62,
      \result_0_4_reg_712_reg[19]\(0) => grp_fixed_point_mul_fu_746_n_63,
      \result_0_4_reg_712_reg[23]\(3) => grp_fixed_point_mul_fu_746_n_64,
      \result_0_4_reg_712_reg[23]\(2) => grp_fixed_point_mul_fu_746_n_65,
      \result_0_4_reg_712_reg[23]\(1) => grp_fixed_point_mul_fu_746_n_66,
      \result_0_4_reg_712_reg[23]\(0) => grp_fixed_point_mul_fu_746_n_67,
      \result_0_4_reg_712_reg[27]\(3) => grp_fixed_point_mul_fu_746_n_68,
      \result_0_4_reg_712_reg[27]\(2) => grp_fixed_point_mul_fu_746_n_69,
      \result_0_4_reg_712_reg[27]\(1) => grp_fixed_point_mul_fu_746_n_70,
      \result_0_4_reg_712_reg[27]\(0) => grp_fixed_point_mul_fu_746_n_71,
      \result_0_4_reg_712_reg[31]\(3) => grp_fixed_point_mul_fu_746_n_72,
      \result_0_4_reg_712_reg[31]\(2) => grp_fixed_point_mul_fu_746_n_73,
      \result_0_4_reg_712_reg[31]\(1) => grp_fixed_point_mul_fu_746_n_74,
      \result_0_4_reg_712_reg[31]\(0) => grp_fixed_point_mul_fu_746_n_75,
      \result_0_4_reg_712_reg[7]\(3) => grp_fixed_point_mul_fu_746_n_48,
      \result_0_4_reg_712_reg[7]\(2) => grp_fixed_point_mul_fu_746_n_49,
      \result_0_4_reg_712_reg[7]\(1) => grp_fixed_point_mul_fu_746_n_50,
      \result_0_4_reg_712_reg[7]\(0) => grp_fixed_point_mul_fu_746_n_51,
      result_1_4_reg_701_reg(9 downto 0) => result_1_4_reg_701_reg(31 downto 22),
      \result_1_4_reg_701_reg[23]\(1) => grp_fixed_point_mul_fu_746_n_80,
      \result_1_4_reg_701_reg[23]\(0) => grp_fixed_point_mul_fu_746_n_81,
      \result_1_4_reg_701_reg[27]\(3) => grp_fixed_point_mul_fu_746_n_76,
      \result_1_4_reg_701_reg[27]\(2) => grp_fixed_point_mul_fu_746_n_77,
      \result_1_4_reg_701_reg[27]\(1) => grp_fixed_point_mul_fu_746_n_78,
      \result_1_4_reg_701_reg[27]\(0) => grp_fixed_point_mul_fu_746_n_79,
      \result_1_4_reg_701_reg[31]\ => grp_fixed_point_mul_fu_746_n_7,
      result_2_4_reg_690_reg(9 downto 0) => result_2_4_reg_690_reg(31 downto 22),
      \result_2_4_reg_690_reg[23]\(1) => grp_fixed_point_mul_fu_746_n_86,
      \result_2_4_reg_690_reg[23]\(0) => grp_fixed_point_mul_fu_746_n_87,
      \result_2_4_reg_690_reg[27]\(3) => grp_fixed_point_mul_fu_746_n_82,
      \result_2_4_reg_690_reg[27]\(2) => grp_fixed_point_mul_fu_746_n_83,
      \result_2_4_reg_690_reg[27]\(1) => grp_fixed_point_mul_fu_746_n_84,
      \result_2_4_reg_690_reg[27]\(0) => grp_fixed_point_mul_fu_746_n_85,
      \result_2_4_reg_690_reg[31]\(3) => grp_fixed_point_mul_fu_746_n_12,
      \result_2_4_reg_690_reg[31]\(2) => grp_fixed_point_mul_fu_746_n_13,
      \result_2_4_reg_690_reg[31]\(1) => grp_fixed_point_mul_fu_746_n_14,
      \result_2_4_reg_690_reg[31]\(0) => grp_fixed_point_mul_fu_746_n_15,
      result_3_4_reg_679_reg(9 downto 0) => result_3_4_reg_679_reg(31 downto 22),
      \result_3_4_reg_679_reg[23]\(1) => grp_fixed_point_mul_fu_746_n_92,
      \result_3_4_reg_679_reg[23]\(0) => grp_fixed_point_mul_fu_746_n_93,
      \result_3_4_reg_679_reg[27]\(3) => grp_fixed_point_mul_fu_746_n_88,
      \result_3_4_reg_679_reg[27]\(2) => grp_fixed_point_mul_fu_746_n_89,
      \result_3_4_reg_679_reg[27]\(1) => grp_fixed_point_mul_fu_746_n_90,
      \result_3_4_reg_679_reg[27]\(0) => grp_fixed_point_mul_fu_746_n_91,
      \result_3_4_reg_679_reg[31]\(3) => grp_fixed_point_mul_fu_746_n_16,
      \result_3_4_reg_679_reg[31]\(2) => grp_fixed_point_mul_fu_746_n_17,
      \result_3_4_reg_679_reg[31]\(1) => grp_fixed_point_mul_fu_746_n_18,
      \result_3_4_reg_679_reg[31]\(0) => grp_fixed_point_mul_fu_746_n_19,
      result_4_4_reg_668_reg(9 downto 0) => result_4_4_reg_668_reg(31 downto 22),
      \result_4_4_reg_668_reg[23]\(1) => grp_fixed_point_mul_fu_746_n_98,
      \result_4_4_reg_668_reg[23]\(0) => grp_fixed_point_mul_fu_746_n_99,
      \result_4_4_reg_668_reg[27]\(3) => grp_fixed_point_mul_fu_746_n_94,
      \result_4_4_reg_668_reg[27]\(2) => grp_fixed_point_mul_fu_746_n_95,
      \result_4_4_reg_668_reg[27]\(1) => grp_fixed_point_mul_fu_746_n_96,
      \result_4_4_reg_668_reg[27]\(0) => grp_fixed_point_mul_fu_746_n_97,
      \result_4_4_reg_668_reg[31]\(3) => grp_fixed_point_mul_fu_746_n_20,
      \result_4_4_reg_668_reg[31]\(2) => grp_fixed_point_mul_fu_746_n_21,
      \result_4_4_reg_668_reg[31]\(1) => grp_fixed_point_mul_fu_746_n_22,
      \result_4_4_reg_668_reg[31]\(0) => grp_fixed_point_mul_fu_746_n_23,
      result_5_4_reg_657_reg(9 downto 0) => result_5_4_reg_657_reg(31 downto 22),
      \result_5_4_reg_657_reg[23]\(1) => grp_fixed_point_mul_fu_746_n_104,
      \result_5_4_reg_657_reg[23]\(0) => grp_fixed_point_mul_fu_746_n_105,
      \result_5_4_reg_657_reg[27]\(3) => grp_fixed_point_mul_fu_746_n_100,
      \result_5_4_reg_657_reg[27]\(2) => grp_fixed_point_mul_fu_746_n_101,
      \result_5_4_reg_657_reg[27]\(1) => grp_fixed_point_mul_fu_746_n_102,
      \result_5_4_reg_657_reg[27]\(0) => grp_fixed_point_mul_fu_746_n_103,
      \result_5_4_reg_657_reg[31]\ => grp_fixed_point_mul_fu_746_n_6,
      \result_5_4_reg_657_reg[31]_0\(3) => grp_fixed_point_mul_fu_746_n_24,
      \result_5_4_reg_657_reg[31]_0\(2) => grp_fixed_point_mul_fu_746_n_25,
      \result_5_4_reg_657_reg[31]_0\(1) => grp_fixed_point_mul_fu_746_n_26,
      \result_5_4_reg_657_reg[31]_0\(0) => grp_fixed_point_mul_fu_746_n_27,
      result_6_4_reg_646_reg(9 downto 0) => result_6_4_reg_646_reg(31 downto 22),
      \result_6_4_reg_646_reg[23]\(1) => grp_fixed_point_mul_fu_746_n_110,
      \result_6_4_reg_646_reg[23]\(0) => grp_fixed_point_mul_fu_746_n_111,
      \result_6_4_reg_646_reg[27]\(3) => grp_fixed_point_mul_fu_746_n_106,
      \result_6_4_reg_646_reg[27]\(2) => grp_fixed_point_mul_fu_746_n_107,
      \result_6_4_reg_646_reg[27]\(1) => grp_fixed_point_mul_fu_746_n_108,
      \result_6_4_reg_646_reg[27]\(0) => grp_fixed_point_mul_fu_746_n_109,
      \result_6_4_reg_646_reg[31]\(3) => grp_fixed_point_mul_fu_746_n_28,
      \result_6_4_reg_646_reg[31]\(2) => grp_fixed_point_mul_fu_746_n_29,
      \result_6_4_reg_646_reg[31]\(1) => grp_fixed_point_mul_fu_746_n_30,
      \result_6_4_reg_646_reg[31]\(0) => grp_fixed_point_mul_fu_746_n_31,
      result_7_4_reg_635_reg(9 downto 0) => result_7_4_reg_635_reg(31 downto 22),
      \result_7_4_reg_635_reg[23]\(1) => grp_fixed_point_mul_fu_746_n_116,
      \result_7_4_reg_635_reg[23]\(0) => grp_fixed_point_mul_fu_746_n_117,
      \result_7_4_reg_635_reg[27]\(3) => grp_fixed_point_mul_fu_746_n_112,
      \result_7_4_reg_635_reg[27]\(2) => grp_fixed_point_mul_fu_746_n_113,
      \result_7_4_reg_635_reg[27]\(1) => grp_fixed_point_mul_fu_746_n_114,
      \result_7_4_reg_635_reg[27]\(0) => grp_fixed_point_mul_fu_746_n_115,
      \result_7_4_reg_635_reg[31]\(3) => grp_fixed_point_mul_fu_746_n_32,
      \result_7_4_reg_635_reg[31]\(2) => grp_fixed_point_mul_fu_746_n_33,
      \result_7_4_reg_635_reg[31]\(1) => grp_fixed_point_mul_fu_746_n_34,
      \result_7_4_reg_635_reg[31]\(0) => grp_fixed_point_mul_fu_746_n_35,
      \result_8_2_reg_502_reg[31]\(9) => \result_8_2_reg_502_reg_n_3_[31]\,
      \result_8_2_reg_502_reg[31]\(8) => \result_8_2_reg_502_reg_n_3_[30]\,
      \result_8_2_reg_502_reg[31]\(7) => \result_8_2_reg_502_reg_n_3_[29]\,
      \result_8_2_reg_502_reg[31]\(6) => \result_8_2_reg_502_reg_n_3_[28]\,
      \result_8_2_reg_502_reg[31]\(5) => \result_8_2_reg_502_reg_n_3_[27]\,
      \result_8_2_reg_502_reg[31]\(4) => \result_8_2_reg_502_reg_n_3_[26]\,
      \result_8_2_reg_502_reg[31]\(3) => \result_8_2_reg_502_reg_n_3_[25]\,
      \result_8_2_reg_502_reg[31]\(2) => \result_8_2_reg_502_reg_n_3_[24]\,
      \result_8_2_reg_502_reg[31]\(1) => \result_8_2_reg_502_reg_n_3_[23]\,
      \result_8_2_reg_502_reg[31]\(0) => \result_8_2_reg_502_reg_n_3_[22]\,
      result_8_4_reg_624_reg(9 downto 0) => result_8_4_reg_624_reg(31 downto 22),
      \result_8_4_reg_624_reg[23]\(1) => grp_fixed_point_mul_fu_746_n_122,
      \result_8_4_reg_624_reg[23]\(0) => grp_fixed_point_mul_fu_746_n_123,
      \result_8_4_reg_624_reg[27]\(3) => grp_fixed_point_mul_fu_746_n_118,
      \result_8_4_reg_624_reg[27]\(2) => grp_fixed_point_mul_fu_746_n_119,
      \result_8_4_reg_624_reg[27]\(1) => grp_fixed_point_mul_fu_746_n_120,
      \result_8_4_reg_624_reg[27]\(0) => grp_fixed_point_mul_fu_746_n_121,
      \result_8_4_reg_624_reg[31]\(3) => grp_fixed_point_mul_fu_746_n_36,
      \result_8_4_reg_624_reg[31]\(2) => grp_fixed_point_mul_fu_746_n_37,
      \result_8_4_reg_624_reg[31]\(1) => grp_fixed_point_mul_fu_746_n_38,
      \result_8_4_reg_624_reg[31]\(0) => grp_fixed_point_mul_fu_746_n_39,
      \result_9_11_reg_557_reg[31]\(9) => \result_9_11_reg_557_reg_n_3_[31]\,
      \result_9_11_reg_557_reg[31]\(8) => \result_9_11_reg_557_reg_n_3_[30]\,
      \result_9_11_reg_557_reg[31]\(7) => \result_9_11_reg_557_reg_n_3_[29]\,
      \result_9_11_reg_557_reg[31]\(6) => \result_9_11_reg_557_reg_n_3_[28]\,
      \result_9_11_reg_557_reg[31]\(5) => \result_9_11_reg_557_reg_n_3_[27]\,
      \result_9_11_reg_557_reg[31]\(4) => \result_9_11_reg_557_reg_n_3_[26]\,
      \result_9_11_reg_557_reg[31]\(3) => \result_9_11_reg_557_reg_n_3_[25]\,
      \result_9_11_reg_557_reg[31]\(2) => \result_9_11_reg_557_reg_n_3_[24]\,
      \result_9_11_reg_557_reg[31]\(1) => \result_9_11_reg_557_reg_n_3_[23]\,
      \result_9_11_reg_557_reg[31]\(0) => \result_9_11_reg_557_reg_n_3_[22]\,
      \result_9_13_reg_568_reg[31]\(9) => \result_9_13_reg_568_reg_n_3_[31]\,
      \result_9_13_reg_568_reg[31]\(8) => \result_9_13_reg_568_reg_n_3_[30]\,
      \result_9_13_reg_568_reg[31]\(7) => \result_9_13_reg_568_reg_n_3_[29]\,
      \result_9_13_reg_568_reg[31]\(6) => \result_9_13_reg_568_reg_n_3_[28]\,
      \result_9_13_reg_568_reg[31]\(5) => \result_9_13_reg_568_reg_n_3_[27]\,
      \result_9_13_reg_568_reg[31]\(4) => \result_9_13_reg_568_reg_n_3_[26]\,
      \result_9_13_reg_568_reg[31]\(3) => \result_9_13_reg_568_reg_n_3_[25]\,
      \result_9_13_reg_568_reg[31]\(2) => \result_9_13_reg_568_reg_n_3_[24]\,
      \result_9_13_reg_568_reg[31]\(1) => \result_9_13_reg_568_reg_n_3_[23]\,
      \result_9_13_reg_568_reg[31]\(0) => \result_9_13_reg_568_reg_n_3_[22]\,
      \result_9_15_reg_579_reg[31]\(9) => \result_9_15_reg_579_reg_n_3_[31]\,
      \result_9_15_reg_579_reg[31]\(8) => \result_9_15_reg_579_reg_n_3_[30]\,
      \result_9_15_reg_579_reg[31]\(7) => \result_9_15_reg_579_reg_n_3_[29]\,
      \result_9_15_reg_579_reg[31]\(6) => \result_9_15_reg_579_reg_n_3_[28]\,
      \result_9_15_reg_579_reg[31]\(5) => \result_9_15_reg_579_reg_n_3_[27]\,
      \result_9_15_reg_579_reg[31]\(4) => \result_9_15_reg_579_reg_n_3_[26]\,
      \result_9_15_reg_579_reg[31]\(3) => \result_9_15_reg_579_reg_n_3_[25]\,
      \result_9_15_reg_579_reg[31]\(2) => \result_9_15_reg_579_reg_n_3_[24]\,
      \result_9_15_reg_579_reg[31]\(1) => \result_9_15_reg_579_reg_n_3_[23]\,
      \result_9_15_reg_579_reg[31]\(0) => \result_9_15_reg_579_reg_n_3_[22]\,
      \result_9_17_reg_590_reg[31]\(31) => \result_9_17_reg_590_reg_n_3_[31]\,
      \result_9_17_reg_590_reg[31]\(30) => \result_9_17_reg_590_reg_n_3_[30]\,
      \result_9_17_reg_590_reg[31]\(29) => \result_9_17_reg_590_reg_n_3_[29]\,
      \result_9_17_reg_590_reg[31]\(28) => \result_9_17_reg_590_reg_n_3_[28]\,
      \result_9_17_reg_590_reg[31]\(27) => \result_9_17_reg_590_reg_n_3_[27]\,
      \result_9_17_reg_590_reg[31]\(26) => \result_9_17_reg_590_reg_n_3_[26]\,
      \result_9_17_reg_590_reg[31]\(25) => \result_9_17_reg_590_reg_n_3_[25]\,
      \result_9_17_reg_590_reg[31]\(24) => \result_9_17_reg_590_reg_n_3_[24]\,
      \result_9_17_reg_590_reg[31]\(23) => \result_9_17_reg_590_reg_n_3_[23]\,
      \result_9_17_reg_590_reg[31]\(22) => \result_9_17_reg_590_reg_n_3_[22]\,
      \result_9_17_reg_590_reg[31]\(21) => \result_9_17_reg_590_reg_n_3_[21]\,
      \result_9_17_reg_590_reg[31]\(20) => \result_9_17_reg_590_reg_n_3_[20]\,
      \result_9_17_reg_590_reg[31]\(19) => \result_9_17_reg_590_reg_n_3_[19]\,
      \result_9_17_reg_590_reg[31]\(18) => \result_9_17_reg_590_reg_n_3_[18]\,
      \result_9_17_reg_590_reg[31]\(17) => \result_9_17_reg_590_reg_n_3_[17]\,
      \result_9_17_reg_590_reg[31]\(16) => \result_9_17_reg_590_reg_n_3_[16]\,
      \result_9_17_reg_590_reg[31]\(15) => \result_9_17_reg_590_reg_n_3_[15]\,
      \result_9_17_reg_590_reg[31]\(14) => \result_9_17_reg_590_reg_n_3_[14]\,
      \result_9_17_reg_590_reg[31]\(13) => \result_9_17_reg_590_reg_n_3_[13]\,
      \result_9_17_reg_590_reg[31]\(12) => \result_9_17_reg_590_reg_n_3_[12]\,
      \result_9_17_reg_590_reg[31]\(11) => \result_9_17_reg_590_reg_n_3_[11]\,
      \result_9_17_reg_590_reg[31]\(10) => \result_9_17_reg_590_reg_n_3_[10]\,
      \result_9_17_reg_590_reg[31]\(9) => \result_9_17_reg_590_reg_n_3_[9]\,
      \result_9_17_reg_590_reg[31]\(8) => \result_9_17_reg_590_reg_n_3_[8]\,
      \result_9_17_reg_590_reg[31]\(7) => \result_9_17_reg_590_reg_n_3_[7]\,
      \result_9_17_reg_590_reg[31]\(6) => \result_9_17_reg_590_reg_n_3_[6]\,
      \result_9_17_reg_590_reg[31]\(5) => \result_9_17_reg_590_reg_n_3_[5]\,
      \result_9_17_reg_590_reg[31]\(4) => \result_9_17_reg_590_reg_n_3_[4]\,
      \result_9_17_reg_590_reg[31]\(3) => \result_9_17_reg_590_reg_n_3_[3]\,
      \result_9_17_reg_590_reg[31]\(2) => \result_9_17_reg_590_reg_n_3_[2]\,
      \result_9_17_reg_590_reg[31]\(1) => \result_9_17_reg_590_reg_n_3_[1]\,
      \result_9_17_reg_590_reg[31]\(0) => \result_9_17_reg_590_reg_n_3_[0]\,
      \result_9_20_reg_535_reg[31]\(9) => \result_9_20_reg_535_reg_n_3_[31]\,
      \result_9_20_reg_535_reg[31]\(8) => \result_9_20_reg_535_reg_n_3_[30]\,
      \result_9_20_reg_535_reg[31]\(7) => \result_9_20_reg_535_reg_n_3_[29]\,
      \result_9_20_reg_535_reg[31]\(6) => \result_9_20_reg_535_reg_n_3_[28]\,
      \result_9_20_reg_535_reg[31]\(5) => \result_9_20_reg_535_reg_n_3_[27]\,
      \result_9_20_reg_535_reg[31]\(4) => \result_9_20_reg_535_reg_n_3_[26]\,
      \result_9_20_reg_535_reg[31]\(3) => \result_9_20_reg_535_reg_n_3_[25]\,
      \result_9_20_reg_535_reg[31]\(2) => \result_9_20_reg_535_reg_n_3_[24]\,
      \result_9_20_reg_535_reg[31]\(1) => \result_9_20_reg_535_reg_n_3_[23]\,
      \result_9_20_reg_535_reg[31]\(0) => \result_9_20_reg_535_reg_n_3_[22]\,
      \result_9_2_reg_491_reg[31]\(9) => \result_9_2_reg_491_reg_n_3_[31]\,
      \result_9_2_reg_491_reg[31]\(8) => \result_9_2_reg_491_reg_n_3_[30]\,
      \result_9_2_reg_491_reg[31]\(7) => \result_9_2_reg_491_reg_n_3_[29]\,
      \result_9_2_reg_491_reg[31]\(6) => \result_9_2_reg_491_reg_n_3_[28]\,
      \result_9_2_reg_491_reg[31]\(5) => \result_9_2_reg_491_reg_n_3_[27]\,
      \result_9_2_reg_491_reg[31]\(4) => \result_9_2_reg_491_reg_n_3_[26]\,
      \result_9_2_reg_491_reg[31]\(3) => \result_9_2_reg_491_reg_n_3_[25]\,
      \result_9_2_reg_491_reg[31]\(2) => \result_9_2_reg_491_reg_n_3_[24]\,
      \result_9_2_reg_491_reg[31]\(1) => \result_9_2_reg_491_reg_n_3_[23]\,
      \result_9_2_reg_491_reg[31]\(0) => \result_9_2_reg_491_reg_n_3_[22]\,
      \result_9_3_reg_546_reg[31]\(9) => \result_9_3_reg_546_reg_n_3_[31]\,
      \result_9_3_reg_546_reg[31]\(8) => \result_9_3_reg_546_reg_n_3_[30]\,
      \result_9_3_reg_546_reg[31]\(7) => \result_9_3_reg_546_reg_n_3_[29]\,
      \result_9_3_reg_546_reg[31]\(6) => \result_9_3_reg_546_reg_n_3_[28]\,
      \result_9_3_reg_546_reg[31]\(5) => \result_9_3_reg_546_reg_n_3_[27]\,
      \result_9_3_reg_546_reg[31]\(4) => \result_9_3_reg_546_reg_n_3_[26]\,
      \result_9_3_reg_546_reg[31]\(3) => \result_9_3_reg_546_reg_n_3_[25]\,
      \result_9_3_reg_546_reg[31]\(2) => \result_9_3_reg_546_reg_n_3_[24]\,
      \result_9_3_reg_546_reg[31]\(1) => \result_9_3_reg_546_reg_n_3_[23]\,
      \result_9_3_reg_546_reg[31]\(0) => \result_9_3_reg_546_reg_n_3_[22]\,
      result_9_4_reg_613_reg(9 downto 0) => result_9_4_reg_613_reg(31 downto 22),
      \result_9_4_reg_613_reg[23]\(1) => grp_fixed_point_mul_fu_746_n_128,
      \result_9_4_reg_613_reg[23]\(0) => grp_fixed_point_mul_fu_746_n_129,
      \result_9_4_reg_613_reg[27]\(3) => grp_fixed_point_mul_fu_746_n_124,
      \result_9_4_reg_613_reg[27]\(2) => grp_fixed_point_mul_fu_746_n_125,
      \result_9_4_reg_613_reg[27]\(1) => grp_fixed_point_mul_fu_746_n_126,
      \result_9_4_reg_613_reg[27]\(0) => grp_fixed_point_mul_fu_746_n_127,
      \result_9_4_reg_613_reg[31]\(3) => grp_fixed_point_mul_fu_746_n_40,
      \result_9_4_reg_613_reg[31]\(2) => grp_fixed_point_mul_fu_746_n_41,
      \result_9_4_reg_613_reg[31]\(1) => grp_fixed_point_mul_fu_746_n_42,
      \result_9_4_reg_613_reg[31]\(0) => grp_fixed_point_mul_fu_746_n_43,
      \result_9_7_reg_513_reg[31]\(9) => \result_9_7_reg_513_reg_n_3_[31]\,
      \result_9_7_reg_513_reg[31]\(8) => \result_9_7_reg_513_reg_n_3_[30]\,
      \result_9_7_reg_513_reg[31]\(7) => \result_9_7_reg_513_reg_n_3_[29]\,
      \result_9_7_reg_513_reg[31]\(6) => \result_9_7_reg_513_reg_n_3_[28]\,
      \result_9_7_reg_513_reg[31]\(5) => \result_9_7_reg_513_reg_n_3_[27]\,
      \result_9_7_reg_513_reg[31]\(4) => \result_9_7_reg_513_reg_n_3_[26]\,
      \result_9_7_reg_513_reg[31]\(3) => \result_9_7_reg_513_reg_n_3_[25]\,
      \result_9_7_reg_513_reg[31]\(2) => \result_9_7_reg_513_reg_n_3_[24]\,
      \result_9_7_reg_513_reg[31]\(1) => \result_9_7_reg_513_reg_n_3_[23]\,
      \result_9_7_reg_513_reg[31]\(0) => \result_9_7_reg_513_reg_n_3_[22]\,
      \result_9_9_reg_524_reg[31]\(9) => \result_9_9_reg_524_reg_n_3_[31]\,
      \result_9_9_reg_524_reg[31]\(8) => \result_9_9_reg_524_reg_n_3_[30]\,
      \result_9_9_reg_524_reg[31]\(7) => \result_9_9_reg_524_reg_n_3_[29]\,
      \result_9_9_reg_524_reg[31]\(6) => \result_9_9_reg_524_reg_n_3_[28]\,
      \result_9_9_reg_524_reg[31]\(5) => \result_9_9_reg_524_reg_n_3_[27]\,
      \result_9_9_reg_524_reg[31]\(4) => \result_9_9_reg_524_reg_n_3_[26]\,
      \result_9_9_reg_524_reg[31]\(3) => \result_9_9_reg_524_reg_n_3_[25]\,
      \result_9_9_reg_524_reg[31]\(2) => \result_9_9_reg_524_reg_n_3_[24]\,
      \result_9_9_reg_524_reg[31]\(1) => \result_9_9_reg_524_reg_n_3_[23]\,
      \result_9_9_reg_524_reg[31]\(0) => \result_9_9_reg_524_reg_n_3_[22]\,
      \tmp_3_reg_137_reg[21]_0\(0) => grp_fixed_point_mul_fu_760_n_4,
      \tmp_3_reg_137_reg[21]_1\(0) => grp_fixed_point_mul_fu_767_n_4,
      \tmp_3_reg_137_reg[21]_2\(0) => grp_fixed_point_mul_fu_774_n_4,
      \tmp_3_reg_137_reg[21]_3\(0) => grp_fixed_point_mul_fu_781_n_4,
      \tmp_3_reg_137_reg[21]_4\(0) => grp_fixed_point_mul_fu_788_n_4,
      \tmp_3_reg_137_reg[21]_5\(0) => grp_fixed_point_mul_fu_795_n_4,
      \tmp_3_reg_137_reg[21]_6\(0) => grp_fixed_point_mul_fu_802_n_4,
      \tmp_3_reg_137_reg[21]_7\(0) => grp_fixed_point_mul_fu_809_n_4,
      weight_0_q0(0) => weight_0_q0(31)
    );
grp_fixed_point_mul_fu_753: entity work.design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_1
     port map (
      CO(0) => grp_fixed_point_mul_fu_753_n_5,
      D(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_759,
      D(30 downto 0) => b_assign_fu_66_p3_7(30 downto 0),
      O(3) => grp_fixed_point_mul_fu_753_n_6,
      O(2) => grp_fixed_point_mul_fu_753_n_7,
      O(1) => grp_fixed_point_mul_fu_753_n_8,
      O(0) => grp_fixed_point_mul_fu_753_n_9,
      Q(30 downto 0) => inStream_V_data_V_0_payload_A(30 downto 0),
      S(3) => grp_fixed_point_mul_fu_746_n_8,
      S(2) => grp_fixed_point_mul_fu_746_n_9,
      S(1) => grp_fixed_point_mul_fu_746_n_10,
      S(0) => grp_fixed_point_mul_fu_746_n_11,
      \a_assign_reg_127_reg[4]_0\ => grp_fixed_point_mul_fu_753_n_4,
      \ap_CS_fsm_reg[4]\(0) => ap_CS_fsm_state6,
      ap_clk => ap_clk,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0\ => grp_fixed_point_mul_fu_746_n_7,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0_0\(1) => grp_fixed_point_mul_fu_746_n_80,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0_0\(0) => grp_fixed_point_mul_fu_746_n_81,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0_1\(3) => grp_fixed_point_mul_fu_746_n_76,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0_1\(2) => grp_fixed_point_mul_fu_746_n_77,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0_1\(1) => grp_fixed_point_mul_fu_746_n_78,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep__0_1\(0) => grp_fixed_point_mul_fu_746_n_79,
      ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) => ap_pipeline_reg_pp0_iter6_b_read_reg_117(31),
      in0(0) => a_assign_reg_127(0),
      \inStream_V_data_V_0_payload_A_reg[31]_rep\ => \inStream_V_data_V_0_payload_A_reg[31]_rep_n_3\,
      \inStream_V_data_V_0_payload_B_reg[30]\(30 downto 0) => inStream_V_data_V_0_payload_B(30 downto 0),
      \inStream_V_data_V_0_payload_B_reg[31]_rep\ => \inStream_V_data_V_0_payload_B_reg[31]_rep_n_3\,
      \inStream_V_data_V_0_payload_B_reg[31]_rep_0\ => grp_fixed_point_mul_fu_746_n_130,
      inStream_V_data_V_0_sel_rd_reg_rep => inStream_V_data_V_0_sel_rd_reg_rep_n_3,
      \inStream_V_data_V_0_sel_rd_reg_rep__0\ => \inStream_V_data_V_0_sel_rd_reg_rep__0_n_3\,
      \inStream_V_data_V_0_sel_rd_reg_rep__1\ => \inStream_V_data_V_0_sel_rd_reg_rep__1_n_3\,
      \inStream_V_data_V_0_sel_rd_reg_rep__3\ => \inStream_V_data_V_0_sel_rd_reg_rep__3_n_3\,
      p_66_in => p_66_in,
      result_1_4_reg_701_reg(21 downto 0) => result_1_4_reg_701_reg(21 downto 0),
      \result_1_4_reg_701_reg[11]\(3) => grp_fixed_point_mul_fu_753_n_14,
      \result_1_4_reg_701_reg[11]\(2) => grp_fixed_point_mul_fu_753_n_15,
      \result_1_4_reg_701_reg[11]\(1) => grp_fixed_point_mul_fu_753_n_16,
      \result_1_4_reg_701_reg[11]\(0) => grp_fixed_point_mul_fu_753_n_17,
      \result_1_4_reg_701_reg[15]\(3) => grp_fixed_point_mul_fu_753_n_18,
      \result_1_4_reg_701_reg[15]\(2) => grp_fixed_point_mul_fu_753_n_19,
      \result_1_4_reg_701_reg[15]\(1) => grp_fixed_point_mul_fu_753_n_20,
      \result_1_4_reg_701_reg[15]\(0) => grp_fixed_point_mul_fu_753_n_21,
      \result_1_4_reg_701_reg[19]\(3) => grp_fixed_point_mul_fu_753_n_22,
      \result_1_4_reg_701_reg[19]\(2) => grp_fixed_point_mul_fu_753_n_23,
      \result_1_4_reg_701_reg[19]\(1) => grp_fixed_point_mul_fu_753_n_24,
      \result_1_4_reg_701_reg[19]\(0) => grp_fixed_point_mul_fu_753_n_25,
      \result_1_4_reg_701_reg[23]\(3) => grp_fixed_point_mul_fu_753_n_26,
      \result_1_4_reg_701_reg[23]\(2) => grp_fixed_point_mul_fu_753_n_27,
      \result_1_4_reg_701_reg[23]\(1) => grp_fixed_point_mul_fu_753_n_28,
      \result_1_4_reg_701_reg[23]\(0) => grp_fixed_point_mul_fu_753_n_29,
      \result_1_4_reg_701_reg[27]\(3) => grp_fixed_point_mul_fu_753_n_30,
      \result_1_4_reg_701_reg[27]\(2) => grp_fixed_point_mul_fu_753_n_31,
      \result_1_4_reg_701_reg[27]\(1) => grp_fixed_point_mul_fu_753_n_32,
      \result_1_4_reg_701_reg[27]\(0) => grp_fixed_point_mul_fu_753_n_33,
      \result_1_4_reg_701_reg[31]\(3) => grp_fixed_point_mul_fu_753_n_34,
      \result_1_4_reg_701_reg[31]\(2) => grp_fixed_point_mul_fu_753_n_35,
      \result_1_4_reg_701_reg[31]\(1) => grp_fixed_point_mul_fu_753_n_36,
      \result_1_4_reg_701_reg[31]\(0) => grp_fixed_point_mul_fu_753_n_37,
      \result_1_4_reg_701_reg[7]\(3) => grp_fixed_point_mul_fu_753_n_10,
      \result_1_4_reg_701_reg[7]\(2) => grp_fixed_point_mul_fu_753_n_11,
      \result_1_4_reg_701_reg[7]\(1) => grp_fixed_point_mul_fu_753_n_12,
      \result_1_4_reg_701_reg[7]\(0) => grp_fixed_point_mul_fu_753_n_13,
      \result_9_15_reg_579_reg[21]\(21) => \result_9_15_reg_579_reg_n_3_[21]\,
      \result_9_15_reg_579_reg[21]\(20) => \result_9_15_reg_579_reg_n_3_[20]\,
      \result_9_15_reg_579_reg[21]\(19) => \result_9_15_reg_579_reg_n_3_[19]\,
      \result_9_15_reg_579_reg[21]\(18) => \result_9_15_reg_579_reg_n_3_[18]\,
      \result_9_15_reg_579_reg[21]\(17) => \result_9_15_reg_579_reg_n_3_[17]\,
      \result_9_15_reg_579_reg[21]\(16) => \result_9_15_reg_579_reg_n_3_[16]\,
      \result_9_15_reg_579_reg[21]\(15) => \result_9_15_reg_579_reg_n_3_[15]\,
      \result_9_15_reg_579_reg[21]\(14) => \result_9_15_reg_579_reg_n_3_[14]\,
      \result_9_15_reg_579_reg[21]\(13) => \result_9_15_reg_579_reg_n_3_[13]\,
      \result_9_15_reg_579_reg[21]\(12) => \result_9_15_reg_579_reg_n_3_[12]\,
      \result_9_15_reg_579_reg[21]\(11) => \result_9_15_reg_579_reg_n_3_[11]\,
      \result_9_15_reg_579_reg[21]\(10) => \result_9_15_reg_579_reg_n_3_[10]\,
      \result_9_15_reg_579_reg[21]\(9) => \result_9_15_reg_579_reg_n_3_[9]\,
      \result_9_15_reg_579_reg[21]\(8) => \result_9_15_reg_579_reg_n_3_[8]\,
      \result_9_15_reg_579_reg[21]\(7) => \result_9_15_reg_579_reg_n_3_[7]\,
      \result_9_15_reg_579_reg[21]\(6) => \result_9_15_reg_579_reg_n_3_[6]\,
      \result_9_15_reg_579_reg[21]\(5) => \result_9_15_reg_579_reg_n_3_[5]\,
      \result_9_15_reg_579_reg[21]\(4) => \result_9_15_reg_579_reg_n_3_[4]\,
      \result_9_15_reg_579_reg[21]\(3) => \result_9_15_reg_579_reg_n_3_[3]\,
      \result_9_15_reg_579_reg[21]\(2) => \result_9_15_reg_579_reg_n_3_[2]\,
      \result_9_15_reg_579_reg[21]\(1) => \result_9_15_reg_579_reg_n_3_[1]\,
      \result_9_15_reg_579_reg[21]\(0) => \result_9_15_reg_579_reg_n_3_[0]\,
      weight_1_q0(0) => weight_1_q0(31)
    );
grp_fixed_point_mul_fu_760: entity work.design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_2
     port map (
      D(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_791,
      D(30 downto 0) => b_assign_fu_66_p3_6(30 downto 0),
      O(3) => grp_fixed_point_mul_fu_760_n_5,
      O(2) => grp_fixed_point_mul_fu_760_n_6,
      O(1) => grp_fixed_point_mul_fu_760_n_7,
      O(0) => grp_fixed_point_mul_fu_760_n_8,
      Q(29 downto 0) => inStream_V_data_V_0_payload_A(30 downto 1),
      \ap_CS_fsm_reg[4]\(0) => ap_CS_fsm_state6,
      ap_clk => ap_clk,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\ => grp_fixed_point_mul_fu_746_n_6,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0\(1) => grp_fixed_point_mul_fu_746_n_86,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0\(0) => grp_fixed_point_mul_fu_746_n_87,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1\(3) => grp_fixed_point_mul_fu_746_n_82,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1\(2) => grp_fixed_point_mul_fu_746_n_83,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1\(1) => grp_fixed_point_mul_fu_746_n_84,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1\(0) => grp_fixed_point_mul_fu_746_n_85,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2\(3) => grp_fixed_point_mul_fu_746_n_12,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2\(2) => grp_fixed_point_mul_fu_746_n_13,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2\(1) => grp_fixed_point_mul_fu_746_n_14,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2\(0) => grp_fixed_point_mul_fu_746_n_15,
      ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) => ap_pipeline_reg_pp0_iter6_b_read_reg_117_9(31),
      in0(0) => a_assign_reg_127(0),
      \inStream_V_data_V_0_payload_A_reg[31]_rep\ => \inStream_V_data_V_0_payload_A_reg[31]_rep_n_3\,
      \inStream_V_data_V_0_payload_A_reg[31]_rep__0\ => \inStream_V_data_V_0_payload_A_reg[31]_rep__0_n_3\,
      \inStream_V_data_V_0_payload_B_reg[30]\(29 downto 0) => inStream_V_data_V_0_payload_B(30 downto 1),
      \inStream_V_data_V_0_payload_B_reg[31]_rep\ => \inStream_V_data_V_0_payload_B_reg[31]_rep_n_3\,
      \inStream_V_data_V_0_payload_B_reg[31]_rep_0\ => grp_fixed_point_mul_fu_746_n_130,
      \inStream_V_data_V_0_payload_B_reg[31]_rep__0\ => \inStream_V_data_V_0_payload_B_reg[31]_rep__0_n_3\,
      inStream_V_data_V_0_sel_rd_reg_rep => inStream_V_data_V_0_sel_rd_reg_rep_n_3,
      inStream_V_data_V_0_sel_rd_reg_rep_0 => grp_fixed_point_mul_fu_753_n_4,
      \inStream_V_data_V_0_sel_rd_reg_rep__0\ => \inStream_V_data_V_0_sel_rd_reg_rep__0_n_3\,
      \inStream_V_data_V_0_sel_rd_reg_rep__1\ => \inStream_V_data_V_0_sel_rd_reg_rep__1_n_3\,
      \inStream_V_data_V_0_sel_rd_reg_rep__3\ => \inStream_V_data_V_0_sel_rd_reg_rep__3_n_3\,
      p_66_in => p_66_in,
      result_2_4_reg_690_reg(21 downto 0) => result_2_4_reg_690_reg(21 downto 0),
      \result_2_4_reg_690_reg[11]\(3) => grp_fixed_point_mul_fu_760_n_13,
      \result_2_4_reg_690_reg[11]\(2) => grp_fixed_point_mul_fu_760_n_14,
      \result_2_4_reg_690_reg[11]\(1) => grp_fixed_point_mul_fu_760_n_15,
      \result_2_4_reg_690_reg[11]\(0) => grp_fixed_point_mul_fu_760_n_16,
      \result_2_4_reg_690_reg[15]\(3) => grp_fixed_point_mul_fu_760_n_17,
      \result_2_4_reg_690_reg[15]\(2) => grp_fixed_point_mul_fu_760_n_18,
      \result_2_4_reg_690_reg[15]\(1) => grp_fixed_point_mul_fu_760_n_19,
      \result_2_4_reg_690_reg[15]\(0) => grp_fixed_point_mul_fu_760_n_20,
      \result_2_4_reg_690_reg[19]\(3) => grp_fixed_point_mul_fu_760_n_21,
      \result_2_4_reg_690_reg[19]\(2) => grp_fixed_point_mul_fu_760_n_22,
      \result_2_4_reg_690_reg[19]\(1) => grp_fixed_point_mul_fu_760_n_23,
      \result_2_4_reg_690_reg[19]\(0) => grp_fixed_point_mul_fu_760_n_24,
      \result_2_4_reg_690_reg[23]\(3) => grp_fixed_point_mul_fu_760_n_25,
      \result_2_4_reg_690_reg[23]\(2) => grp_fixed_point_mul_fu_760_n_26,
      \result_2_4_reg_690_reg[23]\(1) => grp_fixed_point_mul_fu_760_n_27,
      \result_2_4_reg_690_reg[23]\(0) => grp_fixed_point_mul_fu_760_n_28,
      \result_2_4_reg_690_reg[27]\(3) => grp_fixed_point_mul_fu_760_n_29,
      \result_2_4_reg_690_reg[27]\(2) => grp_fixed_point_mul_fu_760_n_30,
      \result_2_4_reg_690_reg[27]\(1) => grp_fixed_point_mul_fu_760_n_31,
      \result_2_4_reg_690_reg[27]\(0) => grp_fixed_point_mul_fu_760_n_32,
      \result_2_4_reg_690_reg[31]\(0) => grp_fixed_point_mul_fu_760_n_4,
      \result_2_4_reg_690_reg[31]_0\(3) => grp_fixed_point_mul_fu_760_n_33,
      \result_2_4_reg_690_reg[31]_0\(2) => grp_fixed_point_mul_fu_760_n_34,
      \result_2_4_reg_690_reg[31]_0\(1) => grp_fixed_point_mul_fu_760_n_35,
      \result_2_4_reg_690_reg[31]_0\(0) => grp_fixed_point_mul_fu_760_n_36,
      \result_2_4_reg_690_reg[7]\(3) => grp_fixed_point_mul_fu_760_n_9,
      \result_2_4_reg_690_reg[7]\(2) => grp_fixed_point_mul_fu_760_n_10,
      \result_2_4_reg_690_reg[7]\(1) => grp_fixed_point_mul_fu_760_n_11,
      \result_2_4_reg_690_reg[7]\(0) => grp_fixed_point_mul_fu_760_n_12,
      \result_9_13_reg_568_reg[21]\(21) => \result_9_13_reg_568_reg_n_3_[21]\,
      \result_9_13_reg_568_reg[21]\(20) => \result_9_13_reg_568_reg_n_3_[20]\,
      \result_9_13_reg_568_reg[21]\(19) => \result_9_13_reg_568_reg_n_3_[19]\,
      \result_9_13_reg_568_reg[21]\(18) => \result_9_13_reg_568_reg_n_3_[18]\,
      \result_9_13_reg_568_reg[21]\(17) => \result_9_13_reg_568_reg_n_3_[17]\,
      \result_9_13_reg_568_reg[21]\(16) => \result_9_13_reg_568_reg_n_3_[16]\,
      \result_9_13_reg_568_reg[21]\(15) => \result_9_13_reg_568_reg_n_3_[15]\,
      \result_9_13_reg_568_reg[21]\(14) => \result_9_13_reg_568_reg_n_3_[14]\,
      \result_9_13_reg_568_reg[21]\(13) => \result_9_13_reg_568_reg_n_3_[13]\,
      \result_9_13_reg_568_reg[21]\(12) => \result_9_13_reg_568_reg_n_3_[12]\,
      \result_9_13_reg_568_reg[21]\(11) => \result_9_13_reg_568_reg_n_3_[11]\,
      \result_9_13_reg_568_reg[21]\(10) => \result_9_13_reg_568_reg_n_3_[10]\,
      \result_9_13_reg_568_reg[21]\(9) => \result_9_13_reg_568_reg_n_3_[9]\,
      \result_9_13_reg_568_reg[21]\(8) => \result_9_13_reg_568_reg_n_3_[8]\,
      \result_9_13_reg_568_reg[21]\(7) => \result_9_13_reg_568_reg_n_3_[7]\,
      \result_9_13_reg_568_reg[21]\(6) => \result_9_13_reg_568_reg_n_3_[6]\,
      \result_9_13_reg_568_reg[21]\(5) => \result_9_13_reg_568_reg_n_3_[5]\,
      \result_9_13_reg_568_reg[21]\(4) => \result_9_13_reg_568_reg_n_3_[4]\,
      \result_9_13_reg_568_reg[21]\(3) => \result_9_13_reg_568_reg_n_3_[3]\,
      \result_9_13_reg_568_reg[21]\(2) => \result_9_13_reg_568_reg_n_3_[2]\,
      \result_9_13_reg_568_reg[21]\(1) => \result_9_13_reg_568_reg_n_3_[1]\,
      \result_9_13_reg_568_reg[21]\(0) => \result_9_13_reg_568_reg_n_3_[0]\,
      weight_2_q0(0) => weight_2_q0(31)
    );
grp_fixed_point_mul_fu_767: entity work.design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_3
     port map (
      D(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_823,
      D(30 downto 0) => b_assign_fu_66_p3_5(30 downto 0),
      O(3) => grp_fixed_point_mul_fu_767_n_5,
      O(2) => grp_fixed_point_mul_fu_767_n_6,
      O(1) => grp_fixed_point_mul_fu_767_n_7,
      O(0) => grp_fixed_point_mul_fu_767_n_8,
      Q(30 downto 0) => inStream_V_data_V_0_payload_A(31 downto 1),
      \ap_CS_fsm_reg[4]\(0) => ap_CS_fsm_state6,
      ap_clk => ap_clk,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\ => grp_fixed_point_mul_fu_746_n_6,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0\(1) => grp_fixed_point_mul_fu_746_n_92,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0\(0) => grp_fixed_point_mul_fu_746_n_93,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1\(3) => grp_fixed_point_mul_fu_746_n_88,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1\(2) => grp_fixed_point_mul_fu_746_n_89,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1\(1) => grp_fixed_point_mul_fu_746_n_90,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1\(0) => grp_fixed_point_mul_fu_746_n_91,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2\(3) => grp_fixed_point_mul_fu_746_n_16,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2\(2) => grp_fixed_point_mul_fu_746_n_17,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2\(1) => grp_fixed_point_mul_fu_746_n_18,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2\(0) => grp_fixed_point_mul_fu_746_n_19,
      ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) => ap_pipeline_reg_pp0_iter6_b_read_reg_117_10(31),
      in0(0) => a_assign_reg_127(0),
      \inStream_V_data_V_0_payload_A_reg[31]_rep\ => \inStream_V_data_V_0_payload_A_reg[31]_rep_n_3\,
      \inStream_V_data_V_0_payload_A_reg[31]_rep__0\ => \inStream_V_data_V_0_payload_A_reg[31]_rep__0_n_3\,
      \inStream_V_data_V_0_payload_B_reg[31]\(30 downto 0) => inStream_V_data_V_0_payload_B(31 downto 1),
      \inStream_V_data_V_0_payload_B_reg[31]_rep\ => \inStream_V_data_V_0_payload_B_reg[31]_rep_n_3\,
      \inStream_V_data_V_0_payload_B_reg[31]_rep_0\ => grp_fixed_point_mul_fu_746_n_130,
      \inStream_V_data_V_0_payload_B_reg[31]_rep__0\ => \inStream_V_data_V_0_payload_B_reg[31]_rep__0_n_3\,
      inStream_V_data_V_0_sel_rd_reg_rep => inStream_V_data_V_0_sel_rd_reg_rep_n_3,
      inStream_V_data_V_0_sel_rd_reg_rep_0 => grp_fixed_point_mul_fu_753_n_4,
      \inStream_V_data_V_0_sel_rd_reg_rep__0\ => \inStream_V_data_V_0_sel_rd_reg_rep__0_n_3\,
      \inStream_V_data_V_0_sel_rd_reg_rep__1\ => \inStream_V_data_V_0_sel_rd_reg_rep__1_n_3\,
      \inStream_V_data_V_0_sel_rd_reg_rep__2\ => \inStream_V_data_V_0_sel_rd_reg_rep__2_n_3\,
      \inStream_V_data_V_0_sel_rd_reg_rep__3\ => \inStream_V_data_V_0_sel_rd_reg_rep__3_n_3\,
      p_66_in => p_66_in,
      result_3_4_reg_679_reg(21 downto 0) => result_3_4_reg_679_reg(21 downto 0),
      \result_3_4_reg_679_reg[11]\(3) => grp_fixed_point_mul_fu_767_n_13,
      \result_3_4_reg_679_reg[11]\(2) => grp_fixed_point_mul_fu_767_n_14,
      \result_3_4_reg_679_reg[11]\(1) => grp_fixed_point_mul_fu_767_n_15,
      \result_3_4_reg_679_reg[11]\(0) => grp_fixed_point_mul_fu_767_n_16,
      \result_3_4_reg_679_reg[15]\(3) => grp_fixed_point_mul_fu_767_n_17,
      \result_3_4_reg_679_reg[15]\(2) => grp_fixed_point_mul_fu_767_n_18,
      \result_3_4_reg_679_reg[15]\(1) => grp_fixed_point_mul_fu_767_n_19,
      \result_3_4_reg_679_reg[15]\(0) => grp_fixed_point_mul_fu_767_n_20,
      \result_3_4_reg_679_reg[19]\(3) => grp_fixed_point_mul_fu_767_n_21,
      \result_3_4_reg_679_reg[19]\(2) => grp_fixed_point_mul_fu_767_n_22,
      \result_3_4_reg_679_reg[19]\(1) => grp_fixed_point_mul_fu_767_n_23,
      \result_3_4_reg_679_reg[19]\(0) => grp_fixed_point_mul_fu_767_n_24,
      \result_3_4_reg_679_reg[23]\(3) => grp_fixed_point_mul_fu_767_n_25,
      \result_3_4_reg_679_reg[23]\(2) => grp_fixed_point_mul_fu_767_n_26,
      \result_3_4_reg_679_reg[23]\(1) => grp_fixed_point_mul_fu_767_n_27,
      \result_3_4_reg_679_reg[23]\(0) => grp_fixed_point_mul_fu_767_n_28,
      \result_3_4_reg_679_reg[27]\(3) => grp_fixed_point_mul_fu_767_n_29,
      \result_3_4_reg_679_reg[27]\(2) => grp_fixed_point_mul_fu_767_n_30,
      \result_3_4_reg_679_reg[27]\(1) => grp_fixed_point_mul_fu_767_n_31,
      \result_3_4_reg_679_reg[27]\(0) => grp_fixed_point_mul_fu_767_n_32,
      \result_3_4_reg_679_reg[31]\(0) => grp_fixed_point_mul_fu_767_n_4,
      \result_3_4_reg_679_reg[31]_0\(3) => grp_fixed_point_mul_fu_767_n_33,
      \result_3_4_reg_679_reg[31]_0\(2) => grp_fixed_point_mul_fu_767_n_34,
      \result_3_4_reg_679_reg[31]_0\(1) => grp_fixed_point_mul_fu_767_n_35,
      \result_3_4_reg_679_reg[31]_0\(0) => grp_fixed_point_mul_fu_767_n_36,
      \result_3_4_reg_679_reg[7]\(3) => grp_fixed_point_mul_fu_767_n_9,
      \result_3_4_reg_679_reg[7]\(2) => grp_fixed_point_mul_fu_767_n_10,
      \result_3_4_reg_679_reg[7]\(1) => grp_fixed_point_mul_fu_767_n_11,
      \result_3_4_reg_679_reg[7]\(0) => grp_fixed_point_mul_fu_767_n_12,
      \result_9_11_reg_557_reg[21]\(21) => \result_9_11_reg_557_reg_n_3_[21]\,
      \result_9_11_reg_557_reg[21]\(20) => \result_9_11_reg_557_reg_n_3_[20]\,
      \result_9_11_reg_557_reg[21]\(19) => \result_9_11_reg_557_reg_n_3_[19]\,
      \result_9_11_reg_557_reg[21]\(18) => \result_9_11_reg_557_reg_n_3_[18]\,
      \result_9_11_reg_557_reg[21]\(17) => \result_9_11_reg_557_reg_n_3_[17]\,
      \result_9_11_reg_557_reg[21]\(16) => \result_9_11_reg_557_reg_n_3_[16]\,
      \result_9_11_reg_557_reg[21]\(15) => \result_9_11_reg_557_reg_n_3_[15]\,
      \result_9_11_reg_557_reg[21]\(14) => \result_9_11_reg_557_reg_n_3_[14]\,
      \result_9_11_reg_557_reg[21]\(13) => \result_9_11_reg_557_reg_n_3_[13]\,
      \result_9_11_reg_557_reg[21]\(12) => \result_9_11_reg_557_reg_n_3_[12]\,
      \result_9_11_reg_557_reg[21]\(11) => \result_9_11_reg_557_reg_n_3_[11]\,
      \result_9_11_reg_557_reg[21]\(10) => \result_9_11_reg_557_reg_n_3_[10]\,
      \result_9_11_reg_557_reg[21]\(9) => \result_9_11_reg_557_reg_n_3_[9]\,
      \result_9_11_reg_557_reg[21]\(8) => \result_9_11_reg_557_reg_n_3_[8]\,
      \result_9_11_reg_557_reg[21]\(7) => \result_9_11_reg_557_reg_n_3_[7]\,
      \result_9_11_reg_557_reg[21]\(6) => \result_9_11_reg_557_reg_n_3_[6]\,
      \result_9_11_reg_557_reg[21]\(5) => \result_9_11_reg_557_reg_n_3_[5]\,
      \result_9_11_reg_557_reg[21]\(4) => \result_9_11_reg_557_reg_n_3_[4]\,
      \result_9_11_reg_557_reg[21]\(3) => \result_9_11_reg_557_reg_n_3_[3]\,
      \result_9_11_reg_557_reg[21]\(2) => \result_9_11_reg_557_reg_n_3_[2]\,
      \result_9_11_reg_557_reg[21]\(1) => \result_9_11_reg_557_reg_n_3_[1]\,
      \result_9_11_reg_557_reg[21]\(0) => \result_9_11_reg_557_reg_n_3_[0]\,
      weight_3_q0(0) => weight_3_q0(31)
    );
grp_fixed_point_mul_fu_774: entity work.design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_4
     port map (
      D(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_855,
      D(30 downto 0) => b_assign_fu_66_p3_4(30 downto 0),
      O(3) => grp_fixed_point_mul_fu_774_n_5,
      O(2) => grp_fixed_point_mul_fu_774_n_6,
      O(1) => grp_fixed_point_mul_fu_774_n_7,
      O(0) => grp_fixed_point_mul_fu_774_n_8,
      Q(30 downto 0) => inStream_V_data_V_0_payload_A(31 downto 1),
      \ap_CS_fsm_reg[4]\(0) => ap_CS_fsm_state6,
      ap_clk => ap_clk,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\ => grp_fixed_point_mul_fu_746_n_6,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0\(1) => grp_fixed_point_mul_fu_746_n_98,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0\(0) => grp_fixed_point_mul_fu_746_n_99,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1\(3) => grp_fixed_point_mul_fu_746_n_94,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1\(2) => grp_fixed_point_mul_fu_746_n_95,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1\(1) => grp_fixed_point_mul_fu_746_n_96,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1\(0) => grp_fixed_point_mul_fu_746_n_97,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2\(3) => grp_fixed_point_mul_fu_746_n_20,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2\(2) => grp_fixed_point_mul_fu_746_n_21,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2\(1) => grp_fixed_point_mul_fu_746_n_22,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2\(0) => grp_fixed_point_mul_fu_746_n_23,
      ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) => ap_pipeline_reg_pp0_iter6_b_read_reg_117_11(31),
      in0(0) => a_assign_reg_127(0),
      \inStream_V_data_V_0_payload_A_reg[31]_rep\ => \inStream_V_data_V_0_payload_A_reg[31]_rep_n_3\,
      \inStream_V_data_V_0_payload_A_reg[31]_rep__0\ => \inStream_V_data_V_0_payload_A_reg[31]_rep__0_n_3\,
      \inStream_V_data_V_0_payload_B_reg[31]\(30 downto 0) => inStream_V_data_V_0_payload_B(31 downto 1),
      \inStream_V_data_V_0_payload_B_reg[31]_rep\ => \inStream_V_data_V_0_payload_B_reg[31]_rep_n_3\,
      \inStream_V_data_V_0_payload_B_reg[31]_rep_0\ => grp_fixed_point_mul_fu_746_n_130,
      \inStream_V_data_V_0_payload_B_reg[31]_rep__0\ => \inStream_V_data_V_0_payload_B_reg[31]_rep__0_n_3\,
      inStream_V_data_V_0_sel_rd_reg_rep => inStream_V_data_V_0_sel_rd_reg_rep_n_3,
      inStream_V_data_V_0_sel_rd_reg_rep_0 => grp_fixed_point_mul_fu_753_n_4,
      \inStream_V_data_V_0_sel_rd_reg_rep__0\ => \inStream_V_data_V_0_sel_rd_reg_rep__0_n_3\,
      \inStream_V_data_V_0_sel_rd_reg_rep__2\ => \inStream_V_data_V_0_sel_rd_reg_rep__2_n_3\,
      \inStream_V_data_V_0_sel_rd_reg_rep__3\ => \inStream_V_data_V_0_sel_rd_reg_rep__3_n_3\,
      p_66_in => p_66_in,
      result_4_4_reg_668_reg(21 downto 0) => result_4_4_reg_668_reg(21 downto 0),
      \result_4_4_reg_668_reg[11]\(3) => grp_fixed_point_mul_fu_774_n_13,
      \result_4_4_reg_668_reg[11]\(2) => grp_fixed_point_mul_fu_774_n_14,
      \result_4_4_reg_668_reg[11]\(1) => grp_fixed_point_mul_fu_774_n_15,
      \result_4_4_reg_668_reg[11]\(0) => grp_fixed_point_mul_fu_774_n_16,
      \result_4_4_reg_668_reg[15]\(3) => grp_fixed_point_mul_fu_774_n_17,
      \result_4_4_reg_668_reg[15]\(2) => grp_fixed_point_mul_fu_774_n_18,
      \result_4_4_reg_668_reg[15]\(1) => grp_fixed_point_mul_fu_774_n_19,
      \result_4_4_reg_668_reg[15]\(0) => grp_fixed_point_mul_fu_774_n_20,
      \result_4_4_reg_668_reg[19]\(3) => grp_fixed_point_mul_fu_774_n_21,
      \result_4_4_reg_668_reg[19]\(2) => grp_fixed_point_mul_fu_774_n_22,
      \result_4_4_reg_668_reg[19]\(1) => grp_fixed_point_mul_fu_774_n_23,
      \result_4_4_reg_668_reg[19]\(0) => grp_fixed_point_mul_fu_774_n_24,
      \result_4_4_reg_668_reg[23]\(3) => grp_fixed_point_mul_fu_774_n_25,
      \result_4_4_reg_668_reg[23]\(2) => grp_fixed_point_mul_fu_774_n_26,
      \result_4_4_reg_668_reg[23]\(1) => grp_fixed_point_mul_fu_774_n_27,
      \result_4_4_reg_668_reg[23]\(0) => grp_fixed_point_mul_fu_774_n_28,
      \result_4_4_reg_668_reg[27]\(3) => grp_fixed_point_mul_fu_774_n_29,
      \result_4_4_reg_668_reg[27]\(2) => grp_fixed_point_mul_fu_774_n_30,
      \result_4_4_reg_668_reg[27]\(1) => grp_fixed_point_mul_fu_774_n_31,
      \result_4_4_reg_668_reg[27]\(0) => grp_fixed_point_mul_fu_774_n_32,
      \result_4_4_reg_668_reg[31]\(0) => grp_fixed_point_mul_fu_774_n_4,
      \result_4_4_reg_668_reg[31]_0\(3) => grp_fixed_point_mul_fu_774_n_33,
      \result_4_4_reg_668_reg[31]_0\(2) => grp_fixed_point_mul_fu_774_n_34,
      \result_4_4_reg_668_reg[31]_0\(1) => grp_fixed_point_mul_fu_774_n_35,
      \result_4_4_reg_668_reg[31]_0\(0) => grp_fixed_point_mul_fu_774_n_36,
      \result_4_4_reg_668_reg[7]\(3) => grp_fixed_point_mul_fu_774_n_9,
      \result_4_4_reg_668_reg[7]\(2) => grp_fixed_point_mul_fu_774_n_10,
      \result_4_4_reg_668_reg[7]\(1) => grp_fixed_point_mul_fu_774_n_11,
      \result_4_4_reg_668_reg[7]\(0) => grp_fixed_point_mul_fu_774_n_12,
      \result_9_3_reg_546_reg[21]\(21) => \result_9_3_reg_546_reg_n_3_[21]\,
      \result_9_3_reg_546_reg[21]\(20) => \result_9_3_reg_546_reg_n_3_[20]\,
      \result_9_3_reg_546_reg[21]\(19) => \result_9_3_reg_546_reg_n_3_[19]\,
      \result_9_3_reg_546_reg[21]\(18) => \result_9_3_reg_546_reg_n_3_[18]\,
      \result_9_3_reg_546_reg[21]\(17) => \result_9_3_reg_546_reg_n_3_[17]\,
      \result_9_3_reg_546_reg[21]\(16) => \result_9_3_reg_546_reg_n_3_[16]\,
      \result_9_3_reg_546_reg[21]\(15) => \result_9_3_reg_546_reg_n_3_[15]\,
      \result_9_3_reg_546_reg[21]\(14) => \result_9_3_reg_546_reg_n_3_[14]\,
      \result_9_3_reg_546_reg[21]\(13) => \result_9_3_reg_546_reg_n_3_[13]\,
      \result_9_3_reg_546_reg[21]\(12) => \result_9_3_reg_546_reg_n_3_[12]\,
      \result_9_3_reg_546_reg[21]\(11) => \result_9_3_reg_546_reg_n_3_[11]\,
      \result_9_3_reg_546_reg[21]\(10) => \result_9_3_reg_546_reg_n_3_[10]\,
      \result_9_3_reg_546_reg[21]\(9) => \result_9_3_reg_546_reg_n_3_[9]\,
      \result_9_3_reg_546_reg[21]\(8) => \result_9_3_reg_546_reg_n_3_[8]\,
      \result_9_3_reg_546_reg[21]\(7) => \result_9_3_reg_546_reg_n_3_[7]\,
      \result_9_3_reg_546_reg[21]\(6) => \result_9_3_reg_546_reg_n_3_[6]\,
      \result_9_3_reg_546_reg[21]\(5) => \result_9_3_reg_546_reg_n_3_[5]\,
      \result_9_3_reg_546_reg[21]\(4) => \result_9_3_reg_546_reg_n_3_[4]\,
      \result_9_3_reg_546_reg[21]\(3) => \result_9_3_reg_546_reg_n_3_[3]\,
      \result_9_3_reg_546_reg[21]\(2) => \result_9_3_reg_546_reg_n_3_[2]\,
      \result_9_3_reg_546_reg[21]\(1) => \result_9_3_reg_546_reg_n_3_[1]\,
      \result_9_3_reg_546_reg[21]\(0) => \result_9_3_reg_546_reg_n_3_[0]\,
      weight_4_q0(0) => weight_4_q0(31)
    );
grp_fixed_point_mul_fu_781: entity work.design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_5
     port map (
      D(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_887,
      D(30 downto 0) => b_assign_fu_66_p3_3(30 downto 0),
      O(3) => grp_fixed_point_mul_fu_781_n_5,
      O(2) => grp_fixed_point_mul_fu_781_n_6,
      O(1) => grp_fixed_point_mul_fu_781_n_7,
      O(0) => grp_fixed_point_mul_fu_781_n_8,
      Q(30 downto 0) => inStream_V_data_V_0_payload_A(31 downto 1),
      \ap_CS_fsm_reg[4]\(0) => ap_CS_fsm_state6,
      ap_clk => ap_clk,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep\ => grp_fixed_point_mul_fu_746_n_6,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0\(1) => grp_fixed_point_mul_fu_746_n_104,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_0\(0) => grp_fixed_point_mul_fu_746_n_105,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1\(3) => grp_fixed_point_mul_fu_746_n_100,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1\(2) => grp_fixed_point_mul_fu_746_n_101,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1\(1) => grp_fixed_point_mul_fu_746_n_102,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_1\(0) => grp_fixed_point_mul_fu_746_n_103,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2\(3) => grp_fixed_point_mul_fu_746_n_24,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2\(2) => grp_fixed_point_mul_fu_746_n_25,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2\(1) => grp_fixed_point_mul_fu_746_n_26,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_rep_2\(0) => grp_fixed_point_mul_fu_746_n_27,
      ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) => ap_pipeline_reg_pp0_iter6_b_read_reg_117_12(31),
      in0(0) => a_assign_reg_127(0),
      \inStream_V_data_V_0_payload_A_reg[31]_rep\ => \inStream_V_data_V_0_payload_A_reg[31]_rep_n_3\,
      \inStream_V_data_V_0_payload_A_reg[31]_rep__0\ => \inStream_V_data_V_0_payload_A_reg[31]_rep__0_n_3\,
      \inStream_V_data_V_0_payload_B_reg[31]\(30 downto 0) => inStream_V_data_V_0_payload_B(31 downto 1),
      \inStream_V_data_V_0_payload_B_reg[31]_rep\ => \inStream_V_data_V_0_payload_B_reg[31]_rep_n_3\,
      \inStream_V_data_V_0_payload_B_reg[31]_rep_0\ => grp_fixed_point_mul_fu_746_n_130,
      \inStream_V_data_V_0_payload_B_reg[31]_rep__0\ => \inStream_V_data_V_0_payload_B_reg[31]_rep__0_n_3\,
      inStream_V_data_V_0_sel_rd_reg_rep => inStream_V_data_V_0_sel_rd_reg_rep_n_3,
      inStream_V_data_V_0_sel_rd_reg_rep_0 => grp_fixed_point_mul_fu_753_n_4,
      \inStream_V_data_V_0_sel_rd_reg_rep__0\ => \inStream_V_data_V_0_sel_rd_reg_rep__0_n_3\,
      \inStream_V_data_V_0_sel_rd_reg_rep__2\ => \inStream_V_data_V_0_sel_rd_reg_rep__2_n_3\,
      \inStream_V_data_V_0_sel_rd_reg_rep__3\ => \inStream_V_data_V_0_sel_rd_reg_rep__3_n_3\,
      p_66_in => p_66_in,
      result_5_4_reg_657_reg(21 downto 0) => result_5_4_reg_657_reg(21 downto 0),
      \result_5_4_reg_657_reg[11]\(3) => grp_fixed_point_mul_fu_781_n_13,
      \result_5_4_reg_657_reg[11]\(2) => grp_fixed_point_mul_fu_781_n_14,
      \result_5_4_reg_657_reg[11]\(1) => grp_fixed_point_mul_fu_781_n_15,
      \result_5_4_reg_657_reg[11]\(0) => grp_fixed_point_mul_fu_781_n_16,
      \result_5_4_reg_657_reg[15]\(3) => grp_fixed_point_mul_fu_781_n_17,
      \result_5_4_reg_657_reg[15]\(2) => grp_fixed_point_mul_fu_781_n_18,
      \result_5_4_reg_657_reg[15]\(1) => grp_fixed_point_mul_fu_781_n_19,
      \result_5_4_reg_657_reg[15]\(0) => grp_fixed_point_mul_fu_781_n_20,
      \result_5_4_reg_657_reg[19]\(3) => grp_fixed_point_mul_fu_781_n_21,
      \result_5_4_reg_657_reg[19]\(2) => grp_fixed_point_mul_fu_781_n_22,
      \result_5_4_reg_657_reg[19]\(1) => grp_fixed_point_mul_fu_781_n_23,
      \result_5_4_reg_657_reg[19]\(0) => grp_fixed_point_mul_fu_781_n_24,
      \result_5_4_reg_657_reg[23]\(3) => grp_fixed_point_mul_fu_781_n_25,
      \result_5_4_reg_657_reg[23]\(2) => grp_fixed_point_mul_fu_781_n_26,
      \result_5_4_reg_657_reg[23]\(1) => grp_fixed_point_mul_fu_781_n_27,
      \result_5_4_reg_657_reg[23]\(0) => grp_fixed_point_mul_fu_781_n_28,
      \result_5_4_reg_657_reg[27]\(3) => grp_fixed_point_mul_fu_781_n_29,
      \result_5_4_reg_657_reg[27]\(2) => grp_fixed_point_mul_fu_781_n_30,
      \result_5_4_reg_657_reg[27]\(1) => grp_fixed_point_mul_fu_781_n_31,
      \result_5_4_reg_657_reg[27]\(0) => grp_fixed_point_mul_fu_781_n_32,
      \result_5_4_reg_657_reg[31]\(0) => grp_fixed_point_mul_fu_781_n_4,
      \result_5_4_reg_657_reg[31]_0\(3) => grp_fixed_point_mul_fu_781_n_33,
      \result_5_4_reg_657_reg[31]_0\(2) => grp_fixed_point_mul_fu_781_n_34,
      \result_5_4_reg_657_reg[31]_0\(1) => grp_fixed_point_mul_fu_781_n_35,
      \result_5_4_reg_657_reg[31]_0\(0) => grp_fixed_point_mul_fu_781_n_36,
      \result_5_4_reg_657_reg[7]\(3) => grp_fixed_point_mul_fu_781_n_9,
      \result_5_4_reg_657_reg[7]\(2) => grp_fixed_point_mul_fu_781_n_10,
      \result_5_4_reg_657_reg[7]\(1) => grp_fixed_point_mul_fu_781_n_11,
      \result_5_4_reg_657_reg[7]\(0) => grp_fixed_point_mul_fu_781_n_12,
      \result_9_20_reg_535_reg[21]\(21) => \result_9_20_reg_535_reg_n_3_[21]\,
      \result_9_20_reg_535_reg[21]\(20) => \result_9_20_reg_535_reg_n_3_[20]\,
      \result_9_20_reg_535_reg[21]\(19) => \result_9_20_reg_535_reg_n_3_[19]\,
      \result_9_20_reg_535_reg[21]\(18) => \result_9_20_reg_535_reg_n_3_[18]\,
      \result_9_20_reg_535_reg[21]\(17) => \result_9_20_reg_535_reg_n_3_[17]\,
      \result_9_20_reg_535_reg[21]\(16) => \result_9_20_reg_535_reg_n_3_[16]\,
      \result_9_20_reg_535_reg[21]\(15) => \result_9_20_reg_535_reg_n_3_[15]\,
      \result_9_20_reg_535_reg[21]\(14) => \result_9_20_reg_535_reg_n_3_[14]\,
      \result_9_20_reg_535_reg[21]\(13) => \result_9_20_reg_535_reg_n_3_[13]\,
      \result_9_20_reg_535_reg[21]\(12) => \result_9_20_reg_535_reg_n_3_[12]\,
      \result_9_20_reg_535_reg[21]\(11) => \result_9_20_reg_535_reg_n_3_[11]\,
      \result_9_20_reg_535_reg[21]\(10) => \result_9_20_reg_535_reg_n_3_[10]\,
      \result_9_20_reg_535_reg[21]\(9) => \result_9_20_reg_535_reg_n_3_[9]\,
      \result_9_20_reg_535_reg[21]\(8) => \result_9_20_reg_535_reg_n_3_[8]\,
      \result_9_20_reg_535_reg[21]\(7) => \result_9_20_reg_535_reg_n_3_[7]\,
      \result_9_20_reg_535_reg[21]\(6) => \result_9_20_reg_535_reg_n_3_[6]\,
      \result_9_20_reg_535_reg[21]\(5) => \result_9_20_reg_535_reg_n_3_[5]\,
      \result_9_20_reg_535_reg[21]\(4) => \result_9_20_reg_535_reg_n_3_[4]\,
      \result_9_20_reg_535_reg[21]\(3) => \result_9_20_reg_535_reg_n_3_[3]\,
      \result_9_20_reg_535_reg[21]\(2) => \result_9_20_reg_535_reg_n_3_[2]\,
      \result_9_20_reg_535_reg[21]\(1) => \result_9_20_reg_535_reg_n_3_[1]\,
      \result_9_20_reg_535_reg[21]\(0) => \result_9_20_reg_535_reg_n_3_[0]\,
      weight_5_q0(0) => weight_5_q0(31)
    );
grp_fixed_point_mul_fu_788: entity work.design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_6
     port map (
      D(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_919,
      D(30 downto 0) => b_assign_fu_66_p3_2(30 downto 0),
      O(3) => grp_fixed_point_mul_fu_788_n_5,
      O(2) => grp_fixed_point_mul_fu_788_n_6,
      O(1) => grp_fixed_point_mul_fu_788_n_7,
      O(0) => grp_fixed_point_mul_fu_788_n_8,
      Q(30 downto 0) => inStream_V_data_V_0_payload_A(31 downto 1),
      \ap_CS_fsm_reg[4]\(0) => ap_CS_fsm_state6,
      ap_clk => ap_clk,
      ap_pipeline_reg_pp0_iter6_a_read_reg_122(0) => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0\(1) => grp_fixed_point_mul_fu_746_n_110,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0\(0) => grp_fixed_point_mul_fu_746_n_111,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0\(3) => grp_fixed_point_mul_fu_746_n_106,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0\(2) => grp_fixed_point_mul_fu_746_n_107,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0\(1) => grp_fixed_point_mul_fu_746_n_108,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0\(0) => grp_fixed_point_mul_fu_746_n_109,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1\(3) => grp_fixed_point_mul_fu_746_n_28,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1\(2) => grp_fixed_point_mul_fu_746_n_29,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1\(1) => grp_fixed_point_mul_fu_746_n_30,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1\(0) => grp_fixed_point_mul_fu_746_n_31,
      ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) => ap_pipeline_reg_pp0_iter6_b_read_reg_117_13(31),
      in0(0) => a_assign_reg_127(0),
      \inStream_V_data_V_0_payload_A_reg[31]_rep\ => \inStream_V_data_V_0_payload_A_reg[31]_rep_n_3\,
      \inStream_V_data_V_0_payload_A_reg[31]_rep__0\ => \inStream_V_data_V_0_payload_A_reg[31]_rep__0_n_3\,
      \inStream_V_data_V_0_payload_B_reg[31]\(30 downto 0) => inStream_V_data_V_0_payload_B(31 downto 1),
      \inStream_V_data_V_0_payload_B_reg[31]_rep\ => \inStream_V_data_V_0_payload_B_reg[31]_rep_n_3\,
      \inStream_V_data_V_0_payload_B_reg[31]_rep_0\ => grp_fixed_point_mul_fu_746_n_130,
      \inStream_V_data_V_0_payload_B_reg[31]_rep__0\ => \inStream_V_data_V_0_payload_B_reg[31]_rep__0_n_3\,
      inStream_V_data_V_0_sel_rd_reg_rep => inStream_V_data_V_0_sel_rd_reg_rep_n_3,
      inStream_V_data_V_0_sel_rd_reg_rep_0 => grp_fixed_point_mul_fu_753_n_4,
      \inStream_V_data_V_0_sel_rd_reg_rep__0\ => \inStream_V_data_V_0_sel_rd_reg_rep__0_n_3\,
      \inStream_V_data_V_0_sel_rd_reg_rep__1\ => \inStream_V_data_V_0_sel_rd_reg_rep__1_n_3\,
      \inStream_V_data_V_0_sel_rd_reg_rep__2\ => \inStream_V_data_V_0_sel_rd_reg_rep__2_n_3\,
      \inStream_V_data_V_0_sel_rd_reg_rep__3\ => \inStream_V_data_V_0_sel_rd_reg_rep__3_n_3\,
      p_66_in => p_66_in,
      result_6_4_reg_646_reg(21 downto 0) => result_6_4_reg_646_reg(21 downto 0),
      \result_6_4_reg_646_reg[11]\(3) => grp_fixed_point_mul_fu_788_n_13,
      \result_6_4_reg_646_reg[11]\(2) => grp_fixed_point_mul_fu_788_n_14,
      \result_6_4_reg_646_reg[11]\(1) => grp_fixed_point_mul_fu_788_n_15,
      \result_6_4_reg_646_reg[11]\(0) => grp_fixed_point_mul_fu_788_n_16,
      \result_6_4_reg_646_reg[15]\(3) => grp_fixed_point_mul_fu_788_n_17,
      \result_6_4_reg_646_reg[15]\(2) => grp_fixed_point_mul_fu_788_n_18,
      \result_6_4_reg_646_reg[15]\(1) => grp_fixed_point_mul_fu_788_n_19,
      \result_6_4_reg_646_reg[15]\(0) => grp_fixed_point_mul_fu_788_n_20,
      \result_6_4_reg_646_reg[19]\(3) => grp_fixed_point_mul_fu_788_n_21,
      \result_6_4_reg_646_reg[19]\(2) => grp_fixed_point_mul_fu_788_n_22,
      \result_6_4_reg_646_reg[19]\(1) => grp_fixed_point_mul_fu_788_n_23,
      \result_6_4_reg_646_reg[19]\(0) => grp_fixed_point_mul_fu_788_n_24,
      \result_6_4_reg_646_reg[23]\(3) => grp_fixed_point_mul_fu_788_n_25,
      \result_6_4_reg_646_reg[23]\(2) => grp_fixed_point_mul_fu_788_n_26,
      \result_6_4_reg_646_reg[23]\(1) => grp_fixed_point_mul_fu_788_n_27,
      \result_6_4_reg_646_reg[23]\(0) => grp_fixed_point_mul_fu_788_n_28,
      \result_6_4_reg_646_reg[27]\(3) => grp_fixed_point_mul_fu_788_n_29,
      \result_6_4_reg_646_reg[27]\(2) => grp_fixed_point_mul_fu_788_n_30,
      \result_6_4_reg_646_reg[27]\(1) => grp_fixed_point_mul_fu_788_n_31,
      \result_6_4_reg_646_reg[27]\(0) => grp_fixed_point_mul_fu_788_n_32,
      \result_6_4_reg_646_reg[31]\(0) => grp_fixed_point_mul_fu_788_n_4,
      \result_6_4_reg_646_reg[31]_0\(3) => grp_fixed_point_mul_fu_788_n_33,
      \result_6_4_reg_646_reg[31]_0\(2) => grp_fixed_point_mul_fu_788_n_34,
      \result_6_4_reg_646_reg[31]_0\(1) => grp_fixed_point_mul_fu_788_n_35,
      \result_6_4_reg_646_reg[31]_0\(0) => grp_fixed_point_mul_fu_788_n_36,
      \result_6_4_reg_646_reg[7]\(3) => grp_fixed_point_mul_fu_788_n_9,
      \result_6_4_reg_646_reg[7]\(2) => grp_fixed_point_mul_fu_788_n_10,
      \result_6_4_reg_646_reg[7]\(1) => grp_fixed_point_mul_fu_788_n_11,
      \result_6_4_reg_646_reg[7]\(0) => grp_fixed_point_mul_fu_788_n_12,
      \result_9_9_reg_524_reg[21]\(21) => \result_9_9_reg_524_reg_n_3_[21]\,
      \result_9_9_reg_524_reg[21]\(20) => \result_9_9_reg_524_reg_n_3_[20]\,
      \result_9_9_reg_524_reg[21]\(19) => \result_9_9_reg_524_reg_n_3_[19]\,
      \result_9_9_reg_524_reg[21]\(18) => \result_9_9_reg_524_reg_n_3_[18]\,
      \result_9_9_reg_524_reg[21]\(17) => \result_9_9_reg_524_reg_n_3_[17]\,
      \result_9_9_reg_524_reg[21]\(16) => \result_9_9_reg_524_reg_n_3_[16]\,
      \result_9_9_reg_524_reg[21]\(15) => \result_9_9_reg_524_reg_n_3_[15]\,
      \result_9_9_reg_524_reg[21]\(14) => \result_9_9_reg_524_reg_n_3_[14]\,
      \result_9_9_reg_524_reg[21]\(13) => \result_9_9_reg_524_reg_n_3_[13]\,
      \result_9_9_reg_524_reg[21]\(12) => \result_9_9_reg_524_reg_n_3_[12]\,
      \result_9_9_reg_524_reg[21]\(11) => \result_9_9_reg_524_reg_n_3_[11]\,
      \result_9_9_reg_524_reg[21]\(10) => \result_9_9_reg_524_reg_n_3_[10]\,
      \result_9_9_reg_524_reg[21]\(9) => \result_9_9_reg_524_reg_n_3_[9]\,
      \result_9_9_reg_524_reg[21]\(8) => \result_9_9_reg_524_reg_n_3_[8]\,
      \result_9_9_reg_524_reg[21]\(7) => \result_9_9_reg_524_reg_n_3_[7]\,
      \result_9_9_reg_524_reg[21]\(6) => \result_9_9_reg_524_reg_n_3_[6]\,
      \result_9_9_reg_524_reg[21]\(5) => \result_9_9_reg_524_reg_n_3_[5]\,
      \result_9_9_reg_524_reg[21]\(4) => \result_9_9_reg_524_reg_n_3_[4]\,
      \result_9_9_reg_524_reg[21]\(3) => \result_9_9_reg_524_reg_n_3_[3]\,
      \result_9_9_reg_524_reg[21]\(2) => \result_9_9_reg_524_reg_n_3_[2]\,
      \result_9_9_reg_524_reg[21]\(1) => \result_9_9_reg_524_reg_n_3_[1]\,
      \result_9_9_reg_524_reg[21]\(0) => \result_9_9_reg_524_reg_n_3_[0]\,
      weight_6_q0(0) => weight_6_q0(31)
    );
grp_fixed_point_mul_fu_795: entity work.design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_7
     port map (
      D(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_951,
      D(30 downto 0) => b_assign_fu_66_p3_1(30 downto 0),
      O(3) => grp_fixed_point_mul_fu_795_n_5,
      O(2) => grp_fixed_point_mul_fu_795_n_6,
      O(1) => grp_fixed_point_mul_fu_795_n_7,
      O(0) => grp_fixed_point_mul_fu_795_n_8,
      Q(30 downto 0) => inStream_V_data_V_0_payload_A(31 downto 1),
      \ap_CS_fsm_reg[4]\(0) => ap_CS_fsm_state6,
      ap_clk => ap_clk,
      ap_pipeline_reg_pp0_iter6_a_read_reg_122(0) => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0\(1) => grp_fixed_point_mul_fu_746_n_116,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0\(0) => grp_fixed_point_mul_fu_746_n_117,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0\(3) => grp_fixed_point_mul_fu_746_n_112,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0\(2) => grp_fixed_point_mul_fu_746_n_113,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0\(1) => grp_fixed_point_mul_fu_746_n_114,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0\(0) => grp_fixed_point_mul_fu_746_n_115,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1\(3) => grp_fixed_point_mul_fu_746_n_32,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1\(2) => grp_fixed_point_mul_fu_746_n_33,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1\(1) => grp_fixed_point_mul_fu_746_n_34,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1\(0) => grp_fixed_point_mul_fu_746_n_35,
      ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) => ap_pipeline_reg_pp0_iter6_b_read_reg_117_14(31),
      in0(0) => a_assign_reg_127(0),
      \inStream_V_data_V_0_payload_A_reg[31]_rep\ => \inStream_V_data_V_0_payload_A_reg[31]_rep_n_3\,
      \inStream_V_data_V_0_payload_A_reg[31]_rep__0\ => \inStream_V_data_V_0_payload_A_reg[31]_rep__0_n_3\,
      \inStream_V_data_V_0_payload_B_reg[31]\(30 downto 0) => inStream_V_data_V_0_payload_B(31 downto 1),
      \inStream_V_data_V_0_payload_B_reg[31]_rep\ => \inStream_V_data_V_0_payload_B_reg[31]_rep_n_3\,
      \inStream_V_data_V_0_payload_B_reg[31]_rep_0\ => grp_fixed_point_mul_fu_746_n_130,
      \inStream_V_data_V_0_payload_B_reg[31]_rep__0\ => \inStream_V_data_V_0_payload_B_reg[31]_rep__0_n_3\,
      inStream_V_data_V_0_sel_rd_reg_rep => inStream_V_data_V_0_sel_rd_reg_rep_n_3,
      inStream_V_data_V_0_sel_rd_reg_rep_0 => grp_fixed_point_mul_fu_753_n_4,
      \inStream_V_data_V_0_sel_rd_reg_rep__1\ => \inStream_V_data_V_0_sel_rd_reg_rep__1_n_3\,
      \inStream_V_data_V_0_sel_rd_reg_rep__2\ => \inStream_V_data_V_0_sel_rd_reg_rep__2_n_3\,
      p_66_in => p_66_in,
      result_7_4_reg_635_reg(21 downto 0) => result_7_4_reg_635_reg(21 downto 0),
      \result_7_4_reg_635_reg[11]\(3) => grp_fixed_point_mul_fu_795_n_13,
      \result_7_4_reg_635_reg[11]\(2) => grp_fixed_point_mul_fu_795_n_14,
      \result_7_4_reg_635_reg[11]\(1) => grp_fixed_point_mul_fu_795_n_15,
      \result_7_4_reg_635_reg[11]\(0) => grp_fixed_point_mul_fu_795_n_16,
      \result_7_4_reg_635_reg[15]\(3) => grp_fixed_point_mul_fu_795_n_17,
      \result_7_4_reg_635_reg[15]\(2) => grp_fixed_point_mul_fu_795_n_18,
      \result_7_4_reg_635_reg[15]\(1) => grp_fixed_point_mul_fu_795_n_19,
      \result_7_4_reg_635_reg[15]\(0) => grp_fixed_point_mul_fu_795_n_20,
      \result_7_4_reg_635_reg[19]\(3) => grp_fixed_point_mul_fu_795_n_21,
      \result_7_4_reg_635_reg[19]\(2) => grp_fixed_point_mul_fu_795_n_22,
      \result_7_4_reg_635_reg[19]\(1) => grp_fixed_point_mul_fu_795_n_23,
      \result_7_4_reg_635_reg[19]\(0) => grp_fixed_point_mul_fu_795_n_24,
      \result_7_4_reg_635_reg[23]\(3) => grp_fixed_point_mul_fu_795_n_25,
      \result_7_4_reg_635_reg[23]\(2) => grp_fixed_point_mul_fu_795_n_26,
      \result_7_4_reg_635_reg[23]\(1) => grp_fixed_point_mul_fu_795_n_27,
      \result_7_4_reg_635_reg[23]\(0) => grp_fixed_point_mul_fu_795_n_28,
      \result_7_4_reg_635_reg[27]\(3) => grp_fixed_point_mul_fu_795_n_29,
      \result_7_4_reg_635_reg[27]\(2) => grp_fixed_point_mul_fu_795_n_30,
      \result_7_4_reg_635_reg[27]\(1) => grp_fixed_point_mul_fu_795_n_31,
      \result_7_4_reg_635_reg[27]\(0) => grp_fixed_point_mul_fu_795_n_32,
      \result_7_4_reg_635_reg[31]\(0) => grp_fixed_point_mul_fu_795_n_4,
      \result_7_4_reg_635_reg[31]_0\(3) => grp_fixed_point_mul_fu_795_n_33,
      \result_7_4_reg_635_reg[31]_0\(2) => grp_fixed_point_mul_fu_795_n_34,
      \result_7_4_reg_635_reg[31]_0\(1) => grp_fixed_point_mul_fu_795_n_35,
      \result_7_4_reg_635_reg[31]_0\(0) => grp_fixed_point_mul_fu_795_n_36,
      \result_7_4_reg_635_reg[7]\(3) => grp_fixed_point_mul_fu_795_n_9,
      \result_7_4_reg_635_reg[7]\(2) => grp_fixed_point_mul_fu_795_n_10,
      \result_7_4_reg_635_reg[7]\(1) => grp_fixed_point_mul_fu_795_n_11,
      \result_7_4_reg_635_reg[7]\(0) => grp_fixed_point_mul_fu_795_n_12,
      \result_9_7_reg_513_reg[21]\(21) => \result_9_7_reg_513_reg_n_3_[21]\,
      \result_9_7_reg_513_reg[21]\(20) => \result_9_7_reg_513_reg_n_3_[20]\,
      \result_9_7_reg_513_reg[21]\(19) => \result_9_7_reg_513_reg_n_3_[19]\,
      \result_9_7_reg_513_reg[21]\(18) => \result_9_7_reg_513_reg_n_3_[18]\,
      \result_9_7_reg_513_reg[21]\(17) => \result_9_7_reg_513_reg_n_3_[17]\,
      \result_9_7_reg_513_reg[21]\(16) => \result_9_7_reg_513_reg_n_3_[16]\,
      \result_9_7_reg_513_reg[21]\(15) => \result_9_7_reg_513_reg_n_3_[15]\,
      \result_9_7_reg_513_reg[21]\(14) => \result_9_7_reg_513_reg_n_3_[14]\,
      \result_9_7_reg_513_reg[21]\(13) => \result_9_7_reg_513_reg_n_3_[13]\,
      \result_9_7_reg_513_reg[21]\(12) => \result_9_7_reg_513_reg_n_3_[12]\,
      \result_9_7_reg_513_reg[21]\(11) => \result_9_7_reg_513_reg_n_3_[11]\,
      \result_9_7_reg_513_reg[21]\(10) => \result_9_7_reg_513_reg_n_3_[10]\,
      \result_9_7_reg_513_reg[21]\(9) => \result_9_7_reg_513_reg_n_3_[9]\,
      \result_9_7_reg_513_reg[21]\(8) => \result_9_7_reg_513_reg_n_3_[8]\,
      \result_9_7_reg_513_reg[21]\(7) => \result_9_7_reg_513_reg_n_3_[7]\,
      \result_9_7_reg_513_reg[21]\(6) => \result_9_7_reg_513_reg_n_3_[6]\,
      \result_9_7_reg_513_reg[21]\(5) => \result_9_7_reg_513_reg_n_3_[5]\,
      \result_9_7_reg_513_reg[21]\(4) => \result_9_7_reg_513_reg_n_3_[4]\,
      \result_9_7_reg_513_reg[21]\(3) => \result_9_7_reg_513_reg_n_3_[3]\,
      \result_9_7_reg_513_reg[21]\(2) => \result_9_7_reg_513_reg_n_3_[2]\,
      \result_9_7_reg_513_reg[21]\(1) => \result_9_7_reg_513_reg_n_3_[1]\,
      \result_9_7_reg_513_reg[21]\(0) => \result_9_7_reg_513_reg_n_3_[0]\,
      weight_7_q0(0) => weight_7_q0(31)
    );
grp_fixed_point_mul_fu_802: entity work.design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_8
     port map (
      D(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_983,
      D(30 downto 0) => b_assign_fu_66_p3_0(30 downto 0),
      O(3) => grp_fixed_point_mul_fu_802_n_5,
      O(2) => grp_fixed_point_mul_fu_802_n_6,
      O(1) => grp_fixed_point_mul_fu_802_n_7,
      O(0) => grp_fixed_point_mul_fu_802_n_8,
      Q(30 downto 0) => inStream_V_data_V_0_payload_A(31 downto 1),
      \ap_CS_fsm_reg[4]\(0) => ap_CS_fsm_state6,
      ap_clk => ap_clk,
      ap_pipeline_reg_pp0_iter6_a_read_reg_122(0) => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0\(1) => grp_fixed_point_mul_fu_746_n_122,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0\(0) => grp_fixed_point_mul_fu_746_n_123,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0\(3) => grp_fixed_point_mul_fu_746_n_118,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0\(2) => grp_fixed_point_mul_fu_746_n_119,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0\(1) => grp_fixed_point_mul_fu_746_n_120,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0\(0) => grp_fixed_point_mul_fu_746_n_121,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1\(3) => grp_fixed_point_mul_fu_746_n_36,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1\(2) => grp_fixed_point_mul_fu_746_n_37,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1\(1) => grp_fixed_point_mul_fu_746_n_38,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1\(0) => grp_fixed_point_mul_fu_746_n_39,
      ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) => ap_pipeline_reg_pp0_iter6_b_read_reg_117_15(31),
      in0(0) => a_assign_reg_127(0),
      \inStream_V_data_V_0_payload_A_reg[31]_rep\ => \inStream_V_data_V_0_payload_A_reg[31]_rep_n_3\,
      \inStream_V_data_V_0_payload_A_reg[31]_rep__0\ => \inStream_V_data_V_0_payload_A_reg[31]_rep__0_n_3\,
      \inStream_V_data_V_0_payload_B_reg[31]\(30 downto 0) => inStream_V_data_V_0_payload_B(31 downto 1),
      \inStream_V_data_V_0_payload_B_reg[31]_rep\ => \inStream_V_data_V_0_payload_B_reg[31]_rep_n_3\,
      \inStream_V_data_V_0_payload_B_reg[31]_rep_0\ => grp_fixed_point_mul_fu_746_n_130,
      \inStream_V_data_V_0_payload_B_reg[31]_rep__0\ => \inStream_V_data_V_0_payload_B_reg[31]_rep__0_n_3\,
      inStream_V_data_V_0_sel_rd_reg_rep => inStream_V_data_V_0_sel_rd_reg_rep_n_3,
      inStream_V_data_V_0_sel_rd_reg_rep_0 => grp_fixed_point_mul_fu_753_n_4,
      \inStream_V_data_V_0_sel_rd_reg_rep__1\ => \inStream_V_data_V_0_sel_rd_reg_rep__1_n_3\,
      \inStream_V_data_V_0_sel_rd_reg_rep__2\ => \inStream_V_data_V_0_sel_rd_reg_rep__2_n_3\,
      p_66_in => p_66_in,
      \result_8_2_reg_502_reg[21]\(21) => \result_8_2_reg_502_reg_n_3_[21]\,
      \result_8_2_reg_502_reg[21]\(20) => \result_8_2_reg_502_reg_n_3_[20]\,
      \result_8_2_reg_502_reg[21]\(19) => \result_8_2_reg_502_reg_n_3_[19]\,
      \result_8_2_reg_502_reg[21]\(18) => \result_8_2_reg_502_reg_n_3_[18]\,
      \result_8_2_reg_502_reg[21]\(17) => \result_8_2_reg_502_reg_n_3_[17]\,
      \result_8_2_reg_502_reg[21]\(16) => \result_8_2_reg_502_reg_n_3_[16]\,
      \result_8_2_reg_502_reg[21]\(15) => \result_8_2_reg_502_reg_n_3_[15]\,
      \result_8_2_reg_502_reg[21]\(14) => \result_8_2_reg_502_reg_n_3_[14]\,
      \result_8_2_reg_502_reg[21]\(13) => \result_8_2_reg_502_reg_n_3_[13]\,
      \result_8_2_reg_502_reg[21]\(12) => \result_8_2_reg_502_reg_n_3_[12]\,
      \result_8_2_reg_502_reg[21]\(11) => \result_8_2_reg_502_reg_n_3_[11]\,
      \result_8_2_reg_502_reg[21]\(10) => \result_8_2_reg_502_reg_n_3_[10]\,
      \result_8_2_reg_502_reg[21]\(9) => \result_8_2_reg_502_reg_n_3_[9]\,
      \result_8_2_reg_502_reg[21]\(8) => \result_8_2_reg_502_reg_n_3_[8]\,
      \result_8_2_reg_502_reg[21]\(7) => \result_8_2_reg_502_reg_n_3_[7]\,
      \result_8_2_reg_502_reg[21]\(6) => \result_8_2_reg_502_reg_n_3_[6]\,
      \result_8_2_reg_502_reg[21]\(5) => \result_8_2_reg_502_reg_n_3_[5]\,
      \result_8_2_reg_502_reg[21]\(4) => \result_8_2_reg_502_reg_n_3_[4]\,
      \result_8_2_reg_502_reg[21]\(3) => \result_8_2_reg_502_reg_n_3_[3]\,
      \result_8_2_reg_502_reg[21]\(2) => \result_8_2_reg_502_reg_n_3_[2]\,
      \result_8_2_reg_502_reg[21]\(1) => \result_8_2_reg_502_reg_n_3_[1]\,
      \result_8_2_reg_502_reg[21]\(0) => \result_8_2_reg_502_reg_n_3_[0]\,
      result_8_4_reg_624_reg(21 downto 0) => result_8_4_reg_624_reg(21 downto 0),
      \result_8_4_reg_624_reg[11]\(3) => grp_fixed_point_mul_fu_802_n_13,
      \result_8_4_reg_624_reg[11]\(2) => grp_fixed_point_mul_fu_802_n_14,
      \result_8_4_reg_624_reg[11]\(1) => grp_fixed_point_mul_fu_802_n_15,
      \result_8_4_reg_624_reg[11]\(0) => grp_fixed_point_mul_fu_802_n_16,
      \result_8_4_reg_624_reg[15]\(3) => grp_fixed_point_mul_fu_802_n_17,
      \result_8_4_reg_624_reg[15]\(2) => grp_fixed_point_mul_fu_802_n_18,
      \result_8_4_reg_624_reg[15]\(1) => grp_fixed_point_mul_fu_802_n_19,
      \result_8_4_reg_624_reg[15]\(0) => grp_fixed_point_mul_fu_802_n_20,
      \result_8_4_reg_624_reg[19]\(3) => grp_fixed_point_mul_fu_802_n_21,
      \result_8_4_reg_624_reg[19]\(2) => grp_fixed_point_mul_fu_802_n_22,
      \result_8_4_reg_624_reg[19]\(1) => grp_fixed_point_mul_fu_802_n_23,
      \result_8_4_reg_624_reg[19]\(0) => grp_fixed_point_mul_fu_802_n_24,
      \result_8_4_reg_624_reg[23]\(3) => grp_fixed_point_mul_fu_802_n_25,
      \result_8_4_reg_624_reg[23]\(2) => grp_fixed_point_mul_fu_802_n_26,
      \result_8_4_reg_624_reg[23]\(1) => grp_fixed_point_mul_fu_802_n_27,
      \result_8_4_reg_624_reg[23]\(0) => grp_fixed_point_mul_fu_802_n_28,
      \result_8_4_reg_624_reg[27]\(3) => grp_fixed_point_mul_fu_802_n_29,
      \result_8_4_reg_624_reg[27]\(2) => grp_fixed_point_mul_fu_802_n_30,
      \result_8_4_reg_624_reg[27]\(1) => grp_fixed_point_mul_fu_802_n_31,
      \result_8_4_reg_624_reg[27]\(0) => grp_fixed_point_mul_fu_802_n_32,
      \result_8_4_reg_624_reg[31]\(0) => grp_fixed_point_mul_fu_802_n_4,
      \result_8_4_reg_624_reg[31]_0\(3) => grp_fixed_point_mul_fu_802_n_33,
      \result_8_4_reg_624_reg[31]_0\(2) => grp_fixed_point_mul_fu_802_n_34,
      \result_8_4_reg_624_reg[31]_0\(1) => grp_fixed_point_mul_fu_802_n_35,
      \result_8_4_reg_624_reg[31]_0\(0) => grp_fixed_point_mul_fu_802_n_36,
      \result_8_4_reg_624_reg[7]\(3) => grp_fixed_point_mul_fu_802_n_9,
      \result_8_4_reg_624_reg[7]\(2) => grp_fixed_point_mul_fu_802_n_10,
      \result_8_4_reg_624_reg[7]\(1) => grp_fixed_point_mul_fu_802_n_11,
      \result_8_4_reg_624_reg[7]\(0) => grp_fixed_point_mul_fu_802_n_12,
      weight_8_q0(0) => weight_8_q0(31)
    );
grp_fixed_point_mul_fu_809: entity work.design_1_cnn_fc_i50_o10_0_0_fixed_point_mul_9
     port map (
      D(31) => cnn_fc_i50_o10_CTRL_s_axi_U_n_1015,
      D(30 downto 0) => b_assign_fu_66_p3(30 downto 0),
      O(3) => grp_fixed_point_mul_fu_809_n_5,
      O(2) => grp_fixed_point_mul_fu_809_n_6,
      O(1) => grp_fixed_point_mul_fu_809_n_7,
      O(0) => grp_fixed_point_mul_fu_809_n_8,
      Q(30 downto 0) => inStream_V_data_V_0_payload_A(31 downto 1),
      \ap_CS_fsm_reg[4]\(0) => ap_CS_fsm_state6,
      ap_clk => ap_clk,
      ap_pipeline_reg_pp0_iter6_a_read_reg_122(0) => ap_pipeline_reg_pp0_iter6_a_read_reg_122(31),
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0\(1) => grp_fixed_point_mul_fu_746_n_128,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0\(0) => grp_fixed_point_mul_fu_746_n_129,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0\(3) => grp_fixed_point_mul_fu_746_n_124,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0\(2) => grp_fixed_point_mul_fu_746_n_125,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0\(1) => grp_fixed_point_mul_fu_746_n_126,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_0\(0) => grp_fixed_point_mul_fu_746_n_127,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1\(3) => grp_fixed_point_mul_fu_746_n_40,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1\(2) => grp_fixed_point_mul_fu_746_n_41,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1\(1) => grp_fixed_point_mul_fu_746_n_42,
      \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0_1\(0) => grp_fixed_point_mul_fu_746_n_43,
      ap_pipeline_reg_pp0_iter6_b_read_reg_117(0) => ap_pipeline_reg_pp0_iter6_b_read_reg_117_16(31),
      in0(0) => a_assign_reg_127(0),
      \inStream_V_data_V_0_payload_A_reg[31]_rep\ => \inStream_V_data_V_0_payload_A_reg[31]_rep_n_3\,
      \inStream_V_data_V_0_payload_A_reg[31]_rep__0\ => \inStream_V_data_V_0_payload_A_reg[31]_rep__0_n_3\,
      \inStream_V_data_V_0_payload_B_reg[31]\(30 downto 0) => inStream_V_data_V_0_payload_B(31 downto 1),
      \inStream_V_data_V_0_payload_B_reg[31]_rep\ => \inStream_V_data_V_0_payload_B_reg[31]_rep_n_3\,
      \inStream_V_data_V_0_payload_B_reg[31]_rep_0\ => grp_fixed_point_mul_fu_746_n_130,
      \inStream_V_data_V_0_payload_B_reg[31]_rep__0\ => \inStream_V_data_V_0_payload_B_reg[31]_rep__0_n_3\,
      inStream_V_data_V_0_sel => inStream_V_data_V_0_sel,
      inStream_V_data_V_0_sel_rd_reg_rep => inStream_V_data_V_0_sel_rd_reg_rep_n_3,
      inStream_V_data_V_0_sel_rd_reg_rep_0 => grp_fixed_point_mul_fu_753_n_4,
      \inStream_V_data_V_0_sel_rd_reg_rep__2\ => \inStream_V_data_V_0_sel_rd_reg_rep__2_n_3\,
      \inStream_V_data_V_0_sel_rd_reg_rep__3\ => \inStream_V_data_V_0_sel_rd_reg_rep__3_n_3\,
      p_66_in => p_66_in,
      \result_9_2_reg_491_reg[21]\(21) => \result_9_2_reg_491_reg_n_3_[21]\,
      \result_9_2_reg_491_reg[21]\(20) => \result_9_2_reg_491_reg_n_3_[20]\,
      \result_9_2_reg_491_reg[21]\(19) => \result_9_2_reg_491_reg_n_3_[19]\,
      \result_9_2_reg_491_reg[21]\(18) => \result_9_2_reg_491_reg_n_3_[18]\,
      \result_9_2_reg_491_reg[21]\(17) => \result_9_2_reg_491_reg_n_3_[17]\,
      \result_9_2_reg_491_reg[21]\(16) => \result_9_2_reg_491_reg_n_3_[16]\,
      \result_9_2_reg_491_reg[21]\(15) => \result_9_2_reg_491_reg_n_3_[15]\,
      \result_9_2_reg_491_reg[21]\(14) => \result_9_2_reg_491_reg_n_3_[14]\,
      \result_9_2_reg_491_reg[21]\(13) => \result_9_2_reg_491_reg_n_3_[13]\,
      \result_9_2_reg_491_reg[21]\(12) => \result_9_2_reg_491_reg_n_3_[12]\,
      \result_9_2_reg_491_reg[21]\(11) => \result_9_2_reg_491_reg_n_3_[11]\,
      \result_9_2_reg_491_reg[21]\(10) => \result_9_2_reg_491_reg_n_3_[10]\,
      \result_9_2_reg_491_reg[21]\(9) => \result_9_2_reg_491_reg_n_3_[9]\,
      \result_9_2_reg_491_reg[21]\(8) => \result_9_2_reg_491_reg_n_3_[8]\,
      \result_9_2_reg_491_reg[21]\(7) => \result_9_2_reg_491_reg_n_3_[7]\,
      \result_9_2_reg_491_reg[21]\(6) => \result_9_2_reg_491_reg_n_3_[6]\,
      \result_9_2_reg_491_reg[21]\(5) => \result_9_2_reg_491_reg_n_3_[5]\,
      \result_9_2_reg_491_reg[21]\(4) => \result_9_2_reg_491_reg_n_3_[4]\,
      \result_9_2_reg_491_reg[21]\(3) => \result_9_2_reg_491_reg_n_3_[3]\,
      \result_9_2_reg_491_reg[21]\(2) => \result_9_2_reg_491_reg_n_3_[2]\,
      \result_9_2_reg_491_reg[21]\(1) => \result_9_2_reg_491_reg_n_3_[1]\,
      \result_9_2_reg_491_reg[21]\(0) => \result_9_2_reg_491_reg_n_3_[0]\,
      result_9_4_reg_613_reg(21 downto 0) => result_9_4_reg_613_reg(21 downto 0),
      \result_9_4_reg_613_reg[11]\(3) => grp_fixed_point_mul_fu_809_n_13,
      \result_9_4_reg_613_reg[11]\(2) => grp_fixed_point_mul_fu_809_n_14,
      \result_9_4_reg_613_reg[11]\(1) => grp_fixed_point_mul_fu_809_n_15,
      \result_9_4_reg_613_reg[11]\(0) => grp_fixed_point_mul_fu_809_n_16,
      \result_9_4_reg_613_reg[15]\(3) => grp_fixed_point_mul_fu_809_n_17,
      \result_9_4_reg_613_reg[15]\(2) => grp_fixed_point_mul_fu_809_n_18,
      \result_9_4_reg_613_reg[15]\(1) => grp_fixed_point_mul_fu_809_n_19,
      \result_9_4_reg_613_reg[15]\(0) => grp_fixed_point_mul_fu_809_n_20,
      \result_9_4_reg_613_reg[19]\(3) => grp_fixed_point_mul_fu_809_n_21,
      \result_9_4_reg_613_reg[19]\(2) => grp_fixed_point_mul_fu_809_n_22,
      \result_9_4_reg_613_reg[19]\(1) => grp_fixed_point_mul_fu_809_n_23,
      \result_9_4_reg_613_reg[19]\(0) => grp_fixed_point_mul_fu_809_n_24,
      \result_9_4_reg_613_reg[23]\(3) => grp_fixed_point_mul_fu_809_n_25,
      \result_9_4_reg_613_reg[23]\(2) => grp_fixed_point_mul_fu_809_n_26,
      \result_9_4_reg_613_reg[23]\(1) => grp_fixed_point_mul_fu_809_n_27,
      \result_9_4_reg_613_reg[23]\(0) => grp_fixed_point_mul_fu_809_n_28,
      \result_9_4_reg_613_reg[27]\(3) => grp_fixed_point_mul_fu_809_n_29,
      \result_9_4_reg_613_reg[27]\(2) => grp_fixed_point_mul_fu_809_n_30,
      \result_9_4_reg_613_reg[27]\(1) => grp_fixed_point_mul_fu_809_n_31,
      \result_9_4_reg_613_reg[27]\(0) => grp_fixed_point_mul_fu_809_n_32,
      \result_9_4_reg_613_reg[31]\(0) => grp_fixed_point_mul_fu_809_n_4,
      \result_9_4_reg_613_reg[31]_0\(3) => grp_fixed_point_mul_fu_809_n_33,
      \result_9_4_reg_613_reg[31]_0\(2) => grp_fixed_point_mul_fu_809_n_34,
      \result_9_4_reg_613_reg[31]_0\(1) => grp_fixed_point_mul_fu_809_n_35,
      \result_9_4_reg_613_reg[31]_0\(0) => grp_fixed_point_mul_fu_809_n_36,
      \result_9_4_reg_613_reg[7]\(3) => grp_fixed_point_mul_fu_809_n_9,
      \result_9_4_reg_613_reg[7]\(2) => grp_fixed_point_mul_fu_809_n_10,
      \result_9_4_reg_613_reg[7]\(1) => grp_fixed_point_mul_fu_809_n_11,
      \result_9_4_reg_613_reg[7]\(0) => grp_fixed_point_mul_fu_809_n_12,
      weight_9_q0(0) => weight_9_q0(31)
    );
\i1_reg_601_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => bias_address0(0),
      Q => i1_reg_601(0),
      R => ap_CS_fsm_state3
    );
\i1_reg_601_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => bias_address0(1),
      Q => i1_reg_601(1),
      R => ap_CS_fsm_state3
    );
\i1_reg_601_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => bias_address0(2),
      Q => i1_reg_601(2),
      R => ap_CS_fsm_state3
    );
\i1_reg_601_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => bias_address0(3),
      Q => i1_reg_601(3),
      R => ap_CS_fsm_state3
    );
\i_2_reg_1740[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551555D5"
    )
        port map (
      I0 => i1_reg_601(0),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => \exitcond2_reg_1736_reg_n_3_[0]\,
      I4 => \i_2_reg_1740_reg__0\(0),
      O => i_2_fu_1122_p2(0)
    );
\i_2_reg_1740[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => i1_reg_601(0),
      I1 => \i_2_reg_1740_reg__0\(0),
      I2 => i1_reg_601(1),
      I3 => i1_reg_6011,
      I4 => \i_2_reg_1740_reg__0\(1),
      O => i_2_fu_1122_p2(1)
    );
\i_2_reg_1740[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => bias_address0(0),
      I1 => \i_2_reg_1740_reg__0\(1),
      I2 => i1_reg_601(1),
      I3 => i1_reg_601(2),
      I4 => i1_reg_6011,
      I5 => \i_2_reg_1740_reg__0\(2),
      O => i_2_fu_1122_p2(2)
    );
\i_2_reg_1740[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_CS_fsm_pp1_stage0,
      O => bias_ce0
    );
\i_2_reg_1740[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \i_2_reg_1740[3]_i_3_n_3\,
      I1 => \i_2_reg_1740_reg__0\(2),
      I2 => i1_reg_601(2),
      I3 => i1_reg_601(3),
      I4 => i1_reg_6011,
      I5 => \i_2_reg_1740_reg__0\(3),
      O => i_2_fu_1122_p2(3)
    );
\i_2_reg_1740[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => i1_reg_601(1),
      I1 => \i_2_reg_1740_reg__0\(1),
      I2 => i1_reg_601(0),
      I3 => i1_reg_6011,
      I4 => \i_2_reg_1740_reg__0\(0),
      O => \i_2_reg_1740[3]_i_3_n_3\
    );
\i_2_reg_1740_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bias_ce0,
      D => i_2_fu_1122_p2(0),
      Q => \i_2_reg_1740_reg__0\(0),
      R => '0'
    );
\i_2_reg_1740_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bias_ce0,
      D => i_2_fu_1122_p2(1),
      Q => \i_2_reg_1740_reg__0\(1),
      R => '0'
    );
\i_2_reg_1740_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bias_ce0,
      D => i_2_fu_1122_p2(2),
      Q => \i_2_reg_1740_reg__0\(2),
      R => '0'
    );
\i_2_reg_1740_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bias_ce0,
      D => i_2_fu_1122_p2(3),
      Q => \i_2_reg_1740_reg__0\(3),
      R => '0'
    );
\i_reg_480[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_reg_480_reg__0\(0),
      O => \i_reg_480[0]_i_1_n_3\
    );
\i_reg_480[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_480_reg__0\(0),
      I1 => \i_reg_480_reg__0\(1),
      O => i_1_fu_822_p2(1)
    );
\i_reg_480[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_reg_480_reg__0\(0),
      I1 => \i_reg_480_reg__0\(1),
      I2 => \i_reg_480_reg__0\(2),
      O => i_1_fu_822_p2(2)
    );
\i_reg_480[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8AAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \i_reg_480_reg__0\(0),
      I2 => \i_reg_480_reg__0\(1),
      I3 => \i_reg_480_reg__0\(2),
      I4 => \i_reg_480_reg__0\(3),
      O => i_reg_48005_out
    );
\i_reg_480[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_reg_480_reg__0\(1),
      I1 => \i_reg_480_reg__0\(0),
      I2 => \i_reg_480_reg__0\(2),
      I3 => \i_reg_480_reg__0\(3),
      O => i_1_fu_822_p2(3)
    );
\i_reg_480_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_48005_out,
      D => \i_reg_480[0]_i_1_n_3\,
      Q => \i_reg_480_reg__0\(0),
      R => i_reg_480
    );
\i_reg_480_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_48005_out,
      D => i_1_fu_822_p2(1),
      Q => \i_reg_480_reg__0\(1),
      R => i_reg_480
    );
\i_reg_480_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_48005_out,
      D => i_1_fu_822_p2(2),
      Q => \i_reg_480_reg__0\(2),
      R => i_reg_480
    );
\i_reg_480_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_48005_out,
      D => i_1_fu_822_p2(3),
      Q => \i_reg_480_reg__0\(3),
      R => i_reg_480
    );
\inStream_V_data_V_0_payload_A[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \inStream_V_data_V_0_state_reg_n_3_[0]\,
      I1 => inStream_V_data_V_0_ack_in,
      I2 => inStream_V_data_V_0_sel_wr,
      O => inStream_V_data_V_0_load_A
    );
\inStream_V_data_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(0),
      Q => inStream_V_data_V_0_payload_A(0),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(10),
      Q => inStream_V_data_V_0_payload_A(10),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(11),
      Q => inStream_V_data_V_0_payload_A(11),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(12),
      Q => inStream_V_data_V_0_payload_A(12),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(13),
      Q => inStream_V_data_V_0_payload_A(13),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(14),
      Q => inStream_V_data_V_0_payload_A(14),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(15),
      Q => inStream_V_data_V_0_payload_A(15),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(16),
      Q => inStream_V_data_V_0_payload_A(16),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(17),
      Q => inStream_V_data_V_0_payload_A(17),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(18),
      Q => inStream_V_data_V_0_payload_A(18),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(19),
      Q => inStream_V_data_V_0_payload_A(19),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(1),
      Q => inStream_V_data_V_0_payload_A(1),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(20),
      Q => inStream_V_data_V_0_payload_A(20),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(21),
      Q => inStream_V_data_V_0_payload_A(21),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(22),
      Q => inStream_V_data_V_0_payload_A(22),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(23),
      Q => inStream_V_data_V_0_payload_A(23),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(24),
      Q => inStream_V_data_V_0_payload_A(24),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(25),
      Q => inStream_V_data_V_0_payload_A(25),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(26),
      Q => inStream_V_data_V_0_payload_A(26),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(27),
      Q => inStream_V_data_V_0_payload_A(27),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(28),
      Q => inStream_V_data_V_0_payload_A(28),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(29),
      Q => inStream_V_data_V_0_payload_A(29),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(2),
      Q => inStream_V_data_V_0_payload_A(2),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(30),
      Q => inStream_V_data_V_0_payload_A(30),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(31),
      Q => inStream_V_data_V_0_payload_A(31),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[31]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(31),
      Q => \inStream_V_data_V_0_payload_A_reg[31]_rep_n_3\,
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[31]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(31),
      Q => \inStream_V_data_V_0_payload_A_reg[31]_rep__0_n_3\,
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(3),
      Q => inStream_V_data_V_0_payload_A(3),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(4),
      Q => inStream_V_data_V_0_payload_A(4),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(5),
      Q => inStream_V_data_V_0_payload_A(5),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(6),
      Q => inStream_V_data_V_0_payload_A(6),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(7),
      Q => inStream_V_data_V_0_payload_A(7),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(8),
      Q => inStream_V_data_V_0_payload_A(8),
      R => '0'
    );
\inStream_V_data_V_0_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_A,
      D => inStream_TDATA(9),
      Q => inStream_V_data_V_0_payload_A(9),
      R => '0'
    );
\inStream_V_data_V_0_payload_B[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \inStream_V_data_V_0_state_reg_n_3_[0]\,
      I1 => inStream_V_data_V_0_ack_in,
      I2 => inStream_V_data_V_0_sel_wr,
      O => inStream_V_data_V_0_load_B
    );
\inStream_V_data_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(0),
      Q => inStream_V_data_V_0_payload_B(0),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(10),
      Q => inStream_V_data_V_0_payload_B(10),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(11),
      Q => inStream_V_data_V_0_payload_B(11),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(12),
      Q => inStream_V_data_V_0_payload_B(12),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(13),
      Q => inStream_V_data_V_0_payload_B(13),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(14),
      Q => inStream_V_data_V_0_payload_B(14),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(15),
      Q => inStream_V_data_V_0_payload_B(15),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(16),
      Q => inStream_V_data_V_0_payload_B(16),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(17),
      Q => inStream_V_data_V_0_payload_B(17),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(18),
      Q => inStream_V_data_V_0_payload_B(18),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(19),
      Q => inStream_V_data_V_0_payload_B(19),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(1),
      Q => inStream_V_data_V_0_payload_B(1),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(20),
      Q => inStream_V_data_V_0_payload_B(20),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(21),
      Q => inStream_V_data_V_0_payload_B(21),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(22),
      Q => inStream_V_data_V_0_payload_B(22),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(23),
      Q => inStream_V_data_V_0_payload_B(23),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(24),
      Q => inStream_V_data_V_0_payload_B(24),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(25),
      Q => inStream_V_data_V_0_payload_B(25),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(26),
      Q => inStream_V_data_V_0_payload_B(26),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(27),
      Q => inStream_V_data_V_0_payload_B(27),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(28),
      Q => inStream_V_data_V_0_payload_B(28),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(29),
      Q => inStream_V_data_V_0_payload_B(29),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(2),
      Q => inStream_V_data_V_0_payload_B(2),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(30),
      Q => inStream_V_data_V_0_payload_B(30),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(31),
      Q => inStream_V_data_V_0_payload_B(31),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[31]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(31),
      Q => \inStream_V_data_V_0_payload_B_reg[31]_rep_n_3\,
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[31]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(31),
      Q => \inStream_V_data_V_0_payload_B_reg[31]_rep__0_n_3\,
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(3),
      Q => inStream_V_data_V_0_payload_B(3),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(4),
      Q => inStream_V_data_V_0_payload_B(4),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(5),
      Q => inStream_V_data_V_0_payload_B(5),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(6),
      Q => inStream_V_data_V_0_payload_B(6),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(7),
      Q => inStream_V_data_V_0_payload_B(7),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(8),
      Q => inStream_V_data_V_0_payload_B(8),
      R => '0'
    );
\inStream_V_data_V_0_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inStream_V_data_V_0_load_B,
      D => inStream_TDATA(9),
      Q => inStream_V_data_V_0_payload_B(9),
      R => '0'
    );
inStream_V_data_V_0_sel_rd_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \inStream_V_data_V_0_state_reg_n_3_[0]\,
      I1 => \exitcond3_reg_1800_reg_n_3_[0]\,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => p_66_in,
      I4 => inStream_V_data_V_0_sel,
      O => inStream_V_data_V_0_sel_rd_i_1_n_3
    );
inStream_V_data_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_V_data_V_0_sel_rd_i_1_n_3,
      Q => inStream_V_data_V_0_sel,
      R => ap_rst_n_inv
    );
inStream_V_data_V_0_sel_rd_reg_rep: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_V_data_V_0_sel_rd_rep_i_1_n_3,
      Q => inStream_V_data_V_0_sel_rd_reg_rep_n_3,
      R => ap_rst_n_inv
    );
\inStream_V_data_V_0_sel_rd_reg_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \inStream_V_data_V_0_sel_rd_rep_i_1__0_n_3\,
      Q => \inStream_V_data_V_0_sel_rd_reg_rep__0_n_3\,
      R => ap_rst_n_inv
    );
\inStream_V_data_V_0_sel_rd_reg_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \inStream_V_data_V_0_sel_rd_rep_i_1__1_n_3\,
      Q => \inStream_V_data_V_0_sel_rd_reg_rep__1_n_3\,
      R => ap_rst_n_inv
    );
\inStream_V_data_V_0_sel_rd_reg_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \inStream_V_data_V_0_sel_rd_rep_i_1__2_n_3\,
      Q => \inStream_V_data_V_0_sel_rd_reg_rep__2_n_3\,
      R => ap_rst_n_inv
    );
\inStream_V_data_V_0_sel_rd_reg_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \inStream_V_data_V_0_sel_rd_rep_i_1__3_n_3\,
      Q => \inStream_V_data_V_0_sel_rd_reg_rep__3_n_3\,
      R => ap_rst_n_inv
    );
inStream_V_data_V_0_sel_rd_rep_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \inStream_V_data_V_0_state_reg_n_3_[0]\,
      I1 => \exitcond3_reg_1800_reg_n_3_[0]\,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => p_66_in,
      I4 => inStream_V_data_V_0_sel,
      O => inStream_V_data_V_0_sel_rd_rep_i_1_n_3
    );
\inStream_V_data_V_0_sel_rd_rep_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \inStream_V_data_V_0_state_reg_n_3_[0]\,
      I1 => \exitcond3_reg_1800_reg_n_3_[0]\,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => p_66_in,
      I4 => inStream_V_data_V_0_sel,
      O => \inStream_V_data_V_0_sel_rd_rep_i_1__0_n_3\
    );
\inStream_V_data_V_0_sel_rd_rep_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \inStream_V_data_V_0_state_reg_n_3_[0]\,
      I1 => \exitcond3_reg_1800_reg_n_3_[0]\,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => p_66_in,
      I4 => inStream_V_data_V_0_sel,
      O => \inStream_V_data_V_0_sel_rd_rep_i_1__1_n_3\
    );
\inStream_V_data_V_0_sel_rd_rep_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \inStream_V_data_V_0_state_reg_n_3_[0]\,
      I1 => \exitcond3_reg_1800_reg_n_3_[0]\,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => p_66_in,
      I4 => inStream_V_data_V_0_sel,
      O => \inStream_V_data_V_0_sel_rd_rep_i_1__2_n_3\
    );
\inStream_V_data_V_0_sel_rd_rep_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \inStream_V_data_V_0_state_reg_n_3_[0]\,
      I1 => \exitcond3_reg_1800_reg_n_3_[0]\,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => p_66_in,
      I4 => inStream_V_data_V_0_sel,
      O => \inStream_V_data_V_0_sel_rd_rep_i_1__3_n_3\
    );
inStream_V_data_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => inStream_TVALID,
      I1 => inStream_V_data_V_0_ack_in,
      I2 => inStream_V_data_V_0_sel_wr,
      O => inStream_V_data_V_0_sel_wr_i_1_n_3
    );
inStream_V_data_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_V_data_V_0_sel_wr_i_1_n_3,
      Q => inStream_V_data_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\inStream_V_data_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \inStream_V_data_V_0_state_reg_n_3_[0]\,
      I2 => inStream_V_data_V_0_ack_in,
      I3 => p_133_in,
      I4 => inStream_TVALID,
      O => \inStream_V_data_V_0_state[0]_i_1_n_3\
    );
\inStream_V_data_V_0_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \exitcond3_reg_1800_reg_n_3_[0]\,
      I1 => ap_enable_reg_pp2_iter1,
      I2 => p_66_in,
      O => p_133_in
    );
\inStream_V_data_V_0_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF4040FFFFFFFF"
    )
        port map (
      I0 => \exitcond3_reg_1800_reg_n_3_[0]\,
      I1 => ap_enable_reg_pp2_iter1,
      I2 => p_66_in,
      I3 => inStream_TVALID,
      I4 => inStream_V_data_V_0_ack_in,
      I5 => \inStream_V_data_V_0_state_reg_n_3_[0]\,
      O => inStream_V_data_V_0_state(1)
    );
\inStream_V_data_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \inStream_V_data_V_0_state[0]_i_1_n_3\,
      Q => \inStream_V_data_V_0_state_reg_n_3_[0]\,
      R => '0'
    );
\inStream_V_data_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_V_data_V_0_state(1),
      Q => inStream_V_data_V_0_ack_in,
      R => ap_rst_n_inv
    );
\inStream_V_dest_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A0AA00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_133_in,
      I2 => inStream_TVALID,
      I3 => \inStream_V_dest_V_0_state_reg_n_3_[0]\,
      I4 => \^instream_tready\,
      O => \inStream_V_dest_V_0_state[0]_i_1_n_3\
    );
\inStream_V_dest_V_0_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF4040FFFFFFFF"
    )
        port map (
      I0 => \exitcond3_reg_1800_reg_n_3_[0]\,
      I1 => ap_enable_reg_pp2_iter1,
      I2 => p_66_in,
      I3 => inStream_TVALID,
      I4 => \^instream_tready\,
      I5 => \inStream_V_dest_V_0_state_reg_n_3_[0]\,
      O => inStream_V_dest_V_0_state(1)
    );
\inStream_V_dest_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \inStream_V_dest_V_0_state[0]_i_1_n_3\,
      Q => \inStream_V_dest_V_0_state_reg_n_3_[0]\,
      R => '0'
    );
\inStream_V_dest_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inStream_V_dest_V_0_state(1),
      Q => \^instream_tready\,
      R => ap_rst_n_inv
    );
\outStream_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(0),
      I1 => outStream_V_data_V_1_payload_A(0),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(0)
    );
\outStream_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(10),
      I1 => outStream_V_data_V_1_payload_A(10),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(10)
    );
\outStream_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(11),
      I1 => outStream_V_data_V_1_payload_A(11),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(11)
    );
\outStream_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(12),
      I1 => outStream_V_data_V_1_payload_A(12),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(12)
    );
\outStream_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(13),
      I1 => outStream_V_data_V_1_payload_A(13),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(13)
    );
\outStream_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(14),
      I1 => outStream_V_data_V_1_payload_A(14),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(14)
    );
\outStream_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(15),
      I1 => outStream_V_data_V_1_payload_A(15),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(15)
    );
\outStream_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(16),
      I1 => outStream_V_data_V_1_payload_A(16),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(16)
    );
\outStream_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(17),
      I1 => outStream_V_data_V_1_payload_A(17),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(17)
    );
\outStream_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(18),
      I1 => outStream_V_data_V_1_payload_A(18),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(18)
    );
\outStream_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(19),
      I1 => outStream_V_data_V_1_payload_A(19),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(19)
    );
\outStream_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(1),
      I1 => outStream_V_data_V_1_payload_A(1),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(1)
    );
\outStream_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(20),
      I1 => outStream_V_data_V_1_payload_A(20),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(20)
    );
\outStream_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(21),
      I1 => outStream_V_data_V_1_payload_A(21),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(21)
    );
\outStream_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(22),
      I1 => outStream_V_data_V_1_payload_A(22),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(22)
    );
\outStream_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(23),
      I1 => outStream_V_data_V_1_payload_A(23),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(23)
    );
\outStream_TDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(24),
      I1 => outStream_V_data_V_1_payload_A(24),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(24)
    );
\outStream_TDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(25),
      I1 => outStream_V_data_V_1_payload_A(25),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(25)
    );
\outStream_TDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(26),
      I1 => outStream_V_data_V_1_payload_A(26),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(26)
    );
\outStream_TDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(27),
      I1 => outStream_V_data_V_1_payload_A(27),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(27)
    );
\outStream_TDATA[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(28),
      I1 => outStream_V_data_V_1_payload_A(28),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(28)
    );
\outStream_TDATA[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(29),
      I1 => outStream_V_data_V_1_payload_A(29),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(29)
    );
\outStream_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(2),
      I1 => outStream_V_data_V_1_payload_A(2),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(2)
    );
\outStream_TDATA[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(30),
      I1 => outStream_V_data_V_1_payload_A(30),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(30)
    );
\outStream_TDATA[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(31),
      I1 => outStream_V_data_V_1_payload_A(31),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(31)
    );
\outStream_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(3),
      I1 => outStream_V_data_V_1_payload_A(3),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(3)
    );
\outStream_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(4),
      I1 => outStream_V_data_V_1_payload_A(4),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(4)
    );
\outStream_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(5),
      I1 => outStream_V_data_V_1_payload_A(5),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(5)
    );
\outStream_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(6),
      I1 => outStream_V_data_V_1_payload_A(6),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(6)
    );
\outStream_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(7),
      I1 => outStream_V_data_V_1_payload_A(7),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(7)
    );
\outStream_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(8),
      I1 => outStream_V_data_V_1_payload_A(8),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(8)
    );
\outStream_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => outStream_V_data_V_1_payload_B(9),
      I1 => outStream_V_data_V_1_payload_A(9),
      I2 => outStream_V_data_V_1_sel,
      O => outStream_TDATA(9)
    );
\outStream_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => outStream_V_last_V_1_payload_B,
      I1 => outStream_V_last_V_1_sel,
      I2 => outStream_V_last_V_1_payload_A,
      O => outStream_TLAST(0)
    );
\outStream_V_data_V_1_payload_A[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \outStream_V_data_V_1_state_reg_n_3_[0]\,
      I1 => outStream_V_data_V_1_ack_in,
      I2 => outStream_V_data_V_1_sel_wr,
      O => outStream_V_data_V_1_load_A
    );
\outStream_V_data_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(0),
      Q => outStream_V_data_V_1_payload_A(0),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(10),
      Q => outStream_V_data_V_1_payload_A(10),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(11),
      Q => outStream_V_data_V_1_payload_A(11),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(12),
      Q => outStream_V_data_V_1_payload_A(12),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(13),
      Q => outStream_V_data_V_1_payload_A(13),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(14),
      Q => outStream_V_data_V_1_payload_A(14),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(15),
      Q => outStream_V_data_V_1_payload_A(15),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(16),
      Q => outStream_V_data_V_1_payload_A(16),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(17),
      Q => outStream_V_data_V_1_payload_A(17),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(18),
      Q => outStream_V_data_V_1_payload_A(18),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(19),
      Q => outStream_V_data_V_1_payload_A(19),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(1),
      Q => outStream_V_data_V_1_payload_A(1),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(20),
      Q => outStream_V_data_V_1_payload_A(20),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(21),
      Q => outStream_V_data_V_1_payload_A(21),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(22),
      Q => outStream_V_data_V_1_payload_A(22),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(23),
      Q => outStream_V_data_V_1_payload_A(23),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(24),
      Q => outStream_V_data_V_1_payload_A(24),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(25),
      Q => outStream_V_data_V_1_payload_A(25),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(26),
      Q => outStream_V_data_V_1_payload_A(26),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(27),
      Q => outStream_V_data_V_1_payload_A(27),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(28),
      Q => outStream_V_data_V_1_payload_A(28),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(29),
      Q => outStream_V_data_V_1_payload_A(29),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(2),
      Q => outStream_V_data_V_1_payload_A(2),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(30),
      Q => outStream_V_data_V_1_payload_A(30),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cnn_fc_i50_o10_mucud_U4_n_3,
      Q => outStream_V_data_V_1_payload_A(31),
      R => '0'
    );
\outStream_V_data_V_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(3),
      Q => outStream_V_data_V_1_payload_A(3),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(4),
      Q => outStream_V_data_V_1_payload_A(4),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(5),
      Q => outStream_V_data_V_1_payload_A(5),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(6),
      Q => outStream_V_data_V_1_payload_A(6),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(7),
      Q => outStream_V_data_V_1_payload_A(7),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(8),
      Q => outStream_V_data_V_1_payload_A(8),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_A,
      D => data_1_fu_1615_p12(9),
      Q => outStream_V_data_V_1_payload_A(9),
      R => cnn_fc_i50_o10_mucud_U4_n_5
    );
\outStream_V_data_V_1_payload_B[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \outStream_V_data_V_1_state_reg_n_3_[0]\,
      I1 => outStream_V_data_V_1_ack_in,
      I2 => outStream_V_data_V_1_sel_wr,
      O => outStream_V_data_V_1_load_B
    );
\outStream_V_data_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(0),
      Q => outStream_V_data_V_1_payload_B(0),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(10),
      Q => outStream_V_data_V_1_payload_B(10),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(11),
      Q => outStream_V_data_V_1_payload_B(11),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(12),
      Q => outStream_V_data_V_1_payload_B(12),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(13),
      Q => outStream_V_data_V_1_payload_B(13),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(14),
      Q => outStream_V_data_V_1_payload_B(14),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(15),
      Q => outStream_V_data_V_1_payload_B(15),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(16),
      Q => outStream_V_data_V_1_payload_B(16),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(17),
      Q => outStream_V_data_V_1_payload_B(17),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(18),
      Q => outStream_V_data_V_1_payload_B(18),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(19),
      Q => outStream_V_data_V_1_payload_B(19),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(1),
      Q => outStream_V_data_V_1_payload_B(1),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(20),
      Q => outStream_V_data_V_1_payload_B(20),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(21),
      Q => outStream_V_data_V_1_payload_B(21),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(22),
      Q => outStream_V_data_V_1_payload_B(22),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(23),
      Q => outStream_V_data_V_1_payload_B(23),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(24),
      Q => outStream_V_data_V_1_payload_B(24),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(25),
      Q => outStream_V_data_V_1_payload_B(25),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(26),
      Q => outStream_V_data_V_1_payload_B(26),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(27),
      Q => outStream_V_data_V_1_payload_B(27),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(28),
      Q => outStream_V_data_V_1_payload_B(28),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(29),
      Q => outStream_V_data_V_1_payload_B(29),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(2),
      Q => outStream_V_data_V_1_payload_B(2),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(30),
      Q => outStream_V_data_V_1_payload_B(30),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cnn_fc_i50_o10_mucud_U4_n_4,
      Q => outStream_V_data_V_1_payload_B(31),
      R => '0'
    );
\outStream_V_data_V_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(3),
      Q => outStream_V_data_V_1_payload_B(3),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(4),
      Q => outStream_V_data_V_1_payload_B(4),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(5),
      Q => outStream_V_data_V_1_payload_B(5),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(6),
      Q => outStream_V_data_V_1_payload_B(6),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(7),
      Q => outStream_V_data_V_1_payload_B(7),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(8),
      Q => outStream_V_data_V_1_payload_B(8),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
\outStream_V_data_V_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outStream_V_data_V_1_load_B,
      D => data_1_fu_1615_p12(9),
      Q => outStream_V_data_V_1_payload_B(9),
      R => cnn_fc_i50_o10_mucud_U4_n_6
    );
outStream_V_data_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \outStream_V_data_V_1_state_reg_n_3_[0]\,
      I2 => outStream_V_data_V_1_sel,
      O => outStream_V_data_V_1_sel_rd_i_1_n_3
    );
outStream_V_data_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_data_V_1_sel_rd_i_1_n_3,
      Q => outStream_V_data_V_1_sel,
      R => ap_rst_n_inv
    );
outStream_V_data_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outStream_V_data_V_1_ack_in,
      I1 => p_114_in,
      I2 => outStream_V_data_V_1_sel_wr,
      O => outStream_V_data_V_1_sel_wr_i_1_n_3
    );
outStream_V_data_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_data_V_1_sel_wr_i_1_n_3,
      Q => outStream_V_data_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\outStream_V_data_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \outStream_V_data_V_1_state_reg_n_3_[0]\,
      I2 => outStream_V_data_V_1_ack_in,
      I3 => outStream_TREADY,
      I4 => p_114_in,
      O => \outStream_V_data_V_1_state[0]_i_1_n_3\
    );
\outStream_V_data_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => p_114_in,
      I2 => outStream_V_data_V_1_ack_in,
      I3 => \outStream_V_data_V_1_state_reg_n_3_[0]\,
      O => outStream_V_data_V_1_state(1)
    );
\outStream_V_data_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_data_V_1_state[0]_i_1_n_3\,
      Q => \outStream_V_data_V_1_state_reg_n_3_[0]\,
      R => '0'
    );
\outStream_V_data_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_data_V_1_state(1),
      Q => outStream_V_data_V_1_ack_in,
      R => ap_rst_n_inv
    );
\outStream_V_dest_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^outstream_tvalid\,
      I2 => outStream_V_dest_V_1_ack_in,
      I3 => outStream_TREADY,
      I4 => p_114_in,
      O => \outStream_V_dest_V_1_state[0]_i_1_n_3\
    );
\outStream_V_dest_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => p_114_in,
      I2 => outStream_V_dest_V_1_ack_in,
      I3 => \^outstream_tvalid\,
      O => outStream_V_dest_V_1_state(1)
    );
\outStream_V_dest_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_dest_V_1_state[0]_i_1_n_3\,
      Q => \^outstream_tvalid\,
      R => '0'
    );
\outStream_V_dest_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_dest_V_1_state(1),
      Q => outStream_V_dest_V_1_ack_in,
      R => ap_rst_n_inv
    );
\outStream_V_id_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \outStream_V_id_V_1_state_reg_n_3_[0]\,
      I2 => outStream_V_id_V_1_ack_in,
      I3 => outStream_TREADY,
      I4 => p_114_in,
      O => \outStream_V_id_V_1_state[0]_i_1_n_3\
    );
\outStream_V_id_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => p_114_in,
      I2 => outStream_V_id_V_1_ack_in,
      I3 => \outStream_V_id_V_1_state_reg_n_3_[0]\,
      O => outStream_V_id_V_1_state(1)
    );
\outStream_V_id_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_id_V_1_state[0]_i_1_n_3\,
      Q => \outStream_V_id_V_1_state_reg_n_3_[0]\,
      R => '0'
    );
\outStream_V_id_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_id_V_1_state(1),
      Q => outStream_V_id_V_1_ack_in,
      R => ap_rst_n_inv
    );
\outStream_V_keep_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \outStream_V_keep_V_1_state_reg_n_3_[0]\,
      I2 => outStream_V_keep_V_1_ack_in,
      I3 => outStream_TREADY,
      I4 => p_114_in,
      O => \outStream_V_keep_V_1_state[0]_i_1_n_3\
    );
\outStream_V_keep_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => p_114_in,
      I2 => outStream_V_keep_V_1_ack_in,
      I3 => \outStream_V_keep_V_1_state_reg_n_3_[0]\,
      O => outStream_V_keep_V_1_state(1)
    );
\outStream_V_keep_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_keep_V_1_state[0]_i_1_n_3\,
      Q => \outStream_V_keep_V_1_state_reg_n_3_[0]\,
      R => '0'
    );
\outStream_V_keep_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_keep_V_1_state(1),
      Q => outStream_V_keep_V_1_ack_in,
      R => ap_rst_n_inv
    );
\outStream_V_last_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => tmp_last_V_fu_1608_p2,
      I1 => \outStream_V_last_V_1_state_reg_n_3_[0]\,
      I2 => outStream_V_last_V_1_ack_in,
      I3 => outStream_V_last_V_1_sel_wr,
      I4 => outStream_V_last_V_1_payload_A,
      O => \outStream_V_last_V_1_payload_A[0]_i_1_n_3\
    );
\outStream_V_last_V_1_payload_A[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => writeCount_assign_reg_734(1),
      I1 => writeCount_assign_reg_734(0),
      I2 => writeCount_assign_reg_734(2),
      I3 => writeCount_assign_reg_734(3),
      O => tmp_last_V_fu_1608_p2
    );
\outStream_V_last_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_last_V_1_payload_A[0]_i_1_n_3\,
      Q => outStream_V_last_V_1_payload_A,
      R => '0'
    );
\outStream_V_last_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => tmp_last_V_fu_1608_p2,
      I1 => \outStream_V_last_V_1_state_reg_n_3_[0]\,
      I2 => outStream_V_last_V_1_ack_in,
      I3 => outStream_V_last_V_1_sel_wr,
      I4 => outStream_V_last_V_1_payload_B,
      O => \outStream_V_last_V_1_payload_B[0]_i_1_n_3\
    );
\outStream_V_last_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_last_V_1_payload_B[0]_i_1_n_3\,
      Q => outStream_V_last_V_1_payload_B,
      R => '0'
    );
outStream_V_last_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \outStream_V_last_V_1_state_reg_n_3_[0]\,
      I1 => outStream_TREADY,
      I2 => outStream_V_last_V_1_sel,
      O => outStream_V_last_V_1_sel_rd_i_1_n_3
    );
outStream_V_last_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_last_V_1_sel_rd_i_1_n_3,
      Q => outStream_V_last_V_1_sel,
      R => ap_rst_n_inv
    );
outStream_V_last_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outStream_V_last_V_1_ack_in,
      I1 => p_114_in,
      I2 => outStream_V_last_V_1_sel_wr,
      O => outStream_V_last_V_1_sel_wr_i_1_n_3
    );
outStream_V_last_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_last_V_1_sel_wr_i_1_n_3,
      Q => outStream_V_last_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\outStream_V_last_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A0AA00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => outStream_TREADY,
      I2 => p_114_in,
      I3 => \outStream_V_last_V_1_state_reg_n_3_[0]\,
      I4 => outStream_V_last_V_1_ack_in,
      O => \outStream_V_last_V_1_state[0]_i_1_n_3\
    );
\outStream_V_last_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => p_114_in,
      I2 => outStream_V_last_V_1_ack_in,
      I3 => \outStream_V_last_V_1_state_reg_n_3_[0]\,
      O => outStream_V_last_V_1_state(1)
    );
\outStream_V_last_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_last_V_1_state[0]_i_1_n_3\,
      Q => \outStream_V_last_V_1_state_reg_n_3_[0]\,
      R => '0'
    );
\outStream_V_last_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_last_V_1_state(1),
      Q => outStream_V_last_V_1_ack_in,
      R => ap_rst_n_inv
    );
\outStream_V_strb_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A0AA00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => outStream_TREADY,
      I2 => p_114_in,
      I3 => \outStream_V_strb_V_1_state_reg_n_3_[0]\,
      I4 => outStream_V_strb_V_1_ack_in,
      O => \outStream_V_strb_V_1_state[0]_i_1_n_3\
    );
\outStream_V_strb_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => p_114_in,
      I2 => outStream_V_strb_V_1_ack_in,
      I3 => \outStream_V_strb_V_1_state_reg_n_3_[0]\,
      O => outStream_V_strb_V_1_state(1)
    );
\outStream_V_strb_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_strb_V_1_state[0]_i_1_n_3\,
      Q => \outStream_V_strb_V_1_state_reg_n_3_[0]\,
      R => '0'
    );
\outStream_V_strb_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_strb_V_1_state(1),
      Q => outStream_V_strb_V_1_ack_in,
      R => ap_rst_n_inv
    );
\outStream_V_user_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A0AA00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => outStream_TREADY,
      I2 => p_114_in,
      I3 => \outStream_V_user_V_1_state_reg_n_3_[0]\,
      I4 => outStream_V_user_V_1_ack_in,
      O => \outStream_V_user_V_1_state[0]_i_1_n_3\
    );
\outStream_V_user_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => p_114_in,
      I2 => outStream_V_user_V_1_ack_in,
      I3 => \outStream_V_user_V_1_state_reg_n_3_[0]\,
      O => outStream_V_user_V_1_state(1)
    );
\outStream_V_user_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \outStream_V_user_V_1_state[0]_i_1_n_3\,
      Q => \outStream_V_user_V_1_state_reg_n_3_[0]\,
      R => '0'
    );
\outStream_V_user_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => outStream_V_user_V_1_state(1),
      Q => outStream_V_user_V_1_ack_in,
      R => ap_rst_n_inv
    );
\rdata_reg[0]_i_10\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_1085,
      Q => \rdata_reg[0]_i_10_n_3\,
      S => cnn_fc_i50_o10_CTRL_s_axi_U_n_713
    );
\rdata_reg[0]_i_16\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_642,
      Q => \rdata_reg[0]_i_16_n_3\,
      R => '0'
    );
\rdata_reg[0]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_578,
      Q => \rdata_reg[0]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[0]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_450,
      Q => \rdata_reg[0]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[0]_i_22\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_1088,
      Q => \rdata_reg[0]_i_22_n_3\,
      S => cnn_fc_i50_o10_CTRL_s_axi_U_n_713
    );
\rdata_reg[0]_i_24\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_322,
      Q => \rdata_reg[0]_i_24_n_3\,
      R => '0'
    );
\rdata_reg[0]_i_26\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_194,
      Q => \rdata_reg[0]_i_26_n_3\,
      R => '0'
    );
\rdata_reg[0]_i_27\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_130,
      Q => \rdata_reg[0]_i_27_n_3\,
      R => '0'
    );
\rdata_reg[0]_i_28\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_66,
      Q => \rdata_reg[0]_i_28_n_3\,
      R => '0'
    );
\rdata_reg[0]_i_29\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_706,
      Q => \rdata_reg[0]_i_29_n_3\,
      R => '0'
    );
\rdata_reg[0]_i_30\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_514,
      Q => \rdata_reg[0]_i_30_n_3\,
      R => '0'
    );
\rdata_reg[0]_i_32\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_386,
      Q => \rdata_reg[0]_i_32_n_3\,
      R => '0'
    );
\rdata_reg[0]_i_9\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_258,
      Q => \rdata_reg[0]_i_9_n_3\,
      R => '0'
    );
\rdata_reg[10]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_120,
      Q => \rdata_reg[10]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[10]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_696,
      Q => \rdata_reg[10]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[10]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_632,
      Q => \rdata_reg[10]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[10]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_568,
      Q => \rdata_reg[10]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[10]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_376,
      Q => \rdata_reg[10]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[10]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_248,
      Q => \rdata_reg[10]_i_19_n_3\,
      R => '0'
    );
\rdata_reg[10]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_184,
      Q => \rdata_reg[10]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[10]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_56,
      Q => \rdata_reg[10]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[10]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_504,
      Q => \rdata_reg[10]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[10]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_440,
      Q => \rdata_reg[10]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[10]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_312,
      Q => \rdata_reg[10]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[11]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_119,
      Q => \rdata_reg[11]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[11]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_695,
      Q => \rdata_reg[11]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[11]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_631,
      Q => \rdata_reg[11]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[11]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_567,
      Q => \rdata_reg[11]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[11]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_375,
      Q => \rdata_reg[11]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[11]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_247,
      Q => \rdata_reg[11]_i_19_n_3\,
      R => '0'
    );
\rdata_reg[11]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_183,
      Q => \rdata_reg[11]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[11]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_55,
      Q => \rdata_reg[11]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[11]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_503,
      Q => \rdata_reg[11]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[11]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_439,
      Q => \rdata_reg[11]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[11]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_311,
      Q => \rdata_reg[11]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[12]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_118,
      Q => \rdata_reg[12]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[12]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_694,
      Q => \rdata_reg[12]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[12]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_630,
      Q => \rdata_reg[12]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[12]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_566,
      Q => \rdata_reg[12]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[12]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_374,
      Q => \rdata_reg[12]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[12]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_246,
      Q => \rdata_reg[12]_i_19_n_3\,
      R => '0'
    );
\rdata_reg[12]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_182,
      Q => \rdata_reg[12]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[12]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_54,
      Q => \rdata_reg[12]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[12]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_502,
      Q => \rdata_reg[12]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[12]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_438,
      Q => \rdata_reg[12]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[12]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_310,
      Q => \rdata_reg[12]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[13]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_117,
      Q => \rdata_reg[13]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[13]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_693,
      Q => \rdata_reg[13]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[13]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_629,
      Q => \rdata_reg[13]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[13]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_565,
      Q => \rdata_reg[13]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[13]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_373,
      Q => \rdata_reg[13]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[13]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_245,
      Q => \rdata_reg[13]_i_19_n_3\,
      R => '0'
    );
\rdata_reg[13]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_181,
      Q => \rdata_reg[13]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[13]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_53,
      Q => \rdata_reg[13]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[13]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_501,
      Q => \rdata_reg[13]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[13]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_437,
      Q => \rdata_reg[13]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[13]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_309,
      Q => \rdata_reg[13]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[14]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_116,
      Q => \rdata_reg[14]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[14]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_692,
      Q => \rdata_reg[14]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[14]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_628,
      Q => \rdata_reg[14]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[14]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_564,
      Q => \rdata_reg[14]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[14]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_372,
      Q => \rdata_reg[14]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[14]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_244,
      Q => \rdata_reg[14]_i_19_n_3\,
      R => '0'
    );
\rdata_reg[14]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_180,
      Q => \rdata_reg[14]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[14]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_52,
      Q => \rdata_reg[14]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[14]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_500,
      Q => \rdata_reg[14]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[14]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_436,
      Q => \rdata_reg[14]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[14]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_308,
      Q => \rdata_reg[14]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[15]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_115,
      Q => \rdata_reg[15]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[15]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_691,
      Q => \rdata_reg[15]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[15]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_627,
      Q => \rdata_reg[15]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[15]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_563,
      Q => \rdata_reg[15]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[15]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_371,
      Q => \rdata_reg[15]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[15]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_243,
      Q => \rdata_reg[15]_i_19_n_3\,
      R => '0'
    );
\rdata_reg[15]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_179,
      Q => \rdata_reg[15]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[15]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_51,
      Q => \rdata_reg[15]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[15]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_499,
      Q => \rdata_reg[15]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[15]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_435,
      Q => \rdata_reg[15]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[15]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_307,
      Q => \rdata_reg[15]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[16]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_114,
      Q => \rdata_reg[16]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[16]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_690,
      Q => \rdata_reg[16]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[16]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_626,
      Q => \rdata_reg[16]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[16]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_562,
      Q => \rdata_reg[16]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[16]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_370,
      Q => \rdata_reg[16]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[16]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_242,
      Q => \rdata_reg[16]_i_19_n_3\,
      R => '0'
    );
\rdata_reg[16]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_178,
      Q => \rdata_reg[16]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[16]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_50,
      Q => \rdata_reg[16]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[16]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_498,
      Q => \rdata_reg[16]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[16]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_434,
      Q => \rdata_reg[16]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[16]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_306,
      Q => \rdata_reg[16]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[17]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_113,
      Q => \rdata_reg[17]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[17]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_689,
      Q => \rdata_reg[17]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[17]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_625,
      Q => \rdata_reg[17]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[17]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_561,
      Q => \rdata_reg[17]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[17]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_369,
      Q => \rdata_reg[17]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[17]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_241,
      Q => \rdata_reg[17]_i_19_n_3\,
      R => '0'
    );
\rdata_reg[17]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_177,
      Q => \rdata_reg[17]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[17]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_49,
      Q => \rdata_reg[17]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[17]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_497,
      Q => \rdata_reg[17]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[17]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_433,
      Q => \rdata_reg[17]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[17]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_305,
      Q => \rdata_reg[17]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[18]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_112,
      Q => \rdata_reg[18]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[18]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_688,
      Q => \rdata_reg[18]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[18]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_624,
      Q => \rdata_reg[18]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[18]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_560,
      Q => \rdata_reg[18]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[18]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_368,
      Q => \rdata_reg[18]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[18]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_240,
      Q => \rdata_reg[18]_i_19_n_3\,
      R => '0'
    );
\rdata_reg[18]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_176,
      Q => \rdata_reg[18]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[18]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_48,
      Q => \rdata_reg[18]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[18]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_496,
      Q => \rdata_reg[18]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[18]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_432,
      Q => \rdata_reg[18]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[18]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_304,
      Q => \rdata_reg[18]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[19]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_111,
      Q => \rdata_reg[19]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[19]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_687,
      Q => \rdata_reg[19]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[19]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_623,
      Q => \rdata_reg[19]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[19]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_559,
      Q => \rdata_reg[19]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[19]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_367,
      Q => \rdata_reg[19]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[19]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_239,
      Q => \rdata_reg[19]_i_19_n_3\,
      R => '0'
    );
\rdata_reg[19]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_175,
      Q => \rdata_reg[19]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[19]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_47,
      Q => \rdata_reg[19]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[19]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_495,
      Q => \rdata_reg[19]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[19]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_431,
      Q => \rdata_reg[19]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[19]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_303,
      Q => \rdata_reg[19]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[1]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_705,
      Q => \rdata_reg[1]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[1]_i_16\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_641,
      Q => \rdata_reg[1]_i_16_n_3\,
      R => '0'
    );
\rdata_reg[1]_i_17\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_577,
      Q => \rdata_reg[1]_i_17_n_3\,
      R => '0'
    );
\rdata_reg[1]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_385,
      Q => \rdata_reg[1]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[1]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_257,
      Q => \rdata_reg[1]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[1]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_193,
      Q => \rdata_reg[1]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[1]_i_24\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_129,
      Q => \rdata_reg[1]_i_24_n_3\,
      R => '0'
    );
\rdata_reg[1]_i_25\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_65,
      Q => \rdata_reg[1]_i_25_n_3\,
      R => '0'
    );
\rdata_reg[1]_i_26\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_513,
      Q => \rdata_reg[1]_i_26_n_3\,
      R => '0'
    );
\rdata_reg[1]_i_27\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_449,
      Q => \rdata_reg[1]_i_27_n_3\,
      R => '0'
    );
\rdata_reg[1]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_321,
      Q => \rdata_reg[1]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[20]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_110,
      Q => \rdata_reg[20]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[20]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_686,
      Q => \rdata_reg[20]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[20]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_622,
      Q => \rdata_reg[20]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[20]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_558,
      Q => \rdata_reg[20]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[20]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_366,
      Q => \rdata_reg[20]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[20]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_238,
      Q => \rdata_reg[20]_i_19_n_3\,
      R => '0'
    );
\rdata_reg[20]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_174,
      Q => \rdata_reg[20]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[20]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_46,
      Q => \rdata_reg[20]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[20]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_494,
      Q => \rdata_reg[20]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[20]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_430,
      Q => \rdata_reg[20]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[20]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_302,
      Q => \rdata_reg[20]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[21]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_109,
      Q => \rdata_reg[21]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[21]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_685,
      Q => \rdata_reg[21]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[21]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_621,
      Q => \rdata_reg[21]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[21]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_557,
      Q => \rdata_reg[21]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[21]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_365,
      Q => \rdata_reg[21]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[21]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_237,
      Q => \rdata_reg[21]_i_19_n_3\,
      R => '0'
    );
\rdata_reg[21]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_173,
      Q => \rdata_reg[21]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[21]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_45,
      Q => \rdata_reg[21]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[21]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_493,
      Q => \rdata_reg[21]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[21]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_429,
      Q => \rdata_reg[21]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[21]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_301,
      Q => \rdata_reg[21]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[22]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_108,
      Q => \rdata_reg[22]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[22]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_684,
      Q => \rdata_reg[22]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[22]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_620,
      Q => \rdata_reg[22]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[22]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_556,
      Q => \rdata_reg[22]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[22]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_364,
      Q => \rdata_reg[22]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[22]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_236,
      Q => \rdata_reg[22]_i_19_n_3\,
      R => '0'
    );
\rdata_reg[22]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_172,
      Q => \rdata_reg[22]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[22]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_44,
      Q => \rdata_reg[22]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[22]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_492,
      Q => \rdata_reg[22]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[22]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_428,
      Q => \rdata_reg[22]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[22]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_300,
      Q => \rdata_reg[22]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[23]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_107,
      Q => \rdata_reg[23]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[23]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_683,
      Q => \rdata_reg[23]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[23]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_619,
      Q => \rdata_reg[23]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[23]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_555,
      Q => \rdata_reg[23]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[23]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_363,
      Q => \rdata_reg[23]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[23]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_235,
      Q => \rdata_reg[23]_i_19_n_3\,
      R => '0'
    );
\rdata_reg[23]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_171,
      Q => \rdata_reg[23]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[23]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_43,
      Q => \rdata_reg[23]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[23]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_491,
      Q => \rdata_reg[23]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[23]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_427,
      Q => \rdata_reg[23]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[23]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_299,
      Q => \rdata_reg[23]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[24]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_106,
      Q => \rdata_reg[24]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[24]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_682,
      Q => \rdata_reg[24]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[24]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_618,
      Q => \rdata_reg[24]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[24]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_554,
      Q => \rdata_reg[24]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[24]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_362,
      Q => \rdata_reg[24]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[24]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_234,
      Q => \rdata_reg[24]_i_19_n_3\,
      R => '0'
    );
\rdata_reg[24]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_170,
      Q => \rdata_reg[24]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[24]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_42,
      Q => \rdata_reg[24]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[24]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_490,
      Q => \rdata_reg[24]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[24]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_426,
      Q => \rdata_reg[24]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[24]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_298,
      Q => \rdata_reg[24]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[25]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_105,
      Q => \rdata_reg[25]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[25]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_681,
      Q => \rdata_reg[25]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[25]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_617,
      Q => \rdata_reg[25]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[25]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_553,
      Q => \rdata_reg[25]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[25]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_361,
      Q => \rdata_reg[25]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[25]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_233,
      Q => \rdata_reg[25]_i_19_n_3\,
      R => '0'
    );
\rdata_reg[25]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_169,
      Q => \rdata_reg[25]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[25]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_41,
      Q => \rdata_reg[25]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[25]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_489,
      Q => \rdata_reg[25]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[25]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_425,
      Q => \rdata_reg[25]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[25]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_297,
      Q => \rdata_reg[25]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[26]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_104,
      Q => \rdata_reg[26]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[26]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_680,
      Q => \rdata_reg[26]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[26]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_616,
      Q => \rdata_reg[26]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[26]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_552,
      Q => \rdata_reg[26]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[26]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_360,
      Q => \rdata_reg[26]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[26]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_232,
      Q => \rdata_reg[26]_i_19_n_3\,
      R => '0'
    );
\rdata_reg[26]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_168,
      Q => \rdata_reg[26]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[26]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_40,
      Q => \rdata_reg[26]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[26]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_488,
      Q => \rdata_reg[26]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[26]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_424,
      Q => \rdata_reg[26]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[26]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_296,
      Q => \rdata_reg[26]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[27]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_103,
      Q => \rdata_reg[27]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[27]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_679,
      Q => \rdata_reg[27]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[27]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_615,
      Q => \rdata_reg[27]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[27]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_551,
      Q => \rdata_reg[27]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[27]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_359,
      Q => \rdata_reg[27]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[27]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_231,
      Q => \rdata_reg[27]_i_19_n_3\,
      R => '0'
    );
\rdata_reg[27]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_167,
      Q => \rdata_reg[27]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[27]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_39,
      Q => \rdata_reg[27]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[27]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_487,
      Q => \rdata_reg[27]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[27]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_423,
      Q => \rdata_reg[27]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[27]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_295,
      Q => \rdata_reg[27]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[28]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_102,
      Q => \rdata_reg[28]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[28]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_678,
      Q => \rdata_reg[28]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[28]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_614,
      Q => \rdata_reg[28]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[28]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_550,
      Q => \rdata_reg[28]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[28]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_358,
      Q => \rdata_reg[28]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[28]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_230,
      Q => \rdata_reg[28]_i_19_n_3\,
      R => '0'
    );
\rdata_reg[28]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_166,
      Q => \rdata_reg[28]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[28]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_38,
      Q => \rdata_reg[28]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[28]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_486,
      Q => \rdata_reg[28]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[28]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_422,
      Q => \rdata_reg[28]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[28]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_294,
      Q => \rdata_reg[28]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[29]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_101,
      Q => \rdata_reg[29]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[29]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_677,
      Q => \rdata_reg[29]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[29]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_613,
      Q => \rdata_reg[29]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[29]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_549,
      Q => \rdata_reg[29]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[29]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_357,
      Q => \rdata_reg[29]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[29]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_229,
      Q => \rdata_reg[29]_i_19_n_3\,
      R => '0'
    );
\rdata_reg[29]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_165,
      Q => \rdata_reg[29]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[29]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_37,
      Q => \rdata_reg[29]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[29]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_485,
      Q => \rdata_reg[29]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[29]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_421,
      Q => \rdata_reg[29]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[29]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_293,
      Q => \rdata_reg[29]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[2]_i_10\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_384,
      Q => \rdata_reg[2]_i_10_n_3\,
      R => '0'
    );
\rdata_reg[2]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_704,
      Q => \rdata_reg[2]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[2]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_576,
      Q => \rdata_reg[2]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[2]_i_16\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_512,
      Q => \rdata_reg[2]_i_16_n_3\,
      R => '0'
    );
\rdata_reg[2]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_192,
      Q => \rdata_reg[2]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[2]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_448,
      Q => \rdata_reg[2]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[2]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_320,
      Q => \rdata_reg[2]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[2]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_640,
      Q => \rdata_reg[2]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[2]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_256,
      Q => \rdata_reg[2]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[2]_i_24\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_128,
      Q => \rdata_reg[2]_i_24_n_3\,
      R => '0'
    );
\rdata_reg[2]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_64,
      Q => \rdata_reg[2]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[30]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_100,
      Q => \rdata_reg[30]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[30]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_676,
      Q => \rdata_reg[30]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[30]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_612,
      Q => \rdata_reg[30]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[30]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_548,
      Q => \rdata_reg[30]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[30]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_356,
      Q => \rdata_reg[30]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[30]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_228,
      Q => \rdata_reg[30]_i_19_n_3\,
      R => '0'
    );
\rdata_reg[30]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_164,
      Q => \rdata_reg[30]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[30]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_36,
      Q => \rdata_reg[30]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[30]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_484,
      Q => \rdata_reg[30]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[30]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_420,
      Q => \rdata_reg[30]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[30]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_292,
      Q => \rdata_reg[30]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[31]_i_12\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_291,
      Q => \rdata_reg[31]_i_12_n_3\,
      R => '0'
    );
\rdata_reg[31]_i_13\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_1086,
      Q => \rdata_reg[31]_i_13_n_3\,
      S => cnn_fc_i50_o10_CTRL_s_axi_U_n_713
    );
\rdata_reg[31]_i_17\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_99,
      Q => \rdata_reg[31]_i_17_n_3\,
      R => '0'
    );
\rdata_reg[31]_i_18\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_1083,
      Q => \rdata_reg[31]_i_18_n_3\,
      S => cnn_fc_i50_o10_CTRL_s_axi_U_n_713
    );
\rdata_reg[31]_i_20\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_1092,
      Q => \rdata_reg[31]_i_20_n_3\,
      S => cnn_fc_i50_o10_CTRL_s_axi_U_n_713
    );
\rdata_reg[31]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_675,
      Q => \rdata_reg[31]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[31]_i_24\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_611,
      Q => \rdata_reg[31]_i_24_n_3\,
      R => '0'
    );
\rdata_reg[31]_i_25\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_1091,
      Q => \rdata_reg[31]_i_25_n_3\,
      S => cnn_fc_i50_o10_CTRL_s_axi_U_n_713
    );
\rdata_reg[31]_i_27\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_547,
      Q => \rdata_reg[31]_i_27_n_3\,
      R => '0'
    );
\rdata_reg[31]_i_28\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_1090,
      Q => \rdata_reg[31]_i_28_n_3\,
      S => cnn_fc_i50_o10_CTRL_s_axi_U_n_713
    );
\rdata_reg[31]_i_31\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_355,
      Q => \rdata_reg[31]_i_31_n_3\,
      R => '0'
    );
\rdata_reg[31]_i_34\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_227,
      Q => \rdata_reg[31]_i_34_n_3\,
      R => '0'
    );
\rdata_reg[31]_i_35\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_163,
      Q => \rdata_reg[31]_i_35_n_3\,
      R => '0'
    );
\rdata_reg[31]_i_37\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_35,
      Q => \rdata_reg[31]_i_37_n_3\,
      R => '0'
    );
\rdata_reg[31]_i_43\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_483,
      Q => \rdata_reg[31]_i_43_n_3\,
      R => '0'
    );
\rdata_reg[31]_i_44\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_419,
      Q => \rdata_reg[31]_i_44_n_3\,
      R => '0'
    );
\rdata_reg[3]_i_10\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_383,
      Q => \rdata_reg[3]_i_10_n_3\,
      R => '0'
    );
\rdata_reg[3]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_703,
      Q => \rdata_reg[3]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[3]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_575,
      Q => \rdata_reg[3]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[3]_i_16\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_511,
      Q => \rdata_reg[3]_i_16_n_3\,
      R => '0'
    );
\rdata_reg[3]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_191,
      Q => \rdata_reg[3]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[3]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_447,
      Q => \rdata_reg[3]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[3]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_319,
      Q => \rdata_reg[3]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[3]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_639,
      Q => \rdata_reg[3]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[3]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_255,
      Q => \rdata_reg[3]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[3]_i_24\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_127,
      Q => \rdata_reg[3]_i_24_n_3\,
      R => '0'
    );
\rdata_reg[3]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_63,
      Q => \rdata_reg[3]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[4]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_126,
      Q => \rdata_reg[4]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[4]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_702,
      Q => \rdata_reg[4]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[4]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_638,
      Q => \rdata_reg[4]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[4]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_574,
      Q => \rdata_reg[4]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[4]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_382,
      Q => \rdata_reg[4]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[4]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_254,
      Q => \rdata_reg[4]_i_19_n_3\,
      R => '0'
    );
\rdata_reg[4]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_190,
      Q => \rdata_reg[4]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[4]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_62,
      Q => \rdata_reg[4]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[4]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_510,
      Q => \rdata_reg[4]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[4]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_446,
      Q => \rdata_reg[4]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[4]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_318,
      Q => \rdata_reg[4]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[5]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_125,
      Q => \rdata_reg[5]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[5]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_701,
      Q => \rdata_reg[5]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[5]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_637,
      Q => \rdata_reg[5]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[5]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_573,
      Q => \rdata_reg[5]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[5]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_381,
      Q => \rdata_reg[5]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[5]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_253,
      Q => \rdata_reg[5]_i_19_n_3\,
      R => '0'
    );
\rdata_reg[5]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_189,
      Q => \rdata_reg[5]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[5]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_61,
      Q => \rdata_reg[5]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[5]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_509,
      Q => \rdata_reg[5]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[5]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_445,
      Q => \rdata_reg[5]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[5]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_317,
      Q => \rdata_reg[5]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[6]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_124,
      Q => \rdata_reg[6]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[6]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_700,
      Q => \rdata_reg[6]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[6]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_636,
      Q => \rdata_reg[6]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[6]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_572,
      Q => \rdata_reg[6]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[6]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_380,
      Q => \rdata_reg[6]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[6]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_252,
      Q => \rdata_reg[6]_i_19_n_3\,
      R => '0'
    );
\rdata_reg[6]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_188,
      Q => \rdata_reg[6]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[6]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_60,
      Q => \rdata_reg[6]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[6]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_508,
      Q => \rdata_reg[6]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[6]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_444,
      Q => \rdata_reg[6]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[6]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_316,
      Q => \rdata_reg[6]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[7]_i_10\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_1082,
      Q => \rdata_reg[7]_i_10_n_3\,
      S => cnn_fc_i50_o10_CTRL_s_axi_U_n_713
    );
\rdata_reg[7]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_379,
      Q => \rdata_reg[7]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[7]_i_14\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_1087,
      Q => \rdata_reg[7]_i_14_n_3\,
      S => cnn_fc_i50_o10_CTRL_s_axi_U_n_713
    );
\rdata_reg[7]_i_17\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_699,
      Q => \rdata_reg[7]_i_17_n_3\,
      R => '0'
    );
\rdata_reg[7]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_571,
      Q => \rdata_reg[7]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[7]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_507,
      Q => \rdata_reg[7]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[7]_i_22\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_1089,
      Q => \rdata_reg[7]_i_22_n_3\,
      S => cnn_fc_i50_o10_CTRL_s_axi_U_n_713
    );
\rdata_reg[7]_i_25\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_187,
      Q => \rdata_reg[7]_i_25_n_3\,
      R => '0'
    );
\rdata_reg[7]_i_26\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_1084,
      Q => \rdata_reg[7]_i_26_n_3\,
      S => cnn_fc_i50_o10_CTRL_s_axi_U_n_713
    );
\rdata_reg[7]_i_29\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_443,
      Q => \rdata_reg[7]_i_29_n_3\,
      R => '0'
    );
\rdata_reg[7]_i_32\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_315,
      Q => \rdata_reg[7]_i_32_n_3\,
      R => '0'
    );
\rdata_reg[7]_i_33\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_635,
      Q => \rdata_reg[7]_i_33_n_3\,
      R => '0'
    );
\rdata_reg[7]_i_35\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_251,
      Q => \rdata_reg[7]_i_35_n_3\,
      R => '0'
    );
\rdata_reg[7]_i_37\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_123,
      Q => \rdata_reg[7]_i_37_n_3\,
      R => '0'
    );
\rdata_reg[7]_i_9\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_59,
      Q => \rdata_reg[7]_i_9_n_3\,
      R => '0'
    );
\rdata_reg[8]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_122,
      Q => \rdata_reg[8]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[8]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_698,
      Q => \rdata_reg[8]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[8]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_634,
      Q => \rdata_reg[8]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[8]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_570,
      Q => \rdata_reg[8]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[8]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_378,
      Q => \rdata_reg[8]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[8]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_250,
      Q => \rdata_reg[8]_i_19_n_3\,
      R => '0'
    );
\rdata_reg[8]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_186,
      Q => \rdata_reg[8]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[8]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_58,
      Q => \rdata_reg[8]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[8]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_506,
      Q => \rdata_reg[8]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[8]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_442,
      Q => \rdata_reg[8]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[8]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_314,
      Q => \rdata_reg[8]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[9]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_18_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_121,
      Q => \rdata_reg[9]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[9]_i_13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_20_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_697,
      Q => \rdata_reg[9]_i_13_n_3\,
      R => '0'
    );
\rdata_reg[9]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_25_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_633,
      Q => \rdata_reg[9]_i_14_n_3\,
      R => '0'
    );
\rdata_reg[9]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_28_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_569,
      Q => \rdata_reg[9]_i_15_n_3\,
      R => '0'
    );
\rdata_reg[9]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_14_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_377,
      Q => \rdata_reg[9]_i_18_n_3\,
      R => '0'
    );
\rdata_reg[9]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_249,
      Q => \rdata_reg[9]_i_19_n_3\,
      R => '0'
    );
\rdata_reg[9]_i_20\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_26_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_185,
      Q => \rdata_reg[9]_i_20_n_3\,
      R => '0'
    );
\rdata_reg[9]_i_21\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_10_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_57,
      Q => \rdata_reg[9]_i_21_n_3\,
      R => '0'
    );
\rdata_reg[9]_i_22\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[7]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_505,
      Q => \rdata_reg[9]_i_22_n_3\,
      R => '0'
    );
\rdata_reg[9]_i_23\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[0]_i_22_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_441,
      Q => \rdata_reg[9]_i_23_n_3\,
      R => '0'
    );
\rdata_reg[9]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_13_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_313,
      Q => \rdata_reg[9]_i_8_n_3\,
      R => '0'
    );
\result_0_4_reg_712[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000EF00"
    )
        port map (
      I0 => \inStream_V_data_V_0_state_reg_n_3_[0]\,
      I1 => \exitcond3_reg_1800_reg_n_3_[0]\,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ap_enable_reg_pp2_iter8_reg_n_3,
      I4 => \ap_pipeline_reg_pp2_iter7_exitcond3_reg_1800_reg[0]__0_n_3\,
      I5 => ap_CS_fsm_state6,
      O => result_9_4_reg_613
    );
\result_0_4_reg_712_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_47,
      Q => result_0_4_reg_712_reg(0),
      R => '0'
    );
\result_0_4_reg_712_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_53,
      Q => result_0_4_reg_712_reg(10),
      R => '0'
    );
\result_0_4_reg_712_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_52,
      Q => result_0_4_reg_712_reg(11),
      R => '0'
    );
\result_0_4_reg_712_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_59,
      Q => result_0_4_reg_712_reg(12),
      R => '0'
    );
\result_0_4_reg_712_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_58,
      Q => result_0_4_reg_712_reg(13),
      R => '0'
    );
\result_0_4_reg_712_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_57,
      Q => result_0_4_reg_712_reg(14),
      R => '0'
    );
\result_0_4_reg_712_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_56,
      Q => result_0_4_reg_712_reg(15),
      R => '0'
    );
\result_0_4_reg_712_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_63,
      Q => result_0_4_reg_712_reg(16),
      R => '0'
    );
\result_0_4_reg_712_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_62,
      Q => result_0_4_reg_712_reg(17),
      R => '0'
    );
\result_0_4_reg_712_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_61,
      Q => result_0_4_reg_712_reg(18),
      R => '0'
    );
\result_0_4_reg_712_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_60,
      Q => result_0_4_reg_712_reg(19),
      R => '0'
    );
\result_0_4_reg_712_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_46,
      Q => result_0_4_reg_712_reg(1),
      R => '0'
    );
\result_0_4_reg_712_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_67,
      Q => result_0_4_reg_712_reg(20),
      R => '0'
    );
\result_0_4_reg_712_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_66,
      Q => result_0_4_reg_712_reg(21),
      R => '0'
    );
\result_0_4_reg_712_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_65,
      Q => result_0_4_reg_712_reg(22),
      R => '0'
    );
\result_0_4_reg_712_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_64,
      Q => result_0_4_reg_712_reg(23),
      R => '0'
    );
\result_0_4_reg_712_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_71,
      Q => result_0_4_reg_712_reg(24),
      R => '0'
    );
\result_0_4_reg_712_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_70,
      Q => result_0_4_reg_712_reg(25),
      R => '0'
    );
\result_0_4_reg_712_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_69,
      Q => result_0_4_reg_712_reg(26),
      R => '0'
    );
\result_0_4_reg_712_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_68,
      Q => result_0_4_reg_712_reg(27),
      R => '0'
    );
\result_0_4_reg_712_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_75,
      Q => result_0_4_reg_712_reg(28),
      R => '0'
    );
\result_0_4_reg_712_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_74,
      Q => result_0_4_reg_712_reg(29),
      R => '0'
    );
\result_0_4_reg_712_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_45,
      Q => result_0_4_reg_712_reg(2),
      R => '0'
    );
\result_0_4_reg_712_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_73,
      Q => result_0_4_reg_712_reg(30),
      R => '0'
    );
\result_0_4_reg_712_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_72,
      Q => result_0_4_reg_712_reg(31),
      R => '0'
    );
\result_0_4_reg_712_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_44,
      Q => result_0_4_reg_712_reg(3),
      R => '0'
    );
\result_0_4_reg_712_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_51,
      Q => result_0_4_reg_712_reg(4),
      R => '0'
    );
\result_0_4_reg_712_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_50,
      Q => result_0_4_reg_712_reg(5),
      R => '0'
    );
\result_0_4_reg_712_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_49,
      Q => result_0_4_reg_712_reg(6),
      R => '0'
    );
\result_0_4_reg_712_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_48,
      Q => result_0_4_reg_712_reg(7),
      R => '0'
    );
\result_0_4_reg_712_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_55,
      Q => result_0_4_reg_712_reg(8),
      R => '0'
    );
\result_0_4_reg_712_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_746_n_54,
      Q => result_0_4_reg_712_reg(9),
      R => '0'
    );
\result_1_4_reg_701_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_9,
      Q => result_1_4_reg_701_reg(0),
      R => '0'
    );
\result_1_4_reg_701_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_15,
      Q => result_1_4_reg_701_reg(10),
      R => '0'
    );
\result_1_4_reg_701_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_14,
      Q => result_1_4_reg_701_reg(11),
      R => '0'
    );
\result_1_4_reg_701_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_21,
      Q => result_1_4_reg_701_reg(12),
      R => '0'
    );
\result_1_4_reg_701_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_20,
      Q => result_1_4_reg_701_reg(13),
      R => '0'
    );
\result_1_4_reg_701_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_19,
      Q => result_1_4_reg_701_reg(14),
      R => '0'
    );
\result_1_4_reg_701_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_18,
      Q => result_1_4_reg_701_reg(15),
      R => '0'
    );
\result_1_4_reg_701_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_25,
      Q => result_1_4_reg_701_reg(16),
      R => '0'
    );
\result_1_4_reg_701_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_24,
      Q => result_1_4_reg_701_reg(17),
      R => '0'
    );
\result_1_4_reg_701_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_23,
      Q => result_1_4_reg_701_reg(18),
      R => '0'
    );
\result_1_4_reg_701_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_22,
      Q => result_1_4_reg_701_reg(19),
      R => '0'
    );
\result_1_4_reg_701_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_8,
      Q => result_1_4_reg_701_reg(1),
      R => '0'
    );
\result_1_4_reg_701_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_29,
      Q => result_1_4_reg_701_reg(20),
      R => '0'
    );
\result_1_4_reg_701_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_28,
      Q => result_1_4_reg_701_reg(21),
      R => '0'
    );
\result_1_4_reg_701_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_27,
      Q => result_1_4_reg_701_reg(22),
      R => '0'
    );
\result_1_4_reg_701_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_26,
      Q => result_1_4_reg_701_reg(23),
      R => '0'
    );
\result_1_4_reg_701_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_33,
      Q => result_1_4_reg_701_reg(24),
      R => '0'
    );
\result_1_4_reg_701_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_32,
      Q => result_1_4_reg_701_reg(25),
      R => '0'
    );
\result_1_4_reg_701_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_31,
      Q => result_1_4_reg_701_reg(26),
      R => '0'
    );
\result_1_4_reg_701_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_30,
      Q => result_1_4_reg_701_reg(27),
      R => '0'
    );
\result_1_4_reg_701_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_37,
      Q => result_1_4_reg_701_reg(28),
      R => '0'
    );
\result_1_4_reg_701_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_36,
      Q => result_1_4_reg_701_reg(29),
      R => '0'
    );
\result_1_4_reg_701_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_7,
      Q => result_1_4_reg_701_reg(2),
      R => '0'
    );
\result_1_4_reg_701_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_35,
      Q => result_1_4_reg_701_reg(30),
      R => '0'
    );
\result_1_4_reg_701_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_34,
      Q => result_1_4_reg_701_reg(31),
      R => '0'
    );
\result_1_4_reg_701_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_6,
      Q => result_1_4_reg_701_reg(3),
      R => '0'
    );
\result_1_4_reg_701_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_13,
      Q => result_1_4_reg_701_reg(4),
      R => '0'
    );
\result_1_4_reg_701_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_12,
      Q => result_1_4_reg_701_reg(5),
      R => '0'
    );
\result_1_4_reg_701_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_11,
      Q => result_1_4_reg_701_reg(6),
      R => '0'
    );
\result_1_4_reg_701_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_10,
      Q => result_1_4_reg_701_reg(7),
      R => '0'
    );
\result_1_4_reg_701_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_17,
      Q => result_1_4_reg_701_reg(8),
      R => '0'
    );
\result_1_4_reg_701_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_753_n_16,
      Q => result_1_4_reg_701_reg(9),
      R => '0'
    );
\result_2_4_reg_690_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_8,
      Q => result_2_4_reg_690_reg(0),
      R => '0'
    );
\result_2_4_reg_690_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_14,
      Q => result_2_4_reg_690_reg(10),
      R => '0'
    );
\result_2_4_reg_690_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_13,
      Q => result_2_4_reg_690_reg(11),
      R => '0'
    );
\result_2_4_reg_690_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_20,
      Q => result_2_4_reg_690_reg(12),
      R => '0'
    );
\result_2_4_reg_690_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_19,
      Q => result_2_4_reg_690_reg(13),
      R => '0'
    );
\result_2_4_reg_690_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_18,
      Q => result_2_4_reg_690_reg(14),
      R => '0'
    );
\result_2_4_reg_690_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_17,
      Q => result_2_4_reg_690_reg(15),
      R => '0'
    );
\result_2_4_reg_690_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_24,
      Q => result_2_4_reg_690_reg(16),
      R => '0'
    );
\result_2_4_reg_690_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_23,
      Q => result_2_4_reg_690_reg(17),
      R => '0'
    );
\result_2_4_reg_690_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_22,
      Q => result_2_4_reg_690_reg(18),
      R => '0'
    );
\result_2_4_reg_690_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_21,
      Q => result_2_4_reg_690_reg(19),
      R => '0'
    );
\result_2_4_reg_690_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_7,
      Q => result_2_4_reg_690_reg(1),
      R => '0'
    );
\result_2_4_reg_690_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_28,
      Q => result_2_4_reg_690_reg(20),
      R => '0'
    );
\result_2_4_reg_690_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_27,
      Q => result_2_4_reg_690_reg(21),
      R => '0'
    );
\result_2_4_reg_690_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_26,
      Q => result_2_4_reg_690_reg(22),
      R => '0'
    );
\result_2_4_reg_690_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_25,
      Q => result_2_4_reg_690_reg(23),
      R => '0'
    );
\result_2_4_reg_690_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_32,
      Q => result_2_4_reg_690_reg(24),
      R => '0'
    );
\result_2_4_reg_690_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_31,
      Q => result_2_4_reg_690_reg(25),
      R => '0'
    );
\result_2_4_reg_690_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_30,
      Q => result_2_4_reg_690_reg(26),
      R => '0'
    );
\result_2_4_reg_690_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_29,
      Q => result_2_4_reg_690_reg(27),
      R => '0'
    );
\result_2_4_reg_690_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_36,
      Q => result_2_4_reg_690_reg(28),
      R => '0'
    );
\result_2_4_reg_690_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_35,
      Q => result_2_4_reg_690_reg(29),
      R => '0'
    );
\result_2_4_reg_690_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_6,
      Q => result_2_4_reg_690_reg(2),
      R => '0'
    );
\result_2_4_reg_690_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_34,
      Q => result_2_4_reg_690_reg(30),
      R => '0'
    );
\result_2_4_reg_690_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_33,
      Q => result_2_4_reg_690_reg(31),
      R => '0'
    );
\result_2_4_reg_690_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_5,
      Q => result_2_4_reg_690_reg(3),
      R => '0'
    );
\result_2_4_reg_690_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_12,
      Q => result_2_4_reg_690_reg(4),
      R => '0'
    );
\result_2_4_reg_690_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_11,
      Q => result_2_4_reg_690_reg(5),
      R => '0'
    );
\result_2_4_reg_690_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_10,
      Q => result_2_4_reg_690_reg(6),
      R => '0'
    );
\result_2_4_reg_690_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_9,
      Q => result_2_4_reg_690_reg(7),
      R => '0'
    );
\result_2_4_reg_690_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_16,
      Q => result_2_4_reg_690_reg(8),
      R => '0'
    );
\result_2_4_reg_690_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_760_n_15,
      Q => result_2_4_reg_690_reg(9),
      R => '0'
    );
\result_3_4_reg_679_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_8,
      Q => result_3_4_reg_679_reg(0),
      R => '0'
    );
\result_3_4_reg_679_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_14,
      Q => result_3_4_reg_679_reg(10),
      R => '0'
    );
\result_3_4_reg_679_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_13,
      Q => result_3_4_reg_679_reg(11),
      R => '0'
    );
\result_3_4_reg_679_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_20,
      Q => result_3_4_reg_679_reg(12),
      R => '0'
    );
\result_3_4_reg_679_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_19,
      Q => result_3_4_reg_679_reg(13),
      R => '0'
    );
\result_3_4_reg_679_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_18,
      Q => result_3_4_reg_679_reg(14),
      R => '0'
    );
\result_3_4_reg_679_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_17,
      Q => result_3_4_reg_679_reg(15),
      R => '0'
    );
\result_3_4_reg_679_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_24,
      Q => result_3_4_reg_679_reg(16),
      R => '0'
    );
\result_3_4_reg_679_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_23,
      Q => result_3_4_reg_679_reg(17),
      R => '0'
    );
\result_3_4_reg_679_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_22,
      Q => result_3_4_reg_679_reg(18),
      R => '0'
    );
\result_3_4_reg_679_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_21,
      Q => result_3_4_reg_679_reg(19),
      R => '0'
    );
\result_3_4_reg_679_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_7,
      Q => result_3_4_reg_679_reg(1),
      R => '0'
    );
\result_3_4_reg_679_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_28,
      Q => result_3_4_reg_679_reg(20),
      R => '0'
    );
\result_3_4_reg_679_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_27,
      Q => result_3_4_reg_679_reg(21),
      R => '0'
    );
\result_3_4_reg_679_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_26,
      Q => result_3_4_reg_679_reg(22),
      R => '0'
    );
\result_3_4_reg_679_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_25,
      Q => result_3_4_reg_679_reg(23),
      R => '0'
    );
\result_3_4_reg_679_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_32,
      Q => result_3_4_reg_679_reg(24),
      R => '0'
    );
\result_3_4_reg_679_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_31,
      Q => result_3_4_reg_679_reg(25),
      R => '0'
    );
\result_3_4_reg_679_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_30,
      Q => result_3_4_reg_679_reg(26),
      R => '0'
    );
\result_3_4_reg_679_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_29,
      Q => result_3_4_reg_679_reg(27),
      R => '0'
    );
\result_3_4_reg_679_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_36,
      Q => result_3_4_reg_679_reg(28),
      R => '0'
    );
\result_3_4_reg_679_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_35,
      Q => result_3_4_reg_679_reg(29),
      R => '0'
    );
\result_3_4_reg_679_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_6,
      Q => result_3_4_reg_679_reg(2),
      R => '0'
    );
\result_3_4_reg_679_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_34,
      Q => result_3_4_reg_679_reg(30),
      R => '0'
    );
\result_3_4_reg_679_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_33,
      Q => result_3_4_reg_679_reg(31),
      R => '0'
    );
\result_3_4_reg_679_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_5,
      Q => result_3_4_reg_679_reg(3),
      R => '0'
    );
\result_3_4_reg_679_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_12,
      Q => result_3_4_reg_679_reg(4),
      R => '0'
    );
\result_3_4_reg_679_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_11,
      Q => result_3_4_reg_679_reg(5),
      R => '0'
    );
\result_3_4_reg_679_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_10,
      Q => result_3_4_reg_679_reg(6),
      R => '0'
    );
\result_3_4_reg_679_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_9,
      Q => result_3_4_reg_679_reg(7),
      R => '0'
    );
\result_3_4_reg_679_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_16,
      Q => result_3_4_reg_679_reg(8),
      R => '0'
    );
\result_3_4_reg_679_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_767_n_15,
      Q => result_3_4_reg_679_reg(9),
      R => '0'
    );
\result_4_4_reg_668_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_8,
      Q => result_4_4_reg_668_reg(0),
      R => '0'
    );
\result_4_4_reg_668_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_14,
      Q => result_4_4_reg_668_reg(10),
      R => '0'
    );
\result_4_4_reg_668_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_13,
      Q => result_4_4_reg_668_reg(11),
      R => '0'
    );
\result_4_4_reg_668_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_20,
      Q => result_4_4_reg_668_reg(12),
      R => '0'
    );
\result_4_4_reg_668_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_19,
      Q => result_4_4_reg_668_reg(13),
      R => '0'
    );
\result_4_4_reg_668_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_18,
      Q => result_4_4_reg_668_reg(14),
      R => '0'
    );
\result_4_4_reg_668_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_17,
      Q => result_4_4_reg_668_reg(15),
      R => '0'
    );
\result_4_4_reg_668_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_24,
      Q => result_4_4_reg_668_reg(16),
      R => '0'
    );
\result_4_4_reg_668_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_23,
      Q => result_4_4_reg_668_reg(17),
      R => '0'
    );
\result_4_4_reg_668_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_22,
      Q => result_4_4_reg_668_reg(18),
      R => '0'
    );
\result_4_4_reg_668_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_21,
      Q => result_4_4_reg_668_reg(19),
      R => '0'
    );
\result_4_4_reg_668_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_7,
      Q => result_4_4_reg_668_reg(1),
      R => '0'
    );
\result_4_4_reg_668_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_28,
      Q => result_4_4_reg_668_reg(20),
      R => '0'
    );
\result_4_4_reg_668_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_27,
      Q => result_4_4_reg_668_reg(21),
      R => '0'
    );
\result_4_4_reg_668_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_26,
      Q => result_4_4_reg_668_reg(22),
      R => '0'
    );
\result_4_4_reg_668_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_25,
      Q => result_4_4_reg_668_reg(23),
      R => '0'
    );
\result_4_4_reg_668_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_32,
      Q => result_4_4_reg_668_reg(24),
      R => '0'
    );
\result_4_4_reg_668_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_31,
      Q => result_4_4_reg_668_reg(25),
      R => '0'
    );
\result_4_4_reg_668_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_30,
      Q => result_4_4_reg_668_reg(26),
      R => '0'
    );
\result_4_4_reg_668_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_29,
      Q => result_4_4_reg_668_reg(27),
      R => '0'
    );
\result_4_4_reg_668_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_36,
      Q => result_4_4_reg_668_reg(28),
      R => '0'
    );
\result_4_4_reg_668_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_35,
      Q => result_4_4_reg_668_reg(29),
      R => '0'
    );
\result_4_4_reg_668_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_6,
      Q => result_4_4_reg_668_reg(2),
      R => '0'
    );
\result_4_4_reg_668_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_34,
      Q => result_4_4_reg_668_reg(30),
      R => '0'
    );
\result_4_4_reg_668_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_33,
      Q => result_4_4_reg_668_reg(31),
      R => '0'
    );
\result_4_4_reg_668_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_5,
      Q => result_4_4_reg_668_reg(3),
      R => '0'
    );
\result_4_4_reg_668_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_12,
      Q => result_4_4_reg_668_reg(4),
      R => '0'
    );
\result_4_4_reg_668_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_11,
      Q => result_4_4_reg_668_reg(5),
      R => '0'
    );
\result_4_4_reg_668_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_10,
      Q => result_4_4_reg_668_reg(6),
      R => '0'
    );
\result_4_4_reg_668_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_9,
      Q => result_4_4_reg_668_reg(7),
      R => '0'
    );
\result_4_4_reg_668_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_16,
      Q => result_4_4_reg_668_reg(8),
      R => '0'
    );
\result_4_4_reg_668_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_774_n_15,
      Q => result_4_4_reg_668_reg(9),
      R => '0'
    );
\result_5_4_reg_657_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_8,
      Q => result_5_4_reg_657_reg(0),
      R => '0'
    );
\result_5_4_reg_657_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_14,
      Q => result_5_4_reg_657_reg(10),
      R => '0'
    );
\result_5_4_reg_657_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_13,
      Q => result_5_4_reg_657_reg(11),
      R => '0'
    );
\result_5_4_reg_657_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_20,
      Q => result_5_4_reg_657_reg(12),
      R => '0'
    );
\result_5_4_reg_657_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_19,
      Q => result_5_4_reg_657_reg(13),
      R => '0'
    );
\result_5_4_reg_657_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_18,
      Q => result_5_4_reg_657_reg(14),
      R => '0'
    );
\result_5_4_reg_657_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_17,
      Q => result_5_4_reg_657_reg(15),
      R => '0'
    );
\result_5_4_reg_657_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_24,
      Q => result_5_4_reg_657_reg(16),
      R => '0'
    );
\result_5_4_reg_657_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_23,
      Q => result_5_4_reg_657_reg(17),
      R => '0'
    );
\result_5_4_reg_657_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_22,
      Q => result_5_4_reg_657_reg(18),
      R => '0'
    );
\result_5_4_reg_657_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_21,
      Q => result_5_4_reg_657_reg(19),
      R => '0'
    );
\result_5_4_reg_657_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_7,
      Q => result_5_4_reg_657_reg(1),
      R => '0'
    );
\result_5_4_reg_657_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_28,
      Q => result_5_4_reg_657_reg(20),
      R => '0'
    );
\result_5_4_reg_657_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_27,
      Q => result_5_4_reg_657_reg(21),
      R => '0'
    );
\result_5_4_reg_657_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_26,
      Q => result_5_4_reg_657_reg(22),
      R => '0'
    );
\result_5_4_reg_657_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_25,
      Q => result_5_4_reg_657_reg(23),
      R => '0'
    );
\result_5_4_reg_657_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_32,
      Q => result_5_4_reg_657_reg(24),
      R => '0'
    );
\result_5_4_reg_657_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_31,
      Q => result_5_4_reg_657_reg(25),
      R => '0'
    );
\result_5_4_reg_657_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_30,
      Q => result_5_4_reg_657_reg(26),
      R => '0'
    );
\result_5_4_reg_657_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_29,
      Q => result_5_4_reg_657_reg(27),
      R => '0'
    );
\result_5_4_reg_657_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_36,
      Q => result_5_4_reg_657_reg(28),
      R => '0'
    );
\result_5_4_reg_657_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_35,
      Q => result_5_4_reg_657_reg(29),
      R => '0'
    );
\result_5_4_reg_657_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_6,
      Q => result_5_4_reg_657_reg(2),
      R => '0'
    );
\result_5_4_reg_657_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_34,
      Q => result_5_4_reg_657_reg(30),
      R => '0'
    );
\result_5_4_reg_657_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_33,
      Q => result_5_4_reg_657_reg(31),
      R => '0'
    );
\result_5_4_reg_657_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_5,
      Q => result_5_4_reg_657_reg(3),
      R => '0'
    );
\result_5_4_reg_657_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_12,
      Q => result_5_4_reg_657_reg(4),
      R => '0'
    );
\result_5_4_reg_657_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_11,
      Q => result_5_4_reg_657_reg(5),
      R => '0'
    );
\result_5_4_reg_657_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_10,
      Q => result_5_4_reg_657_reg(6),
      R => '0'
    );
\result_5_4_reg_657_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_9,
      Q => result_5_4_reg_657_reg(7),
      R => '0'
    );
\result_5_4_reg_657_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_16,
      Q => result_5_4_reg_657_reg(8),
      R => '0'
    );
\result_5_4_reg_657_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_781_n_15,
      Q => result_5_4_reg_657_reg(9),
      R => '0'
    );
\result_6_4_reg_646_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_8,
      Q => result_6_4_reg_646_reg(0),
      R => '0'
    );
\result_6_4_reg_646_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_14,
      Q => result_6_4_reg_646_reg(10),
      R => '0'
    );
\result_6_4_reg_646_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_13,
      Q => result_6_4_reg_646_reg(11),
      R => '0'
    );
\result_6_4_reg_646_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_20,
      Q => result_6_4_reg_646_reg(12),
      R => '0'
    );
\result_6_4_reg_646_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_19,
      Q => result_6_4_reg_646_reg(13),
      R => '0'
    );
\result_6_4_reg_646_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_18,
      Q => result_6_4_reg_646_reg(14),
      R => '0'
    );
\result_6_4_reg_646_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_17,
      Q => result_6_4_reg_646_reg(15),
      R => '0'
    );
\result_6_4_reg_646_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_24,
      Q => result_6_4_reg_646_reg(16),
      R => '0'
    );
\result_6_4_reg_646_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_23,
      Q => result_6_4_reg_646_reg(17),
      R => '0'
    );
\result_6_4_reg_646_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_22,
      Q => result_6_4_reg_646_reg(18),
      R => '0'
    );
\result_6_4_reg_646_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_21,
      Q => result_6_4_reg_646_reg(19),
      R => '0'
    );
\result_6_4_reg_646_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_7,
      Q => result_6_4_reg_646_reg(1),
      R => '0'
    );
\result_6_4_reg_646_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_28,
      Q => result_6_4_reg_646_reg(20),
      R => '0'
    );
\result_6_4_reg_646_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_27,
      Q => result_6_4_reg_646_reg(21),
      R => '0'
    );
\result_6_4_reg_646_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_26,
      Q => result_6_4_reg_646_reg(22),
      R => '0'
    );
\result_6_4_reg_646_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_25,
      Q => result_6_4_reg_646_reg(23),
      R => '0'
    );
\result_6_4_reg_646_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_32,
      Q => result_6_4_reg_646_reg(24),
      R => '0'
    );
\result_6_4_reg_646_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_31,
      Q => result_6_4_reg_646_reg(25),
      R => '0'
    );
\result_6_4_reg_646_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_30,
      Q => result_6_4_reg_646_reg(26),
      R => '0'
    );
\result_6_4_reg_646_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_29,
      Q => result_6_4_reg_646_reg(27),
      R => '0'
    );
\result_6_4_reg_646_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_36,
      Q => result_6_4_reg_646_reg(28),
      R => '0'
    );
\result_6_4_reg_646_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_35,
      Q => result_6_4_reg_646_reg(29),
      R => '0'
    );
\result_6_4_reg_646_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_6,
      Q => result_6_4_reg_646_reg(2),
      R => '0'
    );
\result_6_4_reg_646_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_34,
      Q => result_6_4_reg_646_reg(30),
      R => '0'
    );
\result_6_4_reg_646_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_33,
      Q => result_6_4_reg_646_reg(31),
      R => '0'
    );
\result_6_4_reg_646_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_5,
      Q => result_6_4_reg_646_reg(3),
      R => '0'
    );
\result_6_4_reg_646_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_12,
      Q => result_6_4_reg_646_reg(4),
      R => '0'
    );
\result_6_4_reg_646_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_11,
      Q => result_6_4_reg_646_reg(5),
      R => '0'
    );
\result_6_4_reg_646_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_10,
      Q => result_6_4_reg_646_reg(6),
      R => '0'
    );
\result_6_4_reg_646_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_9,
      Q => result_6_4_reg_646_reg(7),
      R => '0'
    );
\result_6_4_reg_646_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_16,
      Q => result_6_4_reg_646_reg(8),
      R => '0'
    );
\result_6_4_reg_646_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_788_n_15,
      Q => result_6_4_reg_646_reg(9),
      R => '0'
    );
\result_7_4_reg_635_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_8,
      Q => result_7_4_reg_635_reg(0),
      R => '0'
    );
\result_7_4_reg_635_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_14,
      Q => result_7_4_reg_635_reg(10),
      R => '0'
    );
\result_7_4_reg_635_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_13,
      Q => result_7_4_reg_635_reg(11),
      R => '0'
    );
\result_7_4_reg_635_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_20,
      Q => result_7_4_reg_635_reg(12),
      R => '0'
    );
\result_7_4_reg_635_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_19,
      Q => result_7_4_reg_635_reg(13),
      R => '0'
    );
\result_7_4_reg_635_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_18,
      Q => result_7_4_reg_635_reg(14),
      R => '0'
    );
\result_7_4_reg_635_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_17,
      Q => result_7_4_reg_635_reg(15),
      R => '0'
    );
\result_7_4_reg_635_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_24,
      Q => result_7_4_reg_635_reg(16),
      R => '0'
    );
\result_7_4_reg_635_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_23,
      Q => result_7_4_reg_635_reg(17),
      R => '0'
    );
\result_7_4_reg_635_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_22,
      Q => result_7_4_reg_635_reg(18),
      R => '0'
    );
\result_7_4_reg_635_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_21,
      Q => result_7_4_reg_635_reg(19),
      R => '0'
    );
\result_7_4_reg_635_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_7,
      Q => result_7_4_reg_635_reg(1),
      R => '0'
    );
\result_7_4_reg_635_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_28,
      Q => result_7_4_reg_635_reg(20),
      R => '0'
    );
\result_7_4_reg_635_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_27,
      Q => result_7_4_reg_635_reg(21),
      R => '0'
    );
\result_7_4_reg_635_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_26,
      Q => result_7_4_reg_635_reg(22),
      R => '0'
    );
\result_7_4_reg_635_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_25,
      Q => result_7_4_reg_635_reg(23),
      R => '0'
    );
\result_7_4_reg_635_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_32,
      Q => result_7_4_reg_635_reg(24),
      R => '0'
    );
\result_7_4_reg_635_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_31,
      Q => result_7_4_reg_635_reg(25),
      R => '0'
    );
\result_7_4_reg_635_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_30,
      Q => result_7_4_reg_635_reg(26),
      R => '0'
    );
\result_7_4_reg_635_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_29,
      Q => result_7_4_reg_635_reg(27),
      R => '0'
    );
\result_7_4_reg_635_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_36,
      Q => result_7_4_reg_635_reg(28),
      R => '0'
    );
\result_7_4_reg_635_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_35,
      Q => result_7_4_reg_635_reg(29),
      R => '0'
    );
\result_7_4_reg_635_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_6,
      Q => result_7_4_reg_635_reg(2),
      R => '0'
    );
\result_7_4_reg_635_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_34,
      Q => result_7_4_reg_635_reg(30),
      R => '0'
    );
\result_7_4_reg_635_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_33,
      Q => result_7_4_reg_635_reg(31),
      R => '0'
    );
\result_7_4_reg_635_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_5,
      Q => result_7_4_reg_635_reg(3),
      R => '0'
    );
\result_7_4_reg_635_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_12,
      Q => result_7_4_reg_635_reg(4),
      R => '0'
    );
\result_7_4_reg_635_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_11,
      Q => result_7_4_reg_635_reg(5),
      R => '0'
    );
\result_7_4_reg_635_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_10,
      Q => result_7_4_reg_635_reg(6),
      R => '0'
    );
\result_7_4_reg_635_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_9,
      Q => result_7_4_reg_635_reg(7),
      R => '0'
    );
\result_7_4_reg_635_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_16,
      Q => result_7_4_reg_635_reg(8),
      R => '0'
    );
\result_7_4_reg_635_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_795_n_15,
      Q => result_7_4_reg_635_reg(9),
      R => '0'
    );
\result_8_2_reg_502[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => i1_reg_6011,
      I1 => i1_reg_601(1),
      I2 => i1_reg_601(3),
      I3 => i1_reg_601(2),
      I4 => i1_reg_601(0),
      I5 => ap_CS_fsm_state3,
      O => \result_8_2_reg_502[31]_i_1_n_3\
    );
\result_8_2_reg_502_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_290,
      Q => \result_8_2_reg_502_reg_n_3_[0]\,
      R => '0'
    );
\result_8_2_reg_502_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_280,
      Q => \result_8_2_reg_502_reg_n_3_[10]\,
      R => '0'
    );
\result_8_2_reg_502_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_279,
      Q => \result_8_2_reg_502_reg_n_3_[11]\,
      R => '0'
    );
\result_8_2_reg_502_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_278,
      Q => \result_8_2_reg_502_reg_n_3_[12]\,
      R => '0'
    );
\result_8_2_reg_502_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_277,
      Q => \result_8_2_reg_502_reg_n_3_[13]\,
      R => '0'
    );
\result_8_2_reg_502_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_276,
      Q => \result_8_2_reg_502_reg_n_3_[14]\,
      R => '0'
    );
\result_8_2_reg_502_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_275,
      Q => \result_8_2_reg_502_reg_n_3_[15]\,
      R => '0'
    );
\result_8_2_reg_502_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_274,
      Q => \result_8_2_reg_502_reg_n_3_[16]\,
      R => '0'
    );
\result_8_2_reg_502_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_273,
      Q => \result_8_2_reg_502_reg_n_3_[17]\,
      R => '0'
    );
\result_8_2_reg_502_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_272,
      Q => \result_8_2_reg_502_reg_n_3_[18]\,
      R => '0'
    );
\result_8_2_reg_502_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_271,
      Q => \result_8_2_reg_502_reg_n_3_[19]\,
      R => '0'
    );
\result_8_2_reg_502_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_289,
      Q => \result_8_2_reg_502_reg_n_3_[1]\,
      R => '0'
    );
\result_8_2_reg_502_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_270,
      Q => \result_8_2_reg_502_reg_n_3_[20]\,
      R => '0'
    );
\result_8_2_reg_502_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_269,
      Q => \result_8_2_reg_502_reg_n_3_[21]\,
      R => '0'
    );
\result_8_2_reg_502_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_268,
      Q => \result_8_2_reg_502_reg_n_3_[22]\,
      R => '0'
    );
\result_8_2_reg_502_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_267,
      Q => \result_8_2_reg_502_reg_n_3_[23]\,
      R => '0'
    );
\result_8_2_reg_502_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_266,
      Q => \result_8_2_reg_502_reg_n_3_[24]\,
      R => '0'
    );
\result_8_2_reg_502_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_265,
      Q => \result_8_2_reg_502_reg_n_3_[25]\,
      R => '0'
    );
\result_8_2_reg_502_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_264,
      Q => \result_8_2_reg_502_reg_n_3_[26]\,
      R => '0'
    );
\result_8_2_reg_502_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_263,
      Q => \result_8_2_reg_502_reg_n_3_[27]\,
      R => '0'
    );
\result_8_2_reg_502_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_262,
      Q => \result_8_2_reg_502_reg_n_3_[28]\,
      R => '0'
    );
\result_8_2_reg_502_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_261,
      Q => \result_8_2_reg_502_reg_n_3_[29]\,
      R => '0'
    );
\result_8_2_reg_502_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_288,
      Q => \result_8_2_reg_502_reg_n_3_[2]\,
      R => '0'
    );
\result_8_2_reg_502_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_260,
      Q => \result_8_2_reg_502_reg_n_3_[30]\,
      R => '0'
    );
\result_8_2_reg_502_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_259,
      Q => \result_8_2_reg_502_reg_n_3_[31]\,
      R => '0'
    );
\result_8_2_reg_502_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_287,
      Q => \result_8_2_reg_502_reg_n_3_[3]\,
      R => '0'
    );
\result_8_2_reg_502_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_286,
      Q => \result_8_2_reg_502_reg_n_3_[4]\,
      R => '0'
    );
\result_8_2_reg_502_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_285,
      Q => \result_8_2_reg_502_reg_n_3_[5]\,
      R => '0'
    );
\result_8_2_reg_502_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_284,
      Q => \result_8_2_reg_502_reg_n_3_[6]\,
      R => '0'
    );
\result_8_2_reg_502_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_283,
      Q => \result_8_2_reg_502_reg_n_3_[7]\,
      R => '0'
    );
\result_8_2_reg_502_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_282,
      Q => \result_8_2_reg_502_reg_n_3_[8]\,
      R => '0'
    );
\result_8_2_reg_502_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_8_2_reg_502[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_281,
      Q => \result_8_2_reg_502_reg_n_3_[9]\,
      R => '0'
    );
\result_8_4_reg_624_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_8,
      Q => result_8_4_reg_624_reg(0),
      R => '0'
    );
\result_8_4_reg_624_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_14,
      Q => result_8_4_reg_624_reg(10),
      R => '0'
    );
\result_8_4_reg_624_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_13,
      Q => result_8_4_reg_624_reg(11),
      R => '0'
    );
\result_8_4_reg_624_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_20,
      Q => result_8_4_reg_624_reg(12),
      R => '0'
    );
\result_8_4_reg_624_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_19,
      Q => result_8_4_reg_624_reg(13),
      R => '0'
    );
\result_8_4_reg_624_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_18,
      Q => result_8_4_reg_624_reg(14),
      R => '0'
    );
\result_8_4_reg_624_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_17,
      Q => result_8_4_reg_624_reg(15),
      R => '0'
    );
\result_8_4_reg_624_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_24,
      Q => result_8_4_reg_624_reg(16),
      R => '0'
    );
\result_8_4_reg_624_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_23,
      Q => result_8_4_reg_624_reg(17),
      R => '0'
    );
\result_8_4_reg_624_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_22,
      Q => result_8_4_reg_624_reg(18),
      R => '0'
    );
\result_8_4_reg_624_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_21,
      Q => result_8_4_reg_624_reg(19),
      R => '0'
    );
\result_8_4_reg_624_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_7,
      Q => result_8_4_reg_624_reg(1),
      R => '0'
    );
\result_8_4_reg_624_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_28,
      Q => result_8_4_reg_624_reg(20),
      R => '0'
    );
\result_8_4_reg_624_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_27,
      Q => result_8_4_reg_624_reg(21),
      R => '0'
    );
\result_8_4_reg_624_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_26,
      Q => result_8_4_reg_624_reg(22),
      R => '0'
    );
\result_8_4_reg_624_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_25,
      Q => result_8_4_reg_624_reg(23),
      R => '0'
    );
\result_8_4_reg_624_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_32,
      Q => result_8_4_reg_624_reg(24),
      R => '0'
    );
\result_8_4_reg_624_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_31,
      Q => result_8_4_reg_624_reg(25),
      R => '0'
    );
\result_8_4_reg_624_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_30,
      Q => result_8_4_reg_624_reg(26),
      R => '0'
    );
\result_8_4_reg_624_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_29,
      Q => result_8_4_reg_624_reg(27),
      R => '0'
    );
\result_8_4_reg_624_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_36,
      Q => result_8_4_reg_624_reg(28),
      R => '0'
    );
\result_8_4_reg_624_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_35,
      Q => result_8_4_reg_624_reg(29),
      R => '0'
    );
\result_8_4_reg_624_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_6,
      Q => result_8_4_reg_624_reg(2),
      R => '0'
    );
\result_8_4_reg_624_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_34,
      Q => result_8_4_reg_624_reg(30),
      R => '0'
    );
\result_8_4_reg_624_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_33,
      Q => result_8_4_reg_624_reg(31),
      R => '0'
    );
\result_8_4_reg_624_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_5,
      Q => result_8_4_reg_624_reg(3),
      R => '0'
    );
\result_8_4_reg_624_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_12,
      Q => result_8_4_reg_624_reg(4),
      R => '0'
    );
\result_8_4_reg_624_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_11,
      Q => result_8_4_reg_624_reg(5),
      R => '0'
    );
\result_8_4_reg_624_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_10,
      Q => result_8_4_reg_624_reg(6),
      R => '0'
    );
\result_8_4_reg_624_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_9,
      Q => result_8_4_reg_624_reg(7),
      R => '0'
    );
\result_8_4_reg_624_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_16,
      Q => result_8_4_reg_624_reg(8),
      R => '0'
    );
\result_8_4_reg_624_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_802_n_15,
      Q => result_8_4_reg_624_reg(9),
      R => '0'
    );
\result_9_11_reg_557[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => i1_reg_601(3),
      I1 => i1_reg_6011,
      I2 => i1_reg_601(1),
      I3 => i1_reg_601(0),
      I4 => i1_reg_601(2),
      I5 => ap_CS_fsm_state3,
      O => \result_9_11_reg_557[31]_i_1_n_3\
    );
\result_9_11_reg_557_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_130,
      Q => \result_9_11_reg_557_reg_n_3_[0]\,
      R => '0'
    );
\result_9_11_reg_557_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_120,
      Q => \result_9_11_reg_557_reg_n_3_[10]\,
      R => '0'
    );
\result_9_11_reg_557_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_119,
      Q => \result_9_11_reg_557_reg_n_3_[11]\,
      R => '0'
    );
\result_9_11_reg_557_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_118,
      Q => \result_9_11_reg_557_reg_n_3_[12]\,
      R => '0'
    );
\result_9_11_reg_557_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_117,
      Q => \result_9_11_reg_557_reg_n_3_[13]\,
      R => '0'
    );
\result_9_11_reg_557_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_116,
      Q => \result_9_11_reg_557_reg_n_3_[14]\,
      R => '0'
    );
\result_9_11_reg_557_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_115,
      Q => \result_9_11_reg_557_reg_n_3_[15]\,
      R => '0'
    );
\result_9_11_reg_557_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_114,
      Q => \result_9_11_reg_557_reg_n_3_[16]\,
      R => '0'
    );
\result_9_11_reg_557_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_113,
      Q => \result_9_11_reg_557_reg_n_3_[17]\,
      R => '0'
    );
\result_9_11_reg_557_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_112,
      Q => \result_9_11_reg_557_reg_n_3_[18]\,
      R => '0'
    );
\result_9_11_reg_557_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_111,
      Q => \result_9_11_reg_557_reg_n_3_[19]\,
      R => '0'
    );
\result_9_11_reg_557_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_129,
      Q => \result_9_11_reg_557_reg_n_3_[1]\,
      R => '0'
    );
\result_9_11_reg_557_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_110,
      Q => \result_9_11_reg_557_reg_n_3_[20]\,
      R => '0'
    );
\result_9_11_reg_557_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_109,
      Q => \result_9_11_reg_557_reg_n_3_[21]\,
      R => '0'
    );
\result_9_11_reg_557_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_108,
      Q => \result_9_11_reg_557_reg_n_3_[22]\,
      R => '0'
    );
\result_9_11_reg_557_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_107,
      Q => \result_9_11_reg_557_reg_n_3_[23]\,
      R => '0'
    );
\result_9_11_reg_557_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_106,
      Q => \result_9_11_reg_557_reg_n_3_[24]\,
      R => '0'
    );
\result_9_11_reg_557_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_105,
      Q => \result_9_11_reg_557_reg_n_3_[25]\,
      R => '0'
    );
\result_9_11_reg_557_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_104,
      Q => \result_9_11_reg_557_reg_n_3_[26]\,
      R => '0'
    );
\result_9_11_reg_557_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_103,
      Q => \result_9_11_reg_557_reg_n_3_[27]\,
      R => '0'
    );
\result_9_11_reg_557_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_102,
      Q => \result_9_11_reg_557_reg_n_3_[28]\,
      R => '0'
    );
\result_9_11_reg_557_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_101,
      Q => \result_9_11_reg_557_reg_n_3_[29]\,
      R => '0'
    );
\result_9_11_reg_557_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_128,
      Q => \result_9_11_reg_557_reg_n_3_[2]\,
      R => '0'
    );
\result_9_11_reg_557_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_100,
      Q => \result_9_11_reg_557_reg_n_3_[30]\,
      R => '0'
    );
\result_9_11_reg_557_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_99,
      Q => \result_9_11_reg_557_reg_n_3_[31]\,
      R => '0'
    );
\result_9_11_reg_557_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_127,
      Q => \result_9_11_reg_557_reg_n_3_[3]\,
      R => '0'
    );
\result_9_11_reg_557_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_126,
      Q => \result_9_11_reg_557_reg_n_3_[4]\,
      R => '0'
    );
\result_9_11_reg_557_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_125,
      Q => \result_9_11_reg_557_reg_n_3_[5]\,
      R => '0'
    );
\result_9_11_reg_557_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_124,
      Q => \result_9_11_reg_557_reg_n_3_[6]\,
      R => '0'
    );
\result_9_11_reg_557_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_123,
      Q => \result_9_11_reg_557_reg_n_3_[7]\,
      R => '0'
    );
\result_9_11_reg_557_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_122,
      Q => \result_9_11_reg_557_reg_n_3_[8]\,
      R => '0'
    );
\result_9_11_reg_557_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_11_reg_557[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_121,
      Q => \result_9_11_reg_557_reg_n_3_[9]\,
      R => '0'
    );
\result_9_13_reg_568[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => i1_reg_601(0),
      I1 => i1_reg_601(2),
      I2 => i1_reg_601(3),
      I3 => i1_reg_6011,
      I4 => i1_reg_601(1),
      I5 => ap_CS_fsm_state3,
      O => \result_9_13_reg_568[31]_i_1_n_3\
    );
\result_9_13_reg_568_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_98,
      Q => \result_9_13_reg_568_reg_n_3_[0]\,
      R => '0'
    );
\result_9_13_reg_568_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_88,
      Q => \result_9_13_reg_568_reg_n_3_[10]\,
      R => '0'
    );
\result_9_13_reg_568_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_87,
      Q => \result_9_13_reg_568_reg_n_3_[11]\,
      R => '0'
    );
\result_9_13_reg_568_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_86,
      Q => \result_9_13_reg_568_reg_n_3_[12]\,
      R => '0'
    );
\result_9_13_reg_568_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_85,
      Q => \result_9_13_reg_568_reg_n_3_[13]\,
      R => '0'
    );
\result_9_13_reg_568_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_84,
      Q => \result_9_13_reg_568_reg_n_3_[14]\,
      R => '0'
    );
\result_9_13_reg_568_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_83,
      Q => \result_9_13_reg_568_reg_n_3_[15]\,
      R => '0'
    );
\result_9_13_reg_568_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_82,
      Q => \result_9_13_reg_568_reg_n_3_[16]\,
      R => '0'
    );
\result_9_13_reg_568_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_81,
      Q => \result_9_13_reg_568_reg_n_3_[17]\,
      R => '0'
    );
\result_9_13_reg_568_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_80,
      Q => \result_9_13_reg_568_reg_n_3_[18]\,
      R => '0'
    );
\result_9_13_reg_568_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_79,
      Q => \result_9_13_reg_568_reg_n_3_[19]\,
      R => '0'
    );
\result_9_13_reg_568_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_97,
      Q => \result_9_13_reg_568_reg_n_3_[1]\,
      R => '0'
    );
\result_9_13_reg_568_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_78,
      Q => \result_9_13_reg_568_reg_n_3_[20]\,
      R => '0'
    );
\result_9_13_reg_568_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_77,
      Q => \result_9_13_reg_568_reg_n_3_[21]\,
      R => '0'
    );
\result_9_13_reg_568_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_76,
      Q => \result_9_13_reg_568_reg_n_3_[22]\,
      R => '0'
    );
\result_9_13_reg_568_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_75,
      Q => \result_9_13_reg_568_reg_n_3_[23]\,
      R => '0'
    );
\result_9_13_reg_568_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_74,
      Q => \result_9_13_reg_568_reg_n_3_[24]\,
      R => '0'
    );
\result_9_13_reg_568_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_73,
      Q => \result_9_13_reg_568_reg_n_3_[25]\,
      R => '0'
    );
\result_9_13_reg_568_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_72,
      Q => \result_9_13_reg_568_reg_n_3_[26]\,
      R => '0'
    );
\result_9_13_reg_568_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_71,
      Q => \result_9_13_reg_568_reg_n_3_[27]\,
      R => '0'
    );
\result_9_13_reg_568_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_70,
      Q => \result_9_13_reg_568_reg_n_3_[28]\,
      R => '0'
    );
\result_9_13_reg_568_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_69,
      Q => \result_9_13_reg_568_reg_n_3_[29]\,
      R => '0'
    );
\result_9_13_reg_568_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_96,
      Q => \result_9_13_reg_568_reg_n_3_[2]\,
      R => '0'
    );
\result_9_13_reg_568_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_68,
      Q => \result_9_13_reg_568_reg_n_3_[30]\,
      R => '0'
    );
\result_9_13_reg_568_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_67,
      Q => \result_9_13_reg_568_reg_n_3_[31]\,
      R => '0'
    );
\result_9_13_reg_568_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_95,
      Q => \result_9_13_reg_568_reg_n_3_[3]\,
      R => '0'
    );
\result_9_13_reg_568_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_94,
      Q => \result_9_13_reg_568_reg_n_3_[4]\,
      R => '0'
    );
\result_9_13_reg_568_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_93,
      Q => \result_9_13_reg_568_reg_n_3_[5]\,
      R => '0'
    );
\result_9_13_reg_568_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_92,
      Q => \result_9_13_reg_568_reg_n_3_[6]\,
      R => '0'
    );
\result_9_13_reg_568_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_91,
      Q => \result_9_13_reg_568_reg_n_3_[7]\,
      R => '0'
    );
\result_9_13_reg_568_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_90,
      Q => \result_9_13_reg_568_reg_n_3_[8]\,
      R => '0'
    );
\result_9_13_reg_568_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_13_reg_568[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_89,
      Q => \result_9_13_reg_568_reg_n_3_[9]\,
      R => '0'
    );
\result_9_15_reg_579[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => i1_reg_601(3),
      I1 => i1_reg_6011,
      I2 => i1_reg_601(1),
      I3 => i1_reg_601(0),
      I4 => i1_reg_601(2),
      I5 => ap_CS_fsm_state3,
      O => \result_9_15_reg_579[31]_i_1_n_3\
    );
\result_9_15_reg_579_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_66,
      Q => \result_9_15_reg_579_reg_n_3_[0]\,
      R => '0'
    );
\result_9_15_reg_579_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_56,
      Q => \result_9_15_reg_579_reg_n_3_[10]\,
      R => '0'
    );
\result_9_15_reg_579_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_55,
      Q => \result_9_15_reg_579_reg_n_3_[11]\,
      R => '0'
    );
\result_9_15_reg_579_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_54,
      Q => \result_9_15_reg_579_reg_n_3_[12]\,
      R => '0'
    );
\result_9_15_reg_579_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_53,
      Q => \result_9_15_reg_579_reg_n_3_[13]\,
      R => '0'
    );
\result_9_15_reg_579_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_52,
      Q => \result_9_15_reg_579_reg_n_3_[14]\,
      R => '0'
    );
\result_9_15_reg_579_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_51,
      Q => \result_9_15_reg_579_reg_n_3_[15]\,
      R => '0'
    );
\result_9_15_reg_579_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_50,
      Q => \result_9_15_reg_579_reg_n_3_[16]\,
      R => '0'
    );
\result_9_15_reg_579_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_49,
      Q => \result_9_15_reg_579_reg_n_3_[17]\,
      R => '0'
    );
\result_9_15_reg_579_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_48,
      Q => \result_9_15_reg_579_reg_n_3_[18]\,
      R => '0'
    );
\result_9_15_reg_579_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_47,
      Q => \result_9_15_reg_579_reg_n_3_[19]\,
      R => '0'
    );
\result_9_15_reg_579_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_65,
      Q => \result_9_15_reg_579_reg_n_3_[1]\,
      R => '0'
    );
\result_9_15_reg_579_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_46,
      Q => \result_9_15_reg_579_reg_n_3_[20]\,
      R => '0'
    );
\result_9_15_reg_579_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_45,
      Q => \result_9_15_reg_579_reg_n_3_[21]\,
      R => '0'
    );
\result_9_15_reg_579_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_44,
      Q => \result_9_15_reg_579_reg_n_3_[22]\,
      R => '0'
    );
\result_9_15_reg_579_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_43,
      Q => \result_9_15_reg_579_reg_n_3_[23]\,
      R => '0'
    );
\result_9_15_reg_579_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_42,
      Q => \result_9_15_reg_579_reg_n_3_[24]\,
      R => '0'
    );
\result_9_15_reg_579_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_41,
      Q => \result_9_15_reg_579_reg_n_3_[25]\,
      R => '0'
    );
\result_9_15_reg_579_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_40,
      Q => \result_9_15_reg_579_reg_n_3_[26]\,
      R => '0'
    );
\result_9_15_reg_579_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_39,
      Q => \result_9_15_reg_579_reg_n_3_[27]\,
      R => '0'
    );
\result_9_15_reg_579_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_38,
      Q => \result_9_15_reg_579_reg_n_3_[28]\,
      R => '0'
    );
\result_9_15_reg_579_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_37,
      Q => \result_9_15_reg_579_reg_n_3_[29]\,
      R => '0'
    );
\result_9_15_reg_579_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_64,
      Q => \result_9_15_reg_579_reg_n_3_[2]\,
      R => '0'
    );
\result_9_15_reg_579_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_36,
      Q => \result_9_15_reg_579_reg_n_3_[30]\,
      R => '0'
    );
\result_9_15_reg_579_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_35,
      Q => \result_9_15_reg_579_reg_n_3_[31]\,
      R => '0'
    );
\result_9_15_reg_579_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_63,
      Q => \result_9_15_reg_579_reg_n_3_[3]\,
      R => '0'
    );
\result_9_15_reg_579_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_62,
      Q => \result_9_15_reg_579_reg_n_3_[4]\,
      R => '0'
    );
\result_9_15_reg_579_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_61,
      Q => \result_9_15_reg_579_reg_n_3_[5]\,
      R => '0'
    );
\result_9_15_reg_579_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_60,
      Q => \result_9_15_reg_579_reg_n_3_[6]\,
      R => '0'
    );
\result_9_15_reg_579_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_59,
      Q => \result_9_15_reg_579_reg_n_3_[7]\,
      R => '0'
    );
\result_9_15_reg_579_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_58,
      Q => \result_9_15_reg_579_reg_n_3_[8]\,
      R => '0'
    );
\result_9_15_reg_579_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_15_reg_579[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_57,
      Q => \result_9_15_reg_579_reg_n_3_[9]\,
      R => '0'
    );
\result_9_17_reg_590[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => i1_reg_601(0),
      I1 => i1_reg_601(2),
      I2 => i1_reg_601(3),
      I3 => i1_reg_6011,
      I4 => i1_reg_601(1),
      I5 => ap_CS_fsm_state3,
      O => \result_9_17_reg_590[31]_i_1_n_3\
    );
\result_9_17_reg_590[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \exitcond2_reg_1736_reg_n_3_[0]\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      O => i1_reg_6011
    );
\result_9_17_reg_590_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_34,
      Q => \result_9_17_reg_590_reg_n_3_[0]\,
      R => '0'
    );
\result_9_17_reg_590_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_24,
      Q => \result_9_17_reg_590_reg_n_3_[10]\,
      R => '0'
    );
\result_9_17_reg_590_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_23,
      Q => \result_9_17_reg_590_reg_n_3_[11]\,
      R => '0'
    );
\result_9_17_reg_590_reg[11]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_663,
      Q => \result_9_17_reg_590_reg[11]_i_14_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[11]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_664,
      Q => \result_9_17_reg_590_reg[11]_i_15_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[11]_i_16\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_665,
      Q => \result_9_17_reg_590_reg[11]_i_16_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[11]_i_17\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_666,
      Q => \result_9_17_reg_590_reg[11]_i_17_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_22,
      Q => \result_9_17_reg_590_reg_n_3_[12]\,
      R => '0'
    );
\result_9_17_reg_590_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_21,
      Q => \result_9_17_reg_590_reg_n_3_[13]\,
      R => '0'
    );
\result_9_17_reg_590_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_20,
      Q => \result_9_17_reg_590_reg_n_3_[14]\,
      R => '0'
    );
\result_9_17_reg_590_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_19,
      Q => \result_9_17_reg_590_reg_n_3_[15]\,
      R => '0'
    );
\result_9_17_reg_590_reg[15]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_659,
      Q => \result_9_17_reg_590_reg[15]_i_14_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[15]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_660,
      Q => \result_9_17_reg_590_reg[15]_i_15_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[15]_i_16\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_661,
      Q => \result_9_17_reg_590_reg[15]_i_16_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[15]_i_17\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_662,
      Q => \result_9_17_reg_590_reg[15]_i_17_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_18,
      Q => \result_9_17_reg_590_reg_n_3_[16]\,
      R => '0'
    );
\result_9_17_reg_590_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_17,
      Q => \result_9_17_reg_590_reg_n_3_[17]\,
      R => '0'
    );
\result_9_17_reg_590_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_16,
      Q => \result_9_17_reg_590_reg_n_3_[18]\,
      R => '0'
    );
\result_9_17_reg_590_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_15,
      Q => \result_9_17_reg_590_reg_n_3_[19]\,
      R => '0'
    );
\result_9_17_reg_590_reg[19]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_655,
      Q => \result_9_17_reg_590_reg[19]_i_14_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[19]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_656,
      Q => \result_9_17_reg_590_reg[19]_i_15_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[19]_i_16\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_657,
      Q => \result_9_17_reg_590_reg[19]_i_16_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[19]_i_17\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_658,
      Q => \result_9_17_reg_590_reg[19]_i_17_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_33,
      Q => \result_9_17_reg_590_reg_n_3_[1]\,
      R => '0'
    );
\result_9_17_reg_590_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_14,
      Q => \result_9_17_reg_590_reg_n_3_[20]\,
      R => '0'
    );
\result_9_17_reg_590_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_13,
      Q => \result_9_17_reg_590_reg_n_3_[21]\,
      R => '0'
    );
\result_9_17_reg_590_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_12,
      Q => \result_9_17_reg_590_reg_n_3_[22]\,
      R => '0'
    );
\result_9_17_reg_590_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_11,
      Q => \result_9_17_reg_590_reg_n_3_[23]\,
      R => '0'
    );
\result_9_17_reg_590_reg[23]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_651,
      Q => \result_9_17_reg_590_reg[23]_i_14_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[23]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_652,
      Q => \result_9_17_reg_590_reg[23]_i_15_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[23]_i_16\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_653,
      Q => \result_9_17_reg_590_reg[23]_i_16_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[23]_i_17\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_654,
      Q => \result_9_17_reg_590_reg[23]_i_17_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_10,
      Q => \result_9_17_reg_590_reg_n_3_[24]\,
      R => '0'
    );
\result_9_17_reg_590_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_9,
      Q => \result_9_17_reg_590_reg_n_3_[25]\,
      R => '0'
    );
\result_9_17_reg_590_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_8,
      Q => \result_9_17_reg_590_reg_n_3_[26]\,
      R => '0'
    );
\result_9_17_reg_590_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_7,
      Q => \result_9_17_reg_590_reg_n_3_[27]\,
      R => '0'
    );
\result_9_17_reg_590_reg[27]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_647,
      Q => \result_9_17_reg_590_reg[27]_i_14_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[27]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_648,
      Q => \result_9_17_reg_590_reg[27]_i_15_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[27]_i_16\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_649,
      Q => \result_9_17_reg_590_reg[27]_i_16_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[27]_i_17\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_650,
      Q => \result_9_17_reg_590_reg[27]_i_17_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_6,
      Q => \result_9_17_reg_590_reg_n_3_[28]\,
      R => '0'
    );
\result_9_17_reg_590_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_5,
      Q => \result_9_17_reg_590_reg_n_3_[29]\,
      R => '0'
    );
\result_9_17_reg_590_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_32,
      Q => \result_9_17_reg_590_reg_n_3_[2]\,
      R => '0'
    );
\result_9_17_reg_590_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_4,
      Q => \result_9_17_reg_590_reg_n_3_[30]\,
      R => '0'
    );
\result_9_17_reg_590_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_3,
      Q => \result_9_17_reg_590_reg_n_3_[31]\,
      R => '0'
    );
\result_9_17_reg_590_reg[31]_i_15\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => bias_ce0,
      Q => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[31]_i_16\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_643,
      Q => \result_9_17_reg_590_reg[31]_i_16_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[31]_i_17\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_644,
      Q => \result_9_17_reg_590_reg[31]_i_17_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[31]_i_18\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_645,
      Q => \result_9_17_reg_590_reg[31]_i_18_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[31]_i_19\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_646,
      Q => \result_9_17_reg_590_reg[31]_i_19_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_31,
      Q => \result_9_17_reg_590_reg_n_3_[3]\,
      R => '0'
    );
\result_9_17_reg_590_reg[3]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_671,
      Q => \result_9_17_reg_590_reg[3]_i_14_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[3]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_672,
      Q => \result_9_17_reg_590_reg[3]_i_15_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[3]_i_16\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_673,
      Q => \result_9_17_reg_590_reg[3]_i_16_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[3]_i_17\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_674,
      Q => \result_9_17_reg_590_reg[3]_i_17_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_30,
      Q => \result_9_17_reg_590_reg_n_3_[4]\,
      R => '0'
    );
\result_9_17_reg_590_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_29,
      Q => \result_9_17_reg_590_reg_n_3_[5]\,
      R => '0'
    );
\result_9_17_reg_590_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_28,
      Q => \result_9_17_reg_590_reg_n_3_[6]\,
      R => '0'
    );
\result_9_17_reg_590_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_27,
      Q => \result_9_17_reg_590_reg_n_3_[7]\,
      R => '0'
    );
\result_9_17_reg_590_reg[7]_i_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_667,
      Q => \result_9_17_reg_590_reg[7]_i_14_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[7]_i_15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_668,
      Q => \result_9_17_reg_590_reg[7]_i_15_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[7]_i_16\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_669,
      Q => \result_9_17_reg_590_reg[7]_i_16_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[7]_i_17\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590_reg[31]_i_15_n_3\,
      D => cnn_fc_i50_o10_CTRL_s_axi_U_n_670,
      Q => \result_9_17_reg_590_reg[7]_i_17_n_3\,
      R => '0'
    );
\result_9_17_reg_590_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_26,
      Q => \result_9_17_reg_590_reg_n_3_[8]\,
      R => '0'
    );
\result_9_17_reg_590_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_17_reg_590[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_25,
      Q => \result_9_17_reg_590_reg_n_3_[9]\,
      R => '0'
    );
\result_9_20_reg_535[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => i1_reg_601(3),
      I1 => i1_reg_6011,
      I2 => i1_reg_601(1),
      I3 => i1_reg_601(0),
      I4 => i1_reg_601(2),
      I5 => ap_CS_fsm_state3,
      O => \result_9_20_reg_535[31]_i_1_n_3\
    );
\result_9_20_reg_535_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_194,
      Q => \result_9_20_reg_535_reg_n_3_[0]\,
      R => '0'
    );
\result_9_20_reg_535_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_184,
      Q => \result_9_20_reg_535_reg_n_3_[10]\,
      R => '0'
    );
\result_9_20_reg_535_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_183,
      Q => \result_9_20_reg_535_reg_n_3_[11]\,
      R => '0'
    );
\result_9_20_reg_535_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_182,
      Q => \result_9_20_reg_535_reg_n_3_[12]\,
      R => '0'
    );
\result_9_20_reg_535_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_181,
      Q => \result_9_20_reg_535_reg_n_3_[13]\,
      R => '0'
    );
\result_9_20_reg_535_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_180,
      Q => \result_9_20_reg_535_reg_n_3_[14]\,
      R => '0'
    );
\result_9_20_reg_535_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_179,
      Q => \result_9_20_reg_535_reg_n_3_[15]\,
      R => '0'
    );
\result_9_20_reg_535_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_178,
      Q => \result_9_20_reg_535_reg_n_3_[16]\,
      R => '0'
    );
\result_9_20_reg_535_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_177,
      Q => \result_9_20_reg_535_reg_n_3_[17]\,
      R => '0'
    );
\result_9_20_reg_535_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_176,
      Q => \result_9_20_reg_535_reg_n_3_[18]\,
      R => '0'
    );
\result_9_20_reg_535_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_175,
      Q => \result_9_20_reg_535_reg_n_3_[19]\,
      R => '0'
    );
\result_9_20_reg_535_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_193,
      Q => \result_9_20_reg_535_reg_n_3_[1]\,
      R => '0'
    );
\result_9_20_reg_535_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_174,
      Q => \result_9_20_reg_535_reg_n_3_[20]\,
      R => '0'
    );
\result_9_20_reg_535_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_173,
      Q => \result_9_20_reg_535_reg_n_3_[21]\,
      R => '0'
    );
\result_9_20_reg_535_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_172,
      Q => \result_9_20_reg_535_reg_n_3_[22]\,
      R => '0'
    );
\result_9_20_reg_535_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_171,
      Q => \result_9_20_reg_535_reg_n_3_[23]\,
      R => '0'
    );
\result_9_20_reg_535_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_170,
      Q => \result_9_20_reg_535_reg_n_3_[24]\,
      R => '0'
    );
\result_9_20_reg_535_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_169,
      Q => \result_9_20_reg_535_reg_n_3_[25]\,
      R => '0'
    );
\result_9_20_reg_535_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_168,
      Q => \result_9_20_reg_535_reg_n_3_[26]\,
      R => '0'
    );
\result_9_20_reg_535_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_167,
      Q => \result_9_20_reg_535_reg_n_3_[27]\,
      R => '0'
    );
\result_9_20_reg_535_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_166,
      Q => \result_9_20_reg_535_reg_n_3_[28]\,
      R => '0'
    );
\result_9_20_reg_535_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_165,
      Q => \result_9_20_reg_535_reg_n_3_[29]\,
      R => '0'
    );
\result_9_20_reg_535_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_192,
      Q => \result_9_20_reg_535_reg_n_3_[2]\,
      R => '0'
    );
\result_9_20_reg_535_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_164,
      Q => \result_9_20_reg_535_reg_n_3_[30]\,
      R => '0'
    );
\result_9_20_reg_535_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_163,
      Q => \result_9_20_reg_535_reg_n_3_[31]\,
      R => '0'
    );
\result_9_20_reg_535_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_191,
      Q => \result_9_20_reg_535_reg_n_3_[3]\,
      R => '0'
    );
\result_9_20_reg_535_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_190,
      Q => \result_9_20_reg_535_reg_n_3_[4]\,
      R => '0'
    );
\result_9_20_reg_535_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_189,
      Q => \result_9_20_reg_535_reg_n_3_[5]\,
      R => '0'
    );
\result_9_20_reg_535_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_188,
      Q => \result_9_20_reg_535_reg_n_3_[6]\,
      R => '0'
    );
\result_9_20_reg_535_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_187,
      Q => \result_9_20_reg_535_reg_n_3_[7]\,
      R => '0'
    );
\result_9_20_reg_535_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_186,
      Q => \result_9_20_reg_535_reg_n_3_[8]\,
      R => '0'
    );
\result_9_20_reg_535_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_20_reg_535[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_185,
      Q => \result_9_20_reg_535_reg_n_3_[9]\,
      R => '0'
    );
\result_9_2_reg_491[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE000000"
    )
        port map (
      I0 => i1_reg_601(2),
      I1 => i1_reg_601(0),
      I2 => i1_reg_601(1),
      I3 => i1_reg_6011,
      I4 => i1_reg_601(3),
      I5 => ap_CS_fsm_state3,
      O => \result_9_2_reg_491[31]_i_1_n_3\
    );
\result_9_2_reg_491_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_322,
      Q => \result_9_2_reg_491_reg_n_3_[0]\,
      R => '0'
    );
\result_9_2_reg_491_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_312,
      Q => \result_9_2_reg_491_reg_n_3_[10]\,
      R => '0'
    );
\result_9_2_reg_491_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_311,
      Q => \result_9_2_reg_491_reg_n_3_[11]\,
      R => '0'
    );
\result_9_2_reg_491_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_310,
      Q => \result_9_2_reg_491_reg_n_3_[12]\,
      R => '0'
    );
\result_9_2_reg_491_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_309,
      Q => \result_9_2_reg_491_reg_n_3_[13]\,
      R => '0'
    );
\result_9_2_reg_491_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_308,
      Q => \result_9_2_reg_491_reg_n_3_[14]\,
      R => '0'
    );
\result_9_2_reg_491_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_307,
      Q => \result_9_2_reg_491_reg_n_3_[15]\,
      R => '0'
    );
\result_9_2_reg_491_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_306,
      Q => \result_9_2_reg_491_reg_n_3_[16]\,
      R => '0'
    );
\result_9_2_reg_491_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_305,
      Q => \result_9_2_reg_491_reg_n_3_[17]\,
      R => '0'
    );
\result_9_2_reg_491_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_304,
      Q => \result_9_2_reg_491_reg_n_3_[18]\,
      R => '0'
    );
\result_9_2_reg_491_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_303,
      Q => \result_9_2_reg_491_reg_n_3_[19]\,
      R => '0'
    );
\result_9_2_reg_491_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_321,
      Q => \result_9_2_reg_491_reg_n_3_[1]\,
      R => '0'
    );
\result_9_2_reg_491_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_302,
      Q => \result_9_2_reg_491_reg_n_3_[20]\,
      R => '0'
    );
\result_9_2_reg_491_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_301,
      Q => \result_9_2_reg_491_reg_n_3_[21]\,
      R => '0'
    );
\result_9_2_reg_491_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_300,
      Q => \result_9_2_reg_491_reg_n_3_[22]\,
      R => '0'
    );
\result_9_2_reg_491_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_299,
      Q => \result_9_2_reg_491_reg_n_3_[23]\,
      R => '0'
    );
\result_9_2_reg_491_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_298,
      Q => \result_9_2_reg_491_reg_n_3_[24]\,
      R => '0'
    );
\result_9_2_reg_491_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_297,
      Q => \result_9_2_reg_491_reg_n_3_[25]\,
      R => '0'
    );
\result_9_2_reg_491_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_296,
      Q => \result_9_2_reg_491_reg_n_3_[26]\,
      R => '0'
    );
\result_9_2_reg_491_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_295,
      Q => \result_9_2_reg_491_reg_n_3_[27]\,
      R => '0'
    );
\result_9_2_reg_491_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_294,
      Q => \result_9_2_reg_491_reg_n_3_[28]\,
      R => '0'
    );
\result_9_2_reg_491_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_293,
      Q => \result_9_2_reg_491_reg_n_3_[29]\,
      R => '0'
    );
\result_9_2_reg_491_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_320,
      Q => \result_9_2_reg_491_reg_n_3_[2]\,
      R => '0'
    );
\result_9_2_reg_491_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_292,
      Q => \result_9_2_reg_491_reg_n_3_[30]\,
      R => '0'
    );
\result_9_2_reg_491_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_291,
      Q => \result_9_2_reg_491_reg_n_3_[31]\,
      R => '0'
    );
\result_9_2_reg_491_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_319,
      Q => \result_9_2_reg_491_reg_n_3_[3]\,
      R => '0'
    );
\result_9_2_reg_491_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_318,
      Q => \result_9_2_reg_491_reg_n_3_[4]\,
      R => '0'
    );
\result_9_2_reg_491_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_317,
      Q => \result_9_2_reg_491_reg_n_3_[5]\,
      R => '0'
    );
\result_9_2_reg_491_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_316,
      Q => \result_9_2_reg_491_reg_n_3_[6]\,
      R => '0'
    );
\result_9_2_reg_491_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_315,
      Q => \result_9_2_reg_491_reg_n_3_[7]\,
      R => '0'
    );
\result_9_2_reg_491_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_314,
      Q => \result_9_2_reg_491_reg_n_3_[8]\,
      R => '0'
    );
\result_9_2_reg_491_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_2_reg_491[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_313,
      Q => \result_9_2_reg_491_reg_n_3_[9]\,
      R => '0'
    );
\result_9_3_reg_546[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => i1_reg_601(3),
      I1 => i1_reg_6011,
      I2 => i1_reg_601(1),
      I3 => i1_reg_601(2),
      I4 => i1_reg_601(0),
      I5 => ap_CS_fsm_state3,
      O => \result_9_3_reg_546[31]_i_1_n_3\
    );
\result_9_3_reg_546_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_162,
      Q => \result_9_3_reg_546_reg_n_3_[0]\,
      R => '0'
    );
\result_9_3_reg_546_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_152,
      Q => \result_9_3_reg_546_reg_n_3_[10]\,
      R => '0'
    );
\result_9_3_reg_546_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_151,
      Q => \result_9_3_reg_546_reg_n_3_[11]\,
      R => '0'
    );
\result_9_3_reg_546_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_150,
      Q => \result_9_3_reg_546_reg_n_3_[12]\,
      R => '0'
    );
\result_9_3_reg_546_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_149,
      Q => \result_9_3_reg_546_reg_n_3_[13]\,
      R => '0'
    );
\result_9_3_reg_546_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_148,
      Q => \result_9_3_reg_546_reg_n_3_[14]\,
      R => '0'
    );
\result_9_3_reg_546_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_147,
      Q => \result_9_3_reg_546_reg_n_3_[15]\,
      R => '0'
    );
\result_9_3_reg_546_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_146,
      Q => \result_9_3_reg_546_reg_n_3_[16]\,
      R => '0'
    );
\result_9_3_reg_546_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_145,
      Q => \result_9_3_reg_546_reg_n_3_[17]\,
      R => '0'
    );
\result_9_3_reg_546_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_144,
      Q => \result_9_3_reg_546_reg_n_3_[18]\,
      R => '0'
    );
\result_9_3_reg_546_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_143,
      Q => \result_9_3_reg_546_reg_n_3_[19]\,
      R => '0'
    );
\result_9_3_reg_546_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_161,
      Q => \result_9_3_reg_546_reg_n_3_[1]\,
      R => '0'
    );
\result_9_3_reg_546_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_142,
      Q => \result_9_3_reg_546_reg_n_3_[20]\,
      R => '0'
    );
\result_9_3_reg_546_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_141,
      Q => \result_9_3_reg_546_reg_n_3_[21]\,
      R => '0'
    );
\result_9_3_reg_546_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_140,
      Q => \result_9_3_reg_546_reg_n_3_[22]\,
      R => '0'
    );
\result_9_3_reg_546_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_139,
      Q => \result_9_3_reg_546_reg_n_3_[23]\,
      R => '0'
    );
\result_9_3_reg_546_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_138,
      Q => \result_9_3_reg_546_reg_n_3_[24]\,
      R => '0'
    );
\result_9_3_reg_546_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_137,
      Q => \result_9_3_reg_546_reg_n_3_[25]\,
      R => '0'
    );
\result_9_3_reg_546_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_136,
      Q => \result_9_3_reg_546_reg_n_3_[26]\,
      R => '0'
    );
\result_9_3_reg_546_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_135,
      Q => \result_9_3_reg_546_reg_n_3_[27]\,
      R => '0'
    );
\result_9_3_reg_546_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_134,
      Q => \result_9_3_reg_546_reg_n_3_[28]\,
      R => '0'
    );
\result_9_3_reg_546_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_133,
      Q => \result_9_3_reg_546_reg_n_3_[29]\,
      R => '0'
    );
\result_9_3_reg_546_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_160,
      Q => \result_9_3_reg_546_reg_n_3_[2]\,
      R => '0'
    );
\result_9_3_reg_546_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_132,
      Q => \result_9_3_reg_546_reg_n_3_[30]\,
      R => '0'
    );
\result_9_3_reg_546_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_131,
      Q => \result_9_3_reg_546_reg_n_3_[31]\,
      R => '0'
    );
\result_9_3_reg_546_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_159,
      Q => \result_9_3_reg_546_reg_n_3_[3]\,
      R => '0'
    );
\result_9_3_reg_546_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_158,
      Q => \result_9_3_reg_546_reg_n_3_[4]\,
      R => '0'
    );
\result_9_3_reg_546_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_157,
      Q => \result_9_3_reg_546_reg_n_3_[5]\,
      R => '0'
    );
\result_9_3_reg_546_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_156,
      Q => \result_9_3_reg_546_reg_n_3_[6]\,
      R => '0'
    );
\result_9_3_reg_546_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_155,
      Q => \result_9_3_reg_546_reg_n_3_[7]\,
      R => '0'
    );
\result_9_3_reg_546_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_154,
      Q => \result_9_3_reg_546_reg_n_3_[8]\,
      R => '0'
    );
\result_9_3_reg_546_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_3_reg_546[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_153,
      Q => \result_9_3_reg_546_reg_n_3_[9]\,
      R => '0'
    );
\result_9_4_reg_613_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_8,
      Q => result_9_4_reg_613_reg(0),
      R => '0'
    );
\result_9_4_reg_613_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_14,
      Q => result_9_4_reg_613_reg(10),
      R => '0'
    );
\result_9_4_reg_613_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_13,
      Q => result_9_4_reg_613_reg(11),
      R => '0'
    );
\result_9_4_reg_613_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_20,
      Q => result_9_4_reg_613_reg(12),
      R => '0'
    );
\result_9_4_reg_613_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_19,
      Q => result_9_4_reg_613_reg(13),
      R => '0'
    );
\result_9_4_reg_613_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_18,
      Q => result_9_4_reg_613_reg(14),
      R => '0'
    );
\result_9_4_reg_613_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_17,
      Q => result_9_4_reg_613_reg(15),
      R => '0'
    );
\result_9_4_reg_613_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_24,
      Q => result_9_4_reg_613_reg(16),
      R => '0'
    );
\result_9_4_reg_613_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_23,
      Q => result_9_4_reg_613_reg(17),
      R => '0'
    );
\result_9_4_reg_613_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_22,
      Q => result_9_4_reg_613_reg(18),
      R => '0'
    );
\result_9_4_reg_613_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_21,
      Q => result_9_4_reg_613_reg(19),
      R => '0'
    );
\result_9_4_reg_613_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_7,
      Q => result_9_4_reg_613_reg(1),
      R => '0'
    );
\result_9_4_reg_613_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_28,
      Q => result_9_4_reg_613_reg(20),
      R => '0'
    );
\result_9_4_reg_613_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_27,
      Q => result_9_4_reg_613_reg(21),
      R => '0'
    );
\result_9_4_reg_613_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_26,
      Q => result_9_4_reg_613_reg(22),
      R => '0'
    );
\result_9_4_reg_613_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_25,
      Q => result_9_4_reg_613_reg(23),
      R => '0'
    );
\result_9_4_reg_613_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_32,
      Q => result_9_4_reg_613_reg(24),
      R => '0'
    );
\result_9_4_reg_613_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_31,
      Q => result_9_4_reg_613_reg(25),
      R => '0'
    );
\result_9_4_reg_613_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_30,
      Q => result_9_4_reg_613_reg(26),
      R => '0'
    );
\result_9_4_reg_613_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_29,
      Q => result_9_4_reg_613_reg(27),
      R => '0'
    );
\result_9_4_reg_613_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_36,
      Q => result_9_4_reg_613_reg(28),
      R => '0'
    );
\result_9_4_reg_613_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_35,
      Q => result_9_4_reg_613_reg(29),
      R => '0'
    );
\result_9_4_reg_613_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_6,
      Q => result_9_4_reg_613_reg(2),
      R => '0'
    );
\result_9_4_reg_613_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_34,
      Q => result_9_4_reg_613_reg(30),
      R => '0'
    );
\result_9_4_reg_613_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_33,
      Q => result_9_4_reg_613_reg(31),
      R => '0'
    );
\result_9_4_reg_613_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_5,
      Q => result_9_4_reg_613_reg(3),
      R => '0'
    );
\result_9_4_reg_613_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_12,
      Q => result_9_4_reg_613_reg(4),
      R => '0'
    );
\result_9_4_reg_613_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_11,
      Q => result_9_4_reg_613_reg(5),
      R => '0'
    );
\result_9_4_reg_613_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_10,
      Q => result_9_4_reg_613_reg(6),
      R => '0'
    );
\result_9_4_reg_613_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_9,
      Q => result_9_4_reg_613_reg(7),
      R => '0'
    );
\result_9_4_reg_613_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_16,
      Q => result_9_4_reg_613_reg(8),
      R => '0'
    );
\result_9_4_reg_613_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => result_9_4_reg_613,
      D => grp_fixed_point_mul_fu_809_n_15,
      Q => result_9_4_reg_613_reg(9),
      R => '0'
    );
\result_9_7_reg_513[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => i1_reg_601(3),
      I1 => i1_reg_6011,
      I2 => i1_reg_601(1),
      I3 => i1_reg_601(0),
      I4 => i1_reg_601(2),
      I5 => ap_CS_fsm_state3,
      O => \result_9_7_reg_513[31]_i_1_n_3\
    );
\result_9_7_reg_513_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_258,
      Q => \result_9_7_reg_513_reg_n_3_[0]\,
      R => '0'
    );
\result_9_7_reg_513_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_248,
      Q => \result_9_7_reg_513_reg_n_3_[10]\,
      R => '0'
    );
\result_9_7_reg_513_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_247,
      Q => \result_9_7_reg_513_reg_n_3_[11]\,
      R => '0'
    );
\result_9_7_reg_513_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_246,
      Q => \result_9_7_reg_513_reg_n_3_[12]\,
      R => '0'
    );
\result_9_7_reg_513_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_245,
      Q => \result_9_7_reg_513_reg_n_3_[13]\,
      R => '0'
    );
\result_9_7_reg_513_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_244,
      Q => \result_9_7_reg_513_reg_n_3_[14]\,
      R => '0'
    );
\result_9_7_reg_513_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_243,
      Q => \result_9_7_reg_513_reg_n_3_[15]\,
      R => '0'
    );
\result_9_7_reg_513_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_242,
      Q => \result_9_7_reg_513_reg_n_3_[16]\,
      R => '0'
    );
\result_9_7_reg_513_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_241,
      Q => \result_9_7_reg_513_reg_n_3_[17]\,
      R => '0'
    );
\result_9_7_reg_513_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_240,
      Q => \result_9_7_reg_513_reg_n_3_[18]\,
      R => '0'
    );
\result_9_7_reg_513_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_239,
      Q => \result_9_7_reg_513_reg_n_3_[19]\,
      R => '0'
    );
\result_9_7_reg_513_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_257,
      Q => \result_9_7_reg_513_reg_n_3_[1]\,
      R => '0'
    );
\result_9_7_reg_513_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_238,
      Q => \result_9_7_reg_513_reg_n_3_[20]\,
      R => '0'
    );
\result_9_7_reg_513_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_237,
      Q => \result_9_7_reg_513_reg_n_3_[21]\,
      R => '0'
    );
\result_9_7_reg_513_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_236,
      Q => \result_9_7_reg_513_reg_n_3_[22]\,
      R => '0'
    );
\result_9_7_reg_513_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_235,
      Q => \result_9_7_reg_513_reg_n_3_[23]\,
      R => '0'
    );
\result_9_7_reg_513_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_234,
      Q => \result_9_7_reg_513_reg_n_3_[24]\,
      R => '0'
    );
\result_9_7_reg_513_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_233,
      Q => \result_9_7_reg_513_reg_n_3_[25]\,
      R => '0'
    );
\result_9_7_reg_513_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_232,
      Q => \result_9_7_reg_513_reg_n_3_[26]\,
      R => '0'
    );
\result_9_7_reg_513_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_231,
      Q => \result_9_7_reg_513_reg_n_3_[27]\,
      R => '0'
    );
\result_9_7_reg_513_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_230,
      Q => \result_9_7_reg_513_reg_n_3_[28]\,
      R => '0'
    );
\result_9_7_reg_513_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_229,
      Q => \result_9_7_reg_513_reg_n_3_[29]\,
      R => '0'
    );
\result_9_7_reg_513_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_256,
      Q => \result_9_7_reg_513_reg_n_3_[2]\,
      R => '0'
    );
\result_9_7_reg_513_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_228,
      Q => \result_9_7_reg_513_reg_n_3_[30]\,
      R => '0'
    );
\result_9_7_reg_513_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_227,
      Q => \result_9_7_reg_513_reg_n_3_[31]\,
      R => '0'
    );
\result_9_7_reg_513_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_255,
      Q => \result_9_7_reg_513_reg_n_3_[3]\,
      R => '0'
    );
\result_9_7_reg_513_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_254,
      Q => \result_9_7_reg_513_reg_n_3_[4]\,
      R => '0'
    );
\result_9_7_reg_513_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_253,
      Q => \result_9_7_reg_513_reg_n_3_[5]\,
      R => '0'
    );
\result_9_7_reg_513_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_252,
      Q => \result_9_7_reg_513_reg_n_3_[6]\,
      R => '0'
    );
\result_9_7_reg_513_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_251,
      Q => \result_9_7_reg_513_reg_n_3_[7]\,
      R => '0'
    );
\result_9_7_reg_513_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_250,
      Q => \result_9_7_reg_513_reg_n_3_[8]\,
      R => '0'
    );
\result_9_7_reg_513_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_7_reg_513[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_249,
      Q => \result_9_7_reg_513_reg_n_3_[9]\,
      R => '0'
    );
\result_9_9_reg_524[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => i1_reg_601(3),
      I1 => i1_reg_6011,
      I2 => i1_reg_601(1),
      I3 => i1_reg_601(2),
      I4 => i1_reg_601(0),
      I5 => ap_CS_fsm_state3,
      O => \result_9_9_reg_524[31]_i_1_n_3\
    );
\result_9_9_reg_524_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_226,
      Q => \result_9_9_reg_524_reg_n_3_[0]\,
      R => '0'
    );
\result_9_9_reg_524_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_216,
      Q => \result_9_9_reg_524_reg_n_3_[10]\,
      R => '0'
    );
\result_9_9_reg_524_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_215,
      Q => \result_9_9_reg_524_reg_n_3_[11]\,
      R => '0'
    );
\result_9_9_reg_524_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_214,
      Q => \result_9_9_reg_524_reg_n_3_[12]\,
      R => '0'
    );
\result_9_9_reg_524_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_213,
      Q => \result_9_9_reg_524_reg_n_3_[13]\,
      R => '0'
    );
\result_9_9_reg_524_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_212,
      Q => \result_9_9_reg_524_reg_n_3_[14]\,
      R => '0'
    );
\result_9_9_reg_524_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_211,
      Q => \result_9_9_reg_524_reg_n_3_[15]\,
      R => '0'
    );
\result_9_9_reg_524_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_210,
      Q => \result_9_9_reg_524_reg_n_3_[16]\,
      R => '0'
    );
\result_9_9_reg_524_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_209,
      Q => \result_9_9_reg_524_reg_n_3_[17]\,
      R => '0'
    );
\result_9_9_reg_524_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_208,
      Q => \result_9_9_reg_524_reg_n_3_[18]\,
      R => '0'
    );
\result_9_9_reg_524_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_207,
      Q => \result_9_9_reg_524_reg_n_3_[19]\,
      R => '0'
    );
\result_9_9_reg_524_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_225,
      Q => \result_9_9_reg_524_reg_n_3_[1]\,
      R => '0'
    );
\result_9_9_reg_524_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_206,
      Q => \result_9_9_reg_524_reg_n_3_[20]\,
      R => '0'
    );
\result_9_9_reg_524_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_205,
      Q => \result_9_9_reg_524_reg_n_3_[21]\,
      R => '0'
    );
\result_9_9_reg_524_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_204,
      Q => \result_9_9_reg_524_reg_n_3_[22]\,
      R => '0'
    );
\result_9_9_reg_524_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_203,
      Q => \result_9_9_reg_524_reg_n_3_[23]\,
      R => '0'
    );
\result_9_9_reg_524_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_202,
      Q => \result_9_9_reg_524_reg_n_3_[24]\,
      R => '0'
    );
\result_9_9_reg_524_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_201,
      Q => \result_9_9_reg_524_reg_n_3_[25]\,
      R => '0'
    );
\result_9_9_reg_524_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_200,
      Q => \result_9_9_reg_524_reg_n_3_[26]\,
      R => '0'
    );
\result_9_9_reg_524_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_199,
      Q => \result_9_9_reg_524_reg_n_3_[27]\,
      R => '0'
    );
\result_9_9_reg_524_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_198,
      Q => \result_9_9_reg_524_reg_n_3_[28]\,
      R => '0'
    );
\result_9_9_reg_524_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_197,
      Q => \result_9_9_reg_524_reg_n_3_[29]\,
      R => '0'
    );
\result_9_9_reg_524_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_224,
      Q => \result_9_9_reg_524_reg_n_3_[2]\,
      R => '0'
    );
\result_9_9_reg_524_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_196,
      Q => \result_9_9_reg_524_reg_n_3_[30]\,
      R => '0'
    );
\result_9_9_reg_524_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_195,
      Q => \result_9_9_reg_524_reg_n_3_[31]\,
      R => '0'
    );
\result_9_9_reg_524_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_223,
      Q => \result_9_9_reg_524_reg_n_3_[3]\,
      R => '0'
    );
\result_9_9_reg_524_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_222,
      Q => \result_9_9_reg_524_reg_n_3_[4]\,
      R => '0'
    );
\result_9_9_reg_524_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_221,
      Q => \result_9_9_reg_524_reg_n_3_[5]\,
      R => '0'
    );
\result_9_9_reg_524_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_220,
      Q => \result_9_9_reg_524_reg_n_3_[6]\,
      R => '0'
    );
\result_9_9_reg_524_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_219,
      Q => \result_9_9_reg_524_reg_n_3_[7]\,
      R => '0'
    );
\result_9_9_reg_524_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_218,
      Q => \result_9_9_reg_524_reg_n_3_[8]\,
      R => '0'
    );
\result_9_9_reg_524_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \result_9_9_reg_524[31]_i_1_n_3\,
      D => cnn_fc_i50_o10_mucud_U3_n_217,
      Q => \result_9_9_reg_524_reg_n_3_[9]\,
      R => '0'
    );
\row_reg_723[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => row_reg_7230,
      I1 => row_reg_723_reg(0),
      I2 => ap_CS_fsm_state6,
      O => \row_reg_723[0]_i_1_n_3\
    );
\row_reg_723[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => p_66_in,
      I2 => \exitcond3_reg_1800[0]_i_1_n_3\,
      O => row_reg_7230
    );
\row_reg_723[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => row_reg_723_reg(0),
      I1 => row_reg_7230,
      I2 => row_reg_723_reg(1),
      O => \row_reg_723[1]_i_1_n_3\
    );
\row_reg_723[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => row_reg_723_reg(1),
      I1 => row_reg_723_reg(0),
      I2 => row_reg_7230,
      I3 => row_reg_723_reg(2),
      O => \row_reg_723[2]_i_1_n_3\
    );
\row_reg_723[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => row_reg_723_reg(2),
      I1 => row_reg_723_reg(0),
      I2 => row_reg_723_reg(1),
      I3 => row_reg_7230,
      I4 => row_reg_723_reg(3),
      O => \row_reg_723[3]_i_1_n_3\
    );
\row_reg_723[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => row_reg_723_reg(3),
      I1 => row_reg_723_reg(1),
      I2 => row_reg_723_reg(0),
      I3 => row_reg_723_reg(2),
      I4 => row_reg_7230,
      I5 => row_reg_723_reg(4),
      O => \row_reg_723[4]_i_1_n_3\
    );
\row_reg_723[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => row_reg_723_reg(4),
      I1 => \row_reg_723[5]_i_2_n_3\,
      I2 => row_reg_7230,
      I3 => row_reg_723_reg(5),
      O => \row_reg_723[5]_i_1_n_3\
    );
\row_reg_723[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => row_reg_723_reg(3),
      I1 => row_reg_723_reg(1),
      I2 => row_reg_723_reg(0),
      I3 => row_reg_723_reg(2),
      O => \row_reg_723[5]_i_2_n_3\
    );
\row_reg_723_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \row_reg_723[0]_i_1_n_3\,
      Q => row_reg_723_reg(0),
      R => '0'
    );
\row_reg_723_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \row_reg_723[1]_i_1_n_3\,
      Q => row_reg_723_reg(1),
      R => ap_CS_fsm_state6
    );
\row_reg_723_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \row_reg_723[2]_i_1_n_3\,
      Q => row_reg_723_reg(2),
      R => ap_CS_fsm_state6
    );
\row_reg_723_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \row_reg_723[3]_i_1_n_3\,
      Q => row_reg_723_reg(3),
      R => ap_CS_fsm_state6
    );
\row_reg_723_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \row_reg_723[4]_i_1_n_3\,
      Q => row_reg_723_reg(4),
      R => ap_CS_fsm_state6
    );
\row_reg_723_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \row_reg_723[5]_i_1_n_3\,
      Q => row_reg_723_reg(5),
      R => ap_CS_fsm_state6
    );
\tmp_8_reg_1909[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ctrl_read_reg_1673,
      I1 => ap_CS_fsm_state16,
      I2 => tmp_8_reg_1909,
      O => \tmp_8_reg_1909[0]_i_1_n_3\
    );
\tmp_8_reg_1909_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_8_reg_1909[0]_i_1_n_3\,
      Q => tmp_8_reg_1909,
      R => '0'
    );
\writeCount_assign_reg_734[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_CS_fsm_pp3_stage0,
      I1 => \exitcond_reg_1914_reg_n_3_[0]\,
      I2 => ap_enable_reg_pp3_iter1,
      I3 => outStream_V_data_V_1_ack_in,
      O => p_114_in
    );
\writeCount_assign_reg_734_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_114_in,
      D => \col_reg_1918_reg__0\(0),
      Q => writeCount_assign_reg_734(0),
      R => ap_CS_fsm_state16
    );
\writeCount_assign_reg_734_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_114_in,
      D => \col_reg_1918_reg__0\(1),
      Q => writeCount_assign_reg_734(1),
      R => ap_CS_fsm_state16
    );
\writeCount_assign_reg_734_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_114_in,
      D => \col_reg_1918_reg__0\(2),
      Q => writeCount_assign_reg_734(2),
      R => ap_CS_fsm_state16
    );
\writeCount_assign_reg_734_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_114_in,
      D => \col_reg_1918_reg__0\(3),
      Q => writeCount_assign_reg_734(3),
      R => ap_CS_fsm_state16
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_cnn_fc_i50_o10_0_0 is
  port (
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    inStream_TVALID : in STD_LOGIC;
    inStream_TREADY : out STD_LOGIC;
    inStream_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    inStream_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    inStream_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    inStream_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    inStream_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    inStream_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    outStream_TVALID : out STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    outStream_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    outStream_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    outStream_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    outStream_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    outStream_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    outStream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    outStream_TID : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_cnn_fc_i50_o10_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_cnn_fc_i50_o10_0_0 : entity is "design_1_cnn_fc_i50_o10_0_0,cnn_fc_i50_o10,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_cnn_fc_i50_o10_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_cnn_fc_i50_o10_0_0 : entity is "cnn_fc_i50_o10,Vivado 2016.4";
  attribute hls_module : string;
  attribute hls_module of design_1_cnn_fc_i50_o10_0_0 : entity is "yes";
end design_1_cnn_fc_i50_o10_0_0;

architecture STRUCTURE of design_1_cnn_fc_i50_o10_0_0 is
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 12;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_pp1_stage0 : string;
  attribute ap_ST_fsm_pp1_stage0 of inst : label is "9'b000001000";
  attribute ap_ST_fsm_pp2_stage0 : string;
  attribute ap_ST_fsm_pp2_stage0 of inst : label is "9'b000100000";
  attribute ap_ST_fsm_pp3_stage0 : string;
  attribute ap_ST_fsm_pp3_stage0 of inst : label is "9'b010000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "9'b000000001";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "9'b001000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "9'b000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "9'b100000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "9'b000000100";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "9'b000010000";
  attribute ap_const_int64_8 : integer;
  attribute ap_const_int64_8 of inst : label is 8;
  attribute ap_const_lv2_0 : string;
  attribute ap_const_lv2_0 of inst : label is "2'b00";
  attribute ap_const_lv2_1 : string;
  attribute ap_const_lv2_1 of inst : label is "2'b01";
  attribute ap_const_lv2_2 : string;
  attribute ap_const_lv2_2 of inst : label is "2'b10";
  attribute ap_const_lv2_3 : string;
  attribute ap_const_lv2_3 of inst : label is "2'b11";
  attribute ap_const_lv31_0 : string;
  attribute ap_const_lv31_0 of inst : label is "31'b0000000000000000000000000000000";
  attribute ap_const_lv32_0 : integer;
  attribute ap_const_lv32_0 of inst : label is 0;
  attribute ap_const_lv32_1 : integer;
  attribute ap_const_lv32_1 of inst : label is 1;
  attribute ap_const_lv32_1F : integer;
  attribute ap_const_lv32_1F of inst : label is 31;
  attribute ap_const_lv32_2 : integer;
  attribute ap_const_lv32_2 of inst : label is 2;
  attribute ap_const_lv32_3 : integer;
  attribute ap_const_lv32_3 of inst : label is 3;
  attribute ap_const_lv32_4 : integer;
  attribute ap_const_lv32_4 of inst : label is 4;
  attribute ap_const_lv32_5 : integer;
  attribute ap_const_lv32_5 of inst : label is 5;
  attribute ap_const_lv32_6 : integer;
  attribute ap_const_lv32_6 of inst : label is 6;
  attribute ap_const_lv32_7 : integer;
  attribute ap_const_lv32_7 of inst : label is 7;
  attribute ap_const_lv32_8 : integer;
  attribute ap_const_lv32_8 of inst : label is 8;
  attribute ap_const_lv4_0 : string;
  attribute ap_const_lv4_0 of inst : label is "4'b0000";
  attribute ap_const_lv4_1 : string;
  attribute ap_const_lv4_1 of inst : label is "4'b0001";
  attribute ap_const_lv4_2 : string;
  attribute ap_const_lv4_2 of inst : label is "4'b0010";
  attribute ap_const_lv4_3 : string;
  attribute ap_const_lv4_3 of inst : label is "4'b0011";
  attribute ap_const_lv4_4 : string;
  attribute ap_const_lv4_4 of inst : label is "4'b0100";
  attribute ap_const_lv4_5 : string;
  attribute ap_const_lv4_5 of inst : label is "4'b0101";
  attribute ap_const_lv4_6 : string;
  attribute ap_const_lv4_6 of inst : label is "4'b0110";
  attribute ap_const_lv4_7 : string;
  attribute ap_const_lv4_7 of inst : label is "4'b0111";
  attribute ap_const_lv4_8 : string;
  attribute ap_const_lv4_8 of inst : label is "4'b1000";
  attribute ap_const_lv4_9 : string;
  attribute ap_const_lv4_9 of inst : label is "4'b1001";
  attribute ap_const_lv4_A : string;
  attribute ap_const_lv4_A of inst : label is "4'b1010";
  attribute ap_const_lv4_F : string;
  attribute ap_const_lv4_F of inst : label is "4'b1111";
  attribute ap_const_lv5_0 : string;
  attribute ap_const_lv5_0 of inst : label is "5'b00000";
  attribute ap_const_lv6_0 : string;
  attribute ap_const_lv6_0 of inst : label is "6'b000000";
  attribute ap_const_lv6_1 : string;
  attribute ap_const_lv6_1 of inst : label is "6'b000001";
  attribute ap_const_lv6_32 : string;
  attribute ap_const_lv6_32 of inst : label is "6'b110010";
begin
inst: entity work.design_1_cnn_fc_i50_o10_0_0_cnn_fc_i50_o10
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      inStream_TDATA(31 downto 0) => inStream_TDATA(31 downto 0),
      inStream_TDEST(5 downto 0) => inStream_TDEST(5 downto 0),
      inStream_TID(4 downto 0) => inStream_TID(4 downto 0),
      inStream_TKEEP(3 downto 0) => inStream_TKEEP(3 downto 0),
      inStream_TLAST(0) => inStream_TLAST(0),
      inStream_TREADY => inStream_TREADY,
      inStream_TSTRB(3 downto 0) => inStream_TSTRB(3 downto 0),
      inStream_TUSER(1 downto 0) => inStream_TUSER(1 downto 0),
      inStream_TVALID => inStream_TVALID,
      interrupt => interrupt,
      outStream_TDATA(31 downto 0) => outStream_TDATA(31 downto 0),
      outStream_TDEST(5 downto 0) => outStream_TDEST(5 downto 0),
      outStream_TID(4 downto 0) => outStream_TID(4 downto 0),
      outStream_TKEEP(3 downto 0) => outStream_TKEEP(3 downto 0),
      outStream_TLAST(0) => outStream_TLAST(0),
      outStream_TREADY => outStream_TREADY,
      outStream_TSTRB(3 downto 0) => outStream_TSTRB(3 downto 0),
      outStream_TUSER(1 downto 0) => outStream_TUSER(1 downto 0),
      outStream_TVALID => outStream_TVALID,
      s_axi_CTRL_ARADDR(11 downto 0) => s_axi_CTRL_ARADDR(11 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(11 downto 0) => s_axi_CTRL_AWADDR(11 downto 0),
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BRESP(1 downto 0) => s_axi_CTRL_BRESP(1 downto 0),
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 0) => s_axi_CTRL_RDATA(31 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RRESP(1 downto 0) => s_axi_CTRL_RRESP(1 downto 0),
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID
    );
end STRUCTURE;
