ARM GAS  /tmp/cchD3xTp.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB145:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "date/date.h"
  25:Core/Src/main.c **** #include "transmit_and_recieve_control/transmit_and_recieve_control.h"
  26:Core/Src/main.c **** #include "init_peripherials/init_peripherials.h"
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
ARM GAS  /tmp/cchD3xTp.s 			page 2


  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** #define PIN_RS (1 << 0)
  37:Core/Src/main.c **** #define PIN_EN (1 << 2)
  38:Core/Src/main.c **** #define BACKLIGHT (1 << 3)
  39:Core/Src/main.c **** /* USER CODE END PD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE END PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** UART_HandleTypeDef huart2;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE BEGIN PV */
  54:Core/Src/main.c **** extern uint8_t cmd;
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** Data journal[5] = {0};
  57:Core/Src/main.c **** int count = 0;
  58:Core/Src/main.c **** uint16_t lcd1604_addr = 0x27 << (uint16_t)1;
  59:Core/Src/main.c **** uint16_t bmp180_addr = 0x77 << (uint16_t)1;
  60:Core/Src/main.c **** uint8_t calib_data[22];
  61:Core/Src/main.c **** uint8_t temperature_buf[2];
  62:Core/Src/main.c **** uint8_t pressure_buf[3];
  63:Core/Src/main.c **** char GLOBAL_MESSAGE_BUFFER[30] = {0};
  64:Core/Src/main.c **** int16_t AC1, AC2, AC3, B1, B2, MB, MC, MD;
  65:Core/Src/main.c **** uint16_t AC4, AC5, AC6;
  66:Core/Src/main.c **** int32_t X1 = 0;
  67:Core/Src/main.c **** int32_t X2 = 0;
  68:Core/Src/main.c **** int32_t B5 = 0; //global stuff
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** //static char msg[32];
  71:Core/Src/main.c **** char msg_time[32];
  72:Core/Src/main.c **** //static char msg_lcd[32];
  73:Core/Src/main.c **** int32_t temperature = 0;
  74:Core/Src/main.c **** int32_t pressure = 0;
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** RTC_TimeTypeDef time;
  77:Core/Src/main.c **** RTC_DateTypeDef date;
  78:Core/Src/main.c **** /* USER CODE END PV */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  81:Core/Src/main.c **** void SystemClock_Config(void);
  82:Core/Src/main.c **** static void MX_GPIO_Init(void);
  83:Core/Src/main.c **** static void MX_I2C1_Init(void);
  84:Core/Src/main.c **** static void MX_RTC_Init(void);
  85:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  86:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  87:Core/Src/main.c **** void bmp180_get_global_coefficients(void);
  88:Core/Src/main.c **** void FindAddress(void);
ARM GAS  /tmp/cchD3xTp.s 			page 3


  89:Core/Src/main.c **** /* USER CODE END PFP */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  92:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c **** void FindAddress(void) {
  95:Core/Src/main.c **** 	char msg_address[64] = {0};
  96:Core/Src/main.c **** 	uint16_t i;
  97:Core/Src/main.c **** 	for(i = 0; i < (uint16_t)128; i++) {
  98:Core/Src/main.c **** 		if(HAL_I2C_IsDeviceReady(&hi2c1, i << (uint16_t)1, 1, HAL_MAX_DELAY) == HAL_OK) {
  99:Core/Src/main.c **** 			snprintf(msg_address, sizeof(msg_address), "0x%02X", i);
 100:Core/Src/main.c **** 			HAL_UART_Transmit(&huart2, (uint8_t*)msg_address, sizeof(msg_address)-1, HAL_MAX_DELAY);
 101:Core/Src/main.c **** 		}
 102:Core/Src/main.c **** 	}
 103:Core/Src/main.c **** }
 104:Core/Src/main.c **** 
 105:Core/Src/main.c **** void bmp180_get_global_coefficients(void) {
 106:Core/Src/main.c **** 	HAL_I2C_Mem_Read(&hi2c1, bmp180_addr, 0xAA, 1, calib_data, 22, HAL_MAX_DELAY);
 107:Core/Src/main.c **** 	AC1 = (int16_t)((calib_data[0] << 8) | calib_data[1]);
 108:Core/Src/main.c **** 	AC2 = (int16_t)((calib_data[2] << 8) | calib_data[3]);
 109:Core/Src/main.c **** 	AC3 = (int16_t)((calib_data[4] << 8) | calib_data[5]);
 110:Core/Src/main.c **** 	AC4 = (uint16_t)((calib_data[6] << 8) | calib_data[7]);
 111:Core/Src/main.c **** 	AC5 = (uint16_t)((calib_data[8] << 8) | calib_data[9]);
 112:Core/Src/main.c **** 	AC6 = (uint16_t)((calib_data[10] << 8) | calib_data[11]);
 113:Core/Src/main.c **** 	B1  = (int16_t)((calib_data[12] << 8) | calib_data[13]);
 114:Core/Src/main.c **** 	B2  = (int16_t)((calib_data[14] << 8) | calib_data[15]);
 115:Core/Src/main.c **** 	MB  = (int16_t)((calib_data[16] << 8) | calib_data[17]);
 116:Core/Src/main.c **** 	MC  = (int16_t)((calib_data[18] << 8) | calib_data[19]);
 117:Core/Src/main.c **** 	MD  = (int16_t)((calib_data[20] << 8) | calib_data[21]);
 118:Core/Src/main.c **** }
 119:Core/Src/main.c **** 
 120:Core/Src/main.c **** #define RTC_INIT_MAGIC 0x32F2
 121:Core/Src/main.c **** 
 122:Core/Src/main.c **** void init_rtc_once(void)
 123:Core/Src/main.c **** {
 124:Core/Src/main.c ****     if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != RTC_INIT_MAGIC) {
 125:Core/Src/main.c ****         RTC_TimeTypeDef sTime = { .Hours = 11, .Minutes = 10, .Seconds = 30 };
 126:Core/Src/main.c ****         RTC_DateTypeDef sDate = { .WeekDay = RTC_WEEKDAY_SUNDAY, .Month = RTC_MONTH_OCTOBER,
 127:Core/Src/main.c ****                                   .Date = 19, .Year = 25 };
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****         HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 130:Core/Src/main.c ****         HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****         HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, RTC_INIT_MAGIC);
 133:Core/Src/main.c ****     }
 134:Core/Src/main.c **** }
 135:Core/Src/main.c **** 
 136:Core/Src/main.c **** /* USER CODE END 0 */
 137:Core/Src/main.c **** 
 138:Core/Src/main.c **** /**
 139:Core/Src/main.c ****   * @brief  The application entry point.
 140:Core/Src/main.c ****   * @retval int
 141:Core/Src/main.c ****   */
 142:Core/Src/main.c **** int main(void)
 143:Core/Src/main.c **** {
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
ARM GAS  /tmp/cchD3xTp.s 			page 4


 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   /* USER CODE END 1 */
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 152:Core/Src/main.c ****   HAL_Init();
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   /* USER CODE END Init */
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   /* Configure the system clock */
 159:Core/Src/main.c ****   SystemClock_Config();
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /* USER CODE END SysInit */
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   /* Initialize all configured peripherals */
 166:Core/Src/main.c ****   MX_GPIO_Init();
 167:Core/Src/main.c ****   MX_I2C1_Init();
 168:Core/Src/main.c ****   MX_RTC_Init();
 169:Core/Src/main.c ****   MX_USART2_UART_Init();
 170:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 171:Core/Src/main.c ****   lcd1602_init();
 172:Core/Src/main.c ****   bmp180_get_global_coefficients();
 173:Core/Src/main.c ****   //HAL_I2C_Mem_Write(&hi2c1, bmp180_addr, 0xF4, 1, &cmd, 1, HAL_MAX_DELAY);
 174:Core/Src/main.c ****   //HAL_I2C_Mem_Read(&hi2c1, bmp180_addr, 0xF6, 1, temperature_buf, 2, HAL_MAX_DELAY);
 175:Core/Src/main.c ****   init_rtc_once();
 176:Core/Src/main.c ****   //FindAddress();
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****   /* USER CODE END 2 */
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   /* Infinite loop */
 181:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 182:Core/Src/main.c ****   while (1)
 183:Core/Src/main.c ****   {
 184:Core/Src/main.c ****     /* USER CODE END WHILE */
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 187:Core/Src/main.c ****   }
 188:Core/Src/main.c ****   /* USER CODE END 3 */
 189:Core/Src/main.c **** }
 190:Core/Src/main.c **** 
 191:Core/Src/main.c **** /**
 192:Core/Src/main.c ****   * @brief System Clock Configuration
 193:Core/Src/main.c ****   * @retval None
 194:Core/Src/main.c ****   */
 195:Core/Src/main.c **** void SystemClock_Config(void)
 196:Core/Src/main.c **** {
 197:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 198:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 201:Core/Src/main.c ****   */
 202:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
ARM GAS  /tmp/cchD3xTp.s 			page 5


 203:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 206:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 207:Core/Src/main.c ****   */
 208:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 209:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 210:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 211:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 212:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 213:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 214:Core/Src/main.c ****   {
 215:Core/Src/main.c ****     Error_Handler();
 216:Core/Src/main.c ****   }
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 219:Core/Src/main.c ****   */
 220:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 221:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 222:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 223:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 224:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 225:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 228:Core/Src/main.c ****   {
 229:Core/Src/main.c ****     Error_Handler();
 230:Core/Src/main.c ****   }
 231:Core/Src/main.c **** }
 232:Core/Src/main.c **** 
 233:Core/Src/main.c **** /**
 234:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 235:Core/Src/main.c ****   * @param None
 236:Core/Src/main.c ****   * @retval None
 237:Core/Src/main.c ****   */
 238:Core/Src/main.c **** static void MX_I2C1_Init(void)
 239:Core/Src/main.c **** {
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 246:Core/Src/main.c **** 
 247:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 248:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 249:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 250:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 251:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 252:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 253:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 254:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 255:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 256:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 257:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 258:Core/Src/main.c ****   {
 259:Core/Src/main.c ****     Error_Handler();
ARM GAS  /tmp/cchD3xTp.s 			page 6


 260:Core/Src/main.c ****   }
 261:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 262:Core/Src/main.c **** 
 263:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 264:Core/Src/main.c **** 
 265:Core/Src/main.c **** }
 266:Core/Src/main.c **** 
 267:Core/Src/main.c **** /**
 268:Core/Src/main.c ****   * @brief RTC Initialization Function
 269:Core/Src/main.c ****   * @param None
 270:Core/Src/main.c ****   * @retval None
 271:Core/Src/main.c ****   */
 272:Core/Src/main.c **** static void MX_RTC_Init(void)
 273:Core/Src/main.c **** {
 274:Core/Src/main.c **** 
 275:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 278:Core/Src/main.c **** 
 279:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 280:Core/Src/main.c **** 
 281:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 282:Core/Src/main.c **** 
 283:Core/Src/main.c ****   /** Initialize RTC Only
 284:Core/Src/main.c ****   */
 285:Core/Src/main.c ****   hrtc.Instance = RTC;
 286:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 287:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 288:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 289:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 290:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 291:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 292:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 293:Core/Src/main.c ****   {
 294:Core/Src/main.c ****     Error_Handler();
 295:Core/Src/main.c ****   }
 296:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 297:Core/Src/main.c **** 
 298:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 299:Core/Src/main.c **** 
 300:Core/Src/main.c **** }
 301:Core/Src/main.c **** 
 302:Core/Src/main.c **** /**
 303:Core/Src/main.c ****   * @brief USART2 Initialization Function
 304:Core/Src/main.c ****   * @param None
 305:Core/Src/main.c ****   * @retval None
 306:Core/Src/main.c ****   */
 307:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 308:Core/Src/main.c **** {
 309:Core/Src/main.c **** 
 310:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 315:Core/Src/main.c **** 
 316:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
ARM GAS  /tmp/cchD3xTp.s 			page 7


 317:Core/Src/main.c ****   huart2.Instance = USART2;
 318:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 319:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 320:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 321:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 322:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 323:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 324:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 325:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 326:Core/Src/main.c ****   {
 327:Core/Src/main.c ****     Error_Handler();
 328:Core/Src/main.c ****   }
 329:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 330:Core/Src/main.c **** 
 331:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 332:Core/Src/main.c **** 
 333:Core/Src/main.c **** }
 334:Core/Src/main.c **** 
 335:Core/Src/main.c **** /**
 336:Core/Src/main.c ****   * @brief GPIO Initialization Function
 337:Core/Src/main.c ****   * @param None
 338:Core/Src/main.c ****   * @retval None
 339:Core/Src/main.c ****   */
 340:Core/Src/main.c **** static void MX_GPIO_Init(void)
 341:Core/Src/main.c **** {
  28              		.loc 1 341 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 16
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 84B0     		sub	sp, sp, #16
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
 342:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 343:Core/Src/main.c **** 
 344:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 345:Core/Src/main.c **** 
 346:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 347:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  36              		.loc 1 347 3 view .LVU1
  37              	.LBB4:
  38              		.loc 1 347 3 view .LVU2
  39 0002 0022     		movs	r2, #0
  40 0004 0092     		str	r2, [sp]
  41              		.loc 1 347 3 view .LVU3
  42 0006 154B     		ldr	r3, .L3
  43 0008 196B     		ldr	r1, [r3, #48]
  44 000a 41F00401 		orr	r1, r1, #4
  45 000e 1963     		str	r1, [r3, #48]
  46              		.loc 1 347 3 view .LVU4
  47 0010 196B     		ldr	r1, [r3, #48]
  48 0012 01F00401 		and	r1, r1, #4
  49 0016 0091     		str	r1, [sp]
  50              		.loc 1 347 3 view .LVU5
  51 0018 0099     		ldr	r1, [sp]
  52              	.LBE4:
  53              		.loc 1 347 3 view .LVU6
ARM GAS  /tmp/cchD3xTp.s 			page 8


 348:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  54              		.loc 1 348 3 view .LVU7
  55              	.LBB5:
  56              		.loc 1 348 3 view .LVU8
  57 001a 0192     		str	r2, [sp, #4]
  58              		.loc 1 348 3 view .LVU9
  59 001c 196B     		ldr	r1, [r3, #48]
  60 001e 41F08001 		orr	r1, r1, #128
  61 0022 1963     		str	r1, [r3, #48]
  62              		.loc 1 348 3 view .LVU10
  63 0024 196B     		ldr	r1, [r3, #48]
  64 0026 01F08001 		and	r1, r1, #128
  65 002a 0191     		str	r1, [sp, #4]
  66              		.loc 1 348 3 view .LVU11
  67 002c 0199     		ldr	r1, [sp, #4]
  68              	.LBE5:
  69              		.loc 1 348 3 view .LVU12
 349:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  70              		.loc 1 349 3 view .LVU13
  71              	.LBB6:
  72              		.loc 1 349 3 view .LVU14
  73 002e 0292     		str	r2, [sp, #8]
  74              		.loc 1 349 3 view .LVU15
  75 0030 196B     		ldr	r1, [r3, #48]
  76 0032 41F00101 		orr	r1, r1, #1
  77 0036 1963     		str	r1, [r3, #48]
  78              		.loc 1 349 3 view .LVU16
  79 0038 196B     		ldr	r1, [r3, #48]
  80 003a 01F00101 		and	r1, r1, #1
  81 003e 0291     		str	r1, [sp, #8]
  82              		.loc 1 349 3 view .LVU17
  83 0040 0299     		ldr	r1, [sp, #8]
  84              	.LBE6:
  85              		.loc 1 349 3 view .LVU18
 350:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  86              		.loc 1 350 3 view .LVU19
  87              	.LBB7:
  88              		.loc 1 350 3 view .LVU20
  89 0042 0392     		str	r2, [sp, #12]
  90              		.loc 1 350 3 view .LVU21
  91 0044 1A6B     		ldr	r2, [r3, #48]
  92 0046 42F00202 		orr	r2, r2, #2
  93 004a 1A63     		str	r2, [r3, #48]
  94              		.loc 1 350 3 view .LVU22
  95 004c 1B6B     		ldr	r3, [r3, #48]
  96 004e 03F00203 		and	r3, r3, #2
  97 0052 0393     		str	r3, [sp, #12]
  98              		.loc 1 350 3 view .LVU23
  99 0054 039B     		ldr	r3, [sp, #12]
 100              	.LBE7:
 101              		.loc 1 350 3 view .LVU24
 351:Core/Src/main.c **** 
 352:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 353:Core/Src/main.c **** 
 354:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 355:Core/Src/main.c **** }
 102              		.loc 1 355 1 is_stmt 0 view .LVU25
ARM GAS  /tmp/cchD3xTp.s 			page 9


 103 0056 04B0     		add	sp, sp, #16
 104              	.LCFI1:
 105              		.cfi_def_cfa_offset 0
 106              		@ sp needed
 107 0058 7047     		bx	lr
 108              	.L4:
 109 005a 00BF     		.align	2
 110              	.L3:
 111 005c 00380240 		.word	1073887232
 112              		.cfi_endproc
 113              	.LFE145:
 115              		.section	.rodata.FindAddress.str1.4,"aMS",%progbits,1
 116              		.align	2
 117              	.LC1:
 118 0000 30782530 		.ascii	"0x%02X\000"
 118      325800
 119              		.section	.text.FindAddress,"ax",%progbits
 120              		.align	1
 121              		.global	FindAddress
 122              		.syntax unified
 123              		.thumb
 124              		.thumb_func
 126              	FindAddress:
 127              	.LFB137:
  94:Core/Src/main.c **** 	char msg_address[64] = {0};
 128              		.loc 1 94 24 is_stmt 1 view -0
 129              		.cfi_startproc
 130              		@ args = 0, pretend = 0, frame = 64
 131              		@ frame_needed = 0, uses_anonymous_args = 0
 132 0000 30B5     		push	{r4, r5, lr}
 133              	.LCFI2:
 134              		.cfi_def_cfa_offset 12
 135              		.cfi_offset 4, -12
 136              		.cfi_offset 5, -8
 137              		.cfi_offset 14, -4
 138 0002 91B0     		sub	sp, sp, #68
 139              	.LCFI3:
 140              		.cfi_def_cfa_offset 80
  95:Core/Src/main.c **** 	uint16_t i;
 141              		.loc 1 95 2 view .LVU27
  95:Core/Src/main.c **** 	uint16_t i;
 142              		.loc 1 95 7 is_stmt 0 view .LVU28
 143 0004 4022     		movs	r2, #64
 144 0006 0021     		movs	r1, #0
 145 0008 6846     		mov	r0, sp
 146 000a FFF7FEFF 		bl	memset
 147              	.LVL0:
  96:Core/Src/main.c **** 	for(i = 0; i < (uint16_t)128; i++) {
 148              		.loc 1 96 2 is_stmt 1 view .LVU29
  97:Core/Src/main.c **** 		if(HAL_I2C_IsDeviceReady(&hi2c1, i << (uint16_t)1, 1, HAL_MAX_DELAY) == HAL_OK) {
 149              		.loc 1 97 2 view .LVU30
  97:Core/Src/main.c **** 		if(HAL_I2C_IsDeviceReady(&hi2c1, i << (uint16_t)1, 1, HAL_MAX_DELAY) == HAL_OK) {
 150              		.loc 1 97 8 is_stmt 0 view .LVU31
 151 000e 0024     		movs	r4, #0
  97:Core/Src/main.c **** 		if(HAL_I2C_IsDeviceReady(&hi2c1, i << (uint16_t)1, 1, HAL_MAX_DELAY) == HAL_OK) {
 152              		.loc 1 97 2 view .LVU32
 153 0010 01E0     		b	.L6
ARM GAS  /tmp/cchD3xTp.s 			page 10


 154              	.LVL1:
 155              	.L7:
  97:Core/Src/main.c **** 		if(HAL_I2C_IsDeviceReady(&hi2c1, i << (uint16_t)1, 1, HAL_MAX_DELAY) == HAL_OK) {
 156              		.loc 1 97 33 is_stmt 1 discriminator 2 view .LVU33
 157 0012 0134     		adds	r4, r4, #1
 158              	.LVL2:
  97:Core/Src/main.c **** 		if(HAL_I2C_IsDeviceReady(&hi2c1, i << (uint16_t)1, 1, HAL_MAX_DELAY) == HAL_OK) {
 159              		.loc 1 97 33 is_stmt 0 discriminator 2 view .LVU34
 160 0014 A4B2     		uxth	r4, r4
 161              	.LVL3:
 162              	.L6:
  97:Core/Src/main.c **** 		if(HAL_I2C_IsDeviceReady(&hi2c1, i << (uint16_t)1, 1, HAL_MAX_DELAY) == HAL_OK) {
 163              		.loc 1 97 15 is_stmt 1 discriminator 1 view .LVU35
 164 0016 7F2C     		cmp	r4, #127
 165 0018 17D8     		bhi	.L10
  98:Core/Src/main.c **** 			snprintf(msg_address, sizeof(msg_address), "0x%02X", i);
 166              		.loc 1 98 3 view .LVU36
  98:Core/Src/main.c **** 			snprintf(msg_address, sizeof(msg_address), "0x%02X", i);
 167              		.loc 1 98 6 is_stmt 0 view .LVU37
 168 001a 6100     		lsls	r1, r4, #1
 169 001c 89B2     		uxth	r1, r1
 170 001e 4FF0FF33 		mov	r3, #-1
 171 0022 0122     		movs	r2, #1
 172 0024 0A48     		ldr	r0, .L11
 173 0026 FFF7FEFF 		bl	HAL_I2C_IsDeviceReady
 174              	.LVL4:
  98:Core/Src/main.c **** 			snprintf(msg_address, sizeof(msg_address), "0x%02X", i);
 175              		.loc 1 98 5 discriminator 1 view .LVU38
 176 002a 0028     		cmp	r0, #0
 177 002c F1D1     		bne	.L7
  99:Core/Src/main.c **** 			HAL_UART_Transmit(&huart2, (uint8_t*)msg_address, sizeof(msg_address)-1, HAL_MAX_DELAY);
 178              		.loc 1 99 4 is_stmt 1 view .LVU39
 179 002e 2346     		mov	r3, r4
 180 0030 084A     		ldr	r2, .L11+4
 181 0032 4021     		movs	r1, #64
 182 0034 6846     		mov	r0, sp
 183 0036 FFF7FEFF 		bl	snprintf
 184              	.LVL5:
 100:Core/Src/main.c **** 		}
 185              		.loc 1 100 4 view .LVU40
 186 003a 4FF0FF33 		mov	r3, #-1
 187 003e 3F22     		movs	r2, #63
 188 0040 6946     		mov	r1, sp
 189 0042 0548     		ldr	r0, .L11+8
 190 0044 FFF7FEFF 		bl	HAL_UART_Transmit
 191              	.LVL6:
 192 0048 E3E7     		b	.L7
 193              	.L10:
 103:Core/Src/main.c **** 
 194              		.loc 1 103 1 is_stmt 0 view .LVU41
 195 004a 11B0     		add	sp, sp, #68
 196              	.LCFI4:
 197              		.cfi_def_cfa_offset 12
 198              		@ sp needed
 199 004c 30BD     		pop	{r4, r5, pc}
 200              	.LVL7:
 201              	.L12:
ARM GAS  /tmp/cchD3xTp.s 			page 11


 103:Core/Src/main.c **** 
 202              		.loc 1 103 1 view .LVU42
 203 004e 00BF     		.align	2
 204              	.L11:
 205 0050 00000000 		.word	hi2c1
 206 0054 00000000 		.word	.LC1
 207 0058 00000000 		.word	huart2
 208              		.cfi_endproc
 209              	.LFE137:
 211              		.section	.text.bmp180_get_global_coefficients,"ax",%progbits
 212              		.align	1
 213              		.global	bmp180_get_global_coefficients
 214              		.syntax unified
 215              		.thumb
 216              		.thumb_func
 218              	bmp180_get_global_coefficients:
 219              	.LFB138:
 105:Core/Src/main.c **** 	HAL_I2C_Mem_Read(&hi2c1, bmp180_addr, 0xAA, 1, calib_data, 22, HAL_MAX_DELAY);
 220              		.loc 1 105 43 is_stmt 1 view -0
 221              		.cfi_startproc
 222              		@ args = 0, pretend = 0, frame = 0
 223              		@ frame_needed = 0, uses_anonymous_args = 0
 224 0000 10B5     		push	{r4, lr}
 225              	.LCFI5:
 226              		.cfi_def_cfa_offset 8
 227              		.cfi_offset 4, -8
 228              		.cfi_offset 14, -4
 229 0002 84B0     		sub	sp, sp, #16
 230              	.LCFI6:
 231              		.cfi_def_cfa_offset 24
 106:Core/Src/main.c **** 	AC1 = (int16_t)((calib_data[0] << 8) | calib_data[1]);
 232              		.loc 1 106 2 view .LVU44
 233 0004 4FF0FF33 		mov	r3, #-1
 234 0008 0293     		str	r3, [sp, #8]
 235 000a 1623     		movs	r3, #22
 236 000c 0193     		str	r3, [sp, #4]
 237 000e 264C     		ldr	r4, .L15
 238 0010 0094     		str	r4, [sp]
 239 0012 0123     		movs	r3, #1
 240 0014 AA22     		movs	r2, #170
 241 0016 2549     		ldr	r1, .L15+4
 242 0018 0988     		ldrh	r1, [r1]
 243 001a 2548     		ldr	r0, .L15+8
 244 001c FFF7FEFF 		bl	HAL_I2C_Mem_Read
 245              	.LVL8:
 107:Core/Src/main.c **** 	AC2 = (int16_t)((calib_data[2] << 8) | calib_data[3]);
 246              		.loc 1 107 2 view .LVU45
 107:Core/Src/main.c **** 	AC2 = (int16_t)((calib_data[2] << 8) | calib_data[3]);
 247              		.loc 1 107 29 is_stmt 0 view .LVU46
 248 0020 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 107:Core/Src/main.c **** 	AC2 = (int16_t)((calib_data[2] << 8) | calib_data[3]);
 249              		.loc 1 107 51 view .LVU47
 250 0022 6378     		ldrb	r3, [r4, #1]	@ zero_extendqisi2
 107:Core/Src/main.c **** 	AC2 = (int16_t)((calib_data[2] << 8) | calib_data[3]);
 251              		.loc 1 107 8 view .LVU48
 252 0024 43EA0223 		orr	r3, r3, r2, lsl #8
 107:Core/Src/main.c **** 	AC2 = (int16_t)((calib_data[2] << 8) | calib_data[3]);
ARM GAS  /tmp/cchD3xTp.s 			page 12


 253              		.loc 1 107 6 view .LVU49
 254 0028 224A     		ldr	r2, .L15+12
 255 002a 1380     		strh	r3, [r2]	@ movhi
 108:Core/Src/main.c **** 	AC3 = (int16_t)((calib_data[4] << 8) | calib_data[5]);
 256              		.loc 1 108 2 is_stmt 1 view .LVU50
 108:Core/Src/main.c **** 	AC3 = (int16_t)((calib_data[4] << 8) | calib_data[5]);
 257              		.loc 1 108 29 is_stmt 0 view .LVU51
 258 002c A278     		ldrb	r2, [r4, #2]	@ zero_extendqisi2
 108:Core/Src/main.c **** 	AC3 = (int16_t)((calib_data[4] << 8) | calib_data[5]);
 259              		.loc 1 108 51 view .LVU52
 260 002e E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
 108:Core/Src/main.c **** 	AC3 = (int16_t)((calib_data[4] << 8) | calib_data[5]);
 261              		.loc 1 108 8 view .LVU53
 262 0030 43EA0223 		orr	r3, r3, r2, lsl #8
 108:Core/Src/main.c **** 	AC3 = (int16_t)((calib_data[4] << 8) | calib_data[5]);
 263              		.loc 1 108 6 view .LVU54
 264 0034 204A     		ldr	r2, .L15+16
 265 0036 1380     		strh	r3, [r2]	@ movhi
 109:Core/Src/main.c **** 	AC4 = (uint16_t)((calib_data[6] << 8) | calib_data[7]);
 266              		.loc 1 109 2 is_stmt 1 view .LVU55
 109:Core/Src/main.c **** 	AC4 = (uint16_t)((calib_data[6] << 8) | calib_data[7]);
 267              		.loc 1 109 29 is_stmt 0 view .LVU56
 268 0038 2279     		ldrb	r2, [r4, #4]	@ zero_extendqisi2
 109:Core/Src/main.c **** 	AC4 = (uint16_t)((calib_data[6] << 8) | calib_data[7]);
 269              		.loc 1 109 51 view .LVU57
 270 003a 6379     		ldrb	r3, [r4, #5]	@ zero_extendqisi2
 109:Core/Src/main.c **** 	AC4 = (uint16_t)((calib_data[6] << 8) | calib_data[7]);
 271              		.loc 1 109 8 view .LVU58
 272 003c 43EA0223 		orr	r3, r3, r2, lsl #8
 109:Core/Src/main.c **** 	AC4 = (uint16_t)((calib_data[6] << 8) | calib_data[7]);
 273              		.loc 1 109 6 view .LVU59
 274 0040 1E4A     		ldr	r2, .L15+20
 275 0042 1380     		strh	r3, [r2]	@ movhi
 110:Core/Src/main.c **** 	AC5 = (uint16_t)((calib_data[8] << 8) | calib_data[9]);
 276              		.loc 1 110 2 is_stmt 1 view .LVU60
 110:Core/Src/main.c **** 	AC5 = (uint16_t)((calib_data[8] << 8) | calib_data[9]);
 277              		.loc 1 110 30 is_stmt 0 view .LVU61
 278 0044 A279     		ldrb	r2, [r4, #6]	@ zero_extendqisi2
 110:Core/Src/main.c **** 	AC5 = (uint16_t)((calib_data[8] << 8) | calib_data[9]);
 279              		.loc 1 110 52 view .LVU62
 280 0046 E379     		ldrb	r3, [r4, #7]	@ zero_extendqisi2
 110:Core/Src/main.c **** 	AC5 = (uint16_t)((calib_data[8] << 8) | calib_data[9]);
 281              		.loc 1 110 8 view .LVU63
 282 0048 43EA0223 		orr	r3, r3, r2, lsl #8
 110:Core/Src/main.c **** 	AC5 = (uint16_t)((calib_data[8] << 8) | calib_data[9]);
 283              		.loc 1 110 6 view .LVU64
 284 004c 1C4A     		ldr	r2, .L15+24
 285 004e 1380     		strh	r3, [r2]	@ movhi
 111:Core/Src/main.c **** 	AC6 = (uint16_t)((calib_data[10] << 8) | calib_data[11]);
 286              		.loc 1 111 2 is_stmt 1 view .LVU65
 111:Core/Src/main.c **** 	AC6 = (uint16_t)((calib_data[10] << 8) | calib_data[11]);
 287              		.loc 1 111 30 is_stmt 0 view .LVU66
 288 0050 227A     		ldrb	r2, [r4, #8]	@ zero_extendqisi2
 111:Core/Src/main.c **** 	AC6 = (uint16_t)((calib_data[10] << 8) | calib_data[11]);
 289              		.loc 1 111 52 view .LVU67
 290 0052 637A     		ldrb	r3, [r4, #9]	@ zero_extendqisi2
 111:Core/Src/main.c **** 	AC6 = (uint16_t)((calib_data[10] << 8) | calib_data[11]);
ARM GAS  /tmp/cchD3xTp.s 			page 13


 291              		.loc 1 111 8 view .LVU68
 292 0054 43EA0223 		orr	r3, r3, r2, lsl #8
 111:Core/Src/main.c **** 	AC6 = (uint16_t)((calib_data[10] << 8) | calib_data[11]);
 293              		.loc 1 111 6 view .LVU69
 294 0058 1A4A     		ldr	r2, .L15+28
 295 005a 1380     		strh	r3, [r2]	@ movhi
 112:Core/Src/main.c **** 	B1  = (int16_t)((calib_data[12] << 8) | calib_data[13]);
 296              		.loc 1 112 2 is_stmt 1 view .LVU70
 112:Core/Src/main.c **** 	B1  = (int16_t)((calib_data[12] << 8) | calib_data[13]);
 297              		.loc 1 112 30 is_stmt 0 view .LVU71
 298 005c A27A     		ldrb	r2, [r4, #10]	@ zero_extendqisi2
 112:Core/Src/main.c **** 	B1  = (int16_t)((calib_data[12] << 8) | calib_data[13]);
 299              		.loc 1 112 53 view .LVU72
 300 005e E37A     		ldrb	r3, [r4, #11]	@ zero_extendqisi2
 112:Core/Src/main.c **** 	B1  = (int16_t)((calib_data[12] << 8) | calib_data[13]);
 301              		.loc 1 112 8 view .LVU73
 302 0060 43EA0223 		orr	r3, r3, r2, lsl #8
 112:Core/Src/main.c **** 	B1  = (int16_t)((calib_data[12] << 8) | calib_data[13]);
 303              		.loc 1 112 6 view .LVU74
 304 0064 184A     		ldr	r2, .L15+32
 305 0066 1380     		strh	r3, [r2]	@ movhi
 113:Core/Src/main.c **** 	B2  = (int16_t)((calib_data[14] << 8) | calib_data[15]);
 306              		.loc 1 113 2 is_stmt 1 view .LVU75
 113:Core/Src/main.c **** 	B2  = (int16_t)((calib_data[14] << 8) | calib_data[15]);
 307              		.loc 1 113 29 is_stmt 0 view .LVU76
 308 0068 227B     		ldrb	r2, [r4, #12]	@ zero_extendqisi2
 113:Core/Src/main.c **** 	B2  = (int16_t)((calib_data[14] << 8) | calib_data[15]);
 309              		.loc 1 113 52 view .LVU77
 310 006a 637B     		ldrb	r3, [r4, #13]	@ zero_extendqisi2
 113:Core/Src/main.c **** 	B2  = (int16_t)((calib_data[14] << 8) | calib_data[15]);
 311              		.loc 1 113 8 view .LVU78
 312 006c 43EA0223 		orr	r3, r3, r2, lsl #8
 113:Core/Src/main.c **** 	B2  = (int16_t)((calib_data[14] << 8) | calib_data[15]);
 313              		.loc 1 113 6 view .LVU79
 314 0070 164A     		ldr	r2, .L15+36
 315 0072 1380     		strh	r3, [r2]	@ movhi
 114:Core/Src/main.c **** 	MB  = (int16_t)((calib_data[16] << 8) | calib_data[17]);
 316              		.loc 1 114 2 is_stmt 1 view .LVU80
 114:Core/Src/main.c **** 	MB  = (int16_t)((calib_data[16] << 8) | calib_data[17]);
 317              		.loc 1 114 29 is_stmt 0 view .LVU81
 318 0074 A27B     		ldrb	r2, [r4, #14]	@ zero_extendqisi2
 114:Core/Src/main.c **** 	MB  = (int16_t)((calib_data[16] << 8) | calib_data[17]);
 319              		.loc 1 114 52 view .LVU82
 320 0076 E37B     		ldrb	r3, [r4, #15]	@ zero_extendqisi2
 114:Core/Src/main.c **** 	MB  = (int16_t)((calib_data[16] << 8) | calib_data[17]);
 321              		.loc 1 114 8 view .LVU83
 322 0078 43EA0223 		orr	r3, r3, r2, lsl #8
 114:Core/Src/main.c **** 	MB  = (int16_t)((calib_data[16] << 8) | calib_data[17]);
 323              		.loc 1 114 6 view .LVU84
 324 007c 144A     		ldr	r2, .L15+40
 325 007e 1380     		strh	r3, [r2]	@ movhi
 115:Core/Src/main.c **** 	MC  = (int16_t)((calib_data[18] << 8) | calib_data[19]);
 326              		.loc 1 115 2 is_stmt 1 view .LVU85
 115:Core/Src/main.c **** 	MC  = (int16_t)((calib_data[18] << 8) | calib_data[19]);
 327              		.loc 1 115 29 is_stmt 0 view .LVU86
 328 0080 227C     		ldrb	r2, [r4, #16]	@ zero_extendqisi2
 115:Core/Src/main.c **** 	MC  = (int16_t)((calib_data[18] << 8) | calib_data[19]);
ARM GAS  /tmp/cchD3xTp.s 			page 14


 329              		.loc 1 115 52 view .LVU87
 330 0082 637C     		ldrb	r3, [r4, #17]	@ zero_extendqisi2
 115:Core/Src/main.c **** 	MC  = (int16_t)((calib_data[18] << 8) | calib_data[19]);
 331              		.loc 1 115 8 view .LVU88
 332 0084 43EA0223 		orr	r3, r3, r2, lsl #8
 115:Core/Src/main.c **** 	MC  = (int16_t)((calib_data[18] << 8) | calib_data[19]);
 333              		.loc 1 115 6 view .LVU89
 334 0088 124A     		ldr	r2, .L15+44
 335 008a 1380     		strh	r3, [r2]	@ movhi
 116:Core/Src/main.c **** 	MD  = (int16_t)((calib_data[20] << 8) | calib_data[21]);
 336              		.loc 1 116 2 is_stmt 1 view .LVU90
 116:Core/Src/main.c **** 	MD  = (int16_t)((calib_data[20] << 8) | calib_data[21]);
 337              		.loc 1 116 29 is_stmt 0 view .LVU91
 338 008c A27C     		ldrb	r2, [r4, #18]	@ zero_extendqisi2
 116:Core/Src/main.c **** 	MD  = (int16_t)((calib_data[20] << 8) | calib_data[21]);
 339              		.loc 1 116 52 view .LVU92
 340 008e E37C     		ldrb	r3, [r4, #19]	@ zero_extendqisi2
 116:Core/Src/main.c **** 	MD  = (int16_t)((calib_data[20] << 8) | calib_data[21]);
 341              		.loc 1 116 8 view .LVU93
 342 0090 43EA0223 		orr	r3, r3, r2, lsl #8
 116:Core/Src/main.c **** 	MD  = (int16_t)((calib_data[20] << 8) | calib_data[21]);
 343              		.loc 1 116 6 view .LVU94
 344 0094 104A     		ldr	r2, .L15+48
 345 0096 1380     		strh	r3, [r2]	@ movhi
 117:Core/Src/main.c **** }
 346              		.loc 1 117 2 is_stmt 1 view .LVU95
 117:Core/Src/main.c **** }
 347              		.loc 1 117 29 is_stmt 0 view .LVU96
 348 0098 227D     		ldrb	r2, [r4, #20]	@ zero_extendqisi2
 117:Core/Src/main.c **** }
 349              		.loc 1 117 52 view .LVU97
 350 009a 637D     		ldrb	r3, [r4, #21]	@ zero_extendqisi2
 117:Core/Src/main.c **** }
 351              		.loc 1 117 8 view .LVU98
 352 009c 43EA0223 		orr	r3, r3, r2, lsl #8
 117:Core/Src/main.c **** }
 353              		.loc 1 117 6 view .LVU99
 354 00a0 0E4A     		ldr	r2, .L15+52
 355 00a2 1380     		strh	r3, [r2]	@ movhi
 118:Core/Src/main.c **** 
 356              		.loc 1 118 1 view .LVU100
 357 00a4 04B0     		add	sp, sp, #16
 358              	.LCFI7:
 359              		.cfi_def_cfa_offset 8
 360              		@ sp needed
 361 00a6 10BD     		pop	{r4, pc}
 362              	.L16:
 363              		.align	2
 364              	.L15:
 365 00a8 00000000 		.word	calib_data
 366 00ac 00000000 		.word	bmp180_addr
 367 00b0 00000000 		.word	hi2c1
 368 00b4 00000000 		.word	AC1
 369 00b8 00000000 		.word	AC2
 370 00bc 00000000 		.word	AC3
 371 00c0 00000000 		.word	AC4
 372 00c4 00000000 		.word	AC5
ARM GAS  /tmp/cchD3xTp.s 			page 15


 373 00c8 00000000 		.word	AC6
 374 00cc 00000000 		.word	B1
 375 00d0 00000000 		.word	B2
 376 00d4 00000000 		.word	MB
 377 00d8 00000000 		.word	MC
 378 00dc 00000000 		.word	MD
 379              		.cfi_endproc
 380              	.LFE138:
 382              		.section	.text.init_rtc_once,"ax",%progbits
 383              		.align	1
 384              		.global	init_rtc_once
 385              		.syntax unified
 386              		.thumb
 387              		.thumb_func
 389              	init_rtc_once:
 390              	.LFB139:
 123:Core/Src/main.c ****     if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != RTC_INIT_MAGIC) {
 391              		.loc 1 123 1 is_stmt 1 view -0
 392              		.cfi_startproc
 393              		@ args = 0, pretend = 0, frame = 24
 394              		@ frame_needed = 0, uses_anonymous_args = 0
 395 0000 30B5     		push	{r4, r5, lr}
 396              	.LCFI8:
 397              		.cfi_def_cfa_offset 12
 398              		.cfi_offset 4, -12
 399              		.cfi_offset 5, -8
 400              		.cfi_offset 14, -4
 401 0002 87B0     		sub	sp, sp, #28
 402              	.LCFI9:
 403              		.cfi_def_cfa_offset 40
 124:Core/Src/main.c ****         RTC_TimeTypeDef sTime = { .Hours = 11, .Minutes = 10, .Seconds = 30 };
 404              		.loc 1 124 5 view .LVU102
 124:Core/Src/main.c ****         RTC_TimeTypeDef sTime = { .Hours = 11, .Minutes = 10, .Seconds = 30 };
 405              		.loc 1 124 9 is_stmt 0 view .LVU103
 406 0004 0121     		movs	r1, #1
 407 0006 1648     		ldr	r0, .L21
 408 0008 FFF7FEFF 		bl	HAL_RTCEx_BKUPRead
 409              	.LVL9:
 124:Core/Src/main.c ****         RTC_TimeTypeDef sTime = { .Hours = 11, .Minutes = 10, .Seconds = 30 };
 410              		.loc 1 124 8 discriminator 1 view .LVU104
 411 000c 43F2F223 		movw	r3, #13042
 412 0010 9842     		cmp	r0, r3
 413 0012 01D1     		bne	.L20
 414              	.L17:
 134:Core/Src/main.c **** 
 415              		.loc 1 134 1 view .LVU105
 416 0014 07B0     		add	sp, sp, #28
 417              	.LCFI10:
 418              		.cfi_remember_state
 419              		.cfi_def_cfa_offset 12
 420              		@ sp needed
 421 0016 30BD     		pop	{r4, r5, pc}
 422              	.L20:
 423              	.LCFI11:
 424              		.cfi_restore_state
 425              	.LBB8:
 125:Core/Src/main.c ****         RTC_DateTypeDef sDate = { .WeekDay = RTC_WEEKDAY_SUNDAY, .Month = RTC_MONTH_OCTOBER,
ARM GAS  /tmp/cchD3xTp.s 			page 16


 426              		.loc 1 125 9 is_stmt 1 view .LVU106
 125:Core/Src/main.c ****         RTC_DateTypeDef sDate = { .WeekDay = RTC_WEEKDAY_SUNDAY, .Month = RTC_MONTH_OCTOBER,
 427              		.loc 1 125 25 is_stmt 0 view .LVU107
 428 0018 01A9     		add	r1, sp, #4
 429 001a 0024     		movs	r4, #0
 430 001c 0194     		str	r4, [sp, #4]
 431 001e 4C60     		str	r4, [r1, #4]
 432 0020 8C60     		str	r4, [r1, #8]
 433 0022 CC60     		str	r4, [r1, #12]
 434 0024 0C61     		str	r4, [r1, #16]
 435 0026 0B23     		movs	r3, #11
 436 0028 8DF80430 		strb	r3, [sp, #4]
 437 002c 0A23     		movs	r3, #10
 438 002e 8DF80530 		strb	r3, [sp, #5]
 439 0032 1E23     		movs	r3, #30
 440 0034 8DF80630 		strb	r3, [sp, #6]
 126:Core/Src/main.c ****                                   .Date = 19, .Year = 25 };
 441              		.loc 1 126 9 is_stmt 1 view .LVU108
 126:Core/Src/main.c ****                                   .Date = 19, .Year = 25 };
 442              		.loc 1 126 25 is_stmt 0 view .LVU109
 443 0038 0A4B     		ldr	r3, .L21+4
 444 003a 1B68     		ldr	r3, [r3]
 445 003c 0093     		str	r3, [sp]
 129:Core/Src/main.c ****         HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 446              		.loc 1 129 9 is_stmt 1 view .LVU110
 447 003e 084D     		ldr	r5, .L21
 448 0040 2246     		mov	r2, r4
 449 0042 2846     		mov	r0, r5
 450 0044 FFF7FEFF 		bl	HAL_RTC_SetTime
 451              	.LVL10:
 130:Core/Src/main.c **** 
 452              		.loc 1 130 9 view .LVU111
 453 0048 2246     		mov	r2, r4
 454 004a 6946     		mov	r1, sp
 455 004c 2846     		mov	r0, r5
 456 004e FFF7FEFF 		bl	HAL_RTC_SetDate
 457              	.LVL11:
 132:Core/Src/main.c ****     }
 458              		.loc 1 132 9 view .LVU112
 459 0052 43F2F222 		movw	r2, #13042
 460 0056 0121     		movs	r1, #1
 461 0058 2846     		mov	r0, r5
 462 005a FFF7FEFF 		bl	HAL_RTCEx_BKUPWrite
 463              	.LVL12:
 464              	.LBE8:
 134:Core/Src/main.c **** 
 465              		.loc 1 134 1 is_stmt 0 view .LVU113
 466 005e D9E7     		b	.L17
 467              	.L22:
 468              		.align	2
 469              	.L21:
 470 0060 00000000 		.word	hrtc
 471 0064 00000000 		.word	.LANCHOR0
 472              		.cfi_endproc
 473              	.LFE139:
 475              		.section	.text.Error_Handler,"ax",%progbits
 476              		.align	1
ARM GAS  /tmp/cchD3xTp.s 			page 17


 477              		.global	Error_Handler
 478              		.syntax unified
 479              		.thumb
 480              		.thumb_func
 482              	Error_Handler:
 483              	.LFB146:
 356:Core/Src/main.c **** 
 357:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 358:Core/Src/main.c **** 
 359:Core/Src/main.c **** /* USER CODE END 4 */
 360:Core/Src/main.c **** 
 361:Core/Src/main.c **** /**
 362:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 363:Core/Src/main.c ****   * @retval None
 364:Core/Src/main.c ****   */
 365:Core/Src/main.c **** void Error_Handler(void)
 366:Core/Src/main.c **** {
 484              		.loc 1 366 1 is_stmt 1 view -0
 485              		.cfi_startproc
 486              		@ Volatile: function does not return.
 487              		@ args = 0, pretend = 0, frame = 0
 488              		@ frame_needed = 0, uses_anonymous_args = 0
 489              		@ link register save eliminated.
 367:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 368:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 369:Core/Src/main.c ****   __disable_irq();
 490              		.loc 1 369 3 view .LVU115
 491              	.LBB9:
 492              	.LBI9:
 493              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cchD3xTp.s 			page 18


  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
ARM GAS  /tmp/cchD3xTp.s 			page 19


  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
ARM GAS  /tmp/cchD3xTp.s 			page 20


 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cchD3xTp.s 			page 21


 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
ARM GAS  /tmp/cchD3xTp.s 			page 22


 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cchD3xTp.s 			page 23


 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
ARM GAS  /tmp/cchD3xTp.s 			page 24


 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cchD3xTp.s 			page 25


 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cchD3xTp.s 			page 26


 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
ARM GAS  /tmp/cchD3xTp.s 			page 27


 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
ARM GAS  /tmp/cchD3xTp.s 			page 28


 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
ARM GAS  /tmp/cchD3xTp.s 			page 29


 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
ARM GAS  /tmp/cchD3xTp.s 			page 30


 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cchD3xTp.s 			page 31


 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cchD3xTp.s 			page 32


 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cchD3xTp.s 			page 33


 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
ARM GAS  /tmp/cchD3xTp.s 			page 34


 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 494              		.loc 2 960 27 view .LVU116
 495              	.LBB10:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 496              		.loc 2 962 3 view .LVU117
 497              		.syntax unified
 498              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 499 0000 72B6     		cpsid i
 500              	@ 0 "" 2
 501              		.thumb
 502              		.syntax unified
 503              	.L24:
 504              	.LBE10:
 505              	.LBE9:
 370:Core/Src/main.c ****   while (1)
 506              		.loc 1 370 3 view .LVU118
 371:Core/Src/main.c ****   {
 372:Core/Src/main.c ****   }
 507              		.loc 1 372 3 view .LVU119
 370:Core/Src/main.c ****   while (1)
 508              		.loc 1 370 9 view .LVU120
 509 0002 FEE7     		b	.L24
 510              		.cfi_endproc
 511              	.LFE146:
 513              		.section	.text.MX_I2C1_Init,"ax",%progbits
 514              		.align	1
 515              		.syntax unified
 516              		.thumb
 517              		.thumb_func
 519              	MX_I2C1_Init:
 520              	.LFB142:
 239:Core/Src/main.c **** 
 521              		.loc 1 239 1 view -0
 522              		.cfi_startproc
 523              		@ args = 0, pretend = 0, frame = 0
 524              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cchD3xTp.s 			page 35


 525 0000 08B5     		push	{r3, lr}
 526              	.LCFI12:
 527              		.cfi_def_cfa_offset 8
 528              		.cfi_offset 3, -8
 529              		.cfi_offset 14, -4
 248:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 530              		.loc 1 248 3 view .LVU122
 248:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 531              		.loc 1 248 18 is_stmt 0 view .LVU123
 532 0002 0A48     		ldr	r0, .L29
 533 0004 0A4B     		ldr	r3, .L29+4
 534 0006 0360     		str	r3, [r0]
 249:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 535              		.loc 1 249 3 is_stmt 1 view .LVU124
 249:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 536              		.loc 1 249 25 is_stmt 0 view .LVU125
 537 0008 0A4B     		ldr	r3, .L29+8
 538 000a 4360     		str	r3, [r0, #4]
 250:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 539              		.loc 1 250 3 is_stmt 1 view .LVU126
 250:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 540              		.loc 1 250 24 is_stmt 0 view .LVU127
 541 000c 0023     		movs	r3, #0
 542 000e 8360     		str	r3, [r0, #8]
 251:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 543              		.loc 1 251 3 is_stmt 1 view .LVU128
 251:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 544              		.loc 1 251 26 is_stmt 0 view .LVU129
 545 0010 C360     		str	r3, [r0, #12]
 252:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 546              		.loc 1 252 3 is_stmt 1 view .LVU130
 252:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 547              		.loc 1 252 29 is_stmt 0 view .LVU131
 548 0012 4FF48042 		mov	r2, #16384
 549 0016 0261     		str	r2, [r0, #16]
 253:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 550              		.loc 1 253 3 is_stmt 1 view .LVU132
 253:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 551              		.loc 1 253 30 is_stmt 0 view .LVU133
 552 0018 4361     		str	r3, [r0, #20]
 254:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 553              		.loc 1 254 3 is_stmt 1 view .LVU134
 254:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 554              		.loc 1 254 26 is_stmt 0 view .LVU135
 555 001a 8361     		str	r3, [r0, #24]
 255:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 556              		.loc 1 255 3 is_stmt 1 view .LVU136
 255:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 557              		.loc 1 255 30 is_stmt 0 view .LVU137
 558 001c C361     		str	r3, [r0, #28]
 256:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 559              		.loc 1 256 3 is_stmt 1 view .LVU138
 256:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 560              		.loc 1 256 28 is_stmt 0 view .LVU139
 561 001e 0362     		str	r3, [r0, #32]
 257:Core/Src/main.c ****   {
 562              		.loc 1 257 3 is_stmt 1 view .LVU140
ARM GAS  /tmp/cchD3xTp.s 			page 36


 257:Core/Src/main.c ****   {
 563              		.loc 1 257 7 is_stmt 0 view .LVU141
 564 0020 FFF7FEFF 		bl	HAL_I2C_Init
 565              	.LVL13:
 257:Core/Src/main.c ****   {
 566              		.loc 1 257 6 discriminator 1 view .LVU142
 567 0024 00B9     		cbnz	r0, .L28
 265:Core/Src/main.c **** 
 568              		.loc 1 265 1 view .LVU143
 569 0026 08BD     		pop	{r3, pc}
 570              	.L28:
 259:Core/Src/main.c ****   }
 571              		.loc 1 259 5 is_stmt 1 view .LVU144
 572 0028 FFF7FEFF 		bl	Error_Handler
 573              	.LVL14:
 574              	.L30:
 575              		.align	2
 576              	.L29:
 577 002c 00000000 		.word	hi2c1
 578 0030 00540040 		.word	1073763328
 579 0034 A0860100 		.word	100000
 580              		.cfi_endproc
 581              	.LFE142:
 583              		.section	.text.MX_RTC_Init,"ax",%progbits
 584              		.align	1
 585              		.syntax unified
 586              		.thumb
 587              		.thumb_func
 589              	MX_RTC_Init:
 590              	.LFB143:
 273:Core/Src/main.c **** 
 591              		.loc 1 273 1 view -0
 592              		.cfi_startproc
 593              		@ args = 0, pretend = 0, frame = 0
 594              		@ frame_needed = 0, uses_anonymous_args = 0
 595 0000 08B5     		push	{r3, lr}
 596              	.LCFI13:
 597              		.cfi_def_cfa_offset 8
 598              		.cfi_offset 3, -8
 599              		.cfi_offset 14, -4
 285:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 600              		.loc 1 285 3 view .LVU146
 285:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 601              		.loc 1 285 17 is_stmt 0 view .LVU147
 602 0002 0948     		ldr	r0, .L35
 603 0004 094B     		ldr	r3, .L35+4
 604 0006 0360     		str	r3, [r0]
 286:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 605              		.loc 1 286 3 is_stmt 1 view .LVU148
 286:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 606              		.loc 1 286 24 is_stmt 0 view .LVU149
 607 0008 0023     		movs	r3, #0
 608 000a 4360     		str	r3, [r0, #4]
 287:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 609              		.loc 1 287 3 is_stmt 1 view .LVU150
 287:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 610              		.loc 1 287 26 is_stmt 0 view .LVU151
ARM GAS  /tmp/cchD3xTp.s 			page 37


 611 000c 7F22     		movs	r2, #127
 612 000e 8260     		str	r2, [r0, #8]
 288:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 613              		.loc 1 288 3 is_stmt 1 view .LVU152
 288:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 614              		.loc 1 288 25 is_stmt 0 view .LVU153
 615 0010 FF22     		movs	r2, #255
 616 0012 C260     		str	r2, [r0, #12]
 289:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 617              		.loc 1 289 3 is_stmt 1 view .LVU154
 289:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 618              		.loc 1 289 20 is_stmt 0 view .LVU155
 619 0014 0361     		str	r3, [r0, #16]
 290:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 620              		.loc 1 290 3 is_stmt 1 view .LVU156
 290:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 621              		.loc 1 290 28 is_stmt 0 view .LVU157
 622 0016 4361     		str	r3, [r0, #20]
 291:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 623              		.loc 1 291 3 is_stmt 1 view .LVU158
 291:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 624              		.loc 1 291 24 is_stmt 0 view .LVU159
 625 0018 8361     		str	r3, [r0, #24]
 292:Core/Src/main.c ****   {
 626              		.loc 1 292 3 is_stmt 1 view .LVU160
 292:Core/Src/main.c ****   {
 627              		.loc 1 292 7 is_stmt 0 view .LVU161
 628 001a FFF7FEFF 		bl	HAL_RTC_Init
 629              	.LVL15:
 292:Core/Src/main.c ****   {
 630              		.loc 1 292 6 discriminator 1 view .LVU162
 631 001e 00B9     		cbnz	r0, .L34
 300:Core/Src/main.c **** 
 632              		.loc 1 300 1 view .LVU163
 633 0020 08BD     		pop	{r3, pc}
 634              	.L34:
 294:Core/Src/main.c ****   }
 635              		.loc 1 294 5 is_stmt 1 view .LVU164
 636 0022 FFF7FEFF 		bl	Error_Handler
 637              	.LVL16:
 638              	.L36:
 639 0026 00BF     		.align	2
 640              	.L35:
 641 0028 00000000 		.word	hrtc
 642 002c 00280040 		.word	1073752064
 643              		.cfi_endproc
 644              	.LFE143:
 646              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 647              		.align	1
 648              		.syntax unified
 649              		.thumb
 650              		.thumb_func
 652              	MX_USART2_UART_Init:
 653              	.LFB144:
 308:Core/Src/main.c **** 
 654              		.loc 1 308 1 view -0
 655              		.cfi_startproc
ARM GAS  /tmp/cchD3xTp.s 			page 38


 656              		@ args = 0, pretend = 0, frame = 0
 657              		@ frame_needed = 0, uses_anonymous_args = 0
 658 0000 08B5     		push	{r3, lr}
 659              	.LCFI14:
 660              		.cfi_def_cfa_offset 8
 661              		.cfi_offset 3, -8
 662              		.cfi_offset 14, -4
 317:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 663              		.loc 1 317 3 view .LVU166
 317:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 664              		.loc 1 317 19 is_stmt 0 view .LVU167
 665 0002 0A48     		ldr	r0, .L41
 666 0004 0A4B     		ldr	r3, .L41+4
 667 0006 0360     		str	r3, [r0]
 318:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 668              		.loc 1 318 3 is_stmt 1 view .LVU168
 318:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 669              		.loc 1 318 24 is_stmt 0 view .LVU169
 670 0008 4FF4E133 		mov	r3, #115200
 671 000c 4360     		str	r3, [r0, #4]
 319:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 672              		.loc 1 319 3 is_stmt 1 view .LVU170
 319:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 673              		.loc 1 319 26 is_stmt 0 view .LVU171
 674 000e 0023     		movs	r3, #0
 675 0010 8360     		str	r3, [r0, #8]
 320:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 676              		.loc 1 320 3 is_stmt 1 view .LVU172
 320:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 677              		.loc 1 320 24 is_stmt 0 view .LVU173
 678 0012 C360     		str	r3, [r0, #12]
 321:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 679              		.loc 1 321 3 is_stmt 1 view .LVU174
 321:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 680              		.loc 1 321 22 is_stmt 0 view .LVU175
 681 0014 0361     		str	r3, [r0, #16]
 322:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 682              		.loc 1 322 3 is_stmt 1 view .LVU176
 322:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 683              		.loc 1 322 20 is_stmt 0 view .LVU177
 684 0016 0C22     		movs	r2, #12
 685 0018 4261     		str	r2, [r0, #20]
 323:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 686              		.loc 1 323 3 is_stmt 1 view .LVU178
 323:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 687              		.loc 1 323 25 is_stmt 0 view .LVU179
 688 001a 8361     		str	r3, [r0, #24]
 324:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 689              		.loc 1 324 3 is_stmt 1 view .LVU180
 324:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 690              		.loc 1 324 28 is_stmt 0 view .LVU181
 691 001c C361     		str	r3, [r0, #28]
 325:Core/Src/main.c ****   {
 692              		.loc 1 325 3 is_stmt 1 view .LVU182
 325:Core/Src/main.c ****   {
 693              		.loc 1 325 7 is_stmt 0 view .LVU183
 694 001e FFF7FEFF 		bl	HAL_UART_Init
ARM GAS  /tmp/cchD3xTp.s 			page 39


 695              	.LVL17:
 325:Core/Src/main.c ****   {
 696              		.loc 1 325 6 discriminator 1 view .LVU184
 697 0022 00B9     		cbnz	r0, .L40
 333:Core/Src/main.c **** 
 698              		.loc 1 333 1 view .LVU185
 699 0024 08BD     		pop	{r3, pc}
 700              	.L40:
 327:Core/Src/main.c ****   }
 701              		.loc 1 327 5 is_stmt 1 view .LVU186
 702 0026 FFF7FEFF 		bl	Error_Handler
 703              	.LVL18:
 704              	.L42:
 705 002a 00BF     		.align	2
 706              	.L41:
 707 002c 00000000 		.word	huart2
 708 0030 00440040 		.word	1073759232
 709              		.cfi_endproc
 710              	.LFE144:
 712              		.section	.text.SystemClock_Config,"ax",%progbits
 713              		.align	1
 714              		.global	SystemClock_Config
 715              		.syntax unified
 716              		.thumb
 717              		.thumb_func
 719              	SystemClock_Config:
 720              	.LFB141:
 196:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 721              		.loc 1 196 1 view -0
 722              		.cfi_startproc
 723              		@ args = 0, pretend = 0, frame = 80
 724              		@ frame_needed = 0, uses_anonymous_args = 0
 725 0000 10B5     		push	{r4, lr}
 726              	.LCFI15:
 727              		.cfi_def_cfa_offset 8
 728              		.cfi_offset 4, -8
 729              		.cfi_offset 14, -4
 730 0002 94B0     		sub	sp, sp, #80
 731              	.LCFI16:
 732              		.cfi_def_cfa_offset 88
 197:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 733              		.loc 1 197 3 view .LVU188
 197:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 734              		.loc 1 197 22 is_stmt 0 view .LVU189
 735 0004 08AC     		add	r4, sp, #32
 736 0006 3022     		movs	r2, #48
 737 0008 0021     		movs	r1, #0
 738 000a 2046     		mov	r0, r4
 739 000c FFF7FEFF 		bl	memset
 740              	.LVL19:
 198:Core/Src/main.c **** 
 741              		.loc 1 198 3 is_stmt 1 view .LVU190
 198:Core/Src/main.c **** 
 742              		.loc 1 198 22 is_stmt 0 view .LVU191
 743 0010 0023     		movs	r3, #0
 744 0012 0393     		str	r3, [sp, #12]
 745 0014 0493     		str	r3, [sp, #16]
ARM GAS  /tmp/cchD3xTp.s 			page 40


 746 0016 0593     		str	r3, [sp, #20]
 747 0018 0693     		str	r3, [sp, #24]
 748 001a 0793     		str	r3, [sp, #28]
 202:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 749              		.loc 1 202 3 is_stmt 1 view .LVU192
 750              	.LBB11:
 202:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 751              		.loc 1 202 3 view .LVU193
 752 001c 0193     		str	r3, [sp, #4]
 202:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 753              		.loc 1 202 3 view .LVU194
 754 001e 1A4A     		ldr	r2, .L49
 755 0020 116C     		ldr	r1, [r2, #64]
 756 0022 41F08051 		orr	r1, r1, #268435456
 757 0026 1164     		str	r1, [r2, #64]
 202:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 758              		.loc 1 202 3 view .LVU195
 759 0028 126C     		ldr	r2, [r2, #64]
 760 002a 02F08052 		and	r2, r2, #268435456
 761 002e 0192     		str	r2, [sp, #4]
 202:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 762              		.loc 1 202 3 view .LVU196
 763 0030 019A     		ldr	r2, [sp, #4]
 764              	.LBE11:
 202:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 765              		.loc 1 202 3 view .LVU197
 203:Core/Src/main.c **** 
 766              		.loc 1 203 3 view .LVU198
 767              	.LBB12:
 203:Core/Src/main.c **** 
 768              		.loc 1 203 3 view .LVU199
 769 0032 0293     		str	r3, [sp, #8]
 203:Core/Src/main.c **** 
 770              		.loc 1 203 3 view .LVU200
 771 0034 1549     		ldr	r1, .L49+4
 772 0036 0A68     		ldr	r2, [r1]
 773 0038 22F44042 		bic	r2, r2, #49152
 774 003c 42F40042 		orr	r2, r2, #32768
 775 0040 0A60     		str	r2, [r1]
 203:Core/Src/main.c **** 
 776              		.loc 1 203 3 view .LVU201
 777 0042 0A68     		ldr	r2, [r1]
 778 0044 02F44042 		and	r2, r2, #49152
 779 0048 0292     		str	r2, [sp, #8]
 203:Core/Src/main.c **** 
 780              		.loc 1 203 3 view .LVU202
 781 004a 029A     		ldr	r2, [sp, #8]
 782              	.LBE12:
 203:Core/Src/main.c **** 
 783              		.loc 1 203 3 view .LVU203
 208:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 784              		.loc 1 208 3 view .LVU204
 208:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 785              		.loc 1 208 36 is_stmt 0 view .LVU205
 786 004c 0A22     		movs	r2, #10
 787 004e 0892     		str	r2, [sp, #32]
 209:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
ARM GAS  /tmp/cchD3xTp.s 			page 41


 788              		.loc 1 209 3 is_stmt 1 view .LVU206
 209:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 789              		.loc 1 209 30 is_stmt 0 view .LVU207
 790 0050 0122     		movs	r2, #1
 791 0052 0B92     		str	r2, [sp, #44]
 210:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 792              		.loc 1 210 3 is_stmt 1 view .LVU208
 210:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 793              		.loc 1 210 41 is_stmt 0 view .LVU209
 794 0054 1021     		movs	r1, #16
 795 0056 0C91     		str	r1, [sp, #48]
 211:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 796              		.loc 1 211 3 is_stmt 1 view .LVU210
 211:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 797              		.loc 1 211 30 is_stmt 0 view .LVU211
 798 0058 0D92     		str	r2, [sp, #52]
 212:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 799              		.loc 1 212 3 is_stmt 1 view .LVU212
 212:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800              		.loc 1 212 34 is_stmt 0 view .LVU213
 801 005a 0E93     		str	r3, [sp, #56]
 213:Core/Src/main.c ****   {
 802              		.loc 1 213 3 is_stmt 1 view .LVU214
 213:Core/Src/main.c ****   {
 803              		.loc 1 213 7 is_stmt 0 view .LVU215
 804 005c 2046     		mov	r0, r4
 805 005e FFF7FEFF 		bl	HAL_RCC_OscConfig
 806              	.LVL20:
 213:Core/Src/main.c ****   {
 807              		.loc 1 213 6 discriminator 1 view .LVU216
 808 0062 60B9     		cbnz	r0, .L47
 220:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 809              		.loc 1 220 3 is_stmt 1 view .LVU217
 220:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 810              		.loc 1 220 31 is_stmt 0 view .LVU218
 811 0064 0F23     		movs	r3, #15
 812 0066 0393     		str	r3, [sp, #12]
 222:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 813              		.loc 1 222 3 is_stmt 1 view .LVU219
 222:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 814              		.loc 1 222 34 is_stmt 0 view .LVU220
 815 0068 0021     		movs	r1, #0
 816 006a 0491     		str	r1, [sp, #16]
 223:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 817              		.loc 1 223 3 is_stmt 1 view .LVU221
 223:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 818              		.loc 1 223 35 is_stmt 0 view .LVU222
 819 006c 0591     		str	r1, [sp, #20]
 224:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 820              		.loc 1 224 3 is_stmt 1 view .LVU223
 224:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 821              		.loc 1 224 36 is_stmt 0 view .LVU224
 822 006e 0691     		str	r1, [sp, #24]
 225:Core/Src/main.c **** 
 823              		.loc 1 225 3 is_stmt 1 view .LVU225
 225:Core/Src/main.c **** 
 824              		.loc 1 225 36 is_stmt 0 view .LVU226
ARM GAS  /tmp/cchD3xTp.s 			page 42


 825 0070 0791     		str	r1, [sp, #28]
 227:Core/Src/main.c ****   {
 826              		.loc 1 227 3 is_stmt 1 view .LVU227
 227:Core/Src/main.c ****   {
 827              		.loc 1 227 7 is_stmt 0 view .LVU228
 828 0072 03A8     		add	r0, sp, #12
 829 0074 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 830              	.LVL21:
 227:Core/Src/main.c ****   {
 831              		.loc 1 227 6 discriminator 1 view .LVU229
 832 0078 18B9     		cbnz	r0, .L48
 231:Core/Src/main.c **** 
 833              		.loc 1 231 1 view .LVU230
 834 007a 14B0     		add	sp, sp, #80
 835              	.LCFI17:
 836              		.cfi_remember_state
 837              		.cfi_def_cfa_offset 8
 838              		@ sp needed
 839 007c 10BD     		pop	{r4, pc}
 840              	.L47:
 841              	.LCFI18:
 842              		.cfi_restore_state
 215:Core/Src/main.c ****   }
 843              		.loc 1 215 5 is_stmt 1 view .LVU231
 844 007e FFF7FEFF 		bl	Error_Handler
 845              	.LVL22:
 846              	.L48:
 229:Core/Src/main.c ****   }
 847              		.loc 1 229 5 view .LVU232
 848 0082 FFF7FEFF 		bl	Error_Handler
 849              	.LVL23:
 850              	.L50:
 851 0086 00BF     		.align	2
 852              	.L49:
 853 0088 00380240 		.word	1073887232
 854 008c 00700040 		.word	1073770496
 855              		.cfi_endproc
 856              	.LFE141:
 858              		.section	.text.main,"ax",%progbits
 859              		.align	1
 860              		.global	main
 861              		.syntax unified
 862              		.thumb
 863              		.thumb_func
 865              	main:
 866              	.LFB140:
 143:Core/Src/main.c **** 
 867              		.loc 1 143 1 view -0
 868              		.cfi_startproc
 869              		@ Volatile: function does not return.
 870              		@ args = 0, pretend = 0, frame = 0
 871              		@ frame_needed = 0, uses_anonymous_args = 0
 872 0000 08B5     		push	{r3, lr}
 873              	.LCFI19:
 874              		.cfi_def_cfa_offset 8
 875              		.cfi_offset 3, -8
 876              		.cfi_offset 14, -4
ARM GAS  /tmp/cchD3xTp.s 			page 43


 152:Core/Src/main.c **** 
 877              		.loc 1 152 3 view .LVU234
 878 0002 FFF7FEFF 		bl	HAL_Init
 879              	.LVL24:
 159:Core/Src/main.c **** 
 880              		.loc 1 159 3 view .LVU235
 881 0006 FFF7FEFF 		bl	SystemClock_Config
 882              	.LVL25:
 166:Core/Src/main.c ****   MX_I2C1_Init();
 883              		.loc 1 166 3 view .LVU236
 884 000a FFF7FEFF 		bl	MX_GPIO_Init
 885              	.LVL26:
 167:Core/Src/main.c ****   MX_RTC_Init();
 886              		.loc 1 167 3 view .LVU237
 887 000e FFF7FEFF 		bl	MX_I2C1_Init
 888              	.LVL27:
 168:Core/Src/main.c ****   MX_USART2_UART_Init();
 889              		.loc 1 168 3 view .LVU238
 890 0012 FFF7FEFF 		bl	MX_RTC_Init
 891              	.LVL28:
 169:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 892              		.loc 1 169 3 view .LVU239
 893 0016 FFF7FEFF 		bl	MX_USART2_UART_Init
 894              	.LVL29:
 171:Core/Src/main.c ****   bmp180_get_global_coefficients();
 895              		.loc 1 171 3 view .LVU240
 896 001a FFF7FEFF 		bl	lcd1602_init
 897              	.LVL30:
 172:Core/Src/main.c ****   //HAL_I2C_Mem_Write(&hi2c1, bmp180_addr, 0xF4, 1, &cmd, 1, HAL_MAX_DELAY);
 898              		.loc 1 172 3 view .LVU241
 899 001e FFF7FEFF 		bl	bmp180_get_global_coefficients
 900              	.LVL31:
 175:Core/Src/main.c ****   //FindAddress();
 901              		.loc 1 175 3 view .LVU242
 902 0022 FFF7FEFF 		bl	init_rtc_once
 903              	.LVL32:
 904              	.L52:
 182:Core/Src/main.c ****   {
 905              		.loc 1 182 3 view .LVU243
 187:Core/Src/main.c ****   /* USER CODE END 3 */
 906              		.loc 1 187 3 view .LVU244
 182:Core/Src/main.c ****   {
 907              		.loc 1 182 9 view .LVU245
 908 0026 FEE7     		b	.L52
 909              		.cfi_endproc
 910              	.LFE140:
 912              		.global	date
 913              		.section	.bss.date,"aw",%nobits
 914              		.align	2
 917              	date:
 918 0000 00000000 		.space	4
 919              		.global	time
 920              		.section	.bss.time,"aw",%nobits
 921              		.align	2
 924              	time:
 925 0000 00000000 		.space	20
 925      00000000 
ARM GAS  /tmp/cchD3xTp.s 			page 44


 925      00000000 
 925      00000000 
 925      00000000 
 926              		.global	pressure
 927              		.section	.bss.pressure,"aw",%nobits
 928              		.align	2
 931              	pressure:
 932 0000 00000000 		.space	4
 933              		.global	temperature
 934              		.section	.bss.temperature,"aw",%nobits
 935              		.align	2
 938              	temperature:
 939 0000 00000000 		.space	4
 940              		.global	msg_time
 941              		.section	.bss.msg_time,"aw",%nobits
 942              		.align	2
 945              	msg_time:
 946 0000 00000000 		.space	32
 946      00000000 
 946      00000000 
 946      00000000 
 946      00000000 
 947              		.global	B5
 948              		.section	.bss.B5,"aw",%nobits
 949              		.align	2
 952              	B5:
 953 0000 00000000 		.space	4
 954              		.global	X2
 955              		.section	.bss.X2,"aw",%nobits
 956              		.align	2
 959              	X2:
 960 0000 00000000 		.space	4
 961              		.global	X1
 962              		.section	.bss.X1,"aw",%nobits
 963              		.align	2
 966              	X1:
 967 0000 00000000 		.space	4
 968              		.global	AC6
 969              		.section	.bss.AC6,"aw",%nobits
 970              		.align	1
 973              	AC6:
 974 0000 0000     		.space	2
 975              		.global	AC5
 976              		.section	.bss.AC5,"aw",%nobits
 977              		.align	1
 980              	AC5:
 981 0000 0000     		.space	2
 982              		.global	AC4
 983              		.section	.bss.AC4,"aw",%nobits
 984              		.align	1
 987              	AC4:
 988 0000 0000     		.space	2
 989              		.global	MD
 990              		.section	.bss.MD,"aw",%nobits
 991              		.align	1
 994              	MD:
 995 0000 0000     		.space	2
ARM GAS  /tmp/cchD3xTp.s 			page 45


 996              		.global	MC
 997              		.section	.bss.MC,"aw",%nobits
 998              		.align	1
 1001              	MC:
 1002 0000 0000     		.space	2
 1003              		.global	MB
 1004              		.section	.bss.MB,"aw",%nobits
 1005              		.align	1
 1008              	MB:
 1009 0000 0000     		.space	2
 1010              		.global	B2
 1011              		.section	.bss.B2,"aw",%nobits
 1012              		.align	1
 1015              	B2:
 1016 0000 0000     		.space	2
 1017              		.global	B1
 1018              		.section	.bss.B1,"aw",%nobits
 1019              		.align	1
 1022              	B1:
 1023 0000 0000     		.space	2
 1024              		.global	AC3
 1025              		.section	.bss.AC3,"aw",%nobits
 1026              		.align	1
 1029              	AC3:
 1030 0000 0000     		.space	2
 1031              		.global	AC2
 1032              		.section	.bss.AC2,"aw",%nobits
 1033              		.align	1
 1036              	AC2:
 1037 0000 0000     		.space	2
 1038              		.global	AC1
 1039              		.section	.bss.AC1,"aw",%nobits
 1040              		.align	1
 1043              	AC1:
 1044 0000 0000     		.space	2
 1045              		.global	GLOBAL_MESSAGE_BUFFER
 1046              		.section	.bss.GLOBAL_MESSAGE_BUFFER,"aw",%nobits
 1047              		.align	2
 1050              	GLOBAL_MESSAGE_BUFFER:
 1051 0000 00000000 		.space	30
 1051      00000000 
 1051      00000000 
 1051      00000000 
 1051      00000000 
 1052              		.global	pressure_buf
 1053              		.section	.bss.pressure_buf,"aw",%nobits
 1054              		.align	2
 1057              	pressure_buf:
 1058 0000 000000   		.space	3
 1059              		.global	temperature_buf
 1060              		.section	.bss.temperature_buf,"aw",%nobits
 1061              		.align	2
 1064              	temperature_buf:
 1065 0000 0000     		.space	2
 1066              		.global	calib_data
 1067              		.section	.bss.calib_data,"aw",%nobits
 1068              		.align	2
ARM GAS  /tmp/cchD3xTp.s 			page 46


 1071              	calib_data:
 1072 0000 00000000 		.space	22
 1072      00000000 
 1072      00000000 
 1072      00000000 
 1072      00000000 
 1073              		.global	bmp180_addr
 1074              		.section	.data.bmp180_addr,"aw"
 1075              		.align	1
 1078              	bmp180_addr:
 1079 0000 EE00     		.short	238
 1080              		.global	lcd1604_addr
 1081              		.section	.data.lcd1604_addr,"aw"
 1082              		.align	1
 1085              	lcd1604_addr:
 1086 0000 4E00     		.short	78
 1087              		.global	count
 1088              		.section	.bss.count,"aw",%nobits
 1089              		.align	2
 1092              	count:
 1093 0000 00000000 		.space	4
 1094              		.global	journal
 1095              		.section	.bss.journal,"aw",%nobits
 1096              		.align	2
 1099              	journal:
 1100 0000 00000000 		.space	60
 1100      00000000 
 1100      00000000 
 1100      00000000 
 1100      00000000 
 1101              		.global	huart2
 1102              		.section	.bss.huart2,"aw",%nobits
 1103              		.align	2
 1106              	huart2:
 1107 0000 00000000 		.space	72
 1107      00000000 
 1107      00000000 
 1107      00000000 
 1107      00000000 
 1108              		.global	hrtc
 1109              		.section	.bss.hrtc,"aw",%nobits
 1110              		.align	2
 1113              	hrtc:
 1114 0000 00000000 		.space	32
 1114      00000000 
 1114      00000000 
 1114      00000000 
 1114      00000000 
 1115              		.global	hi2c1
 1116              		.section	.bss.hi2c1,"aw",%nobits
 1117              		.align	2
 1120              	hi2c1:
 1121 0000 00000000 		.space	84
 1121      00000000 
 1121      00000000 
 1121      00000000 
 1121      00000000 
ARM GAS  /tmp/cchD3xTp.s 			page 47


 1122              		.section	.rodata
 1123              		.align	2
 1124              		.set	.LANCHOR0,. + 0
 1125              	.LC0:
 1126 0000 07       		.byte	7
 1127 0001 10       		.byte	16
 1128 0002 13       		.byte	19
 1129 0003 19       		.byte	25
 1130              		.text
 1131              	.Letext0:
 1132              		.file 3 "/home/mike/bin/arm-gnu-toolchain-14.3.rel1-x86_64-arm-none-eabi/arm-none-eabi/include/mac
 1133              		.file 4 "/home/mike/bin/arm-gnu-toolchain-14.3.rel1-x86_64-arm-none-eabi/arm-none-eabi/include/sys
 1134              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xe.h"
 1135              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1136              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1137              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1138              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1139              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1140              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 1141              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1142              		.file 13 "Core/Inc/main.h"
 1143              		.file 14 "Core/Src/date/../transmit_and_recieve_control/transmit_and_recieve_control.h"
 1144              		.file 15 "Core/Src/date/date.h"
 1145              		.file 16 "Core/Src/init_peripherials/init_peripherials.h"
 1146              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc_ex.h"
 1147              		.file 18 "/home/mike/bin/arm-gnu-toolchain-14.3.rel1-x86_64-arm-none-eabi/arm-none-eabi/include/st
 1148              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1149              		.file 20 "<built-in>"
ARM GAS  /tmp/cchD3xTp.s 			page 48


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/cchD3xTp.s:21     .text.MX_GPIO_Init:00000000 $t
     /tmp/cchD3xTp.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/cchD3xTp.s:111    .text.MX_GPIO_Init:0000005c $d
     /tmp/cchD3xTp.s:116    .rodata.FindAddress.str1.4:00000000 $d
     /tmp/cchD3xTp.s:120    .text.FindAddress:00000000 $t
     /tmp/cchD3xTp.s:126    .text.FindAddress:00000000 FindAddress
     /tmp/cchD3xTp.s:205    .text.FindAddress:00000050 $d
     /tmp/cchD3xTp.s:1120   .bss.hi2c1:00000000 hi2c1
     /tmp/cchD3xTp.s:1106   .bss.huart2:00000000 huart2
     /tmp/cchD3xTp.s:212    .text.bmp180_get_global_coefficients:00000000 $t
     /tmp/cchD3xTp.s:218    .text.bmp180_get_global_coefficients:00000000 bmp180_get_global_coefficients
     /tmp/cchD3xTp.s:365    .text.bmp180_get_global_coefficients:000000a8 $d
     /tmp/cchD3xTp.s:1071   .bss.calib_data:00000000 calib_data
     /tmp/cchD3xTp.s:1078   .data.bmp180_addr:00000000 bmp180_addr
     /tmp/cchD3xTp.s:1043   .bss.AC1:00000000 AC1
     /tmp/cchD3xTp.s:1036   .bss.AC2:00000000 AC2
     /tmp/cchD3xTp.s:1029   .bss.AC3:00000000 AC3
     /tmp/cchD3xTp.s:987    .bss.AC4:00000000 AC4
     /tmp/cchD3xTp.s:980    .bss.AC5:00000000 AC5
     /tmp/cchD3xTp.s:973    .bss.AC6:00000000 AC6
     /tmp/cchD3xTp.s:1022   .bss.B1:00000000 B1
     /tmp/cchD3xTp.s:1015   .bss.B2:00000000 B2
     /tmp/cchD3xTp.s:1008   .bss.MB:00000000 MB
     /tmp/cchD3xTp.s:1001   .bss.MC:00000000 MC
     /tmp/cchD3xTp.s:994    .bss.MD:00000000 MD
     /tmp/cchD3xTp.s:383    .text.init_rtc_once:00000000 $t
     /tmp/cchD3xTp.s:389    .text.init_rtc_once:00000000 init_rtc_once
     /tmp/cchD3xTp.s:470    .text.init_rtc_once:00000060 $d
     /tmp/cchD3xTp.s:1113   .bss.hrtc:00000000 hrtc
     /tmp/cchD3xTp.s:476    .text.Error_Handler:00000000 $t
     /tmp/cchD3xTp.s:482    .text.Error_Handler:00000000 Error_Handler
     /tmp/cchD3xTp.s:514    .text.MX_I2C1_Init:00000000 $t
     /tmp/cchD3xTp.s:519    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
     /tmp/cchD3xTp.s:577    .text.MX_I2C1_Init:0000002c $d
     /tmp/cchD3xTp.s:584    .text.MX_RTC_Init:00000000 $t
     /tmp/cchD3xTp.s:589    .text.MX_RTC_Init:00000000 MX_RTC_Init
     /tmp/cchD3xTp.s:641    .text.MX_RTC_Init:00000028 $d
     /tmp/cchD3xTp.s:647    .text.MX_USART2_UART_Init:00000000 $t
     /tmp/cchD3xTp.s:652    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
     /tmp/cchD3xTp.s:707    .text.MX_USART2_UART_Init:0000002c $d
     /tmp/cchD3xTp.s:713    .text.SystemClock_Config:00000000 $t
     /tmp/cchD3xTp.s:719    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/cchD3xTp.s:853    .text.SystemClock_Config:00000088 $d
     /tmp/cchD3xTp.s:859    .text.main:00000000 $t
     /tmp/cchD3xTp.s:865    .text.main:00000000 main
     /tmp/cchD3xTp.s:917    .bss.date:00000000 date
     /tmp/cchD3xTp.s:914    .bss.date:00000000 $d
     /tmp/cchD3xTp.s:924    .bss.time:00000000 time
     /tmp/cchD3xTp.s:921    .bss.time:00000000 $d
     /tmp/cchD3xTp.s:931    .bss.pressure:00000000 pressure
     /tmp/cchD3xTp.s:928    .bss.pressure:00000000 $d
     /tmp/cchD3xTp.s:938    .bss.temperature:00000000 temperature
     /tmp/cchD3xTp.s:935    .bss.temperature:00000000 $d
     /tmp/cchD3xTp.s:945    .bss.msg_time:00000000 msg_time
     /tmp/cchD3xTp.s:942    .bss.msg_time:00000000 $d
ARM GAS  /tmp/cchD3xTp.s 			page 49


     /tmp/cchD3xTp.s:952    .bss.B5:00000000 B5
     /tmp/cchD3xTp.s:949    .bss.B5:00000000 $d
     /tmp/cchD3xTp.s:959    .bss.X2:00000000 X2
     /tmp/cchD3xTp.s:956    .bss.X2:00000000 $d
     /tmp/cchD3xTp.s:966    .bss.X1:00000000 X1
     /tmp/cchD3xTp.s:963    .bss.X1:00000000 $d
     /tmp/cchD3xTp.s:970    .bss.AC6:00000000 $d
     /tmp/cchD3xTp.s:977    .bss.AC5:00000000 $d
     /tmp/cchD3xTp.s:984    .bss.AC4:00000000 $d
     /tmp/cchD3xTp.s:991    .bss.MD:00000000 $d
     /tmp/cchD3xTp.s:998    .bss.MC:00000000 $d
     /tmp/cchD3xTp.s:1005   .bss.MB:00000000 $d
     /tmp/cchD3xTp.s:1012   .bss.B2:00000000 $d
     /tmp/cchD3xTp.s:1019   .bss.B1:00000000 $d
     /tmp/cchD3xTp.s:1026   .bss.AC3:00000000 $d
     /tmp/cchD3xTp.s:1033   .bss.AC2:00000000 $d
     /tmp/cchD3xTp.s:1040   .bss.AC1:00000000 $d
     /tmp/cchD3xTp.s:1050   .bss.GLOBAL_MESSAGE_BUFFER:00000000 GLOBAL_MESSAGE_BUFFER
     /tmp/cchD3xTp.s:1047   .bss.GLOBAL_MESSAGE_BUFFER:00000000 $d
     /tmp/cchD3xTp.s:1057   .bss.pressure_buf:00000000 pressure_buf
     /tmp/cchD3xTp.s:1054   .bss.pressure_buf:00000000 $d
     /tmp/cchD3xTp.s:1064   .bss.temperature_buf:00000000 temperature_buf
     /tmp/cchD3xTp.s:1061   .bss.temperature_buf:00000000 $d
     /tmp/cchD3xTp.s:1068   .bss.calib_data:00000000 $d
     /tmp/cchD3xTp.s:1075   .data.bmp180_addr:00000000 $d
     /tmp/cchD3xTp.s:1085   .data.lcd1604_addr:00000000 lcd1604_addr
     /tmp/cchD3xTp.s:1082   .data.lcd1604_addr:00000000 $d
     /tmp/cchD3xTp.s:1092   .bss.count:00000000 count
     /tmp/cchD3xTp.s:1089   .bss.count:00000000 $d
     /tmp/cchD3xTp.s:1099   .bss.journal:00000000 journal
     /tmp/cchD3xTp.s:1096   .bss.journal:00000000 $d
     /tmp/cchD3xTp.s:1103   .bss.huart2:00000000 $d
     /tmp/cchD3xTp.s:1110   .bss.hrtc:00000000 $d
     /tmp/cchD3xTp.s:1117   .bss.hi2c1:00000000 $d
     /tmp/cchD3xTp.s:1123   .rodata:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_I2C_IsDeviceReady
snprintf
HAL_UART_Transmit
HAL_I2C_Mem_Read
HAL_RTCEx_BKUPRead
HAL_RTC_SetTime
HAL_RTC_SetDate
HAL_RTCEx_BKUPWrite
HAL_I2C_Init
HAL_RTC_Init
HAL_UART_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
lcd1602_init
