# UART-system
This project implements a complete UART (Universal Asynchronous Receiver/Transmitter) core using Verilog HDL
