INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/301_lab/labs/lab5/lab5.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/301_lab/labs/lab5/lab5.srcs/sources_1/new/DReg_wEnable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DReg_wEnable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/301_lab/labs/lab5/lab5.srcs/sources_1/new/SRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/301_lab/labs/lab5/lab5.srcs/sim_1/new/SRAM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/301_lab/labs/lab5/lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
