# Copyright (c) 2026 PaddlePaddle Authors. All Rights Reserved.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

# Copyright (c) 2025, Ted Zadouri, Markus Hoehnerbach, Jay Shah, Tri Dao.
import math
from typing import Callable, Optional
from functools import partial

import cuda.bindings.driver as cuda

import cutlass
import cutlass.cute as cute
from cutlass import Float32, Int32, const_expr
from cutlass.utils import LayoutEnum
from cutlass.cute.nvgpu import cpasync, tcgen05
import cutlass.utils.blackwell_helpers as sm100_utils_basic
from cutlass.pipeline import PipelineAsync, PipelineConsumer

from flash_mask.cute import utils
from flash_mask.cute import layout_utils
from flash_mask.cute.cute_dsl_utils import assume_tensor_aligned
from flash_mask.cute import copy_utils
from flash_mask.cute import pipeline
from flash_mask.cute.blackwell_helpers import gemm_w_idx, gemm_ptx_w_idx  # noqa
from flash_mask.cute.mask import AttentionMask
from flash_mask.cute.seqlen_info import SeqlenInfoQK
from flash_mask.cute.block_info import BlockInfo
from flash_mask.cute.tile_scheduler import (
    TileSchedulerArguments,
    SingleTileScheduler,
    SingleTileLPTBwdScheduler,  # noqa
    ParamsBase,
)

from flash_mask.cute import barrier
from flash_mask.cute.named_barrier import NamedBarrierBwdSm100
from flash_mask.cute.flashmask_utils import FlashMaskInfo


class FlashAttentionBackwardSm100:
    arch = 100

    def __init__(
        self,
        head_dim: int,
        head_dim_v: Optional[int] = None,
        is_causal: bool = False,
        is_local: bool = False,
        qhead_per_kvhead: cutlass.Constexpr[int] = 1,
        tile_m: int = 128,
        tile_n: int = 128,
        is_persistent: bool = False,
        deterministic: bool = False,
        cluster_size: int = 1,
        use_2cta_instrs: bool = False,
        is_split_d: bool = False,
        is_split_dv: bool = False,
    ):
        # padding head_dim to a multiple of 64 to match head_dim_rounded in interface
        hdim_multiple_of = 64
        self.tile_hdim = int(math.ceil(head_dim / hdim_multiple_of) * hdim_multiple_of)
        head_dim_v = head_dim_v if head_dim_v is not None else head_dim
        self.same_hdim_kv = head_dim == head_dim_v
        self.tile_hdimv = int(math.ceil(head_dim_v / hdim_multiple_of) * hdim_multiple_of)
        self.check_hdim_oob = head_dim != self.tile_hdim
        self.check_hdim_v_oob = head_dim_v != self.tile_hdimv

        # Two independent physical-split switches:
        #   is_split_d  : the D  (head_dim,   Q/K side) axis is physically split low|high
        #   is_split_dv : the DV (head_dim_v, V/dV side) axis is physically split low|high
        self.is_split_d = is_split_d
        self.is_split_dv = is_split_dv

        # Derived combinations, named by the (is_split_d, is_split_dv) quadrant:
        #   is_split_both    (T, T) -> d=256, dv=256 : both axes split
        #   is_split_dv_only (F, T) -> d=192, dv=128 : only DV split (D kept whole)
        #   is_split_d_only  (T, F) -> D-only split  : NOT YET SUPPORTED (see assert below)
        self.is_split_both = is_split_d and is_split_dv
        self.is_split_dv_only = is_split_dv and not is_split_d
        self.is_split_d_only = is_split_d and not is_split_dv
        # D-only split (is_split_d=True, is_split_dv=False) is not yet supported.
        # Several sites still lack a D-only branch and would fall through to the
        # wrong path; they are tagged with "TODO(split_d_only)" (search that string)
        assert not self.is_split_d_only, \
            "is_split_d without is_split_dv (D-only split) is not yet supported"

        self.tile_m = tile_m
        self.tile_n = tile_n
        self.debug_print = False

        # D  axis (tile_hdim)  may exceed 128 only if it is physically split (is_split_d)
        #                      or it is the 2CTA / dv-only d=192,dv=128 layout.
        # DV axis (tile_hdimv) may exceed 128 only if it is physically split (is_split_dv).
        assert self.tile_hdim <= 128 or (self.tile_hdim == 192 and self.tile_hdimv == 128) or self.is_split_d
        assert self.tile_hdimv <= 128 or self.is_split_dv

        self.use_2cta_instrs = bool(use_2cta_instrs and cluster_size == 2)
        self.cta_group_size = 2 if self.use_2cta_instrs else 1

        if is_split_d:
            self.half_hdim = self.tile_hdim // 2
        if is_split_dv:
            self.half_hdimv = self.tile_hdimv // 2

        if self.is_split_both:
            assert self.tile_hdim == 256 and self.tile_hdimv == 256, "is_split_both only support d=256 and dv=256"
        elif self.is_split_dv:
            # is_split_both already handled above; here is_split_dv means DV-only.
            assert self.tile_hdim == 192 and self.tile_hdimv == 128, "DV-only split only support d=192 and dv=128"
        else:
            if use_2cta_instrs:
                assert (self.tile_hdim <= 128 and self.tile_hdimv <= 128) or (self.tile_hdim == 192 and self.tile_hdimv == 128)
            else:
                assert self.tile_hdim <= 128 and self.tile_hdimv <= 128

        self.dK_as_reduce = True if (is_split_d or is_split_dv) else False

        # CTA tiler -- each axis is independently halved iff its switch is set.
        hdim_for_mma = self.half_hdim if self.is_split_d else self.tile_hdim
        hdimv_for_mma = self.half_hdimv if self.is_split_dv else self.tile_hdimv
        self.cta_tiler = (tile_n, tile_m, hdim_for_mma)
        # S = K @ Q.T
        self.mma_tiler_kq = (self.cta_group_size * tile_n, tile_m, hdim_for_mma)
        # dP = V @ dO.T
        self.mma_tiler_vdo = (self.cta_group_size * tile_n, tile_m, hdimv_for_mma)
        # dV = P.T @ dO
        self.mma_tiler_pdo = (self.cta_group_size * tile_n, hdimv_for_mma, tile_m)
        # dK = dS.T @ Q
        self.mma_tiler_dsq = (self.cta_group_size * tile_n, hdim_for_mma, tile_m)
        # dQ = dS @ K
        # 2-CTA: reduction dim is cluster-wide (tile_n * cta_group_size).
        self.mma_tiler_dsk = (tile_m, hdim_for_mma, tile_n * self.cta_group_size)

        self.acc_dtype = Float32
        self.startend_row_indices_dtype = Int32

        assert cluster_size in (1, 2), "Only cluster_size=1 or 2 is supported"
        self.cluster_shape_mn = (cluster_size, 1)
        self.is_persistent = is_persistent
        self.is_causal = is_causal
        self.is_local = False
        self.qhead_per_kvhead = qhead_per_kvhead
        self.pack_gqa = False
        self.dKV_postprocess = self.qhead_per_kvhead > 1 or self.is_split_d or self.is_split_dv
        self.deterministic = deterministic

        # Speed optimizations, does not affect correctness
        self.shuffle_LSE = False
        self.shuffle_dPsum = False
        self.use_smem_dS_for_mma_dK = False

        self.reduce_warp_ids = (0, 1, 2, 3)
        self.compute_warp_ids = (4, 5, 6, 7, 8, 9, 10, 11)
        self.mma_warp_id = 12
        self.load_warp_id = 13
        self.relay_warp_id = 14
        self.empty_warp_id = 15

        # 16 warps -> 512 threads
        self.threads_per_cta = cute.arch.WARP_SIZE * len(
            (
                *self.reduce_warp_ids,
                *self.compute_warp_ids,
                self.mma_warp_id,
                self.load_warp_id,
                self.relay_warp_id,
                self.empty_warp_id,
            )
        )

        # NamedBarrier
        self.compute_sync_barrier = cutlass.pipeline.NamedBarrier(
            barrier_id=int(NamedBarrierBwdSm100.Compute),
            num_threads=len(self.compute_warp_ids) * cute.arch.WARP_SIZE,
        )

        self.reduce_sync_barrier = cutlass.pipeline.NamedBarrier(
            barrier_id=int(NamedBarrierBwdSm100.dQaccReduce),
            num_threads=len(self.reduce_warp_ids) * cute.arch.WARP_SIZE,
        )

        # TMEM setup
        SM100_TMEM_CAPACITY_COLUMNS = 512
        self.tmem_alloc_cols = SM100_TMEM_CAPACITY_COLUMNS

        if self.is_split_both:
            # Split-Both TMEM layout (512 cols, 100% utilization):
            # S/P [0, 128) | dV_low [128, 256) | dV_high [256, 384) | dP/dS [384, 512)
            # dK_partial and dQ_partial time-share with S/P at [0, 128)
            self.tmem_S_offset = 0
            self.tmem_P_offset = 0
            self.tmem_dV_offset = self.tile_n               # 128
            self.tmem_dP_offset = self.tmem_dV_offset + self.tile_hdimv  # 384
            self.tmem_dS_offset = self.tmem_dP_offset
            self.tmem_dK_offset = 0                          # time-shares with S/P
            self.tmem_dQ_offset = 0                          # time-shares with S/P
        elif self.is_split_dv:
            # is_split_both already handled above; here is_split_dv means DV-only.
            # Split-DV-only TMEM layout
            # d = 192, dv = 128 -> dv_low = 64, dv_high = 64
            # dV_low [0, 64] | dV_high [64, 128], S/P   [128, 256], dS/dP [256, 448]
            #                                     dK/dQ [128, 320]
            assert self.tile_n == 128
            assert self.tile_m == 128
            self.tmem_dV_offset = 0                                     # 0
            self.tmem_S_offset = self.tile_hdimv                        # 128
            self.tmem_P_offset = self.tmem_S_offset                     # 128
            self.tmem_dK_offset = self.tmem_S_offset                    # 128 (time-share with S/P)
            self.tmem_dQ_offset = self.tmem_S_offset                    # 128 (time-share with S/P)
            self.tmem_dP_offset = self.tmem_dK_offset + self.tile_hdim  # 320
            self.tmem_dS_offset = self.tmem_dP_offset       
        elif self.use_2cta_instrs and self.tile_hdim == 192 and self.tile_hdimv == 128:
            assert self.tile_m == 128
            assert self.tile_n == 128
            self.tmem_dV_offset = 0
            self.tmem_dK_offset = self.tmem_dV_offset + self.tile_hdimv
            self.tmem_S_offset = self.tmem_dK_offset + self.tile_hdim
            self.tmem_P_offset = self.tmem_S_offset  # overlap with S
            self.tmem_dP_offset = 512 - self.tile_m
            self.tmem_dS_offset = self.tmem_dP_offset  # overlaps with dP
            self.tmem_dQ_offset = 512 - self.tile_hdim // 2
        else:
            # TODO(split_d_only): there is no D-only (is_split_d=True, is_split_dv=False)
            # branch above, so that future config would fall through to this generic
            # layout, which keeps dK resident in TMEM and does NOT time-share dK/dQ with
            # S/P. D-only needs its own layout (mirror the is_split_d half-hdim handling).
            self.tmem_S_offset = 0
            self.tmem_P_offset = 0  # overlap with S
            self.tmem_dV_offset = self.tmem_S_offset + self.tile_n
            self.tmem_dP_offset = self.tmem_dV_offset + self.tile_hdimv
            self.tmem_dQ_offset = (
                (self.tmem_S_offset + (self.tile_hdim // 2))
                if self.use_2cta_instrs
                else self.tmem_dP_offset
            )
            self.tmem_dK_offset = self.tmem_dP_offset + self.tile_m
            self.tmem_dS_offset = self.tmem_dP_offset  # overlap with dP

        if (not is_causal and not is_local) or deterministic:
            self.num_regs_reduce = 136 if self.use_2cta_instrs else 152
            self.num_regs_compute = 136
            self.num_regs_load = 104 if self.use_2cta_instrs else 96 - 8
            self.num_regs_mma = 104 if self.use_2cta_instrs else self.num_regs_load
        else:
            self.num_regs_reduce = 136 if self.use_2cta_instrs else 136
            self.num_regs_compute = 136 if self.use_2cta_instrs else 144
            self.num_regs_load = 104 if self.use_2cta_instrs else 96 - 8
            self.num_regs_mma = 104 if self.use_2cta_instrs else self.num_regs_load
        self.num_regs_empty = 24

        if const_expr(self.tile_hdim == 192 and self.use_2cta_instrs):
            self.num_regs_reduce = 128 + 8
            self.num_regs_compute = 128 + 8
            self.num_regs_load = 128 - 24
            self.num_regs_mma = self.num_regs_load

        assert (
            self.num_regs_reduce
            + self.num_regs_compute * 2
            + max(self.num_regs_load, self.num_regs_mma)
            <= 512
        )

        self.buffer_align_bytes = 1024

    def _setup_attributes(self):
        if self.is_split_both:
            self.Q_stage = 1
            self.dO_stage = 1
            self.K_smem_stages = 2
        elif self.is_split_dv:
            # is_split_both already handled above; here is_split_dv means DV-only.
            self.Q_stage = 1
            self.dO_stage = 1
            self.K_smem_stages = 1
        else:
            # TODO(split_d_only): D-only has no branch here and would fall through to
            # K_smem_stages=1, but the split-D sK/sKt layouts (see is_split_d at the
            # make_smem_layout sites) need 2 stages to hold K's low|high D-halves.
            self.Q_stage = 1 if self.use_2cta_instrs else 2
            self.dO_stage = 1
            self.K_smem_stages = 1
        self.single_stage = 1
        # LSE_stage = Q_stage and dPsum_stage = dO_stage
        self.sdKVaccum_stage = 2
        # number of tma reduce adds per dQacc mma
        # todo: try 32/1 or 48/2 for 2cta d=192 dv=128
        if self.use_2cta_instrs and self.tile_hdim == 192:
            self.dQ_reduce_ncol_t2r = 32
            self.dQ_reduce_ncol = 24 if not self.is_causal else 32
            self.sdQaccum_stage = 2 if not self.is_causal else 1
        else:
            if self.use_2cta_instrs:
                self.dQ_reduce_ncol = 16 if self.deterministic else 8
                self.sdQaccum_stage = 2 if self.deterministic else 4
                self.dQ_reduce_ncol_t2r = 32
            else:
                self.dQ_reduce_ncol = 32
                self.sdQaccum_stage = 64 // self.dQ_reduce_ncol
                self.dQ_reduce_ncol_t2r = self.dQ_reduce_ncol

        if self.is_split_d:
            hdim_for_reduce = self.half_hdim
        else:
            hdim_for_reduce = self.tile_hdim

        assert (hdim_for_reduce // self.cta_group_size) % self.dQ_reduce_ncol == 0
        self.dQaccum_reduce_stage = hdim_for_reduce // self.dQ_reduce_ncol
        self.dQaccum_reduce_stage_t2r = hdim_for_reduce // self.dQ_reduce_ncol_t2r
        self.cluster_reduce_dQ = False and cute.size(self.cluster_shape_mn) > 1
        # number of tma reduce adds for dKacc and dVacc epilogue
        self.dK_reduce_ncol = math.gcd(32, hdim_for_reduce // 2)
        # CTA group for MMA operations
        self.cta_group = tcgen05.CtaGroup.TWO if self.use_2cta_instrs else tcgen05.CtaGroup.ONE

    def _get_tiled_mma(self):
        # S = K @ Q.T
        tiled_mma_S = sm100_utils_basic.make_trivial_tiled_mma(
            self.q_dtype,
            tcgen05.OperandMajorMode.K,
            tcgen05.OperandMajorMode.K,
            self.acc_dtype,
            self.cta_group,
            self.mma_tiler_kq[:2],
        )
        # dP = V @ dO.T
        tiled_mma_dP = sm100_utils_basic.make_trivial_tiled_mma(
            self.do_dtype,
            tcgen05.OperandMajorMode.K,
            tcgen05.OperandMajorMode.K,
            self.acc_dtype,
            self.cta_group,
            self.mma_tiler_vdo[:2],
        )
        # dV += P @ dO --> (K, MN) major
        tiled_mma_dV = sm100_utils_basic.make_trivial_tiled_mma(
            self.do_dtype,
            tcgen05.OperandMajorMode.K,  # P_major_mode
            tcgen05.OperandMajorMode.MN,  # dO_major_mode
            self.acc_dtype,
            self.cta_group,
            self.mma_tiler_pdo[:2],
            a_source=tcgen05.OperandSource.TMEM,
        )
        # dK += dS.T @ Q
        if const_expr(self.use_smem_dS_for_mma_dK):
            mma_dK_a_src = tcgen05.OperandSource.SMEM
        else:
            mma_dK_a_src = tcgen05.OperandSource.TMEM
        tiled_mma_dK = sm100_utils_basic.make_trivial_tiled_mma(
            self.do_dtype,
            tcgen05.OperandMajorMode.K,  # dS_major_mode
            tcgen05.OperandMajorMode.MN,  # Q_major_mode
            self.acc_dtype,
            self.cta_group,
            self.mma_tiler_dsq[:2],
            a_source=mma_dK_a_src,
        )
        # dQ = dS @ K
        tiled_mma_dQ = sm100_utils_basic.make_trivial_tiled_mma(
            self.k_dtype,
            tcgen05.OperandMajorMode.MN,  # dS_major_mode
            tcgen05.OperandMajorMode.MN,  # Kt_major_mode
            self.acc_dtype,
            self.cta_group,
            self.mma_tiler_dsk[:2],
        )
        return tiled_mma_S, tiled_mma_dP, tiled_mma_dK, tiled_mma_dV, tiled_mma_dQ

    def _setup_smem_layout(self):
        # S.T = K @ Q.T
        sK_layout = sm100_utils_basic.make_smem_layout_a(
            self.tiled_mma_S,
            self.mma_tiler_kq,
            self.k_dtype,
            self.K_smem_stages,
        )
        # sK keeps its stage dimension iff the D axis is physically split: the two
        # "stages" of sK hold K's low|high D-halves for the split-D GEMM. This MUST
        # stay keyed on is_split_d (NOT is_split_both) so the future (split_d=T,
        # split_dv=F) D-only case still gets the 4-dim layout. The load path that
        # slices sK to stage 0 keys off the SAME is_split_d (search: sK_stage0).
        if self.is_split_d:
            self.sK_layout = sK_layout
        else:
            self.sK_layout = cute.slice_(sK_layout, (None, None, None, 0))
        self.sQ_layout = sm100_utils_basic.make_smem_layout_b(
            self.tiled_mma_S,
            self.mma_tiler_kq,
            self.q_dtype,
            self.Q_stage,
        )
        # dP.T = V @ dO.T
        sV_layout = sm100_utils_basic.make_smem_layout_a(
            self.tiled_mma_dP,
            self.mma_tiler_vdo,
            self.v_dtype,
            self.K_smem_stages,
        )
        self.sV_layout = cute.slice_(sV_layout, (None, None, None, 0))
        self.sdOt_layout = sm100_utils_basic.make_smem_layout_b(
            self.tiled_mma_dP,
            self.mma_tiler_vdo,
            self.do_dtype,
            self.dO_stage,
        )
        # dV += P.T @ dO
        tP_layout = sm100_utils_basic.make_smem_layout_a(
            self.tiled_mma_dV,
            self.mma_tiler_pdo,
            self.do_dtype,
            1,
        )
        self.tP_layout = cute.slice_(tP_layout, (None, None, None, 0))
        self.sdO_layout = sm100_utils_basic.make_smem_layout_b(
            self.tiled_mma_dV,
            self.mma_tiler_pdo,
            self.do_dtype,
            self.dO_stage,
        )
        # dK += dS.T @ Q
        sdSt_layout = sm100_utils_basic.make_smem_layout_a(
            self.tiled_mma_dK,
            self.mma_tiler_dsq,
            self.ds_dtype,
            1,
        )
        self.sdSt_layout = cute.slice_(sdSt_layout, (None, None, None, 0))
        tdS_layout = sm100_utils_basic.make_smem_layout_a(
            self.tiled_mma_dK,
            self.mma_tiler_dsq,
            self.ds_dtype,
            1,
        )
        self.tdS_layout = cute.slice_(tdS_layout, (None, None, None, 0))
        self.sQt_layout = sm100_utils_basic.make_smem_layout_b(
            self.tiled_mma_dK,
            self.mma_tiler_dsq,
            self.q_dtype,
            self.Q_stage,
        )
        # dQ = dS @ K
        sdS_layout = sm100_utils_basic.make_smem_layout_a(
            self.tiled_mma_dQ,
            self.mma_tiler_dsk,
            self.ds_dtype,
            1,
        )
        self.sdS_layout = cute.slice_(sdS_layout, (None, None, None, 0))
        sKt_layout = sm100_utils_basic.make_smem_layout_b(
            self.tiled_mma_dQ,
            self.mma_tiler_dsk,
            self.k_dtype,
            self.K_smem_stages,
        )
        if self.is_split_d:
            self.sKt_layout = sKt_layout
        else:
            self.sKt_layout = cute.slice_(sKt_layout, (None, None, None, 0))
        self.sdS_xchg_layout = cute.make_layout(shape=(self.tile_n, self.tile_m // 2))
        self.sdQaccum_layout = cute.make_layout(
            (self.tile_m * self.dQ_reduce_ncol, self.sdQaccum_stage)
        )
        self.sLSE_layout = cute.make_layout(
            shape=(self.tile_m, self.Q_stage),
            stride=(1, cute.round_up(self.tile_m, 64)),
        )
        self.sdPsum_layout = cute.make_layout(
            shape=(self.tile_m, self.dO_stage),
            stride=(1, cute.round_up(self.tile_m, 64)),
        )
        hdim_epi = self.half_hdim if self.is_split_d else self.tile_hdim
        hdimv_epi = self.half_hdimv if self.is_split_dv else self.tile_hdimv
        self.sdK_epi_tile = (
            self.tile_n,
            math.gcd(128 // (self.dk_dtype.width // 8), hdim_epi // 2),  # 64 or 32
        )  # subtiles mma_tiler_dsq[:2] = mma_tiler_pdo[:2]
        self.sdV_epi_tile = (
            self.tile_n,
            math.gcd(128 // (self.dk_dtype.width // 8), hdimv_epi // 2),  # 64 or 32
        )  # subtiles mma_tiler_pdo[:2]
        # headdim_64 gets 1 stage
        self.num_epi_stages = max(1, (hdim_epi // 2) // self.sdK_epi_tile[1])
        self.num_epi_stages_v = max(1, (hdimv_epi // 2) // self.sdV_epi_tile[1])
        self.sdK_flat_epi_tile = self.tile_n * (hdim_epi // 2) // self.num_epi_stages
        self.sdV_flat_epi_tile = self.tile_n * (hdimv_epi // 2) // self.num_epi_stages_v

        if const_expr(not self.dKV_postprocess):
            self.sdK_layout = sm100_utils_basic.make_smem_layout_epi(
                self.dk_dtype,
                LayoutEnum.ROW_MAJOR,
                self.sdK_epi_tile,
                2,  # num compute wgs
            )
            self.sdV_layout = sm100_utils_basic.make_smem_layout_epi(
                self.dv_dtype,
                LayoutEnum.ROW_MAJOR,
                self.sdV_epi_tile,
                2,  # num compute wgs
            )
        else:
            self.sdK_layout = cute.make_layout((self.tile_n * self.dK_reduce_ncol, 2))
            # self.dK_reduce_ncol same for dV
            self.sdV_layout = cute.make_layout((self.tile_n * self.dK_reduce_ncol, 2))

        # TODO(GuoxiaWang): 2 means only support flashmask startend_row_indices.shape[-1] <= 2
        self.sStartEndRowIndices_layout = cute.make_layout(
            shape=(self.tile_n, 2),
            stride=(1, self.tile_n),
        )

    @cute.jit
    def __call__(
        self,
        mQ: cute.Tensor,
        mK: cute.Tensor,
        mV: cute.Tensor,
        mdO: cute.Tensor,
        mLSE: cute.Tensor,
        mdPsum: cute.Tensor,
        mdQaccum: cute.Tensor,
        mdK: cute.Tensor,
        mdV: cute.Tensor,
        softmax_scale: Float32,
        mCuSeqlensQ: Optional[cute.Tensor] = None,
        mCuSeqlensK: Optional[cute.Tensor] = None,
        mSeqUsedQ: Optional[cute.Tensor] = None,
        mSeqUsedK: Optional[cute.Tensor] = None,
        window_size_left: Int32 | int | None = None,
        window_size_right: Int32 | int | None = None,
        mdQ_semaphore: Optional[cute.Tensor] = None,
        mdK_semaphore: Optional[cute.Tensor] = None,
        mdV_semaphore: Optional[cute.Tensor] = None,
        aux_tensors: Optional[list] = None,
        blocksparse_tensors=None,
        flashmask_info: Optional[FlashMaskInfo] = None,
        # Always keep stream as the last parameter (EnvStream: obtained implicitly via TVM FFI).
        stream: cuda.CUstream = None,
    ):
        assert all(x is None for x in (mCuSeqlensQ, mCuSeqlensK, mSeqUsedQ, mSeqUsedK)), (
            "Variable sequence length is not supported yet in FlashAttentionBackwardSm100"
        )
        self.q_dtype = mQ.element_type
        self.k_dtype = mK.element_type
        self.v_dtype = mV.element_type
        self.do_dtype = mdO.element_type
        self.lse_dtype = mLSE.element_type
        self.dpsum_dtype = mdPsum.element_type
        self.dqaccum_dtype = mdQaccum.element_type
        self.dk_dtype = mdK.element_type
        self.dv_dtype = mdV.element_type
        self.ds_dtype = self.q_dtype

        self.enable_flashmask = cutlass.const_expr(flashmask_info is not None)

        if const_expr(self.dKV_postprocess):
            assert self.dk_dtype.width == 32, "Must accumulate dK in float precision for GQA"
            assert self.dv_dtype.width == 32, "Must accumulate dV in float precision for GQA"

        mdQaccum, mdK, mdV = [assume_tensor_aligned(t) for t in (mdQaccum, mdK, mdV)]

        # (b, s, n, h) --> (s, h, n, b) or (t, n, h) -> (t, h, n)
        QO_layout_transpose = [1, 3, 2, 0] if const_expr(mCuSeqlensQ is None) else [0, 2, 1]
        mQ, mdO = [layout_utils.select(t, mode=QO_layout_transpose) for t in (mQ, mdO)]

        KV_layout_transpose = [1, 3, 2, 0] if const_expr(mCuSeqlensK is None) else [0, 2, 1]
        mK, mV = [layout_utils.select(t, mode=KV_layout_transpose) for t in (mK, mV)]

        # (b, n, s) --> (s, n, b) or (n, t) --> (t, n)
        LSE_dPsum_dQaccum_transpose = [2, 1, 0] if const_expr(mCuSeqlensQ is None) else [1, 0]
        mLSE, mdPsum, mdQaccum = [
            layout_utils.select(t, mode=LSE_dPsum_dQaccum_transpose) for t in (mLSE, mdPsum, mdQaccum)
        ]
        if const_expr(not self.dKV_postprocess):
            layout_dKV_transpose = KV_layout_transpose
        else:
            layout_dKV_transpose = LSE_dPsum_dQaccum_transpose
        mdK, mdV = [layout_utils.select(t, mode=layout_dKV_transpose) for t in (mdK, mdV)]
        # (s, h, n, b) --> (h, s, n, b) or (t, h, n) -> (h, t, b)
        dO_transpose = [1, 0, 2, 3] if const_expr(mCuSeqlensQ is None) else [1, 0, 2]
        mdO = layout_utils.select(mdO, mode=dO_transpose)

        # Transposes for 2-CTA K/Q paths (Q follows Q seqlens, K follows K seqlens)
        transpose_sh_q = dO_transpose
        transpose_sh_k = [1, 0, 2, 3] if const_expr(mCuSeqlensK is None) else [1, 0, 2]

        semaphore_transpose = [2, 3, 1, 0]  # (b, n, block, stage) -> (block, stage, n, b)
        if const_expr(self.deterministic):
            assert mdQ_semaphore is not None
            mdQ_semaphore = layout_utils.select(mdQ_semaphore, mode=semaphore_transpose)

        if const_expr(self.deterministic and (self.qhead_per_kvhead > 1 or self.dKV_postprocess)):
            assert mdK_semaphore is not None
            assert mdV_semaphore is not None
            mdK_semaphore, mdV_semaphore = [
                layout_utils.select(t, mode=semaphore_transpose) for t in (mdK_semaphore, mdV_semaphore)
            ]
        else:
            mdK_semaphore = None
            mdV_semaphore = None

        self._setup_attributes()
        (
            self.tiled_mma_S,
            self.tiled_mma_dP,
            self.tiled_mma_dK,
            self.tiled_mma_dV,
            self.tiled_mma_dQ,
        ) = self._get_tiled_mma()
        self._setup_smem_layout()

        self.use_tma_store = not (self.qhead_per_kvhead == 1 and mCuSeqlensK is not None)
        # 256-both (d=dv=256) always routes dK/dV through the TMA store path, even in
        # the varlen (qhead==1 & cuseqlens) case that would otherwise pick epilogue_dKV.
        # This is a property of the both-config layout, NOT of D being split per se
        # (dv-only leaves use_tma_store at its default), so gate on is_split_both.
        # When the (split_d=T, split_dv=F) D-only config is added, decide explicitly
        # whether it also needs this override.
        if const_expr(self.is_split_both):
            self.use_tma_store = True

        self.cluster_shape_mnk = (*self.cluster_shape_mn, 1)
        self.cluster_layout_vmnk = cute.tiled_divide(
            cute.make_layout(self.cluster_shape_mnk),
            (self.tiled_mma_S.thr_id.shape,),
        )
        self.num_mcast_ctas_b = cute.size(self.cluster_layout_vmnk.shape[1])
        self.is_q_do_mcast = self.num_mcast_ctas_b > 1

        if const_expr(not self.dKV_postprocess):
            self.mdK_layout_enum = LayoutEnum.from_tensor(mdK)
            self.mdV_layout_enum = LayoutEnum.from_tensor(mdV)
            dK_major_mode = self.mdK_layout_enum.mma_major_mode()
            dV_major_mode = self.mdV_layout_enum.mma_major_mode()
            if const_expr(dK_major_mode != tcgen05.OperandMajorMode.K):
                raise RuntimeError("The layout of mdK is wrong")
            if const_expr(dV_major_mode != tcgen05.OperandMajorMode.K):
                raise RuntimeError("The layout of mdV is wrong")

        if const_expr(self.use_tma_store and not self.dKV_postprocess):
            tma_copy_op_dKV = cpasync.CopyBulkTensorTileS2GOp()
            tma_atom_dK, mdK_tma_tensor = cpasync.make_tiled_tma_atom(
                tma_copy_op_dKV,
                mdK,
                cute.select(self.sdK_layout, mode=[0, 1]),
                self.sdK_epi_tile,
                1,  # no mcast
            )
            tma_atom_dV, mdV_tma_tensor = cpasync.make_tiled_tma_atom(
                tma_copy_op_dKV,
                mdV,
                cute.select(self.sdV_layout, mode=[0, 1]),
                self.sdV_epi_tile,
                1,  # no mcast
            )
        else:
            mdV_tma_tensor = mdV
            mdK_tma_tensor = mdK
            tma_atom_dV = None
            tma_atom_dK = None

        if const_expr(not self.dKV_postprocess):
            thr_layout_r2s_dKV = cute.make_ordered_layout((128, 1), order=(1, 0))  # 128 threads
            val_layout_r2s_dKV = cute.make_ordered_layout(
                (1, 128 // self.dk_dtype.width), order=(1, 0)
            )  # 4 or 8 vals for 16 byte store
            copy_atom_r2s_dKV = cute.make_copy_atom(
                cute.nvgpu.CopyUniversalOp(),
                self.dk_dtype,
                num_bits_per_copy=128,
            )
            tiled_copy_r2s_dKV = cute.make_tiled_copy_tv(
                copy_atom_r2s_dKV, thr_layout_r2s_dKV, val_layout_r2s_dKV
            )
        else:
            tiled_copy_r2s_dKV = copy_utils.tiled_copy_1d(
                Float32, 128, num_copy_elems=128 // Float32.width
            )

        tma_load_op = cpasync.CopyBulkTensorTileG2SOp(self.cta_group)
        tma_load_op_multicast = cpasync.CopyBulkTensorTileG2SMulticastOp(self.cta_group)

        # S.T = K @ Q.T
        tma_atom_K, tma_tensor_K = cute.nvgpu.make_tiled_tma_atom_A(
            tma_load_op,
            mK,
            cute.select(self.sK_layout, mode=[0, 1, 2]),
            self.mma_tiler_kq,
            self.tiled_mma_S,
            self.cluster_layout_vmnk.shape,
        )
        Q_tma_op = sm100_utils_basic.cluster_shape_to_tma_atom_B(
            self.cluster_shape_mnk, self.tiled_mma_S.thr_id
        )
        tma_atom_Q, tma_tensor_Q = cute.nvgpu.make_tiled_tma_atom_B(
            # tma_load_op if const_expr(self.cluster_shape_mnk[0] == 1) else tma_load_op_multicast,
            Q_tma_op,
            mQ,
            cute.select(self.sQ_layout, mode=[0, 1, 2]),
            self.mma_tiler_kq,
            self.tiled_mma_S,
            self.cluster_layout_vmnk.shape,
        )
        # dP.T = V @ dO.T
        tma_atom_V, tma_tensor_V = cute.nvgpu.make_tiled_tma_atom_A(
            tma_load_op,
            mV,
            cute.select(self.sV_layout, mode=[0, 1, 2]),
            self.mma_tiler_vdo,
            self.tiled_mma_dP,
            self.cluster_layout_vmnk.shape,
        )
        dO_tma_op = sm100_utils_basic.cluster_shape_to_tma_atom_B(
            self.cluster_shape_mnk, self.tiled_mma_dV.thr_id
        )
        tma_atom_dO, tma_tensor_dO = cute.nvgpu.make_tiled_tma_atom_B(
            # tma_load_op if const_expr(self.cluster_shape_mnk[0] == 1) else tma_load_op_multicast,
            dO_tma_op,
            mdO,
            cute.select(self.sdO_layout, mode=[0, 1, 2]),
            self.mma_tiler_pdo,
            self.tiled_mma_dV,
            self.cluster_layout_vmnk.shape,
        )

        # ------------------------------------------------------------
        # 2-CTA
        # ------------------------------------------------------------
        tma_atom_dOt = tma_tensor_dOt = None
        if const_expr(self.use_2cta_instrs):
            tma_atom_dOt, tma_tensor_dOt = cute.nvgpu.make_tiled_tma_atom_B(
                dO_tma_op,
                layout_utils.select(mdO, mode=transpose_sh_q),
                cute.select(self.sdOt_layout, mode=[0, 1, 2]),
                self.mma_tiler_vdo,
                self.tiled_mma_dP,
                self.cluster_layout_vmnk.shape,
            )
        tma_atom_Qt = tma_tensor_Qt = None
        if const_expr(self.use_2cta_instrs):
            tma_atom_Qt, tma_tensor_Qt = cute.nvgpu.make_tiled_tma_atom_B(
                Q_tma_op,
                layout_utils.select(mQ, mode=transpose_sh_q),
                cute.select(self.sQt_layout, mode=[0, 1, 2]),
                self.mma_tiler_dsq,
                self.tiled_mma_dK,
                self.cluster_layout_vmnk.shape,
            )
        tma_atom_Kt = tma_tensor_Kt = None
        if const_expr(self.use_2cta_instrs):
            Kt_tma_op = sm100_utils_basic.cluster_shape_to_tma_atom_B(
                self.cluster_shape_mnk, self.tiled_mma_dQ.thr_id
            )
            tma_atom_Kt, tma_tensor_Kt = cute.nvgpu.make_tiled_tma_atom_B(
                Kt_tma_op,
                layout_utils.select(mK, mode=transpose_sh_k),
                cute.select(self.sKt_layout, mode=[0, 1, 2]),
                self.mma_tiler_dsk,
                self.tiled_mma_dQ,
                self.cluster_layout_vmnk.shape,
            )

        self.tma_copy_bytes = {
            name: self.cta_group_size
            * cute.size_in_bytes(mX.element_type, cute.select(layout, mode=[0, 1, 2]))
            for name, mX, layout in [
                ("Q", mQ, self.sQ_layout),
                ("K", mK, self.sK_layout),
                ("V", mV, self.sV_layout),
                ("dO", mdO, self.sdO_layout),
            ]
        }
        self.tma_copy_bytes["LSE"] = self.tile_m * Float32.width // 8
        self.tma_copy_bytes["dPsum"] = self.tile_m * Float32.width // 8
        self.tma_copy_bytes["dQ"] = self.tile_m * self.dQ_reduce_ncol * Float32.width // 8
        self.tma_copy_bytes["dKacc"] = self.tile_n * self.dK_reduce_ncol * Float32.width // 8
        self.tma_copy_bytes["dS"] = cute.size_in_bytes(self.ds_dtype, self.sdS_layout)
        self.tma_copy_bytes["sdS_xchg"] = self.tma_copy_bytes["dS"] // 2  # Half of dS for exchange

        # TileScheduler = SingleTileScheduler
        if const_expr(self.deterministic):
            TileScheduler = SingleTileLPTBwdScheduler
        else:
            TileScheduler = SingleTileScheduler
        # spt is disabled for 2-CTA temporarily
        self.spt = (
            self.is_causal and self.deterministic
        )
        tile_sched_args = TileSchedulerArguments(
            cute.ceil_div(cute.size(mK.shape[0]), self.cta_tiler[0]),
            cute.size(mQ.shape[2]),  # num_heads = num_query_heads
            cute.size(mK.shape[3]),
            1,  # num_splits
            cute.size(mQ.shape[0]),  # pass seqlen_q for seqlen_k
            mQ.shape[1],
            mV.shape[1],
            total_q=cute.size(mQ.shape[0]),
            tile_shape_mn=self.cta_tiler[:2],
            cluster_shape_mn=self.cluster_shape_mnk[:2],
            mCuSeqlensQ=None,
            mSeqUsedQ=None,
            qhead_per_kvhead_packgqa=1,
            element_size=self.k_dtype.width // 8,
            is_persistent=self.is_persistent,
            lpt=self.spt,
        )

        tile_sched_params = TileScheduler.to_underlying_arguments(tile_sched_args)
        self.tile_scheduler_cls = TileScheduler
        grid_dim = TileScheduler.get_grid_shape(tile_sched_params)
        # cute.printf("grid_dim = {}", grid_dim)

        # Compute allocation sizes for shared buffers that are reused
        # sQ is reused for sdK, sdO is reused for sdV
        sQ_alloc_bytes = max(
            cute.size_in_bytes(self.q_dtype, self.sQ_layout),
            cute.size_in_bytes(self.dk_dtype, self.sdK_layout),
        )
        sdO_alloc_bytes = max(
            cute.size_in_bytes(self.dv_dtype, self.sdV_layout),
            cute.size_in_bytes(self.do_dtype, self.sdO_layout),
        )
        # Sanity check that layouts fit in allocation
        sdV_bytes = cute.size_in_bytes(self.dv_dtype, self.sdV_layout)
        sdK_bytes = cute.size_in_bytes(self.dk_dtype, self.sdK_layout)
        assert sdV_bytes <= sdO_alloc_bytes, "sdV doesn't fit in sdO storage allocation"
        assert sdK_bytes <= sQ_alloc_bytes, "sdK doesn't fit in sQ storage allocation"
        # 2-CTA: sdV reuses sV, sdK reuses sK
        sV_bytes = cute.size_in_bytes(self.v_dtype, self.sV_layout)
        sK_bytes = cute.size_in_bytes(self.k_dtype, self.sK_layout)
        if const_expr(self.use_2cta_instrs):
            assert sdV_bytes <= sV_bytes, "sdV doesn't fit in sV storage allocation (2-CTA)"
            assert sdK_bytes <= sK_bytes, "sdK doesn't fit in sK storage allocation (2-CTA)"

        if const_expr(self.use_2cta_instrs):
            sQt_size = cute.cosize(self.sQt_layout) if const_expr(self.tile_hdim <= 128) else 0
            sdOt_size = cute.cosize(self.sdOt_layout) if const_expr(self.tile_hdim <= 128) else 0
            sdS_xchg_size = cute.cosize(self.sdS_xchg_layout) if const_expr(self.tile_hdim <= 128) else 0

            @cute.struct
            class SharedStorage:
                Q_mbar_ptr: cute.struct.MemRange[cutlass.Int64, 2 * self.Q_stage]
                dO_mbar_ptr: cute.struct.MemRange[cutlass.Int64, 2 * self.dO_stage]
                LSE_mbar_ptr: cute.struct.MemRange[cutlass.Int64, 2 * self.Q_stage]
                dPsum_mbar_ptr: cute.struct.MemRange[cutlass.Int64, 2 * self.dO_stage]
                S_mbar_ptr: cute.struct.MemRange[cutlass.Int64, 2 * self.single_stage]
                dP_mbar_ptr: cute.struct.MemRange[cutlass.Int64, 2 * self.single_stage]
                dS_mbar_ptr: cute.struct.MemRange[cutlass.Int64, 2 * self.single_stage]
                dKV_mbar_ptr: cute.struct.MemRange[cutlass.Int64, 2 * self.sdKVaccum_stage]
                dQ_mbar_ptr: cute.struct.MemRange[cutlass.Int64, 2]
                dQ_cluster_full_mbar_ptr: cute.struct.MemRange[
                    cutlass.Int64, self.dQaccum_reduce_stage // 2
                ]
                dQ_cluster_empty_mbar_ptr: cute.struct.MemRange[
                    cutlass.Int64, self.dQaccum_reduce_stage // 2
                ]
                tmem_holding_buf: Int32
                tmem_dealloc_mbar_ptr: cute.struct.MemRange[cutlass.Int64, 1]
                flashmask_loaded_mbar_ptr: cute.struct.MemRange[cutlass.Int64, 1]
                sFM_max_min_ptr: cute.struct.MemRange[cutlass.Int32, 8]

                # 2-CTA
                Qt_mbar_ptr: cute.struct.MemRange[cutlass.Int64, 2 * self.Q_stage]
                Kt_mbar_ptr: cute.struct.MemRange[cutlass.Int64, 2 * self.single_stage]
                dS_cluster_empty_mbar_ptr: cutlass.Int64
                dS_cluster_full_mbar_ptr: cutlass.Int64
                dS_cluster_leader_mbar_ptr: cutlass.Int64
                tmem_cluster_mbar_ptr: cutlass.Int64
                dQaccum_empty_mbar_ptr: cutlass.Int64

                sQ: cute.struct.Align[
                    cute.struct.MemRange[self.q_dtype, cute.cosize(self.sQ_layout)],
                    self.buffer_align_bytes,
                ]
                sK: cute.struct.Align[
                    cute.struct.MemRange[self.k_dtype, cute.cosize(self.sK_layout)],
                    self.buffer_align_bytes,
                ]
                sV: cute.struct.Align[
                    cute.struct.MemRange[self.v_dtype, cute.cosize(self.sV_layout)],
                    self.buffer_align_bytes,
                ]
                sdO: cute.struct.Align[
                    cute.struct.MemRange[self.do_dtype, cute.cosize(self.sdO_layout)],
                    self.buffer_align_bytes,
                ]
                sQt: cute.struct.Align[
                    cute.struct.MemRange[self.q_dtype, sQt_size],
                    self.buffer_align_bytes,
                ]
                sdOt: cute.struct.Align[
                    cute.struct.MemRange[self.do_dtype, sdOt_size],
                    self.buffer_align_bytes,
                ]
                sdS_xchg: cute.struct.Align[
                    cute.struct.MemRange[self.ds_dtype, sdS_xchg_size],
                    self.buffer_align_bytes,
                ]
                sKt: cute.struct.Align[
                    cute.struct.MemRange[self.k_dtype, cute.cosize(self.sKt_layout)],
                    self.buffer_align_bytes,
                ]
                sdS: cute.struct.Align[
                    cute.struct.MemRange[self.ds_dtype, cute.cosize(self.sdSt_layout)],
                    self.buffer_align_bytes,
                ]
                sLSE: cute.struct.Align[
                    cute.struct.MemRange[self.lse_dtype, cute.cosize(self.sLSE_layout)],
                    128,
                ]
                sdPsum: cute.struct.Align[
                    cute.struct.MemRange[self.dpsum_dtype, cute.cosize(self.sdPsum_layout)],
                    128,
                ]
                sdQaccum: cute.struct.Align[
                    cute.struct.MemRange[self.dqaccum_dtype, cute.cosize(self.sdQaccum_layout)],
                    self.buffer_align_bytes if sdS_xchg_size == 0 else 128,
                ]
                sStartEndRowIndices: cute.struct.Align[
                    cute.struct.MemRange[self.startend_row_indices_dtype, cute.cosize(self.sStartEndRowIndices_layout)],
                    64,
                ]
        else:

            @cute.struct
            class SharedStorage:
                Q_mbar_ptr: cute.struct.MemRange[cutlass.Int64, 2 * self.Q_stage]
                dO_mbar_ptr: cute.struct.MemRange[cutlass.Int64, 2 * self.dO_stage]
                LSE_mbar_ptr: cute.struct.MemRange[cutlass.Int64, 2 * self.Q_stage]
                dPsum_mbar_ptr: cute.struct.MemRange[cutlass.Int64, 2 * self.dO_stage]
                S_mbar_ptr: cute.struct.MemRange[cutlass.Int64, 2 * self.single_stage]
                dP_mbar_ptr: cute.struct.MemRange[cutlass.Int64, 2 * self.single_stage]
                dS_mbar_ptr: cute.struct.MemRange[cutlass.Int64, 2 * self.single_stage]
                dKV_mbar_ptr: cute.struct.MemRange[cutlass.Int64, 2 * self.sdKVaccum_stage]
                dQ_mbar_ptr: cute.struct.MemRange[cutlass.Int64, 2]
                dQ_cluster_full_mbar_ptr: cute.struct.MemRange[
                    cutlass.Int64, self.dQaccum_reduce_stage // 2
                ]
                dQ_cluster_empty_mbar_ptr: cute.struct.MemRange[
                    cutlass.Int64, self.dQaccum_reduce_stage // 2
                ]
                tmem_holding_buf: Int32
                tmem_dealloc_mbar_ptr: cute.struct.MemRange[cutlass.Int64, 1]
                flashmask_loaded_mbar_ptr: cute.struct.MemRange[cutlass.Int64, 1]
                sFM_max_min_ptr: cute.struct.MemRange[cutlass.Int32, 8]

                sdPsum: cute.struct.Align[
                    cute.struct.MemRange[self.dpsum_dtype, cute.cosize(self.sdPsum_layout)],
                    128,
                ]

                # Smem tensors
                # sQ is reused for sdK which in the non-MHA case needs float32
                sQ: cute.struct.Align[
                    cute.struct.MemRange[cute.Uint8, sQ_alloc_bytes],
                    self.buffer_align_bytes,
                ]
                sK: cute.struct.Align[
                    cute.struct.MemRange[self.k_dtype, cute.cosize(self.sK_layout)],
                    self.buffer_align_bytes,
                ]
                sV: cute.struct.Align[
                    cute.struct.MemRange[self.v_dtype, cute.cosize(self.sV_layout)],
                    self.buffer_align_bytes,
                ]
                # sdO is reused for sdV which in the non-MHA case needs float32
                sdO: cute.struct.Align[
                    cute.struct.MemRange[cute.Uint8, sdO_alloc_bytes],
                    self.buffer_align_bytes,
                ]
                sdQaccum: cute.struct.Align[
                    cute.struct.MemRange[self.dqaccum_dtype, cute.cosize(self.sdQaccum_layout)],
                    self.buffer_align_bytes,
                ]
                sdS: cute.struct.Align[
                    cute.struct.MemRange[self.ds_dtype, cute.cosize(self.sdSt_layout)],
                    128,
                ]
                sLSE: cute.struct.Align[
                    cute.struct.MemRange[self.lse_dtype, cute.cosize(self.sLSE_layout)],
                    128,
                ]
                sStartEndRowIndices: cute.struct.Align[
                    cute.struct.MemRange[self.startend_row_indices_dtype, cute.cosize(self.sStartEndRowIndices_layout)],
                    64,
                ]

        self.shared_storage = SharedStorage

        LOG2_E = math.log2(math.e)
        softmax_scale_log2 = softmax_scale * LOG2_E

        self.kernel(
            tma_tensor_Q,
            tma_tensor_Qt,
            tma_tensor_K,
            tma_tensor_Kt,
            tma_tensor_V,
            mLSE,
            mdPsum,
            tma_tensor_dO,
            tma_tensor_dOt,
            mdV,
            mdK,
            mdQaccum,
            mdV_tma_tensor,
            mdK_tma_tensor,
            mdQ_semaphore,
            mdK_semaphore,
            mdV_semaphore,
            tma_atom_Q,
            tma_atom_Qt,
            tma_atom_K,
            tma_atom_Kt,
            tma_atom_V,
            tma_atom_dO,
            tma_atom_dOt,
            tma_atom_dV,
            tma_atom_dK,
            flashmask_info,
            self.sQ_layout,
            self.sQt_layout,
            self.sK_layout,
            self.sKt_layout,
            self.sV_layout,
            self.sLSE_layout,
            self.sdPsum_layout,
            self.sdO_layout,
            self.sdOt_layout,
            self.sdSt_layout,
            self.sdS_layout,
            self.sdS_xchg_layout,
            self.sdQaccum_layout,
            self.sdK_layout,
            self.sdV_layout,
            self.tP_layout,
            self.tdS_layout,
            self.sStartEndRowIndices_layout,
            self.tiled_mma_S,
            self.tiled_mma_dP,
            self.tiled_mma_dV,
            self.tiled_mma_dK,
            self.tiled_mma_dQ,
            tiled_copy_r2s_dKV,
            softmax_scale,
            softmax_scale_log2,
            tile_sched_params,
        ).launch(
            grid=grid_dim,
            block=[self.threads_per_cta, 1, 1],
            cluster=self.cluster_shape_mnk if cute.size(self.cluster_shape_mnk) > 1 else None,
            smem=self.shared_storage.size_in_bytes(),
            stream=stream,
            min_blocks_per_mp=1,
        )

    @cute.kernel
    def kernel(
        self,
        mQ: cute.Tensor,
        mQt: Optional[cute.Tensor],
        mK: cute.Tensor,
        mKt: Optional[cute.Tensor],
        mV: cute.Tensor,
        mLSE: cute.Tensor,
        mdPsum: cute.Tensor,
        mdO: cute.Tensor,
        mdOt: Optional[cute.Tensor],
        mdV: cute.Tensor,
        mdK: cute.Tensor,
        mdQaccum: cute.Tensor,
        mdV_tma_tensor: Optional[cute.Tensor],
        mdK_tma_tensor: Optional[cute.Tensor],
        mdQ_semaphore: Optional[cute.Tensor],
        mdK_semaphore: Optional[cute.Tensor],
        mdV_semaphore: Optional[cute.Tensor],
        tma_atom_Q: cute.CopyAtom,
        tma_atom_Qt: Optional[cute.CopyAtom],
        tma_atom_K: cute.CopyAtom,
        tma_atom_Kt: Optional[cute.CopyAtom],
        tma_atom_V: cute.CopyAtom,
        tma_atom_dO: cute.CopyAtom,
        tma_atom_dOt: Optional[cute.CopyAtom],
        tma_atom_dV: Optional[cute.CopyAtom],
        tma_atom_dK: Optional[cute.CopyAtom],
        flashmask_info: Optional[FlashMaskInfo],
        sQ_layout: cute.ComposedLayout,
        sQt_layout: cute.ComposedLayout,
        sK_layout: cute.ComposedLayout,
        sKt_layout: cute.ComposedLayout,
        sV_layout: cute.ComposedLayout,
        sLSE_layout: cute.Layout,
        sdPsum_layout: cute.Layout,
        sdO_layout: cute.ComposedLayout,
        sdOt_layout: cute.ComposedLayout,
        sdSt_layout: cute.ComposedLayout,
        sdS_layout: cute.ComposedLayout,
        sdS_xchg_layout: cute.Layout,
        sdQaccum_layout: cute.Layout,
        sdK_layout: cute.ComposedLayout | cute.Layout,
        sdV_layout: cute.ComposedLayout | cute.Layout,
        tP_layout: cute.ComposedLayout,
        tdS_layout: cute.ComposedLayout,
        sStartEndRowIndices_layout: cute.Layout,
        tiled_mma_S: cute.TiledMma,
        tiled_mma_dP: cute.TiledMma,
        tiled_mma_dV: cute.TiledMma,
        tiled_mma_dK: cute.TiledMma,
        tiled_mma_dQ: cute.TiledMma,
        tiled_copy_r2s_dKV: cute.TiledCopy,
        softmax_scale: cutlass.Float32,
        softmax_scale_log2: cutlass.Float32,
        tile_sched_params: ParamsBase,
    ):
        warp_idx = cute.arch.make_warp_uniform(cute.arch.warp_idx())
        bidx, _, _ = cute.arch.block_idx()
        mma_tile_coord_v = bidx % self.cta_group_size
        is_leader_cta = mma_tile_coord_v == 0
        cta_rank_in_cluster = cute.arch.make_warp_uniform(cute.arch.block_idx_in_cluster())

        # Prefetch tma descriptor
        if warp_idx == self.load_warp_id:
            with cute.arch.elect_one():
                cpasync.prefetch_descriptor(tma_atom_Q)
                cpasync.prefetch_descriptor(tma_atom_K)
                cpasync.prefetch_descriptor(tma_atom_V)
                cpasync.prefetch_descriptor(tma_atom_dO)
                if const_expr(tma_atom_dV is not None):
                    cpasync.prefetch_descriptor(tma_atom_dV)
                if const_expr(tma_atom_dK is not None):
                    cpasync.prefetch_descriptor(tma_atom_dK)
                if const_expr(tma_atom_Qt is not None):
                    cpasync.prefetch_descriptor(tma_atom_Qt)
                if const_expr(tma_atom_Kt is not None):
                    cpasync.prefetch_descriptor(tma_atom_Kt)
                if const_expr(tma_atom_dOt is not None):
                    cpasync.prefetch_descriptor(tma_atom_dOt)

        cluster_layout_vmnk = cute.tiled_divide(
            cute.make_layout(self.cluster_shape_mnk),
            (tiled_mma_S.thr_id.shape,),
        )

        # Alloc
        smem = cutlass.utils.SmemAllocator()
        storage = smem.allocate(self.shared_storage)

        tmem_dealloc_mbar_ptr = storage.tmem_dealloc_mbar_ptr.data_ptr()
        flashmask_loaded_mbar_ptr = storage.flashmask_loaded_mbar_ptr.data_ptr()
        dQ_cluster_full_mbar_ptr = storage.dQ_cluster_full_mbar_ptr.data_ptr()
        dQ_cluster_empty_mbar_ptr = storage.dQ_cluster_empty_mbar_ptr.data_ptr()

        if const_expr(self.use_2cta_instrs):
            dS_cluster_full_mbar_ptr = storage.dS_cluster_full_mbar_ptr
            dS_cluster_empty_mbar_ptr = storage.dS_cluster_empty_mbar_ptr
            dS_cluster_leader_mbar_ptr = storage.dS_cluster_leader_mbar_ptr
            tmem_cluster_mbar_ptr = storage.tmem_cluster_mbar_ptr
            dQaccum_empty_mbar_ptr = storage.dQaccum_empty_mbar_ptr
        else:
            dS_cluster_full_mbar_ptr = None
            dS_cluster_empty_mbar_ptr = None
            dS_cluster_leader_mbar_ptr = None
            tmem_cluster_mbar_ptr = None
            dQaccum_empty_mbar_ptr = None

        # Barrier initialization
        if warp_idx == 1:
            cute.arch.mbarrier_init(
                tmem_dealloc_mbar_ptr,
                cute.arch.WARP_SIZE
                * (len(self.compute_warp_ids) + len(self.reduce_warp_ids)),
            )
            cute.arch.mbarrier_init(
                flashmask_loaded_mbar_ptr, cute.arch.WARP_SIZE
            )
        if const_expr(self.use_2cta_instrs):
            if warp_idx == 1:
                cute.arch.mbarrier_init(
                    tmem_cluster_mbar_ptr, cute.arch.WARP_SIZE * len([self.mma_warp_id])
                )
            if const_expr(self.tile_hdim == 192):
                if warp_idx == 2:
                    cute.arch.mbarrier_init(
                        dQaccum_empty_mbar_ptr,
                        len(self.reduce_warp_ids),
                    )
            if warp_idx == 4:
                cute.arch.mbarrier_init(dS_cluster_full_mbar_ptr, 1)
                cute.arch.mbarrier_init(dS_cluster_empty_mbar_ptr, 1)
                cute.arch.mbarrier_init(dS_cluster_leader_mbar_ptr, 2)

        if const_expr(self.cluster_reduce_dQ):
            if warp_idx == 4:
                for i in range(self.dQaccum_reduce_stage // 2):
                    cute.arch.mbarrier_init(dQ_cluster_full_mbar_ptr + i, 1)
                    cute.arch.mbarrier_init(dQ_cluster_empty_mbar_ptr + i, 1)

        # UMMA producers and AsyncThread consumers
        pipeline_producer_group_MMA_AsyncThread = cutlass.pipeline.CooperativeGroup(
            cutlass.pipeline.Agent.Thread, len([self.mma_warp_id])
        )
        # Only 1 thread per warp will signal
        pipeline_consumer_group_MMA_AsyncThread = cutlass.pipeline.CooperativeGroup(
            cutlass.pipeline.Agent.Thread, len(self.compute_warp_ids) * self.cta_group_size
        )
        pipeline_S_P = cutlass.pipeline.PipelineUmmaAsync.create(
            num_stages=1,
            producer_group=pipeline_producer_group_MMA_AsyncThread,
            consumer_group=pipeline_consumer_group_MMA_AsyncThread,
            barrier_storage=storage.S_mbar_ptr.data_ptr(),
            cta_layout_vmnk=cluster_layout_vmnk,
        )
        pipeline_dP = cutlass.pipeline.PipelineUmmaAsync.create(
            num_stages=1,
            producer_group=pipeline_producer_group_MMA_AsyncThread,
            consumer_group=pipeline_consumer_group_MMA_AsyncThread,
            barrier_storage=storage.dP_mbar_ptr.data_ptr(),
            cta_layout_vmnk=cluster_layout_vmnk,
        )
        pipeline_dKV = cutlass.pipeline.PipelineUmmaAsync.create(
            num_stages=2,
            producer_group=pipeline_producer_group_MMA_AsyncThread,
            consumer_group=pipeline_consumer_group_MMA_AsyncThread,
            barrier_storage=storage.dKV_mbar_ptr.data_ptr(),
            cta_layout_vmnk=cluster_layout_vmnk,
        )
        pipeline_consumer_group_MMA_AsyncThread_dQ = cutlass.pipeline.CooperativeGroup(
            cutlass.pipeline.Agent.Thread,
            len(self.reduce_warp_ids) * self.cta_group_size,
        )  # Compute
        pipeline_dQ = cutlass.pipeline.PipelineUmmaAsync.create(
            num_stages=1,
            producer_group=pipeline_producer_group_MMA_AsyncThread,
            consumer_group=pipeline_consumer_group_MMA_AsyncThread_dQ,
            barrier_storage=storage.dQ_mbar_ptr.data_ptr(),
            cta_layout_vmnk=cluster_layout_vmnk,
        )

        # AsyncThread producers and UMMA consumers
        # Only 1 thread per warp will signal
        pipeline_PdS_producer_group = cutlass.pipeline.CooperativeGroup(
            cutlass.pipeline.Agent.Thread,
            len(self.compute_warp_ids) * self.cta_group_size,
        )  # Compute
        pipeline_PdS_consumer_group = cutlass.pipeline.CooperativeGroup(
            cutlass.pipeline.Agent.Thread, len([self.mma_warp_id])
        )  # MMA
        pipeline_dS = cutlass.pipeline.PipelineAsyncUmma.create(
            num_stages=1,
            producer_group=pipeline_PdS_producer_group,
            consumer_group=pipeline_PdS_consumer_group,
            barrier_storage=storage.dS_mbar_ptr.data_ptr(),
            cta_layout_vmnk=cluster_layout_vmnk,
        )

        # TMA producer and UMMA consumers
        pipeline_producer_group = cutlass.pipeline.CooperativeGroup(
            cutlass.pipeline.Agent.Thread, len([self.load_warp_id])
        )
        # The arrive count is the number of mcast size
        pipeline_consumer_group = cutlass.pipeline.CooperativeGroup(
            cutlass.pipeline.Agent.Thread, len([self.mma_warp_id]) * self.num_mcast_ctas_b
        )
        pipeline_consumer_group_compute = cutlass.pipeline.CooperativeGroup(
            # cutlass.pipeline.Agent.Thread, len(self.compute_warp_ids) * self.num_mcast_ctas_b
            cutlass.pipeline.Agent.Thread,
            len(self.compute_warp_ids) * 1,
        )
        pipeline_LSE = cutlass.pipeline.PipelineTmaAsync.create(
            barrier_storage=storage.LSE_mbar_ptr.data_ptr(),
            num_stages=self.Q_stage,
            producer_group=pipeline_producer_group,
            consumer_group=pipeline_consumer_group_compute,
            tx_count=self.tma_copy_bytes["LSE"],
            # cta_layout_vmnk=cluster_layout_vmnk,
            defer_sync=True,
        )
        pipeline_dPsum = cutlass.pipeline.PipelineTmaAsync.create(
            barrier_storage=storage.dPsum_mbar_ptr.data_ptr(),
            num_stages=self.dO_stage,
            producer_group=pipeline_producer_group,
            consumer_group=pipeline_consumer_group_compute,
            tx_count=self.tma_copy_bytes["dPsum"],
            # cta_layout_vmnk=cluster_layout_vmnk,
            defer_sync=True,
        )
        pipeline_Q = pipeline.PipelineTmaUmma.create(
            barrier_storage=storage.Q_mbar_ptr.data_ptr(),
            num_stages=self.Q_stage,
            producer_group=pipeline_producer_group,
            consumer_group=pipeline_consumer_group,
            tx_count=self.tma_copy_bytes["Q"],
            cta_layout_vmnk=cluster_layout_vmnk,
            defer_sync=True,
        )

        if const_expr(self.use_2cta_instrs):
            if const_expr(self.tile_hdim == 192):
                pipeline_Qt = pipeline_Q
            else:
                pipeline_Qt = pipeline.PipelineTmaUmma.create(
                    barrier_storage=storage.Qt_mbar_ptr.data_ptr(),
                    num_stages=self.Q_stage,
                    producer_group=pipeline_producer_group,
                    consumer_group=pipeline_consumer_group,
                    tx_count=self.tma_copy_bytes["Q"],
                    cta_layout_vmnk=cluster_layout_vmnk,
                    defer_sync=True,
                )
            pipeline_Kt = pipeline.PipelineTmaUmma.create(
                barrier_storage=storage.Kt_mbar_ptr.data_ptr(),
                num_stages=self.single_stage,
                producer_group=pipeline_producer_group,
                consumer_group=pipeline_consumer_group,
                tx_count=self.tma_copy_bytes["K"],
                cta_layout_vmnk=cluster_layout_vmnk,
                defer_sync=True,
            )
        else:
            pipeline_Qt = pipeline_Kt = pipeline_Q

        pipeline_dO = pipeline.PipelineTmaUmma.create(
            barrier_storage=storage.dO_mbar_ptr.data_ptr(),
            num_stages=self.dO_stage,
            producer_group=pipeline_producer_group,
            consumer_group=pipeline_consumer_group,
            tx_count=self.tma_copy_bytes["dO"],
            cta_layout_vmnk=cluster_layout_vmnk,
            defer_sync=False,
        )

        sQ = storage.sQ.get_tensor(sQ_layout.outer, swizzle=sQ_layout.inner, dtype=self.q_dtype)
        if const_expr(self.use_2cta_instrs and self.tile_hdim <= 128):
            sQt = storage.sQt.get_tensor(
                sQt_layout.outer, swizzle=sQt_layout.inner, dtype=self.q_dtype
            )
        else:
            sQt = cute.make_tensor(
                cute.recast_ptr(sQ.iterator, sQt_layout.inner, dtype=self.q_dtype), sQt_layout.outer
            )
        sK = storage.sK.get_tensor(sK_layout.outer, swizzle=sK_layout.inner)
        if const_expr(self.use_2cta_instrs):
            sKt = storage.sKt.get_tensor(sKt_layout.outer, swizzle=sKt_layout.inner)
        else:
            sKt = cute.make_tensor(cute.recast_ptr(sK.iterator, sKt_layout.inner), sKt_layout.outer)
        sV = storage.sV.get_tensor(sV_layout.outer, swizzle=sV_layout.inner)
        sdSt = storage.sdS.get_tensor(sdSt_layout.outer, swizzle=sdSt_layout.inner)
        sdS = cute.make_tensor(cute.recast_ptr(sdSt.iterator, sdS_layout.inner), sdS_layout.outer)

        if const_expr(self.use_2cta_instrs):
            if const_expr(self.tile_hdim <= 128):
                sdS_xchg = storage.sdS_xchg.get_tensor(sdS_xchg_layout)
            else:
                sdS_xchg = storage.sdQaccum.get_tensor(sdS_xchg_layout, dtype=self.ds_dtype)
        else:
            sdS_xchg = None

        sdO = storage.sdO.get_tensor(sdO_layout.outer, swizzle=sdO_layout.inner, dtype=self.do_dtype)
        if const_expr(self.use_2cta_instrs and self.tile_hdim <= 128):
            sdOt = storage.sdOt.get_tensor(
                sdOt_layout.outer, swizzle=sdOt_layout.inner, dtype=self.do_dtype
            )
        else:
            sdOt = cute.make_tensor(
                cute.recast_ptr(sdO.iterator, sdOt_layout.inner, dtype=self.do_dtype),
                sdOt_layout.outer,
            )

        sLSE = storage.sLSE.get_tensor(sLSE_layout)
        sdPsum = storage.sdPsum.get_tensor(sdPsum_layout)
        if const_expr(self.use_2cta_instrs):
            if const_expr(not self.dKV_postprocess):
                sdV = storage.sV.get_tensor(
                    sdV_layout.outer, swizzle=sdV_layout.inner, dtype=self.dv_dtype
                )
                sdK = storage.sK.get_tensor(
                    sdK_layout.outer, swizzle=sdK_layout.inner, dtype=self.dk_dtype
                )
            else:
                sdV = storage.sV.get_tensor(sdV_layout, dtype=self.dv_dtype)
                sdK = storage.sK.get_tensor(sdK_layout, dtype=self.dk_dtype)
        elif const_expr(not self.dKV_postprocess):
            sdV = storage.sdO.get_tensor(
                sdV_layout.outer, swizzle=sdV_layout.inner, dtype=self.dv_dtype
            )
            sdK = storage.sQ.get_tensor(
                sdK_layout.outer, swizzle=sdK_layout.inner, dtype=self.dk_dtype
            )
        else:
            sdV = storage.sdO.get_tensor(sdV_layout, dtype=self.dv_dtype)
            sdK = storage.sQ.get_tensor(sdK_layout, dtype=self.dk_dtype)

        # Buffer sizing is guaranteed by max(...) in SharedStorage declarations
        # for both sQ (reused as sdK) and sdO (reused as sdV)
        sdQaccum = storage.sdQaccum.get_tensor(sdQaccum_layout)
        sStartEndRowIndices = storage.sStartEndRowIndices.get_tensor(sStartEndRowIndices_layout)
        sFM_max_min = cute.make_tensor(storage.sFM_max_min_ptr.data_ptr(), cute.make_layout((cutlass.Int32(8)), stride=(cutlass.Int32(1))))

        # TMEM
        # This is a fake tensor, by right need to retrieve tmem_ptr. But we know that we always
        # request 512 columns of tmem, so we know that it starts at 0.
        tmem_ptr = cute.make_ptr(Float32, 0, mem_space=cute.AddressSpace.tmem, assumed_align=16)
        # S
        thr_mma_S = tiled_mma_S.get_slice(mma_tile_coord_v)
        Sacc_shape = thr_mma_S.partition_shape_C(self.mma_tiler_kq[:2])  # (M, N)
        tStS = thr_mma_S.make_fragment_C(Sacc_shape)
        # (MMA, MMA_M, MMA_N)
        tStS = cute.make_tensor(tmem_ptr + self.tmem_S_offset, tStS.layout)
        # dP
        thr_mma_dP = tiled_mma_dP.get_slice(mma_tile_coord_v)
        dPacc_shape = thr_mma_dP.partition_shape_C(self.mma_tiler_vdo[:2])
        tdPtdP = thr_mma_dP.make_fragment_C(dPacc_shape)
        tdPtdP = cute.make_tensor(tmem_ptr + self.tmem_dP_offset, tdPtdP.layout)
        # dV
        thr_mma_dV = tiled_mma_dV.get_slice(mma_tile_coord_v)
        dvacc_shape = thr_mma_dV.partition_shape_C(self.mma_tiler_pdo[:2])
        tdVtdV = thr_mma_dV.make_fragment_C(dvacc_shape)
        tdVtdV = cute.make_tensor(tmem_ptr + self.tmem_dV_offset, tdVtdV.layout)
        if const_expr(self.is_split_dv):
            tdVtdV_high = cute.make_tensor(
                tmem_ptr + self.tmem_dV_offset + self.half_hdimv, tdVtdV.layout
            )
        else:
            tdVtdV_high = tdVtdV
        if const_expr(self.debug_print):
            if cute.arch.thread_idx()[0] == 0 and cute.arch.block_idx()[0] == 0:
                cute.printf(
                    "[DBG-setup] is_split_d=%d is_split_dv=%d dV_off=%d half_hdimv=%d tdV=%d tdV_high=%d diff=%d",
                    1 if self.is_split_d else 0,
                    1 if self.is_split_dv else 0,
                    self.tmem_dV_offset,
                    self.half_hdimv,
                    tdVtdV.iterator.toint(),
                    tdVtdV_high.iterator.toint(),
                    tdVtdV_high.iterator.toint() - tdVtdV.iterator.toint(),
                )

        tP = cute.make_tensor(
            cute.recast_ptr(tmem_ptr + self.tmem_P_offset, dtype=self.do_dtype), tP_layout.outer
        )
        # dK
        thr_mma_dK = tiled_mma_dK.get_slice(mma_tile_coord_v)
        dkacc_shape = thr_mma_dK.partition_shape_C(self.mma_tiler_dsq[:2])
        tdKtdK = thr_mma_dK.make_fragment_C(dkacc_shape)
        tdKtdK = cute.make_tensor(tmem_ptr + self.tmem_dK_offset, tdKtdK.layout)
        tdS = cute.make_tensor(
            cute.recast_ptr(tmem_ptr + self.tmem_dS_offset, dtype=self.ds_dtype), tdS_layout.outer
        )
        # dQ
        thr_mma_dQ = tiled_mma_dQ.get_slice(mma_tile_coord_v)
        dQacc_shape = thr_mma_dQ.partition_shape_C(self.mma_tiler_dsk[:2])
        tdQtdQ = thr_mma_dQ.make_fragment_C(dQacc_shape)
        tdQtdQ = cute.make_tensor(tmem_ptr + self.tmem_dQ_offset, tdQtdQ.layout)

        block_info = BlockInfo(
            self.tile_m,
            # self.tile_n,
            self.tile_n * self.cluster_shape_mnk[0],  # careful, this case is not very well-tested
            self.is_causal,
            self.is_local,
            False,  # is_split_kv
            None,
            None,
            qhead_per_kvhead_packgqa=1,
        )
        SeqlenInfoCls = partial(
            SeqlenInfoQK.create,
            seqlen_q_static=mQ.shape[0],
            seqlen_k_static=mK.shape[0],
            mCuSeqlensQ=None,
            mCuSeqlensK=None,
            mSeqUsedQ=None,
            mSeqUsedK=None,
        )
        TileSchedulerCls = partial(self.tile_scheduler_cls.create, tile_sched_params)

        # TODO: support local
        AttentionMaskCls = partial(
            AttentionMask,
            self.tile_m,
            self.tile_n * self.cta_group_size,
            swap_AB=True,
        )

        #  EMPTY
        # (15)
        if warp_idx == self.empty_warp_id:
            cute.arch.setmaxregister_decrease(self.num_regs_empty)

        #  EPI / RELAY
        # (14)
        if warp_idx == self.relay_warp_id:
            if const_expr(self.use_2cta_instrs):
                cute.arch.setmaxregister_decrease(self.num_regs_mma)
                self.relay(
                    dS_cluster_full_mbar_ptr,
                    dS_cluster_empty_mbar_ptr,
                    dS_cluster_leader_mbar_ptr,
                    cluster_layout_vmnk,
                    block_info,
                    SeqlenInfoCls,
                    TileSchedulerCls,
                )
            else:
                cute.arch.setmaxregister_decrease(self.num_regs_empty)

        #  LOAD
        # (13)
        if warp_idx == self.load_warp_id:
            cute.arch.setmaxregister_decrease(self.num_regs_load)
            self.load(
                thr_mma_S,
                thr_mma_dP,
                thr_mma_dV,
                thr_mma_dK,
                thr_mma_dQ,
                mQ,
                mK,
                mKt,
                mV,
                mdO,
                mQt,
                mdOt,
                mLSE,
                mdPsum,
                sQ,
                sK,
                sKt,
                sV,
                sdO,
                sQt,
                sdOt,
                sLSE,
                sdPsum,
                tma_atom_Q,
                tma_atom_K,
                tma_atom_Kt,
                tma_atom_V,
                tma_atom_dO,
                tma_atom_Qt,
                tma_atom_dOt,
                pipeline_Q,
                pipeline_Qt,
                pipeline_Kt,
                pipeline_dO,
                pipeline_LSE,
                pipeline_dPsum,
                cluster_layout_vmnk,
                block_info,
                SeqlenInfoCls,
                TileSchedulerCls,
                flashmask_info,
                sStartEndRowIndices,
                sFM_max_min,
                flashmask_loaded_mbar_ptr,
            )

        #  MMA
        # (12)
        if warp_idx == self.mma_warp_id:
            cute.arch.setmaxregister_decrease(self.num_regs_mma)

            # Alloc tmem buffer
            tmem_alloc_cols = Int32(self.tmem_alloc_cols)
            cute.arch.alloc_tmem(
                tmem_alloc_cols, storage.tmem_holding_buf, is_two_cta=self.use_2cta_instrs
            )
            cute.arch.sync_warp()

            self.mma(
                tiled_mma_S,
                tiled_mma_dP,
                tiled_mma_dV,
                tiled_mma_dK,
                tiled_mma_dQ,
                sQ,
                sQt,
                sK,
                sV,
                sdO,
                sdOt,
                sdSt,
                sdS,
                sKt,
                tP,
                tdS,
                tStS,
                tdPtdP,
                tdVtdV,
                tdVtdV_high,
                tdKtdK,
                tdQtdQ,
                dS_cluster_full_mbar_ptr,
                dS_cluster_empty_mbar_ptr,
                dS_cluster_leader_mbar_ptr,
                dQaccum_empty_mbar_ptr,
                pipeline_Q,
                pipeline_Q.make_consumer(),
                pipeline_Qt,
                pipeline_Kt,
                pipeline_dO,
                pipeline_S_P,
                pipeline_dS,
                pipeline_dKV,
                pipeline_dP,
                pipeline_dQ,
                block_info,
                SeqlenInfoCls,
                TileSchedulerCls,
                flashmask_info,
                sFM_max_min,
                flashmask_loaded_mbar_ptr,
                is_leader_cta,
            )
            cute.arch.relinquish_tmem_alloc_permit(is_two_cta=self.use_2cta_instrs)
            tmem_ptr = cute.arch.retrieve_tmem_ptr(
                Float32, alignment=16, ptr_to_buffer_holding_addr=storage.tmem_holding_buf
            )
            cute.arch.mbarrier_wait(tmem_dealloc_mbar_ptr, 0)

            if const_expr(self.use_2cta_instrs):
                cute.arch.mbarrier_arrive(tmem_cluster_mbar_ptr, cta_rank_in_cluster ^ 1)
                cute.arch.mbarrier_wait(tmem_cluster_mbar_ptr, 0)

            tmem_alloc_cols = Int32(self.tmem_alloc_cols)
            cute.arch.dealloc_tmem(tmem_ptr, tmem_alloc_cols, is_two_cta=self.use_2cta_instrs)

        # Compute
        # (4, 5, 6, 7, 8, 9, 10, 11) --> 8 warps
        if warp_idx >= self.compute_warp_ids[0] and warp_idx <= self.compute_warp_ids[-1]:
            cute.arch.setmaxregister_increase(self.num_regs_compute)  # 8 warps
            self.compute_loop(
                thr_mma_S,
                thr_mma_dP,
                thr_mma_dV,
                thr_mma_dK,
                tStS,
                tdPtdP,
                tdVtdV,
                tdKtdK,
                sLSE,
                sdPsum,
                mdV,
                mdK,
                sdS,
                sdS_xchg,
                pipeline_LSE,
                pipeline_dPsum,
                pipeline_S_P,
                pipeline_dS,
                pipeline_dKV,
                pipeline_dP,
                dS_cluster_empty_mbar_ptr,
                dS_cluster_full_mbar_ptr,
                dQaccum_empty_mbar_ptr,
                softmax_scale,
                softmax_scale_log2,
                block_info,
                SeqlenInfoCls,
                AttentionMaskCls,
                TileSchedulerCls,
                sdV,
                sdK,
                mdV_tma_tensor,
                mdK_tma_tensor,
                tma_atom_dV,
                tma_atom_dK,
                tiled_copy_r2s_dKV,
                mdK_semaphore,
                mdV_semaphore,
                tdVtdV_high if const_expr(self.is_split_dv) else None,
                flashmask_info,
                sStartEndRowIndices,
                sFM_max_min,
                flashmask_loaded_mbar_ptr,
                is_leader_cta,
            )
            cute.arch.mbarrier_arrive(tmem_dealloc_mbar_ptr)

        # Reduce
        # (0, 1, 2, 3) - dQ
        if warp_idx >= self.reduce_warp_ids[0] and warp_idx <= self.reduce_warp_ids[-1]:
            cute.arch.setmaxregister_increase(self.num_regs_reduce)
            self.dQacc_reduce(
                mdQaccum,
                sdQaccum,
                thr_mma_dQ,
                tdQtdQ,
                pipeline_dQ,
                dQaccum_empty_mbar_ptr,
                block_info,
                SeqlenInfoCls,
                TileSchedulerCls,
                mdQ_semaphore,
                mdK if const_expr(self.dK_as_reduce) else None,
                flashmask_info,
                sFM_max_min,
                flashmask_loaded_mbar_ptr,
                is_leader_cta,
                mdK_semaphore,
                # is_split_dv_only (NOT is_split_dv): in is_split_both, dV lives in
                # TMEM and is not reduced through global mem, so mdV must stay None.
                mdV if const_expr(self.is_split_dv_only) else None,
            )
            # Reduce warp must also arrive on tmem_dealloc_mbar, otherwise the
            # MMA warp can dealloc TMEM while the reduce warp is still reading
            # dQ via T2R (races under GPU preemption).
            cute.arch.mbarrier_arrive(tmem_dealloc_mbar_ptr)

        return

    @cute.jit
    def relay(
        self,
        dS_cluster_full_mbar_ptr: cute.Pointer,
        dS_cluster_empty_mbar_ptr: cute.Pointer,
        dS_cluster_leader_mbar_ptr: cute.Pointer,
        cluster_layout_vmnk: cute.Layout,
        block_info: BlockInfo,
        SeqlenInfoCls: Callable,
        TileSchedulerCls: Callable,
    ):
        cta_rank_in_cluster = cute.arch.make_warp_uniform(cute.arch.block_idx_in_cluster())
        dS_cluster_phase = Int32(0)

        tile_scheduler = TileSchedulerCls()
        work_tile = tile_scheduler.initial_work_tile_info()
        while work_tile.is_valid_tile:
            n_block, head_idx, batch_idx, _ = work_tile.tile_idx
            seqlen = SeqlenInfoCls(batch_idx)
            m_block_min, m_block_max = block_info.get_m_block_min_max(
                seqlen, n_block // self.cluster_shape_mnk[0]
            )
            head_idx_kv = head_idx // self.qhead_per_kvhead

            process_tile = m_block_min < m_block_max

            if process_tile:
                num_iters = m_block_max - m_block_min
                for _ in cutlass.range(num_iters, unroll=1):
                    # Wait for dS_xchg from peer CTA
                    cute.arch.mbarrier_wait(dS_cluster_full_mbar_ptr, phase=dS_cluster_phase)

                    # Arrive on MMA leader warp
                    with cute.arch.elect_one():
                        cute.arch.mbarrier_arrive(dS_cluster_leader_mbar_ptr, Int32(0))

                    dS_cluster_phase ^= 1

            tile_scheduler.advance_to_next_work()
            work_tile = tile_scheduler.get_current_work()

    @cute.jit
    def load(
        self,
        thr_mma_S: cute.core.ThrMma,
        thr_mma_dP: cute.core.ThrMma,
        thr_mma_dV: cute.core.ThrMma,
        thr_mma_dK: cute.core.ThrMma,
        thr_mma_dQ: cute.core.ThrMma,
        mQ: cute.Tensor,
        mK: cute.Tensor,
        mKt: Optional[cute.Tensor],
        mV: cute.Tensor,
        mdO: cute.Tensor,
        mQt: Optional[cute.Tensor],
        mdOt: Optional[cute.Tensor],
        mLSE: cute.Tensor,
        mdPsum: cute.Tensor,
        sQ: cute.Tensor,
        sK: cute.Tensor,
        sKt: cute.Tensor,
        sV: cute.Tensor,
        sdO: cute.Tensor,
        sQt: cute.Tensor,
        sdOt: cute.Tensor,
        sLSE: cute.Tensor,
        sdPsum: cute.Tensor,
        tma_atom_Q: cute.CopyAtom,
        tma_atom_K: cute.CopyAtom,
        tma_atom_Kt: Optional[cute.CopyAtom],
        tma_atom_V: cute.CopyAtom,
        tma_atom_dO: cute.CopyAtom,
        tma_atom_Qt: Optional[cute.CopyAtom],
        tma_atom_dOt: Optional[cute.CopyAtom],
        pipeline_Q: PipelineAsync,
        pipeline_Qt: PipelineAsync,
        pipeline_Kt: PipelineAsync,
        pipeline_dO: PipelineAsync,
        pipeline_LSE: PipelineAsync,
        pipeline_dPsum: PipelineAsync,
        cluster_layout_vmnk: cute.Layout,
        block_info: BlockInfo,
        SeqlenInfoCls: Callable,
        TileSchedulerCls: Callable,
        flashmask_info: FlashMaskInfo,
        sStartEndRowIndices: cute.Tensor,
        sFM_max_min: cute.Tensor,
        flashmask_loaded_mbar_ptr: cute.Pointer,
        should_load_Q: bool = True,
        should_load_dO: bool = True,
    ):
        num_load_threads = cute.arch.WARP_SIZE
        tidx = cute.arch.thread_idx()[0] % num_load_threads

        producer_state_Q_LSE = cutlass.pipeline.make_pipeline_state(
            cutlass.pipeline.PipelineUserType.Producer, self.Q_stage
        )
        producer_state_Qt = cutlass.pipeline.make_pipeline_state(
            cutlass.pipeline.PipelineUserType.Producer, self.Q_stage
        )
        producer_state_Kt = cutlass.pipeline.make_pipeline_state(
            cutlass.pipeline.PipelineUserType.Producer, self.single_stage
        )
        producer_state_dO_dPsum = cutlass.pipeline.make_pipeline_state(
            cutlass.pipeline.PipelineUserType.Producer, self.dO_stage
        )
        # States used in the hdim192 path
        producer_state_Q_Qt = cutlass.pipeline.make_pipeline_state(
            cutlass.pipeline.PipelineUserType.Producer, self.Q_stage
        )
        producer_state_O_Ot = cutlass.pipeline.make_pipeline_state(
            cutlass.pipeline.PipelineUserType.Producer, self.dO_stage
        )
        producer_state_LSE = cutlass.pipeline.make_pipeline_state(
            cutlass.pipeline.PipelineUserType.Producer, self.Q_stage
        )
        producer_state_dPsum = cutlass.pipeline.make_pipeline_state(
            cutlass.pipeline.PipelineUserType.Producer, self.dO_stage
        )

        # Compute multicast mask for Q & dO buffer full
        cta_rank_in_cluster = cute.arch.make_warp_uniform(cute.arch.block_idx_in_cluster())
        block_in_cluster_coord_vmnk = cluster_layout_vmnk.get_flat_coord(cta_rank_in_cluster)
        q_do_mcast_mask = None
        if const_expr(self.is_q_do_mcast):
            q_do_mcast_mask = cpasync.create_tma_multicast_mask(
                cluster_layout_vmnk, block_in_cluster_coord_vmnk, mcast_mode=1
            )

        tile_scheduler = TileSchedulerCls()
        work_tile = tile_scheduler.initial_work_tile_info()
        while work_tile.is_valid_tile:
            n_block, head_idx, batch_idx, _ = work_tile.tile_idx
            seqlen = SeqlenInfoCls(batch_idx)
            m_block_min, m_block_max = block_info.get_m_block_min_max(
                seqlen, n_block // self.cluster_shape_mnk[0]
            )
            head_idx_kv = head_idx // self.qhead_per_kvhead
            n_block_cta_group = n_block // self.cta_group_size

            mQ_cur = mQ[None, None, head_idx, batch_idx]
            mK_cur = mK[None, None, head_idx_kv, batch_idx]
            mV_cur = mV[None, None, head_idx_kv, batch_idx]
            mdO_cur = mdO[None, None, head_idx, batch_idx]
            mLSE_cur = mLSE[None, head_idx, batch_idx]
            mPsum_cur = mdPsum[None, head_idx, batch_idx]

            if const_expr(self.use_2cta_instrs):
                mQt_cur = mQt[None, None, head_idx, batch_idx]
                mdOt_cur = mdOt[None, None, head_idx, batch_idx]
                mKt_cur = mKt[None, None, head_idx_kv, batch_idx]

            gK = cute.local_tile(mK_cur, cute.select(self.mma_tiler_kq, mode=[0, 2]), (n_block_cta_group, 0))
            tSgK = thr_mma_S.partition_A(gK)
            gV = cute.local_tile(mV_cur, cute.select(self.mma_tiler_vdo, mode=[0, 2]), (n_block_cta_group, 0))
            tdPgV = thr_mma_dP.partition_A(gV)
            gQ = cute.local_tile(mQ_cur, cute.select(self.mma_tiler_kq, mode=[1, 2]), (None, 0))
            tSgQ = thr_mma_S.partition_B(gQ)
            gLSE = cute.local_tile(mLSE_cur, (self.tile_m,), (None,))
            gdPsum = cute.local_tile(mPsum_cur, (self.tile_m,), (None,))
            gdO = cute.local_tile(mdO_cur, cute.select(self.mma_tiler_pdo, mode=[1, 2]), (0, None))
            tdPgdO = thr_mma_dV.partition_B(gdO)

            load_dOt = load_Qt = load_Kt = None

            a_cta_layout = cute.make_layout(cute.slice_(cluster_layout_vmnk, (0, 0, None, 0)).shape)
            if const_expr(self.is_split_d):
                sK_stage0 = sK[None, None, None, 0]
            else:
                sK_stage0 = sK
            load_K, _, _ = copy_utils.tma_get_copy_fn(
                tma_atom_K,
                block_in_cluster_coord_vmnk[2],
                a_cta_layout,
                tSgK,
                sK_stage0,
                single_stage=True,
            )
            load_V, _, _ = copy_utils.tma_get_copy_fn(
                tma_atom_V,
                0,
                cute.make_layout(1),
                tdPgV,
                sV,
                single_stage=True,
            )
            b_cta_layout = cute.make_layout(cute.slice_(cluster_layout_vmnk, (0, None, 0, 0)).shape)
            load_Q, _, _ = copy_utils.tma_get_copy_fn(
                tma_atom_Q,
                cta_coord=block_in_cluster_coord_vmnk[1],
                cta_layout=b_cta_layout,
                src_tensor=tSgQ,
                dst_tensor=sQ,
                mcast_mask=q_do_mcast_mask,
            )
            load_Q = copy_utils.tma_producer_copy_fn(load_Q, pipeline_Q)

            # (2) dP = V @ dO.T
            if const_expr(tma_atom_dOt is not None):
                gdOt = cute.local_tile(
                    mdOt_cur, cute.select(self.mma_tiler_vdo, mode=[1, 2]), (None, 0)
                )
                tdPgdOt = thr_mma_dP.partition_B(gdOt)
                load_dOt, _, _ = copy_utils.tma_get_copy_fn(
                    tma_atom_dOt,
                    cta_coord=block_in_cluster_coord_vmnk[1],
                    cta_layout=b_cta_layout,
                    src_tensor=tdPgdOt,
                    dst_tensor=sdOt,
                    mcast_mask=q_do_mcast_mask,
                )
                load_dOt = copy_utils.tma_producer_copy_fn(load_dOt, pipeline_dO)

            # (3) dV += P.T @ dO
            load_dO, _, _ = copy_utils.tma_get_copy_fn(
                tma_atom_dO,
                cta_coord=block_in_cluster_coord_vmnk[1],
                cta_layout=b_cta_layout,
                src_tensor=tdPgdO,
                dst_tensor=sdO,
                mcast_mask=q_do_mcast_mask,
            )
            load_dO = copy_utils.tma_producer_copy_fn(load_dO, pipeline_dO)

            # (4) dK += dS.T @ Q (2-CTA: needs separate Qt load)
            if const_expr(tma_atom_Qt is not None):
                gQt = cute.local_tile(
                    mQt_cur, cute.select(self.mma_tiler_dsq, mode=[1, 2]), (0, None)
                )
                tdKgQt = thr_mma_dK.partition_B(gQt)
                load_Qt, _, _ = copy_utils.tma_get_copy_fn(
                    tma_atom_Qt,
                    cta_coord=block_in_cluster_coord_vmnk[1],
                    cta_layout=b_cta_layout,
                    src_tensor=tdKgQt,
                    dst_tensor=sQt,
                    mcast_mask=q_do_mcast_mask,
                )
                load_Qt = copy_utils.tma_producer_copy_fn(load_Qt, pipeline_Qt)

            # (5) dQ = dS @ K
            if const_expr(self.use_2cta_instrs):
                gKt = cute.local_tile(
                    mKt_cur, cute.select(self.mma_tiler_dsk, mode=[1, 2]), (0, n_block_cta_group)
                )
                tdQgK = thr_mma_dQ.partition_B(gKt)
                load_Kt, _, _ = copy_utils.tma_get_copy_fn(
                    tma_atom_Kt,
                    block_in_cluster_coord_vmnk[1],
                    b_cta_layout,
                    tdQgK,
                    sKt,
                    single_stage=True,
                )
            copy_atom_stats = cute.make_copy_atom(cpasync.CopyBulkG2SOp(), Float32)
            copy_stats = partial(cute.copy, copy_atom_stats)
            # copy_atom_stats = cute.make_copy_atom(cpasync.CopyBulkG2SMulticastOp(), Float32)
            # sLSE = cute.logical_divide(sLSE, (64,))[(None, block_in_cluster_coord_vmnk[1]), None]
            # gLSE = cute.logical_divide(gLSE, (64,))[(None, block_in_cluster_coord_vmnk[1]), None]
            # sdPsum = cute.logical_divide(sdPsum, (64,))[(None, block_in_cluster_coord_vmnk[1]), None]
            # gdPsum = cute.logical_divide(gdPsum, (64,))[(None, block_in_cluster_coord_vmnk[1]), None]
            # copy_stats = partial(cute.copy, copy_atom_stats, mcast_mask=q_do_mcast_mask)


            load_step_kwargs = dict(
                gLSE=gLSE,
                sLSE=sLSE,
                gdPsum=gdPsum,
                sdPsum=sdPsum,
                pipeline_Q=pipeline_Q,
                pipeline_LSE=pipeline_LSE,
                pipeline_dO=pipeline_dO,
                pipeline_dPsum=pipeline_dPsum,
                load_Q=load_Q,
                load_dO=load_dO,
                copy_stats=copy_stats,
                should_load_Q=should_load_Q,
                should_load_dO=should_load_dO,
                pipeline_Qt=pipeline_Qt,
                pipeline_Kt=pipeline_Kt,
                load_Qt=load_Qt,
                load_dOt=load_dOt,
            )
            load_step = partial(self.load_step, **load_step_kwargs)

            if const_expr(self.use_2cta_instrs):
                # In 2CTA mode, load FM data but do NOT skip blocks.
                # Both CTAs in the cluster have different n_blocks with different
                # flashmask boundaries, but share pipeline stages. All warps on
                # both CTAs must process the same number of blocks to stay in sync.
                if const_expr(self.enable_flashmask):
                    self.load_fm(flashmask_info, sStartEndRowIndices, sFM_max_min, seqlen, mQ.shape[2], n_block, head_idx, batch_idx)
                    cute.arch.mbarrier_arrive(flashmask_loaded_mbar_ptr)
                    if tidx == 0 and self.debug_print:
                        cute.printf('LOAD FM: cta_rank=%d, n_block=%d, m_block_min=%d, m_block_max=%d, total_blocks=%d (no skip)', cute.arch.block_idx_in_cluster(), n_block, m_block_min, m_block_max, m_block_max - m_block_min)

                if const_expr(self.tile_hdim == 192):
                    #### Prologue ####
                    assert should_load_Q and should_load_dO
                    # K & Q (for S)
                    pipeline_Q.producer_acquire(
                        producer_state_Q_Qt,
                        extra_tx_count=self.tma_copy_bytes["K"],
                    )
                    load_K(tma_bar_ptr=pipeline_Q.producer_get_barrier(producer_state_Q_Qt))
                    load_Q(m_block_min, producer_state=producer_state_Q_Qt)
                    pipeline_Q.producer_commit(producer_state_Q_Qt)
                    producer_state_Q_Qt.advance()
                    # LSE
                    pipeline_LSE.producer_acquire(producer_state_LSE)
                    with cute.arch.elect_one():
                        copy_stats(
                            gLSE[None, m_block_min],
                            sLSE[None, producer_state_LSE.index],
                            mbar_ptr=pipeline_LSE.producer_get_barrier(producer_state_LSE),
                        )
                    producer_state_LSE.advance()

                    # dOt + V, for dP.T = V @ dO.T
                    pipeline_dO.producer_acquire(
                        producer_state_O_Ot,
                        extra_tx_count=self.tma_copy_bytes["V"],
                    )
                    load_V(tma_bar_ptr=pipeline_dO.producer_get_barrier(producer_state_O_Ot))
                    load_dOt(m_block_min, producer_state=producer_state_O_Ot)
                    pipeline_dO.producer_commit(producer_state_O_Ot)
                    producer_state_O_Ot.advance()
                    # dPsum
                    pipeline_dPsum.producer_acquire(producer_state_dPsum)
                    with cute.arch.elect_one():
                        copy_stats(
                            gdPsum[None, m_block_min],
                            sdPsum[None, producer_state_dPsum.index],
                            mbar_ptr=pipeline_dPsum.producer_get_barrier(producer_state_dPsum),
                        )
                    producer_state_dPsum.advance()

                    # Qt, for dK = dS.T @ Q
                    pipeline_Qt.producer_acquire(
                        producer_state_Q_Qt,
                        extra_tx_count=self.tma_copy_bytes["K"],
                    )
                    load_Qt(m_block_min, producer_state=producer_state_Q_Qt)
                    load_Kt(tma_bar_ptr=pipeline_Qt.producer_get_barrier(producer_state_Q_Qt))
                    pipeline_Qt.producer_commit(producer_state_Q_Qt)
                    producer_state_Q_Qt.advance()

                    # dO, for dV = P.T @ dO
                    pipeline_dO.producer_acquire(producer_state_O_Ot)
                    load_dO(m_block_min, producer_state=producer_state_O_Ot)
                    pipeline_dO.producer_commit(producer_state_O_Ot)
                    producer_state_O_Ot.advance()

                    #### Mainloop ####
                    # 2CTA hdim192: [lse | Q | dOt | dPsum | Qt | dO]
                    for m_block in cutlass.range(m_block_min + 1, m_block_max, unroll=1):
                        # LSE
                        pipeline_LSE.producer_acquire(producer_state_LSE)
                        with cute.arch.elect_one():
                            copy_stats(
                                gLSE[None, m_block],
                                sLSE[None, producer_state_LSE.index],
                                mbar_ptr=pipeline_LSE.producer_get_barrier(producer_state_LSE),
                            )
                        producer_state_LSE.advance()

                        # Q
                        pipeline_Q.producer_acquire(producer_state_Q_Qt)
                        load_Q(m_block, producer_state=producer_state_Q_Qt)
                        pipeline_Q.producer_commit(producer_state_Q_Qt)
                        producer_state_Q_Qt.advance()

                        # dPsum
                        pipeline_dPsum.producer_acquire(producer_state_dPsum)
                        with cute.arch.elect_one():
                            copy_stats(
                                gdPsum[None, m_block],
                                sdPsum[None, producer_state_dPsum.index],
                                mbar_ptr=pipeline_dPsum.producer_get_barrier(
                                    producer_state_dPsum
                                ),
                            )
                        producer_state_dPsum.advance()

                        # dOt, for dP.T = V @ dO.T
                        pipeline_dO.producer_acquire(producer_state_O_Ot)
                        load_dOt(m_block, producer_state=producer_state_O_Ot)
                        pipeline_dO.producer_commit(producer_state_O_Ot)
                        producer_state_O_Ot.advance()

                        # Qt, for dK = dS.T @ Q
                        pipeline_Qt.producer_acquire(producer_state_Q_Qt)
                        load_Qt(m_block, producer_state=producer_state_Q_Qt)
                        pipeline_Qt.producer_commit(producer_state_Q_Qt)
                        producer_state_Q_Qt.advance()

                        # dO, for dV = P.T @ dO
                        pipeline_dO.producer_acquire(producer_state_O_Ot)
                        load_dO(m_block, producer_state=producer_state_O_Ot)
                        pipeline_dO.producer_commit(producer_state_O_Ot)
                        producer_state_O_Ot.advance()

                    #### Tail ####
                    pipeline_Q.producer_tail(producer_state_Q_Qt)
                    pipeline_LSE.producer_tail(producer_state_LSE)
                    pipeline_dO.producer_tail(producer_state_O_Ot)
                    pipeline_dPsum.producer_tail(producer_state_dPsum)
                else:
                    #### Prologue (2CTA hdim128) ####
                    # K & Q (for S)
                    pipeline_Q.producer_acquire(
                        producer_state_Q_LSE, extra_tx_count=self.tma_copy_bytes["K"]
                    )
                    load_K(tma_bar_ptr=pipeline_Q.producer_get_barrier(producer_state_Q_LSE))
                    load_Q(m_block_min, producer_state=producer_state_Q_LSE)
                    pipeline_Q.producer_commit(producer_state_Q_LSE)

                    # LSE
                    pipeline_LSE.producer_acquire(producer_state_Q_LSE)
                    with cute.arch.elect_one():
                        copy_stats(
                            gLSE[None, m_block_min],
                            sLSE[None, producer_state_Q_LSE.index],
                            mbar_ptr=pipeline_LSE.producer_get_barrier(producer_state_Q_LSE),
                        )
                    producer_state_Q_LSE.advance()

                    # V + dO + dOt (for dP and dV)
                    pipeline_dO.producer_acquire(
                        producer_state_dO_dPsum,
                        extra_tx_count=self.tma_copy_bytes["V"] + self.tma_copy_bytes["dO"]
                        if const_expr(tma_atom_dOt is not None)
                        else self.tma_copy_bytes["V"],
                    )
                    load_V(
                        tma_bar_ptr=pipeline_dO.producer_get_barrier(producer_state_dO_dPsum)
                    )
                    load_dO(m_block_min, producer_state=producer_state_dO_dPsum)
                    if const_expr(tma_atom_dOt is not None):
                        load_dOt(m_block_min, producer_state=producer_state_dO_dPsum)
                    pipeline_dO.producer_commit(producer_state_dO_dPsum)

                    # dPsum
                    pipeline_dPsum.producer_acquire(producer_state_dO_dPsum)
                    with cute.arch.elect_one():
                        copy_stats(
                            gdPsum[None, m_block_min],
                            sdPsum[None, producer_state_dO_dPsum.index],
                            mbar_ptr=pipeline_dPsum.producer_get_barrier(
                                producer_state_dO_dPsum
                            ),
                        )
                    producer_state_dO_dPsum.advance()

                    # Kt (loaded once, between prologue and main loop)
                    pipeline_Kt.producer_acquire(producer_state_Kt)
                    load_Kt(tma_bar_ptr=pipeline_Kt.producer_get_barrier(producer_state_Kt))
                    pipeline_Kt.producer_commit(producer_state_Kt)
                    producer_state_Kt.advance()

                    #### Mainloop (2CTA hdim128) ####
                    for m_block in cutlass.range(m_block_min + 1, m_block_max, unroll=1):
                        if const_expr(tma_atom_Qt is not None):
                            pipeline_Qt.producer_acquire(producer_state_Qt)
                            load_Qt(m_block - 1, producer_state=producer_state_Qt)
                            pipeline_Qt.producer_commit(producer_state_Qt)
                            producer_state_Qt.advance()

                        # Q (for S)
                        pipeline_Q.producer_acquire(producer_state_Q_LSE)
                        load_Q(m_block, producer_state=producer_state_Q_LSE)
                        pipeline_Q.producer_commit(producer_state_Q_LSE)

                        # LSE
                        pipeline_LSE.producer_acquire(producer_state_Q_LSE)
                        with cute.arch.elect_one():
                            copy_stats(
                                gLSE[None, m_block],
                                sLSE[None, producer_state_Q_LSE.index],
                                mbar_ptr=pipeline_LSE.producer_get_barrier(
                                    producer_state_Q_LSE
                                ),
                            )
                        producer_state_Q_LSE.advance()

                        # dO + dOt
                        pipeline_dO.producer_acquire(
                            producer_state_dO_dPsum,
                            extra_tx_count=self.tma_copy_bytes["dO"]
                            if const_expr(tma_atom_dOt is not None)
                            else 0,
                        )
                        load_dO(m_block, producer_state=producer_state_dO_dPsum)
                        if const_expr(tma_atom_dOt is not None):
                            load_dOt(m_block, producer_state=producer_state_dO_dPsum)
                        pipeline_dO.producer_commit(producer_state_dO_dPsum)

                        # dPsum
                        pipeline_dPsum.producer_acquire(producer_state_dO_dPsum)
                        with cute.arch.elect_one():
                            copy_stats(
                                gdPsum[None, m_block],
                                sdPsum[None, producer_state_dO_dPsum.index],
                                mbar_ptr=pipeline_dPsum.producer_get_barrier(
                                    producer_state_dO_dPsum
                                ),
                            )
                        producer_state_dO_dPsum.advance()

                    #### Tail (2CTA hdim128) ####
                    if const_expr(tma_atom_Qt is not None):
                        pipeline_Qt.producer_acquire(producer_state_Qt)
                        load_Qt(m_block_max - 1, producer_state=producer_state_Qt)
                        pipeline_Qt.producer_commit(producer_state_Qt)
                        producer_state_Qt.advance()

                    pipeline_Q.producer_tail(producer_state_Q_LSE.clone())
                    pipeline_LSE.producer_tail(producer_state_Q_LSE)
                    if const_expr(tma_atom_Qt is not None):
                        pipeline_Qt.producer_tail(producer_state_Qt)
                    pipeline_dO.producer_tail(producer_state_dO_dPsum.clone())
                    pipeline_dPsum.producer_tail(producer_state_dO_dPsum)

            elif const_expr(self.is_split_both):
                #### Split-D load path (1CTA, hdim=hdimv=256, split into 128+128) ####
                # Iterates the same flashmask sub-ranges as the compute warp so that
                # pipeline_Q / pipeline_LSE / pipeline_dO / pipeline_dPsum producer
                # counts match consumers (no producer/consumer mismatch deadlock).
                # K_low / K_high GMEM tiles
                sK_low = sK[None, None, None, 0]
                sK_high = sK[None, None, None, 1]
                gK_low = cute.local_tile(
                    mK_cur, cute.select(self.mma_tiler_kq, mode=[0, 2]),
                    (n_block_cta_group, 0),
                )
                gK_high = cute.local_tile(
                    mK_cur, cute.select(self.mma_tiler_kq, mode=[0, 2]),
                    (n_block_cta_group, 1),
                )
                tSgK_low = thr_mma_S.partition_A(gK_low)
                tSgK_high = thr_mma_S.partition_A(gK_high)
                load_K_low, _, _ = copy_utils.tma_get_copy_fn(
                    tma_atom_K, block_in_cluster_coord_vmnk[2], a_cta_layout,
                    tSgK_low, sK_low, single_stage=True,
                )
                load_K_high, _, _ = copy_utils.tma_get_copy_fn(
                    tma_atom_K, block_in_cluster_coord_vmnk[2], a_cta_layout,
                    tSgK_high, sK_high, single_stage=True,
                )
                # Q_low / Q_high GMEM tiles
                gQ_low = cute.local_tile(
                    mQ_cur, cute.select(self.mma_tiler_kq, mode=[1, 2]), (None, 0)
                )
                gQ_high = cute.local_tile(
                    mQ_cur, cute.select(self.mma_tiler_kq, mode=[1, 2]), (None, 1)
                )
                tSgQ_low = thr_mma_S.partition_B(gQ_low)
                tSgQ_high = thr_mma_S.partition_B(gQ_high)
                load_Q_low_raw, _, _ = copy_utils.tma_get_copy_fn(
                    tma_atom_Q, block_in_cluster_coord_vmnk[1], b_cta_layout,
                    tSgQ_low, sQ, mcast_mask=q_do_mcast_mask,
                )
                load_Q_high_raw, _, _ = copy_utils.tma_get_copy_fn(
                    tma_atom_Q, block_in_cluster_coord_vmnk[1], b_cta_layout,
                    tSgQ_high, sQ, mcast_mask=q_do_mcast_mask,
                )
                load_Q_low = copy_utils.tma_producer_copy_fn(load_Q_low_raw, pipeline_Q)
                load_Q_high = copy_utils.tma_producer_copy_fn(load_Q_high_raw, pipeline_Q)
                # V_low / V_high GMEM tiles
                gV_low = cute.local_tile(
                    mV_cur, cute.select(self.mma_tiler_vdo, mode=[0, 2]),
                    (n_block_cta_group, 0),
                )
                gV_high = cute.local_tile(
                    mV_cur, cute.select(self.mma_tiler_vdo, mode=[0, 2]),
                    (n_block_cta_group, 1),
                )
                tdPgV_low = thr_mma_dP.partition_A(gV_low)
                tdPgV_high = thr_mma_dP.partition_A(gV_high)
                load_V_low, _, _ = copy_utils.tma_get_copy_fn(
                    tma_atom_V, 0, cute.make_layout(1),
                    tdPgV_low, sV, single_stage=True,
                )
                load_V_high, _, _ = copy_utils.tma_get_copy_fn(
                    tma_atom_V, 0, cute.make_layout(1),
                    tdPgV_high, sV, single_stage=True,
                )
                # dO_low / dO_high GMEM tiles (for dV = P^T @ dO)
                gdO_low = cute.local_tile(
                    mdO_cur, cute.select(self.mma_tiler_pdo, mode=[1, 2]), (0, None)
                )
                gdO_high = cute.local_tile(
                    mdO_cur, cute.select(self.mma_tiler_pdo, mode=[1, 2]), (1, None)
                )
                tdVgdO_low = thr_mma_dV.partition_B(gdO_low)
                tdVgdO_high = thr_mma_dV.partition_B(gdO_high)
                load_dO_low_raw, _, _ = copy_utils.tma_get_copy_fn(
                    tma_atom_dO, block_in_cluster_coord_vmnk[1], b_cta_layout,
                    tdVgdO_low, sdO, mcast_mask=q_do_mcast_mask,
                )
                load_dO_high_raw, _, _ = copy_utils.tma_get_copy_fn(
                    tma_atom_dO, block_in_cluster_coord_vmnk[1], b_cta_layout,
                    tdVgdO_high, sdO, mcast_mask=q_do_mcast_mask,
                )
                load_dO_low = copy_utils.tma_producer_copy_fn(load_dO_low_raw, pipeline_dO)
                load_dO_high = copy_utils.tma_producer_copy_fn(load_dO_high_raw, pipeline_dO)

                # ---- Flashmask sub-range setup ----
                prefetch_m_block = m_block_min
                prefetch_lte = False
                zero_block = False
                if const_expr(self.enable_flashmask):
                    self.load_fm(
                        flashmask_info, sStartEndRowIndices, sFM_max_min,
                        seqlen, mQ.shape[2], n_block, head_idx, batch_idx,
                    )
                    cute.arch.mbarrier_arrive(flashmask_loaded_mbar_ptr)

                    if const_expr(not self.is_causal):
                        has_uts = const_expr(
                            flashmask_info.UTS_nblock_max is not None
                        )
                        if not has_uts or prefetch_m_block > sFM_max_min[4]:
                            prefetch_m_block = sFM_max_min[7]
                    if prefetch_m_block > sFM_max_min[0]:
                        has_lte = const_expr(
                            flashmask_info.LTE_nblock_max is not None
                        )
                        if has_lte:
                            prefetch_m_block = max(m_block_min, sFM_max_min[3])
                            prefetch_lte = True
                        else:
                            prefetch_m_block = m_block_max
                    if prefetch_m_block >= m_block_max:
                        zero_block = True

                if not zero_block:
                    # ---- Prologue: first unmasked m_block ----
                    # 1) K_low + Q_low + LSE -> pipeline_Q
                    pipeline_Q.producer_acquire(
                        producer_state_Q_LSE,
                        extra_tx_count=self.tma_copy_bytes["K"],
                    )
                    load_K_low(
                        tma_bar_ptr=pipeline_Q.producer_get_barrier(producer_state_Q_LSE)
                    )
                    load_Q_low(prefetch_m_block, producer_state=producer_state_Q_LSE)
                    pipeline_Q.producer_commit(producer_state_Q_LSE)
                    pipeline_LSE.producer_acquire(producer_state_Q_LSE)
                    with cute.arch.elect_one():
                        copy_stats(
                            gLSE[None, prefetch_m_block],
                            sLSE[None, producer_state_Q_LSE.index],
                            mbar_ptr=pipeline_LSE.producer_get_barrier(producer_state_Q_LSE),
                        )
                    producer_state_Q_LSE.advance()
                    # 2) K_high + Q_high -> pipeline_Q
                    pipeline_Q.producer_acquire(
                        producer_state_Q_LSE,
                        extra_tx_count=self.tma_copy_bytes["K"],
                    )
                    load_K_high(
                        tma_bar_ptr=pipeline_Q.producer_get_barrier(producer_state_Q_LSE)
                    )
                    load_Q_high(prefetch_m_block, producer_state=producer_state_Q_LSE)
                    pipeline_Q.producer_commit(producer_state_Q_LSE)
                    producer_state_Q_LSE.advance()
                    # 3) V_low + dO_low -> pipeline_dO; dPsum
                    pipeline_dO.producer_acquire(
                        producer_state_dO_dPsum,
                        extra_tx_count=self.tma_copy_bytes["V"],
                    )
                    load_V_low(
                        tma_bar_ptr=pipeline_dO.producer_get_barrier(producer_state_dO_dPsum)
                    )
                    load_dO_low(prefetch_m_block, producer_state=producer_state_dO_dPsum)
                    pipeline_dO.producer_commit(producer_state_dO_dPsum)
                    pipeline_dPsum.producer_acquire(producer_state_dO_dPsum)
                    with cute.arch.elect_one():
                        copy_stats(
                            gdPsum[None, prefetch_m_block],
                            sdPsum[None, producer_state_dO_dPsum.index],
                            mbar_ptr=pipeline_dPsum.producer_get_barrier(producer_state_dO_dPsum),
                        )
                    producer_state_dO_dPsum.advance()
                    # 4) V_high + dO_high
                    pipeline_dO.producer_acquire(
                        producer_state_dO_dPsum,
                        extra_tx_count=self.tma_copy_bytes["V"],
                    )
                    load_V_high(
                        tma_bar_ptr=pipeline_dO.producer_get_barrier(producer_state_dO_dPsum)
                    )
                    load_dO_high(prefetch_m_block, producer_state=producer_state_dO_dPsum)
                    pipeline_dO.producer_commit(producer_state_dO_dPsum)
                    producer_state_dO_dPsum.advance()
                    # 5) dO_low reload (for dV_low)
                    pipeline_dO.producer_acquire(producer_state_dO_dPsum)
                    load_dO_low(prefetch_m_block, producer_state=producer_state_dO_dPsum)
                    pipeline_dO.producer_commit(producer_state_dO_dPsum)
                    producer_state_dO_dPsum.advance()
                    # 6) Q_low reload (for dK_low + dQ_low)
                    pipeline_Q.producer_acquire(producer_state_Q_LSE)
                    load_Q_low(prefetch_m_block, producer_state=producer_state_Q_LSE)
                    pipeline_Q.producer_commit(producer_state_Q_LSE)
                    producer_state_Q_LSE.advance()

                    # ---- Main loop ----
                    if const_expr(self.enable_flashmask):
                        loop_start = m_block_min
                        if const_expr(not self.is_causal):
                            has_uts = const_expr(
                                flashmask_info.UTS_nblock_max is not None
                            )
                            if has_uts and prefetch_m_block <= sFM_max_min[4]:
                                loop_end = sFM_max_min[4] + 1
                                # 0 ~ UTS
                                for m_block in cutlass.range(
                                    loop_start + 1, loop_end, unroll=1
                                ):
                                    # 1) Q_low + LSE -> pipeline_Q
                                    pipeline_Q.producer_acquire(producer_state_Q_LSE)
                                    load_Q_low(m_block, producer_state=producer_state_Q_LSE)
                                    pipeline_Q.producer_commit(producer_state_Q_LSE)
                                    pipeline_LSE.producer_acquire(producer_state_Q_LSE)
                                    with cute.arch.elect_one():
                                        copy_stats(
                                            gLSE[None, m_block],
                                            sLSE[None, producer_state_Q_LSE.index],
                                            mbar_ptr=pipeline_LSE.producer_get_barrier(producer_state_Q_LSE),
                                        )
                                    producer_state_Q_LSE.advance()
                                    # 2) Q_high -> pipeline_Q
                                    pipeline_Q.producer_acquire(producer_state_Q_LSE)
                                    load_Q_high(m_block, producer_state=producer_state_Q_LSE)
                                    pipeline_Q.producer_commit(producer_state_Q_LSE)
                                    producer_state_Q_LSE.advance()
                                    # 3) V_low + dO_low -> pipeline_dO; dPsum
                                    pipeline_dO.producer_acquire(
                                        producer_state_dO_dPsum,
                                        extra_tx_count=self.tma_copy_bytes["V"],
                                    )
                                    load_V_low(
                                        tma_bar_ptr=pipeline_dO.producer_get_barrier(producer_state_dO_dPsum)
                                    )
                                    load_dO_low(m_block, producer_state=producer_state_dO_dPsum)
                                    pipeline_dO.producer_commit(producer_state_dO_dPsum)
                                    pipeline_dPsum.producer_acquire(producer_state_dO_dPsum)
                                    with cute.arch.elect_one():
                                        copy_stats(
                                            gdPsum[None, m_block],
                                            sdPsum[None, producer_state_dO_dPsum.index],
                                            mbar_ptr=pipeline_dPsum.producer_get_barrier(producer_state_dO_dPsum),
                                        )
                                    producer_state_dO_dPsum.advance()
                                    # 4) V_high + dO_high
                                    pipeline_dO.producer_acquire(
                                        producer_state_dO_dPsum,
                                        extra_tx_count=self.tma_copy_bytes["V"],
                                    )
                                    load_V_high(
                                        tma_bar_ptr=pipeline_dO.producer_get_barrier(producer_state_dO_dPsum)
                                    )
                                    load_dO_high(m_block, producer_state=producer_state_dO_dPsum)
                                    pipeline_dO.producer_commit(producer_state_dO_dPsum)
                                    producer_state_dO_dPsum.advance()
                                    # 5) dO_low reload (for dV_low)
                                    pipeline_dO.producer_acquire(producer_state_dO_dPsum)
                                    load_dO_low(m_block, producer_state=producer_state_dO_dPsum)
                                    pipeline_dO.producer_commit(producer_state_dO_dPsum)
                                    producer_state_dO_dPsum.advance()
                                    # 6) Q_low reload (for dK_low + dQ_low)
                                    pipeline_Q.producer_acquire(producer_state_Q_LSE)
                                    load_Q_low(m_block, producer_state=producer_state_Q_LSE)
                                    pipeline_Q.producer_commit(producer_state_Q_LSE)
                                    producer_state_Q_LSE.advance()
                                # Subtract 1 to keep loop_start + 1 uniform.
                                loop_start = sFM_max_min[7] - 1
                            else:
                                loop_start = sFM_max_min[7]

                        # UTE ~ LTS
                        loop_end = min(m_block_max, sFM_max_min[0] + 1)
                        for m_block in cutlass.range(
                            loop_start + 1, loop_end, unroll=1
                        ):
                            # 1) Q_low + LSE -> pipeline_Q
                            pipeline_Q.producer_acquire(producer_state_Q_LSE)
                            load_Q_low(m_block, producer_state=producer_state_Q_LSE)
                            pipeline_Q.producer_commit(producer_state_Q_LSE)
                            pipeline_LSE.producer_acquire(producer_state_Q_LSE)
                            with cute.arch.elect_one():
                                copy_stats(
                                    gLSE[None, m_block],
                                    sLSE[None, producer_state_Q_LSE.index],
                                    mbar_ptr=pipeline_LSE.producer_get_barrier(producer_state_Q_LSE),
                                )
                            producer_state_Q_LSE.advance()
                            # 2) Q_high -> pipeline_Q
                            pipeline_Q.producer_acquire(producer_state_Q_LSE)
                            load_Q_high(m_block, producer_state=producer_state_Q_LSE)
                            pipeline_Q.producer_commit(producer_state_Q_LSE)
                            producer_state_Q_LSE.advance()
                            # 3) V_low + dO_low -> pipeline_dO; dPsum
                            pipeline_dO.producer_acquire(
                                producer_state_dO_dPsum,
                                extra_tx_count=self.tma_copy_bytes["V"],
                            )
                            load_V_low(
                                tma_bar_ptr=pipeline_dO.producer_get_barrier(producer_state_dO_dPsum)
                            )
                            load_dO_low(m_block, producer_state=producer_state_dO_dPsum)
                            pipeline_dO.producer_commit(producer_state_dO_dPsum)
                            pipeline_dPsum.producer_acquire(producer_state_dO_dPsum)
                            with cute.arch.elect_one():
                                copy_stats(
                                    gdPsum[None, m_block],
                                    sdPsum[None, producer_state_dO_dPsum.index],
                                    mbar_ptr=pipeline_dPsum.producer_get_barrier(producer_state_dO_dPsum),
                                )
                            producer_state_dO_dPsum.advance()
                            # 4) V_high + dO_high
                            pipeline_dO.producer_acquire(
                                producer_state_dO_dPsum,
                                extra_tx_count=self.tma_copy_bytes["V"],
                            )
                            load_V_high(
                                tma_bar_ptr=pipeline_dO.producer_get_barrier(producer_state_dO_dPsum)
                            )
                            load_dO_high(m_block, producer_state=producer_state_dO_dPsum)
                            pipeline_dO.producer_commit(producer_state_dO_dPsum)
                            producer_state_dO_dPsum.advance()
                            # 5) dO_low reload (for dV_low)
                            pipeline_dO.producer_acquire(producer_state_dO_dPsum)
                            load_dO_low(m_block, producer_state=producer_state_dO_dPsum)
                            pipeline_dO.producer_commit(producer_state_dO_dPsum)
                            producer_state_dO_dPsum.advance()
                            # 6) Q_low reload (for dK_low + dQ_low)
                            pipeline_Q.producer_acquire(producer_state_Q_LSE)
                            load_Q_low(m_block, producer_state=producer_state_Q_LSE)
                            pipeline_Q.producer_commit(producer_state_Q_LSE)
                            producer_state_Q_LSE.advance()

                        # LTE ~ seqlen_q
                        has_lte = const_expr(
                            flashmask_info.LTE_nblock_max is not None
                        )
                        if has_lte:
                            loop_start = max(sFM_max_min[0], sFM_max_min[3])
                            if not prefetch_lte and sFM_max_min[3] > sFM_max_min[0]:
                                loop_start = sFM_max_min[3] - 1
                            loop_start = max(m_block_min, loop_start)
                            loop_end = m_block_max
                            for m_block in cutlass.range(
                                loop_start + 1, loop_end, unroll=1
                            ):
                                # 1) Q_low + LSE -> pipeline_Q
                                pipeline_Q.producer_acquire(producer_state_Q_LSE)
                                load_Q_low(m_block, producer_state=producer_state_Q_LSE)
                                pipeline_Q.producer_commit(producer_state_Q_LSE)
                                pipeline_LSE.producer_acquire(producer_state_Q_LSE)
                                with cute.arch.elect_one():
                                    copy_stats(
                                        gLSE[None, m_block],
                                        sLSE[None, producer_state_Q_LSE.index],
                                        mbar_ptr=pipeline_LSE.producer_get_barrier(producer_state_Q_LSE),
                                    )
                                producer_state_Q_LSE.advance()
                                # 2) Q_high -> pipeline_Q
                                pipeline_Q.producer_acquire(producer_state_Q_LSE)
                                load_Q_high(m_block, producer_state=producer_state_Q_LSE)
                                pipeline_Q.producer_commit(producer_state_Q_LSE)
                                producer_state_Q_LSE.advance()
                                # 3) V_low + dO_low -> pipeline_dO; dPsum
                                pipeline_dO.producer_acquire(
                                    producer_state_dO_dPsum,
                                    extra_tx_count=self.tma_copy_bytes["V"],
                                )
                                load_V_low(
                                    tma_bar_ptr=pipeline_dO.producer_get_barrier(producer_state_dO_dPsum)
                                )
                                load_dO_low(m_block, producer_state=producer_state_dO_dPsum)
                                pipeline_dO.producer_commit(producer_state_dO_dPsum)
                                pipeline_dPsum.producer_acquire(producer_state_dO_dPsum)
                                with cute.arch.elect_one():
                                    copy_stats(
                                        gdPsum[None, m_block],
                                        sdPsum[None, producer_state_dO_dPsum.index],
                                        mbar_ptr=pipeline_dPsum.producer_get_barrier(producer_state_dO_dPsum),
                                    )
                                producer_state_dO_dPsum.advance()
                                # 4) V_high + dO_high
                                pipeline_dO.producer_acquire(
                                    producer_state_dO_dPsum,
                                    extra_tx_count=self.tma_copy_bytes["V"],
                                )
                                load_V_high(
                                    tma_bar_ptr=pipeline_dO.producer_get_barrier(producer_state_dO_dPsum)
                                )
                                load_dO_high(m_block, producer_state=producer_state_dO_dPsum)
                                pipeline_dO.producer_commit(producer_state_dO_dPsum)
                                producer_state_dO_dPsum.advance()
                                # 5) dO_low reload (for dV_low)
                                pipeline_dO.producer_acquire(producer_state_dO_dPsum)
                                load_dO_low(m_block, producer_state=producer_state_dO_dPsum)
                                pipeline_dO.producer_commit(producer_state_dO_dPsum)
                                producer_state_dO_dPsum.advance()
                                # 6) Q_low reload (for dK_low + dQ_low)
                                pipeline_Q.producer_acquire(producer_state_Q_LSE)
                                load_Q_low(m_block, producer_state=producer_state_Q_LSE)
                                pipeline_Q.producer_commit(producer_state_Q_LSE)
                                producer_state_Q_LSE.advance()
                    else:
                        # No flashmask: full range.
                        for m_block in cutlass.range(
                            m_block_min + 1, m_block_max, unroll=1
                        ):
                            # 1) Q_low + LSE -> pipeline_Q
                            pipeline_Q.producer_acquire(producer_state_Q_LSE)
                            load_Q_low(m_block, producer_state=producer_state_Q_LSE)
                            pipeline_Q.producer_commit(producer_state_Q_LSE)
                            pipeline_LSE.producer_acquire(producer_state_Q_LSE)
                            with cute.arch.elect_one():
                                copy_stats(
                                    gLSE[None, m_block],
                                    sLSE[None, producer_state_Q_LSE.index],
                                    mbar_ptr=pipeline_LSE.producer_get_barrier(producer_state_Q_LSE),
                                )
                            producer_state_Q_LSE.advance()
                            # 2) Q_high -> pipeline_Q
                            pipeline_Q.producer_acquire(producer_state_Q_LSE)
                            load_Q_high(m_block, producer_state=producer_state_Q_LSE)
                            pipeline_Q.producer_commit(producer_state_Q_LSE)
                            producer_state_Q_LSE.advance()
                            # 3) V_low + dO_low -> pipeline_dO; dPsum
                            pipeline_dO.producer_acquire(
                                producer_state_dO_dPsum,
                                extra_tx_count=self.tma_copy_bytes["V"],
                            )
                            load_V_low(
                                tma_bar_ptr=pipeline_dO.producer_get_barrier(producer_state_dO_dPsum)
                            )
                            load_dO_low(m_block, producer_state=producer_state_dO_dPsum)
                            pipeline_dO.producer_commit(producer_state_dO_dPsum)
                            pipeline_dPsum.producer_acquire(producer_state_dO_dPsum)
                            with cute.arch.elect_one():
                                copy_stats(
                                    gdPsum[None, m_block],
                                    sdPsum[None, producer_state_dO_dPsum.index],
                                    mbar_ptr=pipeline_dPsum.producer_get_barrier(producer_state_dO_dPsum),
                                )
                            producer_state_dO_dPsum.advance()
                            # 4) V_high + dO_high
                            pipeline_dO.producer_acquire(
                                producer_state_dO_dPsum,
                                extra_tx_count=self.tma_copy_bytes["V"],
                            )
                            load_V_high(
                                tma_bar_ptr=pipeline_dO.producer_get_barrier(producer_state_dO_dPsum)
                            )
                            load_dO_high(m_block, producer_state=producer_state_dO_dPsum)
                            pipeline_dO.producer_commit(producer_state_dO_dPsum)
                            producer_state_dO_dPsum.advance()
                            # 5) dO_low reload (for dV_low)
                            pipeline_dO.producer_acquire(producer_state_dO_dPsum)
                            load_dO_low(m_block, producer_state=producer_state_dO_dPsum)
                            pipeline_dO.producer_commit(producer_state_dO_dPsum)
                            producer_state_dO_dPsum.advance()
                            # 6) Q_low reload (for dK_low + dQ_low)
                            pipeline_Q.producer_acquire(producer_state_Q_LSE)
                            load_Q_low(m_block, producer_state=producer_state_Q_LSE)
                            pipeline_Q.producer_commit(producer_state_Q_LSE)
                            producer_state_Q_LSE.advance()

                    # ---- Producer tails ----
                    pipeline_Q.producer_tail(producer_state_Q_LSE.clone())
                    pipeline_LSE.producer_tail(producer_state_Q_LSE)
                    pipeline_dO.producer_tail(producer_state_dO_dPsum.clone())
                    pipeline_dPsum.producer_tail(producer_state_dO_dPsum)
            elif const_expr(self.is_split_dv):
                # is_split_both already handled above; here is_split_dv means DV-only.
                #### Split-DV load path (1CTA, d=192 not split, dv=128 split into 64+64) ####
                # K: single load (full d=192), sK is already 3-dim (stage sliced)
                sK_full = sK
                gK_full = cute.local_tile(
                    mK_cur, cute.select(self.mma_tiler_kq, mode=[0, 2]),
                    (n_block_cta_group, 0),
                )
                tSgK_full = thr_mma_S.partition_A(gK_full)
                load_K_full, _, _ = copy_utils.tma_get_copy_fn(
                    tma_atom_K, block_in_cluster_coord_vmnk[2], a_cta_layout,
                    tSgK_full, sK_full, single_stage=True,
                )
                # Q: single load (full d=192)
                gQ_full = cute.local_tile(
                    mQ_cur, cute.select(self.mma_tiler_kq, mode=[1, 2]), (None, 0)
                )
                tSgQ_full = thr_mma_S.partition_B(gQ_full)
                load_Q_full_raw, _, _ = copy_utils.tma_get_copy_fn(
                    tma_atom_Q, block_in_cluster_coord_vmnk[1], b_cta_layout,
                    tSgQ_full, sQ, mcast_mask=q_do_mcast_mask,
                )
                load_Q_full = copy_utils.tma_producer_copy_fn(load_Q_full_raw, pipeline_Q)
                # V_low / V_high GMEM tiles (dv split)
                gV_low = cute.local_tile(
                    mV_cur, cute.select(self.mma_tiler_vdo, mode=[0, 2]),
                    (n_block_cta_group, 0),
                )
                gV_high = cute.local_tile(
                    mV_cur, cute.select(self.mma_tiler_vdo, mode=[0, 2]),
                    (n_block_cta_group, 1),
                )
                tdPgV_low = thr_mma_dP.partition_A(gV_low)
                tdPgV_high = thr_mma_dP.partition_A(gV_high)
                load_V_low, _, _ = copy_utils.tma_get_copy_fn(
                    tma_atom_V, 0, cute.make_layout(1),
                    tdPgV_low, sV, single_stage=True,
                )
                load_V_high, _, _ = copy_utils.tma_get_copy_fn(
                    tma_atom_V, 0, cute.make_layout(1),
                    tdPgV_high, sV, single_stage=True,
                )
                # dO_low / dO_high GMEM tiles (dv split)
                gdO_low = cute.local_tile(
                    mdO_cur, cute.select(self.mma_tiler_pdo, mode=[1, 2]), (0, None)
                )
                gdO_high = cute.local_tile(
                    mdO_cur, cute.select(self.mma_tiler_pdo, mode=[1, 2]), (1, None)
                )
                tdVgdO_low = thr_mma_dV.partition_B(gdO_low)
                tdVgdO_high = thr_mma_dV.partition_B(gdO_high)
                load_dO_low_raw, _, _ = copy_utils.tma_get_copy_fn(
                    tma_atom_dO, block_in_cluster_coord_vmnk[1], b_cta_layout,
                    tdVgdO_low, sdO, mcast_mask=q_do_mcast_mask,
                )
                load_dO_high_raw, _, _ = copy_utils.tma_get_copy_fn(
                    tma_atom_dO, block_in_cluster_coord_vmnk[1], b_cta_layout,
                    tdVgdO_high, sdO, mcast_mask=q_do_mcast_mask,
                )
                load_dO_low = copy_utils.tma_producer_copy_fn(load_dO_low_raw, pipeline_dO)
                load_dO_high = copy_utils.tma_producer_copy_fn(load_dO_high_raw, pipeline_dO)

                # ---- Flashmask sub-range setup ----
                prefetch_m_block = m_block_min
                prefetch_lte = False
                zero_block = False
                if const_expr(self.enable_flashmask):
                    self.load_fm(
                        flashmask_info, sStartEndRowIndices, sFM_max_min,
                        seqlen, mQ.shape[2], n_block, head_idx, batch_idx,
                    )
                    cute.arch.mbarrier_arrive(flashmask_loaded_mbar_ptr)

                    if const_expr(not self.is_causal):
                        has_uts = const_expr(
                            flashmask_info.UTS_nblock_max is not None
                        )
                        if not has_uts or prefetch_m_block > sFM_max_min[4]:
                            prefetch_m_block = sFM_max_min[7]
                    if prefetch_m_block > sFM_max_min[0]:
                        has_lte = const_expr(
                            flashmask_info.LTE_nblock_max is not None
                        )
                        if has_lte:
                            prefetch_m_block = max(m_block_min, sFM_max_min[3])
                            prefetch_lte = True
                        else:
                            prefetch_m_block = m_block_max
                    if prefetch_m_block >= m_block_max:
                        zero_block = True

                if not zero_block:
                    # ---- Prologue: first unmasked m_block ----
                    # 1) K + Q + LSE -> pipeline_Q
                    pipeline_Q.producer_acquire(
                        producer_state_Q_LSE,
                        extra_tx_count=self.tma_copy_bytes["K"],
                    )
                    load_K_full(
                        tma_bar_ptr=pipeline_Q.producer_get_barrier(producer_state_Q_LSE)
                    )
                    load_Q_full(prefetch_m_block, producer_state=producer_state_Q_LSE)
                    pipeline_Q.producer_commit(producer_state_Q_LSE)
                    pipeline_LSE.producer_acquire(producer_state_Q_LSE)
                    with cute.arch.elect_one():
                        copy_stats(
                            gLSE[None, prefetch_m_block],
                            sLSE[None, producer_state_Q_LSE.index],
                            mbar_ptr=pipeline_LSE.producer_get_barrier(producer_state_Q_LSE),
                        )
                    producer_state_Q_LSE.advance()
                    # 2) V_low + dO_low -> pipeline_dO; dPsum
                    pipeline_dO.producer_acquire(
                        producer_state_dO_dPsum,
                        extra_tx_count=self.tma_copy_bytes["V"],
                    )
                    load_V_low(
                        tma_bar_ptr=pipeline_dO.producer_get_barrier(producer_state_dO_dPsum)
                    )
                    load_dO_low(prefetch_m_block, producer_state=producer_state_dO_dPsum)
                    pipeline_dO.producer_commit(producer_state_dO_dPsum)
                    pipeline_dPsum.producer_acquire(producer_state_dO_dPsum)
                    with cute.arch.elect_one():
                        copy_stats(
                            gdPsum[None, prefetch_m_block],
                            sdPsum[None, producer_state_dO_dPsum.index],
                            mbar_ptr=pipeline_dPsum.producer_get_barrier(producer_state_dO_dPsum),
                        )
                    producer_state_dO_dPsum.advance()
                    # 3) V_high + dO_high
                    pipeline_dO.producer_acquire(
                        producer_state_dO_dPsum,
                        extra_tx_count=self.tma_copy_bytes["V"],
                    )
                    load_V_high(
                        tma_bar_ptr=pipeline_dO.producer_get_barrier(producer_state_dO_dPsum)
                    )
                    load_dO_high(prefetch_m_block, producer_state=producer_state_dO_dPsum)
                    pipeline_dO.producer_commit(producer_state_dO_dPsum)
                    producer_state_dO_dPsum.advance()
                    # 4) dO_low reload (for dV_low)
                    pipeline_dO.producer_acquire(producer_state_dO_dPsum)
                    load_dO_low(prefetch_m_block, producer_state=producer_state_dO_dPsum)
                    pipeline_dO.producer_commit(producer_state_dO_dPsum)
                    producer_state_dO_dPsum.advance()

                    # ---- Main loop ----
                    if const_expr(self.enable_flashmask):
                        loop_start = m_block_min
                        if const_expr(not self.is_causal):
                            has_uts = const_expr(
                                flashmask_info.UTS_nblock_max is not None
                            )
                            if has_uts and prefetch_m_block <= sFM_max_min[4]:
                                loop_end = sFM_max_min[4] + 1
                                for m_block in cutlass.range(
                                    loop_start + 1, loop_end, unroll=1
                                ):
                                    # 1) Q + LSE
                                    pipeline_Q.producer_acquire(producer_state_Q_LSE)
                                    load_Q_full(m_block, producer_state=producer_state_Q_LSE)
                                    pipeline_Q.producer_commit(producer_state_Q_LSE)
                                    pipeline_LSE.producer_acquire(producer_state_Q_LSE)
                                    with cute.arch.elect_one():
                                        copy_stats(
                                            gLSE[None, m_block],
                                            sLSE[None, producer_state_Q_LSE.index],
                                            mbar_ptr=pipeline_LSE.producer_get_barrier(producer_state_Q_LSE),
                                        )
                                    producer_state_Q_LSE.advance()
                                    # 2) V_low + dO_low; dPsum
                                    pipeline_dO.producer_acquire(
                                        producer_state_dO_dPsum,
                                        extra_tx_count=self.tma_copy_bytes["V"],
                                    )
                                    load_V_low(
                                        tma_bar_ptr=pipeline_dO.producer_get_barrier(producer_state_dO_dPsum)
                                    )
                                    load_dO_low(m_block, producer_state=producer_state_dO_dPsum)
                                    pipeline_dO.producer_commit(producer_state_dO_dPsum)
                                    pipeline_dPsum.producer_acquire(producer_state_dO_dPsum)
                                    with cute.arch.elect_one():
                                        copy_stats(
                                            gdPsum[None, m_block],
                                            sdPsum[None, producer_state_dO_dPsum.index],
                                            mbar_ptr=pipeline_dPsum.producer_get_barrier(producer_state_dO_dPsum),
                                        )
                                    producer_state_dO_dPsum.advance()
                                    # 3) V_high + dO_high
                                    pipeline_dO.producer_acquire(
                                        producer_state_dO_dPsum,
                                        extra_tx_count=self.tma_copy_bytes["V"],
                                    )
                                    load_V_high(
                                        tma_bar_ptr=pipeline_dO.producer_get_barrier(producer_state_dO_dPsum)
                                    )
                                    load_dO_high(m_block, producer_state=producer_state_dO_dPsum)
                                    pipeline_dO.producer_commit(producer_state_dO_dPsum)
                                    producer_state_dO_dPsum.advance()
                                    # 4) dO_low reload (for dV_low)
                                    pipeline_dO.producer_acquire(producer_state_dO_dPsum)
                                    load_dO_low(m_block, producer_state=producer_state_dO_dPsum)
                                    pipeline_dO.producer_commit(producer_state_dO_dPsum)
                                    producer_state_dO_dPsum.advance()
                                loop_start = sFM_max_min[7] - 1
                            else:
                                loop_start = sFM_max_min[7]

                        # UTE ~ LTS
                        loop_end = min(m_block_max, sFM_max_min[0] + 1)
                        for m_block in cutlass.range(
                            loop_start + 1, loop_end, unroll=1
                        ):
                            pipeline_Q.producer_acquire(producer_state_Q_LSE)
                            load_Q_full(m_block, producer_state=producer_state_Q_LSE)
                            pipeline_Q.producer_commit(producer_state_Q_LSE)
                            pipeline_LSE.producer_acquire(producer_state_Q_LSE)
                            with cute.arch.elect_one():
                                copy_stats(
                                    gLSE[None, m_block],
                                    sLSE[None, producer_state_Q_LSE.index],
                                    mbar_ptr=pipeline_LSE.producer_get_barrier(producer_state_Q_LSE),
                                )
                            producer_state_Q_LSE.advance()
                            pipeline_dO.producer_acquire(
                                producer_state_dO_dPsum,
                                extra_tx_count=self.tma_copy_bytes["V"],
                            )
                            load_V_low(
                                tma_bar_ptr=pipeline_dO.producer_get_barrier(producer_state_dO_dPsum)
                            )
                            load_dO_low(m_block, producer_state=producer_state_dO_dPsum)
                            pipeline_dO.producer_commit(producer_state_dO_dPsum)
                            pipeline_dPsum.producer_acquire(producer_state_dO_dPsum)
                            with cute.arch.elect_one():
                                copy_stats(
                                    gdPsum[None, m_block],
                                    sdPsum[None, producer_state_dO_dPsum.index],
                                    mbar_ptr=pipeline_dPsum.producer_get_barrier(producer_state_dO_dPsum),
                                )
                            producer_state_dO_dPsum.advance()
                            pipeline_dO.producer_acquire(
                                producer_state_dO_dPsum,
                                extra_tx_count=self.tma_copy_bytes["V"],
                            )
                            load_V_high(
                                tma_bar_ptr=pipeline_dO.producer_get_barrier(producer_state_dO_dPsum)
                            )
                            load_dO_high(m_block, producer_state=producer_state_dO_dPsum)
                            pipeline_dO.producer_commit(producer_state_dO_dPsum)
                            producer_state_dO_dPsum.advance()
                            pipeline_dO.producer_acquire(producer_state_dO_dPsum)
                            load_dO_low(m_block, producer_state=producer_state_dO_dPsum)
                            pipeline_dO.producer_commit(producer_state_dO_dPsum)
                            producer_state_dO_dPsum.advance()

                        # LTE region
                        if const_expr(flashmask_info.LTE_nblock_max is not None):
                            # Align with the working split_d load:
                            # start the LTE loop at loop_start + 1 so the prologue's
                            # prefetch_m_block is not double-loaded in the prefetch_lte
                            # case (which over-produces by 1 block and hangs).
                            loop_start_lte = max(sFM_max_min[0], sFM_max_min[3])
                            if not prefetch_lte and sFM_max_min[3] > sFM_max_min[0]:
                                loop_start_lte = sFM_max_min[3] - 1
                            loop_start_lte = max(m_block_min, loop_start_lte)
                            loop_end_lte = m_block_max
                            for m_block in cutlass.range(
                                loop_start_lte + 1,
                                loop_end_lte, unroll=1
                            ):
                                pipeline_Q.producer_acquire(producer_state_Q_LSE)
                                load_Q_full(m_block, producer_state=producer_state_Q_LSE)
                                pipeline_Q.producer_commit(producer_state_Q_LSE)
                                pipeline_LSE.producer_acquire(producer_state_Q_LSE)
                                with cute.arch.elect_one():
                                    copy_stats(
                                        gLSE[None, m_block],
                                        sLSE[None, producer_state_Q_LSE.index],
                                        mbar_ptr=pipeline_LSE.producer_get_barrier(producer_state_Q_LSE),
                                    )
                                producer_state_Q_LSE.advance()
                                pipeline_dO.producer_acquire(
                                    producer_state_dO_dPsum,
                                    extra_tx_count=self.tma_copy_bytes["V"],
                                )
                                load_V_low(
                                    tma_bar_ptr=pipeline_dO.producer_get_barrier(producer_state_dO_dPsum)
                                )
                                load_dO_low(m_block, producer_state=producer_state_dO_dPsum)
                                pipeline_dO.producer_commit(producer_state_dO_dPsum)
                                pipeline_dPsum.producer_acquire(producer_state_dO_dPsum)
                                with cute.arch.elect_one():
                                    copy_stats(
                                        gdPsum[None, m_block],
                                        sdPsum[None, producer_state_dO_dPsum.index],
                                        mbar_ptr=pipeline_dPsum.producer_get_barrier(producer_state_dO_dPsum),
                                    )
                                producer_state_dO_dPsum.advance()
                                pipeline_dO.producer_acquire(
                                    producer_state_dO_dPsum,
                                    extra_tx_count=self.tma_copy_bytes["V"],
                                )
                                load_V_high(
                                    tma_bar_ptr=pipeline_dO.producer_get_barrier(producer_state_dO_dPsum)
                                )
                                load_dO_high(m_block, producer_state=producer_state_dO_dPsum)
                                pipeline_dO.producer_commit(producer_state_dO_dPsum)
                                producer_state_dO_dPsum.advance()
                                pipeline_dO.producer_acquire(producer_state_dO_dPsum)
                                load_dO_low(m_block, producer_state=producer_state_dO_dPsum)
                                pipeline_dO.producer_commit(producer_state_dO_dPsum)
                                producer_state_dO_dPsum.advance()
                    else:
                        # No flashmask: full range.
                        for m_block in cutlass.range(
                            m_block_min + 1, m_block_max, unroll=1
                        ):
                            # 1) Q + LSE
                            pipeline_Q.producer_acquire(producer_state_Q_LSE)
                            load_Q_full(m_block, producer_state=producer_state_Q_LSE)
                            pipeline_Q.producer_commit(producer_state_Q_LSE)
                            pipeline_LSE.producer_acquire(producer_state_Q_LSE)
                            with cute.arch.elect_one():
                                copy_stats(
                                    gLSE[None, m_block],
                                    sLSE[None, producer_state_Q_LSE.index],
                                    mbar_ptr=pipeline_LSE.producer_get_barrier(producer_state_Q_LSE),
                                )
                            producer_state_Q_LSE.advance()
                            # 2) V_low + dO_low; dPsum
                            pipeline_dO.producer_acquire(
                                producer_state_dO_dPsum,
                                extra_tx_count=self.tma_copy_bytes["V"],
                            )
                            load_V_low(
                                tma_bar_ptr=pipeline_dO.producer_get_barrier(producer_state_dO_dPsum)
                            )
                            load_dO_low(m_block, producer_state=producer_state_dO_dPsum)
                            pipeline_dO.producer_commit(producer_state_dO_dPsum)
                            pipeline_dPsum.producer_acquire(producer_state_dO_dPsum)
                            with cute.arch.elect_one():
                                copy_stats(
                                    gdPsum[None, m_block],
                                    sdPsum[None, producer_state_dO_dPsum.index],
                                    mbar_ptr=pipeline_dPsum.producer_get_barrier(producer_state_dO_dPsum),
                                )
                            producer_state_dO_dPsum.advance()
                            # 3) V_high + dO_high
                            pipeline_dO.producer_acquire(
                                producer_state_dO_dPsum,
                                extra_tx_count=self.tma_copy_bytes["V"],
                            )
                            load_V_high(
                                tma_bar_ptr=pipeline_dO.producer_get_barrier(producer_state_dO_dPsum)
                            )
                            load_dO_high(m_block, producer_state=producer_state_dO_dPsum)
                            pipeline_dO.producer_commit(producer_state_dO_dPsum)
                            producer_state_dO_dPsum.advance()
                            # 4) dO_low reload (for dV_low)
                            pipeline_dO.producer_acquire(producer_state_dO_dPsum)
                            load_dO_low(m_block, producer_state=producer_state_dO_dPsum)
                            pipeline_dO.producer_commit(producer_state_dO_dPsum)
                            producer_state_dO_dPsum.advance()

                    # ---- Producer tails ----
                    pipeline_Q.producer_tail(producer_state_Q_LSE.clone())
                    pipeline_LSE.producer_tail(producer_state_Q_LSE)
                    pipeline_dO.producer_tail(producer_state_dO_dPsum.clone())
                    pipeline_dPsum.producer_tail(producer_state_dO_dPsum)
            elif const_expr(self.enable_flashmask):
                self.load_fm(flashmask_info, sStartEndRowIndices, sFM_max_min, seqlen, mQ.shape[2], n_block, head_idx, batch_idx)
                cute.arch.mbarrier_arrive(flashmask_loaded_mbar_ptr)

                zero_block = False
                prefetch_m_block = m_block_min
                prefetch_lte = False
                if const_expr(not self.is_causal):
                    has_uts = const_expr(flashmask_info.UTS_nblock_max is not None)
                    if not has_uts or prefetch_m_block > sFM_max_min[4]:
                        prefetch_m_block = sFM_max_min[7]
                if prefetch_m_block > sFM_max_min[0]:
                    has_lte = const_expr(flashmask_info.LTE_nblock_max is not None)
                    if has_lte:
                        prefetch_m_block = max(m_block_min, sFM_max_min[3])
                        prefetch_lte = True
                    else:
                        # masked whole n_block
                        prefetch_m_block = m_block_max
                if prefetch_m_block >= m_block_max:
                    zero_block = True

                # First iteration: load K together w Q & LSE, then V together w dO & dPsum
                if not zero_block and should_load_Q:
                    # K & Q
                    pipeline_Q.producer_acquire(
                        producer_state_Q_LSE, extra_tx_count=self.tma_copy_bytes["K"]
                    )
                    load_K(tma_bar_ptr=pipeline_Q.producer_get_barrier(producer_state_Q_LSE))
                    load_Q(prefetch_m_block, producer_state=producer_state_Q_LSE)
                    pipeline_Q.producer_commit(producer_state_Q_LSE)

                    if const_expr(self.use_2cta_instrs):
                        pipeline_Kt.producer_acquire(producer_state_Kt)
                        load_Kt(tma_bar_ptr=pipeline_Kt.producer_get_barrier(producer_state_Kt))
                        pipeline_Kt.producer_commit(producer_state_Kt)
                        producer_state_Kt.advance()

                    # LSE
                    pipeline_LSE.producer_acquire(producer_state_Q_LSE)
                    with cute.arch.elect_one():
                        copy_stats(
                            gLSE[None, prefetch_m_block],
                            sLSE[None, producer_state_Q_LSE.index],
                            mbar_ptr=pipeline_LSE.producer_get_barrier(producer_state_Q_LSE),
                        )
                    producer_state_Q_LSE.advance()
                if not zero_block and should_load_dO:
                    if tidx == 0 and self.debug_print:
                        cute.printf('n_block: %d, before load_step prefetch_m_block: %d', n_block, prefetch_m_block)
                    # V & dO
                    pipeline_dO.producer_acquire(
                        producer_state_dO_dPsum,
                        extra_tx_count=self.tma_copy_bytes["V"] + self.tma_copy_bytes["dO"]
                        if const_expr(tma_atom_dOt is not None)
                        else self.tma_copy_bytes["V"],
                    )
                    load_V(tma_bar_ptr=pipeline_dO.producer_get_barrier(producer_state_dO_dPsum))
                    load_dO(prefetch_m_block, producer_state=producer_state_dO_dPsum)
                    if const_expr(tma_atom_dOt is not None):
                        load_dOt(prefetch_m_block, producer_state=producer_state_dO_dPsum)
                    pipeline_dO.producer_commit(producer_state_dO_dPsum)
                    # dPsum
                    pipeline_dPsum.producer_acquire(producer_state_dO_dPsum)
                    with cute.arch.elect_one():
                        copy_stats(
                            gdPsum[None, prefetch_m_block],
                            sdPsum[None, producer_state_dO_dPsum.index],
                            mbar_ptr=pipeline_dPsum.producer_get_barrier(producer_state_dO_dPsum),
                        )
                    producer_state_dO_dPsum.advance()
                    if tidx == 0 and self.debug_print:
                        cute.printf('n_block: %d, after load_step prefetch_m_block: %d', n_block, prefetch_m_block)

                if const_expr(self.use_2cta_instrs) or not zero_block:
                    loop_start = m_block_min
                    loop_end = m_block_max
                    if const_expr(not self.is_causal):
                        has_uts = const_expr(flashmask_info.UTS_nblock_max is not None)
                        if has_uts and prefetch_m_block <= sFM_max_min[4]:
                            loop_end = sFM_max_min[4] + 1
                            # 0 ~ UTS
                            for m_block in cutlass.range(loop_start + 1, loop_end, unroll=1):
                                if tidx == 0 and self.debug_print:
                                    cute.printf('n_block: %d, before load_step 0 ~ UTS: %d', n_block, m_block)
                                producer_state_Q_LSE, producer_state_dO_dPsum, producer_state_Qt, producer_state_Kt = load_step(
                                    m_block,
                                    producer_state_Q_LSE=producer_state_Q_LSE,
                                    producer_state_dO_dPsum=producer_state_dO_dPsum,
                                    producer_state_Qt=producer_state_Qt,
                                    producer_state_Kt=producer_state_Kt,
                                    m_block_prev=m_block - 1,
                                )
                                if tidx == 0 and self.debug_print:
                                    cute.printf('n_block: %d, after load_step 0 ~ UTS: %d', n_block, m_block)
                            # Subtract 1 beforehand to use loop_start + 1 uniformly in the for loop.
                            loop_start = sFM_max_min[7] - 1
                        else:
                            loop_start = sFM_max_min[7]

                    # UTE ~ LTS
                    #loop_end = m_block_max if m_block_max < sFM_max_min[0] + 1 else sFM_max_min[0] + 1
                    loop_end = min(m_block_max, sFM_max_min[0] + 1)
                    for m_block in cutlass.range(loop_start + 1, loop_end, unroll=1):
                        if tidx == 0 and self.debug_print:
                            cute.printf('n_block: %d, before load_step UTE ~ LTS: %d', n_block, m_block)
                        producer_state_Q_LSE, producer_state_dO_dPsum, producer_state_Qt, producer_state_Kt = load_step(
                            m_block,
                            producer_state_Q_LSE=producer_state_Q_LSE,
                            producer_state_dO_dPsum=producer_state_dO_dPsum,
                            producer_state_Qt=producer_state_Qt,
                            producer_state_Kt=producer_state_Kt,
                            m_block_prev=m_block - 1,
                        )
                        if tidx == 0 and self.debug_print:
                            cute.printf('n_block: %d, after load_step UTE ~ LTS: %d', n_block, m_block)

                    # LTE ~ seqlen_q
                    has_lte = const_expr(flashmask_info.LTE_nblock_max is not None)
                    if has_lte:
                        loop_start = max(sFM_max_min[0], sFM_max_min[3])
                        #if prefetch_m_block == sFM_max_min[3]:
                        if not prefetch_lte and sFM_max_min[3] > sFM_max_min[0]:
                            # Subtract 1 beforehand to use loop_start + 1 uniformly in the for loop.
                            loop_start = sFM_max_min[3] - 1
                        loop_start = max(m_block_min, loop_start)

                        loop_end = m_block_max
                        #cute.printf('>>>>>>>>>>>>>>n_block: %d, loop_start: %d, load_step: %d, m_block_max: %d', n_block, loop_start, loop_end, m_block_max)
                        for m_block in cutlass.range(loop_start + 1, loop_end, unroll=1):
                            if tidx == 0 and self.debug_print:
                                cute.printf('n_block: %d, before load_step LTE ~ seqlen_q: %d', n_block, m_block)
                            producer_state_Q_LSE, producer_state_dO_dPsum, producer_state_Qt, producer_state_Kt = load_step(
                                m_block,
                                producer_state_Q_LSE=producer_state_Q_LSE,
                                producer_state_dO_dPsum=producer_state_dO_dPsum,
                                producer_state_Qt=producer_state_Qt,
                                producer_state_Kt=producer_state_Kt,
                                m_block_prev=m_block - 1,
                            )
                            if tidx == 0 and self.debug_print:
                                cute.printf('n_block: %d, after load_step LTE ~ seqlen_q: %d', n_block, m_block)

                    if not zero_block and should_load_Q:
                        if const_expr(tma_atom_Qt is not None):
                            pipeline_Qt.producer_acquire(producer_state_Qt)
                            load_Qt(m_block_max - 1, producer_state=producer_state_Qt)
                            pipeline_Qt.producer_commit(producer_state_Qt)
                            producer_state_Qt.advance()

                        pipeline_Q.producer_tail(
                            producer_state_Q_LSE.clone()
                        )  # will hang if we don't clone
                        pipeline_LSE.producer_tail(producer_state_Q_LSE)
                        if const_expr(tma_atom_Qt is not None):
                            pipeline_Qt.producer_tail(producer_state_Qt.clone())
                    if not zero_block and should_load_dO:
                        pipeline_dO.producer_tail(producer_state_dO_dPsum.clone())
                        pipeline_dPsum.producer_tail(producer_state_dO_dPsum)
                    
            else:
                # First iteration: load K together w Q & LSE, then V together w dO & dPsum
                if const_expr(should_load_Q):
                    # K & Q
                    pipeline_Q.producer_acquire(
                        producer_state_Q_LSE, extra_tx_count=self.tma_copy_bytes["K"]
                    )
                    load_K(tma_bar_ptr=pipeline_Q.producer_get_barrier(producer_state_Q_LSE))
                    load_Q(m_block_min, producer_state=producer_state_Q_LSE)
                    pipeline_Q.producer_commit(producer_state_Q_LSE)

                    # LSE
                    pipeline_LSE.producer_acquire(producer_state_Q_LSE)
                    with cute.arch.elect_one():
                        copy_stats(
                            gLSE[None, m_block_min],
                            sLSE[None, producer_state_Q_LSE.index],
                            mbar_ptr=pipeline_LSE.producer_get_barrier(producer_state_Q_LSE),
                        )
                    producer_state_Q_LSE.advance()
                if const_expr(should_load_dO):
                    # V & dO
                    pipeline_dO.producer_acquire(
                        producer_state_dO_dPsum,
                        extra_tx_count=self.tma_copy_bytes["V"] + self.tma_copy_bytes["dO"]
                        if const_expr(tma_atom_dOt is not None)
                        else self.tma_copy_bytes["V"],
                    )
                    load_V(tma_bar_ptr=pipeline_dO.producer_get_barrier(producer_state_dO_dPsum))
                    load_dO(m_block_min, producer_state=producer_state_dO_dPsum)
                    if const_expr(tma_atom_dOt is not None):
                        load_dOt(m_block_min, producer_state=producer_state_dO_dPsum)
                    pipeline_dO.producer_commit(producer_state_dO_dPsum)
                    # dPsum
                    pipeline_dPsum.producer_acquire(producer_state_dO_dPsum)
                    with cute.arch.elect_one():
                        copy_stats(
                            gdPsum[None, m_block_min],
                            sdPsum[None, producer_state_dO_dPsum.index],
                            mbar_ptr=pipeline_dPsum.producer_get_barrier(producer_state_dO_dPsum),
                        )
                    producer_state_dO_dPsum.advance()

                if const_expr(self.use_2cta_instrs):
                    pipeline_Kt.producer_acquire(producer_state_Kt)
                    load_Kt(tma_bar_ptr=pipeline_Kt.producer_get_barrier(producer_state_Kt))
                    pipeline_Kt.producer_commit(producer_state_Kt)
                    producer_state_Kt.advance()

                for m_block in cutlass.range(m_block_min + 1, m_block_max, unroll=1):
                    producer_state_Q_LSE, producer_state_dO_dPsum, producer_state_Qt, producer_state_Kt = load_step(
                        m_block,
                        producer_state_Q_LSE=producer_state_Q_LSE,
                        producer_state_dO_dPsum=producer_state_dO_dPsum,
                        producer_state_Qt=producer_state_Qt,
                        producer_state_Kt=producer_state_Kt,
                        m_block_prev=m_block - 1,
                    )

                if const_expr(should_load_Q):
                    if const_expr(tma_atom_Qt is not None):
                        pipeline_Qt.producer_acquire(producer_state_Qt)
                        load_Qt(m_block_max - 1, producer_state=producer_state_Qt)
                        pipeline_Qt.producer_commit(producer_state_Qt)
                        producer_state_Qt.advance()

                    pipeline_Q.producer_tail(
                        producer_state_Q_LSE.clone()
                    )  # will hang if we don't clone
                    pipeline_LSE.producer_tail(producer_state_Q_LSE)
                    if const_expr(tma_atom_Qt is not None):
                        pipeline_Qt.producer_tail(producer_state_Qt)
                if const_expr(should_load_dO):
                    pipeline_dO.producer_tail(producer_state_dO_dPsum.clone())
                    pipeline_dPsum.producer_tail(producer_state_dO_dPsum)

            tile_scheduler.prefetch_next_work()
            tile_scheduler.advance_to_next_work()
            work_tile = tile_scheduler.get_current_work()

    @cute.jit
    def load_step(
        self,
        m_block: cute.Int32,
        gLSE: cute.Tensor,
        sLSE: cute.Tensor,
        gdPsum: cute.Tensor,
        sdPsum: cute.Tensor,
        pipeline_Q: PipelineAsync,
        pipeline_LSE: PipelineAsync,
        pipeline_dO: PipelineAsync,
        pipeline_dPsum: PipelineAsync,
        producer_state_Q_LSE: cutlass.pipeline.PipelineState,
        producer_state_dO_dPsum: cutlass.pipeline.PipelineState,
        load_Q: Callable,
        load_dO: Callable,
        copy_stats: Callable,
        should_load_Q: bool = True,
        should_load_dO: bool = True,
        pipeline_Qt: PipelineAsync = None,
        pipeline_Kt: PipelineAsync = None,
        producer_state_Qt: cutlass.pipeline.PipelineState = None,
        producer_state_Kt: cutlass.pipeline.PipelineState = None,
        load_Qt: Callable = None,
        load_dOt: Callable = None,
        m_block_prev: cute.Int32 = None,
    ):
        if const_expr(should_load_Q):
            if const_expr(load_Qt is not None):
                pipeline_Qt.producer_acquire(producer_state_Qt)
                load_Qt(m_block_prev, producer_state=producer_state_Qt)
                pipeline_Qt.producer_commit(producer_state_Qt)
                producer_state_Qt.advance()

            # Q
            pipeline_Q.producer_acquire(producer_state_Q_LSE)
            load_Q(m_block, producer_state=producer_state_Q_LSE)
            pipeline_Q.producer_commit(producer_state_Q_LSE)
            # LSE
            pipeline_LSE.producer_acquire(producer_state_Q_LSE)
            with cute.arch.elect_one():
                copy_stats(
                    gLSE[None, m_block],
                    sLSE[None, producer_state_Q_LSE.index],
                    mbar_ptr=pipeline_LSE.producer_get_barrier(producer_state_Q_LSE),
                )
            producer_state_Q_LSE.advance()

        if const_expr(should_load_dO):
            # dO
            pipeline_dO.producer_acquire(
                producer_state_dO_dPsum,
                extra_tx_count=self.tma_copy_bytes["dO"]
                if const_expr(load_dOt is not None)
                else 0,
            )
            load_dO(m_block, producer_state=producer_state_dO_dPsum)
            if const_expr(load_dOt is not None):
                load_dOt(m_block, producer_state=producer_state_dO_dPsum)
            pipeline_dO.producer_commit(producer_state_dO_dPsum)
            # dPsum
            pipeline_dPsum.producer_acquire(producer_state_dO_dPsum)
            with cute.arch.elect_one():
                copy_stats(
                    gdPsum[None, m_block],
                    sdPsum[None, producer_state_dO_dPsum.index],
                    mbar_ptr=pipeline_dPsum.producer_get_barrier(producer_state_dO_dPsum),
                )
            producer_state_dO_dPsum.advance()

        return producer_state_Q_LSE, producer_state_dO_dPsum, producer_state_Qt, producer_state_Kt

    @cute.jit
    def load_fm(
        self,
        flashmask_info: FlashMaskInfo,
        sStartEndRowIndices: cute.Tensor,
        sFM_max_min: cute.Tensor,
        seqlen_info: SeqlenInfoQK,
        num_heads: Int32,
        n_block: Int32,
        head_idx: Int32,
        batch_idx: Int32,
    ):
        # (13) warp_idx == self.load_warp_id
        #num_load_threads = len([self.load_warp_id]) * cute.arch.WARP_SIZE
        num_load_threads = cute.arch.WARP_SIZE
        tidx = cute.arch.thread_idx()[0] % num_load_threads
        nblock_seqlen = ((seqlen_info.seqlen_k + self.tile_n - 1) // self.tile_n + 3) // 4 * 4
        ntimes_copy = (self.tile_n + num_load_threads - 1) // num_load_threads
        bsz, fm_heads, seqlen_k, num_vec = flashmask_info.startend_row_indices.shape
        fm_batch_idx = batch_idx if bsz > 1 else 0
        fm_head_idx = head_idx // (num_heads // fm_heads)
        bh_offset = fm_batch_idx * fm_heads + fm_head_idx;
        bh_offset_block = bh_offset * nblock_seqlen;

        if tidx == 0:
            # LTS is always valid, otherwise this is not a valid flashmask computation instance
            LTS_nblock_max = cute.make_tensor(flashmask_info.LTS_nblock_max.iterator + bh_offset_block, cute.make_layout((cutlass.Int32(nblock_seqlen)), stride=(cutlass.Int32(1))))
            LTS_nblock_min = cute.make_tensor(flashmask_info.LTS_nblock_min.iterator + bh_offset_block, cute.make_layout((cutlass.Int32(nblock_seqlen)), stride=(cutlass.Int32(1))))
            sFM_max_min[0] = (LTS_nblock_max[n_block] - 1) // self.tile_m
            sFM_max_min[1] = LTS_nblock_min[n_block] // self.tile_m
            if const_expr(flashmask_info.LTE_nblock_max is not None):
                LTE_nblock_max = cute.make_tensor(flashmask_info.LTE_nblock_max.iterator + bh_offset_block, cute.make_layout((cutlass.Int32(nblock_seqlen)), stride=(cutlass.Int32(1))))
                LTE_nblock_min = cute.make_tensor(flashmask_info.LTE_nblock_min.iterator + bh_offset_block, cute.make_layout((cutlass.Int32(nblock_seqlen)), stride=(cutlass.Int32(1))))
                sFM_max_min[2] = (LTE_nblock_max[n_block] - 1) // self.tile_m
                sFM_max_min[3] = LTE_nblock_min[n_block] // self.tile_m
            if const_expr(flashmask_info.UTS_nblock_max is not None):
                UTS_nblock_max = cute.make_tensor(flashmask_info.UTS_nblock_max.iterator + bh_offset_block, cute.make_layout((cutlass.Int32(nblock_seqlen)), stride=(cutlass.Int32(1))))
                UTS_nblock_min = cute.make_tensor(flashmask_info.UTS_nblock_min.iterator + bh_offset_block, cute.make_layout((cutlass.Int32(nblock_seqlen)), stride=(cutlass.Int32(1))))
                sFM_max_min[4] = (UTS_nblock_max[n_block] - 1) // self.tile_m
                sFM_max_min[5] = UTS_nblock_min[n_block] // self.tile_m
            if const_expr(flashmask_info.UTE_nblock_max is not None):
                UTE_nblock_max = cute.make_tensor(flashmask_info.UTE_nblock_max.iterator + bh_offset_block, cute.make_layout((cutlass.Int32(nblock_seqlen)), stride=(cutlass.Int32(1))))
                UTE_nblock_min = cute.make_tensor(flashmask_info.UTE_nblock_min.iterator + bh_offset_block, cute.make_layout((cutlass.Int32(nblock_seqlen)), stride=(cutlass.Int32(1))))
                sFM_max_min[6] = (UTE_nblock_max[n_block] - 1) // self.tile_m
                sFM_max_min[7] = UTE_nblock_min[n_block] // self.tile_m

        for i in cutlass.range_constexpr(ntimes_copy):
            copy_offset = i * num_load_threads + tidx
            sStartEndRowIndices[copy_offset, 0] = 2147483647
            sStartEndRowIndices[copy_offset, 1] = 2147483647
            if (copy_offset < self.tile_n and n_block * self.tile_n + copy_offset < seqlen_k):
                LTS = flashmask_info.startend_row_indices[fm_batch_idx, fm_head_idx, None, 0]
                sStartEndRowIndices[copy_offset, 0] = LTS[n_block * self.tile_n + copy_offset]
                #assert const_expr(num_vec <= 2), "only support num_vec == 2 now"
                if const_expr(flashmask_info.LTE_nblock_max is not None):
                    LTE = flashmask_info.startend_row_indices[fm_batch_idx, fm_head_idx, None, 1]
                    sStartEndRowIndices[copy_offset, 1] = LTE[n_block * self.tile_n + copy_offset]
                if const_expr(flashmask_info.UTE_nblock_max is not None):
                    UTE = flashmask_info.startend_row_indices[fm_batch_idx, fm_head_idx, None, 1]
                    sStartEndRowIndices[copy_offset, 1] = UTE[n_block * self.tile_n + copy_offset]
                #cute.printf("%d, %d", copy_offset, sStartEndRowIndices[copy_offset, 0])
                #cute.print_tensor(LTS)
        cute.arch.sync_warp()

    @cute.jit
    def mma(
        self,
        tiled_mma_S: cute.TiledMma,
        tiled_mma_dP: cute.TiledMma,
        tiled_mma_dV: cute.TiledMma,
        tiled_mma_dK: cute.TiledMma,
        tiled_mma_dQ: cute.TiledMma,
        sQ: cute.Tensor,
        sQt: cute.Tensor,
        sK: cute.Tensor,
        sV: cute.Tensor,
        sdO: cute.Tensor,
        sdOt: cute.Tensor,
        sdSt: cute.Tensor,
        sdS: cute.Tensor,
        sKt: cute.Tensor,
        tP: cute.Tensor,
        tdS: cute.Tensor,
        tStS: cute.Tensor,
        tdPtdP: cute.Tensor,
        tdVtdV: cute.Tensor,
        tdVtdV_high: cute.Tensor,
        tdKtdK: cute.Tensor,
        tdQtdQ: cute.Tensor,
        dS_cluster_full_mbar_ptr: cute.Pointer,
        dS_cluster_empty_mbar_ptr: cute.Pointer,
        dS_cluster_leader_mbar_ptr: Optional[cute.Pointer],
        dQaccum_empty_mbar_ptr: Optional[cute.Pointer],
        pipeline_Q: PipelineAsync,
        pipeline_Q_consumer: PipelineConsumer,
        pipeline_Qt: PipelineAsync,
        pipeline_Kt: PipelineAsync,
        pipeline_dO: PipelineAsync,
        pipeline_S_P: PipelineAsync,
        pipeline_dS: PipelineAsync,
        pipeline_dKV: PipelineAsync,
        pipeline_dP: PipelineAsync,
        pipeline_dQ: PipelineAsync,
        block_info: BlockInfo,
        SeqlenInfoCls: Callable,
        TileSchedulerCls: Callable,
        flashmask_info: FlashMaskInfo,
        sFM_max_min: cute.Tensor,
        flashmask_loaded_mbar_ptr: cute.Pointer,
        is_leader_cta: cutlass.Boolean,
    ):
        # [2025-10-21] For reasons I don't understand, putting these partitioning in the main
        # kernel (before warp specialization) is a lot slower tha putting them here.
        # Partition smem / tmem tensors
        # S = K @ Q.T
        num_load_threads = cute.arch.WARP_SIZE
        tidx = cute.arch.thread_idx()[0] % num_load_threads
        tSrK = tiled_mma_S.make_fragment_A(sK)
        tSrQ = tiled_mma_S.make_fragment_B(sQ)
        # dP = V @ dO.T
        tdPrV = tiled_mma_dP.make_fragment_A(sV)
        tdPrdOt = tiled_mma_dP.make_fragment_B(sdOt)
        # dK = dS.T @ Q
        # For 2-CTA, dS (dK mma) MUST come from TMEM (cannot use SMEM)
        if const_expr(self.use_smem_dS_for_mma_dK and not self.use_2cta_instrs):
            tdKrdS = tiled_mma_dK.make_fragment_A(sdSt)  # From SMEM
        else:
            tdKrdS = tiled_mma_dK.make_fragment_A(tdS)  # From TMEM
        tdKrQ = tiled_mma_dK.make_fragment_B(sQt)
        # dQ = dS @ K
        tdQrdS = tiled_mma_dQ.make_fragment_A(sdS)
        tdQrK = tiled_mma_dQ.make_fragment_B(sKt)
        # dV = P @ dO.T
        tdVrdO = tiled_mma_dV.make_fragment_B(sdO)
        tdVrP = tiled_mma_dV.make_fragment_A(tP)

        # mma_qk_fn = partial(gemm_w_idx, tiled_mma_S, tStS, tSrK, tSrQ, zero_init=True)
        mma_qk_fn = partial(
            gemm_ptx_w_idx, tiled_mma_S, tStS, tSrK, tSrQ, sA=sK, sB=sQ, zero_init=True,
            cta_group=self.cta_group_size,
        )
        # mma_dov_fn = partial(gemm_w_idx, tiled_mma_dP, tdPtdP, tdPrV, tdPrdOt, zero_init=True)
        mma_dov_fn = partial(
            gemm_ptx_w_idx,
            tiled_mma_dP,
            tdPtdP,
            tdPrV,
            tdPrdOt,
            sA=sV,
            sB=sdOt,
            zero_init=True,
            cta_group=self.cta_group_size,
        )
        # mma_pdo_fn = partial(gemm_w_idx, tiled_mma_dV, tdVtdV, tdVrP, tdVrdO)
        mma_pdo_fn = partial(
            gemm_ptx_w_idx,
            tiled_mma_dV,
            tdVtdV,
            tdVrP,
            tdVrdO,
            sA=None,
            sB=sdO,
            tA_addr=self.tmem_P_offset,
            cta_group=self.cta_group_size,
        )

        if const_expr(self.is_split_dv):
            mma_pdo_high_fn = partial(
                gemm_ptx_w_idx,
                tiled_mma_dV,
                tdVtdV_high,
                tdVrP,
                tdVrdO,
                sA=None,
                sB=sdO,
                tA_addr=self.tmem_P_offset,
                cta_group=self.cta_group_size,
            )

        num_unroll_groups = 2 if const_expr(self.use_2cta_instrs) else 1
        mma_dsk_fn = partial(gemm_w_idx, tiled_mma_dQ, tdQtdQ, tdQrdS, tdQrK, zero_init=True, num_unroll_groups=num_unroll_groups)
        # mma_dsk_fn = partial(
        #     gemm_ptx_w_idx, tiled_mma_dQ, tdQtdQ, tdQrdS, tdQrK, sA=sdS, sB=sKt, zero_init=True
        # )
        if const_expr(self.use_smem_dS_for_mma_dK and not self.use_2cta_instrs):
            mma_dsq_fn = partial(gemm_w_idx, tiled_mma_dK, tdKtdK, tdKrdS, tdKrQ)
        else:
            # Need to explicitly pass in tA_addr for correctness
            mma_dsq_fn = partial(
                gemm_ptx_w_idx,
                tiled_mma_dK,
                tdKtdK,
                tdKrdS,
                tdKrQ,
                sA=None,
                sB=sQt,
                tA_addr=self.tmem_dS_offset,
                cta_group=self.cta_group_size,
            )

        consumer_state_Q = cutlass.pipeline.make_pipeline_state(
            cutlass.pipeline.PipelineUserType.Consumer, self.Q_stage
        )
        consumer_state_Qt = cutlass.pipeline.make_pipeline_state(
            cutlass.pipeline.PipelineUserType.Consumer, self.Q_stage
        )
        consumer_state_Kt = cutlass.pipeline.make_pipeline_state(
            cutlass.pipeline.PipelineUserType.Consumer, self.single_stage
        )
        consumer_state_dO = cutlass.pipeline.make_pipeline_state(
            cutlass.pipeline.PipelineUserType.Consumer, self.dO_stage
        )
        producer_phase_acc = Int32(1)  # For S & P, dP, dQ
        producer_phase_dQ = Int32(1)  # 2-CTA: separate phase for dQ pipeline
        dS_cluster_phase = Int32(0)
        consumer_state_dS = cutlass.pipeline.make_pipeline_state(
            cutlass.pipeline.PipelineUserType.Consumer, 1
        )
        # producer_state_dKV = cutlass.pipeline.make_pipeline_state(
        #     cutlass.pipeline.PipelineUserType.Producer, 2
        # )
        producer_phase_dKV = Int32(1)
        cta_group = pipeline_S_P.cta_group

        if const_expr(self.enable_flashmask):
            flashmask_phase = Int32(0)

        tile_scheduler = TileSchedulerCls()
        work_tile = tile_scheduler.initial_work_tile_info()
        while work_tile.is_valid_tile:
            n_block, head_idx, batch_idx, _ = work_tile.tile_idx
            seqlen = SeqlenInfoCls(batch_idx)
            m_block_min, m_block_max = block_info.get_m_block_min_max(
                seqlen, n_block // self.cluster_shape_mnk[0]
            )

            num_blocks = m_block_max - m_block_min
            if const_expr(self.enable_flashmask):
                cute.arch.mbarrier_wait(flashmask_loaded_mbar_ptr, flashmask_phase)

                if not const_expr(self.use_2cta_instrs):
                    # 1CTA: compute num_blocks by subtracting full-mask blocks
                    num_blocks = 0
                    loop_start = m_block_min
                    loop_end = m_block_max
                    if const_expr(not self.is_causal):
                        has_uts = const_expr(flashmask_info.UTS_nblock_max is not None)
                        if has_uts:
                            loop_end = min(m_block_max, sFM_max_min[4] + 1)
                            #  ~ UTS
                            num_blocks = num_blocks + max(0, (loop_end - loop_start))
                            loop_start = loop_end
                            if tidx == 0 and self.debug_print:
                                cute.printf('after uts mma: n_block: %d, %d', n_block, num_blocks)
                        loop_start = max(loop_start, sFM_max_min[7])

                    # UTE ~ LTS
                    loop_end = min(m_block_max, sFM_max_min[0] + 1)
                    num_blocks = num_blocks + max(0, (loop_end - loop_start))
                    if tidx == 0 and self.debug_print:
                        cute.printf('after ute ~ lts mma: n_block: %d, %d, m_block_min: %d, m_block_max: %d', n_block, num_blocks, m_block_min, m_block_max)

                    # LTE ~ seqlen_q
                    has_lte = const_expr(flashmask_info.LTE_nblock_max is not None)
                    if has_lte:
                        loop_start = max(sFM_max_min[0] + 1, sFM_max_min[3])
                        if sFM_max_min[3] == sFM_max_min[0]:
                            loop_start = sFM_max_min[3] + 1
                        loop_start = max(m_block_min, loop_start)
                        loop_end = m_block_max
                        num_blocks = num_blocks + (loop_end - loop_start)
                        if tidx == 0 and self.debug_print:
                            cute.printf('after lts ~ seqlen_q mma: n_block: %d, %d', n_block, num_blocks)
                # else: 2CTA - keep num_blocks = m_block_max - m_block_min (no skipping)
                if tidx == 0 and self.debug_print:
                    cute.printf('MMA FM: cta_rank=%d, n_block=%d, num_blocks=%d, m_block_min=%d, m_block_max=%d, 2cta=%d', cute.arch.block_idx_in_cluster(), n_block, num_blocks, m_block_min, m_block_max, const_expr(self.use_2cta_instrs))

            if const_expr(self.use_2cta_instrs and self.tile_hdim == 192):
                # hdim192: flat loop with double pipeline_Q/dO consumption
                # Only leader CTA executes MMA loop; non-leader CTA's MMA warps are idle
                if is_leader_cta:
                    if tidx == 0 and self.debug_print:
                        cute.printf('MMA hdim192: cta_rank=%d, CTA %d entering loop, num_blocks=%d, is_leader=%d', cute.arch.block_idx_in_cluster(), cute.arch.block_idx()[0], num_blocks, is_leader_cta)
                    accumulate_dK = False
                    accumulate_dV = False

                    main_loop_iters = num_blocks

                    for _ in cutlass.range(main_loop_iters, unroll=1):
                        # 1) S.T = K @ Q.T
                        if tidx == 0 and self.debug_print:
                            cute.printf('MMA step1: CTA %d before Q.consumer_wait', cute.arch.block_idx_in_cluster())
                        pipeline_Q.consumer_wait(consumer_state_Q)
                        if tidx == 0 and self.debug_print:
                            cute.printf('MMA step1: CTA %d before dQ.empty.wait phase=%d', cute.arch.block_idx_in_cluster(), producer_phase_acc)
                        pipeline_dQ.sync_object_empty.wait(
                            0, producer_phase_acc
                        )  # dQ tmem overlaps with S
                        if tidx == 0 and self.debug_print:
                            cute.printf('MMA step1: CTA %d before mma_qk', cute.arch.block_idx_in_cluster())
                        mma_qk_fn(B_idx=consumer_state_Q.index)
                        if tidx == 0 and self.debug_print:
                            cute.printf('MMA step1: CTA %d after mma_qk, signaling S_P full', cute.arch.block_idx_in_cluster())
                        pipeline_S_P.sync_object_full.arrive(
                            0, pipeline_S_P.producer_mask, cta_group
                        )
                        pipeline_Q.consumer_release(consumer_state_Q)
                        consumer_state_Q.advance()

                        producer_phase_acc ^= 1

                        # 2) dP.T = V @ dO.T
                        if tidx == 0 and self.debug_print:
                            cute.printf('MMA step2: CTA %d before dO.consumer_wait', cute.arch.block_idx_in_cluster())
                        pipeline_dO.consumer_wait(consumer_state_dO)
                        if tidx == 0 and self.debug_print:
                            cute.printf('MMA step2: CTA %d before S_P.empty.wait phase=%d', cute.arch.block_idx_in_cluster(), producer_phase_acc)
                        pipeline_S_P.sync_object_empty.wait(
                            0, producer_phase_acc
                        )  # dP tmem overlaps with S
                        if tidx == 0 and self.debug_print:
                            cute.printf('MMA step2: CTA %d after S_P.empty.wait, before mma_dov', cute.arch.block_idx_in_cluster())
                        mma_dov_fn(B_idx=consumer_state_dO.index)
                        if tidx == 0 and self.debug_print:
                            cute.printf('MMA step2: CTA %d after mma_dov, signaling dP full', cute.arch.block_idx_in_cluster())
                        pipeline_dP.sync_object_full.arrive(0, pipeline_dP.producer_mask, cta_group)
                        pipeline_dO.consumer_release(consumer_state_dO)
                        consumer_state_dO.advance()

                        # 3) dK = dS.T @ Q
                        pipeline_Q.consumer_wait(consumer_state_Q)
                        pipeline_dP.sync_object_empty.wait(0, producer_phase_acc)  # dP -> dS
                        mma_dsq_fn(B_idx=consumer_state_Q.index, zero_init=not accumulate_dK)
                        pipeline_Q.consumer_release(consumer_state_Q)
                        consumer_state_Q.advance()
                        accumulate_dK = True

                        # 4) dV = P.T @ dO
                        pipeline_dO.consumer_wait(consumer_state_dO)
                        mma_pdo_fn(B_idx=consumer_state_dO.index, zero_init=not accumulate_dV)
                        pipeline_dO.consumer_release(consumer_state_dO)
                        consumer_state_dO.advance()
                        accumulate_dV = True

                        # 5) dQ = dS @ K
                        pipeline_dS.consumer_wait(consumer_state_dS)
                        cute.arch.mbarrier_wait(dS_cluster_leader_mbar_ptr, phase=dS_cluster_phase)
                        mma_dsk_fn()
                        pipeline_dQ.sync_object_full.arrive(0, pipeline_dQ.producer_mask, cta_group)
                        pipeline_dS.consumer_release(consumer_state_dS)
                        consumer_state_dS.advance()
                        dS_cluster_phase ^= 1

                    # signal to the epilogue that dV is ready
                    pipeline_dKV.sync_object_empty.wait(0, producer_phase_dKV)
                    pipeline_dKV.sync_object_full.arrive(0, pipeline_dKV.producer_mask, cta_group)
                    # signal to the epilogue that dK is ready
                    pipeline_dKV.sync_object_empty.wait(1, producer_phase_dKV)
                    pipeline_dKV.sync_object_full.arrive(1, pipeline_dKV.producer_mask, cta_group)
                    producer_phase_dKV ^= 1

            elif const_expr(self.use_2cta_instrs):
                if is_leader_cta and num_blocks > 0:
                    accumulate_dK = False
                    # -----------------------------------------------------------
                    ###### Prologue (2CTA hdim128)
                    # -----------------------------------------------------------
                    # 1. S  = Q0 @ K.T
                    # 2. dP = V @ dOt.T
                    # 3. dV = P @ dO

                    # 1) S = K @ Q
                    pipeline_Q.consumer_wait(consumer_state_Q)
                    pipeline_S_P.sync_object_empty.wait(0, producer_phase_acc)
                    mma_qk_fn(B_idx=consumer_state_Q.index)
                    pipeline_S_P.sync_object_full.arrive(0, pipeline_S_P.producer_mask, cta_group)
                    pipeline_Q.consumer_release(consumer_state_Q)
                    consumer_state_Q.advance()

                    # 2) dP = V @ dOt.T
                    pipeline_dO.consumer_wait(consumer_state_dO)
                    pipeline_dP.sync_object_empty.wait(0, producer_phase_acc)
                    mma_dov_fn(B_idx=consumer_state_dO.index)
                    pipeline_dP.sync_object_full.arrive(0, pipeline_dP.producer_mask, cta_group)

                    # 3) dV = P.T @ dO
                    producer_phase_acc ^= 1
                    pipeline_S_P.sync_object_empty.wait(0, producer_phase_acc)
                    mma_pdo_fn(B_idx=consumer_state_dO.index, zero_init=True)
                    pipeline_dO.consumer_release(consumer_state_dO)
                    consumer_state_dO.advance()

                    pipeline_Kt.consumer_wait(consumer_state_Kt)
                    # -----------------------------------------------------------
                    ###### MAIN LOOP (2CTA hdim128)
                    # -----------------------------------------------------------
                    # 1. S.T  = K    @ Q.T
                    # 2. dK   = dS.T @ Q
                    # 3. dP.T = V    @ dO.T
                    # 4. dQ   = dS   @ K
                    # 5. dV   = P.T  @ dO

                    main_loop_iters = m_block_max - m_block_min - 1

                    for _ in cutlass.range(main_loop_iters, unroll=1):
                        # (1) S.T = K @ Q.T (next)
                        pipeline_Q.consumer_wait(consumer_state_Q)
                        pipeline_dQ.sync_object_empty.wait(0, producer_phase_dQ)
                        mma_qk_fn(B_idx=consumer_state_Q.index)
                        pipeline_S_P.sync_object_full.arrive(
                            0, pipeline_S_P.producer_mask, cta_group
                        )
                        pipeline_Q.consumer_release(consumer_state_Q)
                        consumer_state_Q.advance()

                        # (2) dK += dS.T @ Q (cur)
                        pipeline_Qt.consumer_wait(consumer_state_Qt)
                        pipeline_dP.sync_object_empty.wait(0, producer_phase_acc)  # dP -> dS
                        mma_dsq_fn(B_idx=consumer_state_Qt.index, zero_init=not accumulate_dK)
                        accumulate_dK = True
                        pipeline_Qt.consumer_release(consumer_state_Qt)
                        consumer_state_Qt.advance()

                        # (3) dP.T = V @ dO.T (next)
                        pipeline_dO.consumer_wait(consumer_state_dO)
                        mma_dov_fn(B_idx=consumer_state_dO.index)
                        pipeline_dP.sync_object_full.arrive(0, pipeline_dP.producer_mask, cta_group)

                        # (4) dQ = dS @ K (cur)
                        pipeline_dS.consumer_wait(consumer_state_dS)
                        cute.arch.mbarrier_wait(dS_cluster_leader_mbar_ptr, phase=dS_cluster_phase)
                        mma_dsk_fn()
                        pipeline_dQ.sync_object_full.arrive(0, pipeline_dQ.producer_mask, cta_group)
                        pipeline_dS.consumer_release(consumer_state_dS)
                        consumer_state_dS.advance()
                        dS_cluster_phase ^= 1
                        producer_phase_dQ ^= 1

                        # (5) dV += P.T @ dO (next)
                        producer_phase_acc ^= 1
                        pipeline_S_P.sync_object_empty.wait(0, producer_phase_acc)  # S -> P
                        mma_pdo_fn(B_idx=consumer_state_dO.index, zero_init=False)
                        pipeline_dO.consumer_release(consumer_state_dO)
                        consumer_state_dO.advance()

                    pipeline_S_P.sync_object_full.arrive(0, pipeline_S_P.producer_mask, cta_group)

                    # signal to the epilogue that dV is ready
                    pipeline_dKV.sync_object_empty.wait(0, producer_phase_dKV)
                    pipeline_dKV.sync_object_full.arrive(0, pipeline_dKV.producer_mask, cta_group)
                    pipeline_dKV.sync_object_empty.wait(1, producer_phase_dKV)

                    # -----------------------------------------------------------
                    # Tail: Remaining dK and dQ
                    # -----------------------------------------------------------
                    # dK += dS.T @ Q
                    pipeline_Qt.consumer_wait(consumer_state_Qt)
                    pipeline_dP.sync_object_empty.wait(0, producer_phase_acc)  # dP -> dS
                    mma_dsq_fn(B_idx=consumer_state_Qt.index, zero_init=not accumulate_dK)
                    pipeline_Qt.consumer_release(consumer_state_Qt)
                    consumer_state_Qt.advance()
                    # signal to the epilogue that dK is ready
                    pipeline_dKV.sync_object_full.arrive(1, pipeline_dKV.producer_mask, cta_group)
                    producer_phase_dKV ^= 1

                    # dQ = dS @ K
                    pipeline_dS.consumer_wait(consumer_state_dS)
                    cute.arch.mbarrier_wait(dS_cluster_leader_mbar_ptr, phase=dS_cluster_phase)
                    pipeline_dQ.sync_object_empty.wait(0, producer_phase_dQ)
                    mma_dsk_fn()
                    pipeline_dQ.sync_object_full.arrive(0, pipeline_dQ.producer_mask, cta_group)
                    pipeline_dS.consumer_release(consumer_state_dS)
                    pipeline_Kt.consumer_release(consumer_state_Kt)
                    consumer_state_dS.advance()
                    consumer_state_Kt.advance()
                    dS_cluster_phase ^= 1
                    producer_phase_dQ ^= 1

                    producer_phase_acc ^= 1

            elif const_expr(self.is_split_both):
                if is_leader_cta and num_blocks > 0:
                    # ==========================================================
                    # Split-D MMA: 10 sub-GEMMs per M-block
                    # TMEM [0,128) is time-shared by S/P and dK/dQ.
                    # pipeline_dQ empty/full must be paired for each of the 4
                    # reduce outputs (dK_high, dK_low, dQ_low, dQ_high) so the
                    # reduce warp reads TMEM before the next write overwrites it.
                    # NOTE: under flashmask, num_blocks is the count of unmasked
                    # m-blocks (UTS / UTE~LTS / LTE~seqlen_q sub-ranges, see
                    # ~2948-2985). The split-d load and compute warps both
                    # iterate the same unmasked m-blocks, so MMA must use
                    # num_blocks (not m_block_max - m_block_min) to keep
                    # pipeline arrival counts in sync. With flashmask=False,
                    # num_blocks == m_block_max - m_block_min.
                    # ==========================================================
                    accumulate_dK = False
                    producer_phase_dQ = Int32(1)

                    main_loop_iters = num_blocks
                    for iter_idx in cutlass.range(main_loop_iters, unroll=1):
                        # --- Phase 1: S^T (contraction split) ---
                        # 1a) S_low = K_low @ Q_low^T (zero_init)
                        handle_Q = pipeline_Q_consumer.wait_and_advance()
                        pipeline_S_P.sync_object_empty.wait(0, producer_phase_acc)
                        pipeline_dQ.sync_object_empty.wait(0, producer_phase_dQ)
                        mma_qk_fn(A_idx=0, B_idx=handle_Q.index, zero_init=True)
                        handle_Q.release()

                        # 1b) S_high = K_high @ Q_high^T (accumulate)
                        handle_Q = pipeline_Q_consumer.wait_and_advance()
                        mma_qk_fn(A_idx=1, B_idx=handle_Q.index, zero_init=False)
                        pipeline_S_P.sync_object_full.arrive(
                            0, pipeline_S_P.producer_mask, cta_group
                        )

                        # --- Phase 2: dP^T (contraction split) ---
                        # 2a) dP_low = V_low @ dO_low^T (zero_init)
                        pipeline_dO.consumer_wait(consumer_state_dO)
                        pipeline_dP.sync_object_empty.wait(0, producer_phase_acc)
                        mma_dov_fn(B_idx=consumer_state_dO.index, zero_init=True)
                        pipeline_dO.consumer_release(consumer_state_dO)
                        consumer_state_dO.advance()

                        # 2b) dP_high = V_high @ dO_high^T (accumulate)
                        pipeline_dO.consumer_wait(consumer_state_dO)
                        mma_dov_fn(B_idx=consumer_state_dO.index, zero_init=False)
                        pipeline_dP.sync_object_full.arrive(
                            0, pipeline_dP.producer_mask, cta_group
                        )

                        producer_phase_acc ^= 1

                        # --- Phase 3: dV (output split) ---
                        # Wait for P ready from compute warps
                        pipeline_S_P.sync_object_empty.wait(0, producer_phase_acc)

                        # 3a) dV_high += P^T @ dO_high (dO_high still in sdO)
                        mma_pdo_high_fn(
                            B_idx=consumer_state_dO.index,
                            zero_init=(iter_idx == 0),
                        )
                        pipeline_dO.consumer_release(consumer_state_dO)
                        consumer_state_dO.advance()

                        # 3b) dV_low += P^T @ dO_low (reloaded)
                        pipeline_dO.consumer_wait(consumer_state_dO)
                        mma_pdo_fn(
                            B_idx=consumer_state_dO.index,
                            zero_init=(iter_idx == 0),
                        )
                        pipeline_dO.consumer_release(consumer_state_dO)
                        consumer_state_dO.advance()

                        # --- Phase 4: dK (output split → reduce) ---
                        # Wait for dS from compute warps
                        pipeline_dS.consumer_wait(consumer_state_dS)

                        # 4a) dK_high = dS^T @ Q_high (Q_high still from step 1b)
                        mma_dsq_fn(B_idx=handle_Q.index, zero_init=True)
                        pipeline_dQ.sync_object_full.arrive(
                            0, pipeline_dQ.producer_mask, cta_group
                        )
                        producer_phase_dQ ^= 1
                        handle_Q.release()

                        # 4b) dK_low = dS^T @ Q_low (reloaded)
                        handle_Q = pipeline_Q_consumer.wait_and_advance()
                        pipeline_dQ.sync_object_empty.wait(0, producer_phase_dQ)
                        mma_dsq_fn(B_idx=handle_Q.index, zero_init=True)
                        pipeline_dQ.sync_object_full.arrive(
                            0, pipeline_dQ.producer_mask, cta_group
                        )
                        producer_phase_dQ ^= 1

                        # --- Phase 5: dQ (output split → reduce) ---
                        # 5a) dQ_low = dS @ K_low
                        pipeline_dQ.sync_object_empty.wait(0, producer_phase_dQ)
                        mma_dsk_fn(B_idx=0)
                        pipeline_dQ.sync_object_full.arrive(
                            0, pipeline_dQ.producer_mask, cta_group
                        )
                        producer_phase_dQ ^= 1

                        # 5b) dQ_high = dS @ K_high
                        pipeline_dQ.sync_object_empty.wait(0, producer_phase_dQ)
                        mma_dsk_fn(B_idx=1)
                        pipeline_dQ.sync_object_full.arrive(
                            0, pipeline_dQ.producer_mask, cta_group
                        )
                        producer_phase_dQ ^= 1

                        handle_Q.release()
                        pipeline_dS.consumer_release(consumer_state_dS)
                        consumer_state_dS.advance()

                    # Signal dV_low ready (stage 0) and dV_high ready (stage 1)
                    pipeline_dKV.sync_object_empty.wait(0, producer_phase_dKV)
                    pipeline_dKV.sync_object_full.arrive(
                        0, pipeline_dKV.producer_mask, cta_group
                    )
                    pipeline_dKV.sync_object_empty.wait(1, producer_phase_dKV)
                    pipeline_dKV.sync_object_full.arrive(
                        1, pipeline_dKV.producer_mask, cta_group
                    )
                    producer_phase_dKV ^= 1

            elif const_expr(self.is_split_dv):
                if is_leader_cta and num_blocks > 0:
                    # ==========================================================
                    # is_split_both already handled above; here is_split_dv means DV-only.
                    # Split-DV MMA: 7 sub-GEMMs per M-block
                    # d=192 not split, dv=128 split into 64+64.
                    # S and dK/dQ use full d=192. Only dP and dV are split on dv.
                    # dK is per-m-block (dK_as_reduce=True), so zero_init=True
                    # every iter; reduce-warp accumulates into gdKaccum via
                    # cp.reduce.async.bulk.add.f32.
                    # ==========================================================
                    producer_phase_dQ = Int32(1)

                    main_loop_iters = num_blocks
                    
                    for iter_idx in cutlass.range(main_loop_iters, unroll=1):
                        # --- Phase 1: S = K @ Q^T (full d=192, single shot) ---
                        handle_Q = pipeline_Q_consumer.wait_and_advance()
                        pipeline_S_P.sync_object_empty.wait(0, producer_phase_acc)
                        pipeline_dQ.sync_object_empty.wait(0, producer_phase_dQ)
                        mma_qk_fn(B_idx=handle_Q.index, zero_init=True)
                        pipeline_S_P.sync_object_full.arrive(
                            0, pipeline_S_P.producer_mask, cta_group
                        )

                        # --- Phase 2: dP (contraction split on dv) ---
                        # 2a) dP_low = V_low @ dO_low^T (zero_init)
                        pipeline_dO.consumer_wait(consumer_state_dO)

                        pipeline_dP.sync_object_empty.wait(0, producer_phase_acc)
                        mma_dov_fn(B_idx=consumer_state_dO.index, zero_init=True)
                        pipeline_dO.consumer_release(consumer_state_dO)
                        consumer_state_dO.advance()

                        # 2b) dP_high = V_high @ dO_high^T (accumulate)
                        pipeline_dO.consumer_wait(consumer_state_dO)

                        mma_dov_fn(B_idx=consumer_state_dO.index, zero_init=False)
                        pipeline_dP.sync_object_full.arrive(
                            0, pipeline_dP.producer_mask, cta_group
                        )

                        producer_phase_acc ^= 1

                        # --- Phase 3: dV (output split on dv) ---
                        # Wait for P ready from compute warps
                        pipeline_S_P.sync_object_empty.wait(0, producer_phase_acc)

                        # 3a) dV_high += P^T @ dO_high (dO_high still in sdO)
                        mma_pdo_high_fn(
                            B_idx=consumer_state_dO.index,
                            zero_init=(iter_idx == 0),
                        )
                        pipeline_dO.consumer_release(consumer_state_dO)
                        consumer_state_dO.advance()

                        # 3b) dV_low += P^T @ dO_low (reloaded)
                        pipeline_dO.consumer_wait(consumer_state_dO)
                        mma_pdo_fn(
                            B_idx=consumer_state_dO.index,
                            zero_init=(iter_idx == 0),
                        )
                        pipeline_dO.consumer_release(consumer_state_dO)
                        consumer_state_dO.advance()

                        # --- Phase 4: dK = dS^T @ Q (full d=192) ---
                        pipeline_dS.consumer_wait(consumer_state_dS)
                        mma_dsq_fn(B_idx=handle_Q.index, zero_init=True)
                        pipeline_dQ.sync_object_full.arrive(
                            0, pipeline_dQ.producer_mask, cta_group
                        )
                        producer_phase_dQ ^= 1
                        handle_Q.release()

                        # --- Phase 5: dQ = dS @ K (full d=192) ---
                        pipeline_dQ.sync_object_empty.wait(0, producer_phase_dQ)
                        mma_dsk_fn()
                        pipeline_dQ.sync_object_full.arrive(
                            0, pipeline_dQ.producer_mask, cta_group
                        )
                        producer_phase_dQ ^= 1

                        pipeline_dS.consumer_release(consumer_state_dS)
                        consumer_state_dS.advance()

                    pipeline_dKV.sync_object_empty.wait(0, producer_phase_dKV)
                    pipeline_dKV.sync_object_full.arrive(
                        0, pipeline_dKV.producer_mask, cta_group
                    )

                    pipeline_dKV.sync_object_empty.wait(1, producer_phase_dKV)
                    pipeline_dKV.sync_object_full.arrive(
                        1, pipeline_dKV.producer_mask, cta_group
                    )
                    producer_phase_dKV ^= 1

            elif is_leader_cta and num_blocks > 0:
                accumulate_dK = False
                # -----------------------------------------------------------
                ###### Prologue
                # -----------------------------------------------------------
                # 1. S  = Q0 @ K.T
                # 2. dP = V @ dO.T
                # 3. dV = P @ dO

                # 1) S  = Q0 @ K.T
                m_block_cur = cute.Int32(0)
                if tidx == 0 and self.debug_print:
                    cute.printf('n_block: %d, before mma_step: %d', n_block, m_block_cur)
                handle_Q = pipeline_Q_consumer.wait_and_advance()
                pipeline_S_P.sync_object_empty.wait(0, producer_phase_acc)
                mma_qk_fn(B_idx=handle_Q.index)
                # Don't release Q yet
                pipeline_S_P.sync_object_full.arrive(0, pipeline_S_P.producer_mask, cta_group)

                # 2) dP = V @ dO.T
                pipeline_dO.consumer_wait(consumer_state_dO)
                pipeline_dP.sync_object_empty.wait(0, producer_phase_acc)
                # dQ uses the same tmem as dP
                pipeline_dQ.sync_object_empty.wait(0, producer_phase_acc)
                mma_dov_fn(B_idx=consumer_state_dO.index)
                # Don't release dO yet
                pipeline_dP.sync_object_full.arrive(0, pipeline_dP.producer_mask, cta_group)

                producer_phase_acc ^= 1
                # 3) dV = P.T @ dO
                # wait for P to be ready, which uses the same tmem as S
                pipeline_S_P.sync_object_empty.wait(0, producer_phase_acc)
                mma_pdo_fn(B_idx=consumer_state_dO.index, zero_init=True)
                pipeline_dO.consumer_release(consumer_state_dO)
                consumer_state_dO.advance()
                if tidx == 0 and self.debug_print:
                    cute.printf('n_block: %d, after mma_step: %d', n_block, m_block_cur)
                # -----------------------------------------------------------
                ###### MAIN LOOP
                # -----------------------------------------------------------
                # 1. S  = K    @ Q.T
                # 2. dQ = dS   @ K
                # 3. dK = dS.T @ Q
                # 4. dP = V    @ dO.T
                # 5. dV = P.T  @ dO
                num_blocks = num_blocks - 1

                for m_block in cutlass.range(0, num_blocks, unroll=1):
                    m_block_cur = m_block_cur + 1
                    if tidx == 0 and self.debug_print:
                        cute.printf('n_block: %d, before mma_step: %d', n_block, m_block_cur)

                    # 1) S = K @ Q_i
                    handle_Q_next = pipeline_Q_consumer.wait_and_advance()
                    # Don't need to wait for S, as P must have been ready ealier, i.e., S is ready
                    mma_qk_fn(B_idx=handle_Q_next.index)
                    pipeline_S_P.sync_object_full.arrive(0, pipeline_S_P.producer_mask, cta_group)

                    # 2-3)
                    # Do dK = dS.T @ Q, then dQ = dS @ K if dS in tmem for first mma
                    # Otherwise, reverse order
                    pipeline_dS.consumer_wait(consumer_state_dS)

                    if const_expr(self.use_smem_dS_for_mma_dK):
                        mma_dsk_fn()
                        pipeline_dQ.sync_object_full.arrive(0, pipeline_dQ.producer_mask, cta_group)
                        mma_dsq_fn(B_idx=handle_Q.index, zero_init=not accumulate_dK)
                        accumulate_dK = True
                        handle_Q.release()
                    else:
                        mma_dsq_fn(B_idx=handle_Q.index, zero_init=not accumulate_dK)
                        accumulate_dK = True
                        handle_Q.release()
                        mma_dsk_fn()
                        pipeline_dQ.sync_object_full.arrive(0, pipeline_dQ.producer_mask, cta_group)

                    # dP uses the same tmem as dQ
                    # However, if dS is ready, then dP must have been ready,
                    # so we don't need this wait before mma_dsk_fn()
                    # pipeline_dP.sync_object_empty.wait(0, producer_phase_acc)

                    pipeline_dS.consumer_release(consumer_state_dS)
                    consumer_state_dS.advance()

                    # 4) dP = V @ dO.T
                    pipeline_dO.consumer_wait(consumer_state_dO)
                    # dQ uses the same tmem as dP
                    pipeline_dQ.sync_object_empty.wait(0, producer_phase_acc)
                    mma_dov_fn(B_idx=consumer_state_dO.index)
                    pipeline_dP.sync_object_full.arrive(0, pipeline_dP.producer_mask, cta_group)

                    producer_phase_acc ^= 1
                    # 5) dV += P @ dO
                    # wait for P to be ready, which uses the same tmem as S
                    pipeline_S_P.sync_object_empty.wait(0, producer_phase_acc)
                    mma_pdo_fn(B_idx=consumer_state_dO.index, zero_init=False)
                    pipeline_dO.consumer_release(consumer_state_dO)
                    consumer_state_dO.advance()

                    handle_Q = handle_Q_next

                    if tidx == 0 and self.debug_print:
                        cute.printf('n_block: %d, after mma_step: %d', n_block, m_block_cur)

                pipeline_S_P.sync_object_full.arrive(0, pipeline_S_P.producer_mask, cta_group)

                # signal to the epilogue that dV is ready
                # pipeline_dKV.producer_acquire(producer_state_dKV)
                pipeline_dKV.sync_object_empty.wait(0, producer_phase_dKV)
                # pipeline_dKV.producer_commit(producer_state_dKV)
                pipeline_dKV.sync_object_full.arrive(0, pipeline_dKV.producer_mask, cta_group)
                # producer_state_dKV.advance()
                # pipeline_dKV.producer_acquire(producer_state_dKV)
                pipeline_dKV.sync_object_empty.wait(1, producer_phase_dKV)

                # -----------------------------------------------------------
                ###### Remaining 2
                # -----------------------------------------------------------
                # 1) dK += dS.T @ Q
                pipeline_dS.consumer_wait(consumer_state_dS)
                mma_dsq_fn(B_idx=handle_Q.index, zero_init=not accumulate_dK)
                # signal to the epilogue that dK is ready
                # pipeline_dKV.producer_commit(producer_state_dKV)
                pipeline_dKV.sync_object_full.arrive(1, pipeline_dKV.producer_mask, cta_group)
                # producer_state_dKV.advance()
                producer_phase_dKV ^= 1

                # 2) dQ = dS @ K
                # dS is done, so dP must have been ready, we don't need to wait
                mma_dsk_fn()
                pipeline_dQ.sync_object_full.arrive(0, pipeline_dQ.producer_mask, cta_group)
                # Wait until dQ is done before releasing Q, since K and Q0 uses the same mbarrier
                handle_Q.release()
                pipeline_dS.consumer_release(consumer_state_dS)
                consumer_state_dS.advance()

                producer_phase_acc ^= 1

            if const_expr(self.enable_flashmask):
                flashmask_phase ^= 1

            tile_scheduler.advance_to_next_work()
            work_tile = tile_scheduler.get_current_work()

            if tidx == 0 and self.debug_print:
                cute.printf('n_block: %d, EEEEEEEEEEEEEEEEEEEE after mma EEEEEEEEEEEEEEEEEEEE', n_block)

        # Currently it hangs if we have this S_P.producer_tail, will need to understand why
        # pipeline_S_P.producer_tail(producer_state_S_P)
        # pipeline_dP.producer_tail(producer_state_dP)
        # pipeline_dKV.producer_tail(producer_state_dKV)
        # pipeline_dQ.producer_tail(producer_state_dQ)

    @cute.jit
    def split_wg(
        self,
        t: cute.Tensor,
        wg_idx: cutlass.Int32,
        num_wg: cutlass.Constexpr[int],
    ):
        reduced_shape = cute.product_each(t.shape)
        rank = len(reduced_shape)
        if const_expr(reduced_shape[1] > 1):
            assert rank >= 2, "Need rank >= 2 for t in split_wg"
            t = cute.logical_divide(t, (reduced_shape[0], reduced_shape[1] // num_wg))
            coord = (None, (None, wg_idx)) + (None,) * (rank - 2)
        else:
            assert rank >= 3, "Need rank >= 3 for t in split_wg"
            if const_expr(rank == 3):
                t = cute.logical_divide(
                    t, (reduced_shape[0], reduced_shape[1], reduced_shape[2] // num_wg)
                )
                coord = (
                    None,
                    None,
                    (None, wg_idx),
                ) + (None,) * (rank - 3)
            else:
                t = cute.logical_divide(
                    t,
                    (
                        reduced_shape[0],
                        reduced_shape[1],
                        reduced_shape[2],
                        reduced_shape[3] // num_wg,
                    ),
                )
                coord = (
                    None,
                    None,
                    None,
                    (None, wg_idx),
                ) + (None,) * (rank - 4)
        return t[coord]

    @cute.jit
    def compute_loop(
        self,
        thr_mma_S: cute.core.ThrMma,
        thr_mma_dP: cute.core.ThrMma,
        thr_mma_dV: cute.core.ThrMma,
        thr_mma_dK: cute.core.ThrMma,
        tStS: cute.Tensor,
        tdPtdP: cute.Tensor,
        tdVtdV: cute.Tensor,
        tdKtdK: cute.Tensor,
        sLSE: cute.Tensor,
        sdPsum: cute.Tensor,
        mdV: cute.Tensor,
        mdK: cute.Tensor,
        sdS: cute.Tensor,
        sdS_xchg: cute.Tensor,
        pipeline_LSE: PipelineAsync,
        pipeline_dPsum: PipelineAsync,
        pipeline_S_P: PipelineAsync,
        pipeline_dS: PipelineAsync,
        pipeline_dKV: PipelineAsync,
        pipeline_dP: PipelineAsync,
        dS_cluster_empty_mbar_ptr: cute.Pointer,
        dS_cluster_full_mbar_ptr: cute.Pointer,
        dQaccum_empty_mbar_ptr: Optional[cute.Pointer],
        softmax_scale: cutlass.Float32,
        softmax_scale_log2: cutlass.Float32,
        block_info: BlockInfo,
        SeqlenInfoCls: Callable,
        AttentionMaskCls: Callable,
        TileSchedulerCls: Callable,
        sdV: Optional[cute.Tensor],
        sdK: Optional[cute.Tensor],
        mdV_tma_tensor: Optional[cute.Tensor],
        mdK_tma_tensor: Optional[cute.Tensor],
        tma_atom_dV: Optional[cute.CopyAtom],
        tma_atom_dK: Optional[cute.CopyAtom],
        tiled_copy_r2s_dKV: Optional[cute.TiledCopy],
        mdK_semaphore: Optional[cute.Tensor],
        mdV_semaphore: Optional[cute.Tensor],
        tdVtdV_high: Optional[cute.Tensor],
        flashmask_info: FlashMaskInfo,
        sStartEndRowIndices: cute.Tensor,
        sFM_max_min: cute.Tensor,
        flashmask_loaded_mbar_ptr: cute.Pointer,
        is_leader_cta: cutlass.Boolean,
    ):
        sLSE_2D = cute.make_tensor(
            sLSE.iterator,
            cute.make_layout(
                (self.tile_m, self.tile_n, self.Q_stage),
                stride=(1, 0, cute.round_up(self.tile_m, 64)),
            ),
        )
        sdPsum_2D = cute.make_tensor(
            sdPsum.iterator,
            cute.make_layout(
                (self.tile_m, self.tile_n, self.dO_stage),
                stride=(1, 0, cute.round_up(self.tile_m, 64)),
            ),
        )
        # if const_expr(self.SdP_swapAB):
        if const_expr(True):
            sLSE_2D = layout_utils.transpose_view(sLSE_2D)
            sdPsum_2D = layout_utils.transpose_view(sdPsum_2D)

        # tix: [128...384]  8 warps
        warp_idx = cute.arch.make_warp_uniform(cute.arch.warp_idx())  # 4-11
        tidx = cute.arch.thread_idx()[0] % (cute.arch.WARP_SIZE * len(self.compute_warp_ids))
        # tidx = cute.arch.thread_idx()[0] - (cute.arch.WARP_SIZE * self.compute_warp_ids[0])
        dp_idx = tidx % 128
        num_wg = len(self.compute_warp_ids) // 4  # 2
        # wg_idx:
        # 0: [256...384]
        # 1: [128...256]

        tileP_f32_like = self.cta_tiler[1] // 32 * self.v_dtype.width  # (128, 64)
        # tStS has shape ((128, 128), 1, 1), tStP has shape ((128, 64), 1, 1)
        # tP overlap with tS
        # cute.printf(tStS)
        # ((128,128),1,1):((65536,1),0,0)
        # (128,64):(1,128)
        tStP = cute.composition(tStS, (cute.make_layout((self.tile_n, tileP_f32_like)), 1, 1))
        # cute.printf(tStP)
        # ((128,128),1,1):((65536,1),0,0) o (128,64):(1,128) => ((128,64),1,1):((65536,1),0,0)
        tStP = cute.make_tensor(tStS.iterator, tStP.layout)  # Otherwise the tmem address is wrong
        tScS = thr_mma_S.partition_C(cute.make_identity_tensor(self.mma_tiler_kq[:2]))
        tScP = cute.composition(tScS, (cute.make_layout((self.tile_n, tileP_f32_like)), 1, 1))
        # tdS overlap with tdP
        tdPtdS = cute.composition(tdPtdP, (cute.make_layout((self.tile_n, tileP_f32_like)), 1, 1))
        tdPcdP = thr_mma_dP.partition_C(cute.make_identity_tensor(self.mma_tiler_vdo[:2]))
        tdPcdS = cute.composition(tdPcdP, (cute.make_layout((self.tile_n, tileP_f32_like)), 1, 1))


        tmem_load_atom = cute.make_copy_atom(
            tcgen05.copy.Ld32x32bOp(tcgen05.copy.Repetition(32)), Float32
        )
        tmem_store_atom = cute.make_copy_atom(
            tcgen05.copy.St32x32bOp(tcgen05.copy.Repetition(16)), Float32
        )

        # tmem -> rmem
        thr_copy_t2r = copy_utils.make_tmem_copy(tmem_load_atom, num_wg).get_slice(tidx)
        tStS_t2r = thr_copy_t2r.partition_S(tStS)  # (((32, 32), 1), 2, 1, 1)
        tdPtdP_t2r = thr_copy_t2r.partition_S(tdPtdP)
        tScS_t2r = thr_copy_t2r.partition_D(tScS)  # ((32, 1), 2, 1, 1)
        t0ScS_t2r = thr_copy_t2r.get_slice(0).partition_D(tScS)  # ((32, 1), 2, 1, 1)
        # ((32, 1), 2, 1, 1, STAGE)
        tSsLSE = thr_copy_t2r.partition_D(thr_mma_S.partition_C(sLSE_2D))
        tSsdPsum = thr_copy_t2r.partition_D(thr_mma_dP.partition_C(sdPsum_2D))
        # rmem -> tmem
        thr_copy_r2t = copy_utils.make_tmem_copy(tmem_store_atom, num_wg).get_slice(tidx)
        tScP_r2t = thr_copy_r2t.partition_S(tScP)
        tStP_r2t = thr_copy_r2t.partition_D(tStP)
        tdPcdS_r2t = thr_copy_r2t.partition_S(tdPcdS)
        tdPtdS_r2t = thr_copy_r2t.partition_D(tdPtdS)
        # rmem -> smem
        # This part is a bit iffy, we might be making a lot of assumptions here
        copy_atom_r2s = sm100_utils_basic.get_smem_store_op(
            LayoutEnum.ROW_MAJOR, self.ds_dtype, Float32, thr_copy_t2r
        )
        thr_copy_r2s = cute.make_tiled_copy_D(copy_atom_r2s, thr_copy_t2r).get_slice(tidx)
        # We assume the swizzle (i.e. layout.inner) stays the same
        sdS_epi_layout = sm100_utils_basic.make_smem_layout_epi(
            self.ds_dtype, LayoutEnum.ROW_MAJOR, (self.tile_n, self.tile_m), 1
        )
        sdS_layout = cute.slice_(sdS_epi_layout.outer, (None, None, 0))  # ((8,16), (64,2))
        # Need to group into 1 mode to be compatible w thr_copy_r2s
        sdS_layout = cute.make_layout((sdS_layout.shape,), stride=(sdS_layout.stride,))
        sdS_epi = cute.make_tensor(sdS.iterator, sdS_layout)
        tRS_sdS = thr_copy_r2s.partition_D(sdS_epi)

        tRS_sdS_xchg = None
        if const_expr(self.use_2cta_instrs):
            sdS_xchg_epi = cute.make_tensor(
                cute.recast_ptr(sdS_xchg.iterator, sdS_epi_layout.inner), sdS_layout
            )
            tRS_sdS_xchg = thr_copy_r2s.partition_D(sdS_xchg_epi)

        cta_rank_in_cluster = cute.arch.make_warp_uniform(cute.arch.block_idx_in_cluster())
        dS_cluster_empty_phase = Int32(1)
        # 2-CTA: CTA 0 exchanges stage 1 (bottom half), CTA 1 exchanges stage 0 (top half)
        exchange_stage = cta_rank_in_cluster ^ 1 if const_expr(self.use_2cta_instrs) else Int32(0)

        consumer_state_S_P_dP = pipeline.make_pipeline_state(  # Our impl has shortcut for stage==1
            cutlass.pipeline.PipelineUserType.Consumer, 1
        )
        # consumer_phase_S_P_dP = Int32(0)
        producer_state_dS = pipeline.make_pipeline_state(  # Our impl has shortcut for stage==1
            cutlass.pipeline.PipelineUserType.Producer, 1
        )
        consumer_state_dKV = cutlass.pipeline.make_pipeline_state(
            cutlass.pipeline.PipelineUserType.Consumer, 2
        )
        consumer_state_LSE = cutlass.pipeline.make_pipeline_state(
            cutlass.pipeline.PipelineUserType.Consumer, self.Q_stage
        )
        # consumer_state_dPsum = cutlass.pipeline.make_pipeline_state(
        consumer_state_dPsum = pipeline.make_pipeline_state(
            cutlass.pipeline.PipelineUserType.Consumer, self.dO_stage
        )
        if const_expr(self.enable_flashmask):
            flashmask_phase = Int32(0)

        tile_scheduler = TileSchedulerCls()
        work_tile = tile_scheduler.initial_work_tile_info()
        while work_tile.is_valid_tile:
            n_block, head_idx, batch_idx, _ = work_tile.tile_idx
            seqlen = SeqlenInfoCls(batch_idx)
            m_block_min, m_block_max = block_info.get_m_block_min_max(
                seqlen, n_block // self.cluster_shape_mnk[0]
            )
            n_block_for_cluster = n_block // self.cta_group_size
            mask = AttentionMaskCls(seqlen.seqlen_q, seqlen.seqlen_k)
            # TODO: condition mask_seqlen
            mask_fn = partial(
                mask.apply_mask_sm100_transposed,
                tScS_t2r=tScS_t2r,
                t0ScS_t2r=t0ScS_t2r,
                n_block=n_block_for_cluster,
                mask_seqlen=True,
                mask_causal=self.is_causal,
                mask_local=self.is_local,
                sStartEndRowIndices=sStartEndRowIndices,
                per_cta_tile_n=self.tile_n,
            )

            # prefetch_LSE = not self.is_causal
            prefetch_LSE = False

            compute_step = partial(
                self.compute_step,
                thr_copy_t2r=thr_copy_t2r,
                thr_copy_r2t=thr_copy_r2t,
                tScS_t2r=tScS_t2r,
                tStS_t2r=tStS_t2r,
                tScP_r2t=tScP_r2t,
                tStP_r2t=tStP_r2t,
                tSsLSE=tSsLSE,
                tRS_sdS=tRS_sdS,
                tdPtdS_r2t=tdPtdS_r2t,
                tdPtdP_t2r=tdPtdP_t2r,
                tSsdPsum=tSsdPsum,
                prefetch_LSE=prefetch_LSE,
                pipeline_LSE=pipeline_LSE,
                pipeline_S_P=pipeline_S_P,
                pipeline_dPsum=pipeline_dPsum,
                pipeline_dP=pipeline_dP,
                pipeline_dS=pipeline_dS,
                softmax_scale_log2=softmax_scale_log2,
                mask_fn=mask_fn,
                sdS_xchg=sdS_xchg,
                tRS_sdS_xchg=tRS_sdS_xchg,
                exchange_stage=exchange_stage,
                dS_cluster_empty_mbar_ptr=dS_cluster_empty_mbar_ptr,
                dS_cluster_full_mbar_ptr=dS_cluster_full_mbar_ptr,
                dQaccum_empty_mbar_ptr=dQaccum_empty_mbar_ptr,
                sdS_epi_layout=sdS_epi_layout,
                cta_rank_in_cluster=cta_rank_in_cluster,
                tidx=tidx,
                sdS=sdS,
            )

            if const_expr(True):  # Both CTAs must execute compute body for pipeline sync in 2-CTA mode
                if tidx == 0 and self.debug_print:
                    cute.printf('COMPUTE: cta_rank=%d, CTA %d entering compute body, is_leader=%d, n_block=%d, m_block_min=%d, m_block_max=%d, total=%d', cute.arch.block_idx_in_cluster(), cute.arch.block_idx()[0], is_leader_cta, n_block, m_block_min, m_block_max, m_block_max - m_block_min)
                zero_block = m_block_max <= m_block_min
                if const_expr(self.enable_flashmask):
                    if tidx == 0 and self.debug_print:
                        cute.printf('COMPUTE: CTA %d before flashmask_loaded_mbar_wait phase=%d', cute.arch.block_idx_in_cluster(), flashmask_phase)
                    cute.arch.mbarrier_wait(flashmask_loaded_mbar_ptr, flashmask_phase)
                    if tidx == 0 and self.debug_print:
                        cute.printf('COMPUTE: CTA %d after flashmask_loaded_mbar_wait', cute.arch.block_idx_in_cluster())
                    if const_expr(self.use_2cta_instrs):
                        # 2CTA: process ALL blocks without skipping for pipeline sync.
                        # Both CTAs have different flashmask boundaries but share pipelines,
                        # so they must iterate the same number of blocks.
                        compute_iter_idx = cute.Int32(0)
                        for m_block in cutlass.range(m_block_min, m_block_max, unroll=1):
                            zero_block = False
                            if tidx == 0 and self.debug_print:
                                cute.printf('COMPUTE 2CTA: cta_rank=%d, n_block=%d, m_block=%d of [%d,%d)', cute.arch.block_idx_in_cluster(), n_block, m_block, m_block_min, m_block_max)
                            consumer_state_LSE, consumer_state_S_P_dP, consumer_state_dPsum, producer_state_dS, dS_cluster_empty_phase = compute_step(
                                m_block=m_block,
                                consumer_state_LSE=consumer_state_LSE,
                                consumer_state_S_P_dP=consumer_state_S_P_dP,
                                consumer_state_dPsum=consumer_state_dPsum,
                                producer_state_dS=producer_state_dS,
                                dS_cluster_empty_phase=dS_cluster_empty_phase,
                                partially_masked=True,
                                iter_idx=compute_iter_idx,
                            )
                            compute_iter_idx = compute_iter_idx + 1
                            if tidx == 0 and self.debug_print:
                                cute.printf('n_block: %d, after compute_step 2CTA all: %d', n_block, m_block)
                    else:
                        # 1CTA: iterate flashmask segments, skipping full-mask blocks
                        loop_start = m_block_min
                        loop_end = m_block_max
                        zero_block = True
                        # 0: 0 ~ UTS_min, no mask
                        # 1: UTS_min ~ UTS_max, partially mask
                        # 2: UTE_min ~ UTE_max, partially mask
                        # 3: UTE_max ~ LTS_min, no mask
                        # 4: LTS_min ~ LTS_max, partially mask
                        # 5: LTE_min ~ LTE_max, partially mask
                        # 6: LTE_max ~ max_seq_k, no mask
                        if const_expr(not self.is_causal):
                            has_uts = const_expr(flashmask_info.UTS_nblock_max is not None)
                            if has_uts:
                                # 0 ~ UTS
                                loop_end = sFM_max_min[5] # UTS_min
                                for m_block in cutlass.range(loop_start, loop_end, unroll=1):
                                    zero_block = False
                                    if tidx == 0 and self.debug_print:
                                        cute.printf('n_block: %d, before compute_step 0 ~ UTS_min: %d', n_block, m_block)
                                    consumer_state_LSE, consumer_state_S_P_dP, consumer_state_dPsum, producer_state_dS, dS_cluster_empty_phase = compute_step(
                                        m_block=m_block,
                                        consumer_state_LSE=consumer_state_LSE,
                                        consumer_state_S_P_dP=consumer_state_S_P_dP,
                                        consumer_state_dPsum=consumer_state_dPsum,
                                        producer_state_dS=producer_state_dS,
                                        dS_cluster_empty_phase=dS_cluster_empty_phase,
                                        partially_masked=False,
                                    )
                                    if tidx == 0 and self.debug_print:
                                        cute.printf('n_block: %d, after compute_step 0 ~ UTS_min: %d', n_block, m_block)

                                loop_start = sFM_max_min[5] # UTS_min
                                loop_end = sFM_max_min[4] + 1 # UTS_max
                                for m_block in cutlass.range(loop_start, loop_end, unroll=1):
                                    zero_block = False
                                    if tidx == 0 and self.debug_print:
                                        cute.printf('n_block: %d, before compute_step UTS_min ~ UTS_max: %d', n_block, m_block)
                                    consumer_state_LSE, consumer_state_S_P_dP, consumer_state_dPsum, producer_state_dS, dS_cluster_empty_phase = compute_step(
                                        m_block=m_block,
                                        consumer_state_LSE=consumer_state_LSE,
                                        consumer_state_S_P_dP=consumer_state_S_P_dP,
                                        consumer_state_dPsum=consumer_state_dPsum,
                                        producer_state_dS=producer_state_dS,
                                        dS_cluster_empty_phase=dS_cluster_empty_phase,
                                        partially_masked=True,
                                    )
                                    if tidx == 0 and self.debug_print:
                                        cute.printf('n_block: %d, after compute_step UTS_min ~ UTS_max: %d', n_block, m_block)

                            loop_start = max(loop_start, sFM_max_min[7]) # UTE_min
                            loop_end = min(sFM_max_min[6] + 1, m_block_max) # UTE_max
                            for m_block in cutlass.range(loop_start, loop_end, unroll=1):
                                zero_block = False
                                if tidx == 0 and self.debug_print:
                                    cute.printf('n_block: %d, before compute_step UTE_min ~ UTE_max: %d', n_block, m_block)
                                consumer_state_LSE, consumer_state_S_P_dP, consumer_state_dPsum, producer_state_dS, dS_cluster_empty_phase = compute_step(
                                    m_block=m_block,
                                    consumer_state_LSE=consumer_state_LSE,
                                    consumer_state_S_P_dP=consumer_state_S_P_dP,
                                    consumer_state_dPsum=consumer_state_dPsum,
                                    producer_state_dS=producer_state_dS,
                                    dS_cluster_empty_phase=dS_cluster_empty_phase,
                                    partially_masked=True,
                                )
                                if tidx == 0 and self.debug_print:
                                    cute.printf('n_block: %d, after compute_step UTE_min ~ UTE_max: %d', n_block, m_block)
                            loop_start = max(loop_start, loop_end)

                        # UTE ~ LTS
                        loop_end = min(m_block_max, sFM_max_min[1])
                        for m_block in cutlass.range(loop_start, loop_end, unroll=1):
                            zero_block = False
                            if tidx == 0 and self.debug_print:
                                cute.printf('n_block: %d, before compute_step UTE_max ~ LTS_min: %d', n_block, m_block)
                            consumer_state_LSE, consumer_state_S_P_dP, consumer_state_dPsum, producer_state_dS, dS_cluster_empty_phase = compute_step(
                                m_block=m_block,
                                consumer_state_LSE=consumer_state_LSE,
                                consumer_state_S_P_dP=consumer_state_S_P_dP,
                                consumer_state_dPsum=consumer_state_dPsum,
                                producer_state_dS=producer_state_dS,
                                dS_cluster_empty_phase=dS_cluster_empty_phase,
                                partially_masked=False,
                            )
                            if tidx == 0 and self.debug_print:
                                cute.printf('n_block: %d, after compute_step UTE_max ~ LTS_min: %d', n_block, m_block)

                        loop_start = max(loop_start, loop_end)
                        loop_end = min(m_block_max, sFM_max_min[0] + 1)
                        for m_block in cutlass.range(loop_start, loop_end, unroll=1):
                            zero_block = False
                            if tidx == 0 and self.debug_print:
                                cute.printf('n_block: %d, before compute_step LTS_min ~ LTS_max: %d', n_block, m_block)
                            consumer_state_LSE, consumer_state_S_P_dP, consumer_state_dPsum, producer_state_dS, dS_cluster_empty_phase = compute_step(
                                m_block=m_block,
                                consumer_state_LSE=consumer_state_LSE,
                                consumer_state_S_P_dP=consumer_state_S_P_dP,
                                consumer_state_dPsum=consumer_state_dPsum,
                                producer_state_dS=producer_state_dS,
                                dS_cluster_empty_phase=dS_cluster_empty_phase,
                                partially_masked=True,
                            )
                            if tidx == 0 and self.debug_print:
                                cute.printf('n_block: %d, after compute_step LTS_min ~ LTS_max: %d', n_block, m_block)

                        # LTE ~ seqlen_q
                        has_lte = const_expr(flashmask_info.LTE_nblock_max is not None)
                        if has_lte:
                            loop_start = max(sFM_max_min[0] + 1, sFM_max_min[3])
                            if sFM_max_min[3] == sFM_max_min[0]:
                                loop_start = sFM_max_min[3] + 1
                            loop_start = max(loop_start, m_block_min)
                            loop_end = min(m_block_max, sFM_max_min[2] + 1)
                            #loop_end = m_block_max
                            for m_block in cutlass.range(loop_start, loop_end, unroll=1):
                                zero_block = False
                                if tidx == 0 and self.debug_print:
                                    cute.printf('n_block: %d, before compute_step LTE_min ~ LTE_max: %d', n_block, m_block)
                                consumer_state_LSE, consumer_state_S_P_dP, consumer_state_dPsum, producer_state_dS, dS_cluster_empty_phase = compute_step(
                                    m_block=m_block,
                                    consumer_state_LSE=consumer_state_LSE,
                                    consumer_state_S_P_dP=consumer_state_S_P_dP,
                                    consumer_state_dPsum=consumer_state_dPsum,
                                    producer_state_dS=producer_state_dS,
                                    dS_cluster_empty_phase=dS_cluster_empty_phase,
                                    partially_masked=True,
                                )
                                if tidx == 0 and self.debug_print:
                                    cute.printf('n_block: %d, after compute_step LTE_min ~ LTE_max: %d', n_block, m_block)

                            loop_start = max(loop_start, loop_end)
                            loop_end = m_block_max
                            for m_block in cutlass.range(loop_start, loop_end, unroll=1):
                                zero_block = False
                                if tidx == 0 and self.debug_print:
                                    cute.printf('n_block: %d, before compute_step LTE_max ~ seqlen_q: %d', n_block, m_block)
                                consumer_state_LSE, consumer_state_S_P_dP, consumer_state_dPsum, producer_state_dS, dS_cluster_empty_phase = compute_step(
                                    m_block=m_block,
                                    consumer_state_LSE=consumer_state_LSE,
                                    consumer_state_S_P_dP=consumer_state_S_P_dP,
                                    consumer_state_dPsum=consumer_state_dPsum,
                                    producer_state_dS=producer_state_dS,
                                    dS_cluster_empty_phase=dS_cluster_empty_phase,
                                    partially_masked=False,
                                )
                                if tidx == 0 and self.debug_print:
                                    cute.printf('n_block: %d, after compute_step LTE_max ~ seqlen_q: %d', n_block, m_block)
                else:
                    # Mainloop
                    compute_iter_idx = cute.Int32(0)
                    for m_block in cutlass.range(m_block_min, m_block_max, unroll=1):
                        consumer_state_LSE, consumer_state_S_P_dP, consumer_state_dPsum, producer_state_dS, dS_cluster_empty_phase = compute_step(
                            m_block=m_block,
                            consumer_state_LSE=consumer_state_LSE,
                            consumer_state_S_P_dP=consumer_state_S_P_dP,
                            consumer_state_dPsum=consumer_state_dPsum,
                            producer_state_dS=producer_state_dS,
                            dS_cluster_empty_phase=dS_cluster_empty_phase,
                            iter_idx=compute_iter_idx,
                        )
                        compute_iter_idx = compute_iter_idx + 1

                # Final signal for dS smem store completion (deferred for 2CTA hdim128)
                if const_expr(self.use_2cta_instrs and self.tile_hdim == 128):
                    with cute.arch.elect_one():
                        pipeline_dS.producer_commit(producer_state_dS)
                    producer_state_dS.advance()

                if const_expr(self.use_2cta_instrs) or not zero_block:
                    if const_expr(not self.use_tma_store):
                        consumer_state_dKV = self.epilogue_dKV(
                            dp_idx,
                            warp_idx,
                            batch_idx,
                            head_idx,
                            n_block,
                            thr_mma_dV,
                            thr_mma_dK,
                            tdVtdV,
                            tdKtdK,
                            mdV,
                            mdK,
                            pipeline_dKV,
                            consumer_state_dKV,
                            softmax_scale,
                        )
                    else:
                        thr_copy_r2s_dKV = tiled_copy_r2s_dKV.get_slice(dp_idx)

                    if const_expr(self.is_split_dv):
                        # DV axis is physically split (d=dv=256 OR d=192/dv=128):
                        # store dV as two halves [low | high]. is_split_dv is True
                        # for both split modes, so this single arm covers both.
                        #### STORE dV_low
                        consumer_state_dKV = self.epilogue_dK_or_dV_tma(
                            dp_idx,
                            batch_idx,
                            head_idx,
                            n_block,
                            thr_mma_dV,
                            tdVtdV,
                            mdV_tma_tensor,
                            sdV,
                            tma_atom_dV,
                            thr_copy_r2s_dKV,
                            pipeline_dKV,
                            consumer_state_dKV,
                            None,  # Don't scale
                            int(NamedBarrierBwdSm100.EpilogueWG1),  # barrier_id
                            mdV_semaphore,
                            "V",
                        )
                        #### STORE dV_high (stage 1 of pipeline_dKV)
                        consumer_state_dKV = self.epilogue_dK_or_dV_tma(
                            dp_idx,
                            batch_idx,
                            head_idx,
                            n_block,
                            thr_mma_dV,
                            tdVtdV_high,
                            mdV_tma_tensor,
                            sdV,
                            tma_atom_dV,
                            thr_copy_r2s_dKV,
                            pipeline_dKV,
                            consumer_state_dKV,
                            None,  # Don't scale
                            int(NamedBarrierBwdSm100.EpilogueWG1),  # barrier_id
                            mdV_semaphore,
                            "V",
                            is_high_half=True,
                        )
                    else:
                        #### STORE dV
                        consumer_state_dKV = self.epilogue_dK_or_dV_tma(
                            dp_idx,
                            batch_idx,
                            head_idx,
                            n_block,
                            thr_mma_dV,
                            tdVtdV,
                            mdV_tma_tensor,
                            sdV,
                            tma_atom_dV,
                            thr_copy_r2s_dKV,
                            pipeline_dKV,
                            consumer_state_dKV,
                            None,  # Don't scale
                            int(NamedBarrierBwdSm100.EpilogueWG1),  # barrier_id
                            mdV_semaphore,
                            "V",
                        )
                        #### STORE dK
                        consumer_state_dKV = self.epilogue_dK_or_dV_tma(
                            dp_idx,
                            batch_idx,
                            head_idx,
                            n_block,
                            thr_mma_dK,
                            tdKtdK,
                            mdK_tma_tensor,
                            sdK,
                            tma_atom_dK,
                            thr_copy_r2s_dKV,
                            pipeline_dKV,
                            consumer_state_dKV,
                            softmax_scale if const_expr(not self.dKV_postprocess) else None,
                            int(NamedBarrierBwdSm100.EpilogueWG1),  # barrier_id
                            mdK_semaphore,
                            "K",
                        )
                if const_expr(self.enable_flashmask):
                    flashmask_phase ^= 1

            if tidx == 0 and self.debug_print:
                cute.printf('n_block: %d, EEEEEEEEEEEEEEEEEEEE after compute_loop EEEEEEEEEEEEEEEEEEEE', n_block)
            tile_scheduler.advance_to_next_work()
            work_tile = tile_scheduler.get_current_work()

    @cute.jit
    def compute_step(
        self,
        m_block: cute.Int32,
        thr_copy_t2r: cute.TiledCopy,
        thr_copy_r2t: cute.TiledCopy,
        tScS_t2r: cute.Tensor,
        tStS_t2r: cute.Tensor,
        tScP_r2t: cute.Tensor,
        tStP_r2t: cute.Tensor,
        tSsLSE: cute.Tensor,
        tRS_sdS: cute.Tensor,
        tdPtdS_r2t: cute.Tensor,
        tdPtdP_t2r: cute.Tensor,
        tSsdPsum: cute.Tensor,
        prefetch_LSE: bool,
        pipeline_LSE: PipelineAsync,
        pipeline_S_P: PipelineAsync,
        pipeline_dPsum: PipelineAsync,
        pipeline_dP: PipelineAsync,
        pipeline_dS: PipelineAsync,
        softmax_scale_log2: cutlass.Float32,
        consumer_state_LSE: cutlass.pipeline.PipelineState,
        consumer_state_S_P_dP: cutlass.pipeline.PipelineState,
        consumer_state_dPsum: cutlass.pipeline.PipelineState,
        producer_state_dS: cutlass.pipeline.PipelineState,
        mask_fn: Callable,
        partially_masked: bool = False,
        sdS_xchg: cute.Tensor = None,
        tRS_sdS_xchg = None,
        exchange_stage: cute.Int32 = Int32(0),
        dS_cluster_empty_mbar_ptr: cute.Pointer = None,
        dS_cluster_full_mbar_ptr: cute.Pointer = None,
        dQaccum_empty_mbar_ptr: Optional[cute.Pointer] = None,
        sdS_epi_layout = None,
        dS_cluster_empty_phase: cute.Int32 = Int32(1),
        cta_rank_in_cluster: cute.Int32 = Int32(0),
        tidx: cute.Int32 = Int32(0),
        sdS: cute.Tensor = None,
        iter_idx: cute.Int32 = Int32(0),
    ):
        # Prefetch 1 stage of LSE
        if tidx == 0 and self.debug_print:
            cute.printf('compute_step: CTA %d m_block=%d before LSE.consumer_wait', cute.arch.block_idx_in_cluster(), m_block)
        pipeline_LSE.consumer_wait(consumer_state_LSE)
        if tidx == 0 and self.debug_print:
            cute.printf('compute_step: CTA %d m_block=%d after LSE.consumer_wait', cute.arch.block_idx_in_cluster(), m_block)
        tSrLSE_s2r = cute.make_fragment(tScS_t2r[None, 0, 0, 0].shape, Float32)
        if const_expr(prefetch_LSE and not self.shuffle_LSE):
            cute.autovec_copy(tSsLSE[None, 0, 0, 0, consumer_state_LSE.index], tSrLSE_s2r)
    
        if tidx == 0 and self.debug_print:
            cute.printf('compute_step: CTA %d m_block=%d before S_P.consumer_wait', cute.arch.block_idx_in_cluster(), m_block)
        pipeline_S_P.consumer_wait(consumer_state_S_P_dP)
        if tidx == 0 and self.debug_print:
            cute.printf('compute_step: CTA %d m_block=%d after S_P.consumer_wait', cute.arch.block_idx_in_cluster(), m_block)
        #### TMEM->RMEM (Load S from TMEM)
        tSrS_t2r = cute.make_fragment(tScS_t2r.shape, Float32)
        cute.copy(thr_copy_t2r, tStS_t2r, tSrS_t2r)

        if const_expr(self.use_2cta_instrs and self.tile_hdim == 192):
            # 2CTA d=192: dQ overlaps with S in TMEM, must release S_P early
            # (before P is written to TMEM at offset 0).
            cute.arch.fence_view_async_tmem_load()
            if tidx == 0 and self.debug_print:
                cute.printf('compute_step: CTA %d m_block=%d before S_P.consumer_release', cute.arch.block_idx_in_cluster(), m_block)
            with cute.arch.elect_one():
                pipeline_S_P.consumer_release(consumer_state_S_P_dP)
            if tidx == 0 and self.debug_print:
                cute.printf('compute_step: CTA %d m_block=%d after S_P.consumer_release', cute.arch.block_idx_in_cluster(), m_block)
        if const_expr(self.use_2cta_instrs and self.tile_hdim <= 128):
            # Signal S tmem load completion using pipeline_dS when 2cta hdim 128
            # dQ is overlapped with S
            if iter_idx > 0:
                cute.arch.fence_view_async_tmem_load()
                with cute.arch.elect_one():
                    pipeline_dS.producer_commit(producer_state_dS)
                producer_state_dS.advance()

        #### APPLY MASK
        mask_fn(tSrS_t2r, m_block=m_block, partially_masked=partially_masked)
    
        num_stages = cute.size(tScS_t2r, mode=[1])
    
        # ---------------------------------------------
        #### P = exp(S - LSE)
        # ---------------------------------------------
        lane_idx = cute.arch.lane_idx()
        tSrP_r2t_f32 = cute.make_fragment(tScP_r2t.shape, Float32)  # 64
        tSrP_r2t = cute.recast_tensor(tSrP_r2t_f32, self.q_dtype)
        for stage in cutlass.range_constexpr(num_stages):
            tSrS_cur = tSrS_t2r[None, stage, 0, 0]
            tSsLSE_cur = tSsLSE[None, stage, 0, 0, consumer_state_LSE.index]
            if const_expr(not self.shuffle_LSE):
                if const_expr(stage > 0 or not prefetch_LSE):
                    cute.autovec_copy(tSsLSE_cur, tSrLSE_s2r)
                tSrLSE = tSrLSE_s2r
            else:
                tSrLSE = tSsLSE_cur[lane_idx]
            for v in cutlass.range_constexpr(cute.size(tSrS_t2r, mode=[0]) // 2):
                if const_expr(not self.shuffle_LSE):
                    lse_pair = (tSrLSE[2 * v], tSrLSE[2 * v + 1])
                else:
                    lse_pair = (
                        utils.shuffle_sync(tSrLSE, offset=2 * v),
                        utils.shuffle_sync(tSrLSE, offset=2 * v + 1),
                    )
                tSrS_cur[2 * v], tSrS_cur[2 * v + 1] = utils.fma_packed_f32x2(
                    ((tSrS_cur[2 * v], tSrS_cur[2 * v + 1])),
                    (softmax_scale_log2, softmax_scale_log2),
                    (-lse_pair[0], -lse_pair[1]),
                )
                tSrS_cur[2 * v] = cute.math.exp2(tSrS_cur[2 * v], fastmath=True)
                tSrS_cur[2 * v + 1] = cute.math.exp2(tSrS_cur[2 * v + 1], fastmath=True)
            utils.cvt_f16(tSrS_cur, tSrP_r2t[None, stage, 0, 0])
            if const_expr(stage == 0):
                cute.arch.fence_view_async_tmem_load()
                # Without this barrier, we could have 1 warp writing to P in tmem while
                # another warp is still reading S from tmem.
                self.compute_sync_barrier.arrive_and_wait()
            cute.copy(
                thr_copy_r2t,
                tSrP_r2t_f32[None, stage, None, None],
                tStP_r2t[None, stage, None, None],
            )
    
        cute.arch.fence_view_async_tmem_store()
        self.compute_sync_barrier.arrive_and_wait()
    
        if const_expr(not (self.use_2cta_instrs and self.tile_hdim == 192)):
            # Late S_P release: 1CTA non-192, split_d, split_dv all release here.
            # 2CTA d=192 already released early because dQ shares TMEM with S/P.
            with cute.arch.elect_one():
                pipeline_S_P.consumer_release(consumer_state_S_P_dP)
        pipeline_LSE.consumer_release(consumer_state_LSE)
        consumer_state_LSE.advance()
    
        # ---------------------------------------------
        # dS.T = P.T * (dP.T - D)
        # ---------------------------------------------
        if tidx == 0 and self.debug_print:
            cute.printf('compute_step: CTA %d m_block=%d before dPsum.consumer_wait', cute.arch.block_idx_in_cluster(), m_block)
        pipeline_dPsum.consumer_wait(consumer_state_dPsum)
        if tidx == 0 and self.debug_print:
            cute.printf('compute_step: CTA %d m_block=%d after dPsum.consumer_wait', cute.arch.block_idx_in_cluster(), m_block)

        if tidx == 0 and self.debug_print:
            cute.printf('compute_step: CTA %d m_block=%d before dP.consumer_wait', cute.arch.block_idx_in_cluster(), m_block)
        pipeline_dP.consumer_wait(consumer_state_S_P_dP)
        if tidx == 0 and self.debug_print:
            cute.printf('compute_step: CTA %d m_block=%d after dP.consumer_wait', cute.arch.block_idx_in_cluster(), m_block)
        # pipeline_dP.sync_object_full.wait(0, consumer_phase_S_P_dP)
        ### Now delayed to after loop
        # consumer_state_S_P_dP.advance()
        # if const_expr(self.use_2cta_instrs):
        #     cute.arch.mbarrier_wait(dS_cluster_empty_mbar_ptr, phase=dS_cluster_empty_phase)
        #     dS_cluster_empty_phase ^= 1

        ##### dS.T = P.T * (dP.T - Psum)
        for stage in cutlass.range_constexpr(num_stages):
            tdPrdP_t2r = cute.make_fragment(tScS_t2r[None, 0, None, None].shape, Float32)
            cute.copy(thr_copy_t2r, tdPtdP_t2r[None, stage, None, None], tdPrdP_t2r)
            cute.arch.fence_view_async_tmem_load()
            self.compute_sync_barrier.arrive_and_wait()
            tdPrdP_cur = tdPrdP_t2r[None, 0, 0]
            tSrS_cur = tSrS_t2r[None, stage, 0, 0]
            tSsdPsum_cur = tSsdPsum[None, stage, 0, 0, consumer_state_dPsum.index]
            if const_expr(not self.shuffle_dPsum):
                tSrdPsum = cute.make_fragment_like(tSsdPsum_cur, Float32)
                cute.autovec_copy(tSsdPsum_cur, tSrdPsum)
            else:
                tSrdPsum = tSsdPsum_cur[lane_idx]
            for v in cutlass.range_constexpr(cute.size(tdPrdP_t2r, mode=[0]) // 2):
                if const_expr(not self.shuffle_dPsum):
                    dPsum_pair = (tSrdPsum[2 * v], tSrdPsum[2 * v + 1])
                else:
                    dPsum_pair = (
                        utils.shuffle_sync(tSrdPsum, offset=2 * v),
                        utils.shuffle_sync(tSrdPsum, offset=2 * v + 1),
                    )
                tdPrdP_cur[2 * v], tdPrdP_cur[2 * v + 1] = utils.sub_packed_f32x2(
                    (tdPrdP_cur[2 * v], tdPrdP_cur[2 * v + 1]), dPsum_pair
                )
                tdPrdP_cur[2 * v], tdPrdP_cur[2 * v + 1] = utils.mul_packed_f32x2(
                    (tSrS_cur[2 * v], tSrS_cur[2 * v + 1]),
                    (tdPrdP_cur[2 * v], tdPrdP_cur[2 * v + 1]),
                )
            tdPrdS_cvt = cute.make_fragment_like(tdPrdP_cur, self.ds_dtype)
            utils.cvt_f16(tdPrdP_cur, tdPrdS_cvt)
            if const_expr(stage == 0):
                if tidx == 0 and self.debug_print:
                    cute.printf('compute_step: CTA %d m_block=%d before dS.producer_acquire', cute.arch.block_idx_in_cluster(), m_block)
                pipeline_dS.producer_acquire(producer_state_dS)
                if tidx == 0 and self.debug_print:
                    cute.printf('compute_step: CTA %d m_block=%d after dS.producer_acquire', cute.arch.block_idx_in_cluster(), m_block)
                if const_expr(self.use_2cta_instrs):
                    tdPrdS_xchg = cute.make_fragment_like(tdPrdS_cvt, self.ds_dtype)

            # RMEM->TMEM: always write to TMEM for MMA
            if const_expr(not self.use_smem_dS_for_mma_dK or self.use_2cta_instrs):
                tdPrdS_r2t_f32 = cute.recast_tensor(tdPrdS_cvt, Float32)
                cute.copy(thr_copy_r2t, tdPrdS_r2t_f32, tdPtdS_r2t[None, stage, 0, 0])

            # RMEM->SMEM: For 2-CTA, keep exchange stage in registers, write non-exchange to sdS
            if const_expr(self.use_2cta_instrs):
                if exchange_stage == stage:
                    cute.autovec_copy(tdPrdS_cvt, tdPrdS_xchg)
                else:
                    cute.autovec_copy(tdPrdS_cvt, tRS_sdS[None, stage])
            else:
                cute.autovec_copy(tdPrdS_cvt, tRS_sdS[None, stage])



        if const_expr(not self.use_smem_dS_for_mma_dK):
            cute.arch.fence_view_async_tmem_store()

        if const_expr(self.use_2cta_instrs or self.is_split_d or self.is_split_dv):
            # use pipeline_dP to signal tmem store of dS
            with cute.arch.elect_one():
                pipeline_dP.consumer_release(consumer_state_S_P_dP)
        consumer_state_S_P_dP.advance()

        # After the loop: copy exchange registers to sdS_xchg buffer
        if const_expr(self.use_2cta_instrs):
            if const_expr(self.tile_hdim == 192):
                if tidx == 0 and self.debug_print:
                    cute.printf('compute_step: CTA %d m_block=%d before dQaccum_empty.mbarrier_wait phase=%d', cute.arch.block_idx_in_cluster(), m_block, producer_state_dS.phase)
                cute.arch.mbarrier_wait(
                    dQaccum_empty_mbar_ptr, phase=producer_state_dS.phase
                )
                if tidx == 0 and self.debug_print:
                    cute.printf('compute_step: CTA %d m_block=%d after dQaccum_empty.mbarrier_wait', cute.arch.block_idx_in_cluster(), m_block)
            cute.autovec_copy(tdPrdS_xchg, tRS_sdS_xchg[None, 0])

        cute.arch.fence_view_async_shared()
        self.compute_sync_barrier.arrive_and_wait()
        pipeline_dPsum.consumer_release(consumer_state_dPsum)
        consumer_state_dPsum.advance()
        # when 2cta hdim 128, pipeline_dS also signals S tmem load completion so is deferred
        if const_expr(not (self.use_2cta_instrs and self.tile_hdim == 128)):
            with cute.arch.elect_one():
                pipeline_dS.producer_commit(producer_state_dS)
            producer_state_dS.advance()

        # 2-CTA: DSMEM copy from sdS_xchg to peer's sdS buffer
        if const_expr(self.use_2cta_instrs):
            stage_copy_bytes = const_expr(self.tma_copy_bytes["dS"] // 2)
            stage_copy_elems = const_expr(stage_copy_bytes // (self.ds_dtype.width // 8))
            if tidx == 0:
                peer_cta_rank_in_cluster = cta_rank_in_cluster ^ 1
                smem_src_ptr = sdS_xchg.iterator
                # Destination is peer's sdS at our CTA's offset (exchange_stage position)
                smem_dst_ptr = sdS.iterator + cta_rank_in_cluster * stage_copy_elems
                cute.arch.mbarrier_arrive_and_expect_tx(
                    dS_cluster_full_mbar_ptr,
                    stage_copy_bytes,
                    peer_cta_rank_in_cluster=peer_cta_rank_in_cluster,
                )
                copy_utils.cpasync_bulk_s2cluster(
                    smem_src_ptr,
                    smem_dst_ptr,
                    dS_cluster_full_mbar_ptr,
                    stage_copy_bytes,
                    peer_cta_rank_in_cluster=peer_cta_rank_in_cluster,
                )


        if tidx == 0 and self.debug_print:
            cute.printf('compute_step: CTA %d m_block=%d end of compute_step', cute.arch.block_idx_in_cluster(), m_block)

        return consumer_state_LSE, consumer_state_S_P_dP, consumer_state_dPsum, producer_state_dS, dS_cluster_empty_phase

    @cute.jit
    def dQacc_reduce(
        self,
        mdQaccum: cute.Tensor,
        sdQaccum: cute.Tensor,
        thr_mma_dQ: cute.core.ThrMma,
        tdQtdQ: cute.Tensor,
        pipeline_dQ: PipelineAsync,
        dQaccum_empty_mbar_ptr: Optional[cute.Pointer],
        block_info: BlockInfo,
        SeqlenInfoCls: Callable,
        TileSchedulerCls: Callable,
        mdQ_semaphore: Optional[cute.Tensor],
        mdK: Optional[cute.Tensor],
        flashmask_info: FlashMaskInfo,
        sFM_max_min: cute.Tensor,
        flashmask_loaded_mbar_ptr: cute.Pointer,
        is_leader_cta: cutlass.Boolean,
        mdK_semaphore: Optional[cute.Tensor] = None,
        mdV: Optional[cute.Tensor] = None,
    ):
        num_reduce_threads = cute.arch.WARP_SIZE * len(self.reduce_warp_ids)
        tidx = cute.arch.thread_idx()[0] % num_reduce_threads
        warp_idx = cute.arch.make_warp_uniform(cute.arch.warp_idx() % len(self.reduce_warp_ids))
        is_tma_warp = warp_idx == 0
        cta_rank_in_cluster = cute.arch.make_warp_uniform(cute.arch.block_idx_in_cluster())
        # TMEM -> RMEM
        tmem_load_atom = cute.make_copy_atom(
            tcgen05.copy.Ld32x32bOp(tcgen05.copy.Repetition(self.dQ_reduce_ncol_t2r)), Float32
        )
        thr_copy_t2r = tcgen05.make_tmem_copy(tmem_load_atom, tdQtdQ).get_slice(tidx)
        tdQtdQ_t2r = thr_copy_t2r.partition_S(tdQtdQ)
        tdQcdQ = thr_mma_dQ.partition_C(cute.make_identity_tensor(self.mma_tiler_dsk[:2]))
        tdQrdQ_t2r_shape = thr_copy_t2r.partition_D(tdQcdQ).shape
        expected_reduce_stages_t2r = self.dQaccum_reduce_stage_t2r // self.cta_group_size
        assert cute.size(tdQrdQ_t2r_shape, mode=[1]) == expected_reduce_stages_t2r, (
            "dQaccum t2r reduce stage mismatch"
        )
        expected_reduce_stages = self.dQaccum_reduce_stage // self.cta_group_size
        # 2-CTA: CTA 0 -> (M/2, D) (stage 0, 1) & CTA 1 -> (M/2, D) (stage 2, 3)
        stage_offset = (
            expected_reduce_stages * cta_rank_in_cluster if const_expr(self.use_2cta_instrs) else Int32(0)
        )

        thr_copy_dQaccum_r2s = copy_utils.tiled_copy_1d(
            self.dqaccum_dtype, num_reduce_threads, num_copy_elems=128 // self.dqaccum_dtype.width
        ).get_slice(tidx)
        tdQsdQ = thr_copy_dQaccum_r2s.partition_D(sdQaccum)

        read_flag = const_expr(not self.deterministic)
        if const_expr(self.enable_flashmask):
            flashmask_phase = Int32(0)

        tile_scheduler = TileSchedulerCls()
        work_tile = tile_scheduler.initial_work_tile_info()
        dQ_consumer_state = pipeline.make_pipeline_state(
            cutlass.pipeline.PipelineUserType.Consumer, 1
        )
        dQ_tma_store_producer_state = pipeline.make_pipeline_state(
            pipeline.PipelineUserType.Producer, self.sdQaccum_stage
        )
        while work_tile.is_valid_tile:
            n_block, head_idx, batch_idx, _ = work_tile.tile_idx
            n_block_cta_group = n_block // self.cta_group_size  # for 2cta
            seqlen = SeqlenInfoCls(batch_idx)
            m_block_min, m_block_max = block_info.get_m_block_min_max(
                seqlen, n_block_cta_group
            )

            if const_expr(self.is_split_both):
                # Split-D: tile dQ and dK accum as two contiguous halves (low, high)
                # Buffer layout: [all_low_half, all_high_half], each seqlen*half_hdim
                half_hdim = self.half_hdim
                mdQaccum_low_cur = mdQaccum[None, head_idx, batch_idx]
                dQ_half_offset = cute.size(mdQaccum_low_cur) // 2
                mdQaccum_high_cur = cute.domain_offset(
                    (dQ_half_offset,), mdQaccum_low_cur
                )
                gdQaccum_low_ = cute.local_tile(
                    mdQaccum_low_cur, (self.tile_m * half_hdim,), (None,)
                )
                gdQaccum_low = cute.flat_divide(
                    gdQaccum_low_, (self.tile_m * self.dQ_reduce_ncol,)
                )
                gdQaccum_high_ = cute.local_tile(
                    mdQaccum_high_cur, (self.tile_m * half_hdim,), (None,)
                )
                gdQaccum_high = cute.flat_divide(
                    gdQaccum_high_, (self.tile_m * self.dQ_reduce_ncol,)
                )
                # dK accum tiling
                head_idx_kv = head_idx // self.qhead_per_kvhead

                mdKaccum_low_cur = mdK[None, head_idx_kv, batch_idx]
                dK_half_offset = cute.size(mdKaccum_low_cur) // 2
                mdKaccum_high_cur = cute.domain_offset(
                    (dK_half_offset,), mdKaccum_low_cur
                )
                gdKaccum_low_ = cute.local_tile(
                    mdKaccum_low_cur, (self.tile_n * half_hdim,), (None,)
                )
                gdKaccum_low = cute.flat_divide(
                    gdKaccum_low_, (self.tile_n * self.dK_reduce_ncol,)
                )
                gdKaccum_high_ = cute.local_tile(
                    mdKaccum_high_cur, (self.tile_n * half_hdim,), (None,)
                )
                gdKaccum_high = cute.flat_divide(
                    gdKaccum_high_, (self.tile_n * self.dK_reduce_ncol,)
                )
            elif const_expr(self.is_split_dv):
                # is_split_both already handled above; here is_split_dv means DV-only.
                # Split-DV: dQ uses full d=192 (no split), dV accum split [low|high]
                mdQaccum_cur = mdQaccum[None, head_idx, batch_idx]
                gdQaccum_ = cute.local_tile(mdQaccum_cur, (self.tile_m * self.tile_hdim,), (None,))
                gdQaccum = cute.flat_divide(
                    gdQaccum_, (self.tile_m * self.tile_hdim // self.dQaccum_reduce_stage,)
                )
                # dK accum: full d=192 (not split)
                head_idx_kv = head_idx // self.qhead_per_kvhead
                mdKaccum_cur = mdK[None, head_idx_kv, batch_idx]
                gdKaccum_ = cute.local_tile(
                    mdKaccum_cur, (self.tile_n * self.tile_hdim,), (None,)
                )
                gdKaccum = cute.flat_divide(
                    gdKaccum_, (self.tile_n * self.dK_reduce_ncol,)
                )
                # dV accum: split [low_half | high_half], each seqlen * half_hdimv
                mdVaccum_low_cur = mdV[None, head_idx_kv, batch_idx]
                dV_half_offset = cute.size(mdVaccum_low_cur) // 2
                mdVaccum_high_cur = cute.domain_offset(
                    (dV_half_offset,), mdVaccum_low_cur
                )
                gdVaccum_low_ = cute.local_tile(
                    mdVaccum_low_cur, (self.tile_n * self.half_hdimv,), (None,)
                )
                gdVaccum_low = cute.flat_divide(
                    gdVaccum_low_, (self.tile_n * self.dK_reduce_ncol,)
                )
                gdVaccum_high_ = cute.local_tile(
                    mdVaccum_high_cur, (self.tile_n * self.half_hdimv,), (None,)
                )
                gdVaccum_high = cute.flat_divide(
                    gdVaccum_high_, (self.tile_n * self.dK_reduce_ncol,)
                )
            else:
                mdQaccum_cur = mdQaccum[None, head_idx, batch_idx]
                gdQaccum_ = cute.local_tile(mdQaccum_cur, (self.tile_m * self.tile_hdim,), (None,))
                # (M * K / STAGE, STAGE, _)
                gdQaccum = cute.flat_divide(
                    gdQaccum_, (self.tile_m * self.tile_hdim // self.dQaccum_reduce_stage,)
                )


            if const_expr(self.deterministic):
                mdQ_semaphore_cur = mdQ_semaphore[None, None, head_idx, batch_idx]
            else:
                mdQ_semaphore_cur = None

            # Cross-Q-head-CTA semaphore for dK in Split-D + GQA + deterministic.
            # dK is written through the reduce/atomic-add path (cpasync_reduce_bulk_add_f32)
            # in every split config, i.e. exactly when self.dK_as_reduce is set. When
            # qhead_per_kvhead > 1, multiple Q-head CTAs sharing a KV-head atomically add
            # to the same dK workspace location; FP32 atomic add is non-associative ->
            # bitwise non-deterministic dK. Serialize Q-heads in fixed
            # (head_idx % qhead_per_kvhead) order via mdK_semaphore.
            need_dK_lock = const_expr(
                self.deterministic and self.dK_as_reduce and self.qhead_per_kvhead > 1
            )
            if const_expr(need_dK_lock):
                _head_idx_kv = head_idx // self.qhead_per_kvhead
                mdK_sem_cur = mdK_semaphore[n_block, None, _head_idx_kv, batch_idx]
                barrier.wait_eq(
                    mdK_sem_cur.iterator,
                    tidx,
                    cta_rank_in_cluster,
                    head_idx % self.qhead_per_kvhead,
                )
                self.reduce_sync_barrier.arrive_and_wait()

            # 2CTA d=192 uses dQaccum_empty_mbar_ptr to gate reduce/MMA on dQ tmem;
            # split_dv (1CTA) does not use this barrier.
            # TODO(split_d_only): this does not reference is_split_d. For D-only the
            # branch is unclear: D-only is 1CTA-ish but tile_hdim==192, so this would
            # evaluate False unless is_split_d is added to the OR. Revisit when D-only
            # is wired up.
            delay_semaphore_release = (self.is_split_dv) or (not self.tile_hdim == 192)
            n_block_global_max = cute.ceil_div(seqlen.seqlen_k, self.tile_n)

            if tidx == 0 and self.debug_print:
                cute.printf('[dQacc_reduce] cta_rank=%d, n_block=%d, n_block_cta_group=%d, m_block_min=%d, m_block_max=%d, total_blocks=%d, stage_offset=%d, expected_stages=%d',
                            cta_rank_in_cluster, n_block, n_block_cta_group, m_block_min, m_block_max, m_block_max - m_block_min, stage_offset, expected_reduce_stages)

            dQacc_reduce_step = partial(
                self.dQacc_reduce_step,
                m_block_min=m_block_min,
                n_block=n_block,
                n_block_cta_group=n_block_cta_group,
                n_block_global_max=n_block_global_max,
                tidx=tidx,
                tdQrdQ_t2r_shape=tdQrdQ_t2r_shape,
                tdQtdQ_t2r=tdQtdQ_t2r,
                tdQsdQ=tdQsdQ,
                sdQaccum=sdQaccum,
                gdQaccum=gdQaccum if const_expr(not self.is_split_d) else None,
                gdKaccum_low=gdKaccum_low if const_expr(self.is_split_d) else None,
                gdKaccum_high=gdKaccum_high if const_expr(self.is_split_d) else None,
                gdQaccum_low=gdQaccum_low if const_expr(self.is_split_d) else None,
                gdQaccum_high=gdQaccum_high if const_expr(self.is_split_d) else None,
                # is_split_dv_only (NOT is_split_dv): in is_split_both, dK is split
                # into low/high halves (gdKaccum_low/high above) and dV lives in TMEM,
                # so these full-d / split-dv workspaces must stay None there.
                gdKaccum=gdKaccum if const_expr(self.is_split_dv_only) else None,
                gdVaccum_low=gdVaccum_low if const_expr(self.is_split_dv_only) else None,
                gdVaccum_high=gdVaccum_high if const_expr(self.is_split_dv_only) else None,
                thr_copy_dQaccum_r2s=thr_copy_dQaccum_r2s,
                thr_copy_t2r=thr_copy_t2r,
                pipeline_dQ=pipeline_dQ,
                dQ_consumer_state=dQ_consumer_state,
                dQ_tma_store_producer_state=dQ_tma_store_producer_state,
                seqlen=seqlen,
                delay_semaphore_release=delay_semaphore_release,
                read_flag=read_flag,
                is_tma_warp=is_tma_warp,
                mdQ_semaphore_cur=mdQ_semaphore_cur,
                stage_offset=stage_offset,
                dQaccum_empty_mbar_ptr=dQaccum_empty_mbar_ptr,
                block_info=block_info,
            )

            if const_expr(self.enable_flashmask):
                cute.arch.mbarrier_wait(flashmask_loaded_mbar_ptr, flashmask_phase)
                if const_expr(self.use_2cta_instrs):
                    # 2CTA: process ALL blocks without skipping for pipeline sync.
                    # Both CTAs have different flashmask boundaries but share pipelines.
                    for m_block in cutlass.range(m_block_min, m_block_max, unroll=1):
                        if tidx == 0 and self.debug_print:
                            cute.printf('REDUCE 2CTA: cta_rank=%d, n_block=%d, m_block=%d of [%d,%d), stage_offset=%d', cta_rank_in_cluster, n_block, m_block, m_block_min, m_block_max, stage_offset)
                        dQ_consumer_state, dQ_tma_store_producer_state = dQacc_reduce_step(
                            m_block=m_block,
                            dQ_consumer_state=dQ_consumer_state,
                            dQ_tma_store_producer_state=dQ_tma_store_producer_state,
                        )
                        if tidx == 0 and self.debug_print:
                            cute.printf('n_block: %d, m_block: %d, after reduce_step 2CTA', n_block, m_block)
                else:
                    # 1CTA: skip full-mask blocks
                    loop_start = m_block_min
                    loop_end = m_block_max
                    for m_block in cutlass.range(m_block_min, m_block_max, unroll=1):
                        full_mask = False
                        if const_expr(not self.is_causal):
                            UTS_max = -1
                            if const_expr(flashmask_info.UTS_nblock_max is not None):
                                UTS_max = sFM_max_min[4]
                            UTE_min = sFM_max_min[7]
                            if m_block > UTS_max and m_block < UTE_min:
                                full_mask = True

                        LTS_max = sFM_max_min[0]
                        LTE_min = m_block_max
                        if const_expr(flashmask_info.LTE_nblock_max is not None):
                            LTE_min = sFM_max_min[3]

                        if m_block > LTS_max and m_block < LTE_min:
                            full_mask = True

                        if not full_mask:
                            if tidx == 0 and self.debug_print:
                                cute.printf('n_block: %d, m_block: %d, before reduce_step', n_block, m_block)
                            dQ_consumer_state, dQ_tma_store_producer_state = dQacc_reduce_step(
                                m_block=m_block,
                                dQ_consumer_state=dQ_consumer_state,
                                dQ_tma_store_producer_state=dQ_tma_store_producer_state,
                            )
                            if tidx == 0 and self.debug_print:
                                cute.printf('n_block: %d, m_block: %d, after reduce_step', n_block, m_block)

                        if const_expr(self.deterministic):
                            if full_mask:
                                if tidx == 0 and self.debug_print:
                                    cute.printf('n_block: %d, m_block: %d, before reduce_step SKIPPPPPPP', n_block, m_block)

                                if const_expr(self.spt):
                                    _, n_block_max_for_m_block = block_info.get_n_block_min_max(
                                        seqlen, m_block
                                    )
                                    lock_value = n_block_max_for_m_block - 1 - n_block_cta_group
                                else:
                                    lock_value = n_block_cta_group
                                barrier.wait_eq(
                                    mdQ_semaphore_cur[(m_block, None)].iterator, tidx, cta_rank_in_cluster, lock_value
                                )

                                if const_expr(delay_semaphore_release):
                                    if m_block > m_block_min:
                                        barrier.arrive_inc(
                                            mdQ_semaphore_cur[(m_block - 1, None)].iterator, tidx, cta_rank_in_cluster, 1
                                        )
                                else:
                                    barrier.arrive_inc(mdQ_semaphore_cur[m_block, None].iterator, tidx, cta_rank_in_cluster, 1)

                                if tidx == 0 and self.debug_print:
                                    cute.printf('n_block: %d, m_block: %d, after reduce_step SKIPPPPPPP', n_block, m_block)

            else:
                for m_block in cutlass.range(m_block_min, m_block_max, unroll=1):
                    dQ_consumer_state, dQ_tma_store_producer_state = dQacc_reduce_step(
                        m_block=m_block,
                        dQ_consumer_state=dQ_consumer_state,
                        dQ_tma_store_producer_state=dQ_tma_store_producer_state,
                    )

            if is_tma_warp:
                cute.arch.cp_async_bulk_wait_group(0, read=read_flag)
            self.reduce_sync_barrier.arrive_and_wait()
            # final semaphore release
            if const_expr(self.deterministic and delay_semaphore_release):
                barrier.arrive_inc(mdQ_semaphore_cur[(m_block_max - 1, None)].iterator, tidx, cta_rank_in_cluster, 1)

            # Release dK cross-Q-head-CTA semaphore: all dK_high/dK_low bulk reduce adds
            # for this (n_block, head_kv, batch) by this Q-head are guaranteed visible
            # by the cp_async_bulk_wait_group(0) above, so the next Q-head can safely proceed.
            if const_expr(need_dK_lock):
                _head_idx_kv_rel = head_idx // self.qhead_per_kvhead
                mdK_sem_cur_rel = mdK_semaphore[n_block, None, _head_idx_kv_rel, batch_idx]
                barrier.arrive_inc(
                    mdK_sem_cur_rel.iterator, tidx, cta_rank_in_cluster, 1
                )

            if const_expr(self.enable_flashmask):
                flashmask_phase ^= 1

            if tidx == 0 and self.debug_print:
                cute.printf('n_block: %d, EEEEEEEEEEEEEEEEEEEE after reduce EEEEEEEEEEEEEEEEEEEE', n_block)
            tile_scheduler.advance_to_next_work()
            work_tile = tile_scheduler.get_current_work()

    @cute.jit
    def dQacc_reduce_step(
        self,
        m_block: cute.Int32,
        m_block_min: cute.Int32,
        n_block: cute.Int32,
        n_block_cta_group: cute.Int32,
        n_block_global_max: cute.Int32,
        tidx: cute.Int32,
        tdQrdQ_t2r_shape: cute.Shape,
        tdQtdQ_t2r: cute.Tensor,
        tdQsdQ: cute.Tensor,
        sdQaccum: cute.Tensor,
        gdQaccum: cute.Tensor,
        gdKaccum_low: cute.Tensor,
        gdKaccum_high: cute.Tensor,
        gdQaccum_low: cute.Tensor,
        gdQaccum_high: cute.Tensor,
        gdKaccum: cute.Tensor,
        gdVaccum_low: cute.Tensor,
        gdVaccum_high: cute.Tensor,
        thr_copy_dQaccum_r2s: cute.TiledCopy,
        thr_copy_t2r: cute.TiledCopy,
        pipeline_dQ: PipelineAsync,
        dQ_consumer_state: cutlass.pipeline.PipelineState,
        dQ_tma_store_producer_state: cutlass.pipeline.PipelineState,
        seqlen: SeqlenInfoQK,
        delay_semaphore_release: bool,
        read_flag: bool,
        is_tma_warp: bool,
        mdQ_semaphore_cur: Optional[cute.Tensor],
        stage_offset: cute.Int32,
        dQaccum_empty_mbar_ptr: Optional[cute.Pointer],
        block_info: BlockInfo,
    ):
        num_reduce_threads = cute.arch.WARP_SIZE * len(self.reduce_warp_ids)
        tidx = cute.arch.thread_idx()[0] % num_reduce_threads
        cta_rank_in_cluster = cute.arch.make_warp_uniform(cute.arch.block_idx_in_cluster())
        if tidx == 0 and self.debug_print:
            cute.printf('n_block: %d, m_block:%d, reduce_step before pipeline_dQ.consumer_wait', n_block, m_block)

        if const_expr(self.is_split_d):
            hdim_for_reduce_shape = self.half_hdim
        else:
            hdim_for_reduce_shape = self.tile_hdim
    
        if const_expr(self.is_split_d):
            # Split-D: 4 reduces per M-block
            # Order: dK_high(0), dK_low(1), dQ_low(2), dQ_high(3)
            gdKaccum_high_n = gdKaccum_high[None, None, n_block_cta_group]
            gdKaccum_low_n = gdKaccum_low[None, None, n_block_cta_group]
            gdQaccum_low_m = gdQaccum_low[None, None, m_block]
            gdQaccum_high_m = gdQaccum_high[None, None, m_block]

            for reduce_idx in cutlass.range_constexpr(4):
                pipeline_dQ.consumer_wait(dQ_consumer_state)
                tdQrdQ_t2r = cute.make_fragment(tdQrdQ_t2r_shape, Float32)
                cute.copy(thr_copy_t2r, tdQtdQ_t2r, tdQrdQ_t2r)
                cute.arch.fence_view_async_tmem_load()
                cute.arch.sync_warp()
                with cute.arch.elect_one():
                    pipeline_dQ.consumer_release(dQ_consumer_state)
                dQ_consumer_state.advance()

                if const_expr(reduce_idx == 0):
                    gdAccum_cur = gdKaccum_high_n
                    cur_tma_bytes = self.tma_copy_bytes["dKacc"]
                elif const_expr(reduce_idx == 1):
                    gdAccum_cur = gdKaccum_low_n
                    cur_tma_bytes = self.tma_copy_bytes["dKacc"]
                elif const_expr(reduce_idx == 2):
                    gdAccum_cur = gdQaccum_low_m
                    cur_tma_bytes = self.tma_copy_bytes["dQ"]
                else:
                    gdAccum_cur = gdQaccum_high_m
                    cur_tma_bytes = self.tma_copy_bytes["dQ"]

                tdQrdQ_shape = (
                    self.dQ_reduce_ncol,
                    hdim_for_reduce_shape // self.cta_group_size // self.dQ_reduce_ncol,
                )
                tdQrdQ = cute.make_tensor(tdQrdQ_t2r.iterator, tdQrdQ_shape)

                for stage in cutlass.range_constexpr(cute.size(tdQrdQ, mode=[1])):
                    smem_idx = dQ_tma_store_producer_state.index
                    tdQsdQ_r2s = tdQsdQ[None, None, smem_idx]
                    tdQrdQ_r2s = cute.make_tensor(
                        tdQrdQ[None, stage].iterator, tdQsdQ_r2s.shape
                    )
                    cute.copy(thr_copy_dQaccum_r2s, tdQrdQ_r2s, tdQsdQ_r2s)
                    cute.arch.fence_view_async_shared()
                    # Deterministic semaphore acquire: first dQ half (reduce_idx==2), stage 0
                    if const_expr(self.deterministic and reduce_idx == 2 and stage == 0):
                        if const_expr(self.spt):
                            _, n_block_max_for_m_block = block_info.get_n_block_min_max(
                                seqlen, m_block
                            )
                            lock_value = n_block_max_for_m_block - 1 - n_block_cta_group
                        else:
                            lock_value = n_block_cta_group
                        barrier.wait_eq(
                            mdQ_semaphore_cur[(m_block, None)].iterator,
                            tidx,
                            cta_rank_in_cluster,
                            lock_value,
                        )
                    self.reduce_sync_barrier.arrive_and_wait()
                    if is_tma_warp:
                        with cute.arch.elect_one():
                            copy_utils.cpasync_reduce_bulk_add_f32(
                                sdQaccum[None, smem_idx].iterator,
                                gdAccum_cur[None, stage + stage_offset].iterator,
                                cur_tma_bytes // 1,
                            )
                        cute.arch.cp_async_bulk_commit_group()
                        cute.arch.cp_async_bulk_wait_group(
                            self.sdQaccum_stage - 1, read=read_flag
                        )
                    self.reduce_sync_barrier.arrive_and_wait()
                    dQ_tma_store_producer_state.advance()
                    # Deterministic semaphore release for prior m_block
                    if const_expr(
                        self.deterministic
                        and reduce_idx == 2
                        and stage == 0
                        and delay_semaphore_release
                    ):
                        if m_block > m_block_min:
                            barrier.arrive_inc(
                                mdQ_semaphore_cur[(m_block - 1, None)].iterator,
                                tidx,
                                cta_rank_in_cluster,
                                1,
                            )

            # Deterministic semaphore release (non-delayed, Split-D)

            # Deterministic: drain in-flight TMA bulk reduce adds to gdKaccum_low/high
            # before this CTA proceeds to the next m_block. Without this, multiple
            # m_block iterations from the same CTA can have their dK_high/dK_low
            # cp.reduce.async.bulk.add.f32 to the SAME (n_block) location complete
            # out-of-issue-order, causing FP32 sum-order non-determinism on dK.
            # dQ is unaffected (per-m_block locations + cross-CTA semaphore) and
            # dV is fully TMEM-accumulated, so only dK needed this drain.
            # Performance cost only paid when self.deterministic is True.
            if const_expr(self.deterministic):
                if is_tma_warp:
                    cute.arch.cp_async_bulk_wait_group(0, read=read_flag)
                self.reduce_sync_barrier.arrive_and_wait()

            # Deterministic semaphore release (non-delayed, Split-D)
            if const_expr(self.deterministic and not delay_semaphore_release):
                barrier.arrive_inc(
                    mdQ_semaphore_cur[m_block, None].iterator,
                    tidx,
                    cta_rank_in_cluster,
                    1,
                )

        else:
            # Non-Split-D: single reduce per M-block (or 2 for split_dv: dK then dQ).
            # D-only (is_split_d=True) does NOT reach here — it takes the 4-reduce
            # split-D branch above (dK_low/high + dQ_low/high), which is correct for it.
            # So this else only sees is_split_dv_only or no-split; is_split_dv here is
            # equivalent to is_split_dv_only.
            num_reduces = 2 if const_expr(self.is_split_dv) else 1
            if const_expr(self.is_split_dv):
                gdKaccum_n = gdKaccum[None, None, n_block_cta_group]
                gdQaccum_m = gdQaccum[None, None, m_block]

            for reduce_idx in cutlass.range_constexpr(num_reduces):
                pipeline_dQ.consumer_wait(dQ_consumer_state)
                # TMEM -> RMEM
                tdQrdQ_t2r = cute.make_fragment(tdQrdQ_t2r_shape, Float32)
                cute.copy(thr_copy_t2r, tdQtdQ_t2r, tdQrdQ_t2r)
                cute.arch.fence_view_async_tmem_load()
                cute.arch.sync_warp()
                with cute.arch.elect_one():
                    pipeline_dQ.consumer_release(dQ_consumer_state)
                dQ_consumer_state.advance()

                if const_expr(self.is_split_dv):
                    # reduce_idx==0 -> dK (full d=192), reduce_idx==1 -> dQ (full d=192)
                    if const_expr(reduce_idx == 0):
                        gdAccum_cur = gdKaccum_n
                        cur_tma_bytes = self.tma_copy_bytes["dKacc"]
                    else:
                        gdAccum_cur = gdQaccum_m
                        cur_tma_bytes = self.tma_copy_bytes["dQ"]
                else:
                    gdAccum_cur = gdQaccum[None, None, m_block]
                    cur_tma_bytes = self.tma_copy_bytes["dQ"]

                tdQrdQ_shape = (
                    self.dQ_reduce_ncol,
                    hdim_for_reduce_shape // self.cta_group_size // self.dQ_reduce_ncol,
                )
                tdQrdQ = cute.make_tensor(tdQrdQ_t2r.iterator, tdQrdQ_shape)

                for stage in cutlass.range_constexpr(cute.size(tdQrdQ, mode=[1])):
                    smem_idx = dQ_tma_store_producer_state.index
                    tdQsdQ_r2s = tdQsdQ[None, None, smem_idx]
                    tdQrdQ_r2s = cute.make_tensor(
                        tdQrdQ[None, stage].iterator, tdQsdQ_r2s.shape
                    )
                    cute.copy(thr_copy_dQaccum_r2s, tdQrdQ_r2s, tdQsdQ_r2s)
                    # Fence and barrier to make sure shared memory store is visible to TMA store
                    cute.arch.fence_view_async_shared()
                    # semaphore acquire (only for dQ reduce in split_dv, or single-reduce path)
                    sem_active = const_expr(
                        self.deterministic and stage == 0 and (
                            (not self.is_split_dv) or reduce_idx == 1
                        )
                    )
                    if const_expr(sem_active):
                        if const_expr(self.spt):
                            _, n_block_max_for_m_block = block_info.get_n_block_min_max(
                                seqlen, m_block
                            )
                            lock_value = n_block_max_for_m_block - 1 - n_block_cta_group
                        else:
                            lock_value = n_block_cta_group
                        barrier.wait_eq(
                            mdQ_semaphore_cur[(m_block, None)].iterator,
                            tidx,
                            cta_rank_in_cluster,
                            lock_value,
                        )
                    self.reduce_sync_barrier.arrive_and_wait()
                    # Copy from shared memory to global memory
                    if is_tma_warp:
                        with cute.arch.elect_one():
                            copy_utils.cpasync_reduce_bulk_add_f32(
                                sdQaccum[None, smem_idx].iterator,
                                gdAccum_cur[None, stage + stage_offset].iterator,
                                cur_tma_bytes // 1,
                            )
                        cute.arch.cp_async_bulk_commit_group()
                        cute.arch.cp_async_bulk_wait_group(
                            self.sdQaccum_stage - 1, read=read_flag
                        )
                    self.reduce_sync_barrier.arrive_and_wait()
                    dQ_tma_store_producer_state.advance()
                    # semaphore release for prior m_block (only on dQ reduce)
                    sem_release_active = const_expr(
                        self.deterministic
                        and stage == 0
                        and delay_semaphore_release
                        and ((not self.is_split_dv) or reduce_idx == 1)
                    )
                    if const_expr(sem_release_active):
                        if m_block > m_block_min:
                            barrier.arrive_inc(
                                mdQ_semaphore_cur[(m_block - 1, None)].iterator,
                                tidx,
                                cta_rank_in_cluster,
                                1,
                            )

            # 2CTA d=192 (non-split_dv): drain dQ-accum bulk reduces and arrive
            # on dQaccum_empty barrier so MMA can re-use dQ TMEM. split_dv (1CTA)
            # does not use this barrier.
            if const_expr(self.tile_hdim == 192 and not self.is_split_dv):
                if const_expr(self.sdQaccum_stage > 1):
                    if is_tma_warp:
                        cute.arch.cp_async_bulk_wait_group(0, read=read_flag)
                    self.reduce_sync_barrier.arrive_and_wait()
                with cute.arch.elect_one():
                    cute.arch.mbarrier_arrive(dQaccum_empty_mbar_ptr)

            # semaphore release
            # NOTE: arrive_inc calls red_release which issues membar
            if const_expr(self.deterministic and not delay_semaphore_release):
                if const_expr(self.sdQaccum_stage > 1 and not self.tile_hdim == 192):
                    if is_tma_warp:
                        cute.arch.cp_async_bulk_wait_group(0, read=read_flag)
                    self.reduce_sync_barrier.arrive_and_wait()
                barrier.arrive_inc(
                    mdQ_semaphore_cur[m_block, None].iterator,
                    tidx,
                    cta_rank_in_cluster,
                    1,
                )
                if tidx == 0 and self.debug_print:
                    cute.printf('n_block: %d, m_block: %d, reduce_step after barrier.arrive_inc', n_block, m_block)

        return dQ_consumer_state, dQ_tma_store_producer_state

    @cute.jit
    def epilogue_dKV(
        self,
        tidx: Int32,
        warp_idx: Int32,
        batch_idx: Int32,
        head_idx: Int32,
        n_block: Int32,
        thr_mma_dV: cute.core.ThrMma,
        thr_mma_dK: cute.core.ThrMma,
        tdVtdV: cute.Tensor,
        tdKtdK: cute.Tensor,
        mdV: cute.Tensor,
        mdK: cute.Tensor,
        pipeline_dKV: PipelineAsync,
        consumer_state_dKV: cutlass.pipeline.PipelineState,
        softmax_scale: Float32,
    ):
        wg_idx = (
            cute.arch.thread_idx()[0] % (cute.arch.WARP_SIZE * len(self.compute_warp_ids))
        ) // 128
        num_wg = cute.arch.WARP_SIZE * len(self.compute_warp_ids) // 128

        assert self.qhead_per_kvhead == 1, "This epilogue path is only for MHA"
        mdV_cur = mdV[None, None, head_idx, batch_idx]
        mdK_cur = mdK[None, None, head_idx, batch_idx]

        tmem_load_atom = cute.make_copy_atom(
            tcgen05.copy.Ld32x32bOp(tcgen05.copy.Repetition(16)), Float32
        )

        # dV
        pipeline_dKV.consumer_wait(consumer_state_dKV)

        tiled_tmem_ld_dV = tcgen05.make_tmem_copy(tmem_load_atom, tdVtdV)
        thr_tmem_ld_dV = tiled_tmem_ld_dV.get_slice(tidx)

        tdVtdV_t2r_p = thr_tmem_ld_dV.partition_S(tdVtdV)
        tdVtdV_t2r = self.split_wg(tdVtdV_t2r_p, wg_idx, num_wg)

        cdV = cute.make_identity_tensor((self.mma_tiler_pdo[0], self.mma_tiler_pdo[1]))
        tdVcdV = thr_mma_dV.partition_C(cdV)
        tdVcdV_tensor = cute.make_tensor(tdVcdV.iterator, tdVcdV.layout)

        tdVcdV_t2r_p = thr_tmem_ld_dV.partition_D(tdVcdV_tensor)
        tdVcdV_t2r = self.split_wg(tdVcdV_t2r_p, wg_idx, num_wg)
        tdVrdV_t2r = cute.make_fragment(tdVcdV_t2r.shape, Float32)

        cute.copy(thr_tmem_ld_dV, tdVtdV_t2r, tdVrdV_t2r)
        cute.arch.fence_view_async_tmem_load()

        universal_copy_bits = 128
        atom_universal_copy = cute.make_copy_atom(
            cute.nvgpu.CopyUniversalOp(),
            self.dv_dtype,
            num_bits_per_copy=universal_copy_bits,
        )
        tiled_gmem_store_dV = cute.make_tiled_copy(
            atom_universal_copy,
            layout_tv=tiled_tmem_ld_dV.layout_dst_tv_tiled,
            tiler_mn=tiled_tmem_ld_dV.tiler_mn,
        )

        tdVrdV_r2s = cute.make_fragment(tdVrdV_t2r.shape, self.dv_dtype)
        for i in cutlass.range_constexpr(cute.size(tdVrdV_t2r, mode=[1])):
            dV_vec = tdVrdV_t2r[(None, i, 0, 0)].load()
            tdVrdV_r2s[(None, i, 0, 0)].store(dV_vec.to(self.dv_dtype))

        gdV = cute.local_tile(mdV_cur, (self.mma_tiler_pdo[0], self.tile_hdimv), (None, 0))
        gdV_tile = gdV[None, None, n_block // self.cta_group_size]

        tdVgdV = thr_mma_dV.partition_C(gdV_tile)
        tdVgdV_r2g_p = thr_tmem_ld_dV.partition_D(tdVgdV)
        tdVgdV_r2g = self.split_wg(tdVgdV_r2g_p, wg_idx, num_wg)

        cute.copy(tiled_gmem_store_dV, tdVrdV_r2s, tdVgdV_r2g)

        cute.arch.sync_warp()
        with cute.arch.elect_one():
            pipeline_dKV.consumer_release(consumer_state_dKV)
        consumer_state_dKV.advance()

        # dK
        pipeline_dKV.consumer_wait(consumer_state_dKV)

        tiled_tmem_ld_dK = tcgen05.make_tmem_copy(tmem_load_atom, tdKtdK)
        thr_tmem_ld_dK = tiled_tmem_ld_dK.get_slice(tidx)

        tdKtdK_t2r_p = thr_tmem_ld_dK.partition_S(tdKtdK)
        tdKtdK_t2r = self.split_wg(tdKtdK_t2r_p, wg_idx, num_wg)

        cdK = cute.make_identity_tensor((self.mma_tiler_dsq[0], self.mma_tiler_dsq[1]))
        tdKcdK = thr_mma_dK.partition_C(cdK)
        tdKcdK_tensor = cute.make_tensor(tdKcdK.iterator, tdKcdK.layout)

        tdKcdK_t2r_p = thr_tmem_ld_dK.partition_D(tdKcdK_tensor)
        tdKcdK_t2r = self.split_wg(tdKcdK_t2r_p, wg_idx, num_wg)
        tdKrdK_t2r = cute.make_fragment(tdKcdK_t2r.shape, Float32)

        cute.copy(tiled_tmem_ld_dK, tdKtdK_t2r, tdKrdK_t2r)
        cute.arch.fence_view_async_tmem_load()

        universal_copy_bits = 128
        atom_universal_copy = cute.make_copy_atom(
            cute.nvgpu.CopyUniversalOp(),
            self.dk_dtype,
            num_bits_per_copy=universal_copy_bits,
        )

        tiled_gmem_store_dK = cute.make_tiled_copy(
            atom_universal_copy,
            layout_tv=tiled_tmem_ld_dK.layout_dst_tv_tiled,
            tiler_mn=tiled_tmem_ld_dK.tiler_mn,
        )

        tdKrdK_r2s = cute.make_fragment(tdKrdK_t2r.shape, self.dk_dtype)

        for i in cutlass.range_constexpr(cute.size(tdKrdK_t2r, mode=[1])):
            dK_vec = tdKrdK_t2r[(None, i, 0, 0)].load() * softmax_scale
            tdKrdK_r2s[(None, i, 0, 0)].store(dK_vec.to(self.dk_dtype))

        gdK = cute.local_tile(mdK_cur, (self.mma_tiler_dsq[0], self.tile_hdim), (None, 0))
        gdK_tile = gdK[None, None, n_block // self.cta_group_size]

        tdKgdK = thr_mma_dK.partition_C(gdK_tile)
        tdKgdK_r2g_p = thr_tmem_ld_dK.partition_D(tdKgdK)
        tdKgdK_r2g = self.split_wg(tdKgdK_r2g_p, wg_idx, num_wg)

        cute.copy(tiled_gmem_store_dK, tdKrdK_r2s, tdKgdK_r2g)

        cute.arch.sync_warp()
        with cute.arch.elect_one():
            pipeline_dKV.consumer_release(consumer_state_dKV)
        consumer_state_dKV.advance()
        return consumer_state_dKV

    @cute.jit
    def epilogue_dK_or_dV_tma(
        self,
        tidx: Int32,
        batch_idx: Int32,
        head_idx: Int32,
        n_block: Int32,
        thr_mma: cute.core.ThrMma,
        tdKVtdKV: cute.Tensor,
        mdKV: cute.Tensor,
        sdKV: cute.Tensor,
        tma_atom_dKV: cute.CopyAtom,
        thr_copy_r2s_dKV: cute.TiledCopy,
        pipeline_dKV: PipelineAsync,
        consumer_state_dKV: cutlass.pipeline.PipelineState,
        scale: Optional[Float32],
        barrier_id: Int32,
        mdKV_semaphore: Optional[cute.Tensor],
        K_or_V: cutlass.Constexpr[str],
        is_high_half: cutlass.Constexpr[bool] = False,
    ) -> cutlass.pipeline.PipelineState:
        assert K_or_V in ("K", "V")
        if const_expr(K_or_V == "K"):
            tile_hdim = self.half_hdim if const_expr(self.is_split_d) else self.tile_hdim
            store_is_split = self.is_split_d
        else:
            tile_hdim = self.half_hdimv if const_expr(self.is_split_dv) else self.tile_hdimv
            store_is_split = self.is_split_dv
        dtype = self.dk_dtype if const_expr(K_or_V == "K") else self.dv_dtype
        epi_tile = self.sdK_epi_tile if const_expr(K_or_V == "K") else self.sdV_epi_tile
        flat_epi_tile = (
            self.sdK_flat_epi_tile if const_expr(K_or_V == "K") else self.sdV_flat_epi_tile
        )
        num_compute_threads = cute.arch.WARP_SIZE * len(self.compute_warp_ids)
        wg_idx = (cute.arch.thread_idx()[0] % num_compute_threads) // 128
        num_wg = num_compute_threads // 128
        leader_warp = (cute.arch.make_warp_uniform(cute.arch.warp_idx()) % 4) == 0

        cta_group_tile_n = const_expr(self.tile_n * self.cta_group_size)

        if const_expr(not self.dKV_postprocess):
            sdKV = sdKV[None, None, wg_idx]  # (tile_n, 64) for bf16
        else:
            sdKV = sdKV[None, wg_idx]  # (tile_n * 32) for fp32

        # (8, tile_n / 128, 64 / 8) = (8, 1, 8) or (4, tile_n * 32 / (128 * 4)) = (4, 8)
        tdKVsdKV_r2s = thr_copy_r2s_dKV.partition_D(sdKV)

        head_idx_kv = head_idx // self.qhead_per_kvhead
        if const_expr(not self.dKV_postprocess):
            mdKV_cur = mdKV[None, None, head_idx_kv, batch_idx]  # (seqlen, hdim)
            gdKV_p = cute.local_tile(
                mdKV_cur, (self.tile_n, tile_hdim), (n_block, 0)
            )  # (tile_n, hdim) - per CTA
            gdKV = self.split_wg(gdKV_p, wg_idx, num_wg)  # (tile_n, hdim / 2)
            gdKV_epi = cute.local_tile(
                gdKV, epi_tile, (0, None)
            )  # (tile_n, 64, epi_stage = (hdim / 2) / 64)

        else:
            mdKV_cur = mdKV[None, head_idx_kv, batch_idx]  # (seqlen * hdim)

            if const_expr(is_high_half):
                dKV_half_offset = cute.size(mdKV_cur) // 2
                mdKV_cur = cute.domain_offset((dKV_half_offset,), mdKV_cur)

            gdKV_p = cute.local_tile(
                mdKV_cur, (self.tile_n * tile_hdim,), (n_block,)
            )  # (tile_n * hdim)
            gdKV = cute.logical_divide(gdKV_p, (self.tile_n * tile_hdim // num_wg,))[
                ((None, wg_idx),)
            ]  # (tile_n * hdim / 2)
            postprocess_epi_tile = self.tile_n * self.dK_reduce_ncol
            gdKV_epi = cute.flat_divide(
                gdKV, (postprocess_epi_tile,)
            )  # (tile_n * dK_reduce_ncol, epi_stages)

        deterministic_KV = self.deterministic and self.dKV_postprocess
        if const_expr(deterministic_KV):
            mdKV_semaphore_cur = mdKV_semaphore[n_block, None, head_idx_kv, batch_idx]

        if const_expr(not self.dKV_postprocess):
            tdKVsdKV, tdKVgdKV = cpasync.tma_partition(
                tma_atom_dKV,
                0,  # no multicast
                cute.make_layout(1),
                cute.group_modes(sdKV, 0, 2),
                cute.group_modes(gdKV_epi, 0, 2),
            )  # (TMA) and (TMA, EPI_STAGE)
            assert len(tdKVsdKV.shape) == 1, "Wrong rank for SMEM fragment tdKVsdKV"
            assert len(tdKVgdKV.shape) == 2, "Wrong rank for GMEM fragment tdKVgdKV"
            num_epi_stages = cute.size(tdKVgdKV.shape[1])
            if const_expr(K_or_V == "K"):
                assert num_epi_stages == self.num_epi_stages, f"Epi stage calculation is wrong (K). num_epi_stages:{num_epi_stages} != self.num_epi_stages: {self.num_epi_stages}"
            else:
                assert num_epi_stages == self.num_epi_stages_v, f"Epi stage calculation is wrong (V). num_epi_stages:{num_epi_stages} != self.num_epi_stages_v: {self.num_epi_stages_v}"
        else:
            num_epi_stages = (tile_hdim // num_wg) // self.dK_reduce_ncol

        tmem_load_atom = cute.make_copy_atom(
            tcgen05.copy.Ld32x32bOp(tcgen05.copy.Repetition(self.dK_reduce_ncol)), Float32
        )


        read_flag = const_expr(not deterministic_KV)

        pipeline_dKV.consumer_wait(consumer_state_dKV)

        # semaphore acquire — for Split-D, only on the first half (low) since both
        # halves share one semaphore slot per Q-head ordering
        if const_expr(deterministic_KV and not is_high_half):
            barrier.wait_eq(
                mdKV_semaphore_cur.iterator, tidx, wg_idx, head_idx % self.qhead_per_kvhead
            )
            cute.arch.barrier(barrier_id=barrier_id + wg_idx, number_of_threads=128)

        for epi_stage in cutlass.range_constexpr(num_epi_stages):
            # TMEM -> RMEM -- setup
            thr_copy_t2r = tcgen05.make_tmem_copy(tmem_load_atom, tdKVtdKV).get_slice(tidx)
            tdKVtdKV_t2r_p = thr_copy_t2r.partition_S(tdKVtdKV)
            tdKVtdKV_t2r = self.split_wg(tdKVtdKV_t2r_p, wg_idx, num_wg)[None, None, 0, 0]
            if const_expr(num_epi_stages > 1):
                tdKVtdKV_t2r = tdKVtdKV_t2r[None, epi_stage]

            cdKV = cute.make_identity_tensor((cta_group_tile_n, tile_hdim))
            tdKVcdKV = thr_mma.partition_C(cdKV)
            tdKVcdKV_t2r_p = thr_copy_t2r.partition_D(tdKVcdKV)
            tdKVcdKV_t2r = self.split_wg(tdKVcdKV_t2r_p, wg_idx, num_wg)[None, None, 0, 0]
            if const_expr(num_epi_stages > 1):
                tdKVcdKV_t2r = tdKVcdKV_t2r[None, epi_stage]

            tdKVrdKV_t2r = cute.make_fragment(tdKVcdKV_t2r.shape, Float32)

            assert cute.size(tdKVrdKV_t2r) == cute.size(tdKVtdKV_t2r) // cute.arch.WARP_SIZE, (
                "RMEM<->TMEM fragment size mismatch"
            )

            # TMEM -> RMEM -- copy and fence
            cute.copy(thr_copy_t2r, tdKVtdKV_t2r, tdKVrdKV_t2r)
            cute.arch.fence_view_async_tmem_load()

            # RMEM -- scale and convert
            if const_expr(scale is not None):
                for i in cutlass.range(cute.size(tdKVrdKV_t2r.shape) // 2, unroll_full=True):
                    tdKVrdKV_t2r[2 * i], tdKVrdKV_t2r[2 * i + 1] = utils.mul_packed_f32x2(
                        (tdKVrdKV_t2r[2 * i], tdKVrdKV_t2r[2 * i + 1]), (scale, scale)
                    )
            tdKVrdKV = cute.make_fragment(tdKVrdKV_t2r.shape, dtype)  # (32 columns)
            tdKVrdKV.store(tdKVrdKV_t2r.load().to(dtype))

            # RMEM -> SMEM -- copy, fence and barrier
            tdKVrdKV_r2s = cute.make_tensor(tdKVrdKV.iterator, tdKVsdKV_r2s.shape)
            cute.copy(thr_copy_r2s_dKV, tdKVrdKV_r2s, tdKVsdKV_r2s)
            cute.arch.fence_view_async_shared()
            cute.arch.barrier(barrier_id=barrier_id + wg_idx, number_of_threads=128)

            # SMEM -> GMEM
            if leader_warp:
                if const_expr(not self.dKV_postprocess):
                    cute.copy(tma_atom_dKV, tdKVsdKV, tdKVgdKV[None, epi_stage])
                else:
                    with cute.arch.elect_one():
                        copy_utils.cpasync_reduce_bulk_add_f32(
                            sdKV.iterator,
                            gdKV_epi[None, epi_stage].iterator,
                            self.tma_copy_bytes["dKacc"],
                        )
                if const_expr(epi_stage < num_epi_stages - 1 or self.is_split_d or self.is_split_dv):
                    cute.arch.cp_async_bulk_commit_group()
                    cute.arch.cp_async_bulk_wait_group(0, read=read_flag)
                cute.arch.barrier_arrive(
                    barrier_id=barrier_id + wg_idx, number_of_threads=128 + cute.arch.WARP_SIZE
                )

            # Barrier since all warps need to wait for SMEM to be freed
            cute.arch.fence_view_async_shared()
            cute.arch.barrier(
                barrier_id=barrier_id + wg_idx, number_of_threads=128 + cute.arch.WARP_SIZE
            )

        # semaphore release — for a split store (is_split_d K-halves or is_split_dv
        # V-halves), increment only on the high half so the semaphore advances
        # exactly once per Q-head; a non-split single store always increments.
        # NOTE: the gate must key off whether THIS axis is split (store_is_split),
        # not self.is_split_d: in is_split_dv_only (192) the V store is two halves
        # but self.is_split_d is False, so "not self.is_split_d" would increment on
        # both halves (+2/Q-head) and deadlock the cross-Q-head wait in GQA.
        if const_expr(deterministic_KV and (is_high_half or not store_is_split)):
            if leader_warp:
                cute.arch.cp_async_bulk_commit_group()
                cute.arch.cp_async_bulk_wait_group(0, read=read_flag)
            cute.arch.barrier(barrier_id=barrier_id + wg_idx, number_of_threads=128)
            barrier.arrive_inc(mdKV_semaphore_cur.iterator, tidx, wg_idx, 1)

        cute.arch.sync_warp()
        with cute.arch.elect_one():
            pipeline_dKV.consumer_release(consumer_state_dKV)
        consumer_state_dKV.advance()
        return consumer_state_dKV
