# ***CONFIGURABLE CACHE***
# Configurable Cache (SystemVerilog Implementation)

> **Parametric, synthesizable cache design with configurable associativity, block size, and replacement policies for learning and embedded systems.**

ğŸ—“ï¸ Last updated: July 22, 2025  
Â© 2025 Maktab-e-Digital Systems Lahore. Licensed under the Apache 2.0 License.

---


[Documentation Status](https://configurable-cache.readthedocs.io/en/latest/)
