{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742160158181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742160158182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 16 18:22:38 2025 " "Processing started: Sun Mar 16 18:22:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742160158182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742160158182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Bomba -c Bomba " "Command: quartus_map --read_settings_files=on --write_settings_files=off Bomba -c Bomba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742160158182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742160158377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742160158378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entities/bcd2ss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entities/bcd2ss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd2ss-behaviour " "Found design unit 1: bcd2ss-behaviour" {  } { { "entities/bcd2ss.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/bcd2ss.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742160169408 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd2ss " "Found entity 1: bcd2ss" {  } { { "entities/bcd2ss.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/bcd2ss.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742160169408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742160169408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entities/cnt_modn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entities/cnt_modn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_modn-behaviour " "Found design unit 1: cnt_modn-behaviour" {  } { { "entities/cnt_modn.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/cnt_modn.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742160169409 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_modn " "Found entity 1: cnt_modn" {  } { { "entities/cnt_modn.vhd" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/cnt_modn.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742160169409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742160169409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entities/main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file entities/main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "entities/main.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742160169409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742160169409 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742160169544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_modn cnt_modn:inst " "Elaborating entity \"cnt_modn\" for hierarchy \"cnt_modn:inst\"" {  } { { "entities/main.bdf" "inst" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/main.bdf" { { 128 344 488 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742160169545 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) lpm_counter\|lpm_port_updown The value assigned is UP and the valid value list is PORT_USED\|PORT_UNUSED\|PORT_CONNECTIVITY" {  } { { "entities/main.bdf" "inst3" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/main.bdf" { { 80 -104 32 280 "inst3" "" } } } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1742160169577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst3 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst3\"" {  } { { "entities/main.bdf" "inst3" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/main.bdf" { { 80 -104 32 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742160169578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst3 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst3\"" {  } { { "entities/main.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/main.bdf" { { 80 -104 32 280 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742160169579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst3 " "Instantiated megafunction \"LPM_COUNTER:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 50000000 " "Parameter \"LPM_AVALUE\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742160169579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN UP " "Parameter \"LPM_PORT_UPDOWN\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742160169579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742160169579 ""}  } { { "entities/main.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/main.bdf" { { 80 -104 32 280 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742160169579 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) lpm_counter\|lpm_port_updown The value assigned is UP and the valid value list is PORT_USED\|PORT_UNUSED\|PORT_CONNECTIVITY " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) lpm_counter\|lpm_port_updown The value assigned is UP and the valid value list is PORT_USED\|PORT_UNUSED\|PORT_CONNECTIVITY" {  } { { "db/cntr_ldg.tdf" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/db/cntr_ldg.tdf" 305 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742160169624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ldg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ldg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ldg " "Found entity 1: cntr_ldg" {  } { { "db/cntr_ldg.tdf" "" { Text "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/db/cntr_ldg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742160169624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742160169624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ldg LPM_COUNTER:inst3\|cntr_ldg:auto_generated " "Elaborating entity \"cntr_ldg\" for hierarchy \"LPM_COUNTER:inst3\|cntr_ldg:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/caio/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742160169625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2ss bcd2ss:inst7 " "Elaborating entity \"bcd2ss\" for hierarchy \"bcd2ss:inst7\"" {  } { { "entities/main.bdf" "inst7" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/main.bdf" { { 344 352 504 424 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742160169626 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[1\] GND " "Pin \"dig\[1\]\" is stuck at GND" {  } { { "entities/main.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/main.bdf" { { 456 512 688 472 "dig\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742160169978 "|main|dig[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[8\] VCC " "Pin \"seg\[8\]\" is stuck at VCC" {  } { { "entities/main.bdf" "" { Schematic "/mnt/caio/General/UFPE/ED/ED/P3/Bomba/entities/main.bdf" { { 368 504 680 384 "seg\[8..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742160169978 "|main|seg[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1742160169978 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742160169995 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742160169995 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742160169995 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742160169995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "409 " "Peak virtual memory: 409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742160170034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 16 18:22:50 2025 " "Processing ended: Sun Mar 16 18:22:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742160170034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742160170034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742160170034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742160170034 ""}
