<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="trabalho1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/trabalho1_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/translate/trabalho1_translate.vhd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_trabalho1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_trabalho1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_trabalho1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_trabalho1_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="trabalho1.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="trabalho1.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="trabalho1.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="trabalho1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="trabalho1.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="trabalho1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="trabalho1.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="trabalho1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="trabalho1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="trabalho1.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="trabalho1.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="trabalho1.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="trabalho1.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="trabalho1.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="trabalho1.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="trabalho1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="trabalho1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="trabalho1.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="trabalho1.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="trabalho1.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="trabalho1.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="trabalho1.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="trabalho1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="trabalho1_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="trabalho1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="trabalho1_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="trabalho1_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="trabalho1_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="trabalho1_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="trabalho1_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="trabalho1_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="trabalho1_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="trabalho1_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="trabalho1_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="trabalho1_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="trabalho1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="trabalho1_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="trabalho1_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="trabalho1_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="trabalho1_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="trabalho1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1507675265" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1507675265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507675265" xil_pn:in_ck="-8016076828015469039" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1507675265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="tb_trabalho1.vhd"/>
      <outfile xil_pn:name="trabalho1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1507675265" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="559641122548801929" xil_pn:start_ts="1507675265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507675265" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8086016402395035701" xil_pn:start_ts="1507675265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507675265" xil_pn:in_ck="1639249558738296082" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6843663787195389268" xil_pn:start_ts="1507675265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/caixa1_somador.ngc"/>
      <outfile xil_pn:name="ipcore_dir/caixa1_somador.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1507675265" xil_pn:in_ck="4180651544766241659" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1507675265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/caixa1_somador.vhd"/>
      <outfile xil_pn:name="tb_trabalho1.vhd"/>
      <outfile xil_pn:name="trabalho1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1507675272" xil_pn:in_ck="4180651544766241659" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1728195697193266540" xil_pn:start_ts="1507675265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="tb_trabalho1_beh.prj"/>
      <outfile xil_pn:name="tb_trabalho1_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1507675272" xil_pn:in_ck="6860352046881590159" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4348893942935417215" xil_pn:start_ts="1507675272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="tb_trabalho1_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1507499280" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3404167963788441923" xil_pn:start_ts="1507499280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507499280" xil_pn:in_ck="1639249558738296082" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6843663787195389268" xil_pn:start_ts="1507499280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/caixa1_somador.ngc"/>
      <outfile xil_pn:name="ipcore_dir/caixa1_somador.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1507499280" xil_pn:in_ck="-1244996782764877375" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1507499280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507499280" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8832429466103070273" xil_pn:start_ts="1507499280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507499280" xil_pn:in_ck="-1244996782764877375" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1507499280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507499280" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3155926470788668810" xil_pn:start_ts="1507499280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507676935" xil_pn:in_ck="-1762705558158482504" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="5582125357106085545" xil_pn:start_ts="1507676917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="trabalho1.lso"/>
      <outfile xil_pn:name="trabalho1.ngc"/>
      <outfile xil_pn:name="trabalho1.ngr"/>
      <outfile xil_pn:name="trabalho1.prj"/>
      <outfile xil_pn:name="trabalho1.stx"/>
      <outfile xil_pn:name="trabalho1.syr"/>
      <outfile xil_pn:name="trabalho1.xst"/>
      <outfile xil_pn:name="trabalho1_stx_beh.prj"/>
      <outfile xil_pn:name="trabalho1_vhdl.prj"/>
      <outfile xil_pn:name="trabalho1_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1507504375" xil_pn:in_ck="2082309779153314576" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7550967057116985174" xil_pn:start_ts="1507504375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507676947" xil_pn:in_ck="2182600190234927668" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6250970897483628999" xil_pn:start_ts="1507676935">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="trabalho1.bld"/>
      <outfile xil_pn:name="trabalho1.ngd"/>
      <outfile xil_pn:name="trabalho1_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1507676962" xil_pn:in_ck="-810169197192694475" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1507676947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="trabalho1.pcf"/>
      <outfile xil_pn:name="trabalho1_map.map"/>
      <outfile xil_pn:name="trabalho1_map.mrp"/>
      <outfile xil_pn:name="trabalho1_map.ncd"/>
      <outfile xil_pn:name="trabalho1_map.ngm"/>
      <outfile xil_pn:name="trabalho1_map.xrpt"/>
      <outfile xil_pn:name="trabalho1_summary.xml"/>
      <outfile xil_pn:name="trabalho1_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1507676988" xil_pn:in_ck="2000577291364865742" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1507676962">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="trabalho1.ncd"/>
      <outfile xil_pn:name="trabalho1.pad"/>
      <outfile xil_pn:name="trabalho1.par"/>
      <outfile xil_pn:name="trabalho1.ptwx"/>
      <outfile xil_pn:name="trabalho1.unroutes"/>
      <outfile xil_pn:name="trabalho1.xpi"/>
      <outfile xil_pn:name="trabalho1_pad.csv"/>
      <outfile xil_pn:name="trabalho1_pad.txt"/>
      <outfile xil_pn:name="trabalho1_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1507677000" xil_pn:in_ck="-3523948283507517535" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1507676988">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="trabalho1.bgn"/>
      <outfile xil_pn:name="trabalho1.bit"/>
      <outfile xil_pn:name="trabalho1.drc"/>
      <outfile xil_pn:name="trabalho1.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1507676988" xil_pn:in_ck="-810169197192694607" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1507676983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="trabalho1.twr"/>
      <outfile xil_pn:name="trabalho1.twx"/>
    </transform>
    <transform xil_pn:end_ts="1507499559" xil_pn:in_ck="-3523948283507517403" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="-6891571448248417869" xil_pn:start_ts="1507499555">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/translate/trabalho1_translate.nlf"/>
      <outfile xil_pn:name="netgen/translate/trabalho1_translate.vhd"/>
    </transform>
  </transforms>

</generated_project>
