#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001ffe5ea5a80 .scope module, "tb" "tb" 2 1;
 .timescale -9 -12;
v000001ffe5f1c080_0 .var "clk", 0 0;
v000001ffe5f1b720_0 .net "digit", 3 0, v000001ffe5f36060_0;  1 drivers
v000001ffe5f1c260_0 .net "led", 15 0, L_000001ffe5eaa5f0;  1 drivers
v000001ffe5f1c300_0 .net "seg", 0 6, v000001ffe5f1c620_0;  1 drivers
v000001ffe5f1c9e0_0 .var "sw", 15 0;
S_000001ffe5ea5c10 .scope module, "uut_" "basys3" 2 40, 3 3 0, S_000001ffe5ea5a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "sw";
    .port_info 2 /OUTPUT 16 "led";
    .port_info 3 /OUTPUT 7 "seg";
    .port_info 4 /OUTPUT 4 "digit";
L_000001ffe5f38028 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001ffe5f1b7c0_0 .net/2u *"_ivl_0", 3 0, L_000001ffe5f38028;  1 drivers
v000001ffe5f1bb80_0 .net "clk", 0 0, v000001ffe5f1c080_0;  1 drivers
v000001ffe5f1c8a0_0 .net "digit", 3 0, v000001ffe5f36060_0;  alias, 1 drivers
v000001ffe5f1c120_0 .net "led", 15 0, L_000001ffe5eaa5f0;  alias, 1 drivers
v000001ffe5f1c4e0_0 .net "level", 3 0, L_000001ffe5f1cb20;  1 drivers
v000001ffe5f1bfe0_0 .net "next_level", 0 0, v000001ffe5f373c0_0;  1 drivers
v000001ffe5f1bcc0_0 .net "reset_game", 0 0, v000001ffe5f36380_0;  1 drivers
o000001ffe5ed6278 .functor BUFZ 1, C4<z>; HiZ drive
v000001ffe5f1bae0_0 .net "restart_input", 0 0, o000001ffe5ed6278;  0 drivers
v000001ffe5f1bd60_0 .net "seg", 0 6, v000001ffe5f1c620_0;  alias, 1 drivers
v000001ffe5f1cee0_0 .var "start_seq", 0 0;
v000001ffe5f1b680_0 .net "sw", 15 0, v000001ffe5f1c9e0_0;  1 drivers
v000001ffe5f1be00_0 .net "sw_posedge", 15 0, v000001ffe5ec7b80_0;  1 drivers
v000001ffe5f1c800_0 .net "w_blink", 0 0, v000001ffe5ec7c20_0;  1 drivers
v000001ffe5f1b5e0_0 .net "w_display", 0 0, v000001ffe5ec81c0_0;  1 drivers
v000001ffe5f1bf40_0 .net "w_ones", 3 0, v000001ffe5ec6640_0;  1 drivers
L_000001ffe5f1cb20 .arith/sub 4, v000001ffe5ec6640_0, L_000001ffe5f38028;
S_000001ffe5ea0090 .scope module, "clock_" "clock" 3 47, 4 23 0, S_000001ffe5ea5c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "clk_display";
    .port_info 3 /OUTPUT 1 "clk_blink";
P_000001ffe5da81a0 .param/l "DIV_BLINK" 0 4 36, +C4<00000000000000011000011010100000>;
P_000001ffe5da81d8 .param/l "DIV_DISPLAY" 0 4 35, +C4<00000000000000000000000011001000>;
v000001ffe5ec6b40_0 .net "clk", 0 0, v000001ffe5f1c080_0;  alias, 1 drivers
v000001ffe5ec7c20_0 .var "clk_blink", 0 0;
v000001ffe5ec81c0_0 .var "clk_display", 0 0;
v000001ffe5ec74a0_0 .var "countBlink", 31 0;
v000001ffe5ec6c80_0 .var "countDisplay", 31 0;
v000001ffe5ec7ae0_0 .net "reset", 0 0, v000001ffe5f36380_0;  alias, 1 drivers
E_000001ffe5eb8a40 .event posedge, v000001ffe5ec6b40_0;
S_000001ffe5ea0220 .scope module, "counter_" "counter" 3 72, 5 22 0, S_000001ffe5ea5c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "inc_counter";
    .port_info 3 /OUTPUT 4 "w_ones";
v000001ffe5ec66e0_0 .net "clk", 0 0, v000001ffe5f1c080_0;  alias, 1 drivers
v000001ffe5ec7cc0_0 .net "inc_counter", 0 0, v000001ffe5f373c0_0;  alias, 1 drivers
v000001ffe5ec6640_0 .var "ones", 3 0;
v000001ffe5ec6fa0_0 .net "reset", 0 0, v000001ffe5f36380_0;  alias, 1 drivers
v000001ffe5ec7f40_0 .net "w_ones", 3 0, v000001ffe5ec6640_0;  alias, 1 drivers
S_000001ffe5e937a0 .scope module, "inputs_" "inputs" 3 41, 6 3 0, S_000001ffe5ea5c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "sw";
    .port_info 2 /OUTPUT 16 "sw_posedge";
v000001ffe5ec8260_0 .net "clk", 0 0, v000001ffe5f1c080_0;  alias, 1 drivers
v000001ffe5ec6a00 .array "shift_reg", 0 15, 1 0;
v000001ffe5ec8080_0 .net "sw", 15 0, v000001ffe5f1c9e0_0;  alias, 1 drivers
v000001ffe5ec8120_0 .var "sw_debounced", 15 0;
v000001ffe5ec63c0_0 .var "sw_debounced_prev", 15 0;
v000001ffe5ec7b80_0 .var "sw_posedge", 15 0;
S_000001ffe5e93930 .scope module, "player_seq_" "player_seq" 3 63, 7 1 0, S_000001ffe5ea5c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "restart";
    .port_info 2 /INPUT 16 "sw";
    .port_info 3 /INPUT 4 "level";
    .port_info 4 /OUTPUT 1 "correct";
    .port_info 5 /OUTPUT 1 "incorrect";
v000001ffe5f37320_0 .net "clk", 0 0, v000001ffe5f1c080_0;  alias, 1 drivers
v000001ffe5f373c0_0 .var "correct", 0 0;
v000001ffe5f376e0_0 .net "encoded_sw", 3 0, L_000001ffe5f81d40;  1 drivers
v000001ffe5f36380_0 .var "incorrect", 0 0;
v000001ffe5f37780_0 .var "index", 3 0;
v000001ffe5f37820_0 .net "level", 3 0, L_000001ffe5f1cb20;  alias, 1 drivers
v000001ffe5f36100_0 .var "player_input", 31 0;
v000001ffe5f37e60_0 .net "restart", 0 0, o000001ffe5ed6278;  alias, 0 drivers
v000001ffe5f37960 .array/i "sequences", 0 7, 31 0;
v000001ffe5f37a00_0 .net "sw", 15 0, v000001ffe5ec7b80_0;  alias, 1 drivers
S_000001ffe5e8d6d0 .scope module, "encoder_" "encoder16to4" 7 29, 8 1 0, S_000001ffe5e93930;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
v000001ffe5ec6460_0 .net *"_ivl_1", 0 0, L_000001ffe5f1b900;  1 drivers
L_000001ffe5f38100 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v000001ffe5ec7fe0_0 .net/2u *"_ivl_10", 3 0, L_000001ffe5f38100;  1 drivers
v000001ffe5ec7220_0 .net *"_ivl_13", 0 0, L_000001ffe5f1cbc0;  1 drivers
L_000001ffe5f38148 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v000001ffe5ec6500_0 .net/2u *"_ivl_14", 3 0, L_000001ffe5f38148;  1 drivers
v000001ffe5ec7540_0 .net *"_ivl_17", 0 0, L_000001ffe5f1b860;  1 drivers
L_000001ffe5f38190 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v000001ffe5ec6820_0 .net/2u *"_ivl_18", 3 0, L_000001ffe5f38190;  1 drivers
L_000001ffe5f38070 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000001ffe5ec65a0_0 .net/2u *"_ivl_2", 3 0, L_000001ffe5f38070;  1 drivers
v000001ffe5ec7400_0 .net *"_ivl_21", 0 0, L_000001ffe5f1b9a0;  1 drivers
L_000001ffe5f381d8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v000001ffe5ec68c0_0 .net/2u *"_ivl_22", 3 0, L_000001ffe5f381d8;  1 drivers
v000001ffe5ec6aa0_0 .net *"_ivl_25", 0 0, L_000001ffe5f1cc60;  1 drivers
L_000001ffe5f38220 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v000001ffe5ec6960_0 .net/2u *"_ivl_26", 3 0, L_000001ffe5f38220;  1 drivers
v000001ffe5ec6d20_0 .net *"_ivl_29", 0 0, L_000001ffe5f1ba40;  1 drivers
L_000001ffe5f38268 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001ffe5ec75e0_0 .net/2u *"_ivl_30", 3 0, L_000001ffe5f38268;  1 drivers
v000001ffe5ec70e0_0 .net *"_ivl_33", 0 0, L_000001ffe5f1cda0;  1 drivers
L_000001ffe5f382b0 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v000001ffe5ec7040_0 .net/2u *"_ivl_34", 3 0, L_000001ffe5f382b0;  1 drivers
v000001ffe5ec7680_0 .net *"_ivl_37", 0 0, L_000001ffe5f1ce40;  1 drivers
L_000001ffe5f382f8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v000001ffe5ec7720_0 .net/2u *"_ivl_38", 3 0, L_000001ffe5f382f8;  1 drivers
v000001ffe5f37460_0 .net *"_ivl_41", 0 0, L_000001ffe5f1cf80;  1 drivers
L_000001ffe5f38340 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v000001ffe5f36e20_0 .net/2u *"_ivl_42", 3 0, L_000001ffe5f38340;  1 drivers
v000001ffe5f36880_0 .net *"_ivl_45", 0 0, L_000001ffe5f1d020;  1 drivers
L_000001ffe5f38388 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000001ffe5f364c0_0 .net/2u *"_ivl_46", 3 0, L_000001ffe5f38388;  1 drivers
v000001ffe5f36ec0_0 .net *"_ivl_49", 0 0, L_000001ffe5f1d0c0;  1 drivers
v000001ffe5f367e0_0 .net *"_ivl_5", 0 0, L_000001ffe5f1c3a0;  1 drivers
L_000001ffe5f383d0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000001ffe5f37be0_0 .net/2u *"_ivl_50", 3 0, L_000001ffe5f383d0;  1 drivers
v000001ffe5f37d20_0 .net *"_ivl_53", 0 0, L_000001ffe5f1d160;  1 drivers
L_000001ffe5f38418 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001ffe5f37280_0 .net/2u *"_ivl_54", 3 0, L_000001ffe5f38418;  1 drivers
v000001ffe5f36ba0_0 .net *"_ivl_57", 0 0, L_000001ffe5f1d200;  1 drivers
L_000001ffe5f38460 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001ffe5f36920_0 .net/2u *"_ivl_58", 3 0, L_000001ffe5f38460;  1 drivers
L_000001ffe5f380b8 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v000001ffe5f362e0_0 .net/2u *"_ivl_6", 3 0, L_000001ffe5f380b8;  1 drivers
v000001ffe5f36ce0_0 .net *"_ivl_61", 0 0, L_000001ffe5f1d2a0;  1 drivers
L_000001ffe5f384a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001ffe5f375a0_0 .net/2u *"_ivl_62", 3 0, L_000001ffe5f384a8;  1 drivers
L_000001ffe5f384f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001ffe5f361a0_0 .net/2u *"_ivl_64", 3 0, L_000001ffe5f384f0;  1 drivers
v000001ffe5f369c0_0 .net *"_ivl_66", 3 0, L_000001ffe5f1d340;  1 drivers
v000001ffe5f36d80_0 .net *"_ivl_68", 3 0, L_000001ffe5f1b4a0;  1 drivers
v000001ffe5f36a60_0 .net *"_ivl_70", 3 0, L_000001ffe5f80c60;  1 drivers
v000001ffe5f371e0_0 .net *"_ivl_72", 3 0, L_000001ffe5f80b20;  1 drivers
v000001ffe5f37c80_0 .net *"_ivl_74", 3 0, L_000001ffe5f80da0;  1 drivers
v000001ffe5f36560_0 .net *"_ivl_76", 3 0, L_000001ffe5f81480;  1 drivers
v000001ffe5f36600_0 .net *"_ivl_78", 3 0, L_000001ffe5f818e0;  1 drivers
v000001ffe5f36f60_0 .net *"_ivl_80", 3 0, L_000001ffe5f80940;  1 drivers
v000001ffe5f36b00_0 .net *"_ivl_82", 3 0, L_000001ffe5f81520;  1 drivers
v000001ffe5f36c40_0 .net *"_ivl_84", 3 0, L_000001ffe5f80a80;  1 drivers
v000001ffe5f37500_0 .net *"_ivl_86", 3 0, L_000001ffe5f81660;  1 drivers
v000001ffe5f37dc0_0 .net *"_ivl_88", 3 0, L_000001ffe5f81160;  1 drivers
v000001ffe5f37000_0 .net *"_ivl_9", 0 0, L_000001ffe5f1c580;  1 drivers
v000001ffe5f378c0_0 .net *"_ivl_90", 3 0, L_000001ffe5f80bc0;  1 drivers
v000001ffe5f370a0_0 .net *"_ivl_92", 3 0, L_000001ffe5f801c0;  1 drivers
v000001ffe5f366a0_0 .net *"_ivl_94", 3 0, L_000001ffe5f806c0;  1 drivers
v000001ffe5f37140_0 .net "in", 15 0, v000001ffe5ec7b80_0;  alias, 1 drivers
v000001ffe5f37640_0 .net "out", 3 0, L_000001ffe5f81d40;  alias, 1 drivers
L_000001ffe5f1b900 .part v000001ffe5ec7b80_0, 15, 1;
L_000001ffe5f1c3a0 .part v000001ffe5ec7b80_0, 14, 1;
L_000001ffe5f1c580 .part v000001ffe5ec7b80_0, 13, 1;
L_000001ffe5f1cbc0 .part v000001ffe5ec7b80_0, 12, 1;
L_000001ffe5f1b860 .part v000001ffe5ec7b80_0, 11, 1;
L_000001ffe5f1b9a0 .part v000001ffe5ec7b80_0, 10, 1;
L_000001ffe5f1cc60 .part v000001ffe5ec7b80_0, 9, 1;
L_000001ffe5f1ba40 .part v000001ffe5ec7b80_0, 8, 1;
L_000001ffe5f1cda0 .part v000001ffe5ec7b80_0, 7, 1;
L_000001ffe5f1ce40 .part v000001ffe5ec7b80_0, 6, 1;
L_000001ffe5f1cf80 .part v000001ffe5ec7b80_0, 5, 1;
L_000001ffe5f1d020 .part v000001ffe5ec7b80_0, 4, 1;
L_000001ffe5f1d0c0 .part v000001ffe5ec7b80_0, 3, 1;
L_000001ffe5f1d160 .part v000001ffe5ec7b80_0, 2, 1;
L_000001ffe5f1d200 .part v000001ffe5ec7b80_0, 1, 1;
L_000001ffe5f1d2a0 .part v000001ffe5ec7b80_0, 0, 1;
L_000001ffe5f1d340 .functor MUXZ 4, L_000001ffe5f384f0, L_000001ffe5f384a8, L_000001ffe5f1d2a0, C4<>;
L_000001ffe5f1b4a0 .functor MUXZ 4, L_000001ffe5f1d340, L_000001ffe5f38460, L_000001ffe5f1d200, C4<>;
L_000001ffe5f80c60 .functor MUXZ 4, L_000001ffe5f1b4a0, L_000001ffe5f38418, L_000001ffe5f1d160, C4<>;
L_000001ffe5f80b20 .functor MUXZ 4, L_000001ffe5f80c60, L_000001ffe5f383d0, L_000001ffe5f1d0c0, C4<>;
L_000001ffe5f80da0 .functor MUXZ 4, L_000001ffe5f80b20, L_000001ffe5f38388, L_000001ffe5f1d020, C4<>;
L_000001ffe5f81480 .functor MUXZ 4, L_000001ffe5f80da0, L_000001ffe5f38340, L_000001ffe5f1cf80, C4<>;
L_000001ffe5f818e0 .functor MUXZ 4, L_000001ffe5f81480, L_000001ffe5f382f8, L_000001ffe5f1ce40, C4<>;
L_000001ffe5f80940 .functor MUXZ 4, L_000001ffe5f818e0, L_000001ffe5f382b0, L_000001ffe5f1cda0, C4<>;
L_000001ffe5f81520 .functor MUXZ 4, L_000001ffe5f80940, L_000001ffe5f38268, L_000001ffe5f1ba40, C4<>;
L_000001ffe5f80a80 .functor MUXZ 4, L_000001ffe5f81520, L_000001ffe5f38220, L_000001ffe5f1cc60, C4<>;
L_000001ffe5f81660 .functor MUXZ 4, L_000001ffe5f80a80, L_000001ffe5f381d8, L_000001ffe5f1b9a0, C4<>;
L_000001ffe5f81160 .functor MUXZ 4, L_000001ffe5f81660, L_000001ffe5f38190, L_000001ffe5f1b860, C4<>;
L_000001ffe5f80bc0 .functor MUXZ 4, L_000001ffe5f81160, L_000001ffe5f38148, L_000001ffe5f1cbc0, C4<>;
L_000001ffe5f801c0 .functor MUXZ 4, L_000001ffe5f80bc0, L_000001ffe5f38100, L_000001ffe5f1c580, C4<>;
L_000001ffe5f806c0 .functor MUXZ 4, L_000001ffe5f801c0, L_000001ffe5f380b8, L_000001ffe5f1c3a0, C4<>;
L_000001ffe5f81d40 .functor MUXZ 4, L_000001ffe5f806c0, L_000001ffe5f38070, L_000001ffe5f1b900, C4<>;
S_000001ffe5e77c00 .scope module, "seg7" "seg7_control" 3 79, 9 25 0, S_000001ffe5ea5c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_display";
    .port_info 2 /INPUT 1 "clk_blink";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 4 "ones";
    .port_info 5 /OUTPUT 7 "seg";
    .port_info 6 /OUTPUT 4 "digit";
P_000001ffe5e77d90 .param/l "CLEAR" 0 9 36, C4<1111111>;
P_000001ffe5e77dc8 .param/l "EIGHT" 0 9 45, C4<0000000>;
P_000001ffe5e77e00 .param/l "FIVE" 0 9 42, C4<0100100>;
P_000001ffe5e77e38 .param/l "FOUR" 0 9 41, C4<1001100>;
P_000001ffe5e77e70 .param/l "L" 0 9 47, C4<1110001>;
P_000001ffe5e77ea8 .param/l "NINE" 0 9 46, C4<0000100>;
P_000001ffe5e77ee0 .param/l "ONE" 0 9 38, C4<1001111>;
P_000001ffe5e77f18 .param/l "SEVEN" 0 9 44, C4<0001111>;
P_000001ffe5e77f50 .param/l "SIX" 0 9 43, C4<0100000>;
P_000001ffe5e77f88 .param/l "THREE" 0 9 40, C4<0000110>;
P_000001ffe5e77fc0 .param/l "TWO" 0 9 39, C4<0010010>;
P_000001ffe5e77ff8 .param/l "V" 0 9 48, C4<1000001>;
P_000001ffe5e78030 .param/l "ZERO" 0 9 37, C4<0000001>;
v000001ffe5f37aa0_0 .net "clk", 0 0, v000001ffe5f1c080_0;  alias, 1 drivers
v000001ffe5f37b40_0 .net "clk_blink", 0 0, v000001ffe5ec7c20_0;  alias, 1 drivers
v000001ffe5f37f00_0 .net "clk_display", 0 0, v000001ffe5ec81c0_0;  alias, 1 drivers
v000001ffe5f36060_0 .var "digit", 3 0;
v000001ffe5f36240_0 .var "digit_select", 1 0;
v000001ffe5f36420_0 .net "ones", 3 0, v000001ffe5ec6640_0;  alias, 1 drivers
v000001ffe5f36740_0 .net "reset", 0 0, v000001ffe5f36380_0;  alias, 1 drivers
v000001ffe5f1c620_0 .var "seg", 0 6;
E_000001ffe5ebb340 .event anyedge, v000001ffe5f36240_0, v000001ffe5ec7f40_0;
E_000001ffe5ebabc0 .event anyedge, v000001ffe5f36240_0;
E_000001ffe5ebb3c0 .event posedge, v000001ffe5ec7ae0_0, v000001ffe5ec81c0_0;
S_000001ffe5e74ea0 .scope module, "seq_gen_" "seq_gen" 3 54, 10 23 0, S_000001ffe5ea5c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_blink";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "start_seq";
    .port_info 4 /INPUT 4 "level";
    .port_info 5 /OUTPUT 16 "led";
L_000001ffe5eaa5f0 .functor BUFZ 16, v000001ffe5f1cd00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001ffe5f1c6c0_0 .net "clk", 0 0, v000001ffe5f1c080_0;  alias, 1 drivers
v000001ffe5f1b540_0 .net "clk_blink", 0 0, v000001ffe5ec7c20_0;  alias, 1 drivers
v000001ffe5f1c440_0 .var "index", 3 0;
v000001ffe5f1bc20_0 .net "led", 15 0, L_000001ffe5eaa5f0;  alias, 1 drivers
v000001ffe5f1cd00_0 .var "led_reg", 15 0;
v000001ffe5f1c940_0 .net "level", 3 0, L_000001ffe5f1cb20;  alias, 1 drivers
v000001ffe5f1c1c0_0 .var "playing_seq", 0 0;
v000001ffe5f1ca80_0 .net "reset", 0 0, v000001ffe5f36380_0;  alias, 1 drivers
v000001ffe5f1bea0 .array/i "sequences", 0 7, 31 0;
v000001ffe5f1c760_0 .net "start_seq", 0 0, v000001ffe5f1cee0_0;  1 drivers
    .scope S_000001ffe5e937a0;
T_0 ;
    %wait E_000001ffe5eb8a40;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000001ffe5ec8080_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe5ec6a00, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000001ffe5ec8080_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe5ec6a00, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000001ffe5ec8080_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe5ec6a00, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000001ffe5ec8080_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe5ec6a00, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000001ffe5ec8080_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe5ec6a00, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000001ffe5ec8080_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe5ec6a00, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000001ffe5ec8080_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe5ec6a00, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000001ffe5ec8080_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe5ec6a00, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000001ffe5ec8080_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe5ec6a00, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000001ffe5ec8080_0;
    %parti/s 1, 9, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe5ec6a00, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000001ffe5ec8080_0;
    %parti/s 1, 10, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe5ec6a00, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000001ffe5ec8080_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe5ec6a00, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000001ffe5ec8080_0;
    %parti/s 1, 12, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe5ec6a00, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000001ffe5ec8080_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe5ec6a00, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000001ffe5ec8080_0;
    %parti/s 1, 14, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe5ec6a00, 0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000001ffe5ec8080_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ffe5ec6a00, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_0.2, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %load/vec4 v000001ffe5ec8120_0;
    %parti/s 1, 0, 2;
    %pad/u 2;
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %pad/u 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ffe5ec8120_0, 4, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_0.6, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.7, 9;
T_0.6 ; End of true expr.
    %load/vec4 v000001ffe5ec8120_0;
    %parti/s 1, 1, 2;
    %pad/u 2;
    %jmp/0 T_0.7, 9;
 ; End of false expr.
    %blend;
T_0.7;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %pad/u 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ffe5ec8120_0, 4, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_0.10, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.11, 9;
T_0.10 ; End of true expr.
    %load/vec4 v000001ffe5ec8120_0;
    %parti/s 1, 2, 3;
    %pad/u 2;
    %jmp/0 T_0.11, 9;
 ; End of false expr.
    %blend;
T_0.11;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %pad/u 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ffe5ec8120_0, 4, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_0.14, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.15, 9;
T_0.14 ; End of true expr.
    %load/vec4 v000001ffe5ec8120_0;
    %parti/s 1, 3, 3;
    %pad/u 2;
    %jmp/0 T_0.15, 9;
 ; End of false expr.
    %blend;
T_0.15;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %pad/u 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ffe5ec8120_0, 4, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.16, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.17, 8;
T_0.16 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_0.18, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.19, 9;
T_0.18 ; End of true expr.
    %load/vec4 v000001ffe5ec8120_0;
    %parti/s 1, 4, 4;
    %pad/u 2;
    %jmp/0 T_0.19, 9;
 ; End of false expr.
    %blend;
T_0.19;
    %jmp/0 T_0.17, 8;
 ; End of false expr.
    %blend;
T_0.17;
    %pad/u 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ffe5ec8120_0, 4, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.20, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.21, 8;
T_0.20 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_0.22, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.23, 9;
T_0.22 ; End of true expr.
    %load/vec4 v000001ffe5ec8120_0;
    %parti/s 1, 5, 4;
    %pad/u 2;
    %jmp/0 T_0.23, 9;
 ; End of false expr.
    %blend;
T_0.23;
    %jmp/0 T_0.21, 8;
 ; End of false expr.
    %blend;
T_0.21;
    %pad/u 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ffe5ec8120_0, 4, 5;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.24, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.25, 8;
T_0.24 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_0.26, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.27, 9;
T_0.26 ; End of true expr.
    %load/vec4 v000001ffe5ec8120_0;
    %parti/s 1, 6, 4;
    %pad/u 2;
    %jmp/0 T_0.27, 9;
 ; End of false expr.
    %blend;
T_0.27;
    %jmp/0 T_0.25, 8;
 ; End of false expr.
    %blend;
T_0.25;
    %pad/u 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ffe5ec8120_0, 4, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.28, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.29, 8;
T_0.28 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_0.30, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.31, 9;
T_0.30 ; End of true expr.
    %load/vec4 v000001ffe5ec8120_0;
    %parti/s 1, 7, 4;
    %pad/u 2;
    %jmp/0 T_0.31, 9;
 ; End of false expr.
    %blend;
T_0.31;
    %jmp/0 T_0.29, 8;
 ; End of false expr.
    %blend;
T_0.29;
    %pad/u 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ffe5ec8120_0, 4, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.32, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.33, 8;
T_0.32 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_0.34, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.35, 9;
T_0.34 ; End of true expr.
    %load/vec4 v000001ffe5ec8120_0;
    %parti/s 1, 8, 5;
    %pad/u 2;
    %jmp/0 T_0.35, 9;
 ; End of false expr.
    %blend;
T_0.35;
    %jmp/0 T_0.33, 8;
 ; End of false expr.
    %blend;
T_0.33;
    %pad/u 1;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ffe5ec8120_0, 4, 5;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.36, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.37, 8;
T_0.36 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_0.38, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.39, 9;
T_0.38 ; End of true expr.
    %load/vec4 v000001ffe5ec8120_0;
    %parti/s 1, 9, 5;
    %pad/u 2;
    %jmp/0 T_0.39, 9;
 ; End of false expr.
    %blend;
T_0.39;
    %jmp/0 T_0.37, 8;
 ; End of false expr.
    %blend;
T_0.37;
    %pad/u 1;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ffe5ec8120_0, 4, 5;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.40, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.41, 8;
T_0.40 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_0.42, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.43, 9;
T_0.42 ; End of true expr.
    %load/vec4 v000001ffe5ec8120_0;
    %parti/s 1, 10, 5;
    %pad/u 2;
    %jmp/0 T_0.43, 9;
 ; End of false expr.
    %blend;
T_0.43;
    %jmp/0 T_0.41, 8;
 ; End of false expr.
    %blend;
T_0.41;
    %pad/u 1;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ffe5ec8120_0, 4, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.44, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.45, 8;
T_0.44 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_0.46, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.47, 9;
T_0.46 ; End of true expr.
    %load/vec4 v000001ffe5ec8120_0;
    %parti/s 1, 11, 5;
    %pad/u 2;
    %jmp/0 T_0.47, 9;
 ; End of false expr.
    %blend;
T_0.47;
    %jmp/0 T_0.45, 8;
 ; End of false expr.
    %blend;
T_0.45;
    %pad/u 1;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ffe5ec8120_0, 4, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.48, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.49, 8;
T_0.48 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_0.50, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.51, 9;
T_0.50 ; End of true expr.
    %load/vec4 v000001ffe5ec8120_0;
    %parti/s 1, 12, 5;
    %pad/u 2;
    %jmp/0 T_0.51, 9;
 ; End of false expr.
    %blend;
T_0.51;
    %jmp/0 T_0.49, 8;
 ; End of false expr.
    %blend;
T_0.49;
    %pad/u 1;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ffe5ec8120_0, 4, 5;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.52, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.53, 8;
T_0.52 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_0.54, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.55, 9;
T_0.54 ; End of true expr.
    %load/vec4 v000001ffe5ec8120_0;
    %parti/s 1, 13, 5;
    %pad/u 2;
    %jmp/0 T_0.55, 9;
 ; End of false expr.
    %blend;
T_0.55;
    %jmp/0 T_0.53, 8;
 ; End of false expr.
    %blend;
T_0.53;
    %pad/u 1;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ffe5ec8120_0, 4, 5;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.56, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.57, 8;
T_0.56 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_0.58, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.59, 9;
T_0.58 ; End of true expr.
    %load/vec4 v000001ffe5ec8120_0;
    %parti/s 1, 14, 5;
    %pad/u 2;
    %jmp/0 T_0.59, 9;
 ; End of false expr.
    %blend;
T_0.59;
    %jmp/0 T_0.57, 8;
 ; End of false expr.
    %blend;
T_0.57;
    %pad/u 1;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ffe5ec8120_0, 4, 5;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.60, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.61, 8;
T_0.60 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ffe5ec6a00, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_0.62, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.63, 9;
T_0.62 ; End of true expr.
    %load/vec4 v000001ffe5ec8120_0;
    %parti/s 1, 15, 5;
    %pad/u 2;
    %jmp/0 T_0.63, 9;
 ; End of false expr.
    %blend;
T_0.63;
    %jmp/0 T_0.61, 8;
 ; End of false expr.
    %blend;
T_0.61;
    %pad/u 1;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ffe5ec8120_0, 4, 5;
    %load/vec4 v000001ffe5ec8120_0;
    %load/vec4 v000001ffe5ec63c0_0;
    %inv;
    %and;
    %assign/vec4 v000001ffe5ec7b80_0, 0;
    %load/vec4 v000001ffe5ec8120_0;
    %assign/vec4 v000001ffe5ec63c0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ffe5ea0090;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ffe5ec6c80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ffe5ec74a0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_000001ffe5ea0090;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffe5ec81c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffe5ec7c20_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001ffe5ea0090;
T_3 ;
    %wait E_000001ffe5eb8a40;
    %load/vec4 v000001ffe5ec7ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ffe5ec6c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ffe5ec81c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ffe5ec6c80_0;
    %cmpi/e 199, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ffe5ec6c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe5ec81c0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001ffe5ec6c80_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ffe5ec6c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ffe5ec81c0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ffe5ea0090;
T_4 ;
    %wait E_000001ffe5eb8a40;
    %load/vec4 v000001ffe5ec7ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ffe5ec74a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ffe5ec7c20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ffe5ec74a0_0;
    %cmpi/e 99999, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ffe5ec74a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe5ec7c20_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001ffe5ec74a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ffe5ec74a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ffe5ec7c20_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ffe5e74ea0;
T_5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ffe5f1c440_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ffe5f1cd00_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffe5f1c1c0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000001ffe5e74ea0;
T_6 ;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffe5f1bea0, 4, 0;
    %pushi/vec4 162, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffe5f1bea0, 4, 0;
    %pushi/vec4 3941, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffe5f1bea0, 4, 0;
    %pushi/vec4 33958, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffe5f1bea0, 4, 0;
    %pushi/vec4 835623, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffe5f1bea0, 4, 0;
    %pushi/vec4 1358106, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffe5f1bea0, 4, 0;
    %pushi/vec4 137076882, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffe5f1bea0, 4, 0;
    %pushi/vec4 2224990022, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffe5f1bea0, 4, 0;
    %end;
    .thread T_6;
    .scope S_000001ffe5e74ea0;
T_7 ;
    %wait E_000001ffe5eb8a40;
    %load/vec4 v000001ffe5f1ca80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ffe5f1c440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ffe5f1cd00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001ffe5f1c760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe5f1c1c0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000001ffe5f1b540_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v000001ffe5f1c1c0_0;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ffe5f1cd00_0, 0;
    %load/vec4 v000001ffe5f1c940_0;
    %load/vec4 v000001ffe5f1c440_0;
    %cmp/u;
    %jmp/0xz  T_7.7, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ffe5f1c1c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ffe5f1c440_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %load/vec4 v000001ffe5f1c940_0;
    %pad/u 5;
    %ix/vec4 6;
    %load/vec4a v000001ffe5f1bea0, 6;
    %load/vec4 v000001ffe5f1c440_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %ix/vec4 6;
    %shiftr 6;
    %pushi/vec4 15, 0, 32;
    %and;
    %ix/vec4 4;
    %assign/vec4/off/d v000001ffe5f1cd00_0, 4, 5;
    %load/vec4 v000001ffe5f1c440_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ffe5f1c440_0, 0;
T_7.8 ;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ffe5e93930;
T_8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ffe5f37780_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ffe5f36100_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_000001ffe5e93930;
T_9 ;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffe5f37960, 4, 0;
    %pushi/vec4 162, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffe5f37960, 4, 0;
    %pushi/vec4 3941, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffe5f37960, 4, 0;
    %pushi/vec4 33958, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffe5f37960, 4, 0;
    %pushi/vec4 835623, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffe5f37960, 4, 0;
    %pushi/vec4 1358106, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffe5f37960, 4, 0;
    %pushi/vec4 137076882, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffe5f37960, 4, 0;
    %pushi/vec4 2224990022, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ffe5f37960, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffe5f373c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffe5f36380_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_000001ffe5e93930;
T_10 ;
    %wait E_000001ffe5eb8a40;
    %load/vec4 v000001ffe5f37e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ffe5f36100_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ffe5f37780_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ffe5f37820_0;
    %load/vec4 v000001ffe5f37780_0;
    %cmp/u;
    %jmp/0xz  T_10.2, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ffe5f36100_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ffe5f37780_0, 0;
    %load/vec4 v000001ffe5f36100_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001ffe5f37820_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 4, 0, 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v000001ffe5f37820_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001ffe5f37960, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001ffe5f373c0_0, 0;
    %load/vec4 v000001ffe5f36100_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001ffe5f37820_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 4, 0, 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v000001ffe5f37820_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001ffe5f37960, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v000001ffe5f36380_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001ffe5f37a00_0;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v000001ffe5f376e0_0;
    %pad/u 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000001ffe5f36100_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %assign/vec4 v000001ffe5f36100_0, 0;
    %load/vec4 v000001ffe5f37780_0;
    %addi 1, 0, 4;
    %store/vec4 v000001ffe5f37780_0, 0, 4;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %load/vec4 v000001ffe5f373c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ffe5f373c0_0, 0;
T_10.6 ;
    %load/vec4 v000001ffe5f36380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ffe5f36380_0, 0;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001ffe5ea0220;
T_11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ffe5ec6640_0, 0, 4;
    %end;
    .thread T_11;
    .scope S_000001ffe5ea0220;
T_12 ;
    %wait E_000001ffe5eb8a40;
    %load/vec4 v000001ffe5ec6fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ffe5ec6640_0, 0;
T_12.0 ;
    %load/vec4 v000001ffe5ec7cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001ffe5ec6640_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ffe5ec6640_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v000001ffe5ec6640_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ffe5ec6640_0, 0;
T_12.5 ;
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ffe5e77c00;
T_13 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ffe5f36240_0, 0, 2;
    %end;
    .thread T_13;
    .scope S_000001ffe5e77c00;
T_14 ;
    %wait E_000001ffe5ebb3c0;
    %load/vec4 v000001ffe5f36740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ffe5f36240_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001ffe5f36240_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001ffe5f36240_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001ffe5e77c00;
T_15 ;
    %wait E_000001ffe5ebabc0;
    %load/vec4 v000001ffe5f36240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %jmp T_15.4;
T_15.0 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001ffe5f36060_0, 0, 4;
    %jmp T_15.4;
T_15.1 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001ffe5f36060_0, 0, 4;
    %jmp T_15.4;
T_15.2 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001ffe5f36060_0, 0, 4;
    %jmp T_15.4;
T_15.3 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001ffe5f36060_0, 0, 4;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001ffe5e77c00;
T_16 ;
    %wait E_000001ffe5ebb340;
    %load/vec4 v000001ffe5f36240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v000001ffe5f36420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %jmp T_16.15;
T_16.5 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v000001ffe5f1c620_0, 0, 7;
    %jmp T_16.15;
T_16.6 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v000001ffe5f1c620_0, 0, 7;
    %jmp T_16.15;
T_16.7 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v000001ffe5f1c620_0, 0, 7;
    %jmp T_16.15;
T_16.8 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000001ffe5f1c620_0, 0, 7;
    %jmp T_16.15;
T_16.9 ;
    %pushi/vec4 76, 0, 7;
    %store/vec4 v000001ffe5f1c620_0, 0, 7;
    %jmp T_16.15;
T_16.10 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v000001ffe5f1c620_0, 0, 7;
    %jmp T_16.15;
T_16.11 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v000001ffe5f1c620_0, 0, 7;
    %jmp T_16.15;
T_16.12 ;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v000001ffe5f1c620_0, 0, 7;
    %jmp T_16.15;
T_16.13 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001ffe5f1c620_0, 0, 7;
    %jmp T_16.15;
T_16.14 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v000001ffe5f1c620_0, 0, 7;
    %jmp T_16.15;
T_16.15 ;
    %pop/vec4 1;
    %jmp T_16.4;
T_16.1 ;
    %pushi/vec4 113, 0, 7;
    %store/vec4 v000001ffe5f1c620_0, 0, 7;
    %jmp T_16.4;
T_16.2 ;
    %pushi/vec4 65, 0, 7;
    %store/vec4 v000001ffe5f1c620_0, 0, 7;
    %jmp T_16.4;
T_16.3 ;
    %pushi/vec4 113, 0, 7;
    %store/vec4 v000001ffe5f1c620_0, 0, 7;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001ffe5ea5c10;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ffe5f1cee0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_000001ffe5ea5c10;
T_18 ;
    %wait E_000001ffe5eb8a40;
    %load/vec4 v000001ffe5f1bcc0_0;
    %flag_set/vec4 8;
    %jmp/1 T_18.2, 8;
    %load/vec4 v000001ffe5f1bfe0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_18.2;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ffe5f1cee0_0, 0;
T_18.0 ;
    %load/vec4 v000001ffe5f1cee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.3, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ffe5f1cee0_0, 0;
T_18.3 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001ffe5ea5a80;
T_19 ;
    %delay 5000, 0;
    %load/vec4 v000001ffe5f1c080_0;
    %inv;
    %store/vec4 v000001ffe5f1c080_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_000001ffe5ea5a80;
T_20 ;
    %vpi_call 2 13 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ffe5ea5a80 {0 0 0};
    %end;
    .thread T_20;
    .scope S_000001ffe5ea5a80;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ffe5f1c080_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ffe5f1c9e0_0, 0, 16;
    %delay 1410065408, 2;
    %pushi/vec4 512, 0, 16;
    %store/vec4 v000001ffe5f1c9e0_0, 0, 16;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ffe5f1c9e0_0, 0, 16;
    %delay 1410065408, 2;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v000001ffe5f1c9e0_0, 0, 16;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ffe5f1c9e0_0, 0, 16;
    %delay 1000000, 0;
    %pushi/vec4 2048, 0, 16;
    %store/vec4 v000001ffe5f1c9e0_0, 0, 16;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ffe5f1c9e0_0, 0, 16;
    %delay 1410065408, 2;
    %pushi/vec4 512, 0, 16;
    %store/vec4 v000001ffe5f1c9e0_0, 0, 16;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ffe5f1c9e0_0, 0, 16;
    %delay 1410065408, 2;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v000001ffe5f1c9e0_0, 0, 16;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ffe5f1c9e0_0, 0, 16;
    %delay 1000000, 0;
    %pushi/vec4 1024, 0, 16;
    %store/vec4 v000001ffe5f1c9e0_0, 0, 16;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ffe5f1c9e0_0, 0, 16;
    %delay 1000000, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb.v";
    "basys3.v";
    "clock.v";
    "counter.v";
    "inputs.v";
    "player_seq.v";
    "encoder16to4.v";
    "seg7_control.v";
    "seq_gen.v";
