EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# ATMEGA16U2-MU
#
DEF ATMEGA16U2-MU DD 0 40 Y Y 1 F N
F0 "DD" 2500 200 60 H V C CNN
F1 "ATMEGA16U2-MU" 2550 100 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
T 0 1675 -100 60 0 0 0 MPU Normal 0 C C
P 2 0 1 0 0 -2100 0 0 N
P 2 0 1 0 0 -2100 3350 -2100 N
P 2 0 1 0 0 -1800 1450 -1800 N
P 2 0 1 0 0 -900 1450 -900 N
P 2 0 1 0 1450 -2100 1450 0 N
P 2 0 1 0 1900 -1700 3350 -1700 N
P 2 0 1 0 1900 -1300 3350 -1300 N
P 2 0 1 0 1900 -1100 3350 -1100 N
P 2 0 1 0 1900 -800 3350 -800 N
P 2 0 1 0 1900 -200 3350 -200 N
P 2 0 1 0 1900 0 1900 -2100 N
P 2 0 1 0 3350 -2100 3350 0 N
P 2 0 1 0 3350 0 0 0 N
X XTAL1 1 -300 -1900 300 R 60 60 0 0 I
X PD4(INT5/AIN3) 10 -300 -1400 300 R 60 60 0 0 I
X PD5(XCK/AIN4/PCINT12) 11 -300 -1500 300 R 60 60 0 0 I
X PD6(~RTS~/AIN5/INT6) 12 -300 -1600 300 R 60 60 0 0 I
X PD7(~CTS~/~HWB~/AIN6/TO/INT7) 13 -300 -1700 300 R 60 60 0 0 I
X PB0(~SS~/PCINT0) 14 -300 -100 300 R 60 60 0 0 I
X PB1(SCLK/PCINT1) 15 -300 -200 300 R 60 60 0 0 I
X PB2(PDI/MOSI/PCINT2) 16 -300 -300 300 R 60 60 0 0 I
X PB3(PDO/MISO/PCINT3) 17 -300 -400 300 R 60 60 0 0 I
X PB4(T1/PCINT4) 18 -300 -500 300 R 60 60 0 0 I
X PB5(PCINT5) 19 -300 -600 300 R 60 60 0 0 I
X XTAL2(PC0) 2 -300 -2000 300 R 60 60 0 0 I
X PB6(PCINT6) 20 -300 -700 300 R 60 60 0 0 I
X PB7(PCINT7/OC0A/OC1C) 21 -300 -800 300 R 60 60 0 0 I
X PC7(INT4/ICP1/CLKO) 22 3650 -700 300 L 60 60 0 0 I
X PC6(OC1A/PCINT8) 23 3650 -600 300 L 60 60 0 0 I
X ~RESET~(PC1/DW) 24 3650 -100 300 L 60 60 0 0 I
X PC5(PCINT9/OC1B) 25 3650 -500 300 L 60 60 0 0 I
X PC4(PCINT10) 26 3650 -400 300 L 60 60 0 0 I
X UCAP 27 3650 -1200 300 L 60 60 0 0 I
X UGND 28 3650 -1800 300 L 60 60 0 0 I
X D+ 29 3650 -1000 300 L 60 60 0 0 I
X GND 3 3650 -1900 300 L 60 60 0 0 I
X D- 30 3650 -900 300 L 60 60 0 0 I
X UVCC 31 3650 -1400 300 L 60 60 0 0 I
X AVCC 32 3650 -1500 300 L 60 60 0 0 I
X VCC 4 3650 -1600 300 L 60 60 0 0 I
X PC2(PCINT11/AIN2) 5 3650 -300 300 L 60 60 0 0 I
X PD0(OC0B/INT0) 6 -300 -1000 300 R 60 60 0 0 I
X PD1(AIN0/INT1) 7 -300 -1100 300 R 60 60 0 0 I
X PD2(RXD1/AIN1/INT2) 8 -300 -1200 300 R 60 60 0 0 I
X PD3(TXD1/INT3) 9 -300 -1300 300 R 60 60 0 0 I
ENDDRAW
ENDDEF
#
# ATMEGA2560-16AU
#
DEF ATMEGA2560-16AU DD 0 40 Y Y 1 F N
F0 "DD" 2500 200 60 H V C CNN
F1 "ATMEGA2560-16AU" 2550 100 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
T 0 1575 -100 60 0 0 0 MPU Normal 0 C C
P 2 0 1 0 0 -5900 0 0 N
P 2 0 1 0 0 -5900 3050 -5900 N
P 2 0 1 0 0 -5600 1350 -5600 N
P 2 0 1 0 0 -4700 1350 -4700 N
P 2 0 1 0 0 -3800 1350 -3800 N
P 2 0 1 0 0 -2900 1350 -2900 N
P 2 0 1 0 0 -2000 1350 -2000 N
P 2 0 1 0 0 -1100 1350 -1100 N
P 2 0 1 0 0 0 3050 0 N
P 2 0 1 0 1350 -200 0 -200 N
P 2 0 1 0 1350 0 1350 -5900 N
P 2 0 1 0 1800 0 1800 -5900 N
P 2 0 1 0 3050 -5900 3050 0 N
P 2 0 1 0 3050 -5100 1800 -5100 N
P 2 0 1 0 3050 -4500 1800 -4500 N
P 2 0 1 0 3050 -4300 1800 -4300 N
P 2 0 1 0 3050 -3400 1800 -3400 N
P 2 0 1 0 3050 -2500 1800 -2500 N
P 2 0 1 0 3050 -1600 1800 -1600 N
P 2 0 1 0 3050 -700 1800 -700 N
X PG5(OC0B) 1 3350 -600 300 L 60 60 0 0 I
X VCC 10 3350 -4700 300 L 60 60 0 0 I
X AVCC 100 3350 -4600 300 L 60 60 0 0 I
X GND 11 3350 -5200 300 L 60 60 0 0 I
X PH0(RXD2) 12 3350 -800 300 L 60 60 0 0 I
X PH1(TXD2) 13 3350 -900 300 L 60 60 0 0 I
X PH2(XCK2) 14 3350 -1000 300 L 60 60 0 0 I
X PH3(OC4A) 15 3350 -1100 300 L 60 60 0 0 I
X PH4(OC4B) 16 3350 -1200 300 L 60 60 0 0 I
X PH5(OC4C) 17 3350 -1300 300 L 60 60 0 0 I
X PH6(OC2B) 18 3350 -1400 300 L 60 60 0 0 I
X PB0(~SS~/PCINT0) 19 -300 -1200 300 R 60 60 0 0 I
X PE0(RXD0/PCINT8) 2 -300 -3900 300 R 60 60 0 0 I
X PB1(SCK/PCINT1) 20 -300 -1300 300 R 60 60 0 0 I
X PB2(MOSI/PCINT2) 21 -300 -1400 300 R 60 60 0 0 I
X PB3(MISO/PCINT3) 22 -300 -1500 300 R 60 60 0 0 I
X PB4(OC2A/PCINT4) 23 -300 -1600 300 R 60 60 0 0 I
X PB5(OC1A/PCINT5) 24 -300 -1700 300 R 60 60 0 0 I
X PB6(OC1B/PCINT6) 25 -300 -1800 300 R 60 60 0 0 I
X PB7(OC0A/OC1C/PCINT7) 26 -300 -1900 300 R 60 60 0 0 I
X PH7(T4) 27 3350 -1500 300 L 60 60 0 0 I
X PG3(TOSC2) 28 3350 -400 300 L 60 60 0 0 I
X PG4(TOSC1) 29 3350 -500 300 L 60 60 0 0 I
X PE1(TXD0) 3 -300 -4000 300 R 60 60 0 0 I
X ~RESET 30 -300 -100 300 R 60 60 0 0 I
X VCC 31 3350 -4800 300 L 60 60 0 0 I
X GND 32 3350 -5300 300 L 60 60 0 0 I
X XTAL2 33 -300 -5800 300 R 60 60 0 0 I
X XTAL1 34 -300 -5700 300 R 60 60 0 0 I
X PL0(ICP4) 35 3350 -3500 300 L 60 60 0 0 I
X PL1(ICP5) 36 3350 -3600 300 L 60 60 0 0 I
X PL2(T5) 37 3350 -3700 300 L 60 60 0 0 I
X PL3(OC5A) 38 3350 -3800 300 L 60 60 0 0 I
X PL4(OC5B) 39 3350 -3900 300 L 60 60 0 0 I
X PE2(XCK0/AIN0) 4 -300 -4100 300 R 60 60 0 0 I
X PL5(OC5C) 40 3350 -4000 300 L 60 60 0 0 I
X PL6 41 3350 -4100 300 L 60 60 0 0 I
X PL7 42 3350 -4200 300 L 60 60 0 0 I
X PD0(SCL/INT0) 43 -300 -3000 300 R 60 60 0 0 I
X PD1(SDA/INT1) 44 -300 -3100 300 R 60 60 0 0 I
X PD2(RXD1/INT2) 45 -300 -3200 300 R 60 60 0 0 I
X PD3(TXD1/INT3) 46 -300 -3300 300 R 60 60 0 0 I
X PD4(ICP1) 47 -300 -3400 300 R 60 60 0 0 I
X PD5(XCK1) 48 -300 -3500 300 R 60 60 0 0 I
X PD6(T1) 49 -300 -3600 300 R 60 60 0 0 I
X PE3(OC3A/AIN1) 5 -300 -4200 300 R 60 60 0 0 I
X PD7(T0) 50 -300 -3700 300 R 60 60 0 0 I
X PG0(~WR~) 51 3350 -100 300 L 60 60 0 0 I
X PG1(~RD~) 52 3350 -200 300 L 60 60 0 0 I
X PC0(A8) 53 -300 -2100 300 R 60 60 0 0 I
X PC1(A9) 54 -300 -2200 300 R 60 60 0 0 I
X PC2(A10) 55 -300 -2300 300 R 60 60 0 0 I
X PC3(A11) 56 -300 -2400 300 R 60 60 0 0 I
X PC4(A12) 57 -300 -2500 300 R 60 60 0 0 I
X PC5(A13) 58 -300 -2600 300 R 60 60 0 0 I
X PC6(A14) 59 -300 -2700 300 R 60 60 0 0 I
X PE4(OC3B/INT4) 6 -300 -4300 300 R 60 60 0 0 I
X PC7(A15) 60 -300 -2800 300 R 60 60 0 0 I
X VCC 61 3350 -4900 300 L 60 60 0 0 I
X GND 62 3350 -5500 300 L 60 60 0 0 I
X PJ0(RXD3/PCINT9) 63 3350 -1700 300 L 60 60 0 0 I
X PJ1(TXD3/PCINT10) 64 3350 -1800 300 L 60 60 0 0 I
X PJ2(XCK3/PCINT11) 65 3350 -1900 300 L 60 60 0 0 I
X PJ3(PCINT12) 66 3350 -2000 300 L 60 60 0 0 I
X PJ4(PCINT13) 67 3350 -2100 300 L 60 60 0 0 I
X PJ5(PCINT14) 68 3350 -2200 300 L 60 60 0 0 I
X PJ6(PCINT15) 69 3350 -2300 300 L 60 60 0 0 I
X PE5(OC3C/INT5) 7 -300 -4400 300 R 60 60 0 0 I
X PG2(ALE) 70 3350 -300 300 L 60 60 0 0 I
X PA7(AD7) 71 -300 -1000 300 R 60 60 0 0 I
X PA6(AD6) 72 -300 -900 300 R 60 60 0 0 I
X PA5(AD5) 73 -300 -800 300 R 60 60 0 0 I
X PA4(AD4) 74 -300 -700 300 R 60 60 0 0 I
X PA3(AD3) 75 -300 -600 300 R 60 60 0 0 I
X PA2(AD2) 76 -300 -500 300 R 60 60 0 0 I
X PA1(AD1) 77 -300 -400 300 R 60 60 0 0 I
X PA0(AD0) 78 -300 -300 300 R 60 60 0 0 I
X PJ7 79 3350 -2400 300 L 60 60 0 0 I
X PE6(T3/INT6) 8 -300 -4500 300 R 60 60 0 0 I
X VCC 80 3350 -5000 300 L 60 60 0 0 I
X GND 81 3350 -5400 300 L 60 60 0 0 I
X PK7(ADC15/PCINT23) 82 3350 -3300 300 L 60 60 0 0 I
X PK6(ADC14/PCINT22) 83 3350 -3200 300 L 60 60 0 0 I
X PK5(ADC13/PCINT21) 84 3350 -3100 300 L 60 60 0 0 I
X PK4(ADC12/PCINT20) 85 3350 -3000 300 L 60 60 0 0 I
X PK3(ADC11/PCINT19) 86 3350 -2900 300 L 60 60 0 0 I
X PK2(ADC10/PCINT18) 87 3350 -2800 300 L 60 60 0 0 I
X PK1(ADC9/PCINT17) 88 3350 -2700 300 L 60 60 0 0 I
X PK0(ADC8/PCINT16) 89 3350 -2600 300 L 60 60 0 0 I
X PE7(CLKO/ICP3/INT7) 9 -300 -4600 300 R 60 60 0 0 I
X PF7(ADC7/TDI) 90 -300 -5500 300 R 60 60 0 0 I
X PF6(ADC6/TDO) 91 -300 -5400 300 R 60 60 0 0 I
X PF5(ADC5/TMS) 92 -300 -5300 300 R 60 60 0 0 I
X PF4(ADC4/TCK) 93 -300 -5200 300 R 60 60 0 0 I
X PF3(ADC3) 94 -300 -5100 300 R 60 60 0 0 I
X PF2(ADC2) 95 -300 -5000 300 R 60 60 0 0 I
X PF1(ADC1) 96 -300 -4900 300 R 60 60 0 0 I
X PF0(ADC0) 97 -300 -4800 300 R 60 60 0 0 I
X AREF 98 3350 -4400 300 L 60 60 0 0 I
X GND 99 3350 -5600 300 L 60 60 0 0 I
ENDDRAW
ENDDEF
#
# ATmega168-20AU
#
DEF ATmega168-20AU DD 0 40 Y Y 1 F N
F0 "DD" 2500 200 60 H V C CNN
F1 "ATmega168-20AU" 2550 100 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
T 0 1575 -100 60 0 0 0 MPU Normal 0 C C
P 2 0 1 0 0 -2100 0 0 N
P 2 0 1 0 0 -2100 3050 -2100 N
P 2 0 1 0 0 -1800 1350 -1800 N
P 2 0 1 0 0 0 3050 0 N
P 2 0 1 0 1350 -2100 1350 0 N
P 2 0 1 0 1350 -900 0 -900 N
P 2 0 1 0 1800 0 1800 -2100 N
P 2 0 1 0 3050 -2100 3050 0 N
P 2 0 1 0 3050 -1700 1800 -1700 N
P 2 0 1 0 3050 -1300 1800 -1300 N
P 2 0 1 0 3050 -1100 1800 -1100 N
X PD3(PCINT19/OC2B/INT1) 1 -300 -400 300 R 60 60 0 0 I
X PD6(PCIN22/OC0A/AIN0) 10 -300 -700 300 R 60 60 0 0 I
X PD7(PCINT23/AIN1) 11 -300 -800 300 R 60 60 0 0 I
X PB0(PCINT0/CLKO/ICP1) 12 -300 -1000 300 R 60 60 0 0 I
X PB1(PCINT1/OC1A) 13 -300 -1100 300 R 60 60 0 0 I
X PB2(PCINT2/SS/OC1B) 14 -300 -1200 300 R 60 60 0 0 I
X PB3(PCINT3/OC2A/MOSI) 15 -300 -1300 300 R 60 60 0 0 I
X PB4(PCINT4/MISO) 16 -300 -1400 300 R 60 60 0 0 I
X PB5(SCK/PCINT5) 17 -300 -1500 300 R 60 60 0 0 I
X AVCC 18 3350 -1400 300 L 60 60 0 0 I
X ADC6 19 -300 -1900 300 R 60 60 0 0 I
X PD4(PCINT20/XCK/T0) 2 -300 -500 300 R 60 60 0 0 I
X AREF 20 3350 -1200 300 L 60 60 0 0 I
X GND 21 3350 -1800 300 L 60 60 0 0 I
X ADC7 22 -300 -2000 300 R 60 60 0 0 I
X PC0(ADC0/PCINT8) 23 3350 -100 300 L 60 60 0 0 I
X PC1(ADC1/PCINT9) 24 3350 -200 300 L 60 60 0 0 I
X PC2(ADC2/PCINT10) 25 3350 -300 300 L 60 60 0 0 I
X PC3(ADC3/PCINT11) 26 3350 -400 300 L 60 60 0 0 I
X PC4(ADC4/SDA/PCINT12) 27 3350 -500 300 L 60 60 0 0 I
X PC5(ADC5/SCL/PCINT13) 28 3350 -600 300 L 60 60 0 0 w
X PC6(RESET/PCINT14) 29 3350 -700 300 L 60 60 0 0 I
X GND 3 3350 -2000 300 L 60 60 0 0 I
X PD0(RXD/PCINT16) 30 -300 -100 300 R 60 60 0 0 I
X PD1(TXD/PCINT17) 31 -300 -200 300 R 60 60 0 0 I
X PD2(INT0/PCINT18) 32 -300 -300 300 R 60 60 0 0 w
X VCC 4 3350 -1500 300 L 60 60 0 0 I
X GND 5 3350 -1900 300 L 60 60 0 0 I
X VCC 6 3350 -1600 300 L 60 60 0 0 I
X PB6(PCINT6/XTAL1/TOSC1) 7 -300 -1600 300 R 60 60 0 0 I
X PB7(PCINT7/XTAL2/TOSC2) 8 -300 -1700 300 R 60 60 0 0 I
X PD5(PCIN21/OC0B/T1) 9 -300 -600 300 R 60 60 0 0 I
ENDDRAW
ENDDEF
#
# ESP32-PICO-D4
#
DEF ESP32-PICO-D4 DD 0 40 Y Y 1 F N
F0 "DD" 4350 200 60 H V C CNN
F1 "ESP32-PICO-D4" 4400 100 60 H V C CNN
F2 "" 950 0 60 H V C CNN
F3 "" 950 0 60 H V C CNN
DRAW
T 0 4375 -100 60 0 0 0 MPU Normal 0 C C
S 0 0 9150 -3300 0 1 0 N
P 2 0 1 0 0 -2500 4150 -2500 N
P 2 0 1 0 0 -2200 4150 -2200 N
P 2 0 1 0 0 -1500 4150 -1500 N
P 2 0 1 0 0 -1200 4150 -1200 N
P 2 0 1 0 0 -500 4150 -500 N
P 2 0 1 0 4150 -3300 4150 0 N
P 2 0 1 0 4600 -3300 4600 0 N
P 2 0 1 0 9150 -3100 4600 -3100 N
P 2 0 1 0 9150 -2800 4600 -2800 N
P 2 0 1 0 9150 -2100 4600 -2100 N
P 2 0 1 0 9150 -400 4600 -400 N
P 2 0 1 0 9150 -200 4600 -200 N
X VDDA(2_3V-3_6V) 1 9450 -2200 300 L 60 60 0 0 W
X IO34(GPIO34/ADC1_CH6/RTC_GPIO4) 10 -300 -1600 300 R 60 60 0 0 I
X IO35(GPIO35/ADC1_CH7/RTC_GPIO5) 11 -300 -1700 300 R 60 60 0 0 I
X IO32(GPIO32/32K_XP/ADC1_CH4/TOUCH9/RTC_GPIO9) 12 9450 -1900 300 L 60 60 0 0 B
X IO33(GPIO33/32K_XP/ADC1_CH5/TOUCH8/RTC_GPIO8) 13 9450 -2000 300 L 60 60 0 0 B
X IO25(GPIO25/DAC_1/ADC2_CH8/RTC_GPIO6/EMAC_RXD0) 14 9450 -1600 300 L 60 60 0 0 B
X IO26(GPIO26/DAC_2/ADC2_CH9/RTC_GPIO7/EMAC_RXD1) 15 9450 -1700 300 L 60 60 0 0 B
X IO27(GPIO27/ADC2_CH7/TOUCH7/RTC_GPIO17/EMAC_RX_DV) 16 9450 -1800 300 L 60 60 0 0 B
X IO14(GPIO14/ADC2_CH6/TOUCH6/RTC_GPIO16/MTMS/HSPICLK/HS2_CLK/SD_CLK/EMAC_TXD2) 17 9450 -700 300 L 60 60 0 0 B
X IO12(GPIO12/ADC2_CH5/TOUCH5/RTC_GPIO15/MTDI/HSPIQ/HS2_DATA2/SD_DATA2/EMAC_TXD3) 18 9450 -500 300 L 60 60 0 0 B
X VDD3P3_RTC(3_0V-3_6V) 19 9450 -2900 300 L 60 60 0 0 w
X LNA_IN(RF_I/O) 2 9450 -300 300 L 60 60 0 0 B
X IO13(GPIO13/ADC2_CH4/TOUCH4/RTC_GPIO14/MTCK/HSPID/HS2_DATA3/SD_DATA3/EMAC_RX_ER) 20 9450 -600 300 L 60 60 0 0 B
X IO15(GPIO15/ADC2_CH3/TOUCH3/RTC_GPIO13/MTDO/HSPICS0/HS2_CMD/SD_CMD/EMAC_RXD3) 21 9450 -800 300 L 60 60 0 0 B
X IO2(GPIO2/ADC2_CH2/TOUCH2/RTC_GPIO12/HSPIWP/HS2_DATA0/SD_DATA0) 22 -300 -1900 300 R 60 60 0 0 B
X IO0(GPIO0/ADC2_CH1/TOUCH1/RTC_GPIO11/CLK_OUT1/EMAC_TX_CLK) 23 -300 -1800 300 R 60 60 0 0 B
X IO4(GPIO4/ADC2_CH0/TOUCH0/RTC_GPIO10/HSPIHD/HS2_DATA1/SD_DATA1/EMAC_TX_ER) 24 -300 -2000 300 R 60 60 0 0 B
X IO16(GPIO16/HS1_DATA4/U2RXD/EMAC_CLK_OUT) 25 9450 -900 300 L 60 60 0 0 B
X VDD_SDIO 26 9450 -3000 300 L 60 60 0 0 w
X IO17(GPIO17/HS1_DATA5/U2TXD/EMAC_CLK_OUT_180) 27 9450 -1000 300 L 60 60 0 0 B
X SD2(GPIO9/SD_DATA2/SPIHD/HS1_DATA2/U1RXD) 28 -300 -700 300 R 60 60 0 0 B
X SD3(GPIO10/SD_DATA3/SPIWP/HS1_DATA3/U1TXD) 29 -300 -800 300 R 60 60 0 0 B
X VDDA3P3(2_3V-3_6V) 3 9450 -2500 300 L 60 60 0 0 W
X SMD(GPIO11/SD_CMD/SPICS0/HS1_CMD/U1RTS) 30 -300 -900 300 R 60 60 0 0 B
X CLK(GPIO6/SD_CLK/SPICLK/HS1_CLK/U1CTS) 31 -300 -1000 300 R 60 60 0 0 B
X SD0(GPIO7/SD_DATA0/SPIQ/HS1_DATA0/U2RTS) 32 -300 -1100 300 R 60 60 0 0 B
X SD1(GPIO8/SD_DATA1/SPID/HS1_DATA1/U2CTS) 33 -300 -600 300 R 60 60 0 0 B
X IO5(GPIO5/VSPICS0/HS1_DATA6/EMAC_RX_CLK) 34 -300 -2100 300 R 60 60 0 0 B
X IO18(GPIO18/VSPICLK/HS1_DATA7) 35 9450 -1100 300 L 60 60 0 0 B
X IO23(GPIO23/VSPID/HS1_STROBE) 36 9450 -1500 300 L 60 60 0 0 B
X VDD3P3_CPU(1_8V-3_6V) 37 9450 -2700 300 L 60 60 0 0 W
X IO19(GPIO19/VSPIQ/U0CTS/EMAC_TXD0) 38 9450 -1200 300 L 60 60 0 0 B
X IO22(GPIO22/VSPIWP/U0RTS/EMAC_TXD1) 39 9450 -1400 300 L 60 60 0 0 B
X VDDA3P3(2_3V-3_6V) 4 9450 -2600 300 L 60 60 0 0 W
X U0RXD(GPIO3/U0RXD/CLK_OUT2) 40 -300 -1300 300 R 60 60 0 0 B
X U0TXD(GPIO1/U0TXD/CLK_OUT3/EMAC_RXD2) 41 -300 -1400 300 R 60 60 0 0 B
X IO21(GPIO21/VSPIHD/EMAC_TX_EN) 42 9450 -1300 300 L 60 60 0 0 B
X VDDA(2_3V-3_6V) 43 9450 -2300 300 L 60 60 0 0 W
X XTAL_N_NC 44 -300 -2600 300 R 60 60 0 0 P
X XTAL_P_NC 45 -300 -2700 300 R 60 60 0 0 P
X VDDA(2_3V-3_6V) 46 9450 -2400 300 L 60 60 0 0 W
X CAP2_NC 47 -300 -2300 300 R 60 60 0 0 P
X CAP1_NC 48 -300 -2400 300 R 60 60 0 0 P
X GND 49 9450 -3200 300 L 60 60 0 0 P
X SENSOR_VP(GPIO36/ADC1_CH0/RTC_GPIO0) 5 -300 -100 300 R 60 60 0 0 I
X SENSOR_CAPP(GPIO37/ADC1_CH1/RTC_GPIO1) 6 -300 -200 300 R 60 60 0 0 I
X SENSOR_CAPN(GPIO38/ADC1_CH2/RTC_GPIO2) 7 -300 -300 300 R 60 60 0 0 I
X SENSOR_VN(GPIO37/ADC1_CH1/RTC_GPIO1) 8 -300 -400 300 R 60 60 0 0 I
X EN(RESET) 9 9450 -100 300 L 60 60 0 0 I
ENDDRAW
ENDDEF
#
# STM32F407VGT6
#
DEF STM32F407VGT6 DD 0 40 Y Y 1 F N
F0 "DD" 1650 200 60 H V C CNN
F1 "STM32F407VGT6" 1700 100 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
T 0 1675 -100 60 0 0 0 MPU Normal 0 C C
S 4600 -5700 -4800 0 0 1 0 N
P 2 0 1 0 -4800 -5400 1450 -5400 N
P 2 0 1 0 -4800 -5100 1450 -5100 N
P 2 0 1 0 -4800 -3400 1450 -3400 N
P 2 0 1 0 -4800 -1700 1450 -1700 N
P 2 0 1 0 1450 0 1450 -5700 N
P 2 0 1 0 1900 -5000 4600 -5000 N
P 2 0 1 0 1900 -3400 4600 -3400 N
P 2 0 1 0 1900 0 1900 -5700 N
P 2 0 1 0 4600 -4300 1900 -4300 N
P 2 0 1 0 4600 -4100 1900 -4100 N
P 2 0 1 0 4600 -3900 1900 -3900 N
P 2 0 1 0 4600 -3700 1900 -3700 N
P 2 0 1 0 4600 -1700 1900 -1700 N
X PE2(TRACE_CLK/FSMC_A23/TXD3/5VT) 1 4900 -2000 300 L 60 60 0 0 B
X GND 10 4900 -5200 300 L 60 60 0 0 w
X VDD 100 4900 -4900 300 L 60 60 0 0 W
X VDD 11 4900 -4400 300 L 60 60 0 0 W
X PH0(OSC_IN/5VT) 12 4900 -3500 300 L 60 60 0 0 B
X PH1(OSC_OUT/5VT) 13 4900 -3600 300 L 60 60 0 0 B
X ~RESET 14 4900 -4000 300 L 60 60 0 0 B
X PC0(OTG_HS_ULPI_STP/ADC123_IN10/5VT) 15 -5100 -3500 300 R 60 60 0 0 B
X PC1(ETH_MDC/ADC123_IN11/5VT) 16 -5100 -3600 300 R 60 60 0 0 B
X PC2(SPI2_MISO/OTG_HS_ULPI_DIR/ETH_MII_TXD2/I2S2ext_SD/ADC123_IN12/5VT) 17 -5100 -3700 300 R 60 60 0 0 B
X PC3(SPI2_MOSI/I2S2_SD/OTG_HS_ULPI_NXT/ETH_MII_TX_CLK/ADC123_IN13/5VT) 18 -5100 -3800 300 R 60 60 0 0 B
X VDD 19 4900 -4500 300 L 60 60 0 0 W
X PE3(TRACE_D0/FSMC_A19/5VT) 2 4900 -2100 300 L 60 60 0 0 B
X AGND 20 4900 -5100 300 L 60 60 0 0 w
X VREF+ 21 -5100 -5200 300 R 60 60 0 0 I
X AVDD 22 -5100 -5300 300 R 60 60 0 0 W
X PA0(USART2_CTS/UART4_TX/ETH_MII_CRS/TIM2_CH1_ETR/TIM5_CH1/TIM8_ETR/ADC123_IN0/WKUP/5VT) 23 -5100 -100 300 R 60 60 0 0 B
X PA1(USART2_RTS/UART4_RX/ETH_RMII_REF_CLK/ETH_MII_RX_CLK/TIM5_CH2/TIM2_CH2/ADC123_IN1/5VT) 24 -5100 -200 300 R 60 60 0 0 B
X PA2(USART2_TX/TIM5_CH3/TIM9_CH1/TIM2_CH3/ETH_MDIO/ADC123_IN2/5VT) 25 -5100 -300 300 R 60 60 0 0 B
X PA3(USART2_RX/TIM5_CH4/TIM9_CH2/TIM2_CH4/OTG_HS_ULPI_D0/ETH_MII_COL/ADC123_IN3/5VT) 26 -5100 -400 300 R 60 60 0 0 B
X GND 27 4900 -5300 300 L 60 60 0 0 w
X VDD 28 4900 -4600 300 L 60 60 0 0 W
X PA4(SPI1_NSS/SPI3_NSS/USART2_CK/DCMI_HSYNC/OTG_HS_SOF/I2S3_WS/ADC12_IN4/DAC_OUT1/3.3VT) 29 -5100 -500 300 R 60 60 0 0 B
X PE4(TRACE_D1/FSMC_A20/5VT) 3 4900 -2200 300 L 60 60 0 0 B
X PA5(SPI1_SCK/OTG_HS_ULPI_CK/TIM2_CH1_ETR/TIM8_CH1N/ADC12_IN5/DAC_OUT2/3.3VT) 30 -5100 -600 300 R 60 60 0 0 B
X PA6(SPI1_MISO/TIM8_BKIN/TIM13_CH1/DCMI_PIXCLK/TIM3_CH1/TIM1_BKIN/ADC12_IN6/5VT) 31 -5100 -700 300 R 60 60 0 0 B
X PA7(SPI1_MOSI/TIM8_CH1N/TIM14_CH1/TIM3_CH2/ETH_MII_RX_DV/TIM1_CH1N/ETH_RMII_CRS_DV/ADC12_IN7/5VT) 32 -5100 -800 300 R 60 60 0 0 B
X PC4(ETH_RMII_RX_D0/ETH_MII_RX_D0/ADC12_IN14/5VT) 33 -5100 -3900 300 R 60 60 0 0 B
X PC5(ETH_RMII_RX_D1/ETH_MII_RX_D1/ADC12_IN15/5VT) 34 -5100 -4000 300 R 60 60 0 0 B
X PB0(TIM3_CH3/TIM8_CH2N/OTG_HS_ULPI_D1/ETH_MII_RXD2/TIM1_CH2N/ADC12_IN8/5VT) 35 -5100 -1800 300 R 60 60 0 0 B
X PB1(TIM3_CH4/TIM8_CH3N/OTG_HS_ULPI_D2/ETH_MII_RXD3/TIM1_CH3N/ADC12_IN9/5VT) 36 -5100 -1900 300 R 60 60 0 0 B
X PB2(BOOT1/5VT) 37 -5100 -2000 300 R 60 60 0 0 B
X PE7(FSMC_D4/TIM1_ETR/5VT) 38 4900 -2500 300 L 60 60 0 0 B
X PE8(FSMC_D5/TIM1_CH1N/5VT) 39 4900 -2600 300 L 60 60 0 0 B
X PE5(TRACE_D2/FSMC_A21/TIM9_CH1/DCMI_D6/5VT) 4 4900 -2300 300 L 60 60 0 0 B
X PE9(FSMC_D6/TIM1_CH1/5VT) 40 4900 -2700 300 L 60 60 0 0 B
X PE10(FSMC_D7/TIM1_CH2N/5VT) 41 4900 -2800 300 L 60 60 0 0 B
X PE11(FSMC_D8/TIM1_CH2/5VT) 42 4900 -2900 300 L 60 60 0 0 B
X PE12(FSMC_D9/TIM1_CH3N/5VT) 43 4900 -3000 300 L 60 60 0 0 B
X PE13(FSMC_D10/TIM1_CH3/5VT) 44 4900 -3100 300 L 60 60 0 0 B
X PE14(FSMC_D11/TIM1_CH4/5VT) 45 4900 -3200 300 L 60 60 0 0 B
X PE15(FSMC_D12/TIM1_BKIN/5VT) 46 4900 -3300 300 L 60 60 0 0 B
X PB10(SPI2_SCK/I2S2_CK/I2C2_SCL/USART3_TX/OTG_HS_ULPI_D3/ETH_MII_RX_ER/TIM2_CH3/5VT) 47 -5100 -2800 300 R 60 60 0 0 B
X PB11(I2C2_SDA/USART3_RX/OTG_HS_ULPI_D4/ETH_RMII_TX_EN/ETH_MII_TX_EN/TIM2_CH4/5VT) 48 -5100 -2900 300 R 60 60 0 0 B
X VCAP1 49 -5100 -5500 300 R 60 60 0 0 P
X PE6(TRACE_D3/FSMC_A22/TIM9_CH2/DCMI_D7/5VT) 5 4900 -2400 300 L 60 60 0 0 B
X VDD 50 4900 -4700 300 L 60 60 0 0 W
X PB12(PI2_NSS/I2S2_WS/I2C2_SMBA/USART3_CK/TIM1_BKIN/CAN2_RX/OTG_HS_ULPI_D5/ETH_RMII_TXD0/ETH_MII_TXD0/OTG_HS_ID/5VT) 51 -5100 -3000 300 R 60 60 0 0 B
X PB13(SPI2_SCK/I2S2_CK/USART3_CTS/TIM1_CH1N_/CAN2_TX/OTG_HS_ULPI_D6/ETH_RMII_TXD1/ETH_MII_TXD1/OTG_HS_VBUS/5VT) 52 -5100 -3100 300 R 60 60 0 0 B
X PB14(SPI2_MISO/TIM1_CH2N/TIM12_CH1/OTG_HS_DM/USART3_RTS/TIM8_CH2N/I2S2ext_SD/5VT) 53 -5100 -3200 300 R 60 60 0 0 B
X PB15(SPI2_MOSI/I2S2_SD/TIM1_CH3N/TIM8_CH3N/TIM12_CH2/OTG_HS_DP/RTC_REFIN/5VT) 54 -5100 -3300 300 R 60 60 0 0 B
X PD8(FSMC_D13/USART3_TX/5VT) 55 4900 -900 300 L 60 60 0 0 B
X PD9(FSMC_D14/USART3_RX/5VT) 56 4900 -1000 300 L 60 60 0 0 B
X PD10(FSMC_D15/USART3_CK/5VT) 57 4900 -1100 300 L 60 60 0 0 B
X PD11(FSMC_CLE/FSMC_A16/USART3_CTS/5VT) 58 4900 -1200 300 L 60 60 0 0 B
X PD12(FSMC_ALE/FSMC_A17/TIM4_CH1/USART3_RTS/5VT) 59 4900 -1300 300 L 60 60 0 0 B
X VBAT 6 4900 -4200 300 L 60 60 0 0 W
X PD13(FSMC_A18/TIM4_CH2/5VT) 60 4900 -1400 300 L 60 60 0 0 B
X PD14(FSMC_D0/TIM4_CH3/5VT) 61 4900 -1500 300 L 60 60 0 0 B
X PD15(FSMC_D1/TIM4_CH4/5VT) 62 4900 -1600 300 L 60 60 0 0 B
X PC6(I2S2_MCK/TIM8_CH1/SDIO_D6/USART6_TX/DCMI_D0/TIM3_CH1/5VT) 63 -5100 -4100 300 R 60 60 0 0 B
X PC7(I2S3_MCK/TIM8_CH2/SDIO_D7/USART6_RX/DCMI_D1/TIM3_CH2/5VT) 64 -5100 -4200 300 R 60 60 0 0 B
X PC8(TIM8_CH3/SDIO_D0/TIM3_CH3/USART6_CK/DCMI_D2/5VT) 65 -5100 -4300 300 R 60 60 0 0 B
X PC9(I2S_CKIN/MCO2/TIM8_CH4/SDIO_D1/I2C3_SDA/DCMI_D3/TIM3_CH4/5VT) 66 -5100 -4400 300 R 60 60 0 0 B
X PA8(MCO1/USART1_CK/TIM1_CH1/I2C3_SCL/OTG_FS_SOF/5VT) 67 -5100 -900 300 R 60 60 0 0 B
X PA9(USART1_TX/TIM1_CH2/I2C3_SMBA/DCMI_D0/OTG_FS_VBUS/5VT) 68 -5100 -1000 300 R 60 60 0 0 B
X PA10(USART1_RX/TIM1_CH3/OTG_FS_ID/DCMI_D1/5VT) 69 -5100 -1100 300 R 60 60 0 0 B
X PC13(RTC_OUT/RTC_TAMP1/RTC_TS/5VT) 7 -5100 -4800 300 R 60 60 0 0 B
X PA11(USART1_CTS/CAN1_RX/TIM1_CH4/OTG_FS_DM/5VT) 70 -5100 -1200 300 R 60 60 0 0 B
X PA12(USART1_RTS/CAN1_TX/TIM1_ETR/OTG_FS_DP/5VT) 71 -5100 -1300 300 R 60 60 0 0 B
X PA13(JTMS-SWDIO/5VT) 72 -5100 -1400 300 R 60 60 0 0 B
X VCAP2 73 -5100 -5600 300 R 60 60 0 0 P
X GND 74 4900 -5400 300 L 60 60 0 0 w
X VDD 75 4900 -4800 300 L 60 60 0 0 W
X PA14(JTCK-SWCLK/5VT) 76 -5100 -1500 300 R 60 60 0 0 B
X PA15(JTDI/SPI3_NSS/I2S3_WS/TIM2_CH1_ETR/SPI1_NSS/5VT) 77 -5100 -1600 300 R 60 60 0 0 B
X PC10(SPI3_SCK/I2S3_CK/UART4_TX/SDIO_D2/DCMI_D8/USART3_TX/5VT) 78 -5100 -4500 300 R 60 60 0 0 B
X PC11(UART4_RX/SPI3_MISO/SDIO_D3/DCMI_D4/USART3_RX/I2S3ext_SD/5VT) 79 -5100 -4600 300 R 60 60 0 0 B
X PC14(OSC32_IN/5VT) 8 -5100 -4900 300 R 60 60 0 0 B
X PC12(UART5_TX/SDIO_CK/DCMI_D9/SPI3_MOSI/I2S3_SD/USART3_CK/5VT) 80 -5100 -4700 300 R 60 60 0 0 B
X PD0(FSMC_D2/CAN1_RX/5VT) 81 4900 -100 300 L 60 60 0 0 B
X PD1(FSMC_D3/CAN1_TX/5VT) 82 4900 -200 300 L 60 60 0 0 B
X PD2(TIM3_ETR/UART5_RX/SDIO_CMD/DCMI_D11/5VT) 83 4900 -300 300 L 60 60 0 0 B
X PD3(FSMC_CLK/USART2_CTS/5VT) 84 4900 -400 300 L 60 60 0 0 B
X PD4(FSMC_NOE/USART2_RTS/5VT) 85 4900 -500 300 L 60 60 0 0 B
X PD5(FSMC_NWE/USART2_TX/5VT) 86 4900 -600 300 L 60 60 0 0 B
X PD6(FSMC_NWAIT/USART2_RX/5VT) 87 4900 -700 300 L 60 60 0 0 B
X PD7(USART2_CK/FSMC_NE1/FSMC_NCE2/5VT) 88 4900 -800 300 L 60 60 0 0 B
X PB3(TDO/TRACESWO/SPI3_SCK/I2S3_CK/TIM2_CH2/SPI1_SCK/5VT) 89 -5100 -2100 300 R 60 60 0 0 B
X PC15(OSC32_OUT/5VT) 9 -5100 -5000 300 R 60 60 0 0 B
X PB4(NJTRST/SPI3_MISO/TIM3_CH1/SPI1_MISO/I2S3ext_SD/5VT) 90 -5100 -2200 300 R 60 60 0 0 B
X PB5(I2C1_SMBA/CAN2_RX/OTG_HS_ULPI_D7/ETH_PPS_OUT/TIM3_CH2/SPI1_MOSI/SPI3_MOSI/DCMI_D10/I2S3_SD/5VT) 91 -5100 -2300 300 R 60 60 0 0 B
X PB6(I2C1_SCL/TIM4_CH1/CAN2_TX/DCMI_D5/USART1_TX/5VT) 92 -5100 -2400 300 R 60 60 0 0 B
X PB7(I2C1_SDA/FSMC_NL/DCMI_VSYNC/USART1_RX/TIM4_CH2/5VT) 93 -5100 -2500 300 R 60 60 0 0 B
X BOOT0 94 4900 -3800 300 L 60 60 0 0 I
X PB8(TIM4_CH3/SDIO_D4/TIM10_CH1/DCMI_D6/ETH_MII_TXD3/I2C1_SCL/CAN1_RX/5VT) 95 -5100 -2600 300 R 60 60 0 0 B
X PB9(SPI2_NSS/I2S2_WS/TIM4_CH4/TIM11_CH1/SDIO_D5/DCMI_D7/I2C1_SDA/CAN1_TX/5VT) 96 -5100 -2700 300 R 60 60 0 0 B
X PE0(TIM4_ETR/FSMC_NBL0/DCMI_D2/5VT) 97 4900 -1800 300 L 60 60 0 0 B
X PE1(FSMC_NBL1/DCMI_D3/5VT) 98 4900 -1900 300 L 60 60 0 0 O
X GND 99 4900 -5500 300 L 60 60 0 0 w
ENDDRAW
ENDDEF
#
#End Library
