1. It sets up EPC to point to the restart location. 
<P></P>
<P>2. It sets SR(EXL),which forces the CPU into kernel (high-privilege) mode and disables interrupts. </P>
<P>3. <SPAN class=cloze>[...]</SPAN></P>
<P>4. The CPU then starts fetching instructions from the exception entry point, and everything else is up to software.