Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar  8 12:13:45 2021
| Host         : DESKTOP-9AE4DJD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab_3_wrapper_timing_summary_routed.rpt -pb lab_3_wrapper_timing_summary_routed.pb -rpx lab_3_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_3_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 96 register/latch pins with no clock driven by root clock pin: lab_3_i/top_level_0/U0/mul/c/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: lab_3_i/top_level_0/U0/mul/c/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: lab_3_i/top_level_0/U0/mul/c/FSM_onehot_state_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 96 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.244     -436.292                    262                 1887        0.088        0.000                      0                 1887        4.020        0.000                       0                   877  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.206        0.000                      0                 1395        0.088        0.000                      0                 1395        4.020        0.000                       0                   679  
clk_fpga_1        155.386        0.000                      0                  326        0.121        0.000                      0                  326       99.500        0.000                       0                   198  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0         -3.244      -76.961                     32                   32        0.497        0.000                      0                   32  
clk_fpga_0    clk_fpga_1         -2.521     -126.596                     64                   64        0.163        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_1              -2.325     -232.735                    166                  166        0.128        0.000                      0                  166  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.516ns  (logic 1.317ns (13.840%)  route 8.199ns (86.160%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699     2.993    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y95         FDSE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDSE (Prop_fdse_C_Q)         0.419     3.412 f  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.891     4.303    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y94         LUT5 (Prop_lut5_I2_O)        0.324     4.627 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.577     5.204    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X29Y91         LUT6 (Prop_lut6_I4_O)        0.326     5.530 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.414     5.944    lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X29Y92         LUT5 (Prop_lut5_I1_O)        0.124     6.068 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[1]_i_1/O
                         net (fo=31, routed)          1.573     7.641    lab_3_i/axi_regmap_0/U0/sel0[1]
    SLICE_X35Y101        LUT4 (Prop_lut4_I1_O)        0.124     7.765 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[23]_INST_0/O
                         net (fo=1, routed)           4.743    12.509    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X34Y96         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y96         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.715    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.252ns  (logic 1.317ns (14.235%)  route 7.935ns (85.765%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699     2.993    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y95         FDSE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDSE (Prop_fdse_C_Q)         0.419     3.412 f  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.891     4.303    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y94         LUT5 (Prop_lut5_I2_O)        0.324     4.627 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.577     5.204    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X29Y91         LUT6 (Prop_lut6_I4_O)        0.326     5.530 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.414     5.944    lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X29Y92         LUT5 (Prop_lut5_I1_O)        0.124     6.068 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[1]_i_1/O
                         net (fo=31, routed)          1.605     7.673    lab_3_i/axi_regmap_0/U0/sel0[1]
    SLICE_X38Y100        LUT4 (Prop_lut4_I1_O)        0.124     7.797 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[19]_INST_0/O
                         net (fo=1, routed)           4.448    12.245    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X34Y97         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.481    12.660    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X34Y97         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.691    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                         -12.245    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.200ns  (logic 1.513ns (16.445%)  route 7.687ns (83.555%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699     2.993    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y95         FDSE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDSE (Prop_fdse_C_Q)         0.419     3.412 f  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.891     4.303    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y94         LUT5 (Prop_lut5_I2_O)        0.324     4.627 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.577     5.204    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X29Y91         LUT6 (Prop_lut6_I4_O)        0.326     5.530 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.414     5.944    lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X29Y92         LUT5 (Prop_lut5_I1_O)        0.118     6.062 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          1.271     7.332    lab_3_i/axi_regmap_0/U0/sel0[0]
    SLICE_X37Y101        LUT4 (Prop_lut4_I3_O)        0.326     7.658 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[28]_INST_0/O
                         net (fo=1, routed)           4.535    12.193    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X34Y97         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.481    12.660    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X34Y97         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.705    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                         -12.193    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.380ns  (logic 1.317ns (14.040%)  route 8.063ns (85.960%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699     2.993    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y95         FDSE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDSE (Prop_fdse_C_Q)         0.419     3.412 f  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.891     4.303    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y94         LUT5 (Prop_lut5_I2_O)        0.324     4.627 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.577     5.204    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X29Y91         LUT6 (Prop_lut6_I4_O)        0.326     5.530 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.414     5.944    lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X29Y92         LUT5 (Prop_lut5_I1_O)        0.124     6.068 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[1]_i_1/O
                         net (fo=31, routed)          1.521     7.589    lab_3_i/axi_regmap_0/U0/sel0[1]
    SLICE_X39Y98         LUT4 (Prop_lut4_I1_O)        0.124     7.713 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[31]_INST_0/O
                         net (fo=1, routed)           4.660    12.373    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X34Y97         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.481    12.660    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X34Y97         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    12.894    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                         -12.373    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.069ns  (logic 1.317ns (14.523%)  route 7.752ns (85.477%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699     2.993    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y95         FDSE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDSE (Prop_fdse_C_Q)         0.419     3.412 f  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.891     4.303    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y94         LUT5 (Prop_lut5_I2_O)        0.324     4.627 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.577     5.204    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X29Y91         LUT6 (Prop_lut6_I4_O)        0.326     5.530 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.414     5.944    lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X29Y92         LUT5 (Prop_lut5_I1_O)        0.124     6.068 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[1]_i_1/O
                         net (fo=31, routed)          1.429     7.497    lab_3_i/axi_regmap_0/U0/sel0[1]
    SLICE_X36Y101        LUT4 (Prop_lut4_I1_O)        0.124     7.621 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[21]_INST_0/O
                         net (fo=1, routed)           4.441    12.062    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X34Y98         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.481    12.660    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X34Y98         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.691    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                         -12.062    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 1.513ns (16.718%)  route 7.537ns (83.282%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699     2.993    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y95         FDSE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDSE (Prop_fdse_C_Q)         0.419     3.412 f  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.891     4.303    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y94         LUT5 (Prop_lut5_I2_O)        0.324     4.627 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.577     5.204    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X29Y91         LUT6 (Prop_lut6_I4_O)        0.326     5.530 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.414     5.944    lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X29Y92         LUT5 (Prop_lut5_I1_O)        0.118     6.062 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          1.528     7.590    lab_3_i/axi_regmap_0/U0/sel0[0]
    SLICE_X36Y101        LUT4 (Prop_lut4_I3_O)        0.326     7.916 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[22]_INST_0/O
                         net (fo=1, routed)           4.128    12.043    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X34Y96         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y96         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.704    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                         -12.043    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 1.513ns (16.396%)  route 7.715ns (83.604%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699     2.993    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y95         FDSE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDSE (Prop_fdse_C_Q)         0.419     3.412 f  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.891     4.303    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y94         LUT5 (Prop_lut5_I2_O)        0.324     4.627 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.577     5.204    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X29Y91         LUT6 (Prop_lut6_I4_O)        0.326     5.530 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.414     5.944    lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X29Y92         LUT5 (Prop_lut5_I1_O)        0.118     6.062 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          1.280     7.342    lab_3_i/axi_regmap_0/U0/sel0[0]
    SLICE_X35Y101        LUT4 (Prop_lut4_I3_O)        0.326     7.668 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[24]_INST_0/O
                         net (fo=1, routed)           4.553    12.221    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X34Y96         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y96         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    12.893    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 1.513ns (16.767%)  route 7.511ns (83.234%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699     2.993    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y95         FDSE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDSE (Prop_fdse_C_Q)         0.419     3.412 f  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.891     4.303    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y94         LUT5 (Prop_lut5_I2_O)        0.324     4.627 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.577     5.204    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X29Y91         LUT6 (Prop_lut6_I4_O)        0.326     5.530 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.414     5.944    lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X29Y92         LUT5 (Prop_lut5_I1_O)        0.118     6.062 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          1.347     7.409    lab_3_i/axi_regmap_0/U0/sel0[0]
    SLICE_X38Y94         LUT4 (Prop_lut4_I3_O)        0.326     7.735 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[6]_INST_0/O
                         net (fo=1, routed)           4.282    12.017    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y93         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y93         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.715    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                         -12.017    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.192ns  (logic 1.317ns (14.328%)  route 7.875ns (85.672%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699     2.993    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y95         FDSE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDSE (Prop_fdse_C_Q)         0.419     3.412 f  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.891     4.303    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y94         LUT5 (Prop_lut5_I2_O)        0.324     4.627 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.577     5.204    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X29Y91         LUT6 (Prop_lut6_I4_O)        0.326     5.530 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.414     5.944    lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X29Y92         LUT5 (Prop_lut5_I1_O)        0.124     6.068 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[1]_i_1/O
                         net (fo=31, routed)          1.570     7.638    lab_3_i/axi_regmap_0/U0/sel0[1]
    SLICE_X39Y99         LUT4 (Prop_lut4_I1_O)        0.124     7.762 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[30]_INST_0/O
                         net (fo=1, routed)           4.423    12.185    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X34Y98         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.481    12.660    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X34Y98         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    12.894    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 1.317ns (14.699%)  route 7.643ns (85.301%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699     2.993    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y95         FDSE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDSE (Prop_fdse_C_Q)         0.419     3.412 f  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          0.891     4.303    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y94         LUT5 (Prop_lut5_I2_O)        0.324     4.627 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.577     5.204    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X29Y91         LUT6 (Prop_lut6_I4_O)        0.326     5.530 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.414     5.944    lab_3_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X29Y92         LUT5 (Prop_lut5_I1_O)        0.124     6.068 r  lab_3_i/axi_regmap_0/U0/MM_i/slv_read[1]_i_1/O
                         net (fo=31, routed)          1.647     7.715    lab_3_i/axi_regmap_0/U0/sel0[1]
    SLICE_X37Y101        LUT4 (Prop_lut4_I1_O)        0.124     7.839 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[27]_INST_0/O
                         net (fo=1, routed)           4.114    11.953    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X34Y98         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.481    12.660    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X34Y98         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.716    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         12.716    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                  0.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/axi_regmap_0/U0/axi_awaddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.231ns (41.348%)  route 0.328ns (58.652%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.140     1.193    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]_1[14]
    SLICE_X29Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.238 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=10, routed)          0.188     1.426    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X30Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.471 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[6]_INST_0/O
                         net (fo=1, routed)           0.000     1.471    lab_3_i/axi_regmap_0/U0/S_AXI_AWADDR[4]
    SLICE_X30Y100        FDRE                                         r  lab_3_i/axi_regmap_0/U0/axi_awaddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.931     1.297    lab_3_i/axi_regmap_0/U0/S_AXI_ACLK
    SLICE_X30Y100        FDRE                                         r  lab_3_i/axi_regmap_0/U0/axi_awaddr_reg[6]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.121     1.383    lab_3_i/axi_regmap_0/U0/axi_awaddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.659     0.995    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y102        FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/Q
                         net (fo=1, routed)           0.052     1.188    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[8]
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.045     1.233 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.233    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[8]_i_1__0_n_0
    SLICE_X30Y102        FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.931     1.297    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y102        FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/C
                         clock pessimism             -0.289     1.008    
    SLICE_X30Y102        FDRE (Hold_fdre_C_D)         0.121     1.129    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.500%)  route 0.198ns (51.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.659     0.995    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y102        FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/Q
                         net (fo=1, routed)           0.198     1.334    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[1]
    SLICE_X31Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.379 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.379    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1__0_n_0
    SLICE_X31Y99         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.845     1.211    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y99         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.091     1.267    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.226ns (40.631%)  route 0.330ns (59.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y98         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.128     1.041 f  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=8, routed)           0.330     1.371    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[42]
    SLICE_X28Y102        LUT5 (Prop_lut5_I4_O)        0.098     1.469 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.469    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[5]
    SLICE_X28Y102        FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.931     1.297    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X28Y102        FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y102        FDRE (Hold_fdre_C_D)         0.092     1.354    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.164ns (30.372%)  route 0.376ns (69.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.573     0.909    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y95         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/Q
                         net (fo=4, routed)           0.376     1.449    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]_1[11]
    SLICE_X28Y102        FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.931     1.297    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X28Y102        FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y102        FDRE (Hold_fdre_C_D)         0.071     1.333    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.571     0.907    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y83         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.056     1.103    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X29Y83         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.837     1.203    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y83         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.296     0.907    
    SLICE_X29Y83         FDRE (Hold_fdre_C_D)         0.078     0.985    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.571     0.907    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y83         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.056     1.103    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[5]
    SLICE_X29Y83         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.837     1.203    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y83         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                         clock pessimism             -0.296     0.907    
    SLICE_X29Y83         FDRE (Hold_fdre_C_D)         0.076     0.983    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 lab_3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.551     0.887    lab_3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y81         FDRE                                         r  lab_3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  lab_3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.083    lab_3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X35Y81         FDRE                                         r  lab_3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.816     1.182    lab_3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y81         FDRE                                         r  lab_3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.295     0.887    
    SLICE_X35Y81         FDRE (Hold_fdre_C_D)         0.075     0.962    lab_3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 lab_3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.554     0.890    lab_3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y84         FDRE                                         r  lab_3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  lab_3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.086    lab_3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X33Y84         FDRE                                         r  lab_3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.819     1.185    lab_3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y84         FDRE                                         r  lab_3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.295     0.890    
    SLICE_X33Y84         FDRE (Hold_fdre_C_D)         0.075     0.965    lab_3_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.571     0.907    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y83         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.056     1.103    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[11]
    SLICE_X29Y83         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.837     1.203    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y83         FDRE                                         r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                         clock pessimism             -0.296     0.907    
    SLICE_X29Y83         FDRE (Hold_fdre_C_D)         0.075     0.982    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y101   lab_3_i/axi_regmap_0/U0/FSM_onehot_axi_wr_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y101   lab_3_i/axi_regmap_0/U0/FSM_onehot_axi_wr_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y101   lab_3_i/axi_regmap_0/U0/FSM_onehot_axi_wr_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y90    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y90    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y91    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y91    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y91    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y90    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y105   lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y105   lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y105   lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y105   lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y96    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y96    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y96    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y96    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y96    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      155.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       99.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             155.386ns  (required time - arrival time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/reg/L1[63].regs/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        40.505ns  (logic 11.401ns (28.147%)  route 29.104ns (71.853%))
  Logic Levels:           32  (LUT3=1 LUT5=30 LUT6=1)
  Clock Path Skew:        -1.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.091ns = ( 202.091 - 200.000 ) 
    Source Clock Delay      (SCD):    3.533ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         3.533     3.533    lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/clk
    SLICE_X35Y92         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.456     3.989 r  lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/Q
                         net (fo=4, routed)           3.968     7.957    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[2].regs/product[0]
    SLICE_X35Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.081 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[2].regs/Q_i_2__29/O
                         net (fo=3, routed)           0.969     9.050    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[4].regs/temp_c_out_3
    SLICE_X36Y93         LUT5 (Prop_lut5_I2_O)        0.152     9.202 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[4].regs/Q_i_2__28/O
                         net (fo=3, routed)           0.718     9.920    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[6].regs/temp_c_out_5
    SLICE_X39Y94         LUT5 (Prop_lut5_I2_O)        0.344    10.264 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[6].regs/Q_i_2__27/O
                         net (fo=3, routed)           0.802    11.065    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[8].regs/temp_c_out_7
    SLICE_X37Y94         LUT5 (Prop_lut5_I2_O)        0.355    11.420 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[8].regs/Q_i_2__26/O
                         net (fo=3, routed)           1.101    12.521    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[10].regs/temp_c_out_9
    SLICE_X33Y94         LUT5 (Prop_lut5_I2_O)        0.360    12.881 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[10].regs/Q_i_2__25/O
                         net (fo=3, routed)           0.973    13.855    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[12].regs/temp_c_out_11
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.360    14.215 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[12].regs/Q_i_2__24/O
                         net (fo=3, routed)           0.823    15.038    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[14].regs/temp_c_out_13
    SLICE_X35Y98         LUT5 (Prop_lut5_I2_O)        0.360    15.398 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[14].regs/Q_i_2__23/O
                         net (fo=3, routed)           0.605    16.003    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[16].regs/temp_c_out_15
    SLICE_X36Y98         LUT5 (Prop_lut5_I2_O)        0.325    16.328 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[16].regs/Q_i_2__22/O
                         net (fo=3, routed)           0.609    16.936    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[18].regs/temp_c_out_17
    SLICE_X36Y99         LUT5 (Prop_lut5_I2_O)        0.374    17.310 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[18].regs/Q_i_2__21/O
                         net (fo=3, routed)           1.151    18.462    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[20].regs/temp_c_out_19
    SLICE_X39Y102        LUT5 (Prop_lut5_I2_O)        0.376    18.838 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[20].regs/Q_i_2__20/O
                         net (fo=3, routed)           0.799    19.636    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[22].regs/temp_c_out_21
    SLICE_X36Y101        LUT5 (Prop_lut5_I2_O)        0.358    19.994 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[22].regs/Q_i_2__19/O
                         net (fo=3, routed)           0.590    20.584    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[24].regs/temp_c_out_23
    SLICE_X35Y101        LUT5 (Prop_lut5_I2_O)        0.343    20.927 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[24].regs/Q_i_2__18/O
                         net (fo=3, routed)           0.808    21.735    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[26].regs/temp_c_out_25
    SLICE_X34Y101        LUT5 (Prop_lut5_I2_O)        0.360    22.095 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[26].regs/Q_i_2__17/O
                         net (fo=3, routed)           0.970    23.065    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[28].regs/temp_c_out_27
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.376    23.441 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[28].regs/Q_i_2__16/O
                         net (fo=3, routed)           0.955    24.397    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[30].regs/temp_c_out_29
    SLICE_X39Y99         LUT5 (Prop_lut5_I2_O)        0.360    24.757 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[30].regs/Q_i_2__15/O
                         net (fo=3, routed)           1.195    25.952    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[32].regs/temp_c_out_31
    SLICE_X37Y92         LUT5 (Prop_lut5_I2_O)        0.326    26.278 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[32].regs/Q_i_2__14/O
                         net (fo=3, routed)           0.448    26.725    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[34].regs/temp_c_out_33
    SLICE_X37Y92         LUT5 (Prop_lut5_I2_O)        0.355    27.080 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[34].regs/Q_i_2__13/O
                         net (fo=3, routed)           0.655    27.735    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[36].regs/temp_c_out_35
    SLICE_X39Y93         LUT5 (Prop_lut5_I2_O)        0.355    28.090 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[36].regs/Q_i_2__12/O
                         net (fo=3, routed)           1.009    29.099    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[38].regs/temp_c_out_37
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.356    29.455 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[38].regs/Q_i_2__11/O
                         net (fo=3, routed)           0.809    30.264    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[40].regs/temp_c_out_39
    SLICE_X38Y93         LUT5 (Prop_lut5_I2_O)        0.357    30.621 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[40].regs/Q_i_2__10/O
                         net (fo=3, routed)           1.141    31.762    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[42].regs/temp_c_out_41
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.360    32.122 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[42].regs/Q_i_2__9/O
                         net (fo=3, routed)           1.247    33.369    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[44].regs/temp_c_out_43
    SLICE_X38Y97         LUT5 (Prop_lut5_I2_O)        0.359    33.728 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[44].regs/Q_i_2__8/O
                         net (fo=3, routed)           0.305    34.032    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[46].regs/temp_c_out_45
    SLICE_X38Y97         LUT5 (Prop_lut5_I2_O)        0.343    34.375 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[46].regs/Q_i_2__7/O
                         net (fo=3, routed)           1.107    35.483    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[48].regs/temp_c_out_47
    SLICE_X40Y98         LUT5 (Prop_lut5_I2_O)        0.383    35.866 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[48].regs/Q_i_2__6/O
                         net (fo=3, routed)           0.574    36.440    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[50].regs/temp_c_out_49
    SLICE_X39Y98         LUT5 (Prop_lut5_I2_O)        0.327    36.767 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[50].regs/Q_i_2__5/O
                         net (fo=3, routed)           0.796    37.563    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[52].regs/temp_c_out_51
    SLICE_X38Y100        LUT5 (Prop_lut5_I2_O)        0.358    37.921 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[52].regs/Q_i_2__4/O
                         net (fo=3, routed)           0.841    38.762    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[54].regs/temp_c_out_53
    SLICE_X38Y101        LUT5 (Prop_lut5_I2_O)        0.374    39.136 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[54].regs/Q_i_2__3/O
                         net (fo=3, routed)           1.288    40.424    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[56].regs/temp_c_out_55
    SLICE_X36Y102        LUT5 (Prop_lut5_I2_O)        0.356    40.780 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[56].regs/Q_i_2__2/O
                         net (fo=3, routed)           0.305    41.085    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[58].regs/temp_c_out_57
    SLICE_X36Y102        LUT5 (Prop_lut5_I2_O)        0.343    41.428 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[58].regs/Q_i_2__1/O
                         net (fo=3, routed)           0.578    42.005    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[60].regs/temp_c_out_59
    SLICE_X39Y102        LUT5 (Prop_lut5_I2_O)        0.380    42.385 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[60].regs/Q_i_2__0/O
                         net (fo=3, routed)           0.813    43.199    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[61].regs/temp_c_out_61
    SLICE_X39Y100        LUT3 (Prop_lut3_I1_O)        0.360    43.559 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[61].regs/Q_i_2/O
                         net (fo=1, routed)           0.154    43.713    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[63].regs/temp_c_out_62
    SLICE_X39Y100        LUT5 (Prop_lut5_I3_O)        0.326    44.039 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[63].regs/Q_i_1__0/O
                         net (fo=1, routed)           0.000    44.039    lab_3_i/top_level_0/U0/mul/reg/L1[63].regs/sum[0]
    SLICE_X39Y100        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[63].regs/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         2.091   202.091    lab_3_i/top_level_0/U0/mul/reg/L1[63].regs/clk
    SLICE_X39Y100        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[63].regs/Q_reg/C
                         clock pessimism              0.303   202.394    
                         clock uncertainty           -3.000   199.394    
    SLICE_X39Y100        FDCE (Setup_fdce_C_D)        0.031   199.425    lab_3_i/top_level_0/U0/mul/reg/L1[63].regs/Q_reg
  -------------------------------------------------------------------
                         required time                        199.425    
                         arrival time                         -44.039    
  -------------------------------------------------------------------
                         slack                                155.386    

Slack (MET) :             155.892ns  (required time - arrival time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/reg/L1[61].regs/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        39.997ns  (logic 11.047ns (27.620%)  route 28.950ns (72.380%))
  Logic Levels:           31  (LUT3=1 LUT5=29 LUT6=1)
  Clock Path Skew:        -1.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.091ns = ( 202.091 - 200.000 ) 
    Source Clock Delay      (SCD):    3.533ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         3.533     3.533    lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/clk
    SLICE_X35Y92         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.456     3.989 r  lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/Q
                         net (fo=4, routed)           3.968     7.957    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[2].regs/product[0]
    SLICE_X35Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.081 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[2].regs/Q_i_2__29/O
                         net (fo=3, routed)           0.969     9.050    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[4].regs/temp_c_out_3
    SLICE_X36Y93         LUT5 (Prop_lut5_I2_O)        0.152     9.202 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[4].regs/Q_i_2__28/O
                         net (fo=3, routed)           0.718     9.920    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[6].regs/temp_c_out_5
    SLICE_X39Y94         LUT5 (Prop_lut5_I2_O)        0.344    10.264 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[6].regs/Q_i_2__27/O
                         net (fo=3, routed)           0.802    11.065    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[8].regs/temp_c_out_7
    SLICE_X37Y94         LUT5 (Prop_lut5_I2_O)        0.355    11.420 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[8].regs/Q_i_2__26/O
                         net (fo=3, routed)           1.101    12.521    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[10].regs/temp_c_out_9
    SLICE_X33Y94         LUT5 (Prop_lut5_I2_O)        0.360    12.881 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[10].regs/Q_i_2__25/O
                         net (fo=3, routed)           0.973    13.855    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[12].regs/temp_c_out_11
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.360    14.215 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[12].regs/Q_i_2__24/O
                         net (fo=3, routed)           0.823    15.038    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[14].regs/temp_c_out_13
    SLICE_X35Y98         LUT5 (Prop_lut5_I2_O)        0.360    15.398 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[14].regs/Q_i_2__23/O
                         net (fo=3, routed)           0.605    16.003    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[16].regs/temp_c_out_15
    SLICE_X36Y98         LUT5 (Prop_lut5_I2_O)        0.325    16.328 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[16].regs/Q_i_2__22/O
                         net (fo=3, routed)           0.609    16.936    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[18].regs/temp_c_out_17
    SLICE_X36Y99         LUT5 (Prop_lut5_I2_O)        0.374    17.310 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[18].regs/Q_i_2__21/O
                         net (fo=3, routed)           1.151    18.462    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[20].regs/temp_c_out_19
    SLICE_X39Y102        LUT5 (Prop_lut5_I2_O)        0.376    18.838 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[20].regs/Q_i_2__20/O
                         net (fo=3, routed)           0.799    19.636    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[22].regs/temp_c_out_21
    SLICE_X36Y101        LUT5 (Prop_lut5_I2_O)        0.358    19.994 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[22].regs/Q_i_2__19/O
                         net (fo=3, routed)           0.590    20.584    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[24].regs/temp_c_out_23
    SLICE_X35Y101        LUT5 (Prop_lut5_I2_O)        0.343    20.927 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[24].regs/Q_i_2__18/O
                         net (fo=3, routed)           0.808    21.735    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[26].regs/temp_c_out_25
    SLICE_X34Y101        LUT5 (Prop_lut5_I2_O)        0.360    22.095 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[26].regs/Q_i_2__17/O
                         net (fo=3, routed)           0.970    23.065    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[28].regs/temp_c_out_27
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.376    23.441 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[28].regs/Q_i_2__16/O
                         net (fo=3, routed)           0.955    24.397    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[30].regs/temp_c_out_29
    SLICE_X39Y99         LUT5 (Prop_lut5_I2_O)        0.360    24.757 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[30].regs/Q_i_2__15/O
                         net (fo=3, routed)           1.195    25.952    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[32].regs/temp_c_out_31
    SLICE_X37Y92         LUT5 (Prop_lut5_I2_O)        0.326    26.278 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[32].regs/Q_i_2__14/O
                         net (fo=3, routed)           0.448    26.725    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[34].regs/temp_c_out_33
    SLICE_X37Y92         LUT5 (Prop_lut5_I2_O)        0.355    27.080 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[34].regs/Q_i_2__13/O
                         net (fo=3, routed)           0.655    27.735    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[36].regs/temp_c_out_35
    SLICE_X39Y93         LUT5 (Prop_lut5_I2_O)        0.355    28.090 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[36].regs/Q_i_2__12/O
                         net (fo=3, routed)           1.009    29.099    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[38].regs/temp_c_out_37
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.356    29.455 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[38].regs/Q_i_2__11/O
                         net (fo=3, routed)           0.809    30.264    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[40].regs/temp_c_out_39
    SLICE_X38Y93         LUT5 (Prop_lut5_I2_O)        0.357    30.621 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[40].regs/Q_i_2__10/O
                         net (fo=3, routed)           1.141    31.762    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[42].regs/temp_c_out_41
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.360    32.122 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[42].regs/Q_i_2__9/O
                         net (fo=3, routed)           1.247    33.369    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[44].regs/temp_c_out_43
    SLICE_X38Y97         LUT5 (Prop_lut5_I2_O)        0.359    33.728 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[44].regs/Q_i_2__8/O
                         net (fo=3, routed)           0.305    34.032    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[46].regs/temp_c_out_45
    SLICE_X38Y97         LUT5 (Prop_lut5_I2_O)        0.343    34.375 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[46].regs/Q_i_2__7/O
                         net (fo=3, routed)           1.107    35.483    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[48].regs/temp_c_out_47
    SLICE_X40Y98         LUT5 (Prop_lut5_I2_O)        0.383    35.866 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[48].regs/Q_i_2__6/O
                         net (fo=3, routed)           0.574    36.440    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[50].regs/temp_c_out_49
    SLICE_X39Y98         LUT5 (Prop_lut5_I2_O)        0.327    36.767 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[50].regs/Q_i_2__5/O
                         net (fo=3, routed)           0.796    37.563    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[52].regs/temp_c_out_51
    SLICE_X38Y100        LUT5 (Prop_lut5_I2_O)        0.358    37.921 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[52].regs/Q_i_2__4/O
                         net (fo=3, routed)           0.841    38.762    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[54].regs/temp_c_out_53
    SLICE_X38Y101        LUT5 (Prop_lut5_I2_O)        0.374    39.136 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[54].regs/Q_i_2__3/O
                         net (fo=3, routed)           1.288    40.424    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[56].regs/temp_c_out_55
    SLICE_X36Y102        LUT5 (Prop_lut5_I2_O)        0.356    40.780 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[56].regs/Q_i_2__2/O
                         net (fo=3, routed)           0.305    41.085    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[58].regs/temp_c_out_57
    SLICE_X36Y102        LUT5 (Prop_lut5_I2_O)        0.343    41.428 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[58].regs/Q_i_2__1/O
                         net (fo=3, routed)           0.578    42.005    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[60].regs/temp_c_out_59
    SLICE_X39Y102        LUT5 (Prop_lut5_I2_O)        0.380    42.385 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[60].regs/Q_i_2__0/O
                         net (fo=3, routed)           0.813    43.199    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[61].regs/temp_c_out_61
    SLICE_X39Y100        LUT3 (Prop_lut3_I2_O)        0.332    43.531 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[61].regs/Q_i_1__2/O
                         net (fo=1, routed)           0.000    43.531    lab_3_i/top_level_0/U0/mul/reg/L1[61].regs/sum[0]
    SLICE_X39Y100        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[61].regs/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         2.091   202.091    lab_3_i/top_level_0/U0/mul/reg/L1[61].regs/clk
    SLICE_X39Y100        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[61].regs/Q_reg/C
                         clock pessimism              0.303   202.394    
                         clock uncertainty           -3.000   199.394    
    SLICE_X39Y100        FDCE (Setup_fdce_C_D)        0.029   199.423    lab_3_i/top_level_0/U0/mul/reg/L1[61].regs/Q_reg
  -------------------------------------------------------------------
                         required time                        199.423    
                         arrival time                         -43.531    
  -------------------------------------------------------------------
                         slack                                155.892    

Slack (MET) :             156.401ns  (required time - arrival time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/reg/L1[62].regs/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        39.490ns  (logic 11.047ns (27.974%)  route 28.443ns (72.026%))
  Logic Levels:           31  (LUT5=30 LUT6=1)
  Clock Path Skew:        -1.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.091ns = ( 202.091 - 200.000 ) 
    Source Clock Delay      (SCD):    3.533ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         3.533     3.533    lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/clk
    SLICE_X35Y92         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.456     3.989 r  lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/Q
                         net (fo=4, routed)           3.968     7.957    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[2].regs/product[0]
    SLICE_X35Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.081 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[2].regs/Q_i_2__29/O
                         net (fo=3, routed)           0.969     9.050    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[4].regs/temp_c_out_3
    SLICE_X36Y93         LUT5 (Prop_lut5_I2_O)        0.152     9.202 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[4].regs/Q_i_2__28/O
                         net (fo=3, routed)           0.718     9.920    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[6].regs/temp_c_out_5
    SLICE_X39Y94         LUT5 (Prop_lut5_I2_O)        0.344    10.264 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[6].regs/Q_i_2__27/O
                         net (fo=3, routed)           0.802    11.065    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[8].regs/temp_c_out_7
    SLICE_X37Y94         LUT5 (Prop_lut5_I2_O)        0.355    11.420 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[8].regs/Q_i_2__26/O
                         net (fo=3, routed)           1.101    12.521    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[10].regs/temp_c_out_9
    SLICE_X33Y94         LUT5 (Prop_lut5_I2_O)        0.360    12.881 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[10].regs/Q_i_2__25/O
                         net (fo=3, routed)           0.973    13.855    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[12].regs/temp_c_out_11
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.360    14.215 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[12].regs/Q_i_2__24/O
                         net (fo=3, routed)           0.823    15.038    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[14].regs/temp_c_out_13
    SLICE_X35Y98         LUT5 (Prop_lut5_I2_O)        0.360    15.398 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[14].regs/Q_i_2__23/O
                         net (fo=3, routed)           0.605    16.003    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[16].regs/temp_c_out_15
    SLICE_X36Y98         LUT5 (Prop_lut5_I2_O)        0.325    16.328 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[16].regs/Q_i_2__22/O
                         net (fo=3, routed)           0.609    16.936    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[18].regs/temp_c_out_17
    SLICE_X36Y99         LUT5 (Prop_lut5_I2_O)        0.374    17.310 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[18].regs/Q_i_2__21/O
                         net (fo=3, routed)           1.151    18.462    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[20].regs/temp_c_out_19
    SLICE_X39Y102        LUT5 (Prop_lut5_I2_O)        0.376    18.838 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[20].regs/Q_i_2__20/O
                         net (fo=3, routed)           0.799    19.636    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[22].regs/temp_c_out_21
    SLICE_X36Y101        LUT5 (Prop_lut5_I2_O)        0.358    19.994 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[22].regs/Q_i_2__19/O
                         net (fo=3, routed)           0.590    20.584    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[24].regs/temp_c_out_23
    SLICE_X35Y101        LUT5 (Prop_lut5_I2_O)        0.343    20.927 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[24].regs/Q_i_2__18/O
                         net (fo=3, routed)           0.808    21.735    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[26].regs/temp_c_out_25
    SLICE_X34Y101        LUT5 (Prop_lut5_I2_O)        0.360    22.095 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[26].regs/Q_i_2__17/O
                         net (fo=3, routed)           0.970    23.065    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[28].regs/temp_c_out_27
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.376    23.441 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[28].regs/Q_i_2__16/O
                         net (fo=3, routed)           0.955    24.397    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[30].regs/temp_c_out_29
    SLICE_X39Y99         LUT5 (Prop_lut5_I2_O)        0.360    24.757 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[30].regs/Q_i_2__15/O
                         net (fo=3, routed)           1.195    25.952    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[32].regs/temp_c_out_31
    SLICE_X37Y92         LUT5 (Prop_lut5_I2_O)        0.326    26.278 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[32].regs/Q_i_2__14/O
                         net (fo=3, routed)           0.448    26.725    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[34].regs/temp_c_out_33
    SLICE_X37Y92         LUT5 (Prop_lut5_I2_O)        0.355    27.080 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[34].regs/Q_i_2__13/O
                         net (fo=3, routed)           0.655    27.735    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[36].regs/temp_c_out_35
    SLICE_X39Y93         LUT5 (Prop_lut5_I2_O)        0.355    28.090 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[36].regs/Q_i_2__12/O
                         net (fo=3, routed)           1.009    29.099    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[38].regs/temp_c_out_37
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.356    29.455 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[38].regs/Q_i_2__11/O
                         net (fo=3, routed)           0.809    30.264    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[40].regs/temp_c_out_39
    SLICE_X38Y93         LUT5 (Prop_lut5_I2_O)        0.357    30.621 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[40].regs/Q_i_2__10/O
                         net (fo=3, routed)           1.141    31.762    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[42].regs/temp_c_out_41
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.360    32.122 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[42].regs/Q_i_2__9/O
                         net (fo=3, routed)           1.247    33.369    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[44].regs/temp_c_out_43
    SLICE_X38Y97         LUT5 (Prop_lut5_I2_O)        0.359    33.728 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[44].regs/Q_i_2__8/O
                         net (fo=3, routed)           0.305    34.032    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[46].regs/temp_c_out_45
    SLICE_X38Y97         LUT5 (Prop_lut5_I2_O)        0.343    34.375 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[46].regs/Q_i_2__7/O
                         net (fo=3, routed)           1.107    35.483    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[48].regs/temp_c_out_47
    SLICE_X40Y98         LUT5 (Prop_lut5_I2_O)        0.383    35.866 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[48].regs/Q_i_2__6/O
                         net (fo=3, routed)           0.574    36.440    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[50].regs/temp_c_out_49
    SLICE_X39Y98         LUT5 (Prop_lut5_I2_O)        0.327    36.767 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[50].regs/Q_i_2__5/O
                         net (fo=3, routed)           0.796    37.563    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[52].regs/temp_c_out_51
    SLICE_X38Y100        LUT5 (Prop_lut5_I2_O)        0.358    37.921 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[52].regs/Q_i_2__4/O
                         net (fo=3, routed)           0.841    38.762    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[54].regs/temp_c_out_53
    SLICE_X38Y101        LUT5 (Prop_lut5_I2_O)        0.374    39.136 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[54].regs/Q_i_2__3/O
                         net (fo=3, routed)           1.288    40.424    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[56].regs/temp_c_out_55
    SLICE_X36Y102        LUT5 (Prop_lut5_I2_O)        0.356    40.780 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[56].regs/Q_i_2__2/O
                         net (fo=3, routed)           0.305    41.085    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[58].regs/temp_c_out_57
    SLICE_X36Y102        LUT5 (Prop_lut5_I2_O)        0.343    41.428 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[58].regs/Q_i_2__1/O
                         net (fo=3, routed)           0.578    42.005    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[60].regs/temp_c_out_59
    SLICE_X39Y102        LUT5 (Prop_lut5_I2_O)        0.380    42.385 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[60].regs/Q_i_2__0/O
                         net (fo=3, routed)           0.306    42.692    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[62].regs/temp_c_out_61
    SLICE_X39Y100        LUT5 (Prop_lut5_I3_O)        0.332    43.024 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[62].regs/Q_i_1__1/O
                         net (fo=1, routed)           0.000    43.024    lab_3_i/top_level_0/U0/mul/reg/L1[62].regs/sum[0]
    SLICE_X39Y100        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[62].regs/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         2.091   202.091    lab_3_i/top_level_0/U0/mul/reg/L1[62].regs/clk
    SLICE_X39Y100        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[62].regs/Q_reg/C
                         clock pessimism              0.303   202.394    
                         clock uncertainty           -3.000   199.394    
    SLICE_X39Y100        FDCE (Setup_fdce_C_D)        0.031   199.425    lab_3_i/top_level_0/U0/mul/reg/L1[62].regs/Q_reg
  -------------------------------------------------------------------
                         required time                        199.425    
                         arrival time                         -43.024    
  -------------------------------------------------------------------
                         slack                                156.401    

Slack (MET) :             156.569ns  (required time - arrival time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/reg/L1[60].regs/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        39.206ns  (logic 10.690ns (27.266%)  route 28.516ns (72.734%))
  Logic Levels:           30  (LUT5=29 LUT6=1)
  Clock Path Skew:        -1.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 202.232 - 200.000 ) 
    Source Clock Delay      (SCD):    3.533ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         3.533     3.533    lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/clk
    SLICE_X35Y92         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.456     3.989 r  lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/Q
                         net (fo=4, routed)           3.968     7.957    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[2].regs/product[0]
    SLICE_X35Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.081 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[2].regs/Q_i_2__29/O
                         net (fo=3, routed)           0.969     9.050    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[4].regs/temp_c_out_3
    SLICE_X36Y93         LUT5 (Prop_lut5_I2_O)        0.152     9.202 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[4].regs/Q_i_2__28/O
                         net (fo=3, routed)           0.718     9.920    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[6].regs/temp_c_out_5
    SLICE_X39Y94         LUT5 (Prop_lut5_I2_O)        0.344    10.264 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[6].regs/Q_i_2__27/O
                         net (fo=3, routed)           0.802    11.065    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[8].regs/temp_c_out_7
    SLICE_X37Y94         LUT5 (Prop_lut5_I2_O)        0.355    11.420 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[8].regs/Q_i_2__26/O
                         net (fo=3, routed)           1.101    12.521    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[10].regs/temp_c_out_9
    SLICE_X33Y94         LUT5 (Prop_lut5_I2_O)        0.360    12.881 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[10].regs/Q_i_2__25/O
                         net (fo=3, routed)           0.973    13.855    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[12].regs/temp_c_out_11
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.360    14.215 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[12].regs/Q_i_2__24/O
                         net (fo=3, routed)           0.823    15.038    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[14].regs/temp_c_out_13
    SLICE_X35Y98         LUT5 (Prop_lut5_I2_O)        0.360    15.398 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[14].regs/Q_i_2__23/O
                         net (fo=3, routed)           0.605    16.003    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[16].regs/temp_c_out_15
    SLICE_X36Y98         LUT5 (Prop_lut5_I2_O)        0.325    16.328 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[16].regs/Q_i_2__22/O
                         net (fo=3, routed)           0.609    16.936    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[18].regs/temp_c_out_17
    SLICE_X36Y99         LUT5 (Prop_lut5_I2_O)        0.374    17.310 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[18].regs/Q_i_2__21/O
                         net (fo=3, routed)           1.151    18.462    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[20].regs/temp_c_out_19
    SLICE_X39Y102        LUT5 (Prop_lut5_I2_O)        0.376    18.838 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[20].regs/Q_i_2__20/O
                         net (fo=3, routed)           0.799    19.636    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[22].regs/temp_c_out_21
    SLICE_X36Y101        LUT5 (Prop_lut5_I2_O)        0.358    19.994 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[22].regs/Q_i_2__19/O
                         net (fo=3, routed)           0.590    20.584    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[24].regs/temp_c_out_23
    SLICE_X35Y101        LUT5 (Prop_lut5_I2_O)        0.343    20.927 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[24].regs/Q_i_2__18/O
                         net (fo=3, routed)           0.808    21.735    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[26].regs/temp_c_out_25
    SLICE_X34Y101        LUT5 (Prop_lut5_I2_O)        0.360    22.095 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[26].regs/Q_i_2__17/O
                         net (fo=3, routed)           0.970    23.065    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[28].regs/temp_c_out_27
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.376    23.441 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[28].regs/Q_i_2__16/O
                         net (fo=3, routed)           0.955    24.397    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[30].regs/temp_c_out_29
    SLICE_X39Y99         LUT5 (Prop_lut5_I2_O)        0.360    24.757 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[30].regs/Q_i_2__15/O
                         net (fo=3, routed)           1.195    25.952    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[32].regs/temp_c_out_31
    SLICE_X37Y92         LUT5 (Prop_lut5_I2_O)        0.326    26.278 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[32].regs/Q_i_2__14/O
                         net (fo=3, routed)           0.448    26.725    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[34].regs/temp_c_out_33
    SLICE_X37Y92         LUT5 (Prop_lut5_I2_O)        0.355    27.080 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[34].regs/Q_i_2__13/O
                         net (fo=3, routed)           0.655    27.735    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[36].regs/temp_c_out_35
    SLICE_X39Y93         LUT5 (Prop_lut5_I2_O)        0.355    28.090 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[36].regs/Q_i_2__12/O
                         net (fo=3, routed)           1.009    29.099    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[38].regs/temp_c_out_37
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.356    29.455 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[38].regs/Q_i_2__11/O
                         net (fo=3, routed)           0.809    30.264    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[40].regs/temp_c_out_39
    SLICE_X38Y93         LUT5 (Prop_lut5_I2_O)        0.357    30.621 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[40].regs/Q_i_2__10/O
                         net (fo=3, routed)           1.141    31.762    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[42].regs/temp_c_out_41
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.360    32.122 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[42].regs/Q_i_2__9/O
                         net (fo=3, routed)           1.247    33.369    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[44].regs/temp_c_out_43
    SLICE_X38Y97         LUT5 (Prop_lut5_I2_O)        0.359    33.728 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[44].regs/Q_i_2__8/O
                         net (fo=3, routed)           0.305    34.032    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[46].regs/temp_c_out_45
    SLICE_X38Y97         LUT5 (Prop_lut5_I2_O)        0.343    34.375 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[46].regs/Q_i_2__7/O
                         net (fo=3, routed)           1.107    35.483    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[48].regs/temp_c_out_47
    SLICE_X40Y98         LUT5 (Prop_lut5_I2_O)        0.383    35.866 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[48].regs/Q_i_2__6/O
                         net (fo=3, routed)           0.574    36.440    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[50].regs/temp_c_out_49
    SLICE_X39Y98         LUT5 (Prop_lut5_I2_O)        0.327    36.767 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[50].regs/Q_i_2__5/O
                         net (fo=3, routed)           0.796    37.563    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[52].regs/temp_c_out_51
    SLICE_X38Y100        LUT5 (Prop_lut5_I2_O)        0.358    37.921 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[52].regs/Q_i_2__4/O
                         net (fo=3, routed)           0.841    38.762    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[54].regs/temp_c_out_53
    SLICE_X38Y101        LUT5 (Prop_lut5_I2_O)        0.374    39.136 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[54].regs/Q_i_2__3/O
                         net (fo=3, routed)           1.288    40.424    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[56].regs/temp_c_out_55
    SLICE_X36Y102        LUT5 (Prop_lut5_I2_O)        0.356    40.780 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[56].regs/Q_i_2__2/O
                         net (fo=3, routed)           0.305    41.085    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[58].regs/temp_c_out_57
    SLICE_X36Y102        LUT5 (Prop_lut5_I2_O)        0.343    41.428 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[58].regs/Q_i_2__1/O
                         net (fo=3, routed)           0.578    42.005    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[60].regs/temp_c_out_59
    SLICE_X39Y102        LUT5 (Prop_lut5_I3_O)        0.355    42.360 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[60].regs/Q_i_1__3/O
                         net (fo=1, routed)           0.379    42.739    lab_3_i/top_level_0/U0/mul/reg/L1[60].regs/sum[0]
    SLICE_X39Y102        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[60].regs/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         2.232   202.232    lab_3_i/top_level_0/U0/mul/reg/L1[60].regs/clk
    SLICE_X39Y102        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[60].regs/Q_reg/C
                         clock pessimism              0.120   202.352    
                         clock uncertainty           -3.000   199.352    
    SLICE_X39Y102        FDCE (Setup_fdce_C_D)       -0.043   199.309    lab_3_i/top_level_0/U0/mul/reg/L1[60].regs/Q_reg
  -------------------------------------------------------------------
                         required time                        199.309    
                         arrival time                         -42.739    
  -------------------------------------------------------------------
                         slack                                156.569    

Slack (MET) :             157.025ns  (required time - arrival time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/reg/L1[59].regs/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        38.824ns  (logic 10.690ns (27.534%)  route 28.134ns (72.465%))
  Logic Levels:           30  (LUT3=1 LUT5=28 LUT6=1)
  Clock Path Skew:        -1.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 202.232 - 200.000 ) 
    Source Clock Delay      (SCD):    3.533ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         3.533     3.533    lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/clk
    SLICE_X35Y92         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.456     3.989 r  lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/Q
                         net (fo=4, routed)           3.968     7.957    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[2].regs/product[0]
    SLICE_X35Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.081 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[2].regs/Q_i_2__29/O
                         net (fo=3, routed)           0.969     9.050    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[4].regs/temp_c_out_3
    SLICE_X36Y93         LUT5 (Prop_lut5_I2_O)        0.152     9.202 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[4].regs/Q_i_2__28/O
                         net (fo=3, routed)           0.718     9.920    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[6].regs/temp_c_out_5
    SLICE_X39Y94         LUT5 (Prop_lut5_I2_O)        0.344    10.264 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[6].regs/Q_i_2__27/O
                         net (fo=3, routed)           0.802    11.065    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[8].regs/temp_c_out_7
    SLICE_X37Y94         LUT5 (Prop_lut5_I2_O)        0.355    11.420 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[8].regs/Q_i_2__26/O
                         net (fo=3, routed)           1.101    12.521    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[10].regs/temp_c_out_9
    SLICE_X33Y94         LUT5 (Prop_lut5_I2_O)        0.360    12.881 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[10].regs/Q_i_2__25/O
                         net (fo=3, routed)           0.973    13.855    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[12].regs/temp_c_out_11
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.360    14.215 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[12].regs/Q_i_2__24/O
                         net (fo=3, routed)           0.823    15.038    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[14].regs/temp_c_out_13
    SLICE_X35Y98         LUT5 (Prop_lut5_I2_O)        0.360    15.398 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[14].regs/Q_i_2__23/O
                         net (fo=3, routed)           0.605    16.003    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[16].regs/temp_c_out_15
    SLICE_X36Y98         LUT5 (Prop_lut5_I2_O)        0.325    16.328 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[16].regs/Q_i_2__22/O
                         net (fo=3, routed)           0.609    16.936    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[18].regs/temp_c_out_17
    SLICE_X36Y99         LUT5 (Prop_lut5_I2_O)        0.374    17.310 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[18].regs/Q_i_2__21/O
                         net (fo=3, routed)           1.151    18.462    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[20].regs/temp_c_out_19
    SLICE_X39Y102        LUT5 (Prop_lut5_I2_O)        0.376    18.838 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[20].regs/Q_i_2__20/O
                         net (fo=3, routed)           0.799    19.636    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[22].regs/temp_c_out_21
    SLICE_X36Y101        LUT5 (Prop_lut5_I2_O)        0.358    19.994 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[22].regs/Q_i_2__19/O
                         net (fo=3, routed)           0.590    20.584    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[24].regs/temp_c_out_23
    SLICE_X35Y101        LUT5 (Prop_lut5_I2_O)        0.343    20.927 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[24].regs/Q_i_2__18/O
                         net (fo=3, routed)           0.808    21.735    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[26].regs/temp_c_out_25
    SLICE_X34Y101        LUT5 (Prop_lut5_I2_O)        0.360    22.095 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[26].regs/Q_i_2__17/O
                         net (fo=3, routed)           0.970    23.065    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[28].regs/temp_c_out_27
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.376    23.441 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[28].regs/Q_i_2__16/O
                         net (fo=3, routed)           0.955    24.397    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[30].regs/temp_c_out_29
    SLICE_X39Y99         LUT5 (Prop_lut5_I2_O)        0.360    24.757 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[30].regs/Q_i_2__15/O
                         net (fo=3, routed)           1.195    25.952    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[32].regs/temp_c_out_31
    SLICE_X37Y92         LUT5 (Prop_lut5_I2_O)        0.326    26.278 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[32].regs/Q_i_2__14/O
                         net (fo=3, routed)           0.448    26.725    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[34].regs/temp_c_out_33
    SLICE_X37Y92         LUT5 (Prop_lut5_I2_O)        0.355    27.080 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[34].regs/Q_i_2__13/O
                         net (fo=3, routed)           0.655    27.735    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[36].regs/temp_c_out_35
    SLICE_X39Y93         LUT5 (Prop_lut5_I2_O)        0.355    28.090 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[36].regs/Q_i_2__12/O
                         net (fo=3, routed)           1.009    29.099    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[38].regs/temp_c_out_37
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.356    29.455 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[38].regs/Q_i_2__11/O
                         net (fo=3, routed)           0.809    30.264    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[40].regs/temp_c_out_39
    SLICE_X38Y93         LUT5 (Prop_lut5_I2_O)        0.357    30.621 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[40].regs/Q_i_2__10/O
                         net (fo=3, routed)           1.141    31.762    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[42].regs/temp_c_out_41
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.360    32.122 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[42].regs/Q_i_2__9/O
                         net (fo=3, routed)           1.247    33.369    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[44].regs/temp_c_out_43
    SLICE_X38Y97         LUT5 (Prop_lut5_I2_O)        0.359    33.728 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[44].regs/Q_i_2__8/O
                         net (fo=3, routed)           0.305    34.032    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[46].regs/temp_c_out_45
    SLICE_X38Y97         LUT5 (Prop_lut5_I2_O)        0.343    34.375 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[46].regs/Q_i_2__7/O
                         net (fo=3, routed)           1.107    35.483    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[48].regs/temp_c_out_47
    SLICE_X40Y98         LUT5 (Prop_lut5_I2_O)        0.383    35.866 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[48].regs/Q_i_2__6/O
                         net (fo=3, routed)           0.574    36.440    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[50].regs/temp_c_out_49
    SLICE_X39Y98         LUT5 (Prop_lut5_I2_O)        0.327    36.767 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[50].regs/Q_i_2__5/O
                         net (fo=3, routed)           0.796    37.563    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[52].regs/temp_c_out_51
    SLICE_X38Y100        LUT5 (Prop_lut5_I2_O)        0.358    37.921 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[52].regs/Q_i_2__4/O
                         net (fo=3, routed)           0.841    38.762    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[54].regs/temp_c_out_53
    SLICE_X38Y101        LUT5 (Prop_lut5_I2_O)        0.374    39.136 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[54].regs/Q_i_2__3/O
                         net (fo=3, routed)           1.288    40.424    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[56].regs/temp_c_out_55
    SLICE_X36Y102        LUT5 (Prop_lut5_I2_O)        0.356    40.780 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[56].regs/Q_i_2__2/O
                         net (fo=3, routed)           0.305    41.085    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[58].regs/temp_c_out_57
    SLICE_X36Y102        LUT5 (Prop_lut5_I2_O)        0.343    41.428 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[58].regs/Q_i_2__1/O
                         net (fo=3, routed)           0.575    42.002    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[59].regs/temp_c_out_59
    SLICE_X39Y102        LUT3 (Prop_lut3_I2_O)        0.355    42.357 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[59].regs/Q_i_1__4/O
                         net (fo=1, routed)           0.000    42.357    lab_3_i/top_level_0/U0/mul/reg/L1[59].regs/sum[0]
    SLICE_X39Y102        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[59].regs/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         2.232   202.232    lab_3_i/top_level_0/U0/mul/reg/L1[59].regs/clk
    SLICE_X39Y102        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[59].regs/Q_reg/C
                         clock pessimism              0.120   202.352    
                         clock uncertainty           -3.000   199.352    
    SLICE_X39Y102        FDCE (Setup_fdce_C_D)        0.031   199.383    lab_3_i/top_level_0/U0/mul/reg/L1[59].regs/Q_reg
  -------------------------------------------------------------------
                         required time                        199.383    
                         arrival time                         -42.357    
  -------------------------------------------------------------------
                         slack                                157.025    

Slack (MET) :             157.653ns  (required time - arrival time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/reg/L1[58].regs/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        38.231ns  (logic 10.340ns (27.046%)  route 27.891ns (72.954%))
  Logic Levels:           29  (LUT5=28 LUT6=1)
  Clock Path Skew:        -1.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 202.342 - 200.000 ) 
    Source Clock Delay      (SCD):    3.533ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         3.533     3.533    lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/clk
    SLICE_X35Y92         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.456     3.989 r  lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/Q
                         net (fo=4, routed)           3.968     7.957    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[2].regs/product[0]
    SLICE_X35Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.081 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[2].regs/Q_i_2__29/O
                         net (fo=3, routed)           0.969     9.050    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[4].regs/temp_c_out_3
    SLICE_X36Y93         LUT5 (Prop_lut5_I2_O)        0.152     9.202 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[4].regs/Q_i_2__28/O
                         net (fo=3, routed)           0.718     9.920    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[6].regs/temp_c_out_5
    SLICE_X39Y94         LUT5 (Prop_lut5_I2_O)        0.344    10.264 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[6].regs/Q_i_2__27/O
                         net (fo=3, routed)           0.802    11.065    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[8].regs/temp_c_out_7
    SLICE_X37Y94         LUT5 (Prop_lut5_I2_O)        0.355    11.420 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[8].regs/Q_i_2__26/O
                         net (fo=3, routed)           1.101    12.521    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[10].regs/temp_c_out_9
    SLICE_X33Y94         LUT5 (Prop_lut5_I2_O)        0.360    12.881 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[10].regs/Q_i_2__25/O
                         net (fo=3, routed)           0.973    13.855    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[12].regs/temp_c_out_11
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.360    14.215 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[12].regs/Q_i_2__24/O
                         net (fo=3, routed)           0.823    15.038    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[14].regs/temp_c_out_13
    SLICE_X35Y98         LUT5 (Prop_lut5_I2_O)        0.360    15.398 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[14].regs/Q_i_2__23/O
                         net (fo=3, routed)           0.605    16.003    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[16].regs/temp_c_out_15
    SLICE_X36Y98         LUT5 (Prop_lut5_I2_O)        0.325    16.328 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[16].regs/Q_i_2__22/O
                         net (fo=3, routed)           0.609    16.936    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[18].regs/temp_c_out_17
    SLICE_X36Y99         LUT5 (Prop_lut5_I2_O)        0.374    17.310 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[18].regs/Q_i_2__21/O
                         net (fo=3, routed)           1.151    18.462    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[20].regs/temp_c_out_19
    SLICE_X39Y102        LUT5 (Prop_lut5_I2_O)        0.376    18.838 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[20].regs/Q_i_2__20/O
                         net (fo=3, routed)           0.799    19.636    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[22].regs/temp_c_out_21
    SLICE_X36Y101        LUT5 (Prop_lut5_I2_O)        0.358    19.994 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[22].regs/Q_i_2__19/O
                         net (fo=3, routed)           0.590    20.584    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[24].regs/temp_c_out_23
    SLICE_X35Y101        LUT5 (Prop_lut5_I2_O)        0.343    20.927 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[24].regs/Q_i_2__18/O
                         net (fo=3, routed)           0.808    21.735    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[26].regs/temp_c_out_25
    SLICE_X34Y101        LUT5 (Prop_lut5_I2_O)        0.360    22.095 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[26].regs/Q_i_2__17/O
                         net (fo=3, routed)           0.970    23.065    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[28].regs/temp_c_out_27
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.376    23.441 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[28].regs/Q_i_2__16/O
                         net (fo=3, routed)           0.955    24.397    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[30].regs/temp_c_out_29
    SLICE_X39Y99         LUT5 (Prop_lut5_I2_O)        0.360    24.757 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[30].regs/Q_i_2__15/O
                         net (fo=3, routed)           1.195    25.952    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[32].regs/temp_c_out_31
    SLICE_X37Y92         LUT5 (Prop_lut5_I2_O)        0.326    26.278 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[32].regs/Q_i_2__14/O
                         net (fo=3, routed)           0.448    26.725    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[34].regs/temp_c_out_33
    SLICE_X37Y92         LUT5 (Prop_lut5_I2_O)        0.355    27.080 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[34].regs/Q_i_2__13/O
                         net (fo=3, routed)           0.655    27.735    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[36].regs/temp_c_out_35
    SLICE_X39Y93         LUT5 (Prop_lut5_I2_O)        0.355    28.090 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[36].regs/Q_i_2__12/O
                         net (fo=3, routed)           1.009    29.099    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[38].regs/temp_c_out_37
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.356    29.455 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[38].regs/Q_i_2__11/O
                         net (fo=3, routed)           0.809    30.264    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[40].regs/temp_c_out_39
    SLICE_X38Y93         LUT5 (Prop_lut5_I2_O)        0.357    30.621 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[40].regs/Q_i_2__10/O
                         net (fo=3, routed)           1.141    31.762    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[42].regs/temp_c_out_41
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.360    32.122 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[42].regs/Q_i_2__9/O
                         net (fo=3, routed)           1.247    33.369    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[44].regs/temp_c_out_43
    SLICE_X38Y97         LUT5 (Prop_lut5_I2_O)        0.359    33.728 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[44].regs/Q_i_2__8/O
                         net (fo=3, routed)           0.305    34.032    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[46].regs/temp_c_out_45
    SLICE_X38Y97         LUT5 (Prop_lut5_I2_O)        0.343    34.375 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[46].regs/Q_i_2__7/O
                         net (fo=3, routed)           1.107    35.483    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[48].regs/temp_c_out_47
    SLICE_X40Y98         LUT5 (Prop_lut5_I2_O)        0.383    35.866 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[48].regs/Q_i_2__6/O
                         net (fo=3, routed)           0.574    36.440    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[50].regs/temp_c_out_49
    SLICE_X39Y98         LUT5 (Prop_lut5_I2_O)        0.327    36.767 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[50].regs/Q_i_2__5/O
                         net (fo=3, routed)           0.796    37.563    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[52].regs/temp_c_out_51
    SLICE_X38Y100        LUT5 (Prop_lut5_I2_O)        0.358    37.921 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[52].regs/Q_i_2__4/O
                         net (fo=3, routed)           0.841    38.762    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[54].regs/temp_c_out_53
    SLICE_X38Y101        LUT5 (Prop_lut5_I2_O)        0.374    39.136 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[54].regs/Q_i_2__3/O
                         net (fo=3, routed)           1.288    40.424    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[56].regs/temp_c_out_55
    SLICE_X36Y102        LUT5 (Prop_lut5_I2_O)        0.356    40.780 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[56].regs/Q_i_2__2/O
                         net (fo=3, routed)           0.305    41.085    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[58].regs/temp_c_out_57
    SLICE_X36Y102        LUT5 (Prop_lut5_I3_O)        0.348    41.433 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[58].regs/Q_i_1__5/O
                         net (fo=1, routed)           0.332    41.765    lab_3_i/top_level_0/U0/mul/reg/L1[58].regs/sum[0]
    SLICE_X36Y102        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[58].regs/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         2.342   202.342    lab_3_i/top_level_0/U0/mul/reg/L1[58].regs/clk
    SLICE_X36Y102        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[58].regs/Q_reg/C
                         clock pessimism              0.120   202.462    
                         clock uncertainty           -3.000   199.462    
    SLICE_X36Y102        FDCE (Setup_fdce_C_D)       -0.045   199.417    lab_3_i/top_level_0/U0/mul/reg/L1[58].regs/Q_reg
  -------------------------------------------------------------------
                         required time                        199.417    
                         arrival time                         -41.765    
  -------------------------------------------------------------------
                         slack                                157.653    

Slack (MET) :             158.113ns  (required time - arrival time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/reg/L1[57].regs/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        37.895ns  (logic 10.340ns (27.286%)  route 27.555ns (72.714%))
  Logic Levels:           29  (LUT3=1 LUT5=27 LUT6=1)
  Clock Path Skew:        -1.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 202.342 - 200.000 ) 
    Source Clock Delay      (SCD):    3.533ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         3.533     3.533    lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/clk
    SLICE_X35Y92         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.456     3.989 r  lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/Q
                         net (fo=4, routed)           3.968     7.957    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[2].regs/product[0]
    SLICE_X35Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.081 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[2].regs/Q_i_2__29/O
                         net (fo=3, routed)           0.969     9.050    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[4].regs/temp_c_out_3
    SLICE_X36Y93         LUT5 (Prop_lut5_I2_O)        0.152     9.202 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[4].regs/Q_i_2__28/O
                         net (fo=3, routed)           0.718     9.920    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[6].regs/temp_c_out_5
    SLICE_X39Y94         LUT5 (Prop_lut5_I2_O)        0.344    10.264 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[6].regs/Q_i_2__27/O
                         net (fo=3, routed)           0.802    11.065    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[8].regs/temp_c_out_7
    SLICE_X37Y94         LUT5 (Prop_lut5_I2_O)        0.355    11.420 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[8].regs/Q_i_2__26/O
                         net (fo=3, routed)           1.101    12.521    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[10].regs/temp_c_out_9
    SLICE_X33Y94         LUT5 (Prop_lut5_I2_O)        0.360    12.881 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[10].regs/Q_i_2__25/O
                         net (fo=3, routed)           0.973    13.855    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[12].regs/temp_c_out_11
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.360    14.215 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[12].regs/Q_i_2__24/O
                         net (fo=3, routed)           0.823    15.038    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[14].regs/temp_c_out_13
    SLICE_X35Y98         LUT5 (Prop_lut5_I2_O)        0.360    15.398 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[14].regs/Q_i_2__23/O
                         net (fo=3, routed)           0.605    16.003    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[16].regs/temp_c_out_15
    SLICE_X36Y98         LUT5 (Prop_lut5_I2_O)        0.325    16.328 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[16].regs/Q_i_2__22/O
                         net (fo=3, routed)           0.609    16.936    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[18].regs/temp_c_out_17
    SLICE_X36Y99         LUT5 (Prop_lut5_I2_O)        0.374    17.310 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[18].regs/Q_i_2__21/O
                         net (fo=3, routed)           1.151    18.462    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[20].regs/temp_c_out_19
    SLICE_X39Y102        LUT5 (Prop_lut5_I2_O)        0.376    18.838 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[20].regs/Q_i_2__20/O
                         net (fo=3, routed)           0.799    19.636    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[22].regs/temp_c_out_21
    SLICE_X36Y101        LUT5 (Prop_lut5_I2_O)        0.358    19.994 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[22].regs/Q_i_2__19/O
                         net (fo=3, routed)           0.590    20.584    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[24].regs/temp_c_out_23
    SLICE_X35Y101        LUT5 (Prop_lut5_I2_O)        0.343    20.927 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[24].regs/Q_i_2__18/O
                         net (fo=3, routed)           0.808    21.735    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[26].regs/temp_c_out_25
    SLICE_X34Y101        LUT5 (Prop_lut5_I2_O)        0.360    22.095 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[26].regs/Q_i_2__17/O
                         net (fo=3, routed)           0.970    23.065    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[28].regs/temp_c_out_27
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.376    23.441 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[28].regs/Q_i_2__16/O
                         net (fo=3, routed)           0.955    24.397    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[30].regs/temp_c_out_29
    SLICE_X39Y99         LUT5 (Prop_lut5_I2_O)        0.360    24.757 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[30].regs/Q_i_2__15/O
                         net (fo=3, routed)           1.195    25.952    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[32].regs/temp_c_out_31
    SLICE_X37Y92         LUT5 (Prop_lut5_I2_O)        0.326    26.278 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[32].regs/Q_i_2__14/O
                         net (fo=3, routed)           0.448    26.725    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[34].regs/temp_c_out_33
    SLICE_X37Y92         LUT5 (Prop_lut5_I2_O)        0.355    27.080 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[34].regs/Q_i_2__13/O
                         net (fo=3, routed)           0.655    27.735    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[36].regs/temp_c_out_35
    SLICE_X39Y93         LUT5 (Prop_lut5_I2_O)        0.355    28.090 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[36].regs/Q_i_2__12/O
                         net (fo=3, routed)           1.009    29.099    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[38].regs/temp_c_out_37
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.356    29.455 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[38].regs/Q_i_2__11/O
                         net (fo=3, routed)           0.809    30.264    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[40].regs/temp_c_out_39
    SLICE_X38Y93         LUT5 (Prop_lut5_I2_O)        0.357    30.621 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[40].regs/Q_i_2__10/O
                         net (fo=3, routed)           1.141    31.762    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[42].regs/temp_c_out_41
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.360    32.122 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[42].regs/Q_i_2__9/O
                         net (fo=3, routed)           1.247    33.369    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[44].regs/temp_c_out_43
    SLICE_X38Y97         LUT5 (Prop_lut5_I2_O)        0.359    33.728 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[44].regs/Q_i_2__8/O
                         net (fo=3, routed)           0.305    34.032    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[46].regs/temp_c_out_45
    SLICE_X38Y97         LUT5 (Prop_lut5_I2_O)        0.343    34.375 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[46].regs/Q_i_2__7/O
                         net (fo=3, routed)           1.107    35.483    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[48].regs/temp_c_out_47
    SLICE_X40Y98         LUT5 (Prop_lut5_I2_O)        0.383    35.866 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[48].regs/Q_i_2__6/O
                         net (fo=3, routed)           0.574    36.440    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[50].regs/temp_c_out_49
    SLICE_X39Y98         LUT5 (Prop_lut5_I2_O)        0.327    36.767 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[50].regs/Q_i_2__5/O
                         net (fo=3, routed)           0.796    37.563    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[52].regs/temp_c_out_51
    SLICE_X38Y100        LUT5 (Prop_lut5_I2_O)        0.358    37.921 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[52].regs/Q_i_2__4/O
                         net (fo=3, routed)           0.841    38.762    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[54].regs/temp_c_out_53
    SLICE_X38Y101        LUT5 (Prop_lut5_I2_O)        0.374    39.136 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[54].regs/Q_i_2__3/O
                         net (fo=3, routed)           1.288    40.424    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[56].regs/temp_c_out_55
    SLICE_X36Y102        LUT5 (Prop_lut5_I2_O)        0.356    40.780 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[56].regs/Q_i_2__2/O
                         net (fo=3, routed)           0.301    41.081    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[57].regs/temp_c_out_57
    SLICE_X36Y102        LUT3 (Prop_lut3_I2_O)        0.348    41.429 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[57].regs/Q_i_1__6/O
                         net (fo=1, routed)           0.000    41.429    lab_3_i/top_level_0/U0/mul/reg/L1[57].regs/sum[0]
    SLICE_X36Y102        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[57].regs/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         2.342   202.342    lab_3_i/top_level_0/U0/mul/reg/L1[57].regs/clk
    SLICE_X36Y102        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[57].regs/Q_reg/C
                         clock pessimism              0.120   202.462    
                         clock uncertainty           -3.000   199.462    
    SLICE_X36Y102        FDCE (Setup_fdce_C_D)        0.079   199.541    lab_3_i/top_level_0/U0/mul/reg/L1[57].regs/Q_reg
  -------------------------------------------------------------------
                         required time                        199.541    
                         arrival time                         -41.429    
  -------------------------------------------------------------------
                         slack                                158.113    

Slack (MET) :             158.315ns  (required time - arrival time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/reg/L1[56].regs/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        37.598ns  (logic 9.964ns (26.502%)  route 27.634ns (73.498%))
  Logic Levels:           28  (LUT5=27 LUT6=1)
  Clock Path Skew:        -1.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 202.342 - 200.000 ) 
    Source Clock Delay      (SCD):    3.533ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         3.533     3.533    lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/clk
    SLICE_X35Y92         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.456     3.989 r  lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/Q
                         net (fo=4, routed)           3.968     7.957    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[2].regs/product[0]
    SLICE_X35Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.081 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[2].regs/Q_i_2__29/O
                         net (fo=3, routed)           0.969     9.050    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[4].regs/temp_c_out_3
    SLICE_X36Y93         LUT5 (Prop_lut5_I2_O)        0.152     9.202 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[4].regs/Q_i_2__28/O
                         net (fo=3, routed)           0.718     9.920    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[6].regs/temp_c_out_5
    SLICE_X39Y94         LUT5 (Prop_lut5_I2_O)        0.344    10.264 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[6].regs/Q_i_2__27/O
                         net (fo=3, routed)           0.802    11.065    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[8].regs/temp_c_out_7
    SLICE_X37Y94         LUT5 (Prop_lut5_I2_O)        0.355    11.420 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[8].regs/Q_i_2__26/O
                         net (fo=3, routed)           1.101    12.521    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[10].regs/temp_c_out_9
    SLICE_X33Y94         LUT5 (Prop_lut5_I2_O)        0.360    12.881 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[10].regs/Q_i_2__25/O
                         net (fo=3, routed)           0.973    13.855    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[12].regs/temp_c_out_11
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.360    14.215 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[12].regs/Q_i_2__24/O
                         net (fo=3, routed)           0.823    15.038    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[14].regs/temp_c_out_13
    SLICE_X35Y98         LUT5 (Prop_lut5_I2_O)        0.360    15.398 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[14].regs/Q_i_2__23/O
                         net (fo=3, routed)           0.605    16.003    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[16].regs/temp_c_out_15
    SLICE_X36Y98         LUT5 (Prop_lut5_I2_O)        0.325    16.328 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[16].regs/Q_i_2__22/O
                         net (fo=3, routed)           0.609    16.936    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[18].regs/temp_c_out_17
    SLICE_X36Y99         LUT5 (Prop_lut5_I2_O)        0.374    17.310 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[18].regs/Q_i_2__21/O
                         net (fo=3, routed)           1.151    18.462    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[20].regs/temp_c_out_19
    SLICE_X39Y102        LUT5 (Prop_lut5_I2_O)        0.376    18.838 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[20].regs/Q_i_2__20/O
                         net (fo=3, routed)           0.799    19.636    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[22].regs/temp_c_out_21
    SLICE_X36Y101        LUT5 (Prop_lut5_I2_O)        0.358    19.994 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[22].regs/Q_i_2__19/O
                         net (fo=3, routed)           0.590    20.584    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[24].regs/temp_c_out_23
    SLICE_X35Y101        LUT5 (Prop_lut5_I2_O)        0.343    20.927 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[24].regs/Q_i_2__18/O
                         net (fo=3, routed)           0.808    21.735    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[26].regs/temp_c_out_25
    SLICE_X34Y101        LUT5 (Prop_lut5_I2_O)        0.360    22.095 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[26].regs/Q_i_2__17/O
                         net (fo=3, routed)           0.970    23.065    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[28].regs/temp_c_out_27
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.376    23.441 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[28].regs/Q_i_2__16/O
                         net (fo=3, routed)           0.955    24.397    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[30].regs/temp_c_out_29
    SLICE_X39Y99         LUT5 (Prop_lut5_I2_O)        0.360    24.757 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[30].regs/Q_i_2__15/O
                         net (fo=3, routed)           1.195    25.952    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[32].regs/temp_c_out_31
    SLICE_X37Y92         LUT5 (Prop_lut5_I2_O)        0.326    26.278 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[32].regs/Q_i_2__14/O
                         net (fo=3, routed)           0.448    26.725    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[34].regs/temp_c_out_33
    SLICE_X37Y92         LUT5 (Prop_lut5_I2_O)        0.355    27.080 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[34].regs/Q_i_2__13/O
                         net (fo=3, routed)           0.655    27.735    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[36].regs/temp_c_out_35
    SLICE_X39Y93         LUT5 (Prop_lut5_I2_O)        0.355    28.090 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[36].regs/Q_i_2__12/O
                         net (fo=3, routed)           1.009    29.099    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[38].regs/temp_c_out_37
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.356    29.455 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[38].regs/Q_i_2__11/O
                         net (fo=3, routed)           0.809    30.264    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[40].regs/temp_c_out_39
    SLICE_X38Y93         LUT5 (Prop_lut5_I2_O)        0.357    30.621 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[40].regs/Q_i_2__10/O
                         net (fo=3, routed)           1.141    31.762    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[42].regs/temp_c_out_41
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.360    32.122 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[42].regs/Q_i_2__9/O
                         net (fo=3, routed)           1.247    33.369    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[44].regs/temp_c_out_43
    SLICE_X38Y97         LUT5 (Prop_lut5_I2_O)        0.359    33.728 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[44].regs/Q_i_2__8/O
                         net (fo=3, routed)           0.305    34.032    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[46].regs/temp_c_out_45
    SLICE_X38Y97         LUT5 (Prop_lut5_I2_O)        0.343    34.375 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[46].regs/Q_i_2__7/O
                         net (fo=3, routed)           1.107    35.483    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[48].regs/temp_c_out_47
    SLICE_X40Y98         LUT5 (Prop_lut5_I2_O)        0.383    35.866 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[48].regs/Q_i_2__6/O
                         net (fo=3, routed)           0.574    36.440    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[50].regs/temp_c_out_49
    SLICE_X39Y98         LUT5 (Prop_lut5_I2_O)        0.327    36.767 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[50].regs/Q_i_2__5/O
                         net (fo=3, routed)           0.796    37.563    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[52].regs/temp_c_out_51
    SLICE_X38Y100        LUT5 (Prop_lut5_I2_O)        0.358    37.921 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[52].regs/Q_i_2__4/O
                         net (fo=3, routed)           0.841    38.762    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[54].regs/temp_c_out_53
    SLICE_X38Y101        LUT5 (Prop_lut5_I2_O)        0.374    39.136 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[54].regs/Q_i_2__3/O
                         net (fo=3, routed)           1.288    40.424    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[56].regs/temp_c_out_55
    SLICE_X36Y102        LUT5 (Prop_lut5_I3_O)        0.328    40.752 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[56].regs/Q_i_1__7/O
                         net (fo=1, routed)           0.379    41.131    lab_3_i/top_level_0/U0/mul/reg/L1[56].regs/sum[0]
    SLICE_X36Y102        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[56].regs/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         2.342   202.342    lab_3_i/top_level_0/U0/mul/reg/L1[56].regs/clk
    SLICE_X36Y102        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[56].regs/Q_reg/C
                         clock pessimism              0.120   202.462    
                         clock uncertainty           -3.000   199.462    
    SLICE_X36Y102        FDCE (Setup_fdce_C_D)       -0.016   199.446    lab_3_i/top_level_0/U0/mul/reg/L1[56].regs/Q_reg
  -------------------------------------------------------------------
                         required time                        199.446    
                         arrival time                         -41.131    
  -------------------------------------------------------------------
                         slack                                158.315    

Slack (MET) :             159.514ns  (required time - arrival time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/reg/L1[54].regs/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        36.103ns  (logic 9.610ns (26.618%)  route 26.493ns (73.382%))
  Logic Levels:           27  (LUT5=26 LUT6=1)
  Clock Path Skew:        -1.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.933ns = ( 201.933 - 200.000 ) 
    Source Clock Delay      (SCD):    3.533ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         3.533     3.533    lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/clk
    SLICE_X35Y92         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.456     3.989 r  lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/Q
                         net (fo=4, routed)           3.968     7.957    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[2].regs/product[0]
    SLICE_X35Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.081 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[2].regs/Q_i_2__29/O
                         net (fo=3, routed)           0.969     9.050    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[4].regs/temp_c_out_3
    SLICE_X36Y93         LUT5 (Prop_lut5_I2_O)        0.152     9.202 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[4].regs/Q_i_2__28/O
                         net (fo=3, routed)           0.718     9.920    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[6].regs/temp_c_out_5
    SLICE_X39Y94         LUT5 (Prop_lut5_I2_O)        0.344    10.264 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[6].regs/Q_i_2__27/O
                         net (fo=3, routed)           0.802    11.065    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[8].regs/temp_c_out_7
    SLICE_X37Y94         LUT5 (Prop_lut5_I2_O)        0.355    11.420 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[8].regs/Q_i_2__26/O
                         net (fo=3, routed)           1.101    12.521    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[10].regs/temp_c_out_9
    SLICE_X33Y94         LUT5 (Prop_lut5_I2_O)        0.360    12.881 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[10].regs/Q_i_2__25/O
                         net (fo=3, routed)           0.973    13.855    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[12].regs/temp_c_out_11
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.360    14.215 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[12].regs/Q_i_2__24/O
                         net (fo=3, routed)           0.823    15.038    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[14].regs/temp_c_out_13
    SLICE_X35Y98         LUT5 (Prop_lut5_I2_O)        0.360    15.398 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[14].regs/Q_i_2__23/O
                         net (fo=3, routed)           0.605    16.003    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[16].regs/temp_c_out_15
    SLICE_X36Y98         LUT5 (Prop_lut5_I2_O)        0.325    16.328 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[16].regs/Q_i_2__22/O
                         net (fo=3, routed)           0.609    16.936    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[18].regs/temp_c_out_17
    SLICE_X36Y99         LUT5 (Prop_lut5_I2_O)        0.374    17.310 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[18].regs/Q_i_2__21/O
                         net (fo=3, routed)           1.151    18.462    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[20].regs/temp_c_out_19
    SLICE_X39Y102        LUT5 (Prop_lut5_I2_O)        0.376    18.838 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[20].regs/Q_i_2__20/O
                         net (fo=3, routed)           0.799    19.636    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[22].regs/temp_c_out_21
    SLICE_X36Y101        LUT5 (Prop_lut5_I2_O)        0.358    19.994 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[22].regs/Q_i_2__19/O
                         net (fo=3, routed)           0.590    20.584    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[24].regs/temp_c_out_23
    SLICE_X35Y101        LUT5 (Prop_lut5_I2_O)        0.343    20.927 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[24].regs/Q_i_2__18/O
                         net (fo=3, routed)           0.808    21.735    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[26].regs/temp_c_out_25
    SLICE_X34Y101        LUT5 (Prop_lut5_I2_O)        0.360    22.095 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[26].regs/Q_i_2__17/O
                         net (fo=3, routed)           0.970    23.065    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[28].regs/temp_c_out_27
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.376    23.441 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[28].regs/Q_i_2__16/O
                         net (fo=3, routed)           0.955    24.397    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[30].regs/temp_c_out_29
    SLICE_X39Y99         LUT5 (Prop_lut5_I2_O)        0.360    24.757 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[30].regs/Q_i_2__15/O
                         net (fo=3, routed)           1.195    25.952    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[32].regs/temp_c_out_31
    SLICE_X37Y92         LUT5 (Prop_lut5_I2_O)        0.326    26.278 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[32].regs/Q_i_2__14/O
                         net (fo=3, routed)           0.448    26.725    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[34].regs/temp_c_out_33
    SLICE_X37Y92         LUT5 (Prop_lut5_I2_O)        0.355    27.080 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[34].regs/Q_i_2__13/O
                         net (fo=3, routed)           0.655    27.735    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[36].regs/temp_c_out_35
    SLICE_X39Y93         LUT5 (Prop_lut5_I2_O)        0.355    28.090 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[36].regs/Q_i_2__12/O
                         net (fo=3, routed)           1.009    29.099    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[38].regs/temp_c_out_37
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.356    29.455 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[38].regs/Q_i_2__11/O
                         net (fo=3, routed)           0.809    30.264    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[40].regs/temp_c_out_39
    SLICE_X38Y93         LUT5 (Prop_lut5_I2_O)        0.357    30.621 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[40].regs/Q_i_2__10/O
                         net (fo=3, routed)           1.141    31.762    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[42].regs/temp_c_out_41
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.360    32.122 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[42].regs/Q_i_2__9/O
                         net (fo=3, routed)           1.247    33.369    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[44].regs/temp_c_out_43
    SLICE_X38Y97         LUT5 (Prop_lut5_I2_O)        0.359    33.728 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[44].regs/Q_i_2__8/O
                         net (fo=3, routed)           0.305    34.032    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[46].regs/temp_c_out_45
    SLICE_X38Y97         LUT5 (Prop_lut5_I2_O)        0.343    34.375 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[46].regs/Q_i_2__7/O
                         net (fo=3, routed)           1.107    35.483    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[48].regs/temp_c_out_47
    SLICE_X40Y98         LUT5 (Prop_lut5_I2_O)        0.383    35.866 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[48].regs/Q_i_2__6/O
                         net (fo=3, routed)           0.574    36.440    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[50].regs/temp_c_out_49
    SLICE_X39Y98         LUT5 (Prop_lut5_I2_O)        0.327    36.767 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[50].regs/Q_i_2__5/O
                         net (fo=3, routed)           0.796    37.563    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[52].regs/temp_c_out_51
    SLICE_X38Y100        LUT5 (Prop_lut5_I2_O)        0.358    37.921 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[52].regs/Q_i_2__4/O
                         net (fo=3, routed)           0.841    38.762    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[54].regs/temp_c_out_53
    SLICE_X38Y101        LUT5 (Prop_lut5_I3_O)        0.348    39.110 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[54].regs/Q_i_1__9/O
                         net (fo=1, routed)           0.527    39.637    lab_3_i/top_level_0/U0/mul/reg/L1[54].regs/sum[0]
    SLICE_X37Y101        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[54].regs/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.933   201.933    lab_3_i/top_level_0/U0/mul/reg/L1[54].regs/clk
    SLICE_X37Y101        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[54].regs/Q_reg/C
                         clock pessimism              0.279   202.212    
                         clock uncertainty           -3.000   199.212    
    SLICE_X37Y101        FDCE (Setup_fdce_C_D)       -0.061   199.151    lab_3_i/top_level_0/U0/mul/reg/L1[54].regs/Q_reg
  -------------------------------------------------------------------
                         required time                        199.151    
                         arrival time                         -39.637    
  -------------------------------------------------------------------
                         slack                                159.514    

Slack (MET) :             159.746ns  (required time - arrival time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/reg/L1[55].regs/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        36.260ns  (logic 9.964ns (27.480%)  route 26.296ns (72.520%))
  Logic Levels:           28  (LUT3=1 LUT5=26 LUT6=1)
  Clock Path Skew:        -1.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 202.342 - 200.000 ) 
    Source Clock Delay      (SCD):    3.533ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      3.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         3.533     3.533    lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/clk
    SLICE_X35Y92         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.456     3.989 r  lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/Q
                         net (fo=4, routed)           3.968     7.957    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[2].regs/product[0]
    SLICE_X35Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.081 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[2].regs/Q_i_2__29/O
                         net (fo=3, routed)           0.969     9.050    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[4].regs/temp_c_out_3
    SLICE_X36Y93         LUT5 (Prop_lut5_I2_O)        0.152     9.202 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[4].regs/Q_i_2__28/O
                         net (fo=3, routed)           0.718     9.920    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[6].regs/temp_c_out_5
    SLICE_X39Y94         LUT5 (Prop_lut5_I2_O)        0.344    10.264 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[6].regs/Q_i_2__27/O
                         net (fo=3, routed)           0.802    11.065    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[8].regs/temp_c_out_7
    SLICE_X37Y94         LUT5 (Prop_lut5_I2_O)        0.355    11.420 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[8].regs/Q_i_2__26/O
                         net (fo=3, routed)           1.101    12.521    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[10].regs/temp_c_out_9
    SLICE_X33Y94         LUT5 (Prop_lut5_I2_O)        0.360    12.881 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[10].regs/Q_i_2__25/O
                         net (fo=3, routed)           0.973    13.855    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[12].regs/temp_c_out_11
    SLICE_X35Y96         LUT5 (Prop_lut5_I2_O)        0.360    14.215 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[12].regs/Q_i_2__24/O
                         net (fo=3, routed)           0.823    15.038    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[14].regs/temp_c_out_13
    SLICE_X35Y98         LUT5 (Prop_lut5_I2_O)        0.360    15.398 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[14].regs/Q_i_2__23/O
                         net (fo=3, routed)           0.605    16.003    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[16].regs/temp_c_out_15
    SLICE_X36Y98         LUT5 (Prop_lut5_I2_O)        0.325    16.328 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[16].regs/Q_i_2__22/O
                         net (fo=3, routed)           0.609    16.936    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[18].regs/temp_c_out_17
    SLICE_X36Y99         LUT5 (Prop_lut5_I2_O)        0.374    17.310 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[18].regs/Q_i_2__21/O
                         net (fo=3, routed)           1.151    18.462    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[20].regs/temp_c_out_19
    SLICE_X39Y102        LUT5 (Prop_lut5_I2_O)        0.376    18.838 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[20].regs/Q_i_2__20/O
                         net (fo=3, routed)           0.799    19.636    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[22].regs/temp_c_out_21
    SLICE_X36Y101        LUT5 (Prop_lut5_I2_O)        0.358    19.994 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[22].regs/Q_i_2__19/O
                         net (fo=3, routed)           0.590    20.584    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[24].regs/temp_c_out_23
    SLICE_X35Y101        LUT5 (Prop_lut5_I2_O)        0.343    20.927 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[24].regs/Q_i_2__18/O
                         net (fo=3, routed)           0.808    21.735    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[26].regs/temp_c_out_25
    SLICE_X34Y101        LUT5 (Prop_lut5_I2_O)        0.360    22.095 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[26].regs/Q_i_2__17/O
                         net (fo=3, routed)           0.970    23.065    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[28].regs/temp_c_out_27
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.376    23.441 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[28].regs/Q_i_2__16/O
                         net (fo=3, routed)           0.955    24.397    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[30].regs/temp_c_out_29
    SLICE_X39Y99         LUT5 (Prop_lut5_I2_O)        0.360    24.757 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[30].regs/Q_i_2__15/O
                         net (fo=3, routed)           1.195    25.952    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[32].regs/temp_c_out_31
    SLICE_X37Y92         LUT5 (Prop_lut5_I2_O)        0.326    26.278 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[32].regs/Q_i_2__14/O
                         net (fo=3, routed)           0.448    26.725    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[34].regs/temp_c_out_33
    SLICE_X37Y92         LUT5 (Prop_lut5_I2_O)        0.355    27.080 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[34].regs/Q_i_2__13/O
                         net (fo=3, routed)           0.655    27.735    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[36].regs/temp_c_out_35
    SLICE_X39Y93         LUT5 (Prop_lut5_I2_O)        0.355    28.090 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[36].regs/Q_i_2__12/O
                         net (fo=3, routed)           1.009    29.099    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[38].regs/temp_c_out_37
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.356    29.455 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[38].regs/Q_i_2__11/O
                         net (fo=3, routed)           0.809    30.264    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[40].regs/temp_c_out_39
    SLICE_X38Y93         LUT5 (Prop_lut5_I2_O)        0.357    30.621 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[40].regs/Q_i_2__10/O
                         net (fo=3, routed)           1.141    31.762    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[42].regs/temp_c_out_41
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.360    32.122 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[42].regs/Q_i_2__9/O
                         net (fo=3, routed)           1.247    33.369    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[44].regs/temp_c_out_43
    SLICE_X38Y97         LUT5 (Prop_lut5_I2_O)        0.359    33.728 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[44].regs/Q_i_2__8/O
                         net (fo=3, routed)           0.305    34.032    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[46].regs/temp_c_out_45
    SLICE_X38Y97         LUT5 (Prop_lut5_I2_O)        0.343    34.375 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[46].regs/Q_i_2__7/O
                         net (fo=3, routed)           1.107    35.483    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[48].regs/temp_c_out_47
    SLICE_X40Y98         LUT5 (Prop_lut5_I2_O)        0.383    35.866 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[48].regs/Q_i_2__6/O
                         net (fo=3, routed)           0.574    36.440    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[50].regs/temp_c_out_49
    SLICE_X39Y98         LUT5 (Prop_lut5_I2_O)        0.327    36.767 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[50].regs/Q_i_2__5/O
                         net (fo=3, routed)           0.796    37.563    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[52].regs/temp_c_out_51
    SLICE_X38Y100        LUT5 (Prop_lut5_I2_O)        0.358    37.921 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[52].regs/Q_i_2__4/O
                         net (fo=3, routed)           0.841    38.762    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[54].regs/temp_c_out_53
    SLICE_X38Y101        LUT5 (Prop_lut5_I2_O)        0.374    39.136 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[54].regs/Q_i_2__3/O
                         net (fo=3, routed)           0.329    39.465    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[55].regs/temp_c_out_55
    SLICE_X36Y102        LUT3 (Prop_lut3_I2_O)        0.328    39.793 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[55].regs/Q_i_1__8/O
                         net (fo=1, routed)           0.000    39.793    lab_3_i/top_level_0/U0/mul/reg/L1[55].regs/sum[0]
    SLICE_X36Y102        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[55].regs/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         2.342   202.342    lab_3_i/top_level_0/U0/mul/reg/L1[55].regs/clk
    SLICE_X36Y102        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[55].regs/Q_reg/C
                         clock pessimism              0.120   202.462    
                         clock uncertainty           -3.000   199.462    
    SLICE_X36Y102        FDCE (Setup_fdce_C_D)        0.077   199.539    lab_3_i/top_level_0/U0/mul/reg/L1[55].regs/Q_reg
  -------------------------------------------------------------------
                         required time                        199.539    
                         arrival time                         -39.793    
  -------------------------------------------------------------------
                         slack                                159.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[24].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/reg/L1[24].regs/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.834%)  route 0.398ns (68.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         0.651     0.651    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[24].regs/clk
    SLICE_X33Y99         FDCE                                         r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[24].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDCE (Prop_fdce_C_Q)         0.141     0.792 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[24].regs/Q_reg/Q
                         net (fo=3, routed)           0.398     1.190    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[24].regs/multiplicand_d[24]
    SLICE_X35Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.235 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[24].regs/Q_i_1__39/O
                         net (fo=1, routed)           0.000     1.235    lab_3_i/top_level_0/U0/mul/reg/L1[24].regs/sum[0]
    SLICE_X35Y101        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[24].regs/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.075     1.075    lab_3_i/top_level_0/U0/mul/reg/L1[24].regs/clk
    SLICE_X35Y101        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[24].regs/Q_reg/C
                         clock pessimism             -0.053     1.022    
    SLICE_X35Y101        FDCE (Hold_fdce_C_D)         0.092     1.114    lab_3_i/top_level_0/U0/mul/reg/L1[24].regs/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[4].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/reg/L1[4].regs/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.710%)  route 0.160ns (46.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.141     1.141    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[4].regs/clk
    SLICE_X37Y93         FDCE                                         r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[4].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDCE (Prop_fdce_C_Q)         0.141     1.282 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[4].regs/Q_reg/Q
                         net (fo=3, routed)           0.160     1.443    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[4].regs/multiplicand_d[4]
    SLICE_X36Y93         LUT5 (Prop_lut5_I0_O)        0.045     1.488 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[4].regs/Q_i_1__59/O
                         net (fo=1, routed)           0.000     1.488    lab_3_i/top_level_0/U0/mul/reg/L1[4].regs/sum[0]
    SLICE_X36Y93         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[4].regs/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.302     1.302    lab_3_i/top_level_0/U0/mul/reg/L1[4].regs/clk
    SLICE_X36Y93         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[4].regs/Q_reg/C
                         clock pessimism             -0.148     1.154    
    SLICE_X36Y93         FDCE (Hold_fdce_C_D)         0.121     1.275    lab_3_i/top_level_0/U0/mul/reg/L1[4].regs/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[23].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/reg/L1[23].regs/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.547%)  route 0.222ns (54.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.857ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         0.857     0.857    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[23].regs/clk
    SLICE_X35Y102        FDCE                                         r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[23].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDCE (Prop_fdce_C_Q)         0.141     0.998 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[23].regs/Q_reg/Q
                         net (fo=4, routed)           0.222     1.221    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[23].regs/multiplicand_d[0]
    SLICE_X35Y101        LUT3 (Prop_lut3_I0_O)        0.045     1.266 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[23].regs/Q_i_1__40/O
                         net (fo=1, routed)           0.000     1.266    lab_3_i/top_level_0/U0/mul/reg/L1[23].regs/sum[0]
    SLICE_X35Y101        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[23].regs/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.075     1.075    lab_3_i/top_level_0/U0/mul/reg/L1[23].regs/clk
    SLICE_X35Y101        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[23].regs/Q_reg/C
                         clock pessimism             -0.113     0.962    
    SLICE_X35Y101        FDCE (Hold_fdce_C_D)         0.091     1.053    lab_3_i/top_level_0/U0/mul/reg/L1[23].regs/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[62].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/reg/L1[62].regs/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.188%)  route 0.277ns (59.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         0.966     0.966    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[62].regs/clk
    SLICE_X41Y101        FDCE                                         r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[62].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDCE (Prop_fdce_C_Q)         0.141     1.107 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[62].regs/Q_reg/Q
                         net (fo=3, routed)           0.277     1.384    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[62].regs/Q_reg_0[0]
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.045     1.429 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[62].regs/Q_i_1__1/O
                         net (fo=1, routed)           0.000     1.429    lab_3_i/top_level_0/U0/mul/reg/L1[62].regs/sum[0]
    SLICE_X39Y100        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[62].regs/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.177     1.177    lab_3_i/top_level_0/U0/mul/reg/L1[62].regs/clk
    SLICE_X39Y100        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[62].regs/Q_reg/C
                         clock pessimism             -0.053     1.124    
    SLICE_X39Y100        FDCE (Hold_fdce_C_D)         0.092     1.216    lab_3_i/top_level_0/U0/mul/reg/L1[62].regs/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[1].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.227ns (30.865%)  route 0.508ns (69.135%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.179     1.179    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[1].regs/clk
    SLICE_X35Y95         FDCE                                         r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[1].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.128     1.307 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[1].regs/Q_reg/Q
                         net (fo=4, routed)           0.508     1.816    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[1].regs/multiplicand_d[0]
    SLICE_X35Y92         LUT4 (Prop_lut4_I0_O)        0.099     1.915 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[1].regs/Q_i_1__62/O
                         net (fo=1, routed)           0.000     1.915    lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/sum[0]
    SLICE_X35Y92         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.744     1.744    lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/clk
    SLICE_X35Y92         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg/C
                         clock pessimism             -0.137     1.607    
    SLICE_X35Y92         FDCE (Hold_fdce_C_D)         0.091     1.698    lab_3_i/top_level_0/U0/mul/reg/L1[1].regs/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[0].regs_1/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/c/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (46.004%)  route 0.245ns (53.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.329     1.329    lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[0].regs_1/clk
    SLICE_X36Y95         FDCE                                         r  lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[0].regs_1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.164     1.493 r  lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[0].regs_1/Q_reg/Q
                         net (fo=2, routed)           0.245     1.738    lab_3_i/top_level_0/U0/mul/c/multiplier_d[0]
    SLICE_X38Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.783 r  lab_3_i/top_level_0/U0/mul/c/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.783    lab_3_i/top_level_0/U0/mul/c/FSM_onehot_state[3]_i_1_n_0
    SLICE_X38Y93         FDCE                                         r  lab_3_i/top_level_0/U0/mul/c/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.600     1.600    lab_3_i/top_level_0/U0/mul/c/clk
    SLICE_X38Y93         FDCE                                         r  lab_3_i/top_level_0/U0/mul/c/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.156     1.444    
    SLICE_X38Y93         FDCE (Hold_fdce_C_D)         0.121     1.565    lab_3_i/top_level_0/U0/mul/c/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 lab_3_i/top_level_0/U0/mul/c/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/c/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.494ns (72.674%)  route 0.186ns (27.326%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.266     1.266    lab_3_i/top_level_0/U0/mul/c/clk
    SLICE_X34Y89         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.430 r  lab_3_i/top_level_0/U0/mul/c/count_reg[18]/Q
                         net (fo=3, routed)           0.186     1.616    lab_3_i/top_level_0/U0/mul/c/count[18]
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     1.813 r  lab_3_i/top_level_0/U0/mul/c/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.813    lab_3_i/top_level_0/U0/mul/c/count0_carry__3_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.853 r  lab_3_i/top_level_0/U0/mul/c/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.853    lab_3_i/top_level_0/U0/mul/c/count0_carry__4_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.893 r  lab_3_i/top_level_0/U0/mul/c/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.893    lab_3_i/top_level_0/U0/mul/c/count0_carry__5_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  lab_3_i/top_level_0/U0/mul/c/count0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.946    lab_3_i/top_level_0/U0/mul/c/in6[29]
    SLICE_X34Y92         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.744     1.744    lab_3_i/top_level_0/U0/mul/c/clk
    SLICE_X34Y92         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[29]/C
                         clock pessimism             -0.152     1.592    
    SLICE_X34Y92         FDRE (Hold_fdre_C_D)         0.134     1.726    lab_3_i/top_level_0/U0/mul/c/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[10].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/reg/L1[10].regs/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.389%)  route 0.206ns (52.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.396ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.179     1.179    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[10].regs/clk
    SLICE_X35Y95         FDCE                                         r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[10].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.141     1.320 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[10].regs/Q_reg/Q
                         net (fo=3, routed)           0.206     1.527    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[10].regs/multiplicand_d[10]
    SLICE_X33Y94         LUT5 (Prop_lut5_I0_O)        0.045     1.572 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[10].regs/Q_i_1__53/O
                         net (fo=1, routed)           0.000     1.572    lab_3_i/top_level_0/U0/mul/reg/L1[10].regs/sum[0]
    SLICE_X33Y94         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[10].regs/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.396     1.396    lab_3_i/top_level_0/U0/mul/reg/L1[10].regs/clk
    SLICE_X33Y94         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[10].regs/Q_reg/C
                         clock pessimism             -0.137     1.259    
    SLICE_X33Y94         FDCE (Hold_fdce_C_D)         0.092     1.351    lab_3_i/top_level_0/U0/mul/reg/L1[10].regs/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[27].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/reg/L1[28].regs/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.601%)  route 0.261ns (58.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.092ns
    Source Clock Delay      (SCD):    0.857ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         0.857     0.857    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[27].regs/clk
    SLICE_X35Y102        FDCE                                         r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[27].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDCE (Prop_fdce_C_Q)         0.141     0.998 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[27].regs/Q_reg/Q
                         net (fo=4, routed)           0.261     1.259    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[28].regs/Q_reg_0[0]
    SLICE_X37Y101        LUT5 (Prop_lut5_I2_O)        0.045     1.304 r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[28].regs/Q_i_1__35/O
                         net (fo=1, routed)           0.000     1.304    lab_3_i/top_level_0/U0/mul/reg/L1[28].regs/sum[0]
    SLICE_X37Y101        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[28].regs/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.092     1.092    lab_3_i/top_level_0/U0/mul/reg/L1[28].regs/clk
    SLICE_X37Y101        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[28].regs/Q_reg/C
                         clock pessimism             -0.105     0.987    
    SLICE_X37Y101        FDCE (Hold_fdce_C_D)         0.092     1.079    lab_3_i/top_level_0/U0/mul/reg/L1[28].regs/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 lab_3_i/top_level_0/U0/mul/c/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/c/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.507ns (73.186%)  route 0.186ns (26.814%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.266     1.266    lab_3_i/top_level_0/U0/mul/c/clk
    SLICE_X34Y89         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.430 r  lab_3_i/top_level_0/U0/mul/c/count_reg[18]/Q
                         net (fo=3, routed)           0.186     1.616    lab_3_i/top_level_0/U0/mul/c/count[18]
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     1.813 r  lab_3_i/top_level_0/U0/mul/c/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.813    lab_3_i/top_level_0/U0/mul/c/count0_carry__3_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.853 r  lab_3_i/top_level_0/U0/mul/c/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.853    lab_3_i/top_level_0/U0/mul/c/count0_carry__4_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.893 r  lab_3_i/top_level_0/U0/mul/c/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.893    lab_3_i/top_level_0/U0/mul/c/count0_carry__5_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  lab_3_i/top_level_0/U0/mul/c/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.959    lab_3_i/top_level_0/U0/mul/c/in6[31]
    SLICE_X34Y92         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.744     1.744    lab_3_i/top_level_0/U0/mul/c/clk
    SLICE_X34Y92         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[31]/C
                         clock pessimism             -0.152     1.592    
    SLICE_X34Y92         FDRE (Hold_fdre_C_D)         0.134     1.726    lab_3_i/top_level_0/U0/mul/c/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         200.000     199.000    SLICE_X34Y85   lab_3_i/top_level_0/U0/mul/c/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         200.000     199.000    SLICE_X34Y86   lab_3_i/top_level_0/U0/mul/c/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         200.000     199.000    SLICE_X34Y86   lab_3_i/top_level_0/U0/mul/c/count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         200.000     199.000    SLICE_X34Y86   lab_3_i/top_level_0/U0/mul/c/count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         200.000     199.000    SLICE_X34Y86   lab_3_i/top_level_0/U0/mul/c/count_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         200.000     199.000    SLICE_X34Y87   lab_3_i/top_level_0/U0/mul/c/count_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         200.000     199.000    SLICE_X35Y102  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[26].regs/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         200.000     199.000    SLICE_X35Y102  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[27].regs/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         200.000     199.000    SLICE_X38Y101  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[28].regs/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         200.000     199.000    SLICE_X38Y101  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[29].regs/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         100.000     99.500     SLICE_X34Y86   lab_3_i/top_level_0/U0/mul/c/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         100.000     99.500     SLICE_X34Y86   lab_3_i/top_level_0/U0/mul/c/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         100.000     99.500     SLICE_X34Y86   lab_3_i/top_level_0/U0/mul/c/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         100.000     99.500     SLICE_X34Y86   lab_3_i/top_level_0/U0/mul/c/count_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         100.000     99.500     SLICE_X34Y87   lab_3_i/top_level_0/U0/mul/c/count_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         100.000     99.500     SLICE_X38Y101  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[28].regs/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         100.000     99.500     SLICE_X38Y101  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[29].regs/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         100.000     99.500     SLICE_X36Y95   lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[0].regs_1/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         100.000     99.500     SLICE_X38Y96   lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[10].regs_1/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         100.000     99.500     SLICE_X37Y99   lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[16].regs_1/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         100.000     99.500     SLICE_X34Y85   lab_3_i/top_level_0/U0/mul/c/count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         100.000     99.500     SLICE_X34Y85   lab_3_i/top_level_0/U0/mul/c/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         100.000     99.500     SLICE_X34Y86   lab_3_i/top_level_0/U0/mul/c/count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         100.000     99.500     SLICE_X34Y86   lab_3_i/top_level_0/U0/mul/c/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         100.000     99.500     SLICE_X34Y86   lab_3_i/top_level_0/U0/mul/c/count_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         100.000     99.500     SLICE_X34Y86   lab_3_i/top_level_0/U0/mul/c/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         100.000     99.500     SLICE_X34Y86   lab_3_i/top_level_0/U0/mul/c/count_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         100.000     99.500     SLICE_X34Y86   lab_3_i/top_level_0/U0/mul/c/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         100.000     99.500     SLICE_X34Y86   lab_3_i/top_level_0/U0/mul/c/count_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         100.000     99.500     SLICE_X34Y86   lab_3_i/top_level_0/U0/mul/c/count_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :           32  Failing Endpoints,  Worst Slack       -3.244ns,  Total Violation      -76.961ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.497ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.244ns  (required time - arrival time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[15].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.681ns  (logic 0.642ns (7.395%)  route 8.039ns (92.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    4.187ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         4.187     4.187    lab_3_i/top_level_0/U0/mul/reg/L1[15].regs/clk
    SLICE_X36Y98         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[15].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.518     4.705 r  lab_3_i/top_level_0/U0/mul/reg/L1[15].regs/Q_reg/Q
                         net (fo=4, routed)           4.062     8.767    lab_3_i/axi_regmap_0/U0/REG0_IN[15]
    SLICE_X36Y98         LUT4 (Prop_lut4_I2_O)        0.124     8.891 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[15]_INST_0/O
                         net (fo=1, routed)           3.978    12.869    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X34Y95         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism              0.000    12.659    
                         clock uncertainty           -3.004     9.655    
    SLICE_X34Y95         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030     9.625    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                          9.625    
                         arrival time                         -12.869    
  -------------------------------------------------------------------
                         slack                                 -3.244    

Slack (VIOLATED) :        -3.240ns  (required time - arrival time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[44].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.748ns  (logic 0.773ns (8.836%)  route 7.975ns (91.164%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         4.148     4.148    lab_3_i/top_level_0/U0/mul/reg/L1[44].regs/clk
    SLICE_X38Y97         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[44].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDCE (Prop_fdce_C_Q)         0.478     4.626 r  lab_3_i/top_level_0/U0/mul/reg/L1[44].regs/Q_reg/Q
                         net (fo=3, routed)           3.656     8.282    lab_3_i/axi_regmap_0/U0/REG1_IN[12]
    SLICE_X35Y96         LUT4 (Prop_lut4_I0_O)        0.295     8.577 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[12]_INST_0/O
                         net (fo=1, routed)           4.319    12.896    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X30Y95         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism              0.000    12.704    
                         clock uncertainty           -3.004     9.700    
    SLICE_X30Y95         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044     9.656    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                          9.656    
                         arrival time                         -12.896    
  -------------------------------------------------------------------
                         slack                                 -3.240    

Slack (VIOLATED) :        -3.206ns  (required time - arrival time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[45].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.669ns  (logic 0.642ns (7.406%)  route 8.027ns (92.594%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         4.148     4.148    lab_3_i/top_level_0/U0/mul/reg/L1[45].regs/clk
    SLICE_X38Y97         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[45].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDCE (Prop_fdce_C_Q)         0.518     4.666 r  lab_3_i/top_level_0/U0/mul/reg/L1[45].regs/Q_reg/Q
                         net (fo=4, routed)           3.855     8.521    lab_3_i/axi_regmap_0/U0/REG1_IN[13]
    SLICE_X35Y97         LUT4 (Prop_lut4_I0_O)        0.124     8.645 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[13]_INST_0/O
                         net (fo=1, routed)           4.172    12.817    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X34Y95         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism              0.000    12.659    
                         clock uncertainty           -3.004     9.655    
    SLICE_X34Y95         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044     9.611    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                          9.611    
                         arrival time                         -12.817    
  -------------------------------------------------------------------
                         slack                                 -3.206    

Slack (VIOLATED) :        -3.060ns  (required time - arrival time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[31].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.034ns  (logic 0.580ns (6.420%)  route 8.454ns (93.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         3.842     3.842    lab_3_i/top_level_0/U0/mul/reg/L1[31].regs/clk
    SLICE_X39Y98         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[31].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDCE (Prop_fdce_C_Q)         0.456     4.298 r  lab_3_i/top_level_0/U0/mul/reg/L1[31].regs/Q_reg/Q
                         net (fo=4, routed)           3.793     8.091    lab_3_i/axi_regmap_0/U0/REG0_IN[31]
    SLICE_X39Y98         LUT4 (Prop_lut4_I2_O)        0.124     8.215 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[31]_INST_0/O
                         net (fo=1, routed)           4.660    12.875    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X34Y97         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.481    12.660    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism              0.000    12.660    
                         clock uncertainty           -3.004     9.656    
    SLICE_X34Y97         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159     9.815    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                          9.815    
                         arrival time                         -12.875    
  -------------------------------------------------------------------
                         slack                                 -3.060    

Slack (VIOLATED) :        -2.957ns  (required time - arrival time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[14].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 0.580ns (7.030%)  route 7.671ns (92.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    4.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         4.318     4.318    lab_3_i/top_level_0/U0/mul/reg/L1[14].regs/clk
    SLICE_X35Y98         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[14].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.456     4.774 r  lab_3_i/top_level_0/U0/mul/reg/L1[14].regs/Q_reg/Q
                         net (fo=3, routed)           3.850     8.623    lab_3_i/axi_regmap_0/U0/REG0_IN[14]
    SLICE_X35Y97         LUT4 (Prop_lut4_I2_O)        0.124     8.747 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[14]_INST_0/O
                         net (fo=1, routed)           3.821    12.568    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X34Y96         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism              0.000    12.659    
                         clock uncertainty           -3.004     9.655    
    SLICE_X34Y96         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044     9.611    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                          9.611    
                         arrival time                         -12.568    
  -------------------------------------------------------------------
                         slack                                 -2.957    

Slack (VIOLATED) :        -2.868ns  (required time - arrival time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[43].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.330ns  (logic 0.642ns (7.707%)  route 7.688ns (92.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         4.148     4.148    lab_3_i/top_level_0/U0/mul/reg/L1[43].regs/clk
    SLICE_X38Y97         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[43].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDCE (Prop_fdce_C_Q)         0.518     4.666 r  lab_3_i/top_level_0/U0/mul/reg/L1[43].regs/Q_reg/Q
                         net (fo=4, routed)           3.667     8.333    lab_3_i/axi_regmap_0/U0/REG1_IN[11]
    SLICE_X35Y96         LUT4 (Prop_lut4_I0_O)        0.124     8.457 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[11]_INST_0/O
                         net (fo=1, routed)           4.022    12.478    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X34Y94         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism              0.000    12.659    
                         clock uncertainty           -3.004     9.655    
    SLICE_X34Y94         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044     9.611    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                          9.611    
                         arrival time                         -12.478    
  -------------------------------------------------------------------
                         slack                                 -2.868    

Slack (VIOLATED) :        -2.767ns  (required time - arrival time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[49].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.739ns  (logic 0.580ns (6.637%)  route 8.159ns (93.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         3.842     3.842    lab_3_i/top_level_0/U0/mul/reg/L1[49].regs/clk
    SLICE_X39Y98         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[49].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDCE (Prop_fdce_C_Q)         0.456     4.298 r  lab_3_i/top_level_0/U0/mul/reg/L1[49].regs/Q_reg/Q
                         net (fo=4, routed)           4.007     8.305    lab_3_i/axi_regmap_0/U0/REG1_IN[17]
    SLICE_X36Y99         LUT4 (Prop_lut4_I0_O)        0.124     8.429 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[17]_INST_0/O
                         net (fo=1, routed)           4.152    12.580    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X34Y95         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism              0.000    12.659    
                         clock uncertainty           -3.004     9.655    
    SLICE_X34Y95         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159     9.814    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                          9.814    
                         arrival time                         -12.580    
  -------------------------------------------------------------------
                         slack                                 -2.767    

Slack (VIOLATED) :        -2.763ns  (required time - arrival time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[16].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.212ns  (logic 0.642ns (7.818%)  route 7.570ns (92.182%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    4.187ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         4.187     4.187    lab_3_i/top_level_0/U0/mul/reg/L1[16].regs/clk
    SLICE_X36Y98         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[16].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.518     4.705 r  lab_3_i/top_level_0/U0/mul/reg/L1[16].regs/Q_reg/Q
                         net (fo=3, routed)           3.819     8.525    lab_3_i/axi_regmap_0/U0/REG0_IN[16]
    SLICE_X36Y98         LUT4 (Prop_lut4_I2_O)        0.124     8.649 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[16]_INST_0/O
                         net (fo=1, routed)           3.750    12.399    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X34Y95         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism              0.000    12.659    
                         clock uncertainty           -3.004     9.655    
    SLICE_X34Y95         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019     9.636    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                          9.636    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                 -2.763    

Slack (VIOLATED) :        -2.725ns  (required time - arrival time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[50].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.554ns  (logic 0.718ns (8.394%)  route 7.836ns (91.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         3.842     3.842    lab_3_i/top_level_0/U0/mul/reg/L1[50].regs/clk
    SLICE_X39Y98         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[50].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDCE (Prop_fdce_C_Q)         0.419     4.261 r  lab_3_i/top_level_0/U0/mul/reg/L1[50].regs/Q_reg/Q
                         net (fo=3, routed)           3.594     7.855    lab_3_i/axi_regmap_0/U0/REG1_IN[18]
    SLICE_X36Y97         LUT4 (Prop_lut4_I0_O)        0.299     8.154 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[18]_INST_0/O
                         net (fo=1, routed)           4.241    12.395    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X30Y95         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism              0.000    12.704    
                         clock uncertainty           -3.004     9.700    
    SLICE_X30Y95         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030     9.670    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                          9.670    
                         arrival time                         -12.395    
  -------------------------------------------------------------------
                         slack                                 -2.725    

Slack (VIOLATED) :        -2.674ns  (required time - arrival time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[33].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.674ns  (logic 0.580ns (6.687%)  route 8.094ns (93.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         3.681     3.681    lab_3_i/top_level_0/U0/mul/reg/L1[33].regs/clk
    SLICE_X37Y92         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[33].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDCE (Prop_fdce_C_Q)         0.456     4.137 r  lab_3_i/top_level_0/U0/mul/reg/L1[33].regs/Q_reg/Q
                         net (fo=4, routed)           4.041     8.178    lab_3_i/axi_regmap_0/U0/REG1_IN[1]
    SLICE_X35Y92         LUT4 (Prop_lut4_I0_O)        0.124     8.302 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[1]_INST_0/O
                         net (fo=1, routed)           4.053    12.354    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X30Y93         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism              0.000    12.704    
                         clock uncertainty           -3.004     9.700    
    SLICE_X30Y93         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019     9.681    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                          9.681    
                         arrival time                         -12.354    
  -------------------------------------------------------------------
                         slack                                 -2.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[47].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.186ns (4.563%)  route 3.891ns (95.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         0.730     0.730    lab_3_i/top_level_0/U0/mul/reg/L1[47].regs/clk
    SLICE_X40Y98         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[47].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDCE (Prop_fdce_C_Q)         0.141     0.871 r  lab_3_i/top_level_0/U0/mul/reg/L1[47].regs/Q_reg/Q
                         net (fo=4, routed)           1.817     2.688    lab_3_i/axi_regmap_0/U0/REG1_IN[15]
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.045     2.733 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[15]_INST_0/O
                         net (fo=1, routed)           2.074     4.807    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X34Y95         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.825     1.191    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism              0.000     1.191    
                         clock uncertainty            3.004     4.195    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     4.310    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -4.310    
                         arrival time                           4.807    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[48].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.227ns (5.558%)  route 3.857ns (94.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         0.730     0.730    lab_3_i/top_level_0/U0/mul/reg/L1[48].regs/clk
    SLICE_X40Y98         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[48].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDCE (Prop_fdce_C_Q)         0.128     0.858 r  lab_3_i/top_level_0/U0/mul/reg/L1[48].regs/Q_reg/Q
                         net (fo=3, routed)           1.866     2.724    lab_3_i/axi_regmap_0/U0/REG1_IN[16]
    SLICE_X36Y98         LUT4 (Prop_lut4_I0_O)        0.099     2.823 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[16]_INST_0/O
                         net (fo=1, routed)           1.991     4.814    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X34Y95         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.825     1.191    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism              0.000     1.191    
                         clock uncertainty            3.004     4.195    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     4.304    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -4.304    
                         arrival time                           4.814    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[25].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.209ns (5.166%)  route 3.837ns (94.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         0.939     0.939    lab_3_i/top_level_0/U0/mul/reg/L1[25].regs/clk
    SLICE_X34Y101        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[25].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.164     1.103 r  lab_3_i/top_level_0/U0/mul/reg/L1[25].regs/Q_reg/Q
                         net (fo=4, routed)           1.942     3.044    lab_3_i/axi_regmap_0/U0/REG0_IN[25]
    SLICE_X34Y101        LUT4 (Prop_lut4_I2_O)        0.045     3.089 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[25]_INST_0/O
                         net (fo=1, routed)           1.895     4.985    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X34Y98         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.826     1.192    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism              0.000     1.192    
                         clock uncertainty            3.004     4.196    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     4.311    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -4.311    
                         arrival time                           4.985    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[54].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.186ns (4.593%)  route 3.863ns (95.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         0.956     0.956    lab_3_i/top_level_0/U0/mul/reg/L1[54].regs/clk
    SLICE_X37Y101        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[54].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDCE (Prop_fdce_C_Q)         0.141     1.097 r  lab_3_i/top_level_0/U0/mul/reg/L1[54].regs/Q_reg/Q
                         net (fo=3, routed)           1.939     3.036    lab_3_i/axi_regmap_0/U0/REG1_IN[22]
    SLICE_X36Y101        LUT4 (Prop_lut4_I0_O)        0.045     3.081 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[22]_INST_0/O
                         net (fo=1, routed)           1.925     5.006    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X34Y96         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.825     1.191    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism              0.000     1.191    
                         clock uncertainty            3.004     4.195    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     4.310    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -4.310    
                         arrival time                           5.006    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[28].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.186ns (4.579%)  route 3.876ns (95.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         0.956     0.956    lab_3_i/top_level_0/U0/mul/reg/L1[28].regs/clk
    SLICE_X37Y101        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[28].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDCE (Prop_fdce_C_Q)         0.141     1.097 r  lab_3_i/top_level_0/U0/mul/reg/L1[28].regs/Q_reg/Q
                         net (fo=3, routed)           1.900     2.997    lab_3_i/axi_regmap_0/U0/REG0_IN[28]
    SLICE_X37Y101        LUT4 (Prop_lut4_I2_O)        0.045     3.042 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[28]_INST_0/O
                         net (fo=1, routed)           1.976     5.018    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X34Y97         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.826     1.192    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism              0.000     1.192    
                         clock uncertainty            3.004     4.196    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     4.311    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -4.311    
                         arrival time                           5.018    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[26].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.209ns (4.992%)  route 3.978ns (95.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         0.939     0.939    lab_3_i/top_level_0/U0/mul/reg/L1[26].regs/clk
    SLICE_X34Y101        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[26].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.164     1.103 r  lab_3_i/top_level_0/U0/mul/reg/L1[26].regs/Q_reg/Q
                         net (fo=3, routed)           1.922     3.024    lab_3_i/axi_regmap_0/U0/REG0_IN[26]
    SLICE_X34Y101        LUT4 (Prop_lut4_I2_O)        0.045     3.069 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[26]_INST_0/O
                         net (fo=1, routed)           2.056     5.125    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X30Y95         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism              0.000     1.210    
                         clock uncertainty            3.004     4.214    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     4.397    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -4.397    
                         arrival time                           5.125    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[27].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.186ns (4.559%)  route 3.894ns (95.441%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         0.956     0.956    lab_3_i/top_level_0/U0/mul/reg/L1[27].regs/clk
    SLICE_X37Y101        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[27].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDCE (Prop_fdce_C_Q)         0.141     1.097 r  lab_3_i/top_level_0/U0/mul/reg/L1[27].regs/Q_reg/Q
                         net (fo=4, routed)           1.832     2.930    lab_3_i/axi_regmap_0/U0/REG0_IN[27]
    SLICE_X37Y101        LUT4 (Prop_lut4_I2_O)        0.045     2.975 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[27]_INST_0/O
                         net (fo=1, routed)           2.061     5.036    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X34Y98         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.826     1.192    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism              0.000     1.192    
                         clock uncertainty            3.004     4.196    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     4.305    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -4.305    
                         arrival time                           5.036    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[24].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.186ns (4.432%)  route 4.010ns (95.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         0.939     0.939    lab_3_i/top_level_0/U0/mul/reg/L1[24].regs/clk
    SLICE_X35Y101        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[24].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDCE (Prop_fdce_C_Q)         0.141     1.080 r  lab_3_i/top_level_0/U0/mul/reg/L1[24].regs/Q_reg/Q
                         net (fo=3, routed)           1.932     3.012    lab_3_i/axi_regmap_0/U0/REG0_IN[24]
    SLICE_X35Y101        LUT4 (Prop_lut4_I2_O)        0.045     3.057 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[24]_INST_0/O
                         net (fo=1, routed)           2.078     5.135    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X34Y96         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.825     1.191    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism              0.000     1.191    
                         clock uncertainty            3.004     4.195    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     4.378    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -4.378    
                         arrival time                           5.135    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[23].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.186ns (4.451%)  route 3.993ns (95.549%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         0.939     0.939    lab_3_i/top_level_0/U0/mul/reg/L1[23].regs/clk
    SLICE_X35Y101        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[23].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDCE (Prop_fdce_C_Q)         0.141     1.080 r  lab_3_i/top_level_0/U0/mul/reg/L1[23].regs/Q_reg/Q
                         net (fo=4, routed)           1.797     2.876    lab_3_i/axi_regmap_0/U0/REG0_IN[23]
    SLICE_X35Y101        LUT4 (Prop_lut4_I2_O)        0.045     2.921 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[23]_INST_0/O
                         net (fo=1, routed)           2.196     5.118    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X34Y96         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.825     1.191    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism              0.000     1.191    
                         clock uncertainty            3.004     4.195    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     4.304    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -4.304    
                         arrival time                           5.118    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 lab_3_i/top_level_0/U0/mul/reg/L1[52].regs/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.246ns (5.989%)  route 3.862ns (94.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.033     1.033    lab_3_i/top_level_0/U0/mul/reg/L1[52].regs/clk
    SLICE_X38Y100        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[52].regs/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDCE (Prop_fdce_C_Q)         0.148     1.181 r  lab_3_i/top_level_0/U0/mul/reg/L1[52].regs/Q_reg/Q
                         net (fo=3, routed)           1.790     2.970    lab_3_i/axi_regmap_0/U0/REG1_IN[20]
    SLICE_X38Y100        LUT4 (Prop_lut4_I0_O)        0.098     3.068 r  lab_3_i/axi_regmap_0/U0/S_AXI_RDATA[20]_INST_0/O
                         net (fo=1, routed)           2.072     5.140    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X30Y95         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism              0.000     1.210    
                         clock uncertainty            3.004     4.214    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     4.323    lab_3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -4.323    
                         arrival time                           5.140    
  -------------------------------------------------------------------
                         slack                                  0.817    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :           64  Failing Endpoints,  Worst Slack       -2.521ns,  Total Violation     -126.596ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.521ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/c/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        8.535ns  (logic 0.718ns (8.412%)  route 7.817ns (91.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.488ns = ( 202.488 - 200.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 192.946 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652   192.946    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.419   193.365 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         4.779   198.144    lab_3_i/top_level_0/U0/mul/c/rst
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.299   198.443 r  lab_3_i/top_level_0/U0/mul/c/count[31]_i_1/O
                         net (fo=32, routed)          3.039   201.481    lab_3_i/top_level_0/U0/mul/c/count[31]_i_1_n_0
    SLICE_X34Y89         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         2.488   202.488    lab_3_i/top_level_0/U0/mul/c/clk
    SLICE_X34Y89         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[17]/C
                         clock pessimism              0.000   202.488    
                         clock uncertainty           -3.004   199.484    
    SLICE_X34Y89         FDRE (Setup_fdre_C_R)       -0.524   198.960    lab_3_i/top_level_0/U0/mul/c/count_reg[17]
  -------------------------------------------------------------------
                         required time                        198.960    
                         arrival time                        -201.481    
  -------------------------------------------------------------------
                         slack                                 -2.521    

Slack (VIOLATED) :        -2.521ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/c/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        8.535ns  (logic 0.718ns (8.412%)  route 7.817ns (91.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.488ns = ( 202.488 - 200.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 192.946 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652   192.946    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.419   193.365 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         4.779   198.144    lab_3_i/top_level_0/U0/mul/c/rst
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.299   198.443 r  lab_3_i/top_level_0/U0/mul/c/count[31]_i_1/O
                         net (fo=32, routed)          3.039   201.481    lab_3_i/top_level_0/U0/mul/c/count[31]_i_1_n_0
    SLICE_X34Y89         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         2.488   202.488    lab_3_i/top_level_0/U0/mul/c/clk
    SLICE_X34Y89         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[18]/C
                         clock pessimism              0.000   202.488    
                         clock uncertainty           -3.004   199.484    
    SLICE_X34Y89         FDRE (Setup_fdre_C_R)       -0.524   198.960    lab_3_i/top_level_0/U0/mul/c/count_reg[18]
  -------------------------------------------------------------------
                         required time                        198.960    
                         arrival time                        -201.481    
  -------------------------------------------------------------------
                         slack                                 -2.521    

Slack (VIOLATED) :        -2.521ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/c/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        8.535ns  (logic 0.718ns (8.412%)  route 7.817ns (91.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.488ns = ( 202.488 - 200.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 192.946 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652   192.946    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.419   193.365 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         4.779   198.144    lab_3_i/top_level_0/U0/mul/c/rst
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.299   198.443 r  lab_3_i/top_level_0/U0/mul/c/count[31]_i_1/O
                         net (fo=32, routed)          3.039   201.481    lab_3_i/top_level_0/U0/mul/c/count[31]_i_1_n_0
    SLICE_X34Y89         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         2.488   202.488    lab_3_i/top_level_0/U0/mul/c/clk
    SLICE_X34Y89         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[19]/C
                         clock pessimism              0.000   202.488    
                         clock uncertainty           -3.004   199.484    
    SLICE_X34Y89         FDRE (Setup_fdre_C_R)       -0.524   198.960    lab_3_i/top_level_0/U0/mul/c/count_reg[19]
  -------------------------------------------------------------------
                         required time                        198.960    
                         arrival time                        -201.481    
  -------------------------------------------------------------------
                         slack                                 -2.521    

Slack (VIOLATED) :        -2.521ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/c/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        8.535ns  (logic 0.718ns (8.412%)  route 7.817ns (91.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.488ns = ( 202.488 - 200.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 192.946 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652   192.946    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.419   193.365 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         4.779   198.144    lab_3_i/top_level_0/U0/mul/c/rst
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.299   198.443 r  lab_3_i/top_level_0/U0/mul/c/count[31]_i_1/O
                         net (fo=32, routed)          3.039   201.481    lab_3_i/top_level_0/U0/mul/c/count[31]_i_1_n_0
    SLICE_X34Y89         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         2.488   202.488    lab_3_i/top_level_0/U0/mul/c/clk
    SLICE_X34Y89         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[20]/C
                         clock pessimism              0.000   202.488    
                         clock uncertainty           -3.004   199.484    
    SLICE_X34Y89         FDRE (Setup_fdre_C_R)       -0.524   198.960    lab_3_i/top_level_0/U0/mul/c/count_reg[20]
  -------------------------------------------------------------------
                         required time                        198.960    
                         arrival time                        -201.481    
  -------------------------------------------------------------------
                         slack                                 -2.521    

Slack (VIOLATED) :        -2.459ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/c/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        8.851ns  (logic 0.718ns (8.112%)  route 8.133ns (91.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 202.866 - 200.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 192.946 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652   192.946    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.419   193.365 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         4.779   198.144    lab_3_i/top_level_0/U0/mul/c/rst
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.299   198.443 r  lab_3_i/top_level_0/U0/mul/c/count[31]_i_1/O
                         net (fo=32, routed)          3.354   201.797    lab_3_i/top_level_0/U0/mul/c/count[31]_i_1_n_0
    SLICE_X34Y88         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         2.866   202.866    lab_3_i/top_level_0/U0/mul/c/clk
    SLICE_X34Y88         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[13]/C
                         clock pessimism              0.000   202.866    
                         clock uncertainty           -3.004   199.862    
    SLICE_X34Y88         FDRE (Setup_fdre_C_R)       -0.524   199.338    lab_3_i/top_level_0/U0/mul/c/count_reg[13]
  -------------------------------------------------------------------
                         required time                        199.338    
                         arrival time                        -201.797    
  -------------------------------------------------------------------
                         slack                                 -2.459    

Slack (VIOLATED) :        -2.459ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/c/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        8.851ns  (logic 0.718ns (8.112%)  route 8.133ns (91.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 202.866 - 200.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 192.946 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652   192.946    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.419   193.365 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         4.779   198.144    lab_3_i/top_level_0/U0/mul/c/rst
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.299   198.443 r  lab_3_i/top_level_0/U0/mul/c/count[31]_i_1/O
                         net (fo=32, routed)          3.354   201.797    lab_3_i/top_level_0/U0/mul/c/count[31]_i_1_n_0
    SLICE_X34Y88         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         2.866   202.866    lab_3_i/top_level_0/U0/mul/c/clk
    SLICE_X34Y88         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[14]/C
                         clock pessimism              0.000   202.866    
                         clock uncertainty           -3.004   199.862    
    SLICE_X34Y88         FDRE (Setup_fdre_C_R)       -0.524   199.338    lab_3_i/top_level_0/U0/mul/c/count_reg[14]
  -------------------------------------------------------------------
                         required time                        199.338    
                         arrival time                        -201.797    
  -------------------------------------------------------------------
                         slack                                 -2.459    

Slack (VIOLATED) :        -2.459ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/c/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        8.851ns  (logic 0.718ns (8.112%)  route 8.133ns (91.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 202.866 - 200.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 192.946 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652   192.946    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.419   193.365 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         4.779   198.144    lab_3_i/top_level_0/U0/mul/c/rst
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.299   198.443 r  lab_3_i/top_level_0/U0/mul/c/count[31]_i_1/O
                         net (fo=32, routed)          3.354   201.797    lab_3_i/top_level_0/U0/mul/c/count[31]_i_1_n_0
    SLICE_X34Y88         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         2.866   202.866    lab_3_i/top_level_0/U0/mul/c/clk
    SLICE_X34Y88         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[15]/C
                         clock pessimism              0.000   202.866    
                         clock uncertainty           -3.004   199.862    
    SLICE_X34Y88         FDRE (Setup_fdre_C_R)       -0.524   199.338    lab_3_i/top_level_0/U0/mul/c/count_reg[15]
  -------------------------------------------------------------------
                         required time                        199.338    
                         arrival time                        -201.797    
  -------------------------------------------------------------------
                         slack                                 -2.459    

Slack (VIOLATED) :        -2.459ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/c/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        8.851ns  (logic 0.718ns (8.112%)  route 8.133ns (91.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 202.866 - 200.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 192.946 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652   192.946    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.419   193.365 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         4.779   198.144    lab_3_i/top_level_0/U0/mul/c/rst
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.299   198.443 r  lab_3_i/top_level_0/U0/mul/c/count[31]_i_1/O
                         net (fo=32, routed)          3.354   201.797    lab_3_i/top_level_0/U0/mul/c/count[31]_i_1_n_0
    SLICE_X34Y88         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         2.866   202.866    lab_3_i/top_level_0/U0/mul/c/clk
    SLICE_X34Y88         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[16]/C
                         clock pessimism              0.000   202.866    
                         clock uncertainty           -3.004   199.862    
    SLICE_X34Y88         FDRE (Setup_fdre_C_R)       -0.524   199.338    lab_3_i/top_level_0/U0/mul/c/count_reg[16]
  -------------------------------------------------------------------
                         required time                        199.338    
                         arrival time                        -201.797    
  -------------------------------------------------------------------
                         slack                                 -2.459    

Slack (VIOLATED) :        -2.403ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/c/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        8.674ns  (logic 0.718ns (8.278%)  route 7.956ns (91.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 202.745 - 200.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 192.946 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652   192.946    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.419   193.365 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         4.779   198.144    lab_3_i/top_level_0/U0/mul/c/rst
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.299   198.443 r  lab_3_i/top_level_0/U0/mul/c/count[31]_i_1/O
                         net (fo=32, routed)          3.177   201.620    lab_3_i/top_level_0/U0/mul/c/count[31]_i_1_n_0
    SLICE_X34Y90         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         2.745   202.745    lab_3_i/top_level_0/U0/mul/c/clk
    SLICE_X34Y90         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[21]/C
                         clock pessimism              0.000   202.745    
                         clock uncertainty           -3.004   199.741    
    SLICE_X34Y90         FDRE (Setup_fdre_C_R)       -0.524   199.217    lab_3_i/top_level_0/U0/mul/c/count_reg[21]
  -------------------------------------------------------------------
                         required time                        199.217    
                         arrival time                        -201.620    
  -------------------------------------------------------------------
                         slack                                 -2.403    

Slack (VIOLATED) :        -2.403ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/c/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        8.674ns  (logic 0.718ns (8.278%)  route 7.956ns (91.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 202.745 - 200.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 192.946 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652   192.946    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.419   193.365 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         4.779   198.144    lab_3_i/top_level_0/U0/mul/c/rst
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.299   198.443 r  lab_3_i/top_level_0/U0/mul/c/count[31]_i_1/O
                         net (fo=32, routed)          3.177   201.620    lab_3_i/top_level_0/U0/mul/c/count[31]_i_1_n_0
    SLICE_X34Y90         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         2.745   202.745    lab_3_i/top_level_0/U0/mul/c/clk
    SLICE_X34Y90         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[22]/C
                         clock pessimism              0.000   202.745    
                         clock uncertainty           -3.004   199.741    
    SLICE_X34Y90         FDRE (Setup_fdre_C_R)       -0.524   199.217    lab_3_i/top_level_0/U0/mul/c/count_reg[22]
  -------------------------------------------------------------------
                         required time                        199.217    
                         arrival time                        -201.620    
  -------------------------------------------------------------------
                         slack                                 -2.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/c/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.227ns (5.448%)  route 3.940ns (94.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         2.499     3.521    lab_3_i/top_level_0/U0/mul/c/rst
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.099     3.620 r  lab_3_i/top_level_0/U0/mul/c/count[31]_i_1/O
                         net (fo=32, routed)          1.441     5.060    lab_3_i/top_level_0/U0/mul/c/count[31]_i_1_n_0
    SLICE_X34Y86         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.884     1.884    lab_3_i/top_level_0/U0/mul/c/clk
    SLICE_X34Y86         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[5]/C
                         clock pessimism              0.000     1.884    
                         clock uncertainty            3.004     4.888    
    SLICE_X34Y86         FDRE (Hold_fdre_C_R)         0.009     4.897    lab_3_i/top_level_0/U0/mul/c/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.897    
                         arrival time                           5.060    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/c/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.227ns (5.448%)  route 3.940ns (94.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         2.499     3.521    lab_3_i/top_level_0/U0/mul/c/rst
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.099     3.620 r  lab_3_i/top_level_0/U0/mul/c/count[31]_i_1/O
                         net (fo=32, routed)          1.441     5.060    lab_3_i/top_level_0/U0/mul/c/count[31]_i_1_n_0
    SLICE_X34Y86         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.884     1.884    lab_3_i/top_level_0/U0/mul/c/clk
    SLICE_X34Y86         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[6]/C
                         clock pessimism              0.000     1.884    
                         clock uncertainty            3.004     4.888    
    SLICE_X34Y86         FDRE (Hold_fdre_C_R)         0.009     4.897    lab_3_i/top_level_0/U0/mul/c/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.897    
                         arrival time                           5.060    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/c/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.227ns (5.448%)  route 3.940ns (94.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         2.499     3.521    lab_3_i/top_level_0/U0/mul/c/rst
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.099     3.620 r  lab_3_i/top_level_0/U0/mul/c/count[31]_i_1/O
                         net (fo=32, routed)          1.441     5.060    lab_3_i/top_level_0/U0/mul/c/count[31]_i_1_n_0
    SLICE_X34Y86         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.884     1.884    lab_3_i/top_level_0/U0/mul/c/clk
    SLICE_X34Y86         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[7]/C
                         clock pessimism              0.000     1.884    
                         clock uncertainty            3.004     4.888    
    SLICE_X34Y86         FDRE (Hold_fdre_C_R)         0.009     4.897    lab_3_i/top_level_0/U0/mul/c/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.897    
                         arrival time                           5.060    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/c/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.227ns (5.448%)  route 3.940ns (94.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         2.499     3.521    lab_3_i/top_level_0/U0/mul/c/rst
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.099     3.620 r  lab_3_i/top_level_0/U0/mul/c/count[31]_i_1/O
                         net (fo=32, routed)          1.441     5.060    lab_3_i/top_level_0/U0/mul/c/count[31]_i_1_n_0
    SLICE_X34Y86         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.884     1.884    lab_3_i/top_level_0/U0/mul/c/clk
    SLICE_X34Y86         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[8]/C
                         clock pessimism              0.000     1.884    
                         clock uncertainty            3.004     4.888    
    SLICE_X34Y86         FDRE (Hold_fdre_C_R)         0.009     4.897    lab_3_i/top_level_0/U0/mul/c/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.897    
                         arrival time                           5.060    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/c/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.227ns (5.387%)  route 3.987ns (94.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         2.499     3.521    lab_3_i/top_level_0/U0/mul/c/rst
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.099     3.620 r  lab_3_i/top_level_0/U0/mul/c/count[31]_i_1/O
                         net (fo=32, routed)          1.488     5.107    lab_3_i/top_level_0/U0/mul/c/count[31]_i_1_n_0
    SLICE_X34Y85         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.929     1.929    lab_3_i/top_level_0/U0/mul/c/clk
    SLICE_X34Y85         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[1]/C
                         clock pessimism              0.000     1.929    
                         clock uncertainty            3.004     4.933    
    SLICE_X34Y85         FDRE (Hold_fdre_C_R)         0.009     4.942    lab_3_i/top_level_0/U0/mul/c/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.942    
                         arrival time                           5.107    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/c/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.227ns (5.387%)  route 3.987ns (94.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         2.499     3.521    lab_3_i/top_level_0/U0/mul/c/rst
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.099     3.620 r  lab_3_i/top_level_0/U0/mul/c/count[31]_i_1/O
                         net (fo=32, routed)          1.488     5.107    lab_3_i/top_level_0/U0/mul/c/count[31]_i_1_n_0
    SLICE_X34Y85         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.929     1.929    lab_3_i/top_level_0/U0/mul/c/clk
    SLICE_X34Y85         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[2]/C
                         clock pessimism              0.000     1.929    
                         clock uncertainty            3.004     4.933    
    SLICE_X34Y85         FDRE (Hold_fdre_C_R)         0.009     4.942    lab_3_i/top_level_0/U0/mul/c/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.942    
                         arrival time                           5.107    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/c/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.227ns (5.387%)  route 3.987ns (94.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         2.499     3.521    lab_3_i/top_level_0/U0/mul/c/rst
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.099     3.620 r  lab_3_i/top_level_0/U0/mul/c/count[31]_i_1/O
                         net (fo=32, routed)          1.488     5.107    lab_3_i/top_level_0/U0/mul/c/count[31]_i_1_n_0
    SLICE_X34Y85         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.929     1.929    lab_3_i/top_level_0/U0/mul/c/clk
    SLICE_X34Y85         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[3]/C
                         clock pessimism              0.000     1.929    
                         clock uncertainty            3.004     4.933    
    SLICE_X34Y85         FDRE (Hold_fdre_C_R)         0.009     4.942    lab_3_i/top_level_0/U0/mul/c/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.942    
                         arrival time                           5.107    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/c/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.227ns (5.387%)  route 3.987ns (94.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         2.499     3.521    lab_3_i/top_level_0/U0/mul/c/rst
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.099     3.620 r  lab_3_i/top_level_0/U0/mul/c/count[31]_i_1/O
                         net (fo=32, routed)          1.488     5.107    lab_3_i/top_level_0/U0/mul/c/count[31]_i_1_n_0
    SLICE_X34Y85         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.929     1.929    lab_3_i/top_level_0/U0/mul/c/clk
    SLICE_X34Y85         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[4]/C
                         clock pessimism              0.000     1.929    
                         clock uncertainty            3.004     4.933    
    SLICE_X34Y85         FDRE (Hold_fdre_C_R)         0.009     4.942    lab_3_i/top_level_0/U0/mul/c/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.942    
                         arrival time                           5.107    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/c/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.227ns (5.521%)  route 3.885ns (94.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         2.499     3.521    lab_3_i/top_level_0/U0/mul/c/rst
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.099     3.620 r  lab_3_i/top_level_0/U0/mul/c/count[31]_i_1/O
                         net (fo=32, routed)          1.386     5.005    lab_3_i/top_level_0/U0/mul/c/count[31]_i_1_n_0
    SLICE_X34Y87         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.791     1.791    lab_3_i/top_level_0/U0/mul/c/clk
    SLICE_X34Y87         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[10]/C
                         clock pessimism              0.000     1.791    
                         clock uncertainty            3.004     4.795    
    SLICE_X34Y87         FDRE (Hold_fdre_C_R)         0.009     4.804    lab_3_i/top_level_0/U0/mul/c/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.804    
                         arrival time                           5.005    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/c/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.227ns (5.521%)  route 3.885ns (94.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         2.499     3.521    lab_3_i/top_level_0/U0/mul/c/rst
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.099     3.620 r  lab_3_i/top_level_0/U0/mul/c/count[31]_i_1/O
                         net (fo=32, routed)          1.386     5.005    lab_3_i/top_level_0/U0/mul/c/count[31]_i_1_n_0
    SLICE_X34Y87         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.791     1.791    lab_3_i/top_level_0/U0/mul/c/clk
    SLICE_X34Y87         FDRE                                         r  lab_3_i/top_level_0/U0/mul/c/count_reg[11]/C
                         clock pessimism              0.000     1.791    
                         clock uncertainty            3.004     4.795    
    SLICE_X34Y87         FDRE (Hold_fdre_C_R)         0.009     4.804    lab_3_i/top_level_0/U0/mul/c/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.804    
                         arrival time                           5.005    
  -------------------------------------------------------------------
                         slack                                  0.201    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :          166  Failing Endpoints,  Worst Slack       -2.325ns,  Total Violation     -232.735ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.325ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/reg/L1[13].regs/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        9.502ns  (logic 0.419ns (4.409%)  route 9.083ns (95.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.708ns = ( 203.708 - 200.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 192.946 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652   192.946    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.419   193.365 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         9.083   202.448    lab_3_i/top_level_0/U0/mul/reg/L1[13].regs/rst
    SLICE_X35Y98         FDCE                                         f  lab_3_i/top_level_0/U0/mul/reg/L1[13].regs/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         3.708   203.708    lab_3_i/top_level_0/U0/mul/reg/L1[13].regs/clk
    SLICE_X35Y98         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[13].regs/Q_reg/C
                         clock pessimism              0.000   203.708    
                         clock uncertainty           -3.004   200.704    
    SLICE_X35Y98         FDCE (Recov_fdce_C_CLR)     -0.580   200.124    lab_3_i/top_level_0/U0/mul/reg/L1[13].regs/Q_reg
  -------------------------------------------------------------------
                         required time                        200.124    
                         arrival time                        -202.448    
  -------------------------------------------------------------------
                         slack                                 -2.325    

Slack (VIOLATED) :        -2.325ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/reg/L1[14].regs/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        9.502ns  (logic 0.419ns (4.409%)  route 9.083ns (95.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.708ns = ( 203.708 - 200.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 192.946 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652   192.946    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.419   193.365 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         9.083   202.448    lab_3_i/top_level_0/U0/mul/reg/L1[14].regs/rst
    SLICE_X35Y98         FDCE                                         f  lab_3_i/top_level_0/U0/mul/reg/L1[14].regs/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         3.708   203.708    lab_3_i/top_level_0/U0/mul/reg/L1[14].regs/clk
    SLICE_X35Y98         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[14].regs/Q_reg/C
                         clock pessimism              0.000   203.708    
                         clock uncertainty           -3.004   200.704    
    SLICE_X35Y98         FDCE (Recov_fdce_C_CLR)     -0.580   200.124    lab_3_i/top_level_0/U0/mul/reg/L1[14].regs/Q_reg
  -------------------------------------------------------------------
                         required time                        200.124    
                         arrival time                        -202.448    
  -------------------------------------------------------------------
                         slack                                 -2.325    

Slack (VIOLATED) :        -2.219ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/reg/L1[15].regs/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        9.378ns  (logic 0.419ns (4.468%)  route 8.959ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 203.603 - 200.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 192.946 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652   192.946    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.419   193.365 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         8.959   202.324    lab_3_i/top_level_0/U0/mul/reg/L1[15].regs/rst
    SLICE_X36Y98         FDCE                                         f  lab_3_i/top_level_0/U0/mul/reg/L1[15].regs/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         3.603   203.603    lab_3_i/top_level_0/U0/mul/reg/L1[15].regs/clk
    SLICE_X36Y98         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[15].regs/Q_reg/C
                         clock pessimism              0.000   203.603    
                         clock uncertainty           -3.004   200.600    
    SLICE_X36Y98         FDCE (Recov_fdce_C_CLR)     -0.494   200.105    lab_3_i/top_level_0/U0/mul/reg/L1[15].regs/Q_reg
  -------------------------------------------------------------------
                         required time                        200.105    
                         arrival time                        -202.324    
  -------------------------------------------------------------------
                         slack                                 -2.219    

Slack (VIOLATED) :        -2.219ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/reg/L1[16].regs/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        9.378ns  (logic 0.419ns (4.468%)  route 8.959ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 203.603 - 200.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 192.946 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652   192.946    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.419   193.365 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         8.959   202.324    lab_3_i/top_level_0/U0/mul/reg/L1[16].regs/rst
    SLICE_X36Y98         FDCE                                         f  lab_3_i/top_level_0/U0/mul/reg/L1[16].regs/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         3.603   203.603    lab_3_i/top_level_0/U0/mul/reg/L1[16].regs/clk
    SLICE_X36Y98         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[16].regs/Q_reg/C
                         clock pessimism              0.000   203.603    
                         clock uncertainty           -3.004   200.600    
    SLICE_X36Y98         FDCE (Recov_fdce_C_CLR)     -0.494   200.105    lab_3_i/top_level_0/U0/mul/reg/L1[16].regs/Q_reg
  -------------------------------------------------------------------
                         required time                        200.105    
                         arrival time                        -202.324    
  -------------------------------------------------------------------
                         slack                                 -2.219    

Slack (VIOLATED) :        -2.117ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[13].regs/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        9.152ns  (logic 0.419ns (4.578%)  route 8.733ns (95.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 203.565 - 200.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 192.946 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652   192.946    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.419   193.365 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         8.733   202.098    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[13].regs/rst
    SLICE_X39Y97         FDCE                                         f  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[13].regs/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         3.565   203.565    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[13].regs/clk
    SLICE_X39Y97         FDCE                                         r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[13].regs/Q_reg/C
                         clock pessimism              0.000   203.565    
                         clock uncertainty           -3.004   200.561    
    SLICE_X39Y97         FDCE (Recov_fdce_C_CLR)     -0.580   199.981    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[13].regs/Q_reg
  -------------------------------------------------------------------
                         required time                        199.981    
                         arrival time                        -202.098    
  -------------------------------------------------------------------
                         slack                                 -2.117    

Slack (VIOLATED) :        -2.117ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[31].regs/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        9.152ns  (logic 0.419ns (4.578%)  route 8.733ns (95.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 203.565 - 200.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 192.946 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652   192.946    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.419   193.365 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         8.733   202.098    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[31].regs/rst
    SLICE_X39Y97         FDCE                                         f  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[31].regs/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         3.565   203.565    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[31].regs/clk
    SLICE_X39Y97         FDCE                                         r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[31].regs/Q_reg/C
                         clock pessimism              0.000   203.565    
                         clock uncertainty           -3.004   200.561    
    SLICE_X39Y97         FDCE (Recov_fdce_C_CLR)     -0.580   199.981    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[31].regs/Q_reg
  -------------------------------------------------------------------
                         required time                        199.981    
                         arrival time                        -202.098    
  -------------------------------------------------------------------
                         slack                                 -2.117    

Slack (VIOLATED) :        -2.117ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[45].regs/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        9.152ns  (logic 0.419ns (4.578%)  route 8.733ns (95.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 203.565 - 200.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 192.946 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652   192.946    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.419   193.365 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         8.733   202.098    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[45].regs/rst
    SLICE_X39Y97         FDCE                                         f  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[45].regs/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         3.565   203.565    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[45].regs/clk
    SLICE_X39Y97         FDCE                                         r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[45].regs/Q_reg/C
                         clock pessimism              0.000   203.565    
                         clock uncertainty           -3.004   200.561    
    SLICE_X39Y97         FDCE (Recov_fdce_C_CLR)     -0.580   199.981    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[45].regs/Q_reg
  -------------------------------------------------------------------
                         required time                        199.981    
                         arrival time                        -202.098    
  -------------------------------------------------------------------
                         slack                                 -2.117    

Slack (VIOLATED) :        -2.018ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[48].regs/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        8.875ns  (logic 0.419ns (4.721%)  route 8.456ns (95.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.386ns = ( 203.386 - 200.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 192.946 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652   192.946    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.419   193.365 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         8.456   201.821    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[48].regs/rst
    SLICE_X41Y99         FDCE                                         f  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[48].regs/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         3.386   203.386    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[48].regs/clk
    SLICE_X41Y99         FDCE                                         r  lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[48].regs/Q_reg/C
                         clock pessimism              0.000   203.386    
                         clock uncertainty           -3.004   200.382    
    SLICE_X41Y99         FDCE (Recov_fdce_C_CLR)     -0.580   199.802    lab_3_i/top_level_0/U0/mul/multiplicand_reg/sample_reg/L1[48].regs/Q_reg
  -------------------------------------------------------------------
                         required time                        199.802    
                         arrival time                        -201.821    
  -------------------------------------------------------------------
                         slack                                 -2.018    

Slack (VIOLATED) :        -1.966ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/reg/L1[32].regs/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        8.589ns  (logic 0.419ns (4.878%)  route 8.170ns (95.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 203.154 - 200.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 192.946 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652   192.946    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.419   193.365 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         8.170   201.535    lab_3_i/top_level_0/U0/mul/reg/L1[32].regs/rst
    SLICE_X37Y92         FDCE                                         f  lab_3_i/top_level_0/U0/mul/reg/L1[32].regs/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         3.154   203.154    lab_3_i/top_level_0/U0/mul/reg/L1[32].regs/clk
    SLICE_X37Y92         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[32].regs/Q_reg/C
                         clock pessimism              0.000   203.154    
                         clock uncertainty           -3.004   200.150    
    SLICE_X37Y92         FDCE (Recov_fdce_C_CLR)     -0.580   199.570    lab_3_i/top_level_0/U0/mul/reg/L1[32].regs/Q_reg
  -------------------------------------------------------------------
                         required time                        199.570    
                         arrival time                        -201.535    
  -------------------------------------------------------------------
                         slack                                 -1.966    

Slack (VIOLATED) :        -1.966ns  (required time - arrival time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/reg/L1[33].regs/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@200.000ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        8.589ns  (logic 0.419ns (4.878%)  route 8.170ns (95.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 203.154 - 200.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 192.946 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652   192.946    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.419   193.365 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         8.170   201.535    lab_3_i/top_level_0/U0/mul/reg/L1[33].regs/rst
    SLICE_X37Y92         FDCE                                         f  lab_3_i/top_level_0/U0/mul/reg/L1[33].regs/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         3.154   203.154    lab_3_i/top_level_0/U0/mul/reg/L1[33].regs/clk
    SLICE_X37Y92         FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[33].regs/Q_reg/C
                         clock pessimism              0.000   203.154    
                         clock uncertainty           -3.004   200.150    
    SLICE_X37Y92         FDCE (Recov_fdce_C_CLR)     -0.580   199.570    lab_3_i/top_level_0/U0/mul/reg/L1[33].regs/Q_reg
  -------------------------------------------------------------------
                         required time                        199.570    
                         arrival time                        -201.535    
  -------------------------------------------------------------------
                         slack                                 -1.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/reg/L1[23].regs/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 0.128ns (4.042%)  route 3.039ns (95.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         3.039     4.060    lab_3_i/top_level_0/U0/mul/reg/L1[23].regs/rst
    SLICE_X35Y101        FDCE                                         f  lab_3_i/top_level_0/U0/mul/reg/L1[23].regs/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.075     1.075    lab_3_i/top_level_0/U0/mul/reg/L1[23].regs/clk
    SLICE_X35Y101        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[23].regs/Q_reg/C
                         clock pessimism              0.000     1.075    
                         clock uncertainty            3.004     4.079    
    SLICE_X35Y101        FDCE (Remov_fdce_C_CLR)     -0.146     3.933    lab_3_i/top_level_0/U0/mul/reg/L1[23].regs/Q_reg
  -------------------------------------------------------------------
                         required time                         -3.933    
                         arrival time                           4.060    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/reg/L1[24].regs/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 0.128ns (4.042%)  route 3.039ns (95.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         3.039     4.060    lab_3_i/top_level_0/U0/mul/reg/L1[24].regs/rst
    SLICE_X35Y101        FDCE                                         f  lab_3_i/top_level_0/U0/mul/reg/L1[24].regs/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.075     1.075    lab_3_i/top_level_0/U0/mul/reg/L1[24].regs/clk
    SLICE_X35Y101        FDCE                                         r  lab_3_i/top_level_0/U0/mul/reg/L1[24].regs/Q_reg/C
                         clock pessimism              0.000     1.075    
                         clock uncertainty            3.004     4.079    
    SLICE_X35Y101        FDCE (Remov_fdce_C_CLR)     -0.146     3.933    lab_3_i/top_level_0/U0/mul/reg/L1[24].regs/Q_reg
  -------------------------------------------------------------------
                         required time                         -3.933    
                         arrival time                           4.060    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[19].regs_1/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.128ns (4.050%)  route 3.032ns (95.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         3.032     4.054    lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[19].regs_1/rst
    SLICE_X35Y103        FDCE                                         f  lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[19].regs_1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.067     1.067    lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[19].regs_1/clk
    SLICE_X35Y103        FDCE                                         r  lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[19].regs_1/Q_reg/C
                         clock pessimism              0.000     1.067    
                         clock uncertainty            3.004     4.071    
    SLICE_X35Y103        FDCE (Remov_fdce_C_CLR)     -0.146     3.925    lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[19].regs_1/Q_reg
  -------------------------------------------------------------------
                         required time                         -3.925    
                         arrival time                           4.054    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[26].regs_1/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.128ns (4.050%)  route 3.032ns (95.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         3.032     4.054    lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[26].regs_1/rst
    SLICE_X35Y103        FDCE                                         f  lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[26].regs_1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.067     1.067    lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[26].regs_1/clk
    SLICE_X35Y103        FDCE                                         r  lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[26].regs_1/Q_reg/C
                         clock pessimism              0.000     1.067    
                         clock uncertainty            3.004     4.071    
    SLICE_X35Y103        FDCE (Remov_fdce_C_CLR)     -0.146     3.925    lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[26].regs_1/Q_reg
  -------------------------------------------------------------------
                         required time                         -3.925    
                         arrival time                           4.054    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[27].regs_1/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.128ns (4.050%)  route 3.032ns (95.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         3.032     4.054    lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[27].regs_1/rst
    SLICE_X35Y103        FDCE                                         f  lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[27].regs_1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.067     1.067    lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[27].regs_1/clk
    SLICE_X35Y103        FDCE                                         r  lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[27].regs_1/Q_reg/C
                         clock pessimism              0.000     1.067    
                         clock uncertainty            3.004     4.071    
    SLICE_X35Y103        FDCE (Remov_fdce_C_CLR)     -0.146     3.925    lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[27].regs_1/Q_reg
  -------------------------------------------------------------------
                         required time                         -3.925    
                         arrival time                           4.054    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[30].regs_1/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.128ns (4.050%)  route 3.032ns (95.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         3.032     4.054    lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[30].regs_1/rst
    SLICE_X35Y103        FDCE                                         f  lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[30].regs_1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.067     1.067    lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[30].regs_1/clk
    SLICE_X35Y103        FDCE                                         r  lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[30].regs_1/Q_reg/C
                         clock pessimism              0.000     1.067    
                         clock uncertainty            3.004     4.071    
    SLICE_X35Y103        FDCE (Remov_fdce_C_CLR)     -0.146     3.925    lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[30].regs_1/Q_reg
  -------------------------------------------------------------------
                         required time                         -3.925    
                         arrival time                           4.054    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[21].regs_1/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.128ns (4.000%)  route 3.072ns (96.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         3.072     4.094    lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[21].regs_1/rst
    SLICE_X34Y103        FDCE                                         f  lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[21].regs_1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.067     1.067    lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[21].regs_1/clk
    SLICE_X34Y103        FDCE                                         r  lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[21].regs_1/Q_reg/C
                         clock pessimism              0.000     1.067    
                         clock uncertainty            3.004     4.071    
    SLICE_X34Y103        FDCE (Remov_fdce_C_CLR)     -0.121     3.950    lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[21].regs_1/Q_reg
  -------------------------------------------------------------------
                         required time                         -3.950    
                         arrival time                           4.094    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[22].regs_1/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.128ns (4.000%)  route 3.072ns (96.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         3.072     4.094    lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[22].regs_1/rst
    SLICE_X34Y103        FDCE                                         f  lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[22].regs_1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.067     1.067    lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[22].regs_1/clk
    SLICE_X34Y103        FDCE                                         r  lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[22].regs_1/Q_reg/C
                         clock pessimism              0.000     1.067    
                         clock uncertainty            3.004     4.071    
    SLICE_X34Y103        FDCE (Remov_fdce_C_CLR)     -0.121     3.950    lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[22].regs_1/Q_reg
  -------------------------------------------------------------------
                         required time                         -3.950    
                         arrival time                           4.094    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[23].regs_1/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.128ns (4.000%)  route 3.072ns (96.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         3.072     4.094    lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[23].regs_1/rst
    SLICE_X34Y103        FDCE                                         f  lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[23].regs_1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.067     1.067    lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[23].regs_1/clk
    SLICE_X34Y103        FDCE                                         r  lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[23].regs_1/Q_reg/C
                         clock pessimism              0.000     1.067    
                         clock uncertainty            3.004     4.071    
    SLICE_X34Y103        FDCE (Remov_fdce_C_CLR)     -0.121     3.950    lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[23].regs_1/Q_reg
  -------------------------------------------------------------------
                         required time                         -3.950    
                         arrival time                           4.094    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[24].regs_1/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.128ns (4.000%)  route 3.072ns (96.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      3.004ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    6.007ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab_3_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab_3_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    lab_3_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y95         FDRE                                         r  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 f  lab_3_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         3.072     4.094    lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[24].regs_1/rst
    SLICE_X34Y103        FDCE                                         f  lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[24].regs_1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab_3_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=198, routed)         1.067     1.067    lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[24].regs_1/clk
    SLICE_X34Y103        FDCE                                         r  lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[24].regs_1/Q_reg/C
                         clock pessimism              0.000     1.067    
                         clock uncertainty            3.004     4.071    
    SLICE_X34Y103        FDCE (Remov_fdce_C_CLR)     -0.121     3.950    lab_3_i/top_level_0/U0/mul/multiplier_reg/sample_reg/L1[24].regs_1/Q_reg
  -------------------------------------------------------------------
                         required time                         -3.950    
                         arrival time                           4.094    
  -------------------------------------------------------------------
                         slack                                  0.144    





