

================================================================
== Vitis HLS Report for 'dpu_pack_4'
================================================================
* Date:           Thu Dec 29 02:42:50 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.334 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1967|     3247|  19.670 us|  32.470 us|  1967|  3247|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_628_5   |     2934|     2934|       489|          -|          -|      6|        no|
        |- VITIS_LOOP_665_7   |     2934|     2934|       489|          -|          -|      6|        no|
        |- VITIS_LOOP_691_9   |     3245|     3245|       649|          -|          -|      5|        no|
        |- VITIS_LOOP_708_11  |     3240|     3240|       648|          -|          -|      5|        no|
        |- VITIS_LOOP_721_13  |     1965|     2358|       393|          -|          -|  5 ~ 6|        no|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 6 11 16 20 
2 --> 3 25 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 25 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 6 
11 --> 12 25 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 11 
16 --> 17 25 
17 --> 18 
18 --> 19 
19 --> 16 
20 --> 21 25 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 20 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_0"   --->   Operation 26 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%itr_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr"   --->   Operation 27 'read' 'itr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%type_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %type_r"   --->   Operation 28 'read' 'type_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ptrs_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %ptrs"   --->   Operation 29 'read' 'ptrs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%addr_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %addr"   --->   Operation 30 'read' 'addr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read18 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read"   --->   Operation 31 'read' 'p_read18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%this_5_13_loc = alloca i64 1"   --->   Operation 32 'alloca' 'this_5_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%this_5_11_loc = alloca i64 1"   --->   Operation 33 'alloca' 'this_5_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%this_5_9_loc = alloca i64 1"   --->   Operation 34 'alloca' 'this_5_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%this_5_7_loc = alloca i64 1"   --->   Operation 35 'alloca' 'this_5_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%this_5_5_loc = alloca i64 1"   --->   Operation 36 'alloca' 'this_5_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ptrs_cast = zext i11 %ptrs_read"   --->   Operation 37 'zext' 'ptrs_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_0, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_70, i32 0, i32 0, void @empty_71, i32 4294967295, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln600 = store i32 %ptrs_cast, i32 %ptr" [HLS_Final_vitis_src/dpu.cpp:600]   --->   Operation 40 'store' 'store_ln600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.39ns)   --->   "%switch_ln601 = switch i3 %type_read, void %VITIS_LOOP_630_6.preheader, i3 5, void %VITIS_LOOP_709_12.preheader, i3 6, void %VITIS_LOOP_723_14.preheader, i3 4, void %VITIS_LOOP_693_10.preheader, i3 3, void %VITIS_LOOP_666_8.preheader" [HLS_Final_vitis_src/dpu.cpp:601]   --->   Operation 41 'switch' 'switch_ln601' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%j_4 = alloca i32 1"   --->   Operation 42 'alloca' 'j_4' <Predicate = (type_read == 3)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%this_5_6 = alloca i32 1"   --->   Operation 43 'alloca' 'this_5_6' <Predicate = (type_read == 3)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.46ns)   --->   "%store_ln665 = store i8192 %p_read18, i8192 %this_5_6" [HLS_Final_vitis_src/dpu.cpp:665]   --->   Operation 44 'store' 'store_ln665' <Predicate = (type_read == 3)> <Delay = 0.46>
ST_1 : Operation 45 [1/1] (0.46ns)   --->   "%store_ln665 = store i3 0, i3 %j_4" [HLS_Final_vitis_src/dpu.cpp:665]   --->   Operation 45 'store' 'store_ln665' <Predicate = (type_read == 3)> <Delay = 0.46>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln665 = br void %VITIS_LOOP_666_8" [HLS_Final_vitis_src/dpu.cpp:665]   --->   Operation 46 'br' 'br_ln665' <Predicate = (type_read == 3)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%j_3 = alloca i32 1"   --->   Operation 47 'alloca' 'j_3' <Predicate = (type_read == 4)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%this_5_8 = alloca i32 1"   --->   Operation 48 'alloca' 'this_5_8' <Predicate = (type_read == 4)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln691 = store i8192 %p_read18, i8192 %this_5_8" [HLS_Final_vitis_src/dpu.cpp:691]   --->   Operation 49 'store' 'store_ln691' <Predicate = (type_read == 4)> <Delay = 0.46>
ST_1 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln691 = store i3 0, i3 %j_3" [HLS_Final_vitis_src/dpu.cpp:691]   --->   Operation 50 'store' 'store_ln691' <Predicate = (type_read == 4)> <Delay = 0.46>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln691 = br void %VITIS_LOOP_693_10" [HLS_Final_vitis_src/dpu.cpp:691]   --->   Operation 51 'br' 'br_ln691' <Predicate = (type_read == 4)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1"   --->   Operation 52 'alloca' 'j_2' <Predicate = (type_read == 6)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%this_5_12 = alloca i32 1"   --->   Operation 53 'alloca' 'this_5_12' <Predicate = (type_read == 6)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read18, i8192 %this_5_12"   --->   Operation 54 'store' 'store_ln0' <Predicate = (type_read == 6)> <Delay = 0.46>
ST_1 : Operation 55 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %j_2"   --->   Operation 55 'store' 'store_ln0' <Predicate = (type_read == 6)> <Delay = 0.46>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_723_14"   --->   Operation 56 'br' 'br_ln0' <Predicate = (type_read == 6)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1"   --->   Operation 57 'alloca' 'j_1' <Predicate = (type_read == 5)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%this_5_10 = alloca i32 1"   --->   Operation 58 'alloca' 'this_5_10' <Predicate = (type_read == 5)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.46ns)   --->   "%store_ln708 = store i8192 %p_read18, i8192 %this_5_10" [HLS_Final_vitis_src/dpu.cpp:708]   --->   Operation 59 'store' 'store_ln708' <Predicate = (type_read == 5)> <Delay = 0.46>
ST_1 : Operation 60 [1/1] (0.46ns)   --->   "%store_ln708 = store i3 0, i3 %j_1" [HLS_Final_vitis_src/dpu.cpp:708]   --->   Operation 60 'store' 'store_ln708' <Predicate = (type_read == 5)> <Delay = 0.46>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln708 = br void %VITIS_LOOP_709_12" [HLS_Final_vitis_src/dpu.cpp:708]   --->   Operation 61 'br' 'br_ln708' <Predicate = (type_read == 5)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 62 'alloca' 'j' <Predicate = (type_read != 5 & type_read != 6 & type_read != 4 & type_read != 3)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%this_5_4 = alloca i32 1"   --->   Operation 63 'alloca' 'this_5_4' <Predicate = (type_read != 5 & type_read != 6 & type_read != 4 & type_read != 3)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.46ns)   --->   "%store_ln628 = store i8192 %p_read18, i8192 %this_5_4" [HLS_Final_vitis_src/dpu.cpp:628]   --->   Operation 64 'store' 'store_ln628' <Predicate = (type_read != 5 & type_read != 6 & type_read != 4 & type_read != 3)> <Delay = 0.46>
ST_1 : Operation 65 [1/1] (0.46ns)   --->   "%store_ln628 = store i3 0, i3 %j" [HLS_Final_vitis_src/dpu.cpp:628]   --->   Operation 65 'store' 'store_ln628' <Predicate = (type_read != 5 & type_read != 6 & type_read != 4 & type_read != 3)> <Delay = 0.46>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln628 = br void %VITIS_LOOP_630_6" [HLS_Final_vitis_src/dpu.cpp:628]   --->   Operation 66 'br' 'br_ln628' <Predicate = (type_read != 5 & type_read != 6 & type_read != 4 & type_read != 3)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.17>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%j_13 = load i3 %j_4" [HLS_Final_vitis_src/dpu.cpp:665]   --->   Operation 67 'load' 'j_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%this_5_6_load = load i8192 %this_5_6"   --->   Operation 68 'load' 'this_5_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.56ns)   --->   "%icmp_ln665 = icmp_eq  i3 %j_13, i3 6" [HLS_Final_vitis_src/dpu.cpp:665]   --->   Operation 69 'icmp' 'icmp_ln665' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.71ns)   --->   "%j_14 = add i3 %j_13, i3 1" [HLS_Final_vitis_src/dpu.cpp:665]   --->   Operation 71 'add' 'j_14' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln665 = br i1 %icmp_ln665, void %VITIS_LOOP_666_8.split, void %sw.epilog.loopexit29" [HLS_Final_vitis_src/dpu.cpp:665]   --->   Operation 72 'br' 'br_ln665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (0.46ns)   --->   "%call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_666_8, i8192 %this_5_6_load, i8 %sk, i8192 %this_5_7_loc, i32 %ptr"   --->   Operation 73 'call' 'call_ln0' <Predicate = (!icmp_ln665)> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 74 [1/1] (0.46ns)   --->   "%store_ln665 = store i3 %j_14, i3 %j_4" [HLS_Final_vitis_src/dpu.cpp:665]   --->   Operation 74 'store' 'store_ln665' <Predicate = (!icmp_ln665)> <Delay = 0.46>
ST_2 : Operation 75 [1/1] (0.58ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 75 'br' 'br_ln0' <Predicate = (icmp_ln665)> <Delay = 0.58>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_666_8, i8192 %this_5_6_load, i8 %sk, i8192 %this_5_7_loc, i32 %ptr"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.86>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%this_5_7_loc_load = load i8192 %this_5_7_loc"   --->   Operation 77 'load' 'this_5_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln687 = zext i3 %j_13" [HLS_Final_vitis_src/dpu.cpp:687]   --->   Operation 78 'zext' 'zext_ln687' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.84ns)   --->   "%addr_8 = add i6 %zext_ln687, i6 %addr_read" [HLS_Final_vitis_src/dpu.cpp:687]   --->   Operation 79 'add' 'addr_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [2/2] (3.02ns)   --->   "%call_ln687 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_91_1, i8192 %this_0, i6 %addr_8, i8192 %this_5_7_loc_load" [HLS_Final_vitis_src/dpu.cpp:687]   --->   Operation 80 'call' 'call_ln687' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 81 [1/1] (0.46ns)   --->   "%store_ln665 = store i8192 %this_5_7_loc_load, i8192 %this_5_6" [HLS_Final_vitis_src/dpu.cpp:665]   --->   Operation 81 'store' 'store_ln665' <Predicate = true> <Delay = 0.46>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln665 = specloopname void @_ssdm_op_SpecLoopName, void @empty_69" [HLS_Final_vitis_src/dpu.cpp:665]   --->   Operation 82 'specloopname' 'specloopname_ln665' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln687 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_91_1, i8192 %this_0, i6 %addr_8, i8192 %this_5_7_loc_load" [HLS_Final_vitis_src/dpu.cpp:687]   --->   Operation 83 'call' 'call_ln687' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln665 = br void %VITIS_LOOP_666_8" [HLS_Final_vitis_src/dpu.cpp:665]   --->   Operation 84 'br' 'br_ln665' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 2.13>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%j_11 = load i3 %j_3" [HLS_Final_vitis_src/dpu.cpp:691]   --->   Operation 85 'load' 'j_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%this_5_8_load = load i8192 %this_5_8"   --->   Operation 86 'load' 'this_5_8_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.56ns)   --->   "%icmp_ln691 = icmp_eq  i3 %j_11, i3 5" [HLS_Final_vitis_src/dpu.cpp:691]   --->   Operation 87 'icmp' 'icmp_ln691' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 88 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.71ns)   --->   "%j_12 = add i3 %j_11, i3 1" [HLS_Final_vitis_src/dpu.cpp:691]   --->   Operation 89 'add' 'j_12' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln691 = br i1 %icmp_ln691, void %VITIS_LOOP_693_10.split, void %sw.epilog.loopexit28" [HLS_Final_vitis_src/dpu.cpp:691]   --->   Operation 90 'br' 'br_ln691' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln692 = zext i3 %j_11" [HLS_Final_vitis_src/dpu.cpp:692]   --->   Operation 91 'zext' 'zext_ln692' <Predicate = (!icmp_ln691)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.84ns)   --->   "%addr_7 = add i6 %zext_ln692, i6 %addr_read" [HLS_Final_vitis_src/dpu.cpp:692]   --->   Operation 92 'add' 'addr_7' <Predicate = (!icmp_ln691)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%idxprom_i84 = zext i6 %addr_7" [HLS_Final_vitis_src/dpu.cpp:692]   --->   Operation 93 'zext' 'idxprom_i84' <Predicate = (!icmp_ln691)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%this_0_addr_2 = getelementptr i8192 %this_0, i64 0, i64 %idxprom_i84" [HLS_Final_vitis_src/dpu.cpp:692]   --->   Operation 94 'getelementptr' 'this_0_addr_2' <Predicate = (!icmp_ln691)> <Delay = 0.00>
ST_6 : Operation 95 [2/2] (1.29ns)   --->   "%this_0_load_2 = load i8 %this_0_addr_2" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 95 'load' 'this_0_load_2' <Predicate = (!icmp_ln691)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_6 : Operation 96 [1/1] (0.46ns)   --->   "%store_ln691 = store i3 %j_12, i3 %j_3" [HLS_Final_vitis_src/dpu.cpp:691]   --->   Operation 96 'store' 'store_ln691' <Predicate = (!icmp_ln691)> <Delay = 0.46>
ST_6 : Operation 97 [1/1] (0.58ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 97 'br' 'br_ln0' <Predicate = (icmp_ln691)> <Delay = 0.58>

State 7 <SV = 2> <Delay = 1.75>
ST_7 : Operation 98 [1/2] (1.29ns)   --->   "%this_0_load_2 = load i8 %this_0_addr_2" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 98 'load' 'this_0_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_7 : Operation 99 [2/2] (0.46ns)   --->   "%call_ln73 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_73_13, i8192 %this_5_8_load, i8192 %this_0_load_2, i8192 %this_5_9_loc" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 99 'call' 'call_ln73' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 3> <Delay = 0.73>
ST_8 : Operation 100 [1/2] (0.73ns)   --->   "%call_ln73 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_73_13, i8192 %this_5_8_load, i8192 %this_0_load_2, i8192 %this_5_9_loc" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 100 'call' 'call_ln73' <Predicate = true> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 4> <Delay = 3.02>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%this_5_9_loc_load = load i8192 %this_5_9_loc"   --->   Operation 101 'load' 'this_5_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [2/2] (3.02ns)   --->   "%call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_693_10, i8192 %this_5_9_loc_load, i8 %sk, i32 %ptr"   --->   Operation 102 'call' 'call_ln0' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 103 [1/1] (0.46ns)   --->   "%store_ln691 = store i8192 %this_5_9_loc_load, i8192 %this_5_8" [HLS_Final_vitis_src/dpu.cpp:691]   --->   Operation 103 'store' 'store_ln691' <Predicate = true> <Delay = 0.46>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln691 = specloopname void @_ssdm_op_SpecLoopName, void @empty_63" [HLS_Final_vitis_src/dpu.cpp:691]   --->   Operation 104 'specloopname' 'specloopname_ln691' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_693_10, i8192 %this_5_9_loc_load, i8 %sk, i32 %ptr"   --->   Operation 105 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln691 = br void %VITIS_LOOP_693_10" [HLS_Final_vitis_src/dpu.cpp:691]   --->   Operation 106 'br' 'br_ln691' <Predicate = true> <Delay = 0.00>

State 11 <SV = 1> <Delay = 2.13>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%j_9 = load i3 %j_2" [HLS_Final_vitis_src/dpu.cpp:721]   --->   Operation 107 'load' 'j_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%this_5_12_load = load i8192 %this_5_12"   --->   Operation 108 'load' 'this_5_12_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.56ns)   --->   "%icmp_ln721 = icmp_eq  i3 %j_9, i3 %itr_read" [HLS_Final_vitis_src/dpu.cpp:721]   --->   Operation 110 'icmp' 'icmp_ln721' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.71ns)   --->   "%j_10 = add i3 %j_9, i3 1" [HLS_Final_vitis_src/dpu.cpp:721]   --->   Operation 111 'add' 'j_10' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln721 = br i1 %icmp_ln721, void %VITIS_LOOP_723_14.split, void %sw.epilog.loopexit" [HLS_Final_vitis_src/dpu.cpp:721]   --->   Operation 112 'br' 'br_ln721' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln722 = zext i3 %j_9" [HLS_Final_vitis_src/dpu.cpp:722]   --->   Operation 113 'zext' 'zext_ln722' <Predicate = (!icmp_ln721)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.84ns)   --->   "%addr_6 = add i6 %zext_ln722, i6 %addr_read" [HLS_Final_vitis_src/dpu.cpp:722]   --->   Operation 114 'add' 'addr_6' <Predicate = (!icmp_ln721)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%idxprom_i102 = zext i6 %addr_6" [HLS_Final_vitis_src/dpu.cpp:722]   --->   Operation 115 'zext' 'idxprom_i102' <Predicate = (!icmp_ln721)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%this_0_addr_1 = getelementptr i8192 %this_0, i64 0, i64 %idxprom_i102" [HLS_Final_vitis_src/dpu.cpp:722]   --->   Operation 116 'getelementptr' 'this_0_addr_1' <Predicate = (!icmp_ln721)> <Delay = 0.00>
ST_11 : Operation 117 [2/2] (1.29ns)   --->   "%this_0_load_1 = load i8 %this_0_addr_1" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 117 'load' 'this_0_load_1' <Predicate = (!icmp_ln721)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_11 : Operation 118 [1/1] (0.46ns)   --->   "%store_ln721 = store i3 %j_10, i3 %j_2" [HLS_Final_vitis_src/dpu.cpp:721]   --->   Operation 118 'store' 'store_ln721' <Predicate = (!icmp_ln721)> <Delay = 0.46>
ST_11 : Operation 119 [1/1] (0.58ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 119 'br' 'br_ln0' <Predicate = (icmp_ln721)> <Delay = 0.58>

State 12 <SV = 2> <Delay = 1.75>
ST_12 : Operation 120 [1/2] (1.29ns)   --->   "%this_0_load_1 = load i8 %this_0_addr_1" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 120 'load' 'this_0_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_12 : Operation 121 [2/2] (0.46ns)   --->   "%call_ln73 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_73_15, i8192 %this_5_12_load, i8192 %this_0_load_1, i8192 %this_5_13_loc" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 121 'call' 'call_ln73' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 3> <Delay = 0.73>
ST_13 : Operation 122 [1/2] (0.73ns)   --->   "%call_ln73 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_73_15, i8192 %this_5_12_load, i8192 %this_0_load_1, i8192 %this_5_13_loc" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 122 'call' 'call_ln73' <Predicate = true> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 4> <Delay = 3.30>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%this_5_13_loc_load = load i8192 %this_5_13_loc"   --->   Operation 123 'load' 'this_5_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [2/2] (3.30ns)   --->   "%call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_723_14, i8192 %this_5_13_loc_load, i8 %sk, i32 %ptr"   --->   Operation 124 'call' 'call_ln0' <Predicate = true> <Delay = 3.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 125 [1/1] (0.46ns)   --->   "%store_ln721 = store i8192 %this_5_13_loc_load, i8192 %this_5_12" [HLS_Final_vitis_src/dpu.cpp:721]   --->   Operation 125 'store' 'store_ln721' <Predicate = true> <Delay = 0.46>

State 15 <SV = 5> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln721 = specloopname void @_ssdm_op_SpecLoopName, void @empty_67" [HLS_Final_vitis_src/dpu.cpp:721]   --->   Operation 126 'specloopname' 'specloopname_ln721' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 127 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_723_14, i8192 %this_5_13_loc_load, i8 %sk, i32 %ptr"   --->   Operation 127 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln721 = br void %VITIS_LOOP_723_14" [HLS_Final_vitis_src/dpu.cpp:721]   --->   Operation 128 'br' 'br_ln721' <Predicate = true> <Delay = 0.00>

State 16 <SV = 1> <Delay = 1.17>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%j_7 = load i3 %j_1" [HLS_Final_vitis_src/dpu.cpp:708]   --->   Operation 129 'load' 'j_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%this_5_10_load = load i8192 %this_5_10"   --->   Operation 130 'load' 'this_5_10_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.56ns)   --->   "%icmp_ln708 = icmp_eq  i3 %j_7, i3 5" [HLS_Final_vitis_src/dpu.cpp:708]   --->   Operation 131 'icmp' 'icmp_ln708' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 132 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.71ns)   --->   "%j_8 = add i3 %j_7, i3 1" [HLS_Final_vitis_src/dpu.cpp:708]   --->   Operation 133 'add' 'j_8' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln708 = br i1 %icmp_ln708, void %VITIS_LOOP_709_12.split, void %sw.epilog.loopexit27" [HLS_Final_vitis_src/dpu.cpp:708]   --->   Operation 134 'br' 'br_ln708' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 135 [2/2] (0.46ns)   --->   "%call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_709_12, i8192 %this_5_10_load, i8 %sk, i8192 %this_5_11_loc, i32 %ptr"   --->   Operation 135 'call' 'call_ln0' <Predicate = (!icmp_ln708)> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 136 [1/1] (0.46ns)   --->   "%store_ln708 = store i3 %j_8, i3 %j_1" [HLS_Final_vitis_src/dpu.cpp:708]   --->   Operation 136 'store' 'store_ln708' <Predicate = (!icmp_ln708)> <Delay = 0.46>
ST_16 : Operation 137 [1/1] (0.58ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 137 'br' 'br_ln0' <Predicate = (icmp_ln708)> <Delay = 0.58>

State 17 <SV = 2> <Delay = 1.16>
ST_17 : Operation 138 [1/2] (1.16ns)   --->   "%call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_709_12, i8192 %this_5_10_load, i8 %sk, i8192 %this_5_11_loc, i32 %ptr"   --->   Operation 138 'call' 'call_ln0' <Predicate = true> <Delay = 1.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 3> <Delay = 3.86>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%this_5_11_loc_load = load i8192 %this_5_11_loc"   --->   Operation 139 'load' 'this_5_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i3 %j_7" [HLS_Final_vitis_src/dpu.cpp:717]   --->   Operation 140 'zext' 'zext_ln717' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.84ns)   --->   "%addr_4 = add i6 %zext_ln717, i6 %addr_read" [HLS_Final_vitis_src/dpu.cpp:717]   --->   Operation 141 'add' 'addr_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 142 [2/2] (3.02ns)   --->   "%call_ln717 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_91_14, i8192 %this_0, i6 %addr_4, i8192 %this_5_11_loc_load" [HLS_Final_vitis_src/dpu.cpp:717]   --->   Operation 142 'call' 'call_ln717' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 143 [1/1] (0.46ns)   --->   "%store_ln708 = store i8192 %this_5_11_loc_load, i8192 %this_5_10" [HLS_Final_vitis_src/dpu.cpp:708]   --->   Operation 143 'store' 'store_ln708' <Predicate = true> <Delay = 0.46>

State 19 <SV = 4> <Delay = 0.00>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln708 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [HLS_Final_vitis_src/dpu.cpp:708]   --->   Operation 144 'specloopname' 'specloopname_ln708' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 145 [1/2] (0.00ns)   --->   "%call_ln717 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_91_14, i8192 %this_0, i6 %addr_4, i8192 %this_5_11_loc_load" [HLS_Final_vitis_src/dpu.cpp:717]   --->   Operation 145 'call' 'call_ln717' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln708 = br void %VITIS_LOOP_709_12" [HLS_Final_vitis_src/dpu.cpp:708]   --->   Operation 146 'br' 'br_ln708' <Predicate = true> <Delay = 0.00>

State 20 <SV = 1> <Delay = 2.13>
ST_20 : Operation 147 [1/1] (0.00ns)   --->   "%j_5 = load i3 %j" [HLS_Final_vitis_src/dpu.cpp:628]   --->   Operation 147 'load' 'j_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%this_5_4_load = load i8192 %this_5_4"   --->   Operation 148 'load' 'this_5_4_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.56ns)   --->   "%icmp_ln628 = icmp_eq  i3 %j_5, i3 6" [HLS_Final_vitis_src/dpu.cpp:628]   --->   Operation 149 'icmp' 'icmp_ln628' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 150 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 151 [1/1] (0.71ns)   --->   "%j_6 = add i3 %j_5, i3 1" [HLS_Final_vitis_src/dpu.cpp:628]   --->   Operation 151 'add' 'j_6' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln628 = br i1 %icmp_ln628, void %VITIS_LOOP_630_6.split, void %sw.epilog.loopexit30" [HLS_Final_vitis_src/dpu.cpp:628]   --->   Operation 152 'br' 'br_ln628' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln629 = zext i3 %j_5" [HLS_Final_vitis_src/dpu.cpp:629]   --->   Operation 153 'zext' 'zext_ln629' <Predicate = (!icmp_ln628)> <Delay = 0.00>
ST_20 : Operation 154 [1/1] (0.84ns)   --->   "%addr_1 = add i6 %zext_ln629, i6 %addr_read" [HLS_Final_vitis_src/dpu.cpp:629]   --->   Operation 154 'add' 'addr_1' <Predicate = (!icmp_ln628)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 155 [1/1] (0.00ns)   --->   "%idxprom_i66 = zext i6 %addr_1" [HLS_Final_vitis_src/dpu.cpp:629]   --->   Operation 155 'zext' 'idxprom_i66' <Predicate = (!icmp_ln628)> <Delay = 0.00>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%this_0_addr = getelementptr i8192 %this_0, i64 0, i64 %idxprom_i66" [HLS_Final_vitis_src/dpu.cpp:629]   --->   Operation 156 'getelementptr' 'this_0_addr' <Predicate = (!icmp_ln628)> <Delay = 0.00>
ST_20 : Operation 157 [2/2] (1.29ns)   --->   "%this_0_load = load i8 %this_0_addr" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 157 'load' 'this_0_load' <Predicate = (!icmp_ln628)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_20 : Operation 158 [1/1] (0.46ns)   --->   "%store_ln628 = store i3 %j_6, i3 %j" [HLS_Final_vitis_src/dpu.cpp:628]   --->   Operation 158 'store' 'store_ln628' <Predicate = (!icmp_ln628)> <Delay = 0.46>
ST_20 : Operation 159 [1/1] (0.58ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 159 'br' 'br_ln0' <Predicate = (icmp_ln628)> <Delay = 0.58>

State 21 <SV = 2> <Delay = 1.75>
ST_21 : Operation 160 [1/2] (1.29ns)   --->   "%this_0_load = load i8 %this_0_addr" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 160 'load' 'this_0_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_21 : Operation 161 [2/2] (0.46ns)   --->   "%call_ln73 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_73_1, i8192 %this_5_4_load, i8192 %this_0_load, i8192 %this_5_5_loc" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 161 'call' 'call_ln73' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 3> <Delay = 0.73>
ST_22 : Operation 162 [1/2] (0.73ns)   --->   "%call_ln73 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_73_1, i8192 %this_5_4_load, i8192 %this_0_load, i8192 %this_5_5_loc" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 162 'call' 'call_ln73' <Predicate = true> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 4> <Delay = 3.30>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%this_5_5_loc_load = load i8192 %this_5_5_loc"   --->   Operation 163 'load' 'this_5_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 164 [2/2] (3.30ns)   --->   "%call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_630_6, i8192 %this_5_5_loc_load, i8 %sk, i32 %ptr"   --->   Operation 164 'call' 'call_ln0' <Predicate = true> <Delay = 3.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 165 [1/1] (0.46ns)   --->   "%store_ln628 = store i8192 %this_5_5_loc_load, i8192 %this_5_4" [HLS_Final_vitis_src/dpu.cpp:628]   --->   Operation 165 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>

State 24 <SV = 5> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln628 = specloopname void @_ssdm_op_SpecLoopName, void @empty_59" [HLS_Final_vitis_src/dpu.cpp:628]   --->   Operation 166 'specloopname' 'specloopname_ln628' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 167 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_630_6, i8192 %this_5_5_loc_load, i8 %sk, i32 %ptr"   --->   Operation 167 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln628 = br void %VITIS_LOOP_630_6" [HLS_Final_vitis_src/dpu.cpp:628]   --->   Operation 168 'br' 'br_ln628' <Predicate = true> <Delay = 0.00>

State 25 <SV = 2> <Delay = 0.00>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%this_5_31 = phi i8192 %this_5_12_load, void %sw.epilog.loopexit, i8192 %this_5_10_load, void %sw.epilog.loopexit27, i8192 %this_5_8_load, void %sw.epilog.loopexit28, i8192 %this_5_6_load, void %sw.epilog.loopexit29, i8192 %this_5_4_load, void %sw.epilog.loopexit30"   --->   Operation 169 'phi' 'this_5_31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i8192 %this_5_31"   --->   Operation 170 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	wire read operation ('p_read18') on port 'p_read' [14]  (0 ns)
	'store' operation ('store_ln665', HLS_Final_vitis_src/dpu.cpp:665) of variable 'p_read18' on local variable 'this_5_6' [28]  (0.46 ns)

 <State 2>: 1.18ns
The critical path consists of the following:
	'load' operation ('j', HLS_Final_vitis_src/dpu.cpp:665) on local variable 'j' [32]  (0 ns)
	'add' operation ('j', HLS_Final_vitis_src/dpu.cpp:665) [36]  (0.715 ns)
	'store' operation ('store_ln665', HLS_Final_vitis_src/dpu.cpp:665) of variable 'j', HLS_Final_vitis_src/dpu.cpp:665 on local variable 'j' [46]  (0.46 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 3.87ns
The critical path consists of the following:
	'add' operation ('addr', HLS_Final_vitis_src/dpu.cpp:687) [43]  (0.84 ns)
	'call' operation ('call_ln687', HLS_Final_vitis_src/dpu.cpp:687) to 'dpu_pack.4_Pipeline_VITIS_LOOP_91_1' [44]  (3.02 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 2.14ns
The critical path consists of the following:
	'load' operation ('j', HLS_Final_vitis_src/dpu.cpp:691) on local variable 'j' [57]  (0 ns)
	'add' operation ('addr', HLS_Final_vitis_src/dpu.cpp:692) [66]  (0.84 ns)
	'getelementptr' operation ('this_0_addr_2', HLS_Final_vitis_src/dpu.cpp:692) [68]  (0 ns)
	'load' operation ('this_0_load_2', HLS_Final_vitis_src/dpu.cpp:73) on array 'this_0' [69]  (1.3 ns)

 <State 7>: 1.76ns
The critical path consists of the following:
	'load' operation ('this_0_load_2', HLS_Final_vitis_src/dpu.cpp:73) on array 'this_0' [69]  (1.3 ns)
	'call' operation ('call_ln73', HLS_Final_vitis_src/dpu.cpp:73) to 'dpu_pack.4_Pipeline_VITIS_LOOP_73_13' [70]  (0.46 ns)

 <State 8>: 0.739ns
The critical path consists of the following:
	'call' operation ('call_ln73', HLS_Final_vitis_src/dpu.cpp:73) to 'dpu_pack.4_Pipeline_VITIS_LOOP_73_13' [70]  (0.739 ns)

 <State 9>: 3.02ns
The critical path consists of the following:
	'load' operation ('this_5_9_loc_load') on local variable 'this_5_9_loc' [71]  (0 ns)
	'call' operation ('call_ln0') to 'dpu_pack.4_Pipeline_VITIS_LOOP_693_10' [72]  (3.02 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 2.14ns
The critical path consists of the following:
	'load' operation ('j', HLS_Final_vitis_src/dpu.cpp:721) on local variable 'j' [85]  (0 ns)
	'add' operation ('addr', HLS_Final_vitis_src/dpu.cpp:722) [94]  (0.84 ns)
	'getelementptr' operation ('this_0_addr_1', HLS_Final_vitis_src/dpu.cpp:722) [96]  (0 ns)
	'load' operation ('this_0_load_1', HLS_Final_vitis_src/dpu.cpp:73) on array 'this_0' [97]  (1.3 ns)

 <State 12>: 1.76ns
The critical path consists of the following:
	'load' operation ('this_0_load_1', HLS_Final_vitis_src/dpu.cpp:73) on array 'this_0' [97]  (1.3 ns)
	'call' operation ('call_ln73', HLS_Final_vitis_src/dpu.cpp:73) to 'dpu_pack.4_Pipeline_VITIS_LOOP_73_15' [98]  (0.46 ns)

 <State 13>: 0.739ns
The critical path consists of the following:
	'call' operation ('call_ln73', HLS_Final_vitis_src/dpu.cpp:73) to 'dpu_pack.4_Pipeline_VITIS_LOOP_73_15' [98]  (0.739 ns)

 <State 14>: 3.31ns
The critical path consists of the following:
	'load' operation ('this_5_13_loc_load') on local variable 'this_5_13_loc' [99]  (0 ns)
	'call' operation ('call_ln0') to 'dpu_pack.4_Pipeline_VITIS_LOOP_723_14' [100]  (3.31 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 1.18ns
The critical path consists of the following:
	'load' operation ('j', HLS_Final_vitis_src/dpu.cpp:708) on local variable 'j' [113]  (0 ns)
	'add' operation ('j', HLS_Final_vitis_src/dpu.cpp:708) [117]  (0.715 ns)
	'store' operation ('store_ln708', HLS_Final_vitis_src/dpu.cpp:708) of variable 'j', HLS_Final_vitis_src/dpu.cpp:708 on local variable 'j' [127]  (0.46 ns)

 <State 17>: 1.17ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'dpu_pack.4_Pipeline_VITIS_LOOP_709_12' [121]  (1.17 ns)

 <State 18>: 3.87ns
The critical path consists of the following:
	'add' operation ('addr', HLS_Final_vitis_src/dpu.cpp:717) [124]  (0.84 ns)
	'call' operation ('call_ln717', HLS_Final_vitis_src/dpu.cpp:717) to 'dpu_pack.4_Pipeline_VITIS_LOOP_91_14' [125]  (3.02 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 2.14ns
The critical path consists of the following:
	'load' operation ('j', HLS_Final_vitis_src/dpu.cpp:628) on local variable 'j' [138]  (0 ns)
	'add' operation ('addr', HLS_Final_vitis_src/dpu.cpp:629) [147]  (0.84 ns)
	'getelementptr' operation ('this_0_addr', HLS_Final_vitis_src/dpu.cpp:629) [149]  (0 ns)
	'load' operation ('this_0_load', HLS_Final_vitis_src/dpu.cpp:73) on array 'this_0' [150]  (1.3 ns)

 <State 21>: 1.76ns
The critical path consists of the following:
	'load' operation ('this_0_load', HLS_Final_vitis_src/dpu.cpp:73) on array 'this_0' [150]  (1.3 ns)
	'call' operation ('call_ln73', HLS_Final_vitis_src/dpu.cpp:73) to 'dpu_pack.4_Pipeline_VITIS_LOOP_73_1' [151]  (0.46 ns)

 <State 22>: 0.739ns
The critical path consists of the following:
	'call' operation ('call_ln73', HLS_Final_vitis_src/dpu.cpp:73) to 'dpu_pack.4_Pipeline_VITIS_LOOP_73_1' [151]  (0.739 ns)

 <State 23>: 3.31ns
The critical path consists of the following:
	'load' operation ('this_5_5_loc_load') on local variable 'this_5_5_loc' [152]  (0 ns)
	'call' operation ('call_ln0') to 'dpu_pack.4_Pipeline_VITIS_LOOP_630_6' [153]  (3.31 ns)

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
