{"cve": {"data_type": "CVE", "data_format": "MITRE", "data_version": "4.0", "CVE_data_meta": {"ID": "CVE-2024-35942", "ASSIGNER": "cve@kernel.org"}, "problemtype": {"problemtype_data": [{"description": []}]}, "references": {"reference_data": [{"url": "https://git.kernel.org/stable/c/697624ee8ad557ab5417f985d2c804241a7ad30d", "name": "https://git.kernel.org/stable/c/697624ee8ad557ab5417f985d2c804241a7ad30d", "refsource": "", "tags": []}, {"url": "https://git.kernel.org/stable/c/697624ee8ad557ab5417f985d2c804241a7ad30d", "name": "https://git.kernel.org/stable/c/697624ee8ad557ab5417f985d2c804241a7ad30d", "refsource": "", "tags": []}, {"url": "https://git.kernel.org/stable/c/9d3f959b426635c4da50dfc7b1306afd84d23e7c", "name": "https://git.kernel.org/stable/c/9d3f959b426635c4da50dfc7b1306afd84d23e7c", "refsource": "", "tags": []}, {"url": "https://git.kernel.org/stable/c/9d3f959b426635c4da50dfc7b1306afd84d23e7c", "name": "https://git.kernel.org/stable/c/9d3f959b426635c4da50dfc7b1306afd84d23e7c", "refsource": "", "tags": []}, {"url": "https://git.kernel.org/stable/c/b13c0d871cd878ff53d25507ca535f59ed1f6a2a", "name": "https://git.kernel.org/stable/c/b13c0d871cd878ff53d25507ca535f59ed1f6a2a", "refsource": "", "tags": []}, {"url": "https://git.kernel.org/stable/c/b13c0d871cd878ff53d25507ca535f59ed1f6a2a", "name": "https://git.kernel.org/stable/c/b13c0d871cd878ff53d25507ca535f59ed1f6a2a", "refsource": "", "tags": []}]}, "description": {"description_data": [{"lang": "en", "value": "In the Linux kernel, the following vulnerability has been resolved:\n\npmdomain: imx8mp-blk-ctrl: imx8mp_blk: Add fdcc clock to hdmimix domain\n\nAccording to i.MX8MP RM and HDMI ADD, the fdcc clock is part of\nhdmi rx verification IP that should not enable for HDMI TX.\nBut actually if the clock is disabled before HDMI/LCDIF probe,\nLCDIF will not get pixel clock from HDMI PHY and print the error\nlogs:\n\n[CRTC:39:crtc-2] vblank wait timed out\nWARNING: CPU: 2 PID: 9 at drivers/gpu/drm/drm_atomic_helper.c:1634 drm_atomic_helper_wait_for_vblanks.part.0+0x23c/0x260\n\nAdd fdcc clock to LCDIF and HDMI TX power domains to fix the issue."}]}}, "configurations": {"CVE_data_version": "4.0", "nodes": []}, "impact": {}, "publishedDate": "2024-05-19T11:15Z", "lastModifiedDate": "2024-11-21T09:21Z"}