 7-segment-display-controller
 7-Segment Display Controller (VHDL)  This project implements a 7-segment display controller using VHDL. It decodes 4-bit binary input to display hexadecimal digits on a 7-segment display.
 
 Features 
- Displays 0â€“F on a single-digit 7-segment display
- Includes clock divider for timing control
- Testbench for simulation
Tools
- Vivado 2020.2 / Quartus Prime
- ModelSim / GHDL

Usage
1. Simulate using `seven_segment_tb.vhd`
2. Synthesize and upload to FPGA

