# Reading pref.tcl
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:01 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 01:20:01 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:01 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 01:20:01 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:01 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 01:20:01 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:01 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 01:20:01 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:01 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 01:20:01 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:01 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 01:20:01 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:01 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 01:20:01 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:02 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 01:20:02 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:02 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 01:20:02 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:02 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 01:20:02 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:20:02 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:20:02 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 01:20:02 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlftd19cx1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftd19cx1
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:27:31 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 01:27:31 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:27:31 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 01:27:31 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:27:31 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 01:27:31 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:27:31 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 01:27:31 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:27:31 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 01:27:31 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:27:32 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 01:27:32 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:27:32 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 01:27:32 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:27:32 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 01:27:33 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:27:33 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 01:27:33 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:27:33 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 01:27:33 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:27:33 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:27:33 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:27:34 on Apr 21,2022, Elapsed time: 0:07:32
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 01:27:34 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlft47wxq7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft47wxq7
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:25:13 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 02:25:13 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:25:13 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 02:25:13 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:25:13 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 02:25:13 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:25:13 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 02:25:13 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:25:13 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 02:25:14 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:25:14 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 02:25:14 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:25:14 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 02:25:14 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:25:14 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 02:25:14 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:25:14 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 02:25:14 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:25:14 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 02:25:14 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:25:14 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:25:15 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 02:25:15 on Apr 21,2022, Elapsed time: 0:57:41
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:25:15 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlfti4rjnm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti4rjnm
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:28:47 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 02:28:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:28:47 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 02:28:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:28:47 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 02:28:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:28:47 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 02:28:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:28:47 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 02:28:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:28:47 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 02:28:48 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:28:48 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 02:28:48 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:28:48 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 02:28:48 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:28:48 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 02:28:48 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:28:48 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 02:28:48 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:28:48 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:28:48 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:28:49 on Apr 21,2022, Elapsed time: 0:03:34
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:28:49 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlft9frzcx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9frzcx
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:31:33 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 02:31:33 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:31:33 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 02:31:33 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:31:33 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 02:31:33 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:31:33 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 02:31:34 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:31:34 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 02:31:34 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:31:34 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 02:31:34 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:31:34 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 02:31:34 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:31:34 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 02:31:34 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:31:34 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 02:31:34 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:31:34 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 02:31:34 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:31:34 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:31:35 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 02:31:36 on Apr 21,2022, Elapsed time: 0:02:47
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:31:36 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlftsq9he6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsq9he6
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:45:46 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 02:45:46 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:45:47 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 02:45:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:45:47 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 02:45:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:45:47 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 02:45:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:45:47 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 02:45:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:45:47 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 02:45:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:45:47 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 02:45:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:45:47 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 02:45:48 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:45:48 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 02:45:48 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:45:48 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 02:45:48 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:45:48 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:45:48 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:45:49 on Apr 21,2022, Elapsed time: 0:14:13
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:45:49 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlftej98xs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftej98xs
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:46:09 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 02:46:09 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:46:09 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 02:46:09 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:46:09 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 02:46:09 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:46:09 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 02:46:09 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:46:09 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 02:46:09 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:46:09 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 02:46:09 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:46:09 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 02:46:09 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:46:10 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 02:46:10 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:46:10 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 02:46:10 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:46:10 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 02:46:10 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:46:10 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:46:10 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:46:10 on Apr 21,2022, Elapsed time: 0:00:21
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:46:10 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlftb0h3mm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftb0h3mm
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:47:57 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 02:47:58 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:47:58 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 02:47:58 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:47:58 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 02:47:58 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:47:58 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 02:47:58 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:47:58 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 02:47:58 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:47:58 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 02:47:58 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:47:58 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 02:47:58 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:47:58 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 02:47:59 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:47:59 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 02:47:59 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:47:59 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 02:47:59 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:47:59 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:47:59 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:48:00 on Apr 21,2022, Elapsed time: 0:01:50
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:48:00 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlft94i9f0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft94i9f0
# 0 ns
# 200 ns
# WARNING: No extended dataflow license exists
do run.do
# Error 31: Unable to unlink file "C:/Users/victo/Desktop/Workspace/FPGANeuralAccelerator/FPGANeuralNetworkAccelerator/src/simulation/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Users/victo/Desktop/Workspace/FPGANeuralAccelerator/FPGANeuralNetworkAccelerator/src/simulation/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "C:/Users/victo/Desktop/Workspace/FPGANeuralAccelerator/FPGANeuralNetworkAccelerator/src/simulation/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/victo/Desktop/Workspace/FPGANeuralAccelerator/FPGANeuralNetworkAccelerator/src/simulation/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/victo/Desktop/Workspace/FPGANeuralAccelerator/FPGANeuralNetworkAccelerator/src/simulation/rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:51:12 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 02:51:12 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:51:12 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 02:51:12 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:51:12 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 02:51:12 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:51:12 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 02:51:12 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:51:12 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 02:51:12 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:51:12 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 02:51:13 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:51:13 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 02:51:13 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:51:13 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 02:51:13 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:51:13 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 02:51:13 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:51:13 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 02:51:13 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:51:13 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:51:13 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:51:14 on Apr 21,2022, Elapsed time: 0:03:14
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:51:14 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlft6e49qg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6e49qg
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:52:50 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 02:52:50 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:52:50 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 02:52:50 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:52:50 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 02:52:51 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:52:51 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 02:52:51 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:52:51 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 02:52:51 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:52:51 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 02:52:51 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:52:51 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 02:52:51 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:52:51 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 02:52:51 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:52:51 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 02:52:52 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:52:52 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 02:52:52 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:52:52 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:52:52 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:52:53 on Apr 21,2022, Elapsed time: 0:01:39
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:52:53 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlftgqgq42".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgqgq42
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:54:01 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 02:54:01 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:54:01 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 02:54:01 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:54:01 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 02:54:01 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:54:01 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 02:54:01 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:54:02 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 02:54:02 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:54:02 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 02:54:02 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:54:02 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 02:54:02 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:54:02 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 02:54:02 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:54:02 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 02:54:02 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:54:02 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 02:54:02 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:54:02 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:54:03 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 02:54:04 on Apr 21,2022, Elapsed time: 0:01:11
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:54:04 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlft0ehmrw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0ehmrw
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:03:01 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 03:03:01 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:03:01 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 03:03:01 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:03:01 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 03:03:01 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:03:02 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 03:03:02 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:03:02 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 03:03:02 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:03:02 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 03:03:02 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:03:02 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 03:03:02 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:03:02 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 03:03:03 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:03:03 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 03:03:03 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:03:03 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 03:03:03 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:03:03 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:03:04 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 03:03:05 on Apr 21,2022, Elapsed time: 0:09:01
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 03:03:05 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlft4fiy78".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4fiy78
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:07:29 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 03:07:29 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:07:29 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 03:07:29 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:07:29 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 03:07:29 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:07:29 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 03:07:30 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:07:30 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 03:07:30 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:07:30 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 03:07:30 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:07:30 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 03:07:30 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:07:30 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 03:07:30 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:07:30 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 03:07:30 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:07:30 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 03:07:30 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:07:30 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:07:30 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:07:32 on Apr 21,2022, Elapsed time: 0:04:27
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 03:07:32 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlft35ieqb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft35ieqb
# 0 ns
# 200 ns
1
# [1]
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:08:07 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 03:08:07 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:08:07 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 03:08:07 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:08:07 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 03:08:07 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:08:07 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 03:08:07 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:08:07 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 03:08:07 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:08:07 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 03:08:07 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:08:07 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 03:08:07 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:08:07 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 03:08:08 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:08:08 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 03:08:08 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:08:08 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 03:08:08 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:08:08 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:08:08 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:08:08 on Apr 21,2022, Elapsed time: 0:00:36
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 03:08:08 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlfttzwav3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttzwav3
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:15:37 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 03:15:37 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:15:37 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 03:15:37 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:15:37 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 03:15:37 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:15:37 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 03:15:37 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:15:37 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 03:15:37 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:15:37 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 03:15:37 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:15:38 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 03:15:38 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:15:38 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 03:15:38 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:15:38 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 03:15:38 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:15:38 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 03:15:38 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:15:38 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:15:38 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:15:39 on Apr 21,2022, Elapsed time: 0:07:31
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 03:15:40 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlftk9nnic".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk9nnic
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:27:40 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 03:27:40 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:27:40 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 03:27:40 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:27:40 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 03:27:40 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:27:40 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 03:27:40 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:27:40 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 03:27:40 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:27:40 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 03:27:40 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:27:40 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 03:27:40 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:27:41 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 03:27:41 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:27:41 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 03:27:41 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:27:41 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 03:27:41 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:27:41 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:27:41 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:27:42 on Apr 21,2022, Elapsed time: 0:12:02
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 03:27:42 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlft1sjem7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1sjem7
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:39:47 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 03:39:48 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:39:48 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 03:39:48 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:39:48 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 03:39:48 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:39:48 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 03:39:48 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:39:48 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 03:39:48 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:39:48 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 03:39:48 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:39:48 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 03:39:48 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:39:48 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 03:39:48 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:39:48 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 03:39:48 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:39:48 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 03:39:49 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:39:49 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:39:49 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:39:49 on Apr 21,2022, Elapsed time: 0:12:07
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 03:39:49 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlftc93vsc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc93vsc
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:26 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 04:15:26 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:26 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 04:15:26 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:26 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 04:15:26 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:26 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 04:15:27 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:27 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 04:15:27 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:27 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 04:15:27 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:27 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 04:15:27 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:27 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 04:15:27 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:27 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 04:15:27 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:27 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 04:15:28 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:28 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 04:15:28 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:15:28 on Apr 21,2022, Elapsed time: 0:35:39
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 04:15:28 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlftcqizny".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcqizny
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:43 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 04:15:43 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:43 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 04:15:43 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:43 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 04:15:43 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:43 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 04:15:43 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:43 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 04:15:43 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:43 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 04:15:43 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:43 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 04:15:43 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:43 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 04:15:43 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:43 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 04:15:44 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:44 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 04:15:44 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:44 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 04:15:44 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:15:44 on Apr 21,2022, Elapsed time: 0:00:16
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 04:15:44 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlftq2jdmy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq2jdmy
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:51 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 04:15:51 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:51 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 04:15:51 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:51 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 04:15:51 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:51 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 04:15:51 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:51 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 04:15:51 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:51 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 04:15:51 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:51 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 04:15:52 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:52 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 04:15:52 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:52 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 04:15:52 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:52 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 04:15:52 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:15:52 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 04:15:52 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:15:53 on Apr 21,2022, Elapsed time: 0:00:09
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 04:15:53 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlft09zhv8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft09zhv8
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:20:11 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 04:20:11 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:20:11 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 04:20:11 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:20:11 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 04:20:12 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:20:12 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 04:20:12 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:20:12 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 04:20:12 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:20:12 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 04:20:12 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:20:12 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 04:20:12 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:20:12 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 04:20:12 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:20:12 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 04:20:12 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:20:12 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 04:20:13 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:20:13 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 04:20:13 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:20:13 on Apr 21,2022, Elapsed time: 0:04:20
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 04:20:13 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlft28xb22".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft28xb22
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:40:29 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 04:40:29 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:40:29 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 04:40:29 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:40:29 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 04:40:30 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:40:30 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 04:40:30 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:40:30 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 04:40:30 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:40:30 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 04:40:30 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:40:30 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 04:40:30 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:40:30 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 04:40:30 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:40:30 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 04:40:30 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:40:30 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 04:40:30 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:40:31 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 04:40:31 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:40:31 on Apr 21,2022, Elapsed time: 0:20:18
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 04:40:31 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlftr8zqtb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr8zqtb
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:45:47 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 04:45:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:45:47 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 04:45:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:45:47 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 04:45:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:45:47 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 04:45:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:45:47 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 04:45:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:45:47 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 04:45:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:45:47 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 04:45:48 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:45:48 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 04:45:48 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:45:48 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 04:45:48 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:45:48 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 04:45:48 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:45:48 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 04:45:48 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:45:49 on Apr 21,2022, Elapsed time: 0:05:18
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 04:45:49 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlftnt6iv8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnt6iv8
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:46:31 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 04:46:31 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:46:31 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 04:46:31 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:46:31 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 04:46:31 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:46:31 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 04:46:31 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:46:31 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 04:46:32 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:46:32 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 04:46:32 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:46:32 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 04:46:32 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:46:32 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 04:46:32 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:46:32 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 04:46:32 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:46:32 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 04:46:32 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:46:32 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 04:46:33 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 04:46:34 on Apr 21,2022, Elapsed time: 0:00:45
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 04:46:34 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 1
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlft8sj4zk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8sj4zk
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:47:41 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 04:47:42 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:47:42 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 04:47:42 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:47:42 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 04:47:42 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:47:42 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 04:47:42 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:47:42 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 04:47:42 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:47:42 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 04:47:42 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:47:42 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 04:47:42 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:47:42 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 04:47:42 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:47:42 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 04:47:42 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:47:42 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 04:47:43 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:47:43 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 04:47:43 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:47:44 on Apr 21,2022, Elapsed time: 0:01:10
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 04:47:44 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlftv9vvi9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv9vvi9
# 0 ns
# 200 ns
add wave -radix fx -format analog nn/activation_function/fx
add wave -radix fx -format analog nn/activation_function/fx
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:48:40 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 04:48:40 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:48:40 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 04:48:40 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:48:40 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 04:48:40 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:48:40 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 04:48:40 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:48:40 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 04:48:40 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:48:40 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 04:48:41 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:48:41 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 04:48:41 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:48:41 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 04:48:41 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:48:41 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 04:48:41 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:48:41 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 04:48:41 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:48:41 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 04:48:41 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:48:42 on Apr 21,2022, Elapsed time: 0:00:58
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 04:48:42 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlfta963na".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta963na
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:49:21 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 04:49:21 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:49:21 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 04:49:22 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:49:22 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 04:49:22 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:49:22 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 04:49:22 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:49:22 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 04:49:22 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:49:22 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 04:49:22 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:49:22 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 04:49:22 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:49:22 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 04:49:22 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:49:22 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 04:49:22 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:49:22 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 04:49:22 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:49:22 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 04:49:23 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 04:49:23 on Apr 21,2022, Elapsed time: 0:00:41
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 04:49:23 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlft8s2k77".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8s2k77
# 0 ns
# 200 ns
add wave -radix fx -format analog nn/activation_function/fx
add wave -radix fx -format analog-automatic nn/activation_function/fx
add wave -radix fx -format analog -automatic nn/activation_function/fx
# Unrecognized option: "-automatic" ignored.
add wave -radix fx -format analog nn/activation_function/fx
add wave -radix fx -format analog nn/activation_function/fx
add wave -radix fx -format analog-interpolated nn/activation_function/fx
add wave -radix fx -format analog-interpolated nn/activation_function/fx
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:53:15 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 04:53:15 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:53:15 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 04:53:15 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:53:15 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 04:53:15 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:53:15 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 04:53:15 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:53:15 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 04:53:16 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:53:16 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 04:53:16 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:53:16 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 04:53:16 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:53:16 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 04:53:16 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:53:16 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 04:53:16 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:53:16 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 04:53:17 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:53:17 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 04:53:17 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:53:18 on Apr 21,2022, Elapsed time: 0:03:55
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 04:53:18 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlfth8ix4d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth8ix4d
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:55:15 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 04:55:15 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:55:15 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 04:55:15 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:55:15 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 04:55:15 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:55:15 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 04:55:15 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:55:15 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 04:55:15 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:55:15 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 04:55:15 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:55:15 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 04:55:15 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:55:15 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 04:55:15 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:55:16 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 04:55:16 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:55:16 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 04:55:16 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:55:16 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 04:55:16 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:55:18 on Apr 21,2022, Elapsed time: 0:02:00
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 04:55:18 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlftzgkgx4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzgkgx4
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:56:04 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 04:56:04 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:56:04 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 04:56:05 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:56:05 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 04:56:05 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:56:05 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 04:56:05 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:56:05 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 04:56:05 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:56:05 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 04:56:05 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:56:05 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 04:56:05 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:56:05 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 04:56:05 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:56:05 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 04:56:05 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:56:05 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 04:56:05 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 04:56:05 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 04:56:06 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 04:56:06 on Apr 21,2022, Elapsed time: 0:00:48
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 04:56:06 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlft3t2s9v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3t2s9v
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:36:44 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 05:36:44 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:36:44 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 05:36:44 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:36:44 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 05:36:44 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:36:44 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 05:36:44 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:36:45 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 05:36:45 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:36:45 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 05:36:45 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:36:45 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 05:36:45 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:36:45 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 05:36:45 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:36:45 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 05:36:46 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:36:46 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 05:36:46 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:36:46 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 05:36:46 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 05:36:47 on Apr 21,2022, Elapsed time: 0:40:41
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 05:36:47 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlftj9t5kr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftj9t5kr
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:39:12 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 05:39:12 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:39:12 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 05:39:12 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:39:12 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 05:39:12 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:39:12 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 05:39:13 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:39:13 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 05:39:13 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:39:13 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 05:39:13 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:39:13 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 05:39:13 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:39:13 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 05:39:13 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:39:13 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 05:39:13 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:39:13 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 05:39:13 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:39:13 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 05:39:14 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 05:39:14 on Apr 21,2022, Elapsed time: 0:02:27
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 05:39:14 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlftz08xb1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz08xb1
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:04:26 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 06:04:26 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:04:26 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 06:04:26 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:04:26 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 06:04:26 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:04:26 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 06:04:26 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:04:26 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 06:04:26 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:04:26 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 06:04:26 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:04:26 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 06:04:26 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:04:26 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 06:04:26 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:04:27 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 06:04:27 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:04:27 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 06:04:27 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:04:27 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 06:04:28 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 06:04:28 on Apr 21,2022, Elapsed time: 0:25:14
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 06:04:28 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlftrif37k".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrif37k
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:04:57 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 06:04:57 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:04:57 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 06:04:57 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:04:57 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 06:04:57 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:04:57 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 06:04:57 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:04:57 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 06:04:57 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:04:57 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 06:04:57 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:04:57 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 06:04:57 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:04:58 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 06:04:58 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:04:58 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 06:04:58 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:04:58 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 06:04:58 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:04:58 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 06:04:58 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 06:04:59 on Apr 21,2022, Elapsed time: 0:00:31
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 06:05:00 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlft8nj5j1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8nj5j1
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:31:38 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 06:31:38 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:31:38 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 06:31:39 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:31:39 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 06:31:39 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:31:39 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 06:31:39 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:31:39 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 06:31:39 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:31:39 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 06:31:39 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:31:39 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 06:31:39 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:31:39 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 06:31:39 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:31:39 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 06:31:40 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:31:40 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 06:31:40 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:31:40 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 06:31:40 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 06:31:41 on Apr 21,2022, Elapsed time: 0:26:41
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 06:31:41 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlft2h4gsb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2h4gsb
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:05:21 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 07:05:21 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:05:21 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 07:05:21 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:05:21 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 07:05:21 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:05:22 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 07:05:22 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:05:22 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 07:05:22 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:05:22 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 07:05:22 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:05:22 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 07:05:22 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:05:22 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 07:05:22 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:05:22 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 07:05:22 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:05:22 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 07:05:22 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:05:22 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 07:05:22 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 07:05:23 on Apr 21,2022, Elapsed time: 0:33:42
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 07:05:23 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlftartxyf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftartxyf
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:05:59 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 07:06:00 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:06:00 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 07:06:00 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:06:00 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 07:06:00 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:06:00 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 07:06:00 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:06:00 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 07:06:00 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:06:00 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 07:06:00 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:06:00 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 07:06:00 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:06:00 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 07:06:00 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:06:00 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 07:06:00 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:06:00 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 07:06:01 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:06:01 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 07:06:01 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 07:06:02 on Apr 21,2022, Elapsed time: 0:00:39
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 07:06:02 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlft3sveb9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3sveb9
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:06:18 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 07:06:18 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:06:18 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 07:06:18 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:06:18 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 07:06:18 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:06:18 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 07:06:18 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:06:18 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 07:06:18 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:06:18 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 07:06:18 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:06:18 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 07:06:18 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:06:18 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 07:06:19 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:06:19 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 07:06:19 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:06:19 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 07:06:19 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:06:19 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 07:06:19 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 07:06:20 on Apr 21,2022, Elapsed time: 0:00:18
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 07:06:20 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlftx7m59z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftx7m59z
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:09:35 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 07:09:35 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:09:35 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 07:09:35 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:09:35 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 07:09:35 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:09:35 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 07:09:35 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:09:35 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 07:09:35 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:09:35 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 07:09:36 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:09:36 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 07:09:36 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:09:36 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 07:09:36 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:09:36 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 07:09:36 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:09:37 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 07:09:37 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:09:37 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 07:09:37 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 07:09:38 on Apr 21,2022, Elapsed time: 0:03:18
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 07:09:38 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlftjd1w1x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjd1w1x
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:14:03 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 07:14:03 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:14:03 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 07:14:03 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:14:03 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 07:14:03 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:14:03 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 07:14:04 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:14:04 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 07:14:04 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:14:04 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 07:14:04 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:14:04 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 07:14:04 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:14:04 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 07:14:04 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:14:04 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 07:14:04 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:14:04 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 07:14:04 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:14:04 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 07:14:04 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 07:14:06 on Apr 21,2022, Elapsed time: 0:04:28
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 07:14:06 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlft91j71c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft91j71c
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:15:15 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 07:15:15 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:15:15 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 07:15:15 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:15:15 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 07:15:15 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:15:15 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 07:15:16 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:15:16 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 07:15:16 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:15:16 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 07:15:16 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:15:16 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 07:15:16 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:15:16 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 07:15:16 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:15:16 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 07:15:16 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:15:16 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 07:15:16 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:15:16 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 07:15:16 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 07:15:17 on Apr 21,2022, Elapsed time: 0:01:11
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 07:15:18 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlft2c3emt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2c3emt
# 0 ns
# 200 ns
do run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:17:04 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 07:17:04 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:17:04 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../isa.sv 
# -- Compiling package isa
# 
# Top level modules:
# 	--none--
# End time: 07:17:04 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:17:04 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 07:17:04 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:17:04 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 07:17:04 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:17:04 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 07:17:04 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:17:04 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 07:17:04 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:17:04 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../controller.sv 
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Importing package isa
# -- Compiling module Controller
# ** Warning: ../controller.sv(8): (vlog-13314) Defaulting port 'inst_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Controller
# End time: 07:17:04 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:17:04 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 07:17:04 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:17:04 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 07:17:05 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:17:05 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../" ../neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 07:17:05 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 07:17:05 on Apr 21,2022
# vlog -reportprogress 300 -sv -work work "+incdir+../testbenches" ../testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 07:17:05 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 07:17:05 on Apr 21,2022, Elapsed time: 0:01:47
# Errors: 0, Warnings: 5
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 07:17:05 on Apr 21,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.isa
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: ../neural_network.sv Line: 144
# ** Warning: (vsim-3722) ../neural_network.sv(144): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'inst_write_addr'. The port definition is at: ../controller.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: ../neural_network.sv Line: 154
# 4
# 12
# 12
# 12
# unsigned
# fx
# fx_prod_full
# act_a_fx
# act_b_fx
# fx_prod
# 0
# 0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: victo  Hostname: GILGAMESH  ProcessID: 9520
#           Attempting to use alternate WLF file "./wlftni4nmk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftni4nmk
# 0 ns
# 200 ns
# End time: 07:17:57 on Apr 21,2022, Elapsed time: 0:00:52
# Errors: 0, Warnings: 5
