/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [2:0] _02_;
  wire [9:0] _03_;
  reg [3:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [13:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire [11:0] celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_51z;
  wire [4:0] celloutsig_0_52z;
  reg [2:0] celloutsig_0_53z;
  wire [10:0] celloutsig_0_64z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [25:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_17z;
  reg [8:0] celloutsig_1_18z;
  reg [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_1z[7] ? celloutsig_1_0z : celloutsig_1_5z;
  assign celloutsig_0_13z = ~(celloutsig_0_9z & celloutsig_0_1z);
  assign celloutsig_1_12z = ~(celloutsig_1_11z[0] | in_data[184]);
  assign celloutsig_0_29z = ~(celloutsig_0_7z[7] | celloutsig_0_26z[1]);
  assign celloutsig_0_3z = ~((celloutsig_0_2z | celloutsig_0_1z) & (celloutsig_0_2z | celloutsig_0_0z[2]));
  assign celloutsig_0_9z = ~((_00_ | celloutsig_0_6z) & (_01_ | celloutsig_0_3z));
  assign celloutsig_0_18z = ~((celloutsig_0_1z | celloutsig_0_13z) & (celloutsig_0_12z | celloutsig_0_15z));
  assign celloutsig_0_39z = celloutsig_0_30z | ~(celloutsig_0_25z);
  assign celloutsig_1_2z = celloutsig_1_0z | ~(in_data[106]);
  assign celloutsig_1_9z = celloutsig_1_1z[0] | ~(celloutsig_1_0z);
  assign celloutsig_0_24z = celloutsig_0_12z | ~(celloutsig_0_0z[3]);
  assign celloutsig_0_44z = ~(celloutsig_0_9z ^ celloutsig_0_31z[5]);
  assign celloutsig_1_17z = ~(in_data[131] ^ celloutsig_1_2z);
  reg [9:0] _17_;
  always_ff @(posedge clkin_data[160], posedge clkin_data[32])
    if (clkin_data[32]) _17_ <= 10'h000;
    else _17_ <= in_data[18:9];
  assign { _01_, _03_[8:7], _00_, _03_[5:0] } = _17_;
  reg [25:0] _18_;
  always_ff @(negedge clkin_data[128], posedge clkin_data[32])
    if (clkin_data[32]) _18_ <= 26'h0000000;
    else _18_ <= { celloutsig_0_23z[10:2], celloutsig_0_30z, celloutsig_0_53z, celloutsig_0_18z, celloutsig_0_41z, celloutsig_0_64z };
  assign out_data[57:32] = _18_;
  always_ff @(posedge clkin_data[192], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 3'h0;
    else _02_ <= { in_data[105:104], celloutsig_1_2z };
  assign celloutsig_0_46z = { celloutsig_0_0z[2:0], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_44z, celloutsig_0_44z } / { 1'h1, celloutsig_0_35z[1:0], celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_44z, celloutsig_0_28z, celloutsig_0_0z, celloutsig_0_28z };
  assign celloutsig_0_52z = { celloutsig_0_46z[11:8], celloutsig_0_11z } / { 1'h1, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_44z, celloutsig_0_36z };
  assign celloutsig_1_8z = { _02_[2], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_5z } / { 1'h1, celloutsig_1_1z[7:4] };
  assign celloutsig_1_10z = celloutsig_1_1z[8:0] / { 1'h1, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_11z = { in_data[139:124], celloutsig_1_4z, celloutsig_1_10z } / { 1'h1, celloutsig_1_10z[5:2], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_26z = { celloutsig_0_7z[6:3], celloutsig_0_2z } / { 1'h1, celloutsig_0_0z[2:0], celloutsig_0_25z };
  assign celloutsig_0_14z = in_data[65:42] >= { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_9z, _01_, _03_[8:7], _00_, _03_[5:0] };
  assign celloutsig_0_19z = { celloutsig_0_7z[5:1], celloutsig_0_13z, celloutsig_0_12z } >= { celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_36z = { celloutsig_0_31z[6:5], celloutsig_0_20z, celloutsig_0_20z } > { celloutsig_0_10z[2], celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_19z };
  assign celloutsig_0_8z = in_data[14:12] > in_data[61:59];
  assign celloutsig_0_28z = { celloutsig_0_7z[4], celloutsig_0_13z, celloutsig_0_13z } > { celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_3z };
  assign celloutsig_0_33z = { _01_, _03_[8:7], _00_, _03_[5:1], celloutsig_0_3z, celloutsig_0_3z } > { celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_13z };
  assign celloutsig_0_16z = { _03_[8:7], _00_, _03_[5] } <= { in_data[53:51], celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[110:105] && in_data[180:175];
  assign celloutsig_1_5z = { celloutsig_1_1z[6:0], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } && { celloutsig_1_1z, celloutsig_1_2z, _02_, celloutsig_1_0z };
  assign celloutsig_1_4z = ! in_data[165:159];
  assign celloutsig_0_11z = ! { celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_21z = ! { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_35z = { celloutsig_0_26z[3:2], celloutsig_0_3z } % { 1'h1, celloutsig_0_33z, celloutsig_0_29z };
  assign celloutsig_0_7z = { in_data[7:1], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z } % { 1'h1, in_data[26:19], celloutsig_0_6z };
  assign celloutsig_0_17z = celloutsig_0_0z % { 1'h1, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_0_23z = { celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_11z } % { 1'h1, in_data[42:32], celloutsig_0_15z, in_data[0] };
  assign celloutsig_1_6z = - in_data[167:161];
  assign celloutsig_0_31z = - { celloutsig_0_24z, celloutsig_0_28z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_11z, celloutsig_0_30z };
  assign celloutsig_0_4z = celloutsig_0_0z[3:1] !== { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_6z = _03_[4:2] !== celloutsig_0_0z[2:0];
  assign celloutsig_0_20z = { _01_, _03_[8:7], _00_, _03_[5:1], celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_2z } !== { celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_2z = in_data[7:0] !== { in_data[41:35], celloutsig_0_1z };
  assign celloutsig_0_30z = celloutsig_0_7z[5:0] !== { celloutsig_0_23z[0], celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_29z, celloutsig_0_27z, celloutsig_0_25z };
  assign celloutsig_0_51z = ~ celloutsig_0_46z[7:2];
  assign celloutsig_0_10z = ~ { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_41z = & { celloutsig_0_31z, celloutsig_0_28z };
  assign celloutsig_0_66z = & { celloutsig_0_39z, celloutsig_0_28z, celloutsig_0_25z };
  assign celloutsig_0_48z = | { celloutsig_0_23z[1], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_20z, celloutsig_0_27z };
  assign celloutsig_0_12z = | { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_1z = | in_data[77:69];
  assign celloutsig_0_15z = ~^ { in_data[85:83], celloutsig_0_4z };
  assign celloutsig_0_22z = ~^ celloutsig_0_7z[6:1];
  assign celloutsig_0_25z = ~^ { celloutsig_0_23z[13], celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_0z };
  assign celloutsig_0_27z = ~^ { _03_[0], celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_21z };
  assign celloutsig_0_64z = { celloutsig_0_52z[2:0], celloutsig_0_36z, celloutsig_0_51z, celloutsig_0_28z } << in_data[90:80];
  always_latch
    if (clkin_data[64]) celloutsig_0_0z = 4'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_0z = in_data[44:41];
  always_latch
    if (!clkin_data[64]) celloutsig_0_53z = 3'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_53z = { celloutsig_0_48z, celloutsig_0_9z, celloutsig_0_28z };
  always_latch
    if (clkin_data[96]) celloutsig_1_1z = 10'h000;
    else if (!clkin_data[0]) celloutsig_1_1z = in_data[172:163];
  always_latch
    if (!clkin_data[96]) celloutsig_1_18z = 9'h000;
    else if (!clkin_data[0]) celloutsig_1_18z = { celloutsig_1_1z[4:0], _02_, celloutsig_1_9z };
  assign { out_data[101], out_data[96], out_data[111:102], out_data[112], out_data[98] } = ~ { celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_5z, _02_[0], celloutsig_1_0z };
  assign { _03_[9], _03_[6] } = { _01_, _00_ };
  assign { out_data[136:128], out_data[100:99], out_data[97], out_data[0] } = { celloutsig_1_18z, out_data[102], out_data[102], out_data[98], celloutsig_0_66z };
endmodule
