Classic Timing Analyzer report for SomadorSubtrator
Fri Apr 25 17:28:22 2014
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                      ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 9.955 ns    ; a[1] ; result[1] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------+
; tpd                                                                        ;
+-------+-------------------+-----------------+------------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From             ; To        ;
+-------+-------------------+-----------------+------------------+-----------+
; N/A   ; None              ; 9.955 ns        ; a[1]             ; result[1] ;
; N/A   ; None              ; 9.782 ns        ; SomadorSubtrator ; result[1] ;
; N/A   ; None              ; 9.653 ns        ; b[1]             ; result[1] ;
; N/A   ; None              ; 9.597 ns        ; a[1]             ; result[4] ;
; N/A   ; None              ; 9.579 ns        ; a[0]             ; result[1] ;
; N/A   ; None              ; 9.532 ns        ; a[1]             ; result[3] ;
; N/A   ; None              ; 9.457 ns        ; a[1]             ; result[2] ;
; N/A   ; None              ; 9.400 ns        ; b[0]             ; result[1] ;
; N/A   ; None              ; 9.389 ns        ; SomadorSubtrator ; result[4] ;
; N/A   ; None              ; 9.387 ns        ; a[1]             ; result[5] ;
; N/A   ; None              ; 9.335 ns        ; a[2]             ; result[4] ;
; N/A   ; None              ; 9.324 ns        ; SomadorSubtrator ; result[3] ;
; N/A   ; None              ; 9.290 ns        ; a[4]             ; result[4] ;
; N/A   ; None              ; 9.282 ns        ; b[1]             ; result[4] ;
; N/A   ; None              ; 9.270 ns        ; a[2]             ; result[3] ;
; N/A   ; None              ; 9.249 ns        ; SomadorSubtrator ; result[2] ;
; N/A   ; None              ; 9.217 ns        ; b[1]             ; result[3] ;
; N/A   ; None              ; 9.217 ns        ; SomadorSubtrator ; result[0] ;
; N/A   ; None              ; 9.186 ns        ; a[0]             ; result[4] ;
; N/A   ; None              ; 9.179 ns        ; SomadorSubtrator ; result[5] ;
; N/A   ; None              ; 9.162 ns        ; b[2]             ; result[4] ;
; N/A   ; None              ; 9.160 ns        ; a[2]             ; result[2] ;
; N/A   ; None              ; 9.154 ns        ; b[3]             ; result[4] ;
; N/A   ; None              ; 9.142 ns        ; b[1]             ; result[2] ;
; N/A   ; None              ; 9.125 ns        ; a[2]             ; result[5] ;
; N/A   ; None              ; 9.121 ns        ; a[0]             ; result[3] ;
; N/A   ; None              ; 9.108 ns        ; a[4]             ; result[5] ;
; N/A   ; None              ; 9.097 ns        ; b[2]             ; result[3] ;
; N/A   ; None              ; 9.072 ns        ; b[1]             ; result[5] ;
; N/A   ; None              ; 9.054 ns        ; b[3]             ; result[3] ;
; N/A   ; None              ; 9.047 ns        ; a[3]             ; result[4] ;
; N/A   ; None              ; 9.046 ns        ; a[0]             ; result[2] ;
; N/A   ; None              ; 9.007 ns        ; b[0]             ; result[4] ;
; N/A   ; None              ; 8.994 ns        ; b[2]             ; result[2] ;
; N/A   ; None              ; 8.979 ns        ; a[0]             ; result[0] ;
; N/A   ; None              ; 8.976 ns        ; a[0]             ; result[5] ;
; N/A   ; None              ; 8.960 ns        ; a[3]             ; result[3] ;
; N/A   ; None              ; 8.952 ns        ; b[2]             ; result[5] ;
; N/A   ; None              ; 8.944 ns        ; b[3]             ; result[5] ;
; N/A   ; None              ; 8.942 ns        ; b[0]             ; result[3] ;
; N/A   ; None              ; 8.894 ns        ; b[4]             ; result[4] ;
; N/A   ; None              ; 8.867 ns        ; b[0]             ; result[2] ;
; N/A   ; None              ; 8.837 ns        ; a[3]             ; result[5] ;
; N/A   ; None              ; 8.807 ns        ; b[0]             ; result[0] ;
; N/A   ; None              ; 8.797 ns        ; b[0]             ; result[5] ;
; N/A   ; None              ; 8.706 ns        ; b[4]             ; result[5] ;
+-------+-------------------+-----------------+------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Apr 25 17:28:19 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SomadorSubtrator -c SomadorSubtrator --timing_analysis_only
Info: Longest tpd from source pin "a[1]" to destination pin "result[1]" is 9.955 ns
    Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U12; Fanout = 2; PIN Node = 'a[1]'
    Info: 2: + IC(4.621 ns) + CELL(0.491 ns) = 5.939 ns; Loc. = LCCOMB_X22_Y15_N20; Fanout = 1; COMB Node = 'Add0~10'
    Info: 3: + IC(1.872 ns) + CELL(2.144 ns) = 9.955 ns; Loc. = PIN_H2; Fanout = 0; PIN Node = 'result[1]'
    Info: Total cell delay = 3.462 ns ( 34.78 % )
    Info: Total interconnect delay = 6.493 ns ( 65.22 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Fri Apr 25 17:28:22 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


