<profile>

<section name = "Vivado HLS Report for 'sobel_accel'" level="0">
<item name = "Date">Wed May 23 18:09:56 2018
</item>
<item name = "Version">2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)</item>
<item name = "Project">sobel_accel</item>
<item name = "Solution">solution</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 6.89, 2.70</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">312166, 312166, 312166, 312166, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_Sobel_fu_78">Sobel, 312165, 312165, 312164, 312164, dataflow</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 4</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">3, 3, 988, 2052</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 15</column>
<column name="Register">-, -, 5, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 1, ~0, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_Sobel_fu_78">Sobel, 3, 3, 988, 2052</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_sync_grp_Sobel_fu_78_ap_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_Sobel_fu_78_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_sync_reg_grp_Sobel_fu_78_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_Sobel_fu_78_ap_ready">1, 0, 1, 0</column>
<column name="grp_Sobel_fu_78_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sobel_accel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, sobel_accel, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sobel_accel, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sobel_accel, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sobel_accel, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sobel_accel, return value</column>
<column name="p_src_allocatedFlag">in, 8, ap_none, p_src_allocatedFlag, pointer</column>
<column name="p_src_rows">in, 32, ap_none, p_src_rows, pointer</column>
<column name="p_src_cols">in, 32, ap_none, p_src_cols, pointer</column>
<column name="p_src_size">in, 32, ap_none, p_src_size, pointer</column>
<column name="p_src_data_V_address0">out, 19, ap_memory, p_src_data_V, array</column>
<column name="p_src_data_V_ce0">out, 1, ap_memory, p_src_data_V, array</column>
<column name="p_src_data_V_q0">in, 8, ap_memory, p_src_data_V, array</column>
<column name="p_dstgx_allocatedFlag">in, 8, ap_none, p_dstgx_allocatedFlag, pointer</column>
<column name="p_dstgx_rows">in, 32, ap_none, p_dstgx_rows, pointer</column>
<column name="p_dstgx_cols">in, 32, ap_none, p_dstgx_cols, pointer</column>
<column name="p_dstgx_size">in, 32, ap_none, p_dstgx_size, pointer</column>
<column name="p_dstgx_data_V_address0">out, 19, ap_memory, p_dstgx_data_V, array</column>
<column name="p_dstgx_data_V_ce0">out, 1, ap_memory, p_dstgx_data_V, array</column>
<column name="p_dstgx_data_V_we0">out, 1, ap_memory, p_dstgx_data_V, array</column>
<column name="p_dstgx_data_V_d0">out, 8, ap_memory, p_dstgx_data_V, array</column>
<column name="p_dstgy_allocatedFlag">in, 8, ap_none, p_dstgy_allocatedFlag, pointer</column>
<column name="p_dstgy_rows">in, 32, ap_none, p_dstgy_rows, pointer</column>
<column name="p_dstgy_cols">in, 32, ap_none, p_dstgy_cols, pointer</column>
<column name="p_dstgy_size">in, 32, ap_none, p_dstgy_size, pointer</column>
<column name="p_dstgy_data_V_address0">out, 19, ap_memory, p_dstgy_data_V, array</column>
<column name="p_dstgy_data_V_ce0">out, 1, ap_memory, p_dstgy_data_V, array</column>
<column name="p_dstgy_data_V_we0">out, 1, ap_memory, p_dstgy_data_V, array</column>
<column name="p_dstgy_data_V_d0">out, 8, ap_memory, p_dstgy_data_V, array</column>
</table>
</item>
</section>
</profile>
