WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2553914 heartbeat IPC: 3.916 cumulative IPC: 3.916 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5053914 heartbeat IPC: 4 cumulative IPC: 3.957 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6304088 cumulative IPC: 3.966 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6304088 cumulative IPC: 3.966 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 9668236 heartbeat IPC: 2.167 cumulative IPC: 1.486 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 16114450 heartbeat IPC: 1.551 cumulative IPC: 1.529 (Simulation time: 00 hr 01 min 33 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_293.champsimtrace.xz")
Heartbeat CPU 0 instructions: 50000001 cycles: 21443746 heartbeat IPC: 1.876 cumulative IPC: 1.651 (Simulation time: 00 hr 02 min 02 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 28346079 heartbeat IPC: 1.449 cumulative IPC: 1.588 (Simulation time: 00 hr 02 min 38 sec)
Heartbeat CPU 0 instructions: 70000002 cycles: 36305695 heartbeat IPC: 1.256 cumulative IPC: 1.5 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 43158648 heartbeat IPC: 1.459 cumulative IPC: 1.492 (Simulation time: 00 hr 03 min 54 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 48896652 heartbeat IPC: 1.743 cumulative IPC: 1.526 (Simulation time: 00 hr 04 min 24 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_293.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 54913245 heartbeat IPC: 1.662 cumulative IPC: 1.543 (Simulation time: 00 hr 04 min 55 sec)
Heartbeat CPU 0 instructions: 110000004 cycles: 62032226 heartbeat IPC: 1.405 cumulative IPC: 1.525 (Simulation time: 00 hr 05 min 34 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 69654930 heartbeat IPC: 1.312 cumulative IPC: 1.5 (Simulation time: 00 hr 06 min 14 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 66819539 cumulative IPC: 1.497 (Simulation time: 00 hr 06 min 30 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 66819539 cumulative IPC: 1.497 (Simulation time: 00 hr 06 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_293.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.497 instructions: 100000000 cycles: 66819539
CPU 0 Branch Prediction Accuracy: 90.75% MPKI: 18.13 Average ROB Occupancy at Mispredict: 15.47
Branch type MPKI
BRANCH_DIRECT_JUMP: 1e-05
BRANCH_INDIRECT: 1.38
BRANCH_CONDITIONAL: 16.7
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0.00105
BRANCH_RETURN: 4e-05

L1D TOTAL        ACCESS:   24601587 HIT:   20916366 MISS:    3685221
L1D LOAD         ACCESS:   14548815 HIT:   12467818 MISS:    2080997
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   10052554 HIT:    8448455 MISS:    1604099
L1D TRANSLATION  ACCESS:        218 HIT:         93 MISS:        125
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 31.79 cycles
L1I TOTAL        ACCESS:      29300 HIT:      24600 MISS:       4700
L1I LOAD         ACCESS:      29300 HIT:      24600 MISS:       4700
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 111.7 cycles
L2C TOTAL        ACCESS:    1403401 HIT:     689406 MISS:     713995
L2C LOAD         ACCESS:    1012721 HIT:     486189 MISS:     526532
L2C RFO          ACCESS:     158897 HIT:       8906 MISS:     149991
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     231658 HIT:     194249 MISS:      37409
L2C TRANSLATION  ACCESS:        125 HIT:         62 MISS:         63
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 163.7 cycles
LLC TOTAL        ACCESS:     883112 HIT:     518636 MISS:     364476
LLC LOAD         ACCESS:     526532 HIT:     358837 MISS:     167695
LLC RFO          ACCESS:     149991 HIT:      44247 MISS:     105744
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     206526 HIT:     115524 MISS:      91002
LLC TRANSLATION  ACCESS:         63 HIT:         28 MISS:         35
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 282.8 cycles
cpu0_DTLB TOTAL        ACCESS:   21860451 HIT:   21186793 MISS:     673658
cpu0_DTLB LOAD         ACCESS:   21860451 HIT:   21186793 MISS:     673658
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.774 cycles
cpu0_ITLB TOTAL        ACCESS:      25982 HIT:      25141 MISS:        841
cpu0_ITLB LOAD         ACCESS:      25982 HIT:      25141 MISS:        841
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.694 cycles
cpu0_STLB TOTAL        ACCESS:     657143 HIT:     656928 MISS:        215
cpu0_STLB LOAD         ACCESS:     657143 HIT:     656928 MISS:        215
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 234.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      52739
  ROW_BUFFER_MISS:     220431
 AVG DBUS CONGESTED CYCLE: 3.95
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      11713
  FULL:     131589
