#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a8c2289880 .scope module, "tb_sreg_piso_9_bit" "tb_sreg_piso_9_bit" 2 4;
 .timescale -9 -12;
P_000001a8c22d8a50 .param/l "WIDTH" 0 2 7, +C4<00000000000000000000000000001001>;
v000001a8c228d9b0_0 .var "clk", 0 0;
v000001a8c228da50_0 .var "in_parallel", 8 0;
v000001a8c228daf0_0 .var "load", 0 0;
v000001a8c22d3890_0 .net "out_serial", 0 0, L_000001a8c22d39d0;  1 drivers
v000001a8c22d3930_0 .var "rst", 0 0;
S_000001a8c228d780 .scope module, "uut" "sreg_piso_9_bit" 2 15, 3 1 0, S_000001a8c2289880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 9 "in_parallel";
    .port_info 4 /OUTPUT 1 "out_serial";
P_000001a8c22d9650 .param/l "WIDTH" 0 3 2, +C4<00000000000000000000000000001001>;
v000001a8c22a3060_0 .net "clk", 0 0, v000001a8c228d9b0_0;  1 drivers
v000001a8c22a2c70_0 .net "in_parallel", 8 0, v000001a8c228da50_0;  1 drivers
v000001a8c228bea0_0 .net "load", 0 0, v000001a8c228daf0_0;  1 drivers
v000001a8c2289a10_0 .net "out_serial", 0 0, L_000001a8c22d39d0;  alias, 1 drivers
v000001a8c2289ab0_0 .net "rst", 0 0, v000001a8c22d3930_0;  1 drivers
v000001a8c228d910_0 .var "sreg", 8 0;
E_000001a8c22d9190 .event posedge, v000001a8c2289ab0_0, v000001a8c22a3060_0;
L_000001a8c22d39d0 .part v000001a8c228d910_0, 0, 1;
    .scope S_000001a8c228d780;
T_0 ;
    %wait E_000001a8c22d9190;
    %load/vec4 v000001a8c2289ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001a8c228d910_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a8c228bea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001a8c22a2c70_0;
    %assign/vec4 v000001a8c228d910_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001a8c228d910_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001a8c228d910_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a8c2289880;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v000001a8c228d9b0_0;
    %inv;
    %store/vec4 v000001a8c228d9b0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a8c2289880;
T_2 ;
    %vpi_call 2 30 "$dumpfile", "tb_sreg_piso_9_bit.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a8c2289880 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8c228d9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8c22d3930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8c228daf0_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001a8c228da50_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8c22d3930_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8c22d3930_0, 0, 1;
    %pushi/vec4 341, 0, 9;
    %store/vec4 v000001a8c228da50_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8c228daf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8c228daf0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 50 "$display", "Serial Output: %b", v000001a8c22d3890_0 {0 0 0};
    %pushi/vec4 9, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %vpi_call 2 55 "$display", "Serial Output: %b", v000001a8c22d3890_0 {0 0 0};
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_sreg_piso_9_bit.v";
    "./sreg_piso_9_bit.v";
