- ğŸ‘‹ Hi, Iâ€™m @Karthik-Avgk
- ğŸ‘€ Iâ€™m interested in Digital Circuit Design
- ğŸŒ± Iâ€™m currently learning Verilog HDL, SystemVerilog, PERL, UVM.
- ğŸ’ï¸ Iâ€™m looking to collaborate on [nothing yet]
