0.7
2020.2
Jun 10 2021
20:04:57
D:/Christobel/Classes/Digital System Design/Lab10/Lab10/Lab10.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
D:/Christobel/Classes/Digital System Design/Lab10/Lab10/Lab10.srcs/sim_1/new/task1sim.v,1636007462,verilog,,,,task1sim,,,,,,,,
D:/Christobel/Classes/Digital System Design/Lab10/Lab10/Lab10.srcs/sources_1/new/task1.v,1636014621,verilog,,D:/Christobel/Classes/Digital System Design/Lab10/Lab10/Lab10.srcs/sim_1/new/task1sim.v,,add_product;controller;data_processor;full_adder;task1,,,,,,,,
