INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUand
INFO: [VRFC 10-311] analyzing module ALUnor
INFO: [VRFC 10-311] analyzing module ALUadd
INFO: [VRFC 10-311] analyzing module ALUsub
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/EX_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_WB_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/ID_EX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/IF_ID_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/INSTRMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTRMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/PC_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/Pipeline_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sim_1/new/Pipeline_Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Processor_tb
