Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Sep 14 07:49:40 2022
| Host         : Andrey-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_7seg_v3_timing_summary_routed.rpt -pb top_module_7seg_v3_timing_summary_routed.pb -rpx top_module_7seg_v3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_7seg_v3
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: module_rgb/rgb/digit_select_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: module_rgb/rgb/digit_select_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 225 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.202        0.000                      0                  380        0.036        0.000                      0                  380        2.633        0.000                       0                   231  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk_100Mhz_pi       {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK    {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK     {0.000 25.000}       50.000          20.000          
sys_clk_pin         {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK_1  {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK_1   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz_pi                                                                                                                                                         3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK         94.202        0.000                      0                  380        0.262        0.000                      0                  380       49.500        0.000                       0                   227  
  clkfbout_WCLK                                                                                                                                                       2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK_1       94.218        0.000                      0                  380        0.262        0.000                      0                  380       49.500        0.000                       0                   227  
  clkfbout_WCLK_1                                                                                                                                                     2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_10MHZ_WCLK_1  CLK_10MHZ_WCLK         94.202        0.000                      0                  380        0.036        0.000                      0                  380  
CLK_10MHZ_WCLK    CLK_10MHZ_WCLK_1       94.202        0.000                      0                  380        0.036        0.000                      0                  380  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_pi
  To Clock:  clk_100Mhz_pi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz_pi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       94.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.202ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.968ns (38.453%)  route 3.150ns (61.547%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 98.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.116     2.793    clock_divider/counter[31]
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.602    98.064    clock_divider/CLK_10MHZ
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[1]/C
                         clock pessimism             -0.414    97.650    
                         clock uncertainty           -0.226    97.424    
    SLICE_X83Y82         FDRE (Setup_fdre_C_R)       -0.429    96.995    clock_divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         96.995    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                 94.202    

Slack (MET) :             94.202ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.968ns (38.453%)  route 3.150ns (61.547%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 98.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.116     2.793    clock_divider/counter[31]
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.602    98.064    clock_divider/CLK_10MHZ
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[2]/C
                         clock pessimism             -0.414    97.650    
                         clock uncertainty           -0.226    97.424    
    SLICE_X83Y82         FDRE (Setup_fdre_C_R)       -0.429    96.995    clock_divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         96.995    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                 94.202    

Slack (MET) :             94.202ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.968ns (38.453%)  route 3.150ns (61.547%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 98.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.116     2.793    clock_divider/counter[31]
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.602    98.064    clock_divider/CLK_10MHZ
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[3]/C
                         clock pessimism             -0.414    97.650    
                         clock uncertainty           -0.226    97.424    
    SLICE_X83Y82         FDRE (Setup_fdre_C_R)       -0.429    96.995    clock_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         96.995    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                 94.202    

Slack (MET) :             94.202ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.968ns (38.453%)  route 3.150ns (61.547%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 98.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.116     2.793    clock_divider/counter[31]
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.602    98.064    clock_divider/CLK_10MHZ
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[4]/C
                         clock pessimism             -0.414    97.650    
                         clock uncertainty           -0.226    97.424    
    SLICE_X83Y82         FDRE (Setup_fdre_C_R)       -0.429    96.995    clock_divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         96.995    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                 94.202    

Slack (MET) :             94.305ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 1.968ns (39.227%)  route 3.049ns (60.773%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 98.066 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.015     2.692    clock_divider/counter[31]
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.604    98.066    clock_divider/CLK_10MHZ
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[10]/C
                         clock pessimism             -0.414    97.652    
                         clock uncertainty           -0.226    97.426    
    SLICE_X83Y84         FDRE (Setup_fdre_C_R)       -0.429    96.997    clock_divider/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         96.997    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                 94.305    

Slack (MET) :             94.305ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 1.968ns (39.227%)  route 3.049ns (60.773%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 98.066 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.015     2.692    clock_divider/counter[31]
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.604    98.066    clock_divider/CLK_10MHZ
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[11]/C
                         clock pessimism             -0.414    97.652    
                         clock uncertainty           -0.226    97.426    
    SLICE_X83Y84         FDRE (Setup_fdre_C_R)       -0.429    96.997    clock_divider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         96.997    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                 94.305    

Slack (MET) :             94.305ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 1.968ns (39.227%)  route 3.049ns (60.773%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 98.066 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.015     2.692    clock_divider/counter[31]
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.604    98.066    clock_divider/CLK_10MHZ
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[12]/C
                         clock pessimism             -0.414    97.652    
                         clock uncertainty           -0.226    97.426    
    SLICE_X83Y84         FDRE (Setup_fdre_C_R)       -0.429    96.997    clock_divider/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         96.997    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                 94.305    

Slack (MET) :             94.305ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 1.968ns (39.227%)  route 3.049ns (60.773%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 98.066 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.015     2.692    clock_divider/counter[31]
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.604    98.066    clock_divider/CLK_10MHZ
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[9]/C
                         clock pessimism             -0.414    97.652    
                         clock uncertainty           -0.226    97.426    
    SLICE_X83Y84         FDRE (Setup_fdre_C_R)       -0.429    96.997    clock_divider/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         96.997    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                 94.305    

Slack (MET) :             94.365ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.694ns (34.207%)  route 3.258ns (65.793%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.321ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.726    -2.321    clock_divider/CLK_10MHZ
    SLICE_X83Y87         FDRE                                         r  clock_divider/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.865 r  clock_divider/counter_reg[21]/Q
                         net (fo=4, routed)           1.612    -0.253    clock_divider/counter_reg_n_0_[21]
    SLICE_X84Y85         LUT4 (Prop_lut4_I2_O)        0.124    -0.129 r  clock_divider/counter1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.129    clock_divider/counter1_carry__0_i_5_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.247 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.247    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.364 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.364    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.618 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.290    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.657 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.975     2.631    clock_divider/counter[31]
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.603    98.065    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[5]/C
                         clock pessimism             -0.414    97.651    
                         clock uncertainty           -0.226    97.425    
    SLICE_X83Y83         FDRE (Setup_fdre_C_R)       -0.429    96.996    clock_divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         96.996    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 94.365    

Slack (MET) :             94.365ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.694ns (34.207%)  route 3.258ns (65.793%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.321ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.726    -2.321    clock_divider/CLK_10MHZ
    SLICE_X83Y87         FDRE                                         r  clock_divider/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.865 r  clock_divider/counter_reg[21]/Q
                         net (fo=4, routed)           1.612    -0.253    clock_divider/counter_reg_n_0_[21]
    SLICE_X84Y85         LUT4 (Prop_lut4_I2_O)        0.124    -0.129 r  clock_divider/counter1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.129    clock_divider/counter1_carry__0_i_5_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.247 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.247    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.364 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.364    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.618 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.290    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.657 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.975     2.631    clock_divider/counter[31]
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.603    98.065    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[6]/C
                         clock pessimism             -0.414    97.651    
                         clock uncertainty           -0.226    97.425    
    SLICE_X83Y83         FDRE (Setup_fdre_C_R)       -0.429    96.996    clock_divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         96.996    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 94.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.403%)  route 0.160ns (55.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.606    -0.506    module_display_view/sweept/CLK_10MHZ
    SLICE_X82Y95         FDRE                                         r  module_display_view/sweept/Display7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.378 r  module_display_view/sweept/Display7_reg[1]/Q
                         net (fo=1, routed)           0.160    -0.218    registros/register_pp2/D[23]
    SLICE_X84Y95         FDRE                                         r  registros/register_pp2/state_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.878    -0.274    registros/register_pp2/CLK_10MHZ
    SLICE_X84Y95         FDRE                                         r  registros/register_pp2/state_reg[25]/C
                         clock pessimism             -0.216    -0.490    
    SLICE_X84Y95         FDRE (Hold_fdre_C_D)         0.010    -0.480    registros/register_pp2/state_reg[25]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.607    -0.505    seg7_control/CLK_10MHZ
    SLICE_X89Y94         FDRE                                         r  seg7_control/digit_timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  seg7_control/digit_timer_reg[18]/Q
                         net (fo=2, routed)           0.121    -0.243    seg7_control/digit_timer_reg[18]
    SLICE_X89Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.132 r  seg7_control/digit_timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.132    seg7_control/digit_timer_reg[16]_i_1_n_5
    SLICE_X89Y94         FDRE                                         r  seg7_control/digit_timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.879    -0.273    seg7_control/CLK_10MHZ
    SLICE_X89Y94         FDRE                                         r  seg7_control/digit_timer_reg[18]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X89Y94         FDRE (Hold_fdre_C_D)         0.105    -0.400    seg7_control/digit_timer_reg[18]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 module_display_view/random_display/r_LFSR_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_display_view/random_display/r_LFSR_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.732%)  route 0.187ns (53.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.601    -0.511    module_display_view/random_display/CLK_10MHZ
    SLICE_X80Y92         FDSE                                         r  module_display_view/random_display/r_LFSR_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y92         FDSE (Prop_fdse_C_Q)         0.164    -0.347 r  module_display_view/random_display/r_LFSR_reg[13]/Q
                         net (fo=2, routed)           0.187    -0.160    module_display_view/random_display/Q[12]
    SLICE_X81Y92         FDSE                                         r  module_display_view/random_display/r_LFSR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.873    -0.279    module_display_view/random_display/CLK_10MHZ
    SLICE_X81Y92         FDSE                                         r  module_display_view/random_display/r_LFSR_reg[14]/C
                         clock pessimism             -0.219    -0.498    
    SLICE_X81Y92         FDSE (Hold_fdse_C_D)         0.070    -0.428    module_display_view/random_display/r_LFSR_reg[14]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clock_divider/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.602    -0.510    clock_divider/CLK_10MHZ
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  clock_divider/counter_reg[11]/Q
                         net (fo=4, routed)           0.122    -0.248    clock_divider/counter_reg_n_0_[11]
    SLICE_X83Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.137 r  clock_divider/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.137    clock_divider/p_1_in[11]
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.872    -0.280    clock_divider/CLK_10MHZ
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[11]/C
                         clock pessimism             -0.230    -0.510    
    SLICE_X83Y84         FDRE (Hold_fdre_C_D)         0.105    -0.405    clock_divider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clock_divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.602    -0.510    clock_divider/CLK_10MHZ
    SLICE_X83Y85         FDRE                                         r  clock_divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  clock_divider/counter_reg[15]/Q
                         net (fo=4, routed)           0.122    -0.248    clock_divider/counter_reg_n_0_[15]
    SLICE_X83Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.137 r  clock_divider/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.137    clock_divider/p_1_in[15]
    SLICE_X83Y85         FDRE                                         r  clock_divider/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.873    -0.279    clock_divider/CLK_10MHZ
    SLICE_X83Y85         FDRE                                         r  clock_divider/counter_reg[15]/C
                         clock pessimism             -0.231    -0.510    
    SLICE_X83Y85         FDRE (Hold_fdre_C_D)         0.105    -0.405    clock_divider/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clock_divider/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.604    -0.508    clock_divider/CLK_10MHZ
    SLICE_X83Y88         FDRE                                         r  clock_divider/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  clock_divider/counter_reg[27]/Q
                         net (fo=4, routed)           0.122    -0.246    clock_divider/counter_reg_n_0_[27]
    SLICE_X83Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.135 r  clock_divider/counter0_carry__5/O[2]
                         net (fo=1, routed)           0.000    -0.135    clock_divider/p_1_in[27]
    SLICE_X83Y88         FDRE                                         r  clock_divider/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.876    -0.276    clock_divider/CLK_10MHZ
    SLICE_X83Y88         FDRE                                         r  clock_divider/counter_reg[27]/C
                         clock pessimism             -0.232    -0.508    
    SLICE_X83Y88         FDRE (Hold_fdre_C_D)         0.105    -0.403    clock_divider/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clock_divider/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.604    -0.508    clock_divider/CLK_10MHZ
    SLICE_X83Y89         FDRE                                         r  clock_divider/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  clock_divider/counter_reg[31]/Q
                         net (fo=4, routed)           0.122    -0.246    clock_divider/counter_reg_n_0_[31]
    SLICE_X83Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.135 r  clock_divider/counter0_carry__6/O[2]
                         net (fo=1, routed)           0.000    -0.135    clock_divider/p_1_in[31]
    SLICE_X83Y89         FDRE                                         r  clock_divider/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.876    -0.276    clock_divider/CLK_10MHZ
    SLICE_X83Y89         FDRE                                         r  clock_divider/counter_reg[31]/C
                         clock pessimism             -0.232    -0.508    
    SLICE_X83Y89         FDRE (Hold_fdre_C_D)         0.105    -0.403    clock_divider/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.606    -0.506    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  seg7_control/digit_timer_reg[10]/Q
                         net (fo=2, routed)           0.122    -0.244    seg7_control/digit_timer_reg[10]
    SLICE_X89Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.133 r  seg7_control/digit_timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.133    seg7_control/digit_timer_reg[8]_i_1_n_5
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.878    -0.274    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
                         clock pessimism             -0.232    -0.506    
    SLICE_X89Y92         FDRE (Hold_fdre_C_D)         0.105    -0.401    seg7_control/digit_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.606    -0.506    seg7_control/CLK_10MHZ
    SLICE_X89Y90         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  seg7_control/digit_timer_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.244    seg7_control/digit_timer_reg[2]
    SLICE_X89Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.133 r  seg7_control/digit_timer_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.133    seg7_control/digit_timer_reg[0]_i_2_n_5
    SLICE_X89Y90         FDRE                                         r  seg7_control/digit_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.878    -0.274    seg7_control/CLK_10MHZ
    SLICE_X89Y90         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
                         clock pessimism             -0.232    -0.506    
    SLICE_X89Y90         FDRE (Hold_fdre_C_D)         0.105    -0.401    seg7_control/digit_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.606    -0.506    seg7_control/CLK_10MHZ
    SLICE_X89Y91         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  seg7_control/digit_timer_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.244    seg7_control/digit_timer_reg[6]
    SLICE_X89Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.133 r  seg7_control/digit_timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.133    seg7_control/digit_timer_reg[4]_i_1_n_5
    SLICE_X89Y91         FDRE                                         r  seg7_control/digit_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.878    -0.274    seg7_control/CLK_10MHZ
    SLICE_X89Y91         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
                         clock pessimism             -0.232    -0.506    
    SLICE_X89Y91         FDRE (Hold_fdre_C_D)         0.105    -0.401    seg7_control/digit_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X82Y91    clock_divider/clk_act1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X82Y91    clock_divider/clk_act2_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X82Y92    clock_divider/clk_out_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y88    clock_divider/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y89    clock_divider/counter_reg[31]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y82    clock_divider/counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y82    clock_divider/counter_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y83    clock_divider/counter_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y91    clock_divider/clk_act1_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y91    clock_divider/clk_act2_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y92    clock_divider/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y89    clock_divider/counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y82    clock_divider/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y82    clock_divider/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y82    clock_divider/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y82    clock_divider/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y92    clock_divider/flag_counter_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y96    module_display_view/random_display/r_LFSR_reg[30]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y91    clock_divider/clk_act1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y91    clock_divider/clk_act1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y91    clock_divider/clk_act2_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y91    clock_divider/clk_act2_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y92    clock_divider/clk_out_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y92    clock_divider/clk_out_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y88    clock_divider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y88    clock_divider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y89    clock_divider/counter_reg[31]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y89    clock_divider/counter_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK
  To Clock:  clkfbout_WCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       94.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.218ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.968ns (38.453%)  route 3.150ns (61.547%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 98.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.116     2.793    clock_divider/counter[31]
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.602    98.064    clock_divider/CLK_10MHZ
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[1]/C
                         clock pessimism             -0.414    97.650    
                         clock uncertainty           -0.211    97.440    
    SLICE_X83Y82         FDRE (Setup_fdre_C_R)       -0.429    97.011    clock_divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         97.011    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                 94.218    

Slack (MET) :             94.218ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.968ns (38.453%)  route 3.150ns (61.547%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 98.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.116     2.793    clock_divider/counter[31]
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.602    98.064    clock_divider/CLK_10MHZ
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[2]/C
                         clock pessimism             -0.414    97.650    
                         clock uncertainty           -0.211    97.440    
    SLICE_X83Y82         FDRE (Setup_fdre_C_R)       -0.429    97.011    clock_divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         97.011    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                 94.218    

Slack (MET) :             94.218ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.968ns (38.453%)  route 3.150ns (61.547%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 98.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.116     2.793    clock_divider/counter[31]
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.602    98.064    clock_divider/CLK_10MHZ
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[3]/C
                         clock pessimism             -0.414    97.650    
                         clock uncertainty           -0.211    97.440    
    SLICE_X83Y82         FDRE (Setup_fdre_C_R)       -0.429    97.011    clock_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         97.011    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                 94.218    

Slack (MET) :             94.218ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.968ns (38.453%)  route 3.150ns (61.547%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 98.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.116     2.793    clock_divider/counter[31]
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.602    98.064    clock_divider/CLK_10MHZ
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[4]/C
                         clock pessimism             -0.414    97.650    
                         clock uncertainty           -0.211    97.440    
    SLICE_X83Y82         FDRE (Setup_fdre_C_R)       -0.429    97.011    clock_divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         97.011    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                 94.218    

Slack (MET) :             94.320ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 1.968ns (39.227%)  route 3.049ns (60.773%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 98.066 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.015     2.692    clock_divider/counter[31]
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.604    98.066    clock_divider/CLK_10MHZ
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[10]/C
                         clock pessimism             -0.414    97.652    
                         clock uncertainty           -0.211    97.442    
    SLICE_X83Y84         FDRE (Setup_fdre_C_R)       -0.429    97.013    clock_divider/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         97.013    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                 94.320    

Slack (MET) :             94.320ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 1.968ns (39.227%)  route 3.049ns (60.773%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 98.066 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.015     2.692    clock_divider/counter[31]
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.604    98.066    clock_divider/CLK_10MHZ
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[11]/C
                         clock pessimism             -0.414    97.652    
                         clock uncertainty           -0.211    97.442    
    SLICE_X83Y84         FDRE (Setup_fdre_C_R)       -0.429    97.013    clock_divider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         97.013    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                 94.320    

Slack (MET) :             94.320ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 1.968ns (39.227%)  route 3.049ns (60.773%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 98.066 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.015     2.692    clock_divider/counter[31]
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.604    98.066    clock_divider/CLK_10MHZ
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[12]/C
                         clock pessimism             -0.414    97.652    
                         clock uncertainty           -0.211    97.442    
    SLICE_X83Y84         FDRE (Setup_fdre_C_R)       -0.429    97.013    clock_divider/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         97.013    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                 94.320    

Slack (MET) :             94.320ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 1.968ns (39.227%)  route 3.049ns (60.773%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 98.066 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.015     2.692    clock_divider/counter[31]
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.604    98.066    clock_divider/CLK_10MHZ
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[9]/C
                         clock pessimism             -0.414    97.652    
                         clock uncertainty           -0.211    97.442    
    SLICE_X83Y84         FDRE (Setup_fdre_C_R)       -0.429    97.013    clock_divider/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         97.013    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                 94.320    

Slack (MET) :             94.380ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.694ns (34.207%)  route 3.258ns (65.793%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.321ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.726    -2.321    clock_divider/CLK_10MHZ
    SLICE_X83Y87         FDRE                                         r  clock_divider/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.865 r  clock_divider/counter_reg[21]/Q
                         net (fo=4, routed)           1.612    -0.253    clock_divider/counter_reg_n_0_[21]
    SLICE_X84Y85         LUT4 (Prop_lut4_I2_O)        0.124    -0.129 r  clock_divider/counter1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.129    clock_divider/counter1_carry__0_i_5_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.247 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.247    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.364 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.364    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.618 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.290    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.657 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.975     2.631    clock_divider/counter[31]
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.603    98.065    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[5]/C
                         clock pessimism             -0.414    97.651    
                         clock uncertainty           -0.211    97.441    
    SLICE_X83Y83         FDRE (Setup_fdre_C_R)       -0.429    97.012    clock_divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         97.012    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 94.380    

Slack (MET) :             94.380ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.694ns (34.207%)  route 3.258ns (65.793%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.321ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.726    -2.321    clock_divider/CLK_10MHZ
    SLICE_X83Y87         FDRE                                         r  clock_divider/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.865 r  clock_divider/counter_reg[21]/Q
                         net (fo=4, routed)           1.612    -0.253    clock_divider/counter_reg_n_0_[21]
    SLICE_X84Y85         LUT4 (Prop_lut4_I2_O)        0.124    -0.129 r  clock_divider/counter1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.129    clock_divider/counter1_carry__0_i_5_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.247 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.247    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.364 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.364    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.618 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.290    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.657 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.975     2.631    clock_divider/counter[31]
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.603    98.065    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[6]/C
                         clock pessimism             -0.414    97.651    
                         clock uncertainty           -0.211    97.441    
    SLICE_X83Y83         FDRE (Setup_fdre_C_R)       -0.429    97.012    clock_divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         97.012    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 94.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.403%)  route 0.160ns (55.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.606    -0.506    module_display_view/sweept/CLK_10MHZ
    SLICE_X82Y95         FDRE                                         r  module_display_view/sweept/Display7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.378 r  module_display_view/sweept/Display7_reg[1]/Q
                         net (fo=1, routed)           0.160    -0.218    registros/register_pp2/D[23]
    SLICE_X84Y95         FDRE                                         r  registros/register_pp2/state_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.878    -0.274    registros/register_pp2/CLK_10MHZ
    SLICE_X84Y95         FDRE                                         r  registros/register_pp2/state_reg[25]/C
                         clock pessimism             -0.216    -0.490    
    SLICE_X84Y95         FDRE (Hold_fdre_C_D)         0.010    -0.480    registros/register_pp2/state_reg[25]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.607    -0.505    seg7_control/CLK_10MHZ
    SLICE_X89Y94         FDRE                                         r  seg7_control/digit_timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  seg7_control/digit_timer_reg[18]/Q
                         net (fo=2, routed)           0.121    -0.243    seg7_control/digit_timer_reg[18]
    SLICE_X89Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.132 r  seg7_control/digit_timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.132    seg7_control/digit_timer_reg[16]_i_1_n_5
    SLICE_X89Y94         FDRE                                         r  seg7_control/digit_timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.879    -0.273    seg7_control/CLK_10MHZ
    SLICE_X89Y94         FDRE                                         r  seg7_control/digit_timer_reg[18]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X89Y94         FDRE (Hold_fdre_C_D)         0.105    -0.400    seg7_control/digit_timer_reg[18]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 module_display_view/random_display/r_LFSR_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_display_view/random_display/r_LFSR_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.732%)  route 0.187ns (53.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.601    -0.511    module_display_view/random_display/CLK_10MHZ
    SLICE_X80Y92         FDSE                                         r  module_display_view/random_display/r_LFSR_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y92         FDSE (Prop_fdse_C_Q)         0.164    -0.347 r  module_display_view/random_display/r_LFSR_reg[13]/Q
                         net (fo=2, routed)           0.187    -0.160    module_display_view/random_display/Q[12]
    SLICE_X81Y92         FDSE                                         r  module_display_view/random_display/r_LFSR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.873    -0.279    module_display_view/random_display/CLK_10MHZ
    SLICE_X81Y92         FDSE                                         r  module_display_view/random_display/r_LFSR_reg[14]/C
                         clock pessimism             -0.219    -0.498    
    SLICE_X81Y92         FDSE (Hold_fdse_C_D)         0.070    -0.428    module_display_view/random_display/r_LFSR_reg[14]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clock_divider/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.602    -0.510    clock_divider/CLK_10MHZ
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  clock_divider/counter_reg[11]/Q
                         net (fo=4, routed)           0.122    -0.248    clock_divider/counter_reg_n_0_[11]
    SLICE_X83Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.137 r  clock_divider/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.137    clock_divider/p_1_in[11]
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.872    -0.280    clock_divider/CLK_10MHZ
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[11]/C
                         clock pessimism             -0.230    -0.510    
    SLICE_X83Y84         FDRE (Hold_fdre_C_D)         0.105    -0.405    clock_divider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clock_divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.602    -0.510    clock_divider/CLK_10MHZ
    SLICE_X83Y85         FDRE                                         r  clock_divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  clock_divider/counter_reg[15]/Q
                         net (fo=4, routed)           0.122    -0.248    clock_divider/counter_reg_n_0_[15]
    SLICE_X83Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.137 r  clock_divider/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.137    clock_divider/p_1_in[15]
    SLICE_X83Y85         FDRE                                         r  clock_divider/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.873    -0.279    clock_divider/CLK_10MHZ
    SLICE_X83Y85         FDRE                                         r  clock_divider/counter_reg[15]/C
                         clock pessimism             -0.231    -0.510    
    SLICE_X83Y85         FDRE (Hold_fdre_C_D)         0.105    -0.405    clock_divider/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clock_divider/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.604    -0.508    clock_divider/CLK_10MHZ
    SLICE_X83Y88         FDRE                                         r  clock_divider/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  clock_divider/counter_reg[27]/Q
                         net (fo=4, routed)           0.122    -0.246    clock_divider/counter_reg_n_0_[27]
    SLICE_X83Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.135 r  clock_divider/counter0_carry__5/O[2]
                         net (fo=1, routed)           0.000    -0.135    clock_divider/p_1_in[27]
    SLICE_X83Y88         FDRE                                         r  clock_divider/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.876    -0.276    clock_divider/CLK_10MHZ
    SLICE_X83Y88         FDRE                                         r  clock_divider/counter_reg[27]/C
                         clock pessimism             -0.232    -0.508    
    SLICE_X83Y88         FDRE (Hold_fdre_C_D)         0.105    -0.403    clock_divider/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clock_divider/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.604    -0.508    clock_divider/CLK_10MHZ
    SLICE_X83Y89         FDRE                                         r  clock_divider/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  clock_divider/counter_reg[31]/Q
                         net (fo=4, routed)           0.122    -0.246    clock_divider/counter_reg_n_0_[31]
    SLICE_X83Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.135 r  clock_divider/counter0_carry__6/O[2]
                         net (fo=1, routed)           0.000    -0.135    clock_divider/p_1_in[31]
    SLICE_X83Y89         FDRE                                         r  clock_divider/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.876    -0.276    clock_divider/CLK_10MHZ
    SLICE_X83Y89         FDRE                                         r  clock_divider/counter_reg[31]/C
                         clock pessimism             -0.232    -0.508    
    SLICE_X83Y89         FDRE (Hold_fdre_C_D)         0.105    -0.403    clock_divider/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.606    -0.506    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  seg7_control/digit_timer_reg[10]/Q
                         net (fo=2, routed)           0.122    -0.244    seg7_control/digit_timer_reg[10]
    SLICE_X89Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.133 r  seg7_control/digit_timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.133    seg7_control/digit_timer_reg[8]_i_1_n_5
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.878    -0.274    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
                         clock pessimism             -0.232    -0.506    
    SLICE_X89Y92         FDRE (Hold_fdre_C_D)         0.105    -0.401    seg7_control/digit_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.606    -0.506    seg7_control/CLK_10MHZ
    SLICE_X89Y90         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  seg7_control/digit_timer_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.244    seg7_control/digit_timer_reg[2]
    SLICE_X89Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.133 r  seg7_control/digit_timer_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.133    seg7_control/digit_timer_reg[0]_i_2_n_5
    SLICE_X89Y90         FDRE                                         r  seg7_control/digit_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.878    -0.274    seg7_control/CLK_10MHZ
    SLICE_X89Y90         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
                         clock pessimism             -0.232    -0.506    
    SLICE_X89Y90         FDRE (Hold_fdre_C_D)         0.105    -0.401    seg7_control/digit_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.606    -0.506    seg7_control/CLK_10MHZ
    SLICE_X89Y91         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  seg7_control/digit_timer_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.244    seg7_control/digit_timer_reg[6]
    SLICE_X89Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.133 r  seg7_control/digit_timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.133    seg7_control/digit_timer_reg[4]_i_1_n_5
    SLICE_X89Y91         FDRE                                         r  seg7_control/digit_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.878    -0.274    seg7_control/CLK_10MHZ
    SLICE_X89Y91         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
                         clock pessimism             -0.232    -0.506    
    SLICE_X89Y91         FDRE (Hold_fdre_C_D)         0.105    -0.401    seg7_control/digit_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X82Y91    clock_divider/clk_act1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X82Y91    clock_divider/clk_act2_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X82Y92    clock_divider/clk_out_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y88    clock_divider/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y89    clock_divider/counter_reg[31]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y82    clock_divider/counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y82    clock_divider/counter_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X83Y83    clock_divider/counter_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y91    clock_divider/clk_act1_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y91    clock_divider/clk_act2_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y92    clock_divider/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y89    clock_divider/counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y82    clock_divider/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y82    clock_divider/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y82    clock_divider/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y82    clock_divider/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y92    clock_divider/flag_counter_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X88Y96    module_display_view/random_display/r_LFSR_reg[30]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y91    clock_divider/clk_act1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y91    clock_divider/clk_act1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y91    clock_divider/clk_act2_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y91    clock_divider/clk_act2_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y92    clock_divider/clk_out_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y92    clock_divider/clk_out_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y88    clock_divider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y88    clock_divider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y89    clock_divider/counter_reg[31]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X83Y89    clock_divider/counter_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK_1
  To Clock:  clkfbout_WCLK_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       94.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.202ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.968ns (38.453%)  route 3.150ns (61.547%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 98.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.116     2.793    clock_divider/counter[31]
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.602    98.064    clock_divider/CLK_10MHZ
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[1]/C
                         clock pessimism             -0.414    97.650    
                         clock uncertainty           -0.226    97.424    
    SLICE_X83Y82         FDRE (Setup_fdre_C_R)       -0.429    96.995    clock_divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         96.995    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                 94.202    

Slack (MET) :             94.202ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.968ns (38.453%)  route 3.150ns (61.547%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 98.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.116     2.793    clock_divider/counter[31]
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.602    98.064    clock_divider/CLK_10MHZ
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[2]/C
                         clock pessimism             -0.414    97.650    
                         clock uncertainty           -0.226    97.424    
    SLICE_X83Y82         FDRE (Setup_fdre_C_R)       -0.429    96.995    clock_divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         96.995    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                 94.202    

Slack (MET) :             94.202ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.968ns (38.453%)  route 3.150ns (61.547%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 98.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.116     2.793    clock_divider/counter[31]
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.602    98.064    clock_divider/CLK_10MHZ
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[3]/C
                         clock pessimism             -0.414    97.650    
                         clock uncertainty           -0.226    97.424    
    SLICE_X83Y82         FDRE (Setup_fdre_C_R)       -0.429    96.995    clock_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         96.995    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                 94.202    

Slack (MET) :             94.202ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.968ns (38.453%)  route 3.150ns (61.547%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 98.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.116     2.793    clock_divider/counter[31]
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.602    98.064    clock_divider/CLK_10MHZ
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[4]/C
                         clock pessimism             -0.414    97.650    
                         clock uncertainty           -0.226    97.424    
    SLICE_X83Y82         FDRE (Setup_fdre_C_R)       -0.429    96.995    clock_divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         96.995    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                 94.202    

Slack (MET) :             94.305ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 1.968ns (39.227%)  route 3.049ns (60.773%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 98.066 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.015     2.692    clock_divider/counter[31]
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.604    98.066    clock_divider/CLK_10MHZ
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[10]/C
                         clock pessimism             -0.414    97.652    
                         clock uncertainty           -0.226    97.426    
    SLICE_X83Y84         FDRE (Setup_fdre_C_R)       -0.429    96.997    clock_divider/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         96.997    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                 94.305    

Slack (MET) :             94.305ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 1.968ns (39.227%)  route 3.049ns (60.773%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 98.066 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.015     2.692    clock_divider/counter[31]
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.604    98.066    clock_divider/CLK_10MHZ
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[11]/C
                         clock pessimism             -0.414    97.652    
                         clock uncertainty           -0.226    97.426    
    SLICE_X83Y84         FDRE (Setup_fdre_C_R)       -0.429    96.997    clock_divider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         96.997    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                 94.305    

Slack (MET) :             94.305ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 1.968ns (39.227%)  route 3.049ns (60.773%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 98.066 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.015     2.692    clock_divider/counter[31]
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.604    98.066    clock_divider/CLK_10MHZ
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[12]/C
                         clock pessimism             -0.414    97.652    
                         clock uncertainty           -0.226    97.426    
    SLICE_X83Y84         FDRE (Setup_fdre_C_R)       -0.429    96.997    clock_divider/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         96.997    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                 94.305    

Slack (MET) :             94.305ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 1.968ns (39.227%)  route 3.049ns (60.773%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 98.066 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.015     2.692    clock_divider/counter[31]
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.604    98.066    clock_divider/CLK_10MHZ
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[9]/C
                         clock pessimism             -0.414    97.652    
                         clock uncertainty           -0.226    97.426    
    SLICE_X83Y84         FDRE (Setup_fdre_C_R)       -0.429    96.997    clock_divider/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         96.997    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                 94.305    

Slack (MET) :             94.365ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.694ns (34.207%)  route 3.258ns (65.793%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.321ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.726    -2.321    clock_divider/CLK_10MHZ
    SLICE_X83Y87         FDRE                                         r  clock_divider/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.865 r  clock_divider/counter_reg[21]/Q
                         net (fo=4, routed)           1.612    -0.253    clock_divider/counter_reg_n_0_[21]
    SLICE_X84Y85         LUT4 (Prop_lut4_I2_O)        0.124    -0.129 r  clock_divider/counter1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.129    clock_divider/counter1_carry__0_i_5_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.247 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.247    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.364 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.364    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.618 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.290    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.657 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.975     2.631    clock_divider/counter[31]
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.603    98.065    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[5]/C
                         clock pessimism             -0.414    97.651    
                         clock uncertainty           -0.226    97.425    
    SLICE_X83Y83         FDRE (Setup_fdre_C_R)       -0.429    96.996    clock_divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         96.996    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 94.365    

Slack (MET) :             94.365ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.694ns (34.207%)  route 3.258ns (65.793%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.321ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.726    -2.321    clock_divider/CLK_10MHZ
    SLICE_X83Y87         FDRE                                         r  clock_divider/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.865 r  clock_divider/counter_reg[21]/Q
                         net (fo=4, routed)           1.612    -0.253    clock_divider/counter_reg_n_0_[21]
    SLICE_X84Y85         LUT4 (Prop_lut4_I2_O)        0.124    -0.129 r  clock_divider/counter1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.129    clock_divider/counter1_carry__0_i_5_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.247 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.247    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.364 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.364    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.618 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.290    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.657 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.975     2.631    clock_divider/counter[31]
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.603    98.065    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[6]/C
                         clock pessimism             -0.414    97.651    
                         clock uncertainty           -0.226    97.425    
    SLICE_X83Y83         FDRE (Setup_fdre_C_R)       -0.429    96.996    clock_divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         96.996    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 94.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.403%)  route 0.160ns (55.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.606    -0.506    module_display_view/sweept/CLK_10MHZ
    SLICE_X82Y95         FDRE                                         r  module_display_view/sweept/Display7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.378 r  module_display_view/sweept/Display7_reg[1]/Q
                         net (fo=1, routed)           0.160    -0.218    registros/register_pp2/D[23]
    SLICE_X84Y95         FDRE                                         r  registros/register_pp2/state_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.878    -0.274    registros/register_pp2/CLK_10MHZ
    SLICE_X84Y95         FDRE                                         r  registros/register_pp2/state_reg[25]/C
                         clock pessimism             -0.216    -0.490    
                         clock uncertainty            0.226    -0.264    
    SLICE_X84Y95         FDRE (Hold_fdre_C_D)         0.010    -0.254    registros/register_pp2/state_reg[25]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.607    -0.505    seg7_control/CLK_10MHZ
    SLICE_X89Y94         FDRE                                         r  seg7_control/digit_timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  seg7_control/digit_timer_reg[18]/Q
                         net (fo=2, routed)           0.121    -0.243    seg7_control/digit_timer_reg[18]
    SLICE_X89Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.132 r  seg7_control/digit_timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.132    seg7_control/digit_timer_reg[16]_i_1_n_5
    SLICE_X89Y94         FDRE                                         r  seg7_control/digit_timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.879    -0.273    seg7_control/CLK_10MHZ
    SLICE_X89Y94         FDRE                                         r  seg7_control/digit_timer_reg[18]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X89Y94         FDRE (Hold_fdre_C_D)         0.105    -0.174    seg7_control/digit_timer_reg[18]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 module_display_view/random_display/r_LFSR_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_display_view/random_display/r_LFSR_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.732%)  route 0.187ns (53.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.601    -0.511    module_display_view/random_display/CLK_10MHZ
    SLICE_X80Y92         FDSE                                         r  module_display_view/random_display/r_LFSR_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y92         FDSE (Prop_fdse_C_Q)         0.164    -0.347 r  module_display_view/random_display/r_LFSR_reg[13]/Q
                         net (fo=2, routed)           0.187    -0.160    module_display_view/random_display/Q[12]
    SLICE_X81Y92         FDSE                                         r  module_display_view/random_display/r_LFSR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.873    -0.279    module_display_view/random_display/CLK_10MHZ
    SLICE_X81Y92         FDSE                                         r  module_display_view/random_display/r_LFSR_reg[14]/C
                         clock pessimism             -0.219    -0.498    
                         clock uncertainty            0.226    -0.272    
    SLICE_X81Y92         FDSE (Hold_fdse_C_D)         0.070    -0.202    module_display_view/random_display/r_LFSR_reg[14]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 clock_divider/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.602    -0.510    clock_divider/CLK_10MHZ
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  clock_divider/counter_reg[11]/Q
                         net (fo=4, routed)           0.122    -0.248    clock_divider/counter_reg_n_0_[11]
    SLICE_X83Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.137 r  clock_divider/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.137    clock_divider/p_1_in[11]
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.872    -0.280    clock_divider/CLK_10MHZ
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[11]/C
                         clock pessimism             -0.230    -0.510    
                         clock uncertainty            0.226    -0.284    
    SLICE_X83Y84         FDRE (Hold_fdre_C_D)         0.105    -0.179    clock_divider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 clock_divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.602    -0.510    clock_divider/CLK_10MHZ
    SLICE_X83Y85         FDRE                                         r  clock_divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  clock_divider/counter_reg[15]/Q
                         net (fo=4, routed)           0.122    -0.248    clock_divider/counter_reg_n_0_[15]
    SLICE_X83Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.137 r  clock_divider/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.137    clock_divider/p_1_in[15]
    SLICE_X83Y85         FDRE                                         r  clock_divider/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.873    -0.279    clock_divider/CLK_10MHZ
    SLICE_X83Y85         FDRE                                         r  clock_divider/counter_reg[15]/C
                         clock pessimism             -0.231    -0.510    
                         clock uncertainty            0.226    -0.284    
    SLICE_X83Y85         FDRE (Hold_fdre_C_D)         0.105    -0.179    clock_divider/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 clock_divider/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.604    -0.508    clock_divider/CLK_10MHZ
    SLICE_X83Y88         FDRE                                         r  clock_divider/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  clock_divider/counter_reg[27]/Q
                         net (fo=4, routed)           0.122    -0.246    clock_divider/counter_reg_n_0_[27]
    SLICE_X83Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.135 r  clock_divider/counter0_carry__5/O[2]
                         net (fo=1, routed)           0.000    -0.135    clock_divider/p_1_in[27]
    SLICE_X83Y88         FDRE                                         r  clock_divider/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.876    -0.276    clock_divider/CLK_10MHZ
    SLICE_X83Y88         FDRE                                         r  clock_divider/counter_reg[27]/C
                         clock pessimism             -0.232    -0.508    
                         clock uncertainty            0.226    -0.282    
    SLICE_X83Y88         FDRE (Hold_fdre_C_D)         0.105    -0.177    clock_divider/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 clock_divider/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.604    -0.508    clock_divider/CLK_10MHZ
    SLICE_X83Y89         FDRE                                         r  clock_divider/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  clock_divider/counter_reg[31]/Q
                         net (fo=4, routed)           0.122    -0.246    clock_divider/counter_reg_n_0_[31]
    SLICE_X83Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.135 r  clock_divider/counter0_carry__6/O[2]
                         net (fo=1, routed)           0.000    -0.135    clock_divider/p_1_in[31]
    SLICE_X83Y89         FDRE                                         r  clock_divider/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.876    -0.276    clock_divider/CLK_10MHZ
    SLICE_X83Y89         FDRE                                         r  clock_divider/counter_reg[31]/C
                         clock pessimism             -0.232    -0.508    
                         clock uncertainty            0.226    -0.282    
    SLICE_X83Y89         FDRE (Hold_fdre_C_D)         0.105    -0.177    clock_divider/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.606    -0.506    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  seg7_control/digit_timer_reg[10]/Q
                         net (fo=2, routed)           0.122    -0.244    seg7_control/digit_timer_reg[10]
    SLICE_X89Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.133 r  seg7_control/digit_timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.133    seg7_control/digit_timer_reg[8]_i_1_n_5
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.878    -0.274    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
                         clock pessimism             -0.232    -0.506    
                         clock uncertainty            0.226    -0.280    
    SLICE_X89Y92         FDRE (Hold_fdre_C_D)         0.105    -0.175    seg7_control/digit_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.606    -0.506    seg7_control/CLK_10MHZ
    SLICE_X89Y90         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  seg7_control/digit_timer_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.244    seg7_control/digit_timer_reg[2]
    SLICE_X89Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.133 r  seg7_control/digit_timer_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.133    seg7_control/digit_timer_reg[0]_i_2_n_5
    SLICE_X89Y90         FDRE                                         r  seg7_control/digit_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.878    -0.274    seg7_control/CLK_10MHZ
    SLICE_X89Y90         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
                         clock pessimism             -0.232    -0.506    
                         clock uncertainty            0.226    -0.280    
    SLICE_X89Y90         FDRE (Hold_fdre_C_D)         0.105    -0.175    seg7_control/digit_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.606    -0.506    seg7_control/CLK_10MHZ
    SLICE_X89Y91         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  seg7_control/digit_timer_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.244    seg7_control/digit_timer_reg[6]
    SLICE_X89Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.133 r  seg7_control/digit_timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.133    seg7_control/digit_timer_reg[4]_i_1_n_5
    SLICE_X89Y91         FDRE                                         r  seg7_control/digit_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.878    -0.274    seg7_control/CLK_10MHZ
    SLICE_X89Y91         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
                         clock pessimism             -0.232    -0.506    
                         clock uncertainty            0.226    -0.280    
    SLICE_X89Y91         FDRE (Hold_fdre_C_D)         0.105    -0.175    seg7_control/digit_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.042    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       94.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.202ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.968ns (38.453%)  route 3.150ns (61.547%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 98.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.116     2.793    clock_divider/counter[31]
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.602    98.064    clock_divider/CLK_10MHZ
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[1]/C
                         clock pessimism             -0.414    97.650    
                         clock uncertainty           -0.226    97.424    
    SLICE_X83Y82         FDRE (Setup_fdre_C_R)       -0.429    96.995    clock_divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         96.995    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                 94.202    

Slack (MET) :             94.202ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.968ns (38.453%)  route 3.150ns (61.547%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 98.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.116     2.793    clock_divider/counter[31]
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.602    98.064    clock_divider/CLK_10MHZ
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[2]/C
                         clock pessimism             -0.414    97.650    
                         clock uncertainty           -0.226    97.424    
    SLICE_X83Y82         FDRE (Setup_fdre_C_R)       -0.429    96.995    clock_divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         96.995    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                 94.202    

Slack (MET) :             94.202ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.968ns (38.453%)  route 3.150ns (61.547%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 98.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.116     2.793    clock_divider/counter[31]
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.602    98.064    clock_divider/CLK_10MHZ
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[3]/C
                         clock pessimism             -0.414    97.650    
                         clock uncertainty           -0.226    97.424    
    SLICE_X83Y82         FDRE (Setup_fdre_C_R)       -0.429    96.995    clock_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         96.995    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                 94.202    

Slack (MET) :             94.202ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.968ns (38.453%)  route 3.150ns (61.547%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 98.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.116     2.793    clock_divider/counter[31]
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.602    98.064    clock_divider/CLK_10MHZ
    SLICE_X83Y82         FDRE                                         r  clock_divider/counter_reg[4]/C
                         clock pessimism             -0.414    97.650    
                         clock uncertainty           -0.226    97.424    
    SLICE_X83Y82         FDRE (Setup_fdre_C_R)       -0.429    96.995    clock_divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         96.995    
                         arrival time                          -2.793    
  -------------------------------------------------------------------
                         slack                                 94.202    

Slack (MET) :             94.305ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 1.968ns (39.227%)  route 3.049ns (60.773%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 98.066 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.015     2.692    clock_divider/counter[31]
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.604    98.066    clock_divider/CLK_10MHZ
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[10]/C
                         clock pessimism             -0.414    97.652    
                         clock uncertainty           -0.226    97.426    
    SLICE_X83Y84         FDRE (Setup_fdre_C_R)       -0.429    96.997    clock_divider/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         96.997    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                 94.305    

Slack (MET) :             94.305ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 1.968ns (39.227%)  route 3.049ns (60.773%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 98.066 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.015     2.692    clock_divider/counter[31]
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.604    98.066    clock_divider/CLK_10MHZ
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[11]/C
                         clock pessimism             -0.414    97.652    
                         clock uncertainty           -0.226    97.426    
    SLICE_X83Y84         FDRE (Setup_fdre_C_R)       -0.429    96.997    clock_divider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         96.997    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                 94.305    

Slack (MET) :             94.305ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 1.968ns (39.227%)  route 3.049ns (60.773%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 98.066 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.015     2.692    clock_divider/counter[31]
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.604    98.066    clock_divider/CLK_10MHZ
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[12]/C
                         clock pessimism             -0.414    97.652    
                         clock uncertainty           -0.226    97.426    
    SLICE_X83Y84         FDRE (Setup_fdre_C_R)       -0.429    96.997    clock_divider/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         96.997    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                 94.305    

Slack (MET) :             94.305ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 1.968ns (39.227%)  route 3.049ns (60.773%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.934ns = ( 98.066 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.325ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.722    -2.325    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456    -1.869 r  clock_divider/counter_reg[8]/Q
                         net (fo=4, routed)           1.363    -0.506    clock_divider/counter_reg_n_0_[8]
    SLICE_X84Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.382 r  clock_divider/counter1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.382    clock_divider/counter1_carry_i_7_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.151 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.151    clock_divider/counter1_carry_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.268 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.268    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.385 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.385    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.639 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.311    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.015     2.692    clock_divider/counter[31]
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.604    98.066    clock_divider/CLK_10MHZ
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[9]/C
                         clock pessimism             -0.414    97.652    
                         clock uncertainty           -0.226    97.426    
    SLICE_X83Y84         FDRE (Setup_fdre_C_R)       -0.429    96.997    clock_divider/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         96.997    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                 94.305    

Slack (MET) :             94.365ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.694ns (34.207%)  route 3.258ns (65.793%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.321ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.726    -2.321    clock_divider/CLK_10MHZ
    SLICE_X83Y87         FDRE                                         r  clock_divider/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.865 r  clock_divider/counter_reg[21]/Q
                         net (fo=4, routed)           1.612    -0.253    clock_divider/counter_reg_n_0_[21]
    SLICE_X84Y85         LUT4 (Prop_lut4_I2_O)        0.124    -0.129 r  clock_divider/counter1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.129    clock_divider/counter1_carry__0_i_5_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.247 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.247    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.364 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.364    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.618 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.290    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.657 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.975     2.631    clock_divider/counter[31]
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.603    98.065    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[5]/C
                         clock pessimism             -0.414    97.651    
                         clock uncertainty           -0.226    97.425    
    SLICE_X83Y83         FDRE (Setup_fdre_C_R)       -0.429    96.996    clock_divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         96.996    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 94.365    

Slack (MET) :             94.365ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.694ns (34.207%)  route 3.258ns (65.793%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.321ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.726    -2.321    clock_divider/CLK_10MHZ
    SLICE_X83Y87         FDRE                                         r  clock_divider/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.865 r  clock_divider/counter_reg[21]/Q
                         net (fo=4, routed)           1.612    -0.253    clock_divider/counter_reg_n_0_[21]
    SLICE_X84Y85         LUT4 (Prop_lut4_I2_O)        0.124    -0.129 r  clock_divider/counter1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.129    clock_divider/counter1_carry__0_i_5_n_0
    SLICE_X84Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.247 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.247    clock_divider/counter1_carry__0_n_0
    SLICE_X84Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.364 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.364    clock_divider/counter1_carry__1_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.618 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.672     1.290    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.367     1.657 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.975     2.631    clock_divider/counter[31]
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         1.603    98.065    clock_divider/CLK_10MHZ
    SLICE_X83Y83         FDRE                                         r  clock_divider/counter_reg[6]/C
                         clock pessimism             -0.414    97.651    
                         clock uncertainty           -0.226    97.425    
    SLICE_X83Y83         FDRE (Setup_fdre_C_R)       -0.429    96.996    clock_divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         96.996    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 94.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.403%)  route 0.160ns (55.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.606    -0.506    module_display_view/sweept/CLK_10MHZ
    SLICE_X82Y95         FDRE                                         r  module_display_view/sweept/Display7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.378 r  module_display_view/sweept/Display7_reg[1]/Q
                         net (fo=1, routed)           0.160    -0.218    registros/register_pp2/D[23]
    SLICE_X84Y95         FDRE                                         r  registros/register_pp2/state_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.878    -0.274    registros/register_pp2/CLK_10MHZ
    SLICE_X84Y95         FDRE                                         r  registros/register_pp2/state_reg[25]/C
                         clock pessimism             -0.216    -0.490    
                         clock uncertainty            0.226    -0.264    
    SLICE_X84Y95         FDRE (Hold_fdre_C_D)         0.010    -0.254    registros/register_pp2/state_reg[25]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.607    -0.505    seg7_control/CLK_10MHZ
    SLICE_X89Y94         FDRE                                         r  seg7_control/digit_timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  seg7_control/digit_timer_reg[18]/Q
                         net (fo=2, routed)           0.121    -0.243    seg7_control/digit_timer_reg[18]
    SLICE_X89Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.132 r  seg7_control/digit_timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.132    seg7_control/digit_timer_reg[16]_i_1_n_5
    SLICE_X89Y94         FDRE                                         r  seg7_control/digit_timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.879    -0.273    seg7_control/CLK_10MHZ
    SLICE_X89Y94         FDRE                                         r  seg7_control/digit_timer_reg[18]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X89Y94         FDRE (Hold_fdre_C_D)         0.105    -0.174    seg7_control/digit_timer_reg[18]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 module_display_view/random_display/r_LFSR_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_display_view/random_display/r_LFSR_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.732%)  route 0.187ns (53.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.601    -0.511    module_display_view/random_display/CLK_10MHZ
    SLICE_X80Y92         FDSE                                         r  module_display_view/random_display/r_LFSR_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y92         FDSE (Prop_fdse_C_Q)         0.164    -0.347 r  module_display_view/random_display/r_LFSR_reg[13]/Q
                         net (fo=2, routed)           0.187    -0.160    module_display_view/random_display/Q[12]
    SLICE_X81Y92         FDSE                                         r  module_display_view/random_display/r_LFSR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.873    -0.279    module_display_view/random_display/CLK_10MHZ
    SLICE_X81Y92         FDSE                                         r  module_display_view/random_display/r_LFSR_reg[14]/C
                         clock pessimism             -0.219    -0.498    
                         clock uncertainty            0.226    -0.272    
    SLICE_X81Y92         FDSE (Hold_fdse_C_D)         0.070    -0.202    module_display_view/random_display/r_LFSR_reg[14]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 clock_divider/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.602    -0.510    clock_divider/CLK_10MHZ
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  clock_divider/counter_reg[11]/Q
                         net (fo=4, routed)           0.122    -0.248    clock_divider/counter_reg_n_0_[11]
    SLICE_X83Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.137 r  clock_divider/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.137    clock_divider/p_1_in[11]
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.872    -0.280    clock_divider/CLK_10MHZ
    SLICE_X83Y84         FDRE                                         r  clock_divider/counter_reg[11]/C
                         clock pessimism             -0.230    -0.510    
                         clock uncertainty            0.226    -0.284    
    SLICE_X83Y84         FDRE (Hold_fdre_C_D)         0.105    -0.179    clock_divider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 clock_divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.602    -0.510    clock_divider/CLK_10MHZ
    SLICE_X83Y85         FDRE                                         r  clock_divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  clock_divider/counter_reg[15]/Q
                         net (fo=4, routed)           0.122    -0.248    clock_divider/counter_reg_n_0_[15]
    SLICE_X83Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.137 r  clock_divider/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.137    clock_divider/p_1_in[15]
    SLICE_X83Y85         FDRE                                         r  clock_divider/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.873    -0.279    clock_divider/CLK_10MHZ
    SLICE_X83Y85         FDRE                                         r  clock_divider/counter_reg[15]/C
                         clock pessimism             -0.231    -0.510    
                         clock uncertainty            0.226    -0.284    
    SLICE_X83Y85         FDRE (Hold_fdre_C_D)         0.105    -0.179    clock_divider/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 clock_divider/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.604    -0.508    clock_divider/CLK_10MHZ
    SLICE_X83Y88         FDRE                                         r  clock_divider/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  clock_divider/counter_reg[27]/Q
                         net (fo=4, routed)           0.122    -0.246    clock_divider/counter_reg_n_0_[27]
    SLICE_X83Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.135 r  clock_divider/counter0_carry__5/O[2]
                         net (fo=1, routed)           0.000    -0.135    clock_divider/p_1_in[27]
    SLICE_X83Y88         FDRE                                         r  clock_divider/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.876    -0.276    clock_divider/CLK_10MHZ
    SLICE_X83Y88         FDRE                                         r  clock_divider/counter_reg[27]/C
                         clock pessimism             -0.232    -0.508    
                         clock uncertainty            0.226    -0.282    
    SLICE_X83Y88         FDRE (Hold_fdre_C_D)         0.105    -0.177    clock_divider/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 clock_divider/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.604    -0.508    clock_divider/CLK_10MHZ
    SLICE_X83Y89         FDRE                                         r  clock_divider/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  clock_divider/counter_reg[31]/Q
                         net (fo=4, routed)           0.122    -0.246    clock_divider/counter_reg_n_0_[31]
    SLICE_X83Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.135 r  clock_divider/counter0_carry__6/O[2]
                         net (fo=1, routed)           0.000    -0.135    clock_divider/p_1_in[31]
    SLICE_X83Y89         FDRE                                         r  clock_divider/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.876    -0.276    clock_divider/CLK_10MHZ
    SLICE_X83Y89         FDRE                                         r  clock_divider/counter_reg[31]/C
                         clock pessimism             -0.232    -0.508    
                         clock uncertainty            0.226    -0.282    
    SLICE_X83Y89         FDRE (Hold_fdre_C_D)         0.105    -0.177    clock_divider/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.606    -0.506    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  seg7_control/digit_timer_reg[10]/Q
                         net (fo=2, routed)           0.122    -0.244    seg7_control/digit_timer_reg[10]
    SLICE_X89Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.133 r  seg7_control/digit_timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.133    seg7_control/digit_timer_reg[8]_i_1_n_5
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.878    -0.274    seg7_control/CLK_10MHZ
    SLICE_X89Y92         FDRE                                         r  seg7_control/digit_timer_reg[10]/C
                         clock pessimism             -0.232    -0.506    
                         clock uncertainty            0.226    -0.280    
    SLICE_X89Y92         FDRE (Hold_fdre_C_D)         0.105    -0.175    seg7_control/digit_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.606    -0.506    seg7_control/CLK_10MHZ
    SLICE_X89Y90         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  seg7_control/digit_timer_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.244    seg7_control/digit_timer_reg[2]
    SLICE_X89Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.133 r  seg7_control/digit_timer_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.133    seg7_control/digit_timer_reg[0]_i_2_n_5
    SLICE_X89Y90         FDRE                                         r  seg7_control/digit_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.878    -0.274    seg7_control/CLK_10MHZ
    SLICE_X89Y90         FDRE                                         r  seg7_control/digit_timer_reg[2]/C
                         clock pessimism             -0.232    -0.506    
                         clock uncertainty            0.226    -0.280    
    SLICE_X89Y90         FDRE (Hold_fdre_C_D)         0.105    -0.175    seg7_control/digit_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.606    -0.506    seg7_control/CLK_10MHZ
    SLICE_X89Y91         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  seg7_control/digit_timer_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.244    seg7_control/digit_timer_reg[6]
    SLICE_X89Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.133 r  seg7_control/digit_timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.133    seg7_control/digit_timer_reg[4]_i_1_n_5
    SLICE_X89Y91         FDRE                                         r  seg7_control/digit_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=225, routed)         0.878    -0.274    seg7_control/CLK_10MHZ
    SLICE_X89Y91         FDRE                                         r  seg7_control/digit_timer_reg[6]/C
                         clock pessimism             -0.232    -0.506    
                         clock uncertainty            0.226    -0.280    
    SLICE_X89Y91         FDRE (Hold_fdre_C_D)         0.105    -0.175    seg7_control/digit_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.042    





