Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jan  1 17:02:08 2024
| Host         : Tolgahan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                       Violations  
---------  --------  ----------------------------------------------------------------  ----------  
CKLD-2     Warning   Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning   Missing input or output delay                                     16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.234        0.000                      0                   24        0.254        0.000                      0                   24        4.500        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.234        0.000                      0                   24        0.254        0.000                      0                   24        4.500        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.234ns  (required time - arrival time)
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 1.849ns (74.610%)  route 0.629ns (25.390%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns = ( 12.284 - 10.000 ) 
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.310     2.768    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     3.286 r  design_1_i/seg7display_0/inst/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.629     3.915    design_1_i/seg7display_0/inst/clkdiv_reg_n_0_[1]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.572 r  design_1_i/seg7display_0/inst/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.572    design_1_i/seg7display_0/inst/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  design_1_i/seg7display_0/inst/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.689    design_1_i/seg7display_0/inst/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.806 r  design_1_i/seg7display_0/inst/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.806    design_1_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.923 r  design_1_i/seg7display_0/inst/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.923    design_1_i/seg7display_0/inst/clkdiv_reg[12]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.246 r  design_1_i/seg7display_0/inst/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.246    design_1_i/seg7display_0/inst/clkdiv_reg[16]_i_1_n_6
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.896    12.284    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[17]/C
                         clock pessimism              0.122    12.407    
                         clock uncertainty           -0.035    12.371    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    12.480    design_1_i/seg7display_0/inst/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         12.480    
                         arrival time                          -5.246    
  -------------------------------------------------------------------
                         slack                                  7.234    

Slack (MET) :             7.242ns  (required time - arrival time)
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 1.841ns (74.528%)  route 0.629ns (25.472%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns = ( 12.284 - 10.000 ) 
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.310     2.768    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     3.286 r  design_1_i/seg7display_0/inst/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.629     3.915    design_1_i/seg7display_0/inst/clkdiv_reg_n_0_[1]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.572 r  design_1_i/seg7display_0/inst/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.572    design_1_i/seg7display_0/inst/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  design_1_i/seg7display_0/inst/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.689    design_1_i/seg7display_0/inst/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.806 r  design_1_i/seg7display_0/inst/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.806    design_1_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.923 r  design_1_i/seg7display_0/inst/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.923    design_1_i/seg7display_0/inst/clkdiv_reg[12]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.238 r  design_1_i/seg7display_0/inst/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.238    design_1_i/seg7display_0/inst/clkdiv_reg[16]_i_1_n_4
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.896    12.284    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[19]/C
                         clock pessimism              0.122    12.407    
                         clock uncertainty           -0.035    12.371    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    12.480    design_1_i/seg7display_0/inst/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         12.480    
                         arrival time                          -5.238    
  -------------------------------------------------------------------
                         slack                                  7.242    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.765ns (73.719%)  route 0.629ns (26.281%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns = ( 12.284 - 10.000 ) 
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.310     2.768    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     3.286 r  design_1_i/seg7display_0/inst/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.629     3.915    design_1_i/seg7display_0/inst/clkdiv_reg_n_0_[1]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.572 r  design_1_i/seg7display_0/inst/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.572    design_1_i/seg7display_0/inst/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  design_1_i/seg7display_0/inst/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.689    design_1_i/seg7display_0/inst/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.806 r  design_1_i/seg7display_0/inst/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.806    design_1_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.923 r  design_1_i/seg7display_0/inst/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.923    design_1_i/seg7display_0/inst/clkdiv_reg[12]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.162 r  design_1_i/seg7display_0/inst/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.162    design_1_i/seg7display_0/inst/clkdiv_reg[16]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.896    12.284    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[18]/C
                         clock pessimism              0.122    12.407    
                         clock uncertainty           -0.035    12.371    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    12.480    design_1_i/seg7display_0/inst/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         12.480    
                         arrival time                          -5.162    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.338ns  (required time - arrival time)
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.745ns (73.498%)  route 0.629ns (26.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns = ( 12.284 - 10.000 ) 
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.310     2.768    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     3.286 r  design_1_i/seg7display_0/inst/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.629     3.915    design_1_i/seg7display_0/inst/clkdiv_reg_n_0_[1]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.572 r  design_1_i/seg7display_0/inst/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.572    design_1_i/seg7display_0/inst/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  design_1_i/seg7display_0/inst/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.689    design_1_i/seg7display_0/inst/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.806 r  design_1_i/seg7display_0/inst/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.806    design_1_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.923 r  design_1_i/seg7display_0/inst/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.923    design_1_i/seg7display_0/inst/clkdiv_reg[12]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.142 r  design_1_i/seg7display_0/inst/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.142    design_1_i/seg7display_0/inst/clkdiv_reg[16]_i_1_n_7
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.896    12.284    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[16]/C
                         clock pessimism              0.122    12.407    
                         clock uncertainty           -0.035    12.371    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    12.480    design_1_i/seg7display_0/inst/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         12.480    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                  7.338    

Slack (MET) :             7.487ns  (required time - arrival time)
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 1.732ns (73.352%)  route 0.629ns (26.648%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 12.420 - 10.000 ) 
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.310     2.768    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     3.286 r  design_1_i/seg7display_0/inst/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.629     3.915    design_1_i/seg7display_0/inst/clkdiv_reg_n_0_[1]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.572 r  design_1_i/seg7display_0/inst/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.572    design_1_i/seg7display_0/inst/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  design_1_i/seg7display_0/inst/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.689    design_1_i/seg7display_0/inst/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.806 r  design_1_i/seg7display_0/inst/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.806    design_1_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.129 r  design_1_i/seg7display_0/inst/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.129    design_1_i/seg7display_0/inst/clkdiv_reg[12]_i_1_n_6
    SLICE_X64Y20         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.032    12.420    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y20         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[13]/C
                         clock pessimism              0.122    12.542    
                         clock uncertainty           -0.035    12.507    
    SLICE_X64Y20         FDRE (Setup_fdre_C_D)        0.109    12.616    design_1_i/seg7display_0/inst/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                  7.487    

Slack (MET) :             7.495ns  (required time - arrival time)
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 1.724ns (73.261%)  route 0.629ns (26.739%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 12.420 - 10.000 ) 
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.310     2.768    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     3.286 r  design_1_i/seg7display_0/inst/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.629     3.915    design_1_i/seg7display_0/inst/clkdiv_reg_n_0_[1]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.572 r  design_1_i/seg7display_0/inst/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.572    design_1_i/seg7display_0/inst/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  design_1_i/seg7display_0/inst/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.689    design_1_i/seg7display_0/inst/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.806 r  design_1_i/seg7display_0/inst/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.806    design_1_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.121 r  design_1_i/seg7display_0/inst/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.121    design_1_i/seg7display_0/inst/clkdiv_reg[12]_i_1_n_4
    SLICE_X64Y20         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.032    12.420    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y20         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[15]/C
                         clock pessimism              0.122    12.542    
                         clock uncertainty           -0.035    12.507    
    SLICE_X64Y20         FDRE (Setup_fdre_C_D)        0.109    12.616    design_1_i/seg7display_0/inst/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                          -5.121    
  -------------------------------------------------------------------
                         slack                                  7.495    

Slack (MET) :             7.571ns  (required time - arrival time)
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.648ns (72.369%)  route 0.629ns (27.631%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 12.420 - 10.000 ) 
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.310     2.768    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     3.286 r  design_1_i/seg7display_0/inst/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.629     3.915    design_1_i/seg7display_0/inst/clkdiv_reg_n_0_[1]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.572 r  design_1_i/seg7display_0/inst/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.572    design_1_i/seg7display_0/inst/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  design_1_i/seg7display_0/inst/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.689    design_1_i/seg7display_0/inst/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.806 r  design_1_i/seg7display_0/inst/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.806    design_1_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.045 r  design_1_i/seg7display_0/inst/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.045    design_1_i/seg7display_0/inst/clkdiv_reg[12]_i_1_n_5
    SLICE_X64Y20         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.032    12.420    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y20         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[14]/C
                         clock pessimism              0.122    12.542    
                         clock uncertainty           -0.035    12.507    
    SLICE_X64Y20         FDRE (Setup_fdre_C_D)        0.109    12.616    design_1_i/seg7display_0/inst/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  7.571    

Slack (MET) :             7.587ns  (required time - arrival time)
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7display_0/inst/digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.642ns (25.714%)  route 1.855ns (74.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 12.420 - 10.000 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.024     2.483    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     3.001 f  design_1_i/seg7display_0/inst/clkdiv_reg[18]/Q
                         net (fo=9, routed)           1.855     4.855    design_1_i/seg7display_0/inst/s[0]
    SLICE_X65Y20         LUT3 (Prop_lut3_I1_O)        0.124     4.979 r  design_1_i/seg7display_0/inst/digit[2]_i_1/O
                         net (fo=1, routed)           0.000     4.979    design_1_i/seg7display_0/inst/digit[2]_i_1_n_0
    SLICE_X65Y20         FDRE                                         r  design_1_i/seg7display_0/inst/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.032    12.420    design_1_i/seg7display_0/inst/clk
    SLICE_X65Y20         FDRE                                         r  design_1_i/seg7display_0/inst/digit_reg[2]/C
                         clock pessimism              0.153    12.573    
                         clock uncertainty           -0.035    12.538    
    SLICE_X65Y20         FDRE (Setup_fdre_C_D)        0.029    12.567    design_1_i/seg7display_0/inst/digit_reg[2]
  -------------------------------------------------------------------
                         required time                         12.567    
                         arrival time                          -4.979    
  -------------------------------------------------------------------
                         slack                                  7.587    

Slack (MET) :             7.591ns  (required time - arrival time)
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 1.628ns (72.124%)  route 0.629ns (27.876%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 12.420 - 10.000 ) 
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.310     2.768    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     3.286 r  design_1_i/seg7display_0/inst/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.629     3.915    design_1_i/seg7display_0/inst/clkdiv_reg_n_0_[1]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.572 r  design_1_i/seg7display_0/inst/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.572    design_1_i/seg7display_0/inst/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  design_1_i/seg7display_0/inst/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.689    design_1_i/seg7display_0/inst/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.806 r  design_1_i/seg7display_0/inst/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.806    design_1_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.025 r  design_1_i/seg7display_0/inst/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.025    design_1_i/seg7display_0/inst/clkdiv_reg[12]_i_1_n_7
    SLICE_X64Y20         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.032    12.420    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y20         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[12]/C
                         clock pessimism              0.122    12.542    
                         clock uncertainty           -0.035    12.507    
    SLICE_X64Y20         FDRE (Setup_fdre_C_D)        0.109    12.616    design_1_i/seg7display_0/inst/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                          -5.025    
  -------------------------------------------------------------------
                         slack                                  7.591    

Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.615ns (71.963%)  route 0.629ns (28.037%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 12.420 - 10.000 ) 
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.310     2.768    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     3.286 r  design_1_i/seg7display_0/inst/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.629     3.915    design_1_i/seg7display_0/inst/clkdiv_reg_n_0_[1]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.572 r  design_1_i/seg7display_0/inst/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.572    design_1_i/seg7display_0/inst/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  design_1_i/seg7display_0/inst/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.689    design_1_i/seg7display_0/inst/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.012 r  design_1_i/seg7display_0/inst/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.012    design_1_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_6
    SLICE_X64Y19         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.032    12.420    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y19         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[9]/C
                         clock pessimism              0.176    12.597    
                         clock uncertainty           -0.035    12.561    
    SLICE_X64Y19         FDRE (Setup_fdre_C_D)        0.109    12.670    design_1_i/seg7display_0/inst/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                  7.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.773ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.546     0.773    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y19         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     0.937 r  design_1_i/seg7display_0/inst/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.051    design_1_i/seg7display_0/inst/clkdiv_reg_n_0_[10]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.161 r  design_1_i/seg7display_0/inst/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.161    design_1_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_5
    SLICE_X64Y19         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.624     1.038    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y19         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[10]/C
                         clock pessimism             -0.266     0.773    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     0.907    design_1_i/seg7display_0/inst/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.543     0.769    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y20         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.933 r  design_1_i/seg7display_0/inst/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.114     1.048    design_1_i/seg7display_0/inst/clkdiv_reg_n_0_[14]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.158 r  design_1_i/seg7display_0/inst/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.158    design_1_i/seg7display_0/inst/clkdiv_reg[12]_i_1_n_5
    SLICE_X64Y20         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.621     1.035    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y20         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[14]/C
                         clock pessimism             -0.266     0.769    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     0.903    design_1_i/seg7display_0/inst/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns
    Source Clock Delay      (SCD):    0.815ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.589     0.815    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     0.979 r  design_1_i/seg7display_0/inst/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.114     1.093    design_1_i/seg7display_0/inst/clkdiv_reg_n_0_[2]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.203 r  design_1_i/seg7display_0/inst/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.203    design_1_i/seg7display_0/inst/clkdiv_reg[0]_i_1_n_5
    SLICE_X64Y17         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.677     1.091    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[2]/C
                         clock pessimism             -0.276     0.815    
    SLICE_X64Y17         FDRE (Hold_fdre_C_D)         0.134     0.949    design_1_i/seg7display_0/inst/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.526     0.752    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y18         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     0.916 r  design_1_i/seg7display_0/inst/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.114     1.030    design_1_i/seg7display_0/inst/clkdiv_reg_n_0_[6]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.140 r  design_1_i/seg7display_0/inst/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.140    design_1_i/seg7display_0/inst/clkdiv_reg[4]_i_1_n_5
    SLICE_X64Y18         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.606     1.020    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y18         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[6]/C
                         clock pessimism             -0.268     0.752    
    SLICE_X64Y18         FDRE (Hold_fdre_C_D)         0.134     0.886    design_1_i/seg7display_0/inst/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.274ns (68.173%)  route 0.128ns (31.827%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.471     0.698    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.862 r  design_1_i/seg7display_0/inst/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.128     0.990    design_1_i/seg7display_0/inst/s[0]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.100 r  design_1_i/seg7display_0/inst/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.100    design_1_i/seg7display_0/inst/clkdiv_reg[16]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.539     0.953    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[18]/C
                         clock pessimism             -0.256     0.698    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     0.832    design_1_i/seg7display_0/inst/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.373ns (76.532%)  route 0.114ns (23.468%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.526     0.752    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y18         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     0.916 r  design_1_i/seg7display_0/inst/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.114     1.030    design_1_i/seg7display_0/inst/clkdiv_reg_n_0_[6]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.186 r  design_1_i/seg7display_0/inst/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.186    design_1_i/seg7display_0/inst/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.239 r  design_1_i/seg7display_0/inst/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.239    design_1_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_7
    SLICE_X64Y19         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.624     1.038    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y19         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[8]/C
                         clock pessimism             -0.219     0.820    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     0.954    design_1_i/seg7display_0/inst/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.773ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.546     0.773    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y19         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     0.937 r  design_1_i/seg7display_0/inst/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.051    design_1_i/seg7display_0/inst/clkdiv_reg_n_0_[10]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.197 r  design_1_i/seg7display_0/inst/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.197    design_1_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_4
    SLICE_X64Y19         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.624     1.038    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y19         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[11]/C
                         clock pessimism             -0.266     0.773    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     0.907    design_1_i/seg7display_0/inst/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.543     0.769    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y20         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.933 r  design_1_i/seg7display_0/inst/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.114     1.048    design_1_i/seg7display_0/inst/clkdiv_reg_n_0_[14]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.194 r  design_1_i/seg7display_0/inst/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.194    design_1_i/seg7display_0/inst/clkdiv_reg[12]_i_1_n_4
    SLICE_X64Y20         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.621     1.035    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y20         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[15]/C
                         clock pessimism             -0.266     0.769    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     0.903    design_1_i/seg7display_0/inst/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns
    Source Clock Delay      (SCD):    0.815ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.589     0.815    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     0.979 r  design_1_i/seg7display_0/inst/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.114     1.093    design_1_i/seg7display_0/inst/clkdiv_reg_n_0_[2]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.239 r  design_1_i/seg7display_0/inst/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.239    design_1_i/seg7display_0/inst/clkdiv_reg[0]_i_1_n_4
    SLICE_X64Y17         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.677     1.091    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[3]/C
                         clock pessimism             -0.276     0.815    
    SLICE_X64Y17         FDRE (Hold_fdre_C_D)         0.134     0.949    design_1_i/seg7display_0/inst/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.526     0.752    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y18         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     0.916 r  design_1_i/seg7display_0/inst/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.114     1.030    design_1_i/seg7display_0/inst/clkdiv_reg_n_0_[6]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.176 r  design_1_i/seg7display_0/inst/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.176    design_1_i/seg7display_0/inst/clkdiv_reg[4]_i_1_n_4
    SLICE_X64Y18         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.606     1.020    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y18         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[7]/C
                         clock pessimism             -0.268     0.752    
    SLICE_X64Y18         FDRE (Hold_fdre_C_D)         0.134     0.886    design_1_i/seg7display_0/inst/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17  design_1_i/seg7display_0/inst/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19  design_1_i/seg7display_0/inst/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19  design_1_i/seg7display_0/inst/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20  design_1_i/seg7display_0/inst/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20  design_1_i/seg7display_0/inst/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20  design_1_i/seg7display_0/inst/clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20  design_1_i/seg7display_0/inst/clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21  design_1_i/seg7display_0/inst/clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21  design_1_i/seg7display_0/inst/clkdiv_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21  design_1_i/seg7display_0/inst/clkdiv_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17  design_1_i/seg7display_0/inst/clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17  design_1_i/seg7display_0/inst/clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19  design_1_i/seg7display_0/inst/clkdiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19  design_1_i/seg7display_0/inst/clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19  design_1_i/seg7display_0/inst/clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19  design_1_i/seg7display_0/inst/clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20  design_1_i/seg7display_0/inst/clkdiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20  design_1_i/seg7display_0/inst/clkdiv_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20  design_1_i/seg7display_0/inst/clkdiv_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20  design_1_i/seg7display_0/inst/clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17  design_1_i/seg7display_0/inst/clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17  design_1_i/seg7display_0/inst/clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19  design_1_i/seg7display_0/inst/clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19  design_1_i/seg7display_0/inst/clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19  design_1_i/seg7display_0/inst/clkdiv_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19  design_1_i/seg7display_0/inst/clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20  design_1_i/seg7display_0/inst/clkdiv_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20  design_1_i/seg7display_0/inst/clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20  design_1_i/seg7display_0/inst/clkdiv_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20  design_1_i/seg7display_0/inst/clkdiv_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.632ns  (logic 4.381ns (57.405%)  route 3.251ns (42.595%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.024     2.483    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     3.001 r  design_1_i/seg7display_0/inst/clkdiv_reg[18]/Q
                         net (fo=9, routed)           1.386     4.387    design_1_i/seg7display_0/inst/s[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.152     4.539 r  design_1_i/seg7display_0/inst/an_l[0]_INST_0/O
                         net (fo=1, routed)           1.864     6.403    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711    10.114 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.114    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.434ns  (logic 4.382ns (58.952%)  route 3.051ns (41.048%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.024     2.483    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     3.001 f  design_1_i/seg7display_0/inst/clkdiv_reg[18]/Q
                         net (fo=9, routed)           1.387     4.388    design_1_i/seg7display_0/inst/s[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.152     4.540 r  design_1_i/seg7display_0/inst/an_l[3]_INST_0/O
                         net (fo=1, routed)           1.664     6.204    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     9.916 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.916    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.380ns  (logic 4.141ns (56.115%)  route 3.239ns (43.885%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.024     2.483    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     3.001 f  design_1_i/seg7display_0/inst/clkdiv_reg[18]/Q
                         net (fo=9, routed)           1.387     4.388    design_1_i/seg7display_0/inst/s[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.124     4.512 r  design_1_i/seg7display_0/inst/an_l[1]_INST_0/O
                         net (fo=1, routed)           1.851     6.363    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     9.862 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.862    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.219ns  (logic 4.165ns (57.693%)  route 3.054ns (42.307%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.024     2.483    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     3.001 r  design_1_i/seg7display_0/inst/clkdiv_reg[18]/Q
                         net (fo=9, routed)           1.386     4.387    design_1_i/seg7display_0/inst/s[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.124     4.511 r  design_1_i/seg7display_0/inst/an_l[2]_INST_0/O
                         net (fo=1, routed)           1.668     6.179    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     9.702 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.702    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seg7display_0/inst/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.018ns  (logic 4.314ns (61.475%)  route 2.704ns (38.525%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.183     2.642    design_1_i/seg7display_0/inst/clk
    SLICE_X65Y19         FDRE                                         r  design_1_i/seg7display_0/inst/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.456     3.098 r  design_1_i/seg7display_0/inst/digit_reg[0]/Q
                         net (fo=7, routed)           0.878     3.975    design_1_i/seg7display_0/inst/digit[0]
    SLICE_X65Y19         LUT4 (Prop_lut4_I2_O)        0.152     4.127 r  design_1_i/seg7display_0/inst/a_to_g[5]_INST_0/O
                         net (fo=1, routed)           1.826     5.953    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706     9.660 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.660    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seg7display_0/inst/digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.956ns  (logic 4.111ns (59.103%)  route 2.845ns (40.897%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.183     2.641    design_1_i/seg7display_0/inst/clk
    SLICE_X65Y20         FDRE                                         r  design_1_i/seg7display_0/inst/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     3.097 r  design_1_i/seg7display_0/inst/digit_reg[2]/Q
                         net (fo=7, routed)           0.833     3.931    design_1_i/seg7display_0/inst/digit[2]
    SLICE_X65Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.055 r  design_1_i/seg7display_0/inst/a_to_g[6]_INST_0/O
                         net (fo=1, routed)           2.012     6.066    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.598 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.598    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seg7display_0/inst/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.948ns  (logic 4.321ns (62.190%)  route 2.627ns (37.810%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.183     2.641    design_1_i/seg7display_0/inst/clk
    SLICE_X65Y20         FDRE                                         r  design_1_i/seg7display_0/inst/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     3.097 r  design_1_i/seg7display_0/inst/digit_reg[3]/Q
                         net (fo=7, routed)           0.819     3.917    design_1_i/seg7display_0/inst/digit[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.152     4.069 r  design_1_i/seg7display_0/inst/a_to_g[0]_INST_0/O
                         net (fo=1, routed)           1.808     5.876    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713     9.589 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.589    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seg7display_0/inst/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.833ns  (logic 4.352ns (63.688%)  route 2.481ns (36.312%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.183     2.641    design_1_i/seg7display_0/inst/clk
    SLICE_X65Y20         FDRE                                         r  design_1_i/seg7display_0/inst/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     3.097 r  design_1_i/seg7display_0/inst/digit_reg[3]/Q
                         net (fo=7, routed)           0.818     3.916    design_1_i/seg7display_0/inst/digit[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.152     4.068 r  design_1_i/seg7display_0/inst/a_to_g[3]_INST_0/O
                         net (fo=1, routed)           1.663     5.730    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     9.474 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.474    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seg7display_0/inst/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.735ns  (logic 4.109ns (61.011%)  route 2.626ns (38.989%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.183     2.641    design_1_i/seg7display_0/inst/clk
    SLICE_X65Y20         FDRE                                         r  design_1_i/seg7display_0/inst/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     3.097 r  design_1_i/seg7display_0/inst/digit_reg[3]/Q
                         net (fo=7, routed)           0.819     3.917    design_1_i/seg7display_0/inst/digit[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     4.041 r  design_1_i/seg7display_0/inst/a_to_g[1]_INST_0/O
                         net (fo=1, routed)           1.807     5.847    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.376 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.376    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seg7display_0/inst/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.654ns  (logic 4.100ns (61.618%)  route 2.554ns (38.382%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.183     2.642    design_1_i/seg7display_0/inst/clk
    SLICE_X65Y19         FDRE                                         r  design_1_i/seg7display_0/inst/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.456     3.098 r  design_1_i/seg7display_0/inst/digit_reg[0]/Q
                         net (fo=7, routed)           0.878     3.975    design_1_i/seg7display_0/inst/digit[0]
    SLICE_X65Y19         LUT4 (Prop_lut4_I3_O)        0.124     4.099 r  design_1_i/seg7display_0/inst/a_to_g[4]_INST_0/O
                         net (fo=1, routed)           1.676     5.775    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.295 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.295    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/seg7display_0/inst/digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.919ns  (logic 1.422ns (74.105%)  route 0.497ns (25.895%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.543     0.769    design_1_i/seg7display_0/inst/clk
    SLICE_X65Y20         FDRE                                         r  design_1_i/seg7display_0/inst/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     0.910 r  design_1_i/seg7display_0/inst/digit_reg[2]/Q
                         net (fo=7, routed)           0.160     1.071    design_1_i/seg7display_0/inst/digit[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.045     1.116 r  design_1_i/seg7display_0/inst/a_to_g[2]_INST_0/O
                         net (fo=1, routed)           0.337     1.452    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.688 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.688    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seg7display_0/inst/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.407ns (72.356%)  route 0.538ns (27.644%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.543     0.769    design_1_i/seg7display_0/inst/clk
    SLICE_X65Y20         FDRE                                         r  design_1_i/seg7display_0/inst/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     0.910 f  design_1_i/seg7display_0/inst/digit_reg[3]/Q
                         net (fo=7, routed)           0.210     1.121    design_1_i/seg7display_0/inst/digit[3]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.045     1.166 r  design_1_i/seg7display_0/inst/a_to_g[4]_INST_0/O
                         net (fo=1, routed)           0.327     1.493    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.714 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.714    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seg7display_0/inst/digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.416ns (71.992%)  route 0.551ns (28.008%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.543     0.769    design_1_i/seg7display_0/inst/clk
    SLICE_X65Y20         FDRE                                         r  design_1_i/seg7display_0/inst/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     0.910 r  design_1_i/seg7display_0/inst/digit_reg[2]/Q
                         net (fo=7, routed)           0.159     1.070    design_1_i/seg7display_0/inst/digit[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.115 r  design_1_i/seg7display_0/inst/a_to_g[1]_INST_0/O
                         net (fo=1, routed)           0.392     1.506    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.736 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.736    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seg7display_0/inst/digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.493ns (75.292%)  route 0.490ns (24.708%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.543     0.769    design_1_i/seg7display_0/inst/clk
    SLICE_X65Y20         FDRE                                         r  design_1_i/seg7display_0/inst/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     0.910 r  design_1_i/seg7display_0/inst/digit_reg[2]/Q
                         net (fo=7, routed)           0.160     1.071    design_1_i/seg7display_0/inst/digit[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.049     1.120 r  design_1_i/seg7display_0/inst/a_to_g[3]_INST_0/O
                         net (fo=1, routed)           0.330     1.449    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     2.753 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.753    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seg7display_0/inst/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.418ns (70.833%)  route 0.584ns (29.167%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.543     0.769    design_1_i/seg7display_0/inst/clk
    SLICE_X65Y20         FDRE                                         r  design_1_i/seg7display_0/inst/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     0.910 r  design_1_i/seg7display_0/inst/digit_reg[3]/Q
                         net (fo=7, routed)           0.127     1.038    design_1_i/seg7display_0/inst/digit[3]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.045     1.083 r  design_1_i/seg7display_0/inst/a_to_g[6]_INST_0/O
                         net (fo=1, routed)           0.457     1.539    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.772 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.772    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seg7display_0/inst/digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.463ns (72.392%)  route 0.558ns (27.608%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.543     0.769    design_1_i/seg7display_0/inst/clk
    SLICE_X65Y20         FDRE                                         r  design_1_i/seg7display_0/inst/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     0.910 r  design_1_i/seg7display_0/inst/digit_reg[2]/Q
                         net (fo=7, routed)           0.159     1.070    design_1_i/seg7display_0/inst/digit[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.048     1.118 r  design_1_i/seg7display_0/inst/a_to_g[0]_INST_0/O
                         net (fo=1, routed)           0.399     1.516    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     2.790 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.790    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seg7display_0/inst/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.455ns (71.372%)  route 0.583ns (28.628%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.543     0.769    design_1_i/seg7display_0/inst/clk
    SLICE_X65Y20         FDRE                                         r  design_1_i/seg7display_0/inst/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     0.910 r  design_1_i/seg7display_0/inst/digit_reg[3]/Q
                         net (fo=7, routed)           0.210     1.121    design_1_i/seg7display_0/inst/digit[3]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.046     1.167 r  design_1_i/seg7display_0/inst/a_to_g[5]_INST_0/O
                         net (fo=1, routed)           0.373     1.540    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.268     2.807 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.807    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.433ns (65.740%)  route 0.747ns (34.260%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.471     0.698    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.862 f  design_1_i/seg7display_0/inst/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.406     1.268    design_1_i/seg7display_0/inst/s[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.313 r  design_1_i/seg7display_0/inst/an_l[2]_INST_0/O
                         net (fo=1, routed)           0.341     1.654    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     2.877 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.877    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.409ns (63.416%)  route 0.813ns (36.584%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.471     0.698    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.862 r  design_1_i/seg7display_0/inst/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.407     1.269    design_1_i/seg7display_0/inst/s[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.314 r  design_1_i/seg7display_0/inst/an_l[1]_INST_0/O
                         net (fo=1, routed)           0.406     1.720    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.920 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.920    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/seg7display_0/inst/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.481ns (66.630%)  route 0.742ns (33.370%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.471     0.698    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.862 f  design_1_i/seg7display_0/inst/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.407     1.269    design_1_i/seg7display_0/inst/s[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.044     1.313 r  design_1_i/seg7display_0/inst/an_l[3]_INST_0/O
                         net (fo=1, routed)           0.335     1.648    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     2.921 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.921    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i3
                            (input port)
  Destination:            design_1_i/seg7display_0/inst/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.004ns  (logic 1.926ns (32.089%)  route 4.077ns (67.911%))
  Logic Levels:           3  (IBUF=1 LUT3=2)
  Clock Path Skew:        2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  i3 (IN)
                         net (fo=0)                   0.000     0.000    i3
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  i3_IBUF_inst/O
                         net (fo=3, routed)           2.877     4.326    design_1_i/bin2BCD_0/c
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.150     4.476 r  design_1_i/bin2BCD_0/g0_b0/O
                         net (fo=1, routed)           1.200     5.676    design_1_i/seg7display_0/inst/x_l[1]
    SLICE_X65Y19         LUT3 (Prop_lut3_I0_O)        0.328     6.004 r  design_1_i/seg7display_0/inst/digit[1]_i_1/O
                         net (fo=1, routed)           0.000     6.004    design_1_i/seg7display_0/inst/digit[1]_i_1_n_0
    SLICE_X65Y19         FDRE                                         r  design_1_i/seg7display_0/inst/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.032     2.420    design_1_i/seg7display_0/inst/clk
    SLICE_X65Y19         FDRE                                         r  design_1_i/seg7display_0/inst/digit_reg[1]/C

Slack:                    inf
  Source:                 i1
                            (input port)
  Destination:            design_1_i/seg7display_0/inst/digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.727ns  (logic 1.709ns (29.847%)  route 4.018ns (70.153%))
  Logic Levels:           3  (IBUF=1 LUT3=2)
  Clock Path Skew:        2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  i1 (IN)
                         net (fo=0)                   0.000     0.000    i1
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i1_IBUF_inst/O
                         net (fo=3, routed)           2.771     4.232    design_1_i/bin2BCD_0/a
    SLICE_X52Y19         LUT3 (Prop_lut3_I0_O)        0.124     4.356 r  design_1_i/bin2BCD_0/g0_b2/O
                         net (fo=1, routed)           1.247     5.603    design_1_i/seg7display_0/inst/x_l[3]
    SLICE_X65Y20         LUT3 (Prop_lut3_I0_O)        0.124     5.727 r  design_1_i/seg7display_0/inst/digit[3]_i_1/O
                         net (fo=1, routed)           0.000     5.727    design_1_i/seg7display_0/inst/digit[3]_i_1_n_0
    SLICE_X65Y20         FDRE                                         r  design_1_i/seg7display_0/inst/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.032     2.420    design_1_i/seg7display_0/inst/clk
    SLICE_X65Y20         FDRE                                         r  design_1_i/seg7display_0/inst/digit_reg[3]/C

Slack:                    inf
  Source:                 i3
                            (input port)
  Destination:            design_1_i/seg7display_0/inst/digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.659ns  (logic 1.696ns (29.978%)  route 3.963ns (70.022%))
  Logic Levels:           3  (IBUF=1 LUT3=2)
  Clock Path Skew:        2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  i3 (IN)
                         net (fo=0)                   0.000     0.000    i3
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  i3_IBUF_inst/O
                         net (fo=3, routed)           2.877     4.326    design_1_i/bin2BCD_0/c
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.124     4.450 r  design_1_i/bin2BCD_0/g0_b1/O
                         net (fo=1, routed)           1.085     5.535    design_1_i/seg7display_0/inst/x_l[2]
    SLICE_X65Y20         LUT3 (Prop_lut3_I0_O)        0.124     5.659 r  design_1_i/seg7display_0/inst/digit[2]_i_1/O
                         net (fo=1, routed)           0.000     5.659    design_1_i/seg7display_0/inst/digit[2]_i_1_n_0
    SLICE_X65Y20         FDRE                                         r  design_1_i/seg7display_0/inst/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.032     2.420    design_1_i/seg7display_0/inst/clk
    SLICE_X65Y20         FDRE                                         r  design_1_i/seg7display_0/inst/digit_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.409ns  (logic 1.451ns (26.820%)  route 3.958ns (73.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.958     5.409    design_1_i/seg7display_0/inst/reset
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.896     2.284    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.409ns  (logic 1.451ns (26.820%)  route 3.958ns (73.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.958     5.409    design_1_i/seg7display_0/inst/reset
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.896     2.284    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.409ns  (logic 1.451ns (26.820%)  route 3.958ns (73.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.958     5.409    design_1_i/seg7display_0/inst/reset
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.896     2.284    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.409ns  (logic 1.451ns (26.820%)  route 3.958ns (73.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.958     5.409    design_1_i/seg7display_0/inst/reset
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.896     2.284    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.271ns  (logic 1.451ns (27.524%)  route 3.820ns (72.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.820     5.271    design_1_i/seg7display_0/inst/reset
    SLICE_X64Y20         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.032     2.420    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y20         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.271ns  (logic 1.451ns (27.524%)  route 3.820ns (72.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.820     5.271    design_1_i/seg7display_0/inst/reset
    SLICE_X64Y20         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.032     2.420    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y20         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.271ns  (logic 1.451ns (27.524%)  route 3.820ns (72.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.820     5.271    design_1_i/seg7display_0/inst/reset
    SLICE_X64Y20         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.032     2.420    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y20         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i0
                            (input port)
  Destination:            design_1_i/seg7display_0/inst/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.266ns (16.378%)  route 1.358ns (83.622%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  i0 (IN)
                         net (fo=0)                   0.000     0.000    i0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i0_IBUF_inst/O
                         net (fo=1, routed)           1.358     1.579    design_1_i/seg7display_0/inst/x_l[0]
    SLICE_X65Y19         LUT3 (Prop_lut3_I0_O)        0.045     1.624 r  design_1_i/seg7display_0/inst/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     1.624    design_1_i/seg7display_0/inst/digit[0]_i_1_n_0
    SLICE_X65Y19         FDRE                                         r  design_1_i/seg7display_0/inst/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.624     1.038    design_1_i/seg7display_0/inst/clk
    SLICE_X65Y19         FDRE                                         r  design_1_i/seg7display_0/inst/digit_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.726ns  (logic 0.219ns (12.685%)  route 1.507ns (87.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=20, routed)          1.507     1.726    design_1_i/seg7display_0/inst/reset
    SLICE_X64Y17         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.677     1.091    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.726ns  (logic 0.219ns (12.685%)  route 1.507ns (87.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=20, routed)          1.507     1.726    design_1_i/seg7display_0/inst/reset
    SLICE_X64Y17         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.677     1.091    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.726ns  (logic 0.219ns (12.685%)  route 1.507ns (87.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=20, routed)          1.507     1.726    design_1_i/seg7display_0/inst/reset
    SLICE_X64Y17         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.677     1.091    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.726ns  (logic 0.219ns (12.685%)  route 1.507ns (87.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=20, routed)          1.507     1.726    design_1_i/seg7display_0/inst/reset
    SLICE_X64Y17         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.677     1.091    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.219ns (12.004%)  route 1.604ns (87.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=20, routed)          1.604     1.823    design_1_i/seg7display_0/inst/reset
    SLICE_X64Y18         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.606     1.020    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y18         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.219ns (12.004%)  route 1.604ns (87.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=20, routed)          1.604     1.823    design_1_i/seg7display_0/inst/reset
    SLICE_X64Y18         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.606     1.020    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y18         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.219ns (12.004%)  route 1.604ns (87.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=20, routed)          1.604     1.823    design_1_i/seg7display_0/inst/reset
    SLICE_X64Y18         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.606     1.020    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y18         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.219ns (12.004%)  route 1.604ns (87.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=20, routed)          1.604     1.823    design_1_i/seg7display_0/inst/reset
    SLICE_X64Y18         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.606     1.020    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y18         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/seg7display_0/inst/clkdiv_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.887ns  (logic 0.219ns (11.602%)  route 1.668ns (88.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=20, routed)          1.668     1.887    design_1_i/seg7display_0/inst/reset
    SLICE_X64Y19         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.624     1.038    design_1_i/seg7display_0/inst/clk
    SLICE_X64Y19         FDRE                                         r  design_1_i/seg7display_0/inst/clkdiv_reg[10]/C





