NDSummary.OnToolTipsLoaded("File3:shunt_dpi_pkg.sv",{13:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype13\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_initiator_init (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">portno</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">TCP/IP initiator initialization</div></div>",14:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype14\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_target_init (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">portno,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName last\">hostname</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">TCP/IP target initialization</div></div>",17:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype17\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_send_short (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">shortint&nbsp;</td><td class=\"PName last\">Short</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map shortint 2-state data type,16-bit signed integer see SV LRM 6.11 Integer data types shortint/short int*</div></div>",18:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype18\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_recv_short (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">shortint&nbsp;</td><td class=\"PName last\">Short</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map shortint 2-state data type,16-bit signed integer see SV LRM 6.11 Integer data types shortint/short int*</div></div>",19:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype19\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_send_int (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">Int</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map int 2-state data type,32-bit signed integer LRM 6.11 Integer data types int/int*</div></div>",20:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype20\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_recv_int (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">Int</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map int 2-state data type,32-bit signed integer LRM 6.11 Integer data types int/int*</div></div>",21:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype21\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_send_long (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">longint&nbsp;</td><td class=\"PName last\">Long</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map longint 2-state data type,64-bit signed integer see SV LRM 6.11 Integer data types longint/long int*</div></div>",22:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype22\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_recv_long (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">longint&nbsp;</td><td class=\"PName last\">Long</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map longint 2-state data type,64-bit signed integer see SV LRM 6.11 Integer data types longint/long int*</div></div>",23:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype23\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_send_byte (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">byte</span>&nbsp;</td><td class=\"PName last\">Byte</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map byte 2-state data type, 8-bit signed integer or ASCII character LRM 6.11 Integer data types char/char*</div></div>",24:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype24\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_recv_byte (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">byte</span>&nbsp;</td><td class=\"PName last\">Byte</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map byte 2-state data type, 8-bit signed integer or ASCII character LRM 6.11 Integer data types char/char*</div></div>",25:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype25\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_send_integer (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">integer</span>&nbsp;</td><td class=\"PName last\">Integer</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map integer&nbsp; 4-state data type,32-bit signed integer LRM 6.11 Integer data types</div></div>",26:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype26\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_recv_integer (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">inout</span>&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">integer</span>&nbsp;</td><td class=\"PName last\">Integer</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map integer&nbsp; 4-state data type,32-bit signed integer LRM 6.11 Integer data types</div></div>",27:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype27\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_send_time (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">time&nbsp;</td><td class=\"PName last\">Time</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map time&nbsp; 4-state data type, 64-bit unsigned integer LRM 6.11</div></div>",28:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype28\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_recv_time (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">inout</span>&nbsp;</td><td class=\"PType\">time&nbsp;</td><td class=\"PName last\">Time</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map time&nbsp; 4-state data type, 64-bit unsigned integer LRM 6.11</div></div>",29:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype29\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_send_bit (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">bit&nbsp;</td><td class=\"PName last\">Bit</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map bit 2-state data type,user-defined vector size unsigned LRM 6.11</div></div>",30:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype30\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_recv_bit (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">inout</span>&nbsp;</td><td class=\"PType\">bit&nbsp;</td><td class=\"PName last\">Bit</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">mapbit 2-state data type,user-defined vector size unsigned LRM 6.11</div></div>",31:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype31\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_send_reg (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">reg&nbsp;</td><td class=\"PName last\">Reg</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map reg/logic 4-state data type LRM 6.11</div></div>",32:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype32\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_recv_reg (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">inout</span>&nbsp;</td><td class=\"PType\">reg&nbsp;</td><td class=\"PName last\">Reg</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map reg/logic 4-state data type LRM&nbsp; 6.11</div></div>",33:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype33\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_send_logic (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">logic&nbsp;</td><td class=\"PName last\">Logic</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map reg/logic 4-state data type LRM 6.11</div></div>",34:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype34\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_recv_logic (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">inout</span>&nbsp;</td><td class=\"PType\">logic&nbsp;</td><td class=\"PName last\">Logic</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map reg/logic 4-state data type LRM&nbsp; 6.11</div></div>",37:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype37\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_send_real (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">real</span>&nbsp;</td><td class=\"PName last\">Real</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map real data type is the same as a C double 8 byte LRM 6.12</div></div>",38:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype38\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_recv_real (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">real</span>&nbsp;</td><td class=\"PName last\">Real</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map real data type is the same as a C double 8 byte LRM 6.12</div></div>",39:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype39\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_send_shortreal (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">shortreal&nbsp;</td><td class=\"PName last\">Real</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map real data type is the same as a C float LRM 6.12</div></div>",40:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype40\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_recv_shortreal (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">shortreal&nbsp;</td><td class=\"PName last\">Real</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map real data type is the same as a C float LRM 6.12</div></div>",43:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype43\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_send_bitN(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">size,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">bit[]&nbsp;</td><td class=\"PName last\">bitN</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map bit[N:0]&nbsp; 2-state data type packed array of scalar bit types LRM 6.11</div></div>",44:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype44\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_recv_bitN (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">size,</td></tr><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">inout</span>&nbsp;</td><td class=\"PType\">bit[]&nbsp;</td><td class=\"PName last\">bitN</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map bit[N:0] 2-state data type packed array of scalar bit types LRM&nbsp; 6.11</div></div>",45:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype45\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_send_string (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">size,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName last\">String</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map string string is an ordered collection of characters be indexed as a unpacked array of bytes LRM 6.16</div></div>",46:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype46\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_recv_string (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">size,</td></tr><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">inout</span>&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName last\">String</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map string string is an ordered collection of characters be indexed as a unpacked array of bytes LRM 6.16</div></div>",49:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype49\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_send_intV (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">size,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">Int[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map unpacked &quot;int&quot; one-dimensional array LRM 7.4.2</div></div>",50:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype50\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_recv_intV (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">size,</td></tr><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">Int[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map unpacked &quot;int&quot; one-dimensional array LRM 7.4.2</div></div>",51:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype51\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_send_shortV (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">size,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">shortint&nbsp;</td><td class=\"PName last\">Int[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map unpacked &quot;shortint&quot; one-dimensional array LRM 7.4.2</div></div>",52:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype52\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_recv_shortV (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">size,</td></tr><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">shortint&nbsp;</td><td class=\"PName last\">Int[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map unpacked &quot;shortint&quot; one-dimensional array LRM 7.4.2</div></div>",53:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype53\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_send_longV (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">size,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">longint&nbsp;</td><td class=\"PName last\">Int[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map unpacked &quot;longint&quot; one-dimensional array LRM 7.4.2</div></div>",54:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype54\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_recv_longV (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">size,</td></tr><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">longint&nbsp;</td><td class=\"PName last\">Int[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map unpacked &quot;longint&quot; one-dimensional array LRM 7.4.2</div></div>",55:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype55\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_send_realV (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">size,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">real</span>&nbsp;</td><td class=\"PName last\">Real[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map unpacked &quot;real&quot; one-dimensional array LRM 7.4.2</div></div>",56:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype56\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_recv_realV (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">size,</td></tr><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">real</span>&nbsp;</td><td class=\"PName last\">Real[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map unpacked &quot;real&quot; one-dimensional array LRM 7.4.2</div></div>",57:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype57\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_send_shortrealV (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">size,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">shortreal&nbsp;</td><td class=\"PName last\">Shortreal[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map unpacked &quot;shortreal&quot; one-dimensional array LRM 7.4.2</div></div>",58:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype58\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_recv_shortrealV (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">size,</td></tr><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">shortreal&nbsp;</td><td class=\"PName last\">Shortreal[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map unpacked &quot;shortreal&quot; one-dimensional array LRM 7.4.2</div></div>",59:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype59\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_send_integerV (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">size,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">integer</span>&nbsp;</td><td class=\"PName last\">IntegerV[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map unpacked &quot;integer&quot; one-dimensional array LRM 7.4.2</div></div>",60:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype60\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_recv_integerV (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">size,</td></tr><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">integer</span>&nbsp;</td><td class=\"PName last\">IntegerV[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map unpacked &quot;integer&quot; one-dimensional array LRM 7.4.2</div></div>",63:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype63\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">typedef struct</span>{</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\"><span class=\"SHKeyword\">real</span>&nbsp;</td><td class=\"PName last\">trnx_type;</td></tr><tr><td class=\"PType first\"><span class=\"SHKeyword\">real</span>&nbsp;</td><td class=\"PName last\">trnx_id;</td></tr><tr><td class=\"PType first\"><span class=\"SHKeyword\">real</span>&nbsp;</td><td class=\"PName last\">data_type;</td></tr><tr><td class=\"PType first\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">n_payloads;</td></tr></table></td><td class=\"PAfterParameters\">} cs_header_t</td></tr></table></div></div>",64:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype64\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">typedef struct</span>{</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PType first\"><span class=\"SHKeyword\">real</span>&nbsp;</td><td class=\"PName last\">data_type;</td></tr><tr><td class=\"PType first\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">trnx_payload_sizes[];</td></tr></table></td><td class=\"PAfterParameters\">}cs_data_header_t</td></tr></table></div><div class=\"TTSummary\">Data exchange structures and utilities</div></div>",66:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype66\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function real</span> shunt_dpi_hash(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName last\">str</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">simple hash function</div></div>",67:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype67\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_send_header(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">cs_header_t&nbsp;</td><td class=\"PName last\">h</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">send SHUNT header over TCP/IP</div></div>",68:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype68\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_recv_header(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">output&nbsp;</td><td class=\"PType\">cs_header_t&nbsp;</td><td class=\"PName last\">h</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">fetch SHUNT transaction header from TCP/IP socket</div></div>",69:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype69\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_send_data_header(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">cs_header_t&nbsp;</td><td class=\"PName last\">h,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">real</span>&nbsp;</td><td class=\"PName last\">data_type,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">trnx_payload_sizes[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">send SHUNT data header over TCP/IP</div></div>",70:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype70\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_recv_data_header(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">cs_header_t&nbsp;</td><td class=\"PName last\">h,</td></tr><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">inout</span>&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">real</span>&nbsp;</td><td class=\"PName last\">data_type,</td></tr><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">inout</span>&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">trnx_payload_sizes[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">fetch SHUNT transaction data header from TCP/IP socket</div></div>",71:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype71\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_hs_send_short (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">cs_header_t&nbsp;</td><td class=\"PName last\">h_trnx,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">shortint&nbsp;</td><td class=\"PName last\">Array[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map unpacked dynamic &quot;shortint&quot; one-dimensional array LRM 7.4.2</div></div>",72:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype72\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_hs_recv_short (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">cs_header_t&nbsp;</td><td class=\"PName last\">h_trnx,</td></tr><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">inout</span>&nbsp;</td><td class=\"PType\">shortint&nbsp;</td><td class=\"PName last\">Array[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map unpacked dynamic  &quot;shortint&quot; one-dimensional array LRM 7.4.2</div></div>",73:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype73\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_hs_send_int (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">cs_header_t&nbsp;</td><td class=\"PName last\">h_trnx,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">Array[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map unpacked dynamic &quot;int&quot; one-dimensional array LRM 7.4.2</div></div>",74:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype74\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_hs_recv_int (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">cs_header_t&nbsp;</td><td class=\"PName last\">h_trnx,</td></tr><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">inout</span>&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">Array[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map unpacked dynamic &quot;int&quot; one-dimensional array LRM 7.4.2</div></div>",75:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype75\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_hs_send_long (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">cs_header_t&nbsp;</td><td class=\"PName last\">h_trnx,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">longint&nbsp;</td><td class=\"PName last\">Array[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map unpacked dynamic &quot;longint&quot; one-dimensional array LRM 7.4.2</div></div>",76:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype76\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_hs_recv_long (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">cs_header_t&nbsp;</td><td class=\"PName last\">h_trnx,</td></tr><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">inout</span>&nbsp;</td><td class=\"PType\">longint&nbsp;</td><td class=\"PName last\">Array[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map unpacked dynamic  &quot;longint&quot; one-dimensional array LRM 7.4.2</div></div>",77:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype77\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_hs_send_byte (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">cs_header_t&nbsp;</td><td class=\"PName last\">h_trnx,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">byte</span>&nbsp;</td><td class=\"PName last\">Array[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map&nbsp; unpacked dynamic &quot;byte&quot; one-dimensional array LRM 6.11 Integer data types char/char*</div></div>",78:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype78\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_hs_recv_byte (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">cs_header_t&nbsp;</td><td class=\"PName last\">h_trnx,</td></tr><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">inout</span>&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">byte</span>&nbsp;</td><td class=\"PName last\">Array[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map&nbsp; unpacked dynamic &quot;byte&quot; one-dimensional array LRM 6.11 Integer data types char/char*</div></div>",79:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype79\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_hs_send_string (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">cs_header_t&nbsp;</td><td class=\"PName last\">h_trnx,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName last\">String</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map string string is an ordered collection of characters be indexed as a unpacked array of bytes LRM 6.16</div></div>",80:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype80\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_hs_recv_string (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">cs_header_t&nbsp;</td><td class=\"PName last\">h_trnx,</td></tr><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">inout</span>&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName last\">String</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map string string is an ordered collection of characters be indexed as a unpacked array of bytes LRM 6.16</div></div>",81:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype81\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_hs_send_integer (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">cs_header_t&nbsp;</td><td class=\"PName last\">h_trnx,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">integer</span>&nbsp;</td><td class=\"PName last\">Array[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map&nbsp; unpacked dynamic&nbsp; &quot;integer&quot; one-dimensional array LRM 7.4.2</div></div>",82:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype82\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_hs_recv_integer (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">cs_header_t&nbsp;</td><td class=\"PName last\">h_trnx,</td></tr><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">inout</span>&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">integer</span>&nbsp;</td><td class=\"PName last\">Array[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map unpacked&nbsp; dynamic &quot;integer&quot; one-dimensional array LRM 7.4.2</div></div>",83:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype83\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_hs_send_real (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">cs_header_t&nbsp;</td><td class=\"PName last\">h_trnx,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">real</span>&nbsp;</td><td class=\"PName last\">Array[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map unpacked dynamic  &quot;real&quot; one-dimensional array LRM 7.4.2</div></div>",84:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype84\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_hs_recv_real (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">cs_header_t&nbsp;</td><td class=\"PName last\">h_trnx,</td></tr><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">inout</span>&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">real</span>&nbsp;</td><td class=\"PName last\">Array[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map unpacked&nbsp; dynamic &quot;real&quot; one-dimensional array LRM 7.4.2</div></div>",85:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype85\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_hs_send_shortreal (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">cs_header_t&nbsp;</td><td class=\"PName last\">h_trnx,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">shortreal&nbsp;</td><td class=\"PName last\">Array[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map unpacked dynamic &quot;shortreal&quot; one-dimensional array LRM 7.4.2</div></div>",86:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype86\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_hs_recv_shortreal (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">cs_header_t&nbsp;</td><td class=\"PName last\">h_trnx,</td></tr><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">inout</span>&nbsp;</td><td class=\"PType\">shortreal&nbsp;</td><td class=\"PName last\">Array[]</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map unpacked dynamic &quot;shortreal&quot; one-dimensional array LRM 7.4.2</div></div>",87:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype87\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_hs_send_bitN (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">cs_header_t&nbsp;</td><td class=\"PName last\">h_trnx,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">bit[]&nbsp;</td><td class=\"PName last\">bitN</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map bit[N:0]&nbsp; 2-state data type packed array of scalar bit types LRM 6.11</div></div>",88:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype88\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_hs_recv_bitN (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">cs_header_t&nbsp;</td><td class=\"PName last\">h_trnx,</td></tr><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">inout</span>&nbsp;</td><td class=\"PType\">bit[]&nbsp;</td><td class=\"PName last\">bitN</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map bit[N:0] 2-state data type packed array of scalar bit types LRM&nbsp; 6.11</div></div>",89:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype89\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_hs_send_regN (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">cs_header_t&nbsp;</td><td class=\"PName last\">h_trnx,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">reg[]&nbsp;</td><td class=\"PName last\">Reg</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map reg[N:0] or logic[N:0]&nbsp; 4-state data type,packed array,user-defined vector size, unsigned LRM 6.11</div></div>",90:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype90\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_hs_send_logicN (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">cs_header_t&nbsp;</td><td class=\"PName last\">h_trnx,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">logic[]&nbsp;</td><td class=\"PName last\">Reg</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map reg[N:0] or logic[N:0]&nbsp; 4-state data type,packed array,user-defined vector size, unsigned LRM 6.11</div></div>",91:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype91\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_hs_recv_regN (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">cs_header_t&nbsp;</td><td class=\"PName last\">h_trnx,</td></tr><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">inout</span>&nbsp;</td><td class=\"PType\">reg[]&nbsp;</td><td class=\"PName last\">Reg</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map reg[N:0] or logic[N:0]&nbsp; 4-state data type,packed array,user-defined vector size, unsigned LRM&nbsp; 6.11</div></div>",92:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype92\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">import</span> <span class=\"SHString\">&quot;DPI-C&quot;</span> <span class=\"SHKeyword\">function int</span> shunt_dpi_hs_recv_logicN (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">int</span>&nbsp;</td><td class=\"PName last\">sockid,</td></tr><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">cs_header_t&nbsp;</td><td class=\"PName last\">h_trnx,</td></tr><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">inout</span>&nbsp;</td><td class=\"PType\">logic[]&nbsp;</td><td class=\"PName last\">Reg</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">map reg[N:0] or logic[N:0]&nbsp; 4-state data type,packed array,user-defined vector size, unsigned LRM&nbsp; 6.11</div></div>"});