#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar  6 13:06:53 2019
# Process ID: 16360
# Current directory: D:/Development/VivadoProject/ALU_32bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2416 D:\Development\VivadoProject\ALU_32bit\ALU_32bit.xpr
# Log file: D:/Development/VivadoProject/ALU_32bit/vivado.log
# Journal file: D:/Development/VivadoProject/ALU_32bit\vivado.jou
#-----------------------------------------------------------
start_guioopen_project D:/Development/VivadoProject/ALU_32bit/ALU_32bit.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Development/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 683.762 ; gain = 66.270
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Development/VivadoProject/ALU_32bit/ALU_32bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Development/VivadoProject/ALU_32bit/ALU_32bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_ALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/ALU_32bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_32bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sim_1/new/test_ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_ALU
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Development/VivadoProject/ALU_32bit/ALU_32bit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Development/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d142ab6ad5244b4fabd56b2bafa809f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_ALU_behav xil_defaultlib.test_ALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU_32bit
Compiling module xil_defaultlib.test_ALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_ALU_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 711.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Development/VivadoProject/ALU_32bit/ALU_32bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_ALU_behav -key {Behavioral:sim_1:Functional:test_ALU} -tclbatch {test_ALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_ALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_ALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 765.473 ; gain = 54.297
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/switch_mode.sv w ]
add_files D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/switch_mode.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: ALU_Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 814.598 ; gain = 35.172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ALU_Top' [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/ALU_Top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'switch_mode' [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/switch_mode.sv:23]
	Parameter s0 bound to: 0 - type: integer 
	Parameter s1 bound to: 1 - type: integer 
	Parameter s2 bound to: 2 - type: integer 
	Parameter s3 bound to: 3 - type: integer 
	Parameter s4 bound to: 4 - type: integer 
	Parameter s5 bound to: 5 - type: integer 
	Parameter s6 bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/switch_mode.sv:49]
WARNING: [Synth 8-87] always_comb on 'alucont_reg' did not result in combinational logic [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/switch_mode.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'switch_mode' (1#1) [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/switch_mode.sv:23]
WARNING: [Synth 8-689] width (3) of port connection 'alucont' does not match port width (1) of module 'switch_mode' [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/ALU_Top.sv:42]
INFO: [Synth 8-6157] synthesizing module 'ALU_32bit' [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/ALU_32bit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_32bit' (2#1) [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/ALU_32bit.sv:23]
WARNING: [Synth 8-689] width (40) of port connection 'a' does not match port width (32) of module 'ALU_32bit' [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/ALU_Top.sv:43]
WARNING: [Synth 8-689] width (40) of port connection 'b' does not match port width (32) of module 'ALU_32bit' [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/ALU_Top.sv:43]
INFO: [Synth 8-6157] synthesizing module 'x7seg' [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/x7seg.sv:1]
INFO: [Synth 8-226] default block is never used [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/x7seg.sv:19]
INFO: [Synth 8-226] default block is never used [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/x7seg.sv:33]
INFO: [Synth 8-6157] synthesizing module 'Hex7Seg' [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/Hex7Seg.sv:1]
INFO: [Synth 8-226] default block is never used [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/Hex7Seg.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'Hex7Seg' (3#1) [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/Hex7Seg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'x7seg' (4#1) [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/x7seg.sv:1]
WARNING: [Synth 8-689] width (60) of port connection 'x' does not match port width (32) of module 'x7seg' [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/ALU_Top.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Top' (5#1) [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/ALU_Top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 871.648 ; gain = 92.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 871.648 ; gain = 92.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 871.648 ; gain = 92.223
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Development/VivadoProject/ALU_32bit/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/Development/VivadoProject/ALU_32bit/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1190.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1250.707 ; gain = 471.281
19 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1250.707 ; gain = 471.281
launch_runs impl_1 -jobs 4
[Wed Mar  6 16:39:55 2019] Launched synth_1...
Run output will be captured here: D:/Development/VivadoProject/ALU_32bit/ALU_32bit.runs/synth_1/runme.log
[Wed Mar  6 16:39:55 2019] Launched impl_1...
Run output will be captured here: D:/Development/VivadoProject/ALU_32bit/ALU_32bit.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1738.789 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1738.789 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1738.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1835.828 ; gain = 578.316
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar  6 16:42:01 2019] Launched impl_1...
Run output will be captured here: D:/Development/VivadoProject/ALU_32bit/ALU_32bit.runs/impl_1/runme.log
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: ALU_Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2377.617 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ALU_Top' [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/ALU_Top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'switch_mode' [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/switch_mode.sv:23]
	Parameter s0 bound to: 0 - type: integer 
	Parameter s1 bound to: 1 - type: integer 
	Parameter s2 bound to: 2 - type: integer 
	Parameter s3 bound to: 3 - type: integer 
	Parameter s4 bound to: 4 - type: integer 
	Parameter s5 bound to: 5 - type: integer 
	Parameter s6 bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/switch_mode.sv:49]
WARNING: [Synth 8-87] always_comb on 'alucont_reg' did not result in combinational logic [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/switch_mode.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'switch_mode' (1#1) [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/switch_mode.sv:23]
WARNING: [Synth 8-689] width (3) of port connection 'alucont' does not match port width (1) of module 'switch_mode' [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/ALU_Top.sv:42]
INFO: [Synth 8-6157] synthesizing module 'ALU_32bit' [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/ALU_32bit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_32bit' (2#1) [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/ALU_32bit.sv:23]
WARNING: [Synth 8-689] width (40) of port connection 'a' does not match port width (32) of module 'ALU_32bit' [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/ALU_Top.sv:43]
WARNING: [Synth 8-689] width (40) of port connection 'b' does not match port width (32) of module 'ALU_32bit' [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/ALU_Top.sv:43]
INFO: [Synth 8-6157] synthesizing module 'x7seg' [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/x7seg.sv:1]
INFO: [Synth 8-226] default block is never used [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/x7seg.sv:19]
INFO: [Synth 8-226] default block is never used [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/x7seg.sv:33]
INFO: [Synth 8-6157] synthesizing module 'Hex7Seg' [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/Hex7Seg.sv:1]
INFO: [Synth 8-226] default block is never used [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/Hex7Seg.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'Hex7Seg' (3#1) [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/Hex7Seg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'x7seg' (4#1) [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/x7seg.sv:1]
WARNING: [Synth 8-689] width (60) of port connection 'x' does not match port width (32) of module 'x7seg' [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/ALU_Top.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Top' (5#1) [D:/Development/VivadoProject/ALU_32bit/ALU_32bit.srcs/sources_1/new/ALU_Top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2377.617 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2377.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2377.617 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Development/VivadoProject/ALU_32bit/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/Development/VivadoProject/ALU_32bit/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2377.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2377.617 ; gain = 0.000
18 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  6 16:45:28 2019...
