#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed May 15 20:28:00 2024
# Process ID: 24948
# Current directory: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30676 F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.xpr
# Log file: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/vivado.log
# Journal file: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2\vivado.jou
# Running On: MOERJIE_PC, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 6, Host memory: 34132 MB
#-----------------------------------------------------------
start_gui
open_project F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.xpr
launch_simulation
open_wave_config F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/top_tb_behav.wcfg
source top_tb.tcl
run 10 us
open_bd_design {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd}
relaunch_sim
run 10 us
run 10 us
run 10 us
delete_bd_objs [get_bd_nets RS_0_vldOut]
connect_bd_net [get_bd_pins RS_Decoder_0/Vld] [get_bd_pins alphaScramble_0/ce_out]
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
delete_bd_objs [get_bd_nets RS_0_startOut] [get_bd_nets RS_0_endOut] [get_bd_nets RS_Decoder_0_ce_out] [get_bd_nets RS_Decoder_0_RS_Out] [get_bd_nets RS_Decoder_0_endOut] [get_bd_nets RS_Decoder_0_vliOut] [get_bd_nets RS_0_ce_out] [get_bd_nets RS_0_RS_Out] [get_bd_nets RS_Decoder_0_startOut] [get_bd_cells RS_Decoder_0]
delete_bd_objs [get_bd_ports ce_out_0]
delete_bd_objs [get_bd_ports RS_Out_0]
delete_bd_objs [get_bd_ports startOut_0]
delete_bd_objs [get_bd_ports endOut_0]
delete_bd_objs [get_bd_ports vliOut_0]
add_files {F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Convolutional_Interleaver.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimDataAndCtrlIN1.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Integer_Output_RS_Decoder_HDL_Optimized.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Con_Interleaver.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/alphaScramble.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimDataIn_ctrlSignal.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimDataAndCtrlIN.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS_Decoder.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SinDataIn.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/sigSource.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS_Encoder.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimpleDualPortRAM_generic.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/MATLAB_Function.v}
set_property source_mgmt_mode All [current_project]
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference Con_Interleaver Con_Interleaver_0
set_property location {4.5 1371 160} [get_bd_cells Con_Interleaver_0]
update_module_reference top_RS_0_0
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins Con_Interleaver_0/In1] [get_bd_pins RS_0/RS_Out]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins Con_Interleaver_0/clk]
connect_bd_net [get_bd_ports reset_n_0] [get_bd_pins Con_Interleaver_0/reset_n]
connect_bd_net [get_bd_pins Con_Interleaver_0/clk_enable] [get_bd_pins RS_0/ce_out]
startgroup
make_bd_pins_external  [get_bd_cells Con_Interleaver_0]
make_bd_intf_pins_external  [get_bd_cells Con_Interleaver_0]
endgroup
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property source_mgmt_mode DisplayOnly [current_project]
update_module_reference top_alphaScramble_0_0
relaunch_sim
reset_project
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
export_ip_user_files -of_objects  [get_files F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS_Decoder.v] -no_script -reset -force -quiet
remove_files  F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS_Decoder.v
export_ip_user_files -of_objects  [get_files F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Integer_Output_RS_Decoder_HDL_Optimized.v] -no_script -reset -force -quiet
remove_files  F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Integer_Output_RS_Decoder_HDL_Optimized.v
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
set_property -name {xsim.simulate.runtime} -value {1us} -objects [get_filesets sim_1]
set_property simulator_language Verilog [current_project]
set_property synth_checkpoint_mode Hierarchical [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
catch { config_ip_cache -export [get_ips -all top_alphaScramble_0_0] }
catch { config_ip_cache -export [get_ips -all top_RS_0_0] }
catch { config_ip_cache -export [get_ips -all top_sigSource_0_0] }
catch { config_ip_cache -export [get_ips -all top_Con_Interleaver_0_0] }
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
launch_runs top_Con_Interleaver_0_0_synth_1 top_RS_0_0_synth_1 top_alphaScramble_0_0_synth_1 top_sigSource_0_0_synth_1 -jobs 6
wait_on_run top_Con_Interleaver_0_0_synth_1
wait_on_run top_RS_0_0_synth_1
wait_on_run top_alphaScramble_0_0_synth_1
wait_on_run top_sigSource_0_0_synth_1
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
close_sim
