

================================================================
== Vivado HLS Report for 'kernel_gemm'
================================================================
* Date:           Tue Mar 16 14:38:28 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        kernel_gemm_buffering.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.914 ns |   0.42 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     5281|    30961| 17.586 us | 0.103 ms |  5281|  30961|   none  |
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                    |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |grp_compute_fu_384  |compute  |        1|      275| 3.330 ns | 0.916 us |    1|  275|   none  |
        |grp_load_fu_393     |load     |        1|      322| 3.330 ns | 1.072 us |    1|  322|   none  |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- MATRIX_PART_I_MATRIX_PART_J  |     5280|    30960| 330 ~ 1935 |          -|          -|    16|    no    |
        | + COPYING_C_ARRAY             |      160|      160|          10|          -|          -|    16|    no    |
        | + BETA_MULT_LOCAL_C           |       21|       21|           7|          1|          1|    16|    yes   |
        | + PING_PONG_LOOP              |       15|     1620|   3 ~ 324  |          -|          -|     5|    no    |
        | + STORE_C                     |      128|      128|           8|          -|          -|    16|    no    |
        +-------------------------------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      402|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       30|    131|    15429|    13544|    -|
|Memory               |       89|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      696|    -|
|Register             |        0|      -|     2456|       64|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |      119|    131|    17885|    14706|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        8|      5|        2|        3|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        2|      1|    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+-------+-------+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-----------------------------+---------------------------+---------+-------+-------+-------+-----+
    |grp_compute_fu_384           |compute                    |        0|     83|  10399|  10141|    0|
    |kernel_gemm_control_s_axi_U  |kernel_gemm_control_s_axi  |        0|      0|    150|    232|    0|
    |kernel_gemm_fmul_cud_U50     |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U51     |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U52     |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U53     |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U54     |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U55     |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U56     |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U57     |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U58     |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U59     |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U60     |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U61     |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U62     |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U63     |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U64     |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_fmul_cud_U65     |kernel_gemm_fmul_cud       |        0|      3|    143|     78|    0|
    |kernel_gemm_gmem_m_axi_U     |kernel_gemm_gmem_m_axi     |       30|      0|   1415|   1585|    0|
    |grp_load_fu_393              |load                       |        0|      0|   1177|    338|    0|
    +-----------------------------+---------------------------+---------+-------+-------+-------+-----+
    |Total                        |                           |       30|    131|  15429|  13544|    0|
    +-----------------------------+---------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_A_ping_0_V_U  |kernel_gemm_localdEe  |       15|  0|   0|    0|    16|  512|     1|         8192|
    |local_B_ping_0_V_U  |kernel_gemm_localdEe  |       15|  0|   0|    0|    16|  512|     1|         8192|
    |local_A_pong_0_V_U  |kernel_gemm_localdEe  |       15|  0|   0|    0|    16|  512|     1|         8192|
    |local_B_pong_0_V_U  |kernel_gemm_localdEe  |       15|  0|   0|    0|    16|  512|     1|         8192|
    |local_C_0_V_U       |kernel_gemm_localhbi  |       29|  0|   0|    0|    16|  512|     1|         8192|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |       89|  0|   0|    0|    80| 2560|     5|        40960|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln118_fu_1027_p2                |     +    |      0|  0|  15|           7|           7|
    |add_ln180_2_fu_1048_p2              |     +    |      0|  0|  34|          27|          27|
    |add_ln180_fu_604_p2                 |     +    |      0|  0|  34|          27|          27|
    |add_ln71_1_fu_548_p2                |     +    |      0|  0|  15|           7|           5|
    |add_ln71_fu_526_p2                  |     +    |      0|  0|  15|           5|           1|
    |add_ln78_fu_588_p2                  |     +    |      0|  0|  15|           7|           7|
    |counter_fu_986_p2                   |     +    |      0|  0|  39|          32|           1|
    |ii_1_fu_630_p2                      |     +    |      0|  0|  15|           5|           1|
    |ii_2_fu_1017_p2                     |     +    |      0|  0|  15|           5|           1|
    |ii_fu_578_p2                        |     +    |      0|  0|  15|           5|           1|
    |index_fu_950_p2                     |     +    |      0|  0|  11|           3|           1|
    |j_fu_1053_p2                        |     +    |      0|  0|  15|           7|           5|
    |ap_block_pp0                        |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state13_pp0_iter0_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state14_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state19_pp0_iter6_stage0  |    and   |      0|  0|   2|           1|           1|
    |grp_fu_474_p2                       |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln101_fu_956_p2                |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln111_fu_992_p2                |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln115_fu_1011_p2               |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln71_fu_520_p2                 |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln75_fu_572_p2                 |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln84_fu_624_p2                 |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln99_fu_944_p2                 |   icmp   |      0|  0|   9|           3|           3|
    |ap_block_state22_on_subcall_done    |    or    |      0|  0|   2|           1|           1|
    |select_ln111_fu_998_p3              |  select  |      0|  0|  32|           1|           1|
    |select_ln71_fu_554_p3               |  select  |      0|  0|   7|           1|           7|
    |select_ln72_fu_540_p3               |  select  |      0|  0|   7|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    |xor_ln103_fu_979_p2                 |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 402|         239|         134|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  117|         25|    1|         25|
    |ap_enable_reg_pp0_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6            |    9|          2|    1|          2|
    |counter_1_fu_194                   |    9|          2|   32|         64|
    |gmem_ARADDR                        |   15|          3|   32|         96|
    |gmem_ARBURST                       |    9|          2|    2|          4|
    |gmem_ARCACHE                       |    9|          2|    4|          8|
    |gmem_ARID                          |    9|          2|    1|          2|
    |gmem_ARLEN                         |   15|          3|   32|         96|
    |gmem_ARLOCK                        |    9|          2|    2|          4|
    |gmem_ARPROT                        |    9|          2|    3|          6|
    |gmem_ARQOS                         |    9|          2|    4|          8|
    |gmem_ARREGION                      |    9|          2|    4|          8|
    |gmem_ARSIZE                        |    9|          2|    3|          6|
    |gmem_ARUSER                        |    9|          2|    1|          2|
    |gmem_ARVALID                       |   15|          3|    1|          3|
    |gmem_RREADY                        |   15|          3|    1|          3|
    |gmem_blk_n_AR                      |    9|          2|    1|          2|
    |gmem_blk_n_AW                      |    9|          2|    1|          2|
    |gmem_blk_n_B                       |    9|          2|    1|          2|
    |gmem_blk_n_R                       |    9|          2|    1|          2|
    |gmem_blk_n_W                       |    9|          2|    1|          2|
    |grp_compute_fu_384_flag            |   15|          3|    1|          3|
    |grp_compute_fu_384_local_A_0_V_q0  |   15|          3|  512|       1536|
    |grp_compute_fu_384_local_B_V_q0    |   15|          3|  512|       1536|
    |i_0_reg_317                        |    9|          2|    7|         14|
    |ii20_0_reg_351                     |    9|          2|    5|         10|
    |ii22_0_reg_373                     |    9|          2|    5|         10|
    |ii_0_reg_339                       |    9|          2|    5|         10|
    |index_0_reg_362                    |    9|          2|    3|          6|
    |indvar_flatten_reg_306             |    9|          2|    5|         10|
    |j_0_reg_328                        |    9|          2|    7|         14|
    |local_A_ping_0_V_address0          |   15|          3|    4|         12|
    |local_A_ping_0_V_ce0               |   15|          3|    1|          3|
    |local_A_ping_0_V_we0               |    9|          2|    1|          2|
    |local_A_pong_0_V_address0          |   15|          3|    4|         12|
    |local_A_pong_0_V_ce0               |   15|          3|    1|          3|
    |local_A_pong_0_V_we0               |    9|          2|    1|          2|
    |local_B_ping_0_V_address0          |   15|          3|    4|         12|
    |local_B_ping_0_V_ce0               |   15|          3|    1|          3|
    |local_B_ping_0_V_we0               |    9|          2|    1|          2|
    |local_B_pong_0_V_address0          |   15|          3|    4|         12|
    |local_B_pong_0_V_ce0               |   15|          3|    1|          3|
    |local_B_pong_0_V_we0               |    9|          2|    1|          2|
    |local_C_0_V_address0               |   21|          4|    4|         16|
    |local_C_0_V_address1               |   21|          4|    4|         16|
    |local_C_0_V_ce0                    |   15|          3|    1|          3|
    |local_C_0_V_ce1                    |   15|          3|    1|          3|
    |local_C_0_V_d1                     |   15|          3|  512|       1536|
    |local_C_0_V_we1                    |   15|          3|    1|          3|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  696|        146| 1739|       5143|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |A_V3_reg_1105                    |   26|   0|   26|          0|
    |B_V5_reg_1100                    |   26|   0|   26|          0|
    |add_ln180_2_reg_1469             |   27|   0|   27|          0|
    |add_ln180_reg_1153               |   27|   0|   27|          0|
    |add_ln71_reg_1119                |    5|   0|    5|          0|
    |ap_CS_fsm                        |   24|   0|   24|          0|
    |ap_enable_reg_pp0_iter0          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6          |    1|   0|    1|          0|
    |counter_1_fu_194                 |   32|   0|   32|          0|
    |gmem_addr_read_reg_1164          |  512|   0|  512|          0|
    |grp_compute_fu_384_ap_start_reg  |    1|   0|    1|          0|
    |grp_load_fu_393_ap_start_reg     |    1|   0|    1|          0|
    |i_0_reg_317                      |    7|   0|    7|          0|
    |icmp_ln101_reg_1432              |    1|   0|    1|          0|
    |icmp_ln104_reg_1451              |    1|   0|    1|          0|
    |icmp_ln108_reg_1446              |    1|   0|    1|          0|
    |icmp_ln84_reg_1169               |    1|   0|    1|          0|
    |ii20_0_reg_351                   |    5|   0|    5|          0|
    |ii22_0_reg_373                   |    5|   0|    5|          0|
    |ii_0_reg_339                     |    5|   0|    5|          0|
    |ii_2_reg_1459                    |    5|   0|    5|          0|
    |ii_reg_1148                      |    5|   0|    5|          0|
    |index_0_reg_362                  |    3|   0|    3|          0|
    |index_reg_1427                   |    3|   0|    3|          0|
    |indvar_flatten_reg_306           |    5|   0|    5|          0|
    |j_0_reg_328                      |    7|   0|    7|          0|
    |local_C_0_V_addr_1_reg_1178      |    4|   0|    4|          0|
    |local_C_0_V_load_1_reg_1479      |  512|   0|  512|          0|
    |p_Result_10_reg_1239             |   32|   0|   32|          0|
    |p_Result_11_reg_1244             |   32|   0|   32|          0|
    |p_Result_12_reg_1249             |   32|   0|   32|          0|
    |p_Result_13_reg_1254             |   32|   0|   32|          0|
    |p_Result_14_reg_1259             |   32|   0|   32|          0|
    |p_Result_1_reg_1234              |   32|   0|   32|          0|
    |p_Result_2_reg_1194              |   32|   0|   32|          0|
    |p_Result_3_reg_1199              |   32|   0|   32|          0|
    |p_Result_4_reg_1204              |   32|   0|   32|          0|
    |p_Result_5_reg_1209              |   32|   0|   32|          0|
    |p_Result_6_reg_1214              |   32|   0|   32|          0|
    |p_Result_7_reg_1219              |   32|   0|   32|          0|
    |p_Result_8_reg_1224              |   32|   0|   32|          0|
    |p_Result_9_reg_1229              |   32|   0|   32|          0|
    |p_Result_s_reg_1189              |   32|   0|   32|          0|
    |p_cast_reg_1110                  |   26|   0|   27|          1|
    |select_ln71_reg_1130             |    7|   0|    7|          0|
    |select_ln72_reg_1124             |    7|   0|    7|          0|
    |shl_ln_reg_1436                  |    3|   0|    7|          4|
    |tmp_1_10_reg_1399                |   32|   0|   32|          0|
    |tmp_1_11_reg_1404                |   32|   0|   32|          0|
    |tmp_1_12_reg_1409                |   32|   0|   32|          0|
    |tmp_1_13_reg_1414                |   32|   0|   32|          0|
    |tmp_1_14_reg_1419                |   32|   0|   32|          0|
    |tmp_1_1_reg_1349                 |   32|   0|   32|          0|
    |tmp_1_2_reg_1354                 |   32|   0|   32|          0|
    |tmp_1_3_reg_1359                 |   32|   0|   32|          0|
    |tmp_1_4_reg_1364                 |   32|   0|   32|          0|
    |tmp_1_5_reg_1369                 |   32|   0|   32|          0|
    |tmp_1_6_reg_1374                 |   32|   0|   32|          0|
    |tmp_1_7_reg_1379                 |   32|   0|   32|          0|
    |tmp_1_8_reg_1384                 |   32|   0|   32|          0|
    |tmp_1_9_reg_1389                 |   32|   0|   32|          0|
    |tmp_1_s_reg_1394                 |   32|   0|   32|          0|
    |tmp_s_reg_1344                   |   32|   0|   32|          0|
    |trunc_ln681_reg_1184             |   32|   0|   32|          0|
    |trunc_ln78_1_reg_1138            |    2|   0|    2|          0|
    |xor_ln103_reg_1441               |    1|   0|    1|          0|
    |icmp_ln84_reg_1169               |   64|  32|    1|          0|
    |local_C_0_V_addr_1_reg_1178      |   64|  32|    4|          0|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            | 2456|  64| 2338|          5|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |  kernel_gemm | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |  kernel_gemm | return value |
|interrupt              | out |    1| ap_ctrl_hs |  kernel_gemm | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR      | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA       | out |  512|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB       | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR      | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA       |  in |  512|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
|alpha                  |  in |   32|   ap_none  |     alpha    |    scalar    |
|beta                   |  in |   32|   ap_none  |     beta     |    scalar    |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 13 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 
13 --> 20 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 13 
20 --> 21 
21 --> 22 23 
22 --> 21 
23 --> 24 2 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 23 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%counter_1 = alloca i32"   --->   Operation 31 'alloca' 'counter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%beta_read = call float @_ssdm_op_Read.ap_auto.float(float %beta)"   --->   Operation 32 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%alpha_read = call float @_ssdm_op_Read.ap_auto.float(float %alpha)"   --->   Operation 33 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%B_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %B_V)"   --->   Operation 34 'read' 'B_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%A_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %A_V)"   --->   Operation 35 'read' 'A_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%C_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %C_V)"   --->   Operation 36 'read' 'C_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%B_V5 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %B_V_read, i32 6, i32 31)"   --->   Operation 37 'partselect' 'B_V5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%A_V3 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %A_V_read, i32 6, i32 31)"   --->   Operation 38 'partselect' 'A_V3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %C_V_read, i32 6, i32 31)"   --->   Operation 39 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_cast = zext i26 %tmp to i27"   --->   Operation 40 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem), !map !52"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %alpha), !map !60"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %beta), !map !66"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @kernel_gemm_str) nounwind"   --->   Operation 44 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.15ns)   --->   "%local_A_ping_0_V = alloca [16 x i512], align 8" [kernel_gemm.cpp:59]   --->   Operation 45 'alloca' 'local_A_ping_0_V' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 46 [1/1] (1.15ns)   --->   "%local_B_ping_0_V = alloca [16 x i512], align 8" [kernel_gemm.cpp:60]   --->   Operation 46 'alloca' 'local_B_ping_0_V' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 47 [1/1] (1.15ns)   --->   "%local_A_pong_0_V = alloca [16 x i512], align 8" [kernel_gemm.cpp:62]   --->   Operation 47 'alloca' 'local_A_pong_0_V' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 48 [1/1] (1.15ns)   --->   "%local_B_pong_0_V = alloca [16 x i512], align 8" [kernel_gemm.cpp:63]   --->   Operation 48 'alloca' 'local_B_pong_0_V' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 49 [1/1] (1.15ns)   --->   "%local_C_0_V = alloca [16 x i512], align 8" [kernel_gemm.cpp:65]   --->   Operation 49 'alloca' 'local_C_0_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %gmem, [6 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str9, [6 x i8]* @p_str10, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [kernel_gemm.cpp:52]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %A_V, [10 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str12, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)" [kernel_gemm.cpp:53]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %B_V, [10 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str12, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)" [kernel_gemm.cpp:54]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %C_V, [10 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str12, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)" [kernel_gemm.cpp:55]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str12, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [kernel_gemm.cpp:56]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.60ns)   --->   "store i32 0, i32* %counter_1" [kernel_gemm.cpp:71]   --->   Operation 55 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 56 [1/1] (0.60ns)   --->   "br label %0" [kernel_gemm.cpp:71]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.01>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ 0, %arrayctor.loop4.preheader ], [ %add_ln71, %MATRIX_PART_J_end ]" [kernel_gemm.cpp:71]   --->   Operation 57 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %arrayctor.loop4.preheader ], [ %select_ln71, %MATRIX_PART_J_end ]" [kernel_gemm.cpp:71]   --->   Operation 58 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ 0, %arrayctor.loop4.preheader ], [ %j, %MATRIX_PART_J_end ]"   --->   Operation 59 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.63ns)   --->   "%icmp_ln71 = icmp eq i5 %indvar_flatten, -16" [kernel_gemm.cpp:71]   --->   Operation 60 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.70ns)   --->   "%add_ln71 = add i5 %indvar_flatten, 1" [kernel_gemm.cpp:71]   --->   Operation 61 'add' 'add_ln71' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln71, label %8, label %MATRIX_PART_J_begin" [kernel_gemm.cpp:71]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @MATRIX_PART_I_MATRIX)"   --->   Operation 63 'specloopname' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 64 'speclooptripcount' 'empty_15' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %j_0, i32 6)" [kernel_gemm.cpp:72]   --->   Operation 65 'bitselect' 'tmp_4' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.30ns)   --->   "%select_ln72 = select i1 %tmp_4, i7 0, i7 %j_0" [kernel_gemm.cpp:72]   --->   Operation 66 'select' 'select_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.70ns)   --->   "%add_ln71_1 = add i7 %i_0, 16" [kernel_gemm.cpp:71]   --->   Operation 67 'add' 'add_ln71_1' <Predicate = (!icmp_ln71)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.30ns)   --->   "%select_ln71 = select i1 %tmp_4, i7 %add_ln71_1, i7 %i_0" [kernel_gemm.cpp:71]   --->   Operation 68 'select' 'select_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str15) nounwind" [kernel_gemm.cpp:72]   --->   Operation 69 'specloopname' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str15)" [kernel_gemm.cpp:72]   --->   Operation 70 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = call i2 @_ssdm_op_PartSelect.i2.i7.i32.i32(i7 %select_ln72, i32 4, i32 5)" [kernel_gemm.cpp:78]   --->   Operation 71 'partselect' 'trunc_ln78_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.60ns)   --->   "br label %1" [kernel_gemm.cpp:75]   --->   Operation 72 'br' <Predicate = (!icmp_ln71)> <Delay = 0.60>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "ret void" [kernel_gemm.cpp:124]   --->   Operation 73 'ret' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.55>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%ii_0 = phi i5 [ 0, %MATRIX_PART_J_begin ], [ %ii, %2 ]"   --->   Operation 74 'phi' 'ii_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.63ns)   --->   "%icmp_ln75 = icmp eq i5 %ii_0, -16" [kernel_gemm.cpp:75]   --->   Operation 75 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 76 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.70ns)   --->   "%ii = add i5 %ii_0, 1" [kernel_gemm.cpp:75]   --->   Operation 77 'add' 'ii' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %.preheader59.preheader, label %2" [kernel_gemm.cpp:75]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i5 %ii_0 to i7" [kernel_gemm.cpp:78]   --->   Operation 79 'zext' 'zext_ln78_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.70ns)   --->   "%add_ln78 = add i7 %zext_ln78_1, %select_ln71" [kernel_gemm.cpp:78]   --->   Operation 80 'add' 'add_ln78' <Predicate = (!icmp_ln75)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%add_ln78_1 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln78, i2 %trunc_ln78_1)" [kernel_gemm.cpp:78]   --->   Operation 81 'bitconcatenate' 'add_ln78_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i9 %add_ln78_1 to i27" [kernel_gemm.cpp:78]   --->   Operation 82 'zext' 'zext_ln180' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.84ns)   --->   "%add_ln180 = add i27 %zext_ln180, %p_cast" [kernel_gemm.cpp:78]   --->   Operation 83 'add' 'add_ln180' <Predicate = (!icmp_ln75)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.60ns)   --->   "br label %.preheader59" [kernel_gemm.cpp:84]   --->   Operation 84 'br' <Predicate = (icmp_ln75)> <Delay = 0.60>

State 4 <SV = 3> <Delay = 2.91>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln180_4 = zext i27 %add_ln180 to i64" [kernel_gemm.cpp:78]   --->   Operation 85 'zext' 'zext_ln180_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512* %gmem, i64 %zext_ln180_4" [kernel_gemm.cpp:78]   --->   Operation 86 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [7/7] (2.91ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr, i32 1)" [kernel_gemm.cpp:78]   --->   Operation 87 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.91>
ST_5 : Operation 88 [6/7] (2.91ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr, i32 1)" [kernel_gemm.cpp:78]   --->   Operation 88 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.91>
ST_6 : Operation 89 [5/7] (2.91ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr, i32 1)" [kernel_gemm.cpp:78]   --->   Operation 89 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.91>
ST_7 : Operation 90 [4/7] (2.91ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr, i32 1)" [kernel_gemm.cpp:78]   --->   Operation 90 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.91>
ST_8 : Operation 91 [3/7] (2.91ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr, i32 1)" [kernel_gemm.cpp:78]   --->   Operation 91 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.91>
ST_9 : Operation 92 [2/7] (2.91ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr, i32 1)" [kernel_gemm.cpp:78]   --->   Operation 92 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.91>
ST_10 : Operation 93 [1/7] (2.91ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem_addr, i32 1)" [kernel_gemm.cpp:78]   --->   Operation 93 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.91>
ST_11 : Operation 94 [1/1] (2.91ns)   --->   "%gmem_addr_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem_addr)" [kernel_gemm.cpp:78]   --->   Operation 94 'read' 'gmem_addr_read' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.15>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str16) nounwind" [kernel_gemm.cpp:75]   --->   Operation 95 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i5 %ii_0 to i64" [kernel_gemm.cpp:78]   --->   Operation 96 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%local_C_0_V_addr = getelementptr [16 x i512]* %local_C_0_V, i64 0, i64 %zext_ln78" [kernel_gemm.cpp:78]   --->   Operation 97 'getelementptr' 'local_C_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (1.15ns)   --->   "store i512 %gmem_addr_read, i512* %local_C_0_V_addr, align 64" [kernel_gemm.cpp:78]   --->   Operation 98 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "br label %1" [kernel_gemm.cpp:75]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 1.15>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%ii20_0 = phi i5 [ %ii_1, %BETA_MULT_LOCAL_C ], [ 0, %.preheader59.preheader ]"   --->   Operation 100 'phi' 'ii20_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.63ns)   --->   "%icmp_ln84 = icmp eq i5 %ii20_0, -16" [kernel_gemm.cpp:84]   --->   Operation 101 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 102 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.70ns)   --->   "%ii_1 = add i5 %ii20_0, 1" [kernel_gemm.cpp:84]   --->   Operation 103 'add' 'ii_1' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln84, label %.preheader58.preheader, label %BETA_MULT_LOCAL_C" [kernel_gemm.cpp:84]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i5 %ii20_0 to i64" [kernel_gemm.cpp:89]   --->   Operation 105 'zext' 'zext_ln89' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%local_C_0_V_addr_1 = getelementptr [16 x i512]* %local_C_0_V, i64 0, i64 %zext_ln89" [kernel_gemm.cpp:89]   --->   Operation 106 'getelementptr' 'local_C_0_V_addr_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_13 : Operation 107 [2/2] (1.15ns)   --->   "%local_C_0_V_load = load i512* %local_C_0_V_addr_1, align 64" [kernel_gemm.cpp:89]   --->   Operation 107 'load' 'local_C_0_V_load' <Predicate = (!icmp_ln84)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 14 <SV = 4> <Delay = 1.15>
ST_14 : Operation 108 [1/2] (1.15ns)   --->   "%local_C_0_V_load = load i512* %local_C_0_V_addr_1, align 64" [kernel_gemm.cpp:89]   --->   Operation 108 'load' 'local_C_0_V_load' <Predicate = (!icmp_ln84)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln681 = trunc i512 %local_C_0_V_load to i32" [kernel_gemm.cpp:89]   --->   Operation 109 'trunc' 'trunc_ln681' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 32, i32 63)" [kernel_gemm.cpp:89]   --->   Operation 110 'partselect' 'p_Result_s' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 64, i32 95)" [kernel_gemm.cpp:89]   --->   Operation 111 'partselect' 'p_Result_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 96, i32 127)" [kernel_gemm.cpp:89]   --->   Operation 112 'partselect' 'p_Result_3' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 128, i32 159)" [kernel_gemm.cpp:89]   --->   Operation 113 'partselect' 'p_Result_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 160, i32 191)" [kernel_gemm.cpp:89]   --->   Operation 114 'partselect' 'p_Result_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 192, i32 223)" [kernel_gemm.cpp:89]   --->   Operation 115 'partselect' 'p_Result_6' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 224, i32 255)" [kernel_gemm.cpp:89]   --->   Operation 116 'partselect' 'p_Result_7' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_8 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 256, i32 287)" [kernel_gemm.cpp:89]   --->   Operation 117 'partselect' 'p_Result_8' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 288, i32 319)" [kernel_gemm.cpp:89]   --->   Operation 118 'partselect' 'p_Result_9' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 320, i32 351)" [kernel_gemm.cpp:89]   --->   Operation 119 'partselect' 'p_Result_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 352, i32 383)" [kernel_gemm.cpp:89]   --->   Operation 120 'partselect' 'p_Result_10' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%p_Result_11 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 384, i32 415)" [kernel_gemm.cpp:89]   --->   Operation 121 'partselect' 'p_Result_11' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_12 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 416, i32 447)" [kernel_gemm.cpp:89]   --->   Operation 122 'partselect' 'p_Result_12' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%p_Result_13 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 448, i32 479)" [kernel_gemm.cpp:89]   --->   Operation 123 'partselect' 'p_Result_13' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_14 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %local_C_0_V_load, i32 480, i32 511)" [kernel_gemm.cpp:89]   --->   Operation 124 'partselect' 'p_Result_14' <Predicate = (!icmp_ln84)> <Delay = 0.00>

State 15 <SV = 5> <Delay = 2.32>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln90 = bitcast i32 %trunc_ln681 to float" [kernel_gemm.cpp:90]   --->   Operation 125 'bitcast' 'bitcast_ln90' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 126 [4/4] (2.32ns)   --->   "%tmp_s = fmul float %bitcast_ln90, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 126 'fmul' 'tmp_s' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln90_1 = bitcast i32 %p_Result_s to float" [kernel_gemm.cpp:90]   --->   Operation 127 'bitcast' 'bitcast_ln90_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 128 [4/4] (2.32ns)   --->   "%tmp_1_1 = fmul float %bitcast_ln90_1, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 128 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln90_2 = bitcast i32 %p_Result_2 to float" [kernel_gemm.cpp:90]   --->   Operation 129 'bitcast' 'bitcast_ln90_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 130 [4/4] (2.32ns)   --->   "%tmp_1_2 = fmul float %bitcast_ln90_2, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 130 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln90_3 = bitcast i32 %p_Result_3 to float" [kernel_gemm.cpp:90]   --->   Operation 131 'bitcast' 'bitcast_ln90_3' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 132 [4/4] (2.32ns)   --->   "%tmp_1_3 = fmul float %bitcast_ln90_3, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 132 'fmul' 'tmp_1_3' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln90_4 = bitcast i32 %p_Result_4 to float" [kernel_gemm.cpp:90]   --->   Operation 133 'bitcast' 'bitcast_ln90_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 134 [4/4] (2.32ns)   --->   "%tmp_1_4 = fmul float %bitcast_ln90_4, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 134 'fmul' 'tmp_1_4' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln90_5 = bitcast i32 %p_Result_5 to float" [kernel_gemm.cpp:90]   --->   Operation 135 'bitcast' 'bitcast_ln90_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 136 [4/4] (2.32ns)   --->   "%tmp_1_5 = fmul float %bitcast_ln90_5, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 136 'fmul' 'tmp_1_5' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln90_6 = bitcast i32 %p_Result_6 to float" [kernel_gemm.cpp:90]   --->   Operation 137 'bitcast' 'bitcast_ln90_6' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 138 [4/4] (2.32ns)   --->   "%tmp_1_6 = fmul float %bitcast_ln90_6, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 138 'fmul' 'tmp_1_6' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln90_7 = bitcast i32 %p_Result_7 to float" [kernel_gemm.cpp:90]   --->   Operation 139 'bitcast' 'bitcast_ln90_7' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 140 [4/4] (2.32ns)   --->   "%tmp_1_7 = fmul float %bitcast_ln90_7, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 140 'fmul' 'tmp_1_7' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln90_8 = bitcast i32 %p_Result_8 to float" [kernel_gemm.cpp:90]   --->   Operation 141 'bitcast' 'bitcast_ln90_8' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 142 [4/4] (2.32ns)   --->   "%tmp_1_8 = fmul float %bitcast_ln90_8, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 142 'fmul' 'tmp_1_8' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln90_9 = bitcast i32 %p_Result_9 to float" [kernel_gemm.cpp:90]   --->   Operation 143 'bitcast' 'bitcast_ln90_9' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 144 [4/4] (2.32ns)   --->   "%tmp_1_9 = fmul float %bitcast_ln90_9, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 144 'fmul' 'tmp_1_9' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln90_10 = bitcast i32 %p_Result_1 to float" [kernel_gemm.cpp:90]   --->   Operation 145 'bitcast' 'bitcast_ln90_10' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 146 [4/4] (2.32ns)   --->   "%tmp_1_s = fmul float %bitcast_ln90_10, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 146 'fmul' 'tmp_1_s' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln90_11 = bitcast i32 %p_Result_10 to float" [kernel_gemm.cpp:90]   --->   Operation 147 'bitcast' 'bitcast_ln90_11' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 148 [4/4] (2.32ns)   --->   "%tmp_1_10 = fmul float %bitcast_ln90_11, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 148 'fmul' 'tmp_1_10' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%bitcast_ln90_12 = bitcast i32 %p_Result_11 to float" [kernel_gemm.cpp:90]   --->   Operation 149 'bitcast' 'bitcast_ln90_12' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 150 [4/4] (2.32ns)   --->   "%tmp_1_11 = fmul float %bitcast_ln90_12, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 150 'fmul' 'tmp_1_11' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln90_13 = bitcast i32 %p_Result_12 to float" [kernel_gemm.cpp:90]   --->   Operation 151 'bitcast' 'bitcast_ln90_13' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 152 [4/4] (2.32ns)   --->   "%tmp_1_12 = fmul float %bitcast_ln90_13, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 152 'fmul' 'tmp_1_12' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%bitcast_ln90_14 = bitcast i32 %p_Result_13 to float" [kernel_gemm.cpp:90]   --->   Operation 153 'bitcast' 'bitcast_ln90_14' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 154 [4/4] (2.32ns)   --->   "%tmp_1_13 = fmul float %bitcast_ln90_14, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 154 'fmul' 'tmp_1_13' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln90_15 = bitcast i32 %p_Result_14 to float" [kernel_gemm.cpp:90]   --->   Operation 155 'bitcast' 'bitcast_ln90_15' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_15 : Operation 156 [4/4] (2.32ns)   --->   "%tmp_1_14 = fmul float %bitcast_ln90_15, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 156 'fmul' 'tmp_1_14' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 6> <Delay = 2.32>
ST_16 : Operation 157 [3/4] (2.32ns)   --->   "%tmp_s = fmul float %bitcast_ln90, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 157 'fmul' 'tmp_s' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 158 [3/4] (2.32ns)   --->   "%tmp_1_1 = fmul float %bitcast_ln90_1, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 158 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 159 [3/4] (2.32ns)   --->   "%tmp_1_2 = fmul float %bitcast_ln90_2, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 159 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 160 [3/4] (2.32ns)   --->   "%tmp_1_3 = fmul float %bitcast_ln90_3, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 160 'fmul' 'tmp_1_3' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 161 [3/4] (2.32ns)   --->   "%tmp_1_4 = fmul float %bitcast_ln90_4, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 161 'fmul' 'tmp_1_4' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 162 [3/4] (2.32ns)   --->   "%tmp_1_5 = fmul float %bitcast_ln90_5, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 162 'fmul' 'tmp_1_5' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 163 [3/4] (2.32ns)   --->   "%tmp_1_6 = fmul float %bitcast_ln90_6, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 163 'fmul' 'tmp_1_6' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 164 [3/4] (2.32ns)   --->   "%tmp_1_7 = fmul float %bitcast_ln90_7, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 164 'fmul' 'tmp_1_7' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [3/4] (2.32ns)   --->   "%tmp_1_8 = fmul float %bitcast_ln90_8, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 165 'fmul' 'tmp_1_8' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 166 [3/4] (2.32ns)   --->   "%tmp_1_9 = fmul float %bitcast_ln90_9, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 166 'fmul' 'tmp_1_9' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 167 [3/4] (2.32ns)   --->   "%tmp_1_s = fmul float %bitcast_ln90_10, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 167 'fmul' 'tmp_1_s' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 168 [3/4] (2.32ns)   --->   "%tmp_1_10 = fmul float %bitcast_ln90_11, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 168 'fmul' 'tmp_1_10' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 169 [3/4] (2.32ns)   --->   "%tmp_1_11 = fmul float %bitcast_ln90_12, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 169 'fmul' 'tmp_1_11' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 170 [3/4] (2.32ns)   --->   "%tmp_1_12 = fmul float %bitcast_ln90_13, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 170 'fmul' 'tmp_1_12' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [3/4] (2.32ns)   --->   "%tmp_1_13 = fmul float %bitcast_ln90_14, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 171 'fmul' 'tmp_1_13' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [3/4] (2.32ns)   --->   "%tmp_1_14 = fmul float %bitcast_ln90_15, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 172 'fmul' 'tmp_1_14' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 7> <Delay = 2.32>
ST_17 : Operation 173 [2/4] (2.32ns)   --->   "%tmp_s = fmul float %bitcast_ln90, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 173 'fmul' 'tmp_s' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 174 [2/4] (2.32ns)   --->   "%tmp_1_1 = fmul float %bitcast_ln90_1, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 174 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 175 [2/4] (2.32ns)   --->   "%tmp_1_2 = fmul float %bitcast_ln90_2, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 175 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 176 [2/4] (2.32ns)   --->   "%tmp_1_3 = fmul float %bitcast_ln90_3, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 176 'fmul' 'tmp_1_3' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 177 [2/4] (2.32ns)   --->   "%tmp_1_4 = fmul float %bitcast_ln90_4, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 177 'fmul' 'tmp_1_4' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 178 [2/4] (2.32ns)   --->   "%tmp_1_5 = fmul float %bitcast_ln90_5, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 178 'fmul' 'tmp_1_5' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 179 [2/4] (2.32ns)   --->   "%tmp_1_6 = fmul float %bitcast_ln90_6, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 179 'fmul' 'tmp_1_6' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [2/4] (2.32ns)   --->   "%tmp_1_7 = fmul float %bitcast_ln90_7, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 180 'fmul' 'tmp_1_7' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 181 [2/4] (2.32ns)   --->   "%tmp_1_8 = fmul float %bitcast_ln90_8, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 181 'fmul' 'tmp_1_8' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 182 [2/4] (2.32ns)   --->   "%tmp_1_9 = fmul float %bitcast_ln90_9, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 182 'fmul' 'tmp_1_9' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 183 [2/4] (2.32ns)   --->   "%tmp_1_s = fmul float %bitcast_ln90_10, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 183 'fmul' 'tmp_1_s' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 184 [2/4] (2.32ns)   --->   "%tmp_1_10 = fmul float %bitcast_ln90_11, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 184 'fmul' 'tmp_1_10' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 185 [2/4] (2.32ns)   --->   "%tmp_1_11 = fmul float %bitcast_ln90_12, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 185 'fmul' 'tmp_1_11' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 186 [2/4] (2.32ns)   --->   "%tmp_1_12 = fmul float %bitcast_ln90_13, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 186 'fmul' 'tmp_1_12' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 187 [2/4] (2.32ns)   --->   "%tmp_1_13 = fmul float %bitcast_ln90_14, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 187 'fmul' 'tmp_1_13' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 188 [2/4] (2.32ns)   --->   "%tmp_1_14 = fmul float %bitcast_ln90_15, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 188 'fmul' 'tmp_1_14' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 2.32>
ST_18 : Operation 189 [1/4] (2.32ns)   --->   "%tmp_s = fmul float %bitcast_ln90, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 189 'fmul' 'tmp_s' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 190 [1/4] (2.32ns)   --->   "%tmp_1_1 = fmul float %bitcast_ln90_1, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 190 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 191 [1/4] (2.32ns)   --->   "%tmp_1_2 = fmul float %bitcast_ln90_2, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 191 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 192 [1/4] (2.32ns)   --->   "%tmp_1_3 = fmul float %bitcast_ln90_3, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 192 'fmul' 'tmp_1_3' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 193 [1/4] (2.32ns)   --->   "%tmp_1_4 = fmul float %bitcast_ln90_4, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 193 'fmul' 'tmp_1_4' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/4] (2.32ns)   --->   "%tmp_1_5 = fmul float %bitcast_ln90_5, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 194 'fmul' 'tmp_1_5' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 195 [1/4] (2.32ns)   --->   "%tmp_1_6 = fmul float %bitcast_ln90_6, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 195 'fmul' 'tmp_1_6' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 196 [1/4] (2.32ns)   --->   "%tmp_1_7 = fmul float %bitcast_ln90_7, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 196 'fmul' 'tmp_1_7' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 197 [1/4] (2.32ns)   --->   "%tmp_1_8 = fmul float %bitcast_ln90_8, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 197 'fmul' 'tmp_1_8' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 198 [1/4] (2.32ns)   --->   "%tmp_1_9 = fmul float %bitcast_ln90_9, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 198 'fmul' 'tmp_1_9' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 199 [1/4] (2.32ns)   --->   "%tmp_1_s = fmul float %bitcast_ln90_10, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 199 'fmul' 'tmp_1_s' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [1/4] (2.32ns)   --->   "%tmp_1_10 = fmul float %bitcast_ln90_11, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 200 'fmul' 'tmp_1_10' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 201 [1/4] (2.32ns)   --->   "%tmp_1_11 = fmul float %bitcast_ln90_12, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 201 'fmul' 'tmp_1_11' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 202 [1/4] (2.32ns)   --->   "%tmp_1_12 = fmul float %bitcast_ln90_13, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 202 'fmul' 'tmp_1_12' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 203 [1/4] (2.32ns)   --->   "%tmp_1_13 = fmul float %bitcast_ln90_14, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 203 'fmul' 'tmp_1_13' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 204 [1/4] (2.32ns)   --->   "%tmp_1_14 = fmul float %bitcast_ln90_15, %beta_read" [kernel_gemm.cpp:91]   --->   Operation 204 'fmul' 'tmp_1_14' <Predicate = (!icmp_ln84)> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 1.15>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str18) nounwind" [kernel_gemm.cpp:84]   --->   Operation 205 'specloopname' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str18)" [kernel_gemm.cpp:84]   --->   Operation 206 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [kernel_gemm.cpp:85]   --->   Operation 207 'specpipeline' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%bitcast_ln91 = bitcast float %tmp_s to i32" [kernel_gemm.cpp:91]   --->   Operation 208 'bitcast' 'bitcast_ln91' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln91_1 = bitcast float %tmp_1_1 to i32" [kernel_gemm.cpp:91]   --->   Operation 209 'bitcast' 'bitcast_ln91_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "%bitcast_ln91_2 = bitcast float %tmp_1_2 to i32" [kernel_gemm.cpp:91]   --->   Operation 210 'bitcast' 'bitcast_ln91_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "%bitcast_ln91_3 = bitcast float %tmp_1_3 to i32" [kernel_gemm.cpp:91]   --->   Operation 211 'bitcast' 'bitcast_ln91_3' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 212 [1/1] (0.00ns)   --->   "%bitcast_ln91_4 = bitcast float %tmp_1_4 to i32" [kernel_gemm.cpp:91]   --->   Operation 212 'bitcast' 'bitcast_ln91_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln91_5 = bitcast float %tmp_1_5 to i32" [kernel_gemm.cpp:91]   --->   Operation 213 'bitcast' 'bitcast_ln91_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "%bitcast_ln91_6 = bitcast float %tmp_1_6 to i32" [kernel_gemm.cpp:91]   --->   Operation 214 'bitcast' 'bitcast_ln91_6' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln91_7 = bitcast float %tmp_1_7 to i32" [kernel_gemm.cpp:91]   --->   Operation 215 'bitcast' 'bitcast_ln91_7' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 216 [1/1] (0.00ns)   --->   "%bitcast_ln91_8 = bitcast float %tmp_1_8 to i32" [kernel_gemm.cpp:91]   --->   Operation 216 'bitcast' 'bitcast_ln91_8' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 217 [1/1] (0.00ns)   --->   "%bitcast_ln91_9 = bitcast float %tmp_1_9 to i32" [kernel_gemm.cpp:91]   --->   Operation 217 'bitcast' 'bitcast_ln91_9' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 218 [1/1] (0.00ns)   --->   "%bitcast_ln91_10 = bitcast float %tmp_1_s to i32" [kernel_gemm.cpp:91]   --->   Operation 218 'bitcast' 'bitcast_ln91_10' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 219 [1/1] (0.00ns)   --->   "%bitcast_ln91_11 = bitcast float %tmp_1_10 to i32" [kernel_gemm.cpp:91]   --->   Operation 219 'bitcast' 'bitcast_ln91_11' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 220 [1/1] (0.00ns)   --->   "%bitcast_ln91_12 = bitcast float %tmp_1_11 to i32" [kernel_gemm.cpp:91]   --->   Operation 220 'bitcast' 'bitcast_ln91_12' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 221 [1/1] (0.00ns)   --->   "%bitcast_ln91_13 = bitcast float %tmp_1_12 to i32" [kernel_gemm.cpp:91]   --->   Operation 221 'bitcast' 'bitcast_ln91_13' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 222 [1/1] (0.00ns)   --->   "%bitcast_ln91_14 = bitcast float %tmp_1_13 to i32" [kernel_gemm.cpp:91]   --->   Operation 222 'bitcast' 'bitcast_ln91_14' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 223 [1/1] (0.00ns)   --->   "%bitcast_ln91_15 = bitcast float %tmp_1_14 to i32" [kernel_gemm.cpp:91]   --->   Operation 223 'bitcast' 'bitcast_ln91_15' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 224 [1/1] (0.00ns)   --->   "%p_Result_1_s = call i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %bitcast_ln91_15, i32 %bitcast_ln91_14, i32 %bitcast_ln91_13, i32 %bitcast_ln91_12, i32 %bitcast_ln91_11, i32 %bitcast_ln91_10, i32 %bitcast_ln91_9, i32 %bitcast_ln91_8, i32 %bitcast_ln91_7, i32 %bitcast_ln91_6, i32 %bitcast_ln91_5, i32 %bitcast_ln91_4, i32 %bitcast_ln91_3, i32 %bitcast_ln91_2, i32 %bitcast_ln91_1, i32 %bitcast_ln91)" [kernel_gemm.cpp:92]   --->   Operation 224 'bitconcatenate' 'p_Result_1_s' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 225 [1/1] (1.15ns)   --->   "store i512 %p_Result_1_s, i512* %local_C_0_V_addr_1, align 64" [kernel_gemm.cpp:92]   --->   Operation 225 'store' <Predicate = (!icmp_ln84)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str18, i32 %tmp_2)" [kernel_gemm.cpp:97]   --->   Operation 226 'specregionend' 'empty_11' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "br label %.preheader59" [kernel_gemm.cpp:84]   --->   Operation 227 'br' <Predicate = (!icmp_ln84)> <Delay = 0.00>

State 20 <SV = 4> <Delay = 0.60>
ST_20 : Operation 228 [1/1] (0.60ns)   --->   "br label %.preheader58" [kernel_gemm.cpp:99]   --->   Operation 228 'br' <Predicate = true> <Delay = 0.60>

State 21 <SV = 5> <Delay = 1.10>
ST_21 : Operation 229 [1/1] (0.00ns)   --->   "%index_0 = phi i3 [ %index, %6 ], [ 0, %.preheader58.preheader ]"   --->   Operation 229 'phi' 'index_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 230 [1/1] (0.49ns)   --->   "%icmp_ln99 = icmp eq i3 %index_0, -3" [kernel_gemm.cpp:99]   --->   Operation 230 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 231 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 231 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 232 [1/1] (0.57ns)   --->   "%index = add i3 %index_0, 1" [kernel_gemm.cpp:99]   --->   Operation 232 'add' 'index' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 233 [1/1] (0.00ns)   --->   "br i1 %icmp_ln99, label %.preheader.preheader, label %3" [kernel_gemm.cpp:99]   --->   Operation 233 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 234 [1/1] (0.00ns)   --->   "%counter_1_load_1 = load i32* %counter_1" [kernel_gemm.cpp:101]   --->   Operation 234 'load' 'counter_1_load_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_21 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str20) nounwind" [kernel_gemm.cpp:99]   --->   Operation 235 'specloopname' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_21 : Operation 236 [1/1] (0.85ns)   --->   "%icmp_ln101 = icmp eq i32 %counter_1_load_1, 0" [kernel_gemm.cpp:101]   --->   Operation 236 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln99)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %index_0, i32 2)" [kernel_gemm.cpp:103]   --->   Operation 237 'bitselect' 'tmp_5' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_21 : Operation 238 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %index_0, i4 0)" [kernel_gemm.cpp:103]   --->   Operation 238 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_21 : Operation 239 [1/1] (0.12ns)   --->   "%xor_ln103 = xor i1 %tmp_5, true" [kernel_gemm.cpp:103]   --->   Operation 239 'xor' 'xor_ln103' <Predicate = (!icmp_ln99)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 240 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %4, label %5" [kernel_gemm.cpp:101]   --->   Operation 240 'br' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_21 : Operation 241 [2/2] (0.60ns)   --->   "call fastcc void @load(i1 %xor_ln103, i7 %select_ln71, i7 %select_ln72, i7 %shl_ln, [16 x i512]* nocapture %local_A_pong_0_V, [16 x i512]* nocapture %local_B_pong_0_V, i512* %gmem, i26 %A_V3, i26 %B_V5)" [kernel_gemm.cpp:107]   --->   Operation 241 'call' <Predicate = (!icmp_ln99 & !icmp_ln101)> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 242 [1/1] (0.49ns)   --->   "%icmp_ln108 = icmp ne i3 %index_0, 0" [kernel_gemm.cpp:108]   --->   Operation 242 'icmp' 'icmp_ln108' <Predicate = (!icmp_ln99 & !icmp_ln101)> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 243 [2/2] (0.60ns)   --->   "call fastcc void @compute(i1 %icmp_ln108, [16 x i512]* %local_A_ping_0_V, [16 x i512]* %local_B_ping_0_V, [16 x i512]* %local_C_0_V, float %alpha_read)" [kernel_gemm.cpp:108]   --->   Operation 243 'call' <Predicate = (!icmp_ln99 & !icmp_ln101)> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 244 [2/2] (0.60ns)   --->   "call fastcc void @load(i1 %xor_ln103, i7 %select_ln71, i7 %select_ln72, i7 %shl_ln, [16 x i512]* nocapture %local_A_ping_0_V, [16 x i512]* nocapture %local_B_ping_0_V, i512* %gmem, i26 %A_V3, i26 %B_V5)" [kernel_gemm.cpp:103]   --->   Operation 244 'call' <Predicate = (!icmp_ln99 & icmp_ln101)> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 245 [1/1] (0.49ns)   --->   "%icmp_ln104 = icmp ne i3 %index_0, 0" [kernel_gemm.cpp:104]   --->   Operation 245 'icmp' 'icmp_ln104' <Predicate = (!icmp_ln99 & icmp_ln101)> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 246 [2/2] (0.60ns)   --->   "call fastcc void @compute(i1 %icmp_ln104, [16 x i512]* %local_A_pong_0_V, [16 x i512]* %local_B_pong_0_V, [16 x i512]* %local_C_0_V, float %alpha_read)" [kernel_gemm.cpp:104]   --->   Operation 246 'call' <Predicate = (!icmp_ln99 & icmp_ln101)> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 247 [1/1] (0.60ns)   --->   "br label %.preheader" [kernel_gemm.cpp:115]   --->   Operation 247 'br' <Predicate = (icmp_ln99)> <Delay = 0.60>

State 22 <SV = 6> <Delay = 2.56>
ST_22 : Operation 248 [1/2] (0.00ns)   --->   "call fastcc void @load(i1 %xor_ln103, i7 %select_ln71, i7 %select_ln72, i7 %shl_ln, [16 x i512]* nocapture %local_A_pong_0_V, [16 x i512]* nocapture %local_B_pong_0_V, i512* %gmem, i26 %A_V3, i26 %B_V5)" [kernel_gemm.cpp:107]   --->   Operation 248 'call' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 249 [1/2] (0.00ns)   --->   "call fastcc void @compute(i1 %icmp_ln108, [16 x i512]* %local_A_ping_0_V, [16 x i512]* %local_B_ping_0_V, [16 x i512]* %local_C_0_V, float %alpha_read)" [kernel_gemm.cpp:108]   --->   Operation 249 'call' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 250 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 250 'br' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_22 : Operation 251 [1/2] (0.00ns)   --->   "call fastcc void @load(i1 %xor_ln103, i7 %select_ln71, i7 %select_ln72, i7 %shl_ln, [16 x i512]* nocapture %local_A_ping_0_V, [16 x i512]* nocapture %local_B_ping_0_V, i512* %gmem, i26 %A_V3, i26 %B_V5)" [kernel_gemm.cpp:103]   --->   Operation 251 'call' <Predicate = (icmp_ln101)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 252 [1/2] (0.00ns)   --->   "call fastcc void @compute(i1 %icmp_ln104, [16 x i512]* %local_A_pong_0_V, [16 x i512]* %local_B_pong_0_V, [16 x i512]* %local_C_0_V, float %alpha_read)" [kernel_gemm.cpp:104]   --->   Operation 252 'call' <Predicate = (icmp_ln101)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 253 [1/1] (0.00ns)   --->   "br label %6" [kernel_gemm.cpp:105]   --->   Operation 253 'br' <Predicate = (icmp_ln101)> <Delay = 0.00>
ST_22 : Operation 254 [1/1] (0.00ns)   --->   "%counter_1_load = load i32* %counter_1" [kernel_gemm.cpp:110]   --->   Operation 254 'load' 'counter_1_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 255 [1/1] (0.88ns)   --->   "%counter = add nsw i32 %counter_1_load, 1" [kernel_gemm.cpp:110]   --->   Operation 255 'add' 'counter' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 256 [1/1] (0.85ns)   --->   "%icmp_ln111 = icmp eq i32 %counter, 2" [kernel_gemm.cpp:111]   --->   Operation 256 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 257 [1/1] (0.22ns)   --->   "%select_ln111 = select i1 %icmp_ln111, i32 0, i32 %counter" [kernel_gemm.cpp:111]   --->   Operation 257 'select' 'select_ln111' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 258 [1/1] (0.60ns)   --->   "store i32 %select_ln111, i32* %counter_1" [kernel_gemm.cpp:99]   --->   Operation 258 'store' <Predicate = true> <Delay = 0.60>
ST_22 : Operation 259 [1/1] (0.00ns)   --->   "br label %.preheader58" [kernel_gemm.cpp:99]   --->   Operation 259 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 6> <Delay = 1.55>
ST_23 : Operation 260 [1/1] (0.00ns)   --->   "%ii22_0 = phi i5 [ %ii_2, %7 ], [ 0, %.preheader.preheader ]"   --->   Operation 260 'phi' 'ii22_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 261 [1/1] (0.63ns)   --->   "%icmp_ln115 = icmp eq i5 %ii22_0, -16" [kernel_gemm.cpp:115]   --->   Operation 261 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 262 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 262 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 263 [1/1] (0.70ns)   --->   "%ii_2 = add i5 %ii22_0, 1" [kernel_gemm.cpp:115]   --->   Operation 263 'add' 'ii_2' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 264 [1/1] (0.00ns)   --->   "br i1 %icmp_ln115, label %MATRIX_PART_J_end, label %7" [kernel_gemm.cpp:115]   --->   Operation 264 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i5 %ii22_0 to i7" [kernel_gemm.cpp:118]   --->   Operation 265 'zext' 'zext_ln118' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_23 : Operation 266 [1/1] (0.70ns)   --->   "%add_ln118 = add i7 %zext_ln118, %select_ln71" [kernel_gemm.cpp:118]   --->   Operation 266 'add' 'add_ln118' <Predicate = (!icmp_ln115)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i5 %ii22_0 to i64" [kernel_gemm.cpp:118]   --->   Operation 267 'zext' 'zext_ln118_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_23 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_3 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln118, i2 %trunc_ln78_1)" [kernel_gemm.cpp:118]   --->   Operation 268 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_23 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln180_5 = zext i9 %tmp_3 to i27" [kernel_gemm.cpp:118]   --->   Operation 269 'zext' 'zext_ln180_5' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_23 : Operation 270 [1/1] (0.00ns)   --->   "%local_C_0_V_addr_2 = getelementptr [16 x i512]* %local_C_0_V, i64 0, i64 %zext_ln118_1" [kernel_gemm.cpp:118]   --->   Operation 270 'getelementptr' 'local_C_0_V_addr_2' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_23 : Operation 271 [2/2] (1.15ns)   --->   "%local_C_0_V_load_1 = load i512* %local_C_0_V_addr_2, align 64" [kernel_gemm.cpp:118]   --->   Operation 271 'load' 'local_C_0_V_load_1' <Predicate = (!icmp_ln115)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_23 : Operation 272 [1/1] (0.84ns)   --->   "%add_ln180_2 = add i27 %zext_ln180_5, %p_cast" [kernel_gemm.cpp:118]   --->   Operation 272 'add' 'add_ln180_2' <Predicate = (!icmp_ln115)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 273 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str15, i32 %tmp_1)" [kernel_gemm.cpp:122]   --->   Operation 273 'specregionend' 'empty_14' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_23 : Operation 274 [1/1] (0.70ns)   --->   "%j = add i7 %select_ln72, 16" [kernel_gemm.cpp:72]   --->   Operation 274 'add' 'j' <Predicate = (icmp_ln115)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 275 [1/1] (0.00ns)   --->   "br label %0" [kernel_gemm.cpp:72]   --->   Operation 275 'br' <Predicate = (icmp_ln115)> <Delay = 0.00>

State 24 <SV = 7> <Delay = 2.91>
ST_24 : Operation 276 [1/2] (1.15ns)   --->   "%local_C_0_V_load_1 = load i512* %local_C_0_V_addr_2, align 64" [kernel_gemm.cpp:118]   --->   Operation 276 'load' 'local_C_0_V_load_1' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_24 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln180_6 = zext i27 %add_ln180_2 to i64" [kernel_gemm.cpp:118]   --->   Operation 277 'zext' 'zext_ln180_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 278 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i512* %gmem, i64 %zext_ln180_6" [kernel_gemm.cpp:118]   --->   Operation 278 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 279 [1/1] (2.91ns)   --->   "%gmem_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %gmem_addr_1, i32 1)" [kernel_gemm.cpp:118]   --->   Operation 279 'writereq' 'gmem_addr_1_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 8> <Delay = 2.91>
ST_25 : Operation 280 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.m_axi.i512P(i512* %gmem_addr_1, i512 %local_C_0_V_load_1, i64 -1)" [kernel_gemm.cpp:118]   --->   Operation 280 'write' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 9> <Delay = 2.91>
ST_26 : Operation 281 [5/5] (2.91ns)   --->   "%gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem_addr_1)" [kernel_gemm.cpp:118]   --->   Operation 281 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 10> <Delay = 2.91>
ST_27 : Operation 282 [4/5] (2.91ns)   --->   "%gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem_addr_1)" [kernel_gemm.cpp:118]   --->   Operation 282 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 11> <Delay = 2.91>
ST_28 : Operation 283 [3/5] (2.91ns)   --->   "%gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem_addr_1)" [kernel_gemm.cpp:118]   --->   Operation 283 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 12> <Delay = 2.91>
ST_29 : Operation 284 [2/5] (2.91ns)   --->   "%gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem_addr_1)" [kernel_gemm.cpp:118]   --->   Operation 284 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 13> <Delay = 2.91>
ST_30 : Operation 285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str21) nounwind" [kernel_gemm.cpp:115]   --->   Operation 285 'specloopname' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 286 [1/5] (2.91ns)   --->   "%gmem_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem_addr_1)" [kernel_gemm.cpp:118]   --->   Operation 286 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 287 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel_gemm.cpp:115]   --->   Operation 287 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ C_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ beta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
counter_1          (alloca           ) [ 0111111111111111111111111111111]
beta_read          (read             ) [ 0011111111111111111111111111111]
alpha_read         (read             ) [ 0011111111111111111111111111111]
B_V_read           (read             ) [ 0000000000000000000000000000000]
A_V_read           (read             ) [ 0000000000000000000000000000000]
C_V_read           (read             ) [ 0000000000000000000000000000000]
B_V5               (partselect       ) [ 0011111111111111111111111111111]
A_V3               (partselect       ) [ 0011111111111111111111111111111]
tmp                (partselect       ) [ 0000000000000000000000000000000]
p_cast             (zext             ) [ 0011111111111111111111111111111]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 0000000000000000000000000000000]
local_A_ping_0_V   (alloca           ) [ 0011111111111111111111111111111]
local_B_ping_0_V   (alloca           ) [ 0011111111111111111111111111111]
local_A_pong_0_V   (alloca           ) [ 0011111111111111111111111111111]
local_B_pong_0_V   (alloca           ) [ 0011111111111111111111111111111]
local_C_0_V        (alloca           ) [ 0011111111111111111111111111111]
specinterface_ln52 (specinterface    ) [ 0000000000000000000000000000000]
specinterface_ln53 (specinterface    ) [ 0000000000000000000000000000000]
specinterface_ln54 (specinterface    ) [ 0000000000000000000000000000000]
specinterface_ln55 (specinterface    ) [ 0000000000000000000000000000000]
specinterface_ln56 (specinterface    ) [ 0000000000000000000000000000000]
store_ln71         (store            ) [ 0000000000000000000000000000000]
br_ln71            (br               ) [ 0111111111111111111111111111111]
indvar_flatten     (phi              ) [ 0010000000000000000000000000000]
i_0                (phi              ) [ 0010000000000000000000000000000]
j_0                (phi              ) [ 0010000000000000000000000000000]
icmp_ln71          (icmp             ) [ 0011111111111111111111111111111]
add_ln71           (add              ) [ 0111111111111111111111111111111]
br_ln71            (br               ) [ 0000000000000000000000000000000]
specloopname_ln0   (specloopname     ) [ 0000000000000000000000000000000]
empty_15           (speclooptripcount) [ 0000000000000000000000000000000]
tmp_4              (bitselect        ) [ 0000000000000000000000000000000]
select_ln72        (select           ) [ 0001111111111111111111111111111]
add_ln71_1         (add              ) [ 0000000000000000000000000000000]
select_ln71        (select           ) [ 0111111111111111111111111111111]
specloopname_ln72  (specloopname     ) [ 0000000000000000000000000000000]
tmp_1              (specregionbegin  ) [ 0001111111111111111111111111111]
trunc_ln78_1       (partselect       ) [ 0001111111111111111111111111111]
br_ln75            (br               ) [ 0011111111111111111111111111111]
ret_ln124          (ret              ) [ 0000000000000000000000000000000]
ii_0               (phi              ) [ 0001111111111000000000000000000]
icmp_ln75          (icmp             ) [ 0011111111111111111111111111111]
empty              (speclooptripcount) [ 0000000000000000000000000000000]
ii                 (add              ) [ 0011111111111111111111111111111]
br_ln75            (br               ) [ 0000000000000000000000000000000]
zext_ln78_1        (zext             ) [ 0000000000000000000000000000000]
add_ln78           (add              ) [ 0000000000000000000000000000000]
add_ln78_1         (bitconcatenate   ) [ 0000000000000000000000000000000]
zext_ln180         (zext             ) [ 0000000000000000000000000000000]
add_ln180          (add              ) [ 0000100000000000000000000000000]
br_ln84            (br               ) [ 0011111111111111111111111111111]
zext_ln180_4       (zext             ) [ 0000000000000000000000000000000]
gmem_addr          (getelementptr    ) [ 0000011111110000000000000000000]
gmem_load_req      (readreq          ) [ 0000000000000000000000000000000]
gmem_addr_read     (read             ) [ 0000000000001000000000000000000]
specloopname_ln75  (specloopname     ) [ 0000000000000000000000000000000]
zext_ln78          (zext             ) [ 0000000000000000000000000000000]
local_C_0_V_addr   (getelementptr    ) [ 0000000000000000000000000000000]
store_ln78         (store            ) [ 0000000000000000000000000000000]
br_ln75            (br               ) [ 0011111111111111111111111111111]
ii20_0             (phi              ) [ 0000000000000100000000000000000]
icmp_ln84          (icmp             ) [ 0011111111111111111111111111111]
empty_10           (speclooptripcount) [ 0000000000000000000000000000000]
ii_1               (add              ) [ 0011111111111111111111111111111]
br_ln84            (br               ) [ 0000000000000000000000000000000]
zext_ln89          (zext             ) [ 0000000000000000000000000000000]
local_C_0_V_addr_1 (getelementptr    ) [ 0000000000000111111100000000000]
local_C_0_V_load   (load             ) [ 0000000000000000000000000000000]
trunc_ln681        (trunc            ) [ 0000000000000101000000000000000]
p_Result_s         (partselect       ) [ 0000000000000101000000000000000]
p_Result_2         (partselect       ) [ 0000000000000101000000000000000]
p_Result_3         (partselect       ) [ 0000000000000101000000000000000]
p_Result_4         (partselect       ) [ 0000000000000101000000000000000]
p_Result_5         (partselect       ) [ 0000000000000101000000000000000]
p_Result_6         (partselect       ) [ 0000000000000101000000000000000]
p_Result_7         (partselect       ) [ 0000000000000101000000000000000]
p_Result_8         (partselect       ) [ 0000000000000101000000000000000]
p_Result_9         (partselect       ) [ 0000000000000101000000000000000]
p_Result_1         (partselect       ) [ 0000000000000101000000000000000]
p_Result_10        (partselect       ) [ 0000000000000101000000000000000]
p_Result_11        (partselect       ) [ 0000000000000101000000000000000]
p_Result_12        (partselect       ) [ 0000000000000101000000000000000]
p_Result_13        (partselect       ) [ 0000000000000101000000000000000]
p_Result_14        (partselect       ) [ 0000000000000101000000000000000]
bitcast_ln90       (bitcast          ) [ 0000000000000100111000000000000]
bitcast_ln90_1     (bitcast          ) [ 0000000000000100111000000000000]
bitcast_ln90_2     (bitcast          ) [ 0000000000000100111000000000000]
bitcast_ln90_3     (bitcast          ) [ 0000000000000100111000000000000]
bitcast_ln90_4     (bitcast          ) [ 0000000000000100111000000000000]
bitcast_ln90_5     (bitcast          ) [ 0000000000000100111000000000000]
bitcast_ln90_6     (bitcast          ) [ 0000000000000100111000000000000]
bitcast_ln90_7     (bitcast          ) [ 0000000000000100111000000000000]
bitcast_ln90_8     (bitcast          ) [ 0000000000000100111000000000000]
bitcast_ln90_9     (bitcast          ) [ 0000000000000100111000000000000]
bitcast_ln90_10    (bitcast          ) [ 0000000000000100111000000000000]
bitcast_ln90_11    (bitcast          ) [ 0000000000000100111000000000000]
bitcast_ln90_12    (bitcast          ) [ 0000000000000100111000000000000]
bitcast_ln90_13    (bitcast          ) [ 0000000000000100111000000000000]
bitcast_ln90_14    (bitcast          ) [ 0000000000000100111000000000000]
bitcast_ln90_15    (bitcast          ) [ 0000000000000100111000000000000]
tmp_s              (fmul             ) [ 0000000000000100000100000000000]
tmp_1_1            (fmul             ) [ 0000000000000100000100000000000]
tmp_1_2            (fmul             ) [ 0000000000000100000100000000000]
tmp_1_3            (fmul             ) [ 0000000000000100000100000000000]
tmp_1_4            (fmul             ) [ 0000000000000100000100000000000]
tmp_1_5            (fmul             ) [ 0000000000000100000100000000000]
tmp_1_6            (fmul             ) [ 0000000000000100000100000000000]
tmp_1_7            (fmul             ) [ 0000000000000100000100000000000]
tmp_1_8            (fmul             ) [ 0000000000000100000100000000000]
tmp_1_9            (fmul             ) [ 0000000000000100000100000000000]
tmp_1_s            (fmul             ) [ 0000000000000100000100000000000]
tmp_1_10           (fmul             ) [ 0000000000000100000100000000000]
tmp_1_11           (fmul             ) [ 0000000000000100000100000000000]
tmp_1_12           (fmul             ) [ 0000000000000100000100000000000]
tmp_1_13           (fmul             ) [ 0000000000000100000100000000000]
tmp_1_14           (fmul             ) [ 0000000000000100000100000000000]
specloopname_ln84  (specloopname     ) [ 0000000000000000000000000000000]
tmp_2              (specregionbegin  ) [ 0000000000000000000000000000000]
specpipeline_ln85  (specpipeline     ) [ 0000000000000000000000000000000]
bitcast_ln91       (bitcast          ) [ 0000000000000000000000000000000]
bitcast_ln91_1     (bitcast          ) [ 0000000000000000000000000000000]
bitcast_ln91_2     (bitcast          ) [ 0000000000000000000000000000000]
bitcast_ln91_3     (bitcast          ) [ 0000000000000000000000000000000]
bitcast_ln91_4     (bitcast          ) [ 0000000000000000000000000000000]
bitcast_ln91_5     (bitcast          ) [ 0000000000000000000000000000000]
bitcast_ln91_6     (bitcast          ) [ 0000000000000000000000000000000]
bitcast_ln91_7     (bitcast          ) [ 0000000000000000000000000000000]
bitcast_ln91_8     (bitcast          ) [ 0000000000000000000000000000000]
bitcast_ln91_9     (bitcast          ) [ 0000000000000000000000000000000]
bitcast_ln91_10    (bitcast          ) [ 0000000000000000000000000000000]
bitcast_ln91_11    (bitcast          ) [ 0000000000000000000000000000000]
bitcast_ln91_12    (bitcast          ) [ 0000000000000000000000000000000]
bitcast_ln91_13    (bitcast          ) [ 0000000000000000000000000000000]
bitcast_ln91_14    (bitcast          ) [ 0000000000000000000000000000000]
bitcast_ln91_15    (bitcast          ) [ 0000000000000000000000000000000]
p_Result_1_s       (bitconcatenate   ) [ 0000000000000000000000000000000]
store_ln92         (store            ) [ 0000000000000000000000000000000]
empty_11           (specregionend    ) [ 0000000000000000000000000000000]
br_ln84            (br               ) [ 0011111111111111111111111111111]
br_ln99            (br               ) [ 0011111111111111111111111111111]
index_0            (phi              ) [ 0000000000000000000001000000000]
icmp_ln99          (icmp             ) [ 0011111111111111111111111111111]
empty_12           (speclooptripcount) [ 0000000000000000000000000000000]
index              (add              ) [ 0011111111111111111111111111111]
br_ln99            (br               ) [ 0000000000000000000000000000000]
counter_1_load_1   (load             ) [ 0000000000000000000000000000000]
specloopname_ln99  (specloopname     ) [ 0000000000000000000000000000000]
icmp_ln101         (icmp             ) [ 0011111111111111111111111111111]
tmp_5              (bitselect        ) [ 0000000000000000000000000000000]
shl_ln             (bitconcatenate   ) [ 0000000000000000000000100000000]
xor_ln103          (xor              ) [ 0000000000000000000000100000000]
br_ln101           (br               ) [ 0000000000000000000000000000000]
icmp_ln108         (icmp             ) [ 0000000000000000000000100000000]
icmp_ln104         (icmp             ) [ 0000000000000000000000100000000]
br_ln115           (br               ) [ 0011111111111111111111111111111]
call_ln107         (call             ) [ 0000000000000000000000000000000]
call_ln108         (call             ) [ 0000000000000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000000000000]
call_ln103         (call             ) [ 0000000000000000000000000000000]
call_ln104         (call             ) [ 0000000000000000000000000000000]
br_ln105           (br               ) [ 0000000000000000000000000000000]
counter_1_load     (load             ) [ 0000000000000000000000000000000]
counter            (add              ) [ 0000000000000000000000000000000]
icmp_ln111         (icmp             ) [ 0000000000000000000000000000000]
select_ln111       (select           ) [ 0000000000000000000000000000000]
store_ln99         (store            ) [ 0000000000000000000000000000000]
br_ln99            (br               ) [ 0011111111111111111111111111111]
ii22_0             (phi              ) [ 0000000000000000000000010000000]
icmp_ln115         (icmp             ) [ 0011111111111111111111111111111]
empty_13           (speclooptripcount) [ 0000000000000000000000000000000]
ii_2               (add              ) [ 0011111111111111111111111111111]
br_ln115           (br               ) [ 0000000000000000000000000000000]
zext_ln118         (zext             ) [ 0000000000000000000000000000000]
add_ln118          (add              ) [ 0000000000000000000000000000000]
zext_ln118_1       (zext             ) [ 0000000000000000000000000000000]
tmp_3              (bitconcatenate   ) [ 0000000000000000000000000000000]
zext_ln180_5       (zext             ) [ 0000000000000000000000000000000]
local_C_0_V_addr_2 (getelementptr    ) [ 0000000000000000000000001000000]
add_ln180_2        (add              ) [ 0000000000000000000000001000000]
empty_14           (specregionend    ) [ 0000000000000000000000000000000]
j                  (add              ) [ 0111111111111111111111111111111]
br_ln72            (br               ) [ 0111111111111111111111111111111]
local_C_0_V_load_1 (load             ) [ 0000000000000000000000000100000]
zext_ln180_6       (zext             ) [ 0000000000000000000000000000000]
gmem_addr_1        (getelementptr    ) [ 0000000000000000000000000111111]
gmem_addr_1_req    (writereq         ) [ 0000000000000000000000000000000]
write_ln118        (write            ) [ 0000000000000000000000000000000]
specloopname_ln115 (specloopname     ) [ 0000000000000000000000000000000]
gmem_addr_1_resp   (writeresp        ) [ 0000000000000000000000000000000]
br_ln115           (br               ) [ 0011111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="alpha">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="beta">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_gemm_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MATRIX_PART_I_MATRIX"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="194" class="1004" name="counter_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="counter_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="local_A_ping_0_V_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_ping_0_V/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="local_B_ping_0_V_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B_ping_0_V/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="local_A_pong_0_V_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_pong_0_V/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="local_B_pong_0_V_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B_pong_0_V/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="local_C_0_V_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_0_V/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="beta_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="alpha_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="B_V_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_V_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="A_V_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_V_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="C_V_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_V_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_readreq_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="512" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="gmem_addr_read_read_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="512" slack="0"/>
<pin id="257" dir="0" index="1" bw="512" slack="7"/>
<pin id="258" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/11 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_writeresp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="512" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_1_req/24 gmem_addr_1_resp/26 "/>
</bind>
</comp>

<comp id="267" class="1004" name="write_ln118_write_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="0" slack="0"/>
<pin id="269" dir="0" index="1" bw="512" slack="1"/>
<pin id="270" dir="0" index="2" bw="512" slack="1"/>
<pin id="271" dir="0" index="3" bw="1" slack="0"/>
<pin id="272" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln118/25 "/>
</bind>
</comp>

<comp id="276" class="1004" name="local_C_0_V_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="5" slack="0"/>
<pin id="280" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_0_V_addr/12 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="512" slack="1"/>
<pin id="285" dir="0" index="2" bw="0" slack="0"/>
<pin id="295" dir="0" index="4" bw="4" slack="0"/>
<pin id="296" dir="0" index="5" bw="512" slack="2147483647"/>
<pin id="297" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="512" slack="0"/>
<pin id="298" dir="1" index="7" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln78/12 local_C_0_V_load/13 store_ln92/19 local_C_0_V_load_1/23 "/>
</bind>
</comp>

<comp id="288" class="1004" name="local_C_0_V_addr_1_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="5" slack="0"/>
<pin id="292" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_0_V_addr_1/13 "/>
</bind>
</comp>

<comp id="299" class="1004" name="local_C_0_V_addr_2_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="5" slack="0"/>
<pin id="303" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_0_V_addr_2/23 "/>
</bind>
</comp>

<comp id="306" class="1005" name="indvar_flatten_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="1"/>
<pin id="308" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="indvar_flatten_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="5" slack="0"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="317" class="1005" name="i_0_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="7" slack="1"/>
<pin id="319" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="i_0_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="7" slack="0"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="328" class="1005" name="j_0_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="7" slack="1"/>
<pin id="330" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="j_0_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="7" slack="1"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="339" class="1005" name="ii_0_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="1"/>
<pin id="341" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ii_0 (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="ii_0_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="5" slack="0"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii_0/3 "/>
</bind>
</comp>

<comp id="351" class="1005" name="ii20_0_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="1"/>
<pin id="353" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ii20_0 (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="ii20_0_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="0"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="1" slack="1"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii20_0/13 "/>
</bind>
</comp>

<comp id="362" class="1005" name="index_0_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="1"/>
<pin id="364" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="index_0 (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="index_0_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="3" slack="0"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="1" slack="1"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_0/21 "/>
</bind>
</comp>

<comp id="373" class="1005" name="ii22_0_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="1"/>
<pin id="375" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ii22_0 (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="ii22_0_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="0"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="1" slack="1"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii22_0/23 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_compute_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="0" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="512" slack="2147483647"/>
<pin id="388" dir="0" index="3" bw="512" slack="2147483647"/>
<pin id="389" dir="0" index="4" bw="512" slack="2147483647"/>
<pin id="390" dir="0" index="5" bw="32" slack="5"/>
<pin id="391" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln108/21 call_ln104/21 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_load_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="0" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="7" slack="4"/>
<pin id="397" dir="0" index="3" bw="7" slack="4"/>
<pin id="398" dir="0" index="4" bw="7" slack="0"/>
<pin id="399" dir="0" index="5" bw="512" slack="2147483647"/>
<pin id="400" dir="0" index="6" bw="512" slack="2147483647"/>
<pin id="401" dir="0" index="7" bw="512" slack="0"/>
<pin id="402" dir="0" index="8" bw="26" slack="5"/>
<pin id="403" dir="0" index="9" bw="26" slack="5"/>
<pin id="404" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln107/21 call_ln103/21 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="5"/>
<pin id="410" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/15 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="5"/>
<pin id="414" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_1/15 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="5"/>
<pin id="418" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_2/15 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="5"/>
<pin id="422" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_3/15 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="5"/>
<pin id="426" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_4/15 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="5"/>
<pin id="430" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_5/15 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="5"/>
<pin id="434" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_6/15 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="5"/>
<pin id="438" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_7/15 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="5"/>
<pin id="442" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_8/15 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="5"/>
<pin id="446" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_9/15 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="5"/>
<pin id="450" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_s/15 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="5"/>
<pin id="454" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_10/15 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="5"/>
<pin id="458" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_11/15 "/>
</bind>
</comp>

<comp id="459" class="1004" name="grp_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="5"/>
<pin id="462" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_12/15 "/>
</bind>
</comp>

<comp id="463" class="1004" name="grp_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="5"/>
<pin id="466" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_13/15 "/>
</bind>
</comp>

<comp id="467" class="1004" name="grp_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="5"/>
<pin id="470" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_14/15 "/>
</bind>
</comp>

<comp id="471" class="1004" name="grp_load_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="5"/>
<pin id="473" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_1_load_1/21 counter_1_load/22 "/>
</bind>
</comp>

<comp id="474" class="1004" name="grp_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="3" slack="0"/>
<pin id="476" dir="0" index="1" bw="3" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/21 icmp_ln104/21 "/>
</bind>
</comp>

<comp id="481" class="1004" name="B_V5_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="26" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="0" index="2" bw="4" slack="0"/>
<pin id="485" dir="0" index="3" bw="6" slack="0"/>
<pin id="486" dir="1" index="4" bw="26" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_V5/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="A_V3_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="26" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="0" index="2" bw="4" slack="0"/>
<pin id="495" dir="0" index="3" bw="6" slack="0"/>
<pin id="496" dir="1" index="4" bw="26" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="A_V3/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="26" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="0" index="2" bw="4" slack="0"/>
<pin id="505" dir="0" index="3" bw="6" slack="0"/>
<pin id="506" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="p_cast_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="26" slack="0"/>
<pin id="513" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="store_ln71_store_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="0"/>
<pin id="518" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln71_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="5" slack="0"/>
<pin id="522" dir="0" index="1" bw="5" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln71_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_4_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="7" slack="0"/>
<pin id="535" dir="0" index="2" bw="4" slack="0"/>
<pin id="536" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="select_ln72_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="7" slack="0"/>
<pin id="543" dir="0" index="2" bw="7" slack="0"/>
<pin id="544" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln71_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="7" slack="0"/>
<pin id="550" dir="0" index="1" bw="6" slack="0"/>
<pin id="551" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_1/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="select_ln71_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="7" slack="0"/>
<pin id="557" dir="0" index="2" bw="7" slack="0"/>
<pin id="558" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="trunc_ln78_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="0"/>
<pin id="564" dir="0" index="1" bw="7" slack="0"/>
<pin id="565" dir="0" index="2" bw="4" slack="0"/>
<pin id="566" dir="0" index="3" bw="4" slack="0"/>
<pin id="567" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln78_1/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln75_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="5" slack="0"/>
<pin id="574" dir="0" index="1" bw="5" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="ii_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="5" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln78_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="5" slack="0"/>
<pin id="586" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_1/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="add_ln78_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="5" slack="0"/>
<pin id="590" dir="0" index="1" bw="7" slack="1"/>
<pin id="591" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="add_ln78_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="9" slack="0"/>
<pin id="595" dir="0" index="1" bw="7" slack="0"/>
<pin id="596" dir="0" index="2" bw="2" slack="1"/>
<pin id="597" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln78_1/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln180_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="9" slack="0"/>
<pin id="602" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln180_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="9" slack="0"/>
<pin id="606" dir="0" index="1" bw="26" slack="2"/>
<pin id="607" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln180_4_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="27" slack="1"/>
<pin id="611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_4/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="gmem_addr_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="zext_ln78_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="5" slack="9"/>
<pin id="621" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/12 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln84_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="5" slack="0"/>
<pin id="626" dir="0" index="1" bw="5" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/13 "/>
</bind>
</comp>

<comp id="630" class="1004" name="ii_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="5" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_1/13 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln89_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="5" slack="0"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/13 "/>
</bind>
</comp>

<comp id="641" class="1004" name="trunc_ln681_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="512" slack="0"/>
<pin id="643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln681/14 "/>
</bind>
</comp>

<comp id="645" class="1004" name="p_Result_s_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="0"/>
<pin id="647" dir="0" index="1" bw="512" slack="0"/>
<pin id="648" dir="0" index="2" bw="7" slack="0"/>
<pin id="649" dir="0" index="3" bw="7" slack="0"/>
<pin id="650" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/14 "/>
</bind>
</comp>

<comp id="655" class="1004" name="p_Result_2_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="0" index="1" bw="512" slack="0"/>
<pin id="658" dir="0" index="2" bw="8" slack="0"/>
<pin id="659" dir="0" index="3" bw="8" slack="0"/>
<pin id="660" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/14 "/>
</bind>
</comp>

<comp id="665" class="1004" name="p_Result_3_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="0"/>
<pin id="667" dir="0" index="1" bw="512" slack="0"/>
<pin id="668" dir="0" index="2" bw="8" slack="0"/>
<pin id="669" dir="0" index="3" bw="8" slack="0"/>
<pin id="670" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/14 "/>
</bind>
</comp>

<comp id="675" class="1004" name="p_Result_4_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="0"/>
<pin id="677" dir="0" index="1" bw="512" slack="0"/>
<pin id="678" dir="0" index="2" bw="9" slack="0"/>
<pin id="679" dir="0" index="3" bw="9" slack="0"/>
<pin id="680" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4/14 "/>
</bind>
</comp>

<comp id="685" class="1004" name="p_Result_5_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="0" index="1" bw="512" slack="0"/>
<pin id="688" dir="0" index="2" bw="9" slack="0"/>
<pin id="689" dir="0" index="3" bw="9" slack="0"/>
<pin id="690" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5/14 "/>
</bind>
</comp>

<comp id="695" class="1004" name="p_Result_6_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="0"/>
<pin id="697" dir="0" index="1" bw="512" slack="0"/>
<pin id="698" dir="0" index="2" bw="9" slack="0"/>
<pin id="699" dir="0" index="3" bw="9" slack="0"/>
<pin id="700" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6/14 "/>
</bind>
</comp>

<comp id="705" class="1004" name="p_Result_7_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="0"/>
<pin id="707" dir="0" index="1" bw="512" slack="0"/>
<pin id="708" dir="0" index="2" bw="9" slack="0"/>
<pin id="709" dir="0" index="3" bw="9" slack="0"/>
<pin id="710" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7/14 "/>
</bind>
</comp>

<comp id="715" class="1004" name="p_Result_8_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="0"/>
<pin id="717" dir="0" index="1" bw="512" slack="0"/>
<pin id="718" dir="0" index="2" bw="10" slack="0"/>
<pin id="719" dir="0" index="3" bw="10" slack="0"/>
<pin id="720" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_8/14 "/>
</bind>
</comp>

<comp id="725" class="1004" name="p_Result_9_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="0" index="1" bw="512" slack="0"/>
<pin id="728" dir="0" index="2" bw="10" slack="0"/>
<pin id="729" dir="0" index="3" bw="10" slack="0"/>
<pin id="730" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9/14 "/>
</bind>
</comp>

<comp id="735" class="1004" name="p_Result_1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="0" index="1" bw="512" slack="0"/>
<pin id="738" dir="0" index="2" bw="10" slack="0"/>
<pin id="739" dir="0" index="3" bw="10" slack="0"/>
<pin id="740" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/14 "/>
</bind>
</comp>

<comp id="745" class="1004" name="p_Result_10_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="0" index="1" bw="512" slack="0"/>
<pin id="748" dir="0" index="2" bw="10" slack="0"/>
<pin id="749" dir="0" index="3" bw="10" slack="0"/>
<pin id="750" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_10/14 "/>
</bind>
</comp>

<comp id="755" class="1004" name="p_Result_11_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="0"/>
<pin id="757" dir="0" index="1" bw="512" slack="0"/>
<pin id="758" dir="0" index="2" bw="10" slack="0"/>
<pin id="759" dir="0" index="3" bw="10" slack="0"/>
<pin id="760" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_11/14 "/>
</bind>
</comp>

<comp id="765" class="1004" name="p_Result_12_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="0"/>
<pin id="767" dir="0" index="1" bw="512" slack="0"/>
<pin id="768" dir="0" index="2" bw="10" slack="0"/>
<pin id="769" dir="0" index="3" bw="10" slack="0"/>
<pin id="770" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_12/14 "/>
</bind>
</comp>

<comp id="775" class="1004" name="p_Result_13_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="0"/>
<pin id="777" dir="0" index="1" bw="512" slack="0"/>
<pin id="778" dir="0" index="2" bw="10" slack="0"/>
<pin id="779" dir="0" index="3" bw="10" slack="0"/>
<pin id="780" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13/14 "/>
</bind>
</comp>

<comp id="785" class="1004" name="p_Result_14_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="0"/>
<pin id="787" dir="0" index="1" bw="512" slack="0"/>
<pin id="788" dir="0" index="2" bw="10" slack="0"/>
<pin id="789" dir="0" index="3" bw="10" slack="0"/>
<pin id="790" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_14/14 "/>
</bind>
</comp>

<comp id="795" class="1004" name="bitcast_ln90_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="1"/>
<pin id="797" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln90/15 "/>
</bind>
</comp>

<comp id="799" class="1004" name="bitcast_ln90_1_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="1"/>
<pin id="801" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln90_1/15 "/>
</bind>
</comp>

<comp id="803" class="1004" name="bitcast_ln90_2_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="1"/>
<pin id="805" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln90_2/15 "/>
</bind>
</comp>

<comp id="807" class="1004" name="bitcast_ln90_3_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="1"/>
<pin id="809" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln90_3/15 "/>
</bind>
</comp>

<comp id="811" class="1004" name="bitcast_ln90_4_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln90_4/15 "/>
</bind>
</comp>

<comp id="815" class="1004" name="bitcast_ln90_5_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="1"/>
<pin id="817" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln90_5/15 "/>
</bind>
</comp>

<comp id="819" class="1004" name="bitcast_ln90_6_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="1"/>
<pin id="821" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln90_6/15 "/>
</bind>
</comp>

<comp id="823" class="1004" name="bitcast_ln90_7_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="1"/>
<pin id="825" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln90_7/15 "/>
</bind>
</comp>

<comp id="827" class="1004" name="bitcast_ln90_8_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="1"/>
<pin id="829" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln90_8/15 "/>
</bind>
</comp>

<comp id="831" class="1004" name="bitcast_ln90_9_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="1"/>
<pin id="833" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln90_9/15 "/>
</bind>
</comp>

<comp id="835" class="1004" name="bitcast_ln90_10_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="1"/>
<pin id="837" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln90_10/15 "/>
</bind>
</comp>

<comp id="839" class="1004" name="bitcast_ln90_11_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="1"/>
<pin id="841" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln90_11/15 "/>
</bind>
</comp>

<comp id="843" class="1004" name="bitcast_ln90_12_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="1"/>
<pin id="845" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln90_12/15 "/>
</bind>
</comp>

<comp id="847" class="1004" name="bitcast_ln90_13_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="1"/>
<pin id="849" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln90_13/15 "/>
</bind>
</comp>

<comp id="851" class="1004" name="bitcast_ln90_14_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="1"/>
<pin id="853" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln90_14/15 "/>
</bind>
</comp>

<comp id="855" class="1004" name="bitcast_ln90_15_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="1"/>
<pin id="857" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln90_15/15 "/>
</bind>
</comp>

<comp id="859" class="1004" name="bitcast_ln91_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="1"/>
<pin id="861" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln91/19 "/>
</bind>
</comp>

<comp id="862" class="1004" name="bitcast_ln91_1_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="1"/>
<pin id="864" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln91_1/19 "/>
</bind>
</comp>

<comp id="865" class="1004" name="bitcast_ln91_2_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="1"/>
<pin id="867" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln91_2/19 "/>
</bind>
</comp>

<comp id="868" class="1004" name="bitcast_ln91_3_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="1"/>
<pin id="870" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln91_3/19 "/>
</bind>
</comp>

<comp id="871" class="1004" name="bitcast_ln91_4_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="1"/>
<pin id="873" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln91_4/19 "/>
</bind>
</comp>

<comp id="874" class="1004" name="bitcast_ln91_5_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="1"/>
<pin id="876" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln91_5/19 "/>
</bind>
</comp>

<comp id="877" class="1004" name="bitcast_ln91_6_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="1"/>
<pin id="879" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln91_6/19 "/>
</bind>
</comp>

<comp id="880" class="1004" name="bitcast_ln91_7_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="1"/>
<pin id="882" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln91_7/19 "/>
</bind>
</comp>

<comp id="883" class="1004" name="bitcast_ln91_8_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="1"/>
<pin id="885" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln91_8/19 "/>
</bind>
</comp>

<comp id="886" class="1004" name="bitcast_ln91_9_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="1"/>
<pin id="888" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln91_9/19 "/>
</bind>
</comp>

<comp id="889" class="1004" name="bitcast_ln91_10_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="1"/>
<pin id="891" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln91_10/19 "/>
</bind>
</comp>

<comp id="892" class="1004" name="bitcast_ln91_11_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="1"/>
<pin id="894" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln91_11/19 "/>
</bind>
</comp>

<comp id="895" class="1004" name="bitcast_ln91_12_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="1"/>
<pin id="897" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln91_12/19 "/>
</bind>
</comp>

<comp id="898" class="1004" name="bitcast_ln91_13_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="1"/>
<pin id="900" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln91_13/19 "/>
</bind>
</comp>

<comp id="901" class="1004" name="bitcast_ln91_14_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="1"/>
<pin id="903" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln91_14/19 "/>
</bind>
</comp>

<comp id="904" class="1004" name="bitcast_ln91_15_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="1"/>
<pin id="906" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln91_15/19 "/>
</bind>
</comp>

<comp id="907" class="1004" name="p_Result_1_s_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="512" slack="0"/>
<pin id="909" dir="0" index="1" bw="32" slack="0"/>
<pin id="910" dir="0" index="2" bw="32" slack="0"/>
<pin id="911" dir="0" index="3" bw="32" slack="0"/>
<pin id="912" dir="0" index="4" bw="32" slack="0"/>
<pin id="913" dir="0" index="5" bw="32" slack="0"/>
<pin id="914" dir="0" index="6" bw="32" slack="0"/>
<pin id="915" dir="0" index="7" bw="32" slack="0"/>
<pin id="916" dir="0" index="8" bw="32" slack="0"/>
<pin id="917" dir="0" index="9" bw="32" slack="0"/>
<pin id="918" dir="0" index="10" bw="32" slack="0"/>
<pin id="919" dir="0" index="11" bw="32" slack="0"/>
<pin id="920" dir="0" index="12" bw="32" slack="0"/>
<pin id="921" dir="0" index="13" bw="32" slack="0"/>
<pin id="922" dir="0" index="14" bw="32" slack="0"/>
<pin id="923" dir="0" index="15" bw="32" slack="0"/>
<pin id="924" dir="0" index="16" bw="32" slack="0"/>
<pin id="925" dir="1" index="17" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1_s/19 "/>
</bind>
</comp>

<comp id="944" class="1004" name="icmp_ln99_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="3" slack="0"/>
<pin id="946" dir="0" index="1" bw="3" slack="0"/>
<pin id="947" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/21 "/>
</bind>
</comp>

<comp id="950" class="1004" name="index_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="3" slack="0"/>
<pin id="952" dir="0" index="1" bw="1" slack="0"/>
<pin id="953" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index/21 "/>
</bind>
</comp>

<comp id="956" class="1004" name="icmp_ln101_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="0"/>
<pin id="958" dir="0" index="1" bw="32" slack="0"/>
<pin id="959" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/21 "/>
</bind>
</comp>

<comp id="962" class="1004" name="tmp_5_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="0"/>
<pin id="964" dir="0" index="1" bw="3" slack="0"/>
<pin id="965" dir="0" index="2" bw="3" slack="0"/>
<pin id="966" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/21 "/>
</bind>
</comp>

<comp id="970" class="1004" name="shl_ln_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="7" slack="0"/>
<pin id="972" dir="0" index="1" bw="3" slack="0"/>
<pin id="973" dir="0" index="2" bw="1" slack="0"/>
<pin id="974" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/21 "/>
</bind>
</comp>

<comp id="979" class="1004" name="xor_ln103_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="0"/>
<pin id="981" dir="0" index="1" bw="1" slack="0"/>
<pin id="982" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln103/21 "/>
</bind>
</comp>

<comp id="986" class="1004" name="counter_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="0"/>
<pin id="988" dir="0" index="1" bw="1" slack="0"/>
<pin id="989" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter/22 "/>
</bind>
</comp>

<comp id="992" class="1004" name="icmp_ln111_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="0"/>
<pin id="994" dir="0" index="1" bw="32" slack="0"/>
<pin id="995" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/22 "/>
</bind>
</comp>

<comp id="998" class="1004" name="select_ln111_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="0"/>
<pin id="1000" dir="0" index="1" bw="32" slack="0"/>
<pin id="1001" dir="0" index="2" bw="32" slack="0"/>
<pin id="1002" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln111/22 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="store_ln99_store_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="0"/>
<pin id="1008" dir="0" index="1" bw="32" slack="6"/>
<pin id="1009" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/22 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="icmp_ln115_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="5" slack="0"/>
<pin id="1013" dir="0" index="1" bw="5" slack="0"/>
<pin id="1014" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/23 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="ii_2_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="5" slack="0"/>
<pin id="1019" dir="0" index="1" bw="1" slack="0"/>
<pin id="1020" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_2/23 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="zext_ln118_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="5" slack="0"/>
<pin id="1025" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/23 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="add_ln118_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="5" slack="0"/>
<pin id="1029" dir="0" index="1" bw="7" slack="5"/>
<pin id="1030" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/23 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="zext_ln118_1_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="5" slack="0"/>
<pin id="1034" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_1/23 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="tmp_3_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="9" slack="0"/>
<pin id="1039" dir="0" index="1" bw="7" slack="0"/>
<pin id="1040" dir="0" index="2" bw="2" slack="5"/>
<pin id="1041" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/23 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="zext_ln180_5_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="9" slack="0"/>
<pin id="1046" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_5/23 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="add_ln180_2_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="9" slack="0"/>
<pin id="1050" dir="0" index="1" bw="26" slack="6"/>
<pin id="1051" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_2/23 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="j_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="7" slack="5"/>
<pin id="1055" dir="0" index="1" bw="6" slack="0"/>
<pin id="1056" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/23 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="zext_ln180_6_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="27" slack="1"/>
<pin id="1060" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_6/24 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="gmem_addr_1_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="32" slack="0"/>
<pin id="1063" dir="0" index="1" bw="32" slack="0"/>
<pin id="1064" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/24 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="counter_1_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="32" slack="0"/>
<pin id="1070" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="counter_1 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="beta_read_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="5"/>
<pin id="1077" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="beta_read "/>
</bind>
</comp>

<comp id="1095" class="1005" name="alpha_read_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="5"/>
<pin id="1097" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="1100" class="1005" name="B_V5_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="26" slack="5"/>
<pin id="1102" dir="1" index="1" bw="26" slack="5"/>
</pin_list>
<bind>
<opset="B_V5 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="A_V3_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="26" slack="5"/>
<pin id="1107" dir="1" index="1" bw="26" slack="5"/>
</pin_list>
<bind>
<opset="A_V3 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="p_cast_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="27" slack="2"/>
<pin id="1112" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="1119" class="1005" name="add_ln71_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="5" slack="0"/>
<pin id="1121" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln71 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="select_ln72_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="7" slack="4"/>
<pin id="1126" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="select_ln72 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="select_ln71_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="7" slack="0"/>
<pin id="1132" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln71 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="trunc_ln78_1_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="2" slack="1"/>
<pin id="1140" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln78_1 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="icmp_ln75_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="1"/>
<pin id="1146" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln75 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="ii_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="5" slack="0"/>
<pin id="1150" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ii "/>
</bind>
</comp>

<comp id="1153" class="1005" name="add_ln180_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="27" slack="1"/>
<pin id="1155" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="gmem_addr_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="512" slack="1"/>
<pin id="1160" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1164" class="1005" name="gmem_addr_read_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="512" slack="1"/>
<pin id="1166" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1169" class="1005" name="icmp_ln84_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="1"/>
<pin id="1171" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln84 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="ii_1_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="5" slack="0"/>
<pin id="1175" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ii_1 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="local_C_0_V_addr_1_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="4" slack="1"/>
<pin id="1180" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="local_C_0_V_addr_1 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="trunc_ln681_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="1"/>
<pin id="1186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln681 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="p_Result_s_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="32" slack="1"/>
<pin id="1191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1194" class="1005" name="p_Result_2_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="1"/>
<pin id="1196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="p_Result_3_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="32" slack="1"/>
<pin id="1201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="p_Result_4_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="32" slack="1"/>
<pin id="1206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="p_Result_5_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="32" slack="1"/>
<pin id="1211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="p_Result_6_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="32" slack="1"/>
<pin id="1216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="p_Result_7_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="32" slack="1"/>
<pin id="1221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="p_Result_8_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="1"/>
<pin id="1226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_8 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="p_Result_9_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="32" slack="1"/>
<pin id="1231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="p_Result_1_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="1"/>
<pin id="1236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="p_Result_10_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="32" slack="1"/>
<pin id="1241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="p_Result_11_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="32" slack="1"/>
<pin id="1246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_11 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="p_Result_12_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="32" slack="1"/>
<pin id="1251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="p_Result_13_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="32" slack="1"/>
<pin id="1256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="p_Result_14_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="32" slack="1"/>
<pin id="1261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_14 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="bitcast_ln90_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="32" slack="1"/>
<pin id="1266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln90 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="bitcast_ln90_1_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="32" slack="1"/>
<pin id="1271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln90_1 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="bitcast_ln90_2_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="32" slack="1"/>
<pin id="1276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln90_2 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="bitcast_ln90_3_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="32" slack="1"/>
<pin id="1281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln90_3 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="bitcast_ln90_4_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="32" slack="1"/>
<pin id="1286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln90_4 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="bitcast_ln90_5_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="32" slack="1"/>
<pin id="1291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln90_5 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="bitcast_ln90_6_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="32" slack="1"/>
<pin id="1296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln90_6 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="bitcast_ln90_7_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="32" slack="1"/>
<pin id="1301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln90_7 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="bitcast_ln90_8_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="32" slack="1"/>
<pin id="1306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln90_8 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="bitcast_ln90_9_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="32" slack="1"/>
<pin id="1311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln90_9 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="bitcast_ln90_10_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="32" slack="1"/>
<pin id="1316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln90_10 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="bitcast_ln90_11_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="32" slack="1"/>
<pin id="1321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln90_11 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="bitcast_ln90_12_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="32" slack="1"/>
<pin id="1326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln90_12 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="bitcast_ln90_13_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="32" slack="1"/>
<pin id="1331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln90_13 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="bitcast_ln90_14_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="1"/>
<pin id="1336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln90_14 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="bitcast_ln90_15_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="32" slack="1"/>
<pin id="1341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln90_15 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="tmp_s_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="32" slack="1"/>
<pin id="1346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1349" class="1005" name="tmp_1_1_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="32" slack="1"/>
<pin id="1351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="tmp_1_2_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="32" slack="1"/>
<pin id="1356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_2 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="tmp_1_3_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="32" slack="1"/>
<pin id="1361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_3 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="tmp_1_4_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="32" slack="1"/>
<pin id="1366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_4 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="tmp_1_5_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="32" slack="1"/>
<pin id="1371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_5 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="tmp_1_6_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="32" slack="1"/>
<pin id="1376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_6 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="tmp_1_7_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="32" slack="1"/>
<pin id="1381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_7 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="tmp_1_8_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="32" slack="1"/>
<pin id="1386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_8 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="tmp_1_9_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="32" slack="1"/>
<pin id="1391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_9 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="tmp_1_s_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="32" slack="1"/>
<pin id="1396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_s "/>
</bind>
</comp>

<comp id="1399" class="1005" name="tmp_1_10_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="32" slack="1"/>
<pin id="1401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_10 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="tmp_1_11_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="32" slack="1"/>
<pin id="1406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_11 "/>
</bind>
</comp>

<comp id="1409" class="1005" name="tmp_1_12_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="32" slack="1"/>
<pin id="1411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_12 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="tmp_1_13_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="32" slack="1"/>
<pin id="1416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_13 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="tmp_1_14_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="32" slack="1"/>
<pin id="1421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_14 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="index_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="3" slack="0"/>
<pin id="1429" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="1432" class="1005" name="icmp_ln101_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="1" slack="1"/>
<pin id="1434" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln101 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="shl_ln_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="7" slack="1"/>
<pin id="1438" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1441" class="1005" name="xor_ln103_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="1" slack="1"/>
<pin id="1443" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln103 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="icmp_ln108_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="1" slack="1"/>
<pin id="1448" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln108 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="icmp_ln104_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="1" slack="1"/>
<pin id="1453" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="ii_2_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="5" slack="0"/>
<pin id="1461" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ii_2 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="local_C_0_V_addr_2_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="4" slack="1"/>
<pin id="1466" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="local_C_0_V_addr_2 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="add_ln180_2_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="27" slack="1"/>
<pin id="1471" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_2 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="j_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="7" slack="1"/>
<pin id="1476" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1479" class="1005" name="local_C_0_V_load_1_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="512" slack="1"/>
<pin id="1481" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="local_C_0_V_load_1 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="gmem_addr_1_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="512" slack="1"/>
<pin id="1486" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="197"><net_src comp="12" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="14" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="10" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="14" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="8" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="16" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="6" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="4" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="16" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="2" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="82" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="12" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="84" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="184" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="12" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="273"><net_src comp="186" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="188" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="275"><net_src comp="190" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="281"><net_src comp="88" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="276" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="88" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="288" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="304"><net_src comp="88" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="305"><net_src comp="299" pin="3"/><net_sink comp="282" pin=2"/></net>

<net id="309"><net_src comp="50" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="52" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="52" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="50" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="343" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="354"><net_src comp="50" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="365"><net_src comp="160" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="376"><net_src comp="50" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="392"><net_src comp="182" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="405"><net_src comp="180" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="406"><net_src comp="0" pin="0"/><net_sink comp="393" pin=7"/></net>

<net id="478"><net_src comp="366" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="160" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="480"><net_src comp="474" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="487"><net_src comp="18" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="230" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="489"><net_src comp="20" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="490"><net_src comp="22" pin="0"/><net_sink comp="481" pin=3"/></net>

<net id="497"><net_src comp="18" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="236" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="20" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="500"><net_src comp="22" pin="0"/><net_sink comp="491" pin=3"/></net>

<net id="507"><net_src comp="18" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="242" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="509"><net_src comp="20" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="510"><net_src comp="22" pin="0"/><net_sink comp="501" pin=3"/></net>

<net id="514"><net_src comp="501" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="36" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="310" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="54" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="310" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="56" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="537"><net_src comp="66" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="332" pin="4"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="20" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="545"><net_src comp="532" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="52" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="332" pin="4"/><net_sink comp="540" pin=2"/></net>

<net id="552"><net_src comp="321" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="68" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="559"><net_src comp="532" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="548" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="321" pin="4"/><net_sink comp="554" pin=2"/></net>

<net id="568"><net_src comp="74" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="540" pin="3"/><net_sink comp="562" pin=1"/></net>

<net id="570"><net_src comp="76" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="571"><net_src comp="78" pin="0"/><net_sink comp="562" pin=3"/></net>

<net id="576"><net_src comp="343" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="54" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="343" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="56" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="343" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="584" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="598"><net_src comp="80" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="588" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="593" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="600" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="616"><net_src comp="0" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="609" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="618"><net_src comp="612" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="622"><net_src comp="339" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="628"><net_src comp="355" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="54" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="355" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="56" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="355" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="644"><net_src comp="282" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="651"><net_src comp="90" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="282" pin="3"/><net_sink comp="645" pin=1"/></net>

<net id="653"><net_src comp="92" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="654"><net_src comp="94" pin="0"/><net_sink comp="645" pin=3"/></net>

<net id="661"><net_src comp="90" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="282" pin="3"/><net_sink comp="655" pin=1"/></net>

<net id="663"><net_src comp="96" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="664"><net_src comp="98" pin="0"/><net_sink comp="655" pin=3"/></net>

<net id="671"><net_src comp="90" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="282" pin="3"/><net_sink comp="665" pin=1"/></net>

<net id="673"><net_src comp="100" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="674"><net_src comp="102" pin="0"/><net_sink comp="665" pin=3"/></net>

<net id="681"><net_src comp="90" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="282" pin="3"/><net_sink comp="675" pin=1"/></net>

<net id="683"><net_src comp="104" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="684"><net_src comp="106" pin="0"/><net_sink comp="675" pin=3"/></net>

<net id="691"><net_src comp="90" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="282" pin="3"/><net_sink comp="685" pin=1"/></net>

<net id="693"><net_src comp="108" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="694"><net_src comp="110" pin="0"/><net_sink comp="685" pin=3"/></net>

<net id="701"><net_src comp="90" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="282" pin="3"/><net_sink comp="695" pin=1"/></net>

<net id="703"><net_src comp="112" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="704"><net_src comp="114" pin="0"/><net_sink comp="695" pin=3"/></net>

<net id="711"><net_src comp="90" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="282" pin="3"/><net_sink comp="705" pin=1"/></net>

<net id="713"><net_src comp="116" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="714"><net_src comp="118" pin="0"/><net_sink comp="705" pin=3"/></net>

<net id="721"><net_src comp="90" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="282" pin="3"/><net_sink comp="715" pin=1"/></net>

<net id="723"><net_src comp="120" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="724"><net_src comp="122" pin="0"/><net_sink comp="715" pin=3"/></net>

<net id="731"><net_src comp="90" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="282" pin="3"/><net_sink comp="725" pin=1"/></net>

<net id="733"><net_src comp="124" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="734"><net_src comp="126" pin="0"/><net_sink comp="725" pin=3"/></net>

<net id="741"><net_src comp="90" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="282" pin="3"/><net_sink comp="735" pin=1"/></net>

<net id="743"><net_src comp="128" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="744"><net_src comp="130" pin="0"/><net_sink comp="735" pin=3"/></net>

<net id="751"><net_src comp="90" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="282" pin="3"/><net_sink comp="745" pin=1"/></net>

<net id="753"><net_src comp="132" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="754"><net_src comp="134" pin="0"/><net_sink comp="745" pin=3"/></net>

<net id="761"><net_src comp="90" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="762"><net_src comp="282" pin="3"/><net_sink comp="755" pin=1"/></net>

<net id="763"><net_src comp="136" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="764"><net_src comp="138" pin="0"/><net_sink comp="755" pin=3"/></net>

<net id="771"><net_src comp="90" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="282" pin="3"/><net_sink comp="765" pin=1"/></net>

<net id="773"><net_src comp="140" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="774"><net_src comp="142" pin="0"/><net_sink comp="765" pin=3"/></net>

<net id="781"><net_src comp="90" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="282" pin="3"/><net_sink comp="775" pin=1"/></net>

<net id="783"><net_src comp="144" pin="0"/><net_sink comp="775" pin=2"/></net>

<net id="784"><net_src comp="146" pin="0"/><net_sink comp="775" pin=3"/></net>

<net id="791"><net_src comp="90" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="792"><net_src comp="282" pin="3"/><net_sink comp="785" pin=1"/></net>

<net id="793"><net_src comp="148" pin="0"/><net_sink comp="785" pin=2"/></net>

<net id="794"><net_src comp="150" pin="0"/><net_sink comp="785" pin=3"/></net>

<net id="798"><net_src comp="795" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="802"><net_src comp="799" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="806"><net_src comp="803" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="810"><net_src comp="807" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="814"><net_src comp="811" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="818"><net_src comp="815" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="822"><net_src comp="819" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="826"><net_src comp="823" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="830"><net_src comp="827" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="834"><net_src comp="831" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="838"><net_src comp="835" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="842"><net_src comp="839" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="846"><net_src comp="843" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="850"><net_src comp="847" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="854"><net_src comp="851" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="858"><net_src comp="855" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="926"><net_src comp="156" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="927"><net_src comp="904" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="928"><net_src comp="901" pin="1"/><net_sink comp="907" pin=2"/></net>

<net id="929"><net_src comp="898" pin="1"/><net_sink comp="907" pin=3"/></net>

<net id="930"><net_src comp="895" pin="1"/><net_sink comp="907" pin=4"/></net>

<net id="931"><net_src comp="892" pin="1"/><net_sink comp="907" pin=5"/></net>

<net id="932"><net_src comp="889" pin="1"/><net_sink comp="907" pin=6"/></net>

<net id="933"><net_src comp="886" pin="1"/><net_sink comp="907" pin=7"/></net>

<net id="934"><net_src comp="883" pin="1"/><net_sink comp="907" pin=8"/></net>

<net id="935"><net_src comp="880" pin="1"/><net_sink comp="907" pin=9"/></net>

<net id="936"><net_src comp="877" pin="1"/><net_sink comp="907" pin=10"/></net>

<net id="937"><net_src comp="874" pin="1"/><net_sink comp="907" pin=11"/></net>

<net id="938"><net_src comp="871" pin="1"/><net_sink comp="907" pin=12"/></net>

<net id="939"><net_src comp="868" pin="1"/><net_sink comp="907" pin=13"/></net>

<net id="940"><net_src comp="865" pin="1"/><net_sink comp="907" pin=14"/></net>

<net id="941"><net_src comp="862" pin="1"/><net_sink comp="907" pin=15"/></net>

<net id="942"><net_src comp="859" pin="1"/><net_sink comp="907" pin=16"/></net>

<net id="943"><net_src comp="907" pin="17"/><net_sink comp="282" pin=4"/></net>

<net id="948"><net_src comp="366" pin="4"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="162" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="954"><net_src comp="366" pin="4"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="166" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="960"><net_src comp="471" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="36" pin="0"/><net_sink comp="956" pin=1"/></net>

<net id="967"><net_src comp="170" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="968"><net_src comp="366" pin="4"/><net_sink comp="962" pin=1"/></net>

<net id="969"><net_src comp="172" pin="0"/><net_sink comp="962" pin=2"/></net>

<net id="975"><net_src comp="174" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="976"><net_src comp="366" pin="4"/><net_sink comp="970" pin=1"/></net>

<net id="977"><net_src comp="176" pin="0"/><net_sink comp="970" pin=2"/></net>

<net id="978"><net_src comp="970" pin="3"/><net_sink comp="393" pin=4"/></net>

<net id="983"><net_src comp="962" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="178" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="985"><net_src comp="979" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="990"><net_src comp="471" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="12" pin="0"/><net_sink comp="986" pin=1"/></net>

<net id="996"><net_src comp="986" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="172" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="1003"><net_src comp="992" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1004"><net_src comp="36" pin="0"/><net_sink comp="998" pin=1"/></net>

<net id="1005"><net_src comp="986" pin="2"/><net_sink comp="998" pin=2"/></net>

<net id="1010"><net_src comp="998" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1015"><net_src comp="377" pin="4"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="54" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1021"><net_src comp="377" pin="4"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="56" pin="0"/><net_sink comp="1017" pin=1"/></net>

<net id="1026"><net_src comp="377" pin="4"/><net_sink comp="1023" pin=0"/></net>

<net id="1031"><net_src comp="1023" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1035"><net_src comp="377" pin="4"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1042"><net_src comp="80" pin="0"/><net_sink comp="1037" pin=0"/></net>

<net id="1043"><net_src comp="1027" pin="2"/><net_sink comp="1037" pin=1"/></net>

<net id="1047"><net_src comp="1037" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1052"><net_src comp="1044" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1057"><net_src comp="68" pin="0"/><net_sink comp="1053" pin=1"/></net>

<net id="1065"><net_src comp="0" pin="0"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="1058" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1067"><net_src comp="1061" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="1071"><net_src comp="194" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="1073"><net_src comp="1068" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="1074"><net_src comp="1068" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1078"><net_src comp="218" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="1080"><net_src comp="1075" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="1081"><net_src comp="1075" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="1082"><net_src comp="1075" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="1083"><net_src comp="1075" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="1084"><net_src comp="1075" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="1085"><net_src comp="1075" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="1086"><net_src comp="1075" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="1087"><net_src comp="1075" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="1088"><net_src comp="1075" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="1089"><net_src comp="1075" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="1090"><net_src comp="1075" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="1091"><net_src comp="1075" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="1092"><net_src comp="1075" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="1093"><net_src comp="1075" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="1094"><net_src comp="1075" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="1098"><net_src comp="224" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="384" pin=5"/></net>

<net id="1103"><net_src comp="481" pin="4"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="393" pin=9"/></net>

<net id="1108"><net_src comp="491" pin="4"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="393" pin=8"/></net>

<net id="1113"><net_src comp="511" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="1115"><net_src comp="1110" pin="1"/><net_sink comp="1048" pin=1"/></net>

<net id="1122"><net_src comp="526" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="1127"><net_src comp="540" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="393" pin=3"/></net>

<net id="1129"><net_src comp="1124" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1133"><net_src comp="554" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="1136"><net_src comp="1130" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="1137"><net_src comp="1130" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1141"><net_src comp="562" pin="4"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="593" pin=2"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="1037" pin=2"/></net>

<net id="1147"><net_src comp="572" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1151"><net_src comp="578" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="1156"><net_src comp="604" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="1161"><net_src comp="612" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="1163"><net_src comp="1158" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="1167"><net_src comp="255" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="1172"><net_src comp="624" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1176"><net_src comp="630" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1181"><net_src comp="288" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="1183"><net_src comp="1178" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="1187"><net_src comp="641" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1192"><net_src comp="645" pin="4"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1197"><net_src comp="655" pin="4"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1202"><net_src comp="665" pin="4"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1207"><net_src comp="675" pin="4"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1212"><net_src comp="685" pin="4"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1217"><net_src comp="695" pin="4"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1222"><net_src comp="705" pin="4"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1227"><net_src comp="715" pin="4"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1232"><net_src comp="725" pin="4"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1237"><net_src comp="735" pin="4"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1242"><net_src comp="745" pin="4"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1247"><net_src comp="755" pin="4"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1252"><net_src comp="765" pin="4"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1257"><net_src comp="775" pin="4"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1262"><net_src comp="785" pin="4"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1267"><net_src comp="795" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="1272"><net_src comp="799" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1277"><net_src comp="803" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="1282"><net_src comp="807" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1287"><net_src comp="811" pin="1"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="1292"><net_src comp="815" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="1297"><net_src comp="819" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="1302"><net_src comp="823" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="1307"><net_src comp="827" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="1312"><net_src comp="831" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="1317"><net_src comp="835" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="1322"><net_src comp="839" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1327"><net_src comp="843" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="1332"><net_src comp="847" pin="1"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="1337"><net_src comp="851" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="1342"><net_src comp="855" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="1347"><net_src comp="407" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1352"><net_src comp="411" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1357"><net_src comp="415" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1362"><net_src comp="419" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1367"><net_src comp="423" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1372"><net_src comp="427" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1377"><net_src comp="431" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1382"><net_src comp="435" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1387"><net_src comp="439" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1392"><net_src comp="443" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1397"><net_src comp="447" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1402"><net_src comp="451" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1407"><net_src comp="455" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1412"><net_src comp="459" pin="2"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1417"><net_src comp="463" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1422"><net_src comp="467" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1430"><net_src comp="950" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1435"><net_src comp="956" pin="2"/><net_sink comp="1432" pin=0"/></net>

<net id="1439"><net_src comp="970" pin="3"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="393" pin=4"/></net>

<net id="1444"><net_src comp="979" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="1449"><net_src comp="474" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="1454"><net_src comp="474" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="1462"><net_src comp="1017" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1467"><net_src comp="299" pin="3"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="1472"><net_src comp="1048" pin="2"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1477"><net_src comp="1053" pin="2"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1482"><net_src comp="282" pin="7"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="1487"><net_src comp="1061" pin="2"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="1489"><net_src comp="1484" pin="1"/><net_sink comp="260" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {24 25 26 27 28 29 30 }
 - Input state : 
	Port: kernel_gemm : gmem | {4 5 6 7 8 9 10 11 21 22 }
	Port: kernel_gemm : C_V | {1 }
	Port: kernel_gemm : A_V | {1 }
	Port: kernel_gemm : B_V | {1 }
	Port: kernel_gemm : alpha | {1 }
	Port: kernel_gemm : beta | {1 }
  - Chain level:
	State 1
		p_cast : 1
		store_ln71 : 1
	State 2
		icmp_ln71 : 1
		add_ln71 : 1
		br_ln71 : 2
		tmp_4 : 1
		select_ln72 : 2
		add_ln71_1 : 1
		select_ln71 : 2
		trunc_ln78_1 : 3
	State 3
		icmp_ln75 : 1
		ii : 1
		br_ln75 : 2
		zext_ln78_1 : 1
		add_ln78 : 2
		add_ln78_1 : 3
		zext_ln180 : 4
		add_ln180 : 5
	State 4
		gmem_addr : 1
		gmem_load_req : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		local_C_0_V_addr : 1
		store_ln78 : 2
	State 13
		icmp_ln84 : 1
		ii_1 : 1
		br_ln84 : 2
		zext_ln89 : 1
		local_C_0_V_addr_1 : 2
		local_C_0_V_load : 3
	State 14
		trunc_ln681 : 1
		p_Result_s : 1
		p_Result_2 : 1
		p_Result_3 : 1
		p_Result_4 : 1
		p_Result_5 : 1
		p_Result_6 : 1
		p_Result_7 : 1
		p_Result_8 : 1
		p_Result_9 : 1
		p_Result_1 : 1
		p_Result_10 : 1
		p_Result_11 : 1
		p_Result_12 : 1
		p_Result_13 : 1
		p_Result_14 : 1
	State 15
		tmp_s : 1
		tmp_1_1 : 1
		tmp_1_2 : 1
		tmp_1_3 : 1
		tmp_1_4 : 1
		tmp_1_5 : 1
		tmp_1_6 : 1
		tmp_1_7 : 1
		tmp_1_8 : 1
		tmp_1_9 : 1
		tmp_1_s : 1
		tmp_1_10 : 1
		tmp_1_11 : 1
		tmp_1_12 : 1
		tmp_1_13 : 1
		tmp_1_14 : 1
	State 16
	State 17
	State 18
	State 19
		p_Result_1_s : 1
		store_ln92 : 2
		empty_11 : 1
	State 20
	State 21
		icmp_ln99 : 1
		index : 1
		br_ln99 : 2
		icmp_ln101 : 1
		tmp_5 : 1
		shl_ln : 1
		xor_ln103 : 2
		br_ln101 : 2
		call_ln107 : 2
		icmp_ln108 : 1
		call_ln108 : 2
		call_ln103 : 2
		icmp_ln104 : 1
		call_ln104 : 2
	State 22
		counter : 1
		icmp_ln111 : 2
		select_ln111 : 3
		store_ln99 : 4
	State 23
		icmp_ln115 : 1
		ii_2 : 1
		br_ln115 : 2
		zext_ln118 : 1
		add_ln118 : 2
		zext_ln118_1 : 1
		tmp_3 : 3
		zext_ln180_5 : 4
		local_C_0_V_addr_2 : 2
		local_C_0_V_load_1 : 3
		add_ln180_2 : 5
	State 24
		gmem_addr_1 : 1
		gmem_addr_1_req : 2
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|   call   |     grp_compute_fu_384     |    83   |  21.105 |  11297  |   8114  |
|          |       grp_load_fu_393      |    0    |  2.412  |   2242  |   216   |
|----------|----------------------------|---------|---------|---------|---------|
|          |         grp_fu_407         |    3    |    0    |   143   |    78   |
|          |         grp_fu_411         |    3    |    0    |   143   |    78   |
|          |         grp_fu_415         |    3    |    0    |   143   |    78   |
|          |         grp_fu_419         |    3    |    0    |   143   |    78   |
|          |         grp_fu_423         |    3    |    0    |   143   |    78   |
|          |         grp_fu_427         |    3    |    0    |   143   |    78   |
|          |         grp_fu_431         |    3    |    0    |   143   |    78   |
|   fmul   |         grp_fu_435         |    3    |    0    |   143   |    78   |
|          |         grp_fu_439         |    3    |    0    |   143   |    78   |
|          |         grp_fu_443         |    3    |    0    |   143   |    78   |
|          |         grp_fu_447         |    3    |    0    |   143   |    78   |
|          |         grp_fu_451         |    3    |    0    |   143   |    78   |
|          |         grp_fu_455         |    3    |    0    |   143   |    78   |
|          |         grp_fu_459         |    3    |    0    |   143   |    78   |
|          |         grp_fu_463         |    3    |    0    |   143   |    78   |
|          |         grp_fu_467         |    3    |    0    |   143   |    78   |
|----------|----------------------------|---------|---------|---------|---------|
|          |       add_ln71_fu_526      |    0    |    0    |    0    |    15   |
|          |      add_ln71_1_fu_548     |    0    |    0    |    0    |    15   |
|          |          ii_fu_578         |    0    |    0    |    0    |    15   |
|          |       add_ln78_fu_588      |    0    |    0    |    0    |    15   |
|          |      add_ln180_fu_604      |    0    |    0    |    0    |    33   |
|    add   |         ii_1_fu_630        |    0    |    0    |    0    |    15   |
|          |        index_fu_950        |    0    |    0    |    0    |    11   |
|          |       counter_fu_986       |    0    |    0    |    0    |    39   |
|          |        ii_2_fu_1017        |    0    |    0    |    0    |    15   |
|          |      add_ln118_fu_1027     |    0    |    0    |    0    |    15   |
|          |     add_ln180_2_fu_1048    |    0    |    0    |    0    |    33   |
|          |          j_fu_1053         |    0    |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|---------|
|          |         grp_fu_474         |    0    |    0    |    0    |    9    |
|          |      icmp_ln71_fu_520      |    0    |    0    |    0    |    11   |
|          |      icmp_ln75_fu_572      |    0    |    0    |    0    |    11   |
|   icmp   |      icmp_ln84_fu_624      |    0    |    0    |    0    |    11   |
|          |      icmp_ln99_fu_944      |    0    |    0    |    0    |    9    |
|          |      icmp_ln101_fu_956     |    0    |    0    |    0    |    20   |
|          |      icmp_ln111_fu_992     |    0    |    0    |    0    |    20   |
|          |     icmp_ln115_fu_1011     |    0    |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|---------|
|          |     select_ln72_fu_540     |    0    |    0    |    0    |    7    |
|  select  |     select_ln71_fu_554     |    0    |    0    |    0    |    7    |
|          |     select_ln111_fu_998    |    0    |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|---------|
|    xor   |      xor_ln103_fu_979      |    0    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|---------|
|          |    beta_read_read_fu_218   |    0    |    0    |    0    |    0    |
|          |   alpha_read_read_fu_224   |    0    |    0    |    0    |    0    |
|   read   |    B_V_read_read_fu_230    |    0    |    0    |    0    |    0    |
|          |    A_V_read_read_fu_236    |    0    |    0    |    0    |    0    |
|          |    C_V_read_read_fu_242    |    0    |    0    |    0    |    0    |
|          | gmem_addr_read_read_fu_255 |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|  readreq |     grp_readreq_fu_248     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
| writeresp|    grp_writeresp_fu_260    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   write  |  write_ln118_write_fu_267  |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |         B_V5_fu_481        |    0    |    0    |    0    |    0    |
|          |         A_V3_fu_491        |    0    |    0    |    0    |    0    |
|          |         tmp_fu_501         |    0    |    0    |    0    |    0    |
|          |     trunc_ln78_1_fu_562    |    0    |    0    |    0    |    0    |
|          |      p_Result_s_fu_645     |    0    |    0    |    0    |    0    |
|          |      p_Result_2_fu_655     |    0    |    0    |    0    |    0    |
|          |      p_Result_3_fu_665     |    0    |    0    |    0    |    0    |
|          |      p_Result_4_fu_675     |    0    |    0    |    0    |    0    |
|          |      p_Result_5_fu_685     |    0    |    0    |    0    |    0    |
|partselect|      p_Result_6_fu_695     |    0    |    0    |    0    |    0    |
|          |      p_Result_7_fu_705     |    0    |    0    |    0    |    0    |
|          |      p_Result_8_fu_715     |    0    |    0    |    0    |    0    |
|          |      p_Result_9_fu_725     |    0    |    0    |    0    |    0    |
|          |      p_Result_1_fu_735     |    0    |    0    |    0    |    0    |
|          |     p_Result_10_fu_745     |    0    |    0    |    0    |    0    |
|          |     p_Result_11_fu_755     |    0    |    0    |    0    |    0    |
|          |     p_Result_12_fu_765     |    0    |    0    |    0    |    0    |
|          |     p_Result_13_fu_775     |    0    |    0    |    0    |    0    |
|          |     p_Result_14_fu_785     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |        p_cast_fu_511       |    0    |    0    |    0    |    0    |
|          |     zext_ln78_1_fu_584     |    0    |    0    |    0    |    0    |
|          |      zext_ln180_fu_600     |    0    |    0    |    0    |    0    |
|          |     zext_ln180_4_fu_609    |    0    |    0    |    0    |    0    |
|   zext   |      zext_ln78_fu_619      |    0    |    0    |    0    |    0    |
|          |      zext_ln89_fu_636      |    0    |    0    |    0    |    0    |
|          |     zext_ln118_fu_1023     |    0    |    0    |    0    |    0    |
|          |    zext_ln118_1_fu_1032    |    0    |    0    |    0    |    0    |
|          |    zext_ln180_5_fu_1044    |    0    |    0    |    0    |    0    |
|          |    zext_ln180_6_fu_1058    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
| bitselect|        tmp_4_fu_532        |    0    |    0    |    0    |    0    |
|          |        tmp_5_fu_962        |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |      add_ln78_1_fu_593     |    0    |    0    |    0    |    0    |
|bitconcatenate|     p_Result_1_s_fu_907    |    0    |    0    |    0    |    0    |
|          |        shl_ln_fu_970       |    0    |    0    |    0    |    0    |
|          |        tmp_3_fu_1037       |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   trunc  |     trunc_ln681_fu_641     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |   131   |  23.517 |  15827  |   9964  |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|local_A_ping_0_V|   15   |    0   |    0   |    0   |
|local_A_pong_0_V|   15   |    0   |    0   |    0   |
|local_B_ping_0_V|   15   |    0   |    0   |    0   |
|local_B_pong_0_V|   15   |    0   |    0   |    0   |
|   local_C_0_V  |   29   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |   89   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       A_V3_reg_1105       |   26   |
|       B_V5_reg_1100       |   26   |
|    add_ln180_2_reg_1469   |   27   |
|     add_ln180_reg_1153    |   27   |
|     add_ln71_reg_1119     |    5   |
|    alpha_read_reg_1095    |   32   |
|     beta_read_reg_1075    |   32   |
|  bitcast_ln90_10_reg_1314 |   32   |
|  bitcast_ln90_11_reg_1319 |   32   |
|  bitcast_ln90_12_reg_1324 |   32   |
|  bitcast_ln90_13_reg_1329 |   32   |
|  bitcast_ln90_14_reg_1334 |   32   |
|  bitcast_ln90_15_reg_1339 |   32   |
|  bitcast_ln90_1_reg_1269  |   32   |
|  bitcast_ln90_2_reg_1274  |   32   |
|  bitcast_ln90_3_reg_1279  |   32   |
|  bitcast_ln90_4_reg_1284  |   32   |
|  bitcast_ln90_5_reg_1289  |   32   |
|  bitcast_ln90_6_reg_1294  |   32   |
|  bitcast_ln90_7_reg_1299  |   32   |
|  bitcast_ln90_8_reg_1304  |   32   |
|  bitcast_ln90_9_reg_1309  |   32   |
|   bitcast_ln90_reg_1264   |   32   |
|     counter_1_reg_1068    |   32   |
|    gmem_addr_1_reg_1484   |   512  |
|  gmem_addr_read_reg_1164  |   512  |
|     gmem_addr_reg_1158    |   512  |
|        i_0_reg_317        |    7   |
|    icmp_ln101_reg_1432    |    1   |
|    icmp_ln104_reg_1451    |    1   |
|    icmp_ln108_reg_1446    |    1   |
|     icmp_ln75_reg_1144    |    1   |
|     icmp_ln84_reg_1169    |    1   |
|       ii20_0_reg_351      |    5   |
|       ii22_0_reg_373      |    5   |
|        ii_0_reg_339       |    5   |
|       ii_1_reg_1173       |    5   |
|       ii_2_reg_1459       |    5   |
|        ii_reg_1148        |    5   |
|      index_0_reg_362      |    3   |
|       index_reg_1427      |    3   |
|   indvar_flatten_reg_306  |    5   |
|        j_0_reg_328        |    7   |
|         j_reg_1474        |    7   |
|local_C_0_V_addr_1_reg_1178|    4   |
|local_C_0_V_addr_2_reg_1464|    4   |
|local_C_0_V_load_1_reg_1479|   512  |
|    p_Result_10_reg_1239   |   32   |
|    p_Result_11_reg_1244   |   32   |
|    p_Result_12_reg_1249   |   32   |
|    p_Result_13_reg_1254   |   32   |
|    p_Result_14_reg_1259   |   32   |
|    p_Result_1_reg_1234    |   32   |
|    p_Result_2_reg_1194    |   32   |
|    p_Result_3_reg_1199    |   32   |
|    p_Result_4_reg_1204    |   32   |
|    p_Result_5_reg_1209    |   32   |
|    p_Result_6_reg_1214    |   32   |
|    p_Result_7_reg_1219    |   32   |
|    p_Result_8_reg_1224    |   32   |
|    p_Result_9_reg_1229    |   32   |
|    p_Result_s_reg_1189    |   32   |
|      p_cast_reg_1110      |   27   |
|    select_ln71_reg_1130   |    7   |
|    select_ln72_reg_1124   |    7   |
|      shl_ln_reg_1436      |    7   |
|     tmp_1_10_reg_1399     |   32   |
|     tmp_1_11_reg_1404     |   32   |
|     tmp_1_12_reg_1409     |   32   |
|     tmp_1_13_reg_1414     |   32   |
|     tmp_1_14_reg_1419     |   32   |
|      tmp_1_1_reg_1349     |   32   |
|      tmp_1_2_reg_1354     |   32   |
|      tmp_1_3_reg_1359     |   32   |
|      tmp_1_4_reg_1364     |   32   |
|      tmp_1_5_reg_1369     |   32   |
|      tmp_1_6_reg_1374     |   32   |
|      tmp_1_7_reg_1379     |   32   |
|      tmp_1_8_reg_1384     |   32   |
|      tmp_1_9_reg_1389     |   32   |
|      tmp_1_s_reg_1394     |   32   |
|       tmp_s_reg_1344      |   32   |
|    trunc_ln681_reg_1184   |   32   |
|   trunc_ln78_1_reg_1138   |    2   |
|     xor_ln103_reg_1441    |    1   |
+---------------------------+--------+
|           Total           |  3917  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_248  |  p1  |   2  |  512 |  1024  ||    9    |
| grp_writeresp_fu_260 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_260 |  p1  |   2  |  512 |  1024  ||    9    |
|   grp_access_fu_282  |  p0  |   3  |   4  |   12   ||    15   |
|   grp_access_fu_282  |  p2  |   3  |   0  |    0   ||    15   |
|     ii_0_reg_339     |  p0  |   2  |   5  |   10   ||    9    |
|  grp_compute_fu_384  |  p1  |   3  |   1  |    3   ||    15   |
|    grp_load_fu_393   |  p1  |   2  |   1  |    2   ||    9    |
|    grp_load_fu_393   |  p4  |   2  |   7  |   14   ||    9    |
|      grp_fu_407      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_411      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_415      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_419      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_423      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_427      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_431      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_435      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_439      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_443      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_447      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_451      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_455      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_459      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_463      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_467      |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  3115  || 15.1177 ||   234   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   131  |   23   |  15827 |  9964  |    -   |
|   Memory  |   89   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   15   |    -   |   234  |    -   |
|  Register |    -   |    -   |    -   |  3917  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   89   |   131  |   38   |  19744 |  10198 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
