# compile vhdl design source files
vhdl xil_defaultlib  "../../../AEU_ip.srcs/sources_1/imports/New folder/decision.vhd"
vhdl xil_defaultlib  "../../../AEU_ip.srcs/sim_1/imports/New folder/decision_tb.vhd"

# Do not sort compile order
nosort
