INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guzy0/rom/rom.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guzy0/rom/rom.srcs/sources_1/new/rom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_top
WARNING: [VRFC 10-159] /* in comment [C:/Users/guzy0/rom/rom.srcs/sources_1/new/rom_top.v:36]
ERROR: [VRFC 10-91] seg is not declared [C:/Users/guzy0/rom/rom.srcs/sources_1/new/rom_top.v:2]
ERROR: [VRFC 10-1241] port data is not defined [C:/Users/guzy0/rom/rom.srcs/sources_1/new/rom_top.v:6]
ERROR: [VRFC 10-1241] port addr is not defined [C:/Users/guzy0/rom/rom.srcs/sources_1/new/rom_top.v:5]
ERROR: [VRFC 10-1040] module rom_top ignored due to previous errors [C:/Users/guzy0/rom/rom.srcs/sources_1/new/rom_top.v:2]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guzy0/rom/rom.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guzy0/rom/rom.srcs/sources_1/ip/Ins_Rom/sim/Ins_Rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Ins_Rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guzy0/rom/rom.srcs/sources_1/ip/Ins_Rom_2/sim/Ins_Rom_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Ins_Rom_2
