{"Source Block": ["oh/elink/hdl/erx_io.v@218:228@HdlStmAssign", "\n   //###################################\n   //#IDELAY CIRCUIT\n   //###################################\n\n   assign  rxi_delay_in[8:0] ={rxi_frame,rxi_data[7:0]};\n   \n   //Do these need parameters?\n   IDELAYCTRL idelayctrl_inst (.RDY(),\n\t\t\t       .REFCLK(rx_ref_clk),//200MHz clk (78ps tap delay)\n\t\t\t       .RST(1'b0)\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[223, "   BUFG bufg_rx_ref_clk( .I(rx_ref_clk), .O(rx_ref_clk_idlyctrl));\n"]]}}