`timescale 1ns / 1ps

module AXI_lite_Master(
    //Global Signal
    input logic ACLK,
    input logic ARESETn
);  
endmodule