Classic Timing Analyzer report for FSM
Thu May 11 13:46:52 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+----------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From     ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.349 ns                                       ; d1       ; state[0]   ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.752 ns                                       ; count[2] ; counter[2] ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -6.024 ns                                      ; d2       ; state[2]   ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state[0] ; count[2]   ; Clk        ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;          ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                                       ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state[0] ; count[2] ; Clk        ; Clk      ; None                        ; None                      ; 2.498 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state[2] ; count[2] ; Clk        ; Clk      ; None                        ; None                      ; 2.405 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state[1] ; count[2] ; Clk        ; Clk      ; None                        ; None                      ; 2.326 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state[2] ; count[0] ; Clk        ; Clk      ; None                        ; None                      ; 2.234 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state[2] ; count[1] ; Clk        ; Clk      ; None                        ; None                      ; 2.234 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state[1] ; state[0] ; Clk        ; Clk      ; None                        ; None                      ; 2.081 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state[1] ; count[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.978 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state[1] ; count[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.978 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2] ; count[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.910 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state[0] ; state[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state[0] ; state[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.883 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state[1] ; state[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.830 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state[0] ; count[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.769 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state[0] ; state[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.647 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state[1] ; state[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.590 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state[2] ; state[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.326 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state[2] ; state[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.325 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1] ; count[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.274 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0] ; count[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.139 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0] ; count[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.137 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state[2] ; state[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.079 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0] ; count[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.047 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1] ; count[2] ; Clk        ; Clk      ; None                        ; None                      ; 0.839 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To       ; To Clock ;
+-------+--------------+------------+------+----------+----------+
; N/A   ; None         ; 7.349 ns   ; d1   ; state[0] ; Clk      ;
; N/A   ; None         ; 6.914 ns   ; d2   ; state[0] ; Clk      ;
; N/A   ; None         ; 6.324 ns   ; d2   ; state[1] ; Clk      ;
; N/A   ; None         ; 6.266 ns   ; d1   ; state[1] ; Clk      ;
; N/A   ; None         ; 6.263 ns   ; d1   ; state[2] ; Clk      ;
; N/A   ; None         ; 6.076 ns   ; d2   ; state[2] ; Clk      ;
+-------+--------------+------------+------+----------+----------+


+------------------------------------------------------------------------+
; tco                                                                    ;
+-------+--------------+------------+----------+------------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To         ; From Clock ;
+-------+--------------+------------+----------+------------+------------+
; N/A   ; None         ; 8.752 ns   ; count[2] ; counter[2] ; Clk        ;
; N/A   ; None         ; 8.329 ns   ; count[1] ; counter[1] ; Clk        ;
; N/A   ; None         ; 7.380 ns   ; count[0] ; counter[0] ; Clk        ;
+-------+--------------+------------+----------+------------+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To       ; To Clock ;
+---------------+-------------+-----------+------+----------+----------+
; N/A           ; None        ; -6.024 ns ; d2   ; state[2] ; Clk      ;
; N/A           ; None        ; -6.211 ns ; d1   ; state[2] ; Clk      ;
; N/A           ; None        ; -6.214 ns ; d1   ; state[1] ; Clk      ;
; N/A           ; None        ; -6.272 ns ; d2   ; state[1] ; Clk      ;
; N/A           ; None        ; -6.862 ns ; d2   ; state[0] ; Clk      ;
; N/A           ; None        ; -7.297 ns ; d1   ; state[0] ; Clk      ;
+---------------+-------------+-----------+------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu May 11 13:46:52 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FSM -c FSM --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: Clock "Clk" Internal fmax is restricted to 275.03 MHz between source register "state[0]" and destination register "count[2]"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.498 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y11_N7; Fanout = 4; REG Node = 'state[0]'
            Info: 2: + IC(1.164 ns) + CELL(0.114 ns) = 1.278 ns; Loc. = LC_X22_Y11_N5; Fanout = 2; COMB Node = 'Decoder0~0'
            Info: 3: + IC(0.742 ns) + CELL(0.478 ns) = 2.498 ns; Loc. = LC_X22_Y11_N9; Fanout = 2; REG Node = 'count[2]'
            Info: Total cell delay = 0.592 ns ( 23.70 % )
            Info: Total interconnect delay = 1.906 ns ( 76.30 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clk" to destination register is 2.782 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'Clk'
                Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X22_Y11_N9; Fanout = 2; REG Node = 'count[2]'
                Info: Total cell delay = 2.180 ns ( 78.36 % )
                Info: Total interconnect delay = 0.602 ns ( 21.64 % )
            Info: - Longest clock path from clock "Clk" to source register is 2.782 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'Clk'
                Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X22_Y11_N7; Fanout = 4; REG Node = 'state[0]'
                Info: Total cell delay = 2.180 ns ( 78.36 % )
                Info: Total interconnect delay = 0.602 ns ( 21.64 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "state[0]" (data pin = "d1", clock pin = "Clk") is 7.349 ns
    Info: + Longest pin to register delay is 10.094 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_52; Fanout = 3; PIN Node = 'd1'
        Info: 2: + IC(6.998 ns) + CELL(0.590 ns) = 9.063 ns; Loc. = LC_X23_Y11_N9; Fanout = 1; COMB Node = 'Mux2~0'
        Info: 3: + IC(0.722 ns) + CELL(0.309 ns) = 10.094 ns; Loc. = LC_X22_Y11_N7; Fanout = 4; REG Node = 'state[0]'
        Info: Total cell delay = 2.374 ns ( 23.52 % )
        Info: Total interconnect delay = 7.720 ns ( 76.48 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.782 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'Clk'
        Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X22_Y11_N7; Fanout = 4; REG Node = 'state[0]'
        Info: Total cell delay = 2.180 ns ( 78.36 % )
        Info: Total interconnect delay = 0.602 ns ( 21.64 % )
Info: tco from clock "Clk" to destination pin "counter[2]" through register "count[2]" is 8.752 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.782 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'Clk'
        Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X22_Y11_N9; Fanout = 2; REG Node = 'count[2]'
        Info: Total cell delay = 2.180 ns ( 78.36 % )
        Info: Total interconnect delay = 0.602 ns ( 21.64 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 5.746 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y11_N9; Fanout = 2; REG Node = 'count[2]'
        Info: 2: + IC(3.622 ns) + CELL(2.124 ns) = 5.746 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'counter[2]'
        Info: Total cell delay = 2.124 ns ( 36.96 % )
        Info: Total interconnect delay = 3.622 ns ( 63.04 % )
Info: th for register "state[2]" (data pin = "d2", clock pin = "Clk") is -6.024 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.782 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'Clk'
        Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X22_Y11_N2; Fanout = 5; REG Node = 'state[2]'
        Info: Total cell delay = 2.180 ns ( 78.36 % )
        Info: Total interconnect delay = 0.602 ns ( 21.64 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 8.821 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_5; Fanout = 3; PIN Node = 'd2'
        Info: 2: + IC(6.745 ns) + CELL(0.607 ns) = 8.821 ns; Loc. = LC_X22_Y11_N2; Fanout = 5; REG Node = 'state[2]'
        Info: Total cell delay = 2.076 ns ( 23.53 % )
        Info: Total interconnect delay = 6.745 ns ( 76.47 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 201 megabytes
    Info: Processing ended: Thu May 11 13:46:52 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


