Command: vlogan -full64 -ntb_opts uvm-1.2 -sverilog -timescale=1ps/1ps -nc -kdb -l \
out/log/comp.log +incdir+../../rtl/include +incdir+../../rtl/verilog +incdir+../agent \
+incdir+../cfg +incdir+../cov +incdir+../reg +incdir+../env +incdir+../seq_lib +incdir+../seq_lib/elem_seq \
+incdir+../test ../../rtl/verilog/sync_clk_xgmii_tx.v ../../rtl/verilog/sync_clk_wb.v \
../../rtl/verilog/sync_clk_core.v ../../rtl/verilog/generic_fifo_ctrl.v ../../rtl/verilog/generic_fifo.v \
../../rtl/verilog/generic_mem_medium.v ../../rtl/verilog/generic_mem_small.v ../../rtl/verilog/meta_sync_single.v \
../../rtl/verilog/meta_sync.v ../../rtl/verilog/wishbone_if.v ../../rtl/verilog/fault_sm.v \
../../rtl/verilog/rx_dequeue.v ../../rtl/verilog/rx_enqueue.v ../../rtl/verilog/rx_data_fifo.v \
../../rtl/verilog/rx_hold_fifo.v ../../rtl/verilog/tx_dequeue.v ../../rtl/verilog/tx_enqueue.v \
../../rtl/verilog/tx_data_fifo.v ../../rtl/verilog/tx_hold_fifo.v ../../rtl/verilog/xge_mac.v \
../agent/mac_pkg.sv ../env/xge_mac_pkg.sv ../tb/mac_if.sv ../tb/mac_tb.sv
Parsing design file '../../rtl/verilog/sync_clk_xgmii_tx.v'
Parsing included file '../../rtl/include/defines.v'.
Back to file '../../rtl/verilog/sync_clk_xgmii_tx.v'.
Parsing design file '../../rtl/verilog/sync_clk_wb.v'
Parsing included file '../../rtl/include/defines.v'.
Back to file '../../rtl/verilog/sync_clk_wb.v'.
Parsing design file '../../rtl/verilog/sync_clk_core.v'
Parsing included file '../../rtl/include/defines.v'.
Back to file '../../rtl/verilog/sync_clk_core.v'.
Parsing design file '../../rtl/verilog/generic_fifo_ctrl.v'
Parsing design file '../../rtl/verilog/generic_fifo.v'
Parsing included file '../../rtl/include/defines.v'.
Back to file '../../rtl/verilog/generic_fifo.v'.
Parsing design file '../../rtl/verilog/generic_mem_medium.v'
Parsing design file '../../rtl/verilog/generic_mem_small.v'
Parsing design file '../../rtl/verilog/meta_sync_single.v'
Parsing design file '../../rtl/verilog/meta_sync.v'
Parsing design file '../../rtl/verilog/wishbone_if.v'
Parsing included file '../../rtl/include/defines.v'.
Back to file '../../rtl/verilog/wishbone_if.v'.
Parsing design file '../../rtl/verilog/fault_sm.v'
Parsing included file '../../rtl/include/defines.v'.
Back to file '../../rtl/verilog/fault_sm.v'.
Parsing design file '../../rtl/verilog/rx_dequeue.v'
Parsing included file '../../rtl/include/defines.v'.
Back to file '../../rtl/verilog/rx_dequeue.v'.
Parsing design file '../../rtl/verilog/rx_enqueue.v'
Parsing included file '../../rtl/include/defines.v'.
Back to file '../../rtl/verilog/rx_enqueue.v'.
Parsing included file '../../rtl/include/CRC32_D64.v'.
Back to file '../../rtl/verilog/rx_enqueue.v'.
Parsing included file '../../rtl/include/CRC32_D8.v'.
Back to file '../../rtl/verilog/rx_enqueue.v'.
Parsing included file '../../rtl/include/utils.v'.
Back to file '../../rtl/verilog/rx_enqueue.v'.
Parsing design file '../../rtl/verilog/rx_data_fifo.v'
Parsing included file '../../rtl/include/defines.v'.
Back to file '../../rtl/verilog/rx_data_fifo.v'.
Parsing design file '../../rtl/verilog/rx_hold_fifo.v'
Parsing included file '../../rtl/include/defines.v'.
Back to file '../../rtl/verilog/rx_hold_fifo.v'.
Parsing design file '../../rtl/verilog/tx_dequeue.v'
Parsing included file '../../rtl/include/defines.v'.
Back to file '../../rtl/verilog/tx_dequeue.v'.
Parsing included file '../../rtl/include/CRC32_D64.v'.
Back to file '../../rtl/verilog/tx_dequeue.v'.
Parsing included file '../../rtl/include/CRC32_D8.v'.
Back to file '../../rtl/verilog/tx_dequeue.v'.
Parsing included file '../../rtl/include/utils.v'.
Back to file '../../rtl/verilog/tx_dequeue.v'.
Parsing design file '../../rtl/verilog/tx_enqueue.v'
Parsing included file '../../rtl/include/defines.v'.
Back to file '../../rtl/verilog/tx_enqueue.v'.
Parsing included file '../../rtl/include/CRC32_D64.v'.
Back to file '../../rtl/verilog/tx_enqueue.v'.
Parsing included file '../../rtl/include/CRC32_D8.v'.
Back to file '../../rtl/verilog/tx_enqueue.v'.
Parsing included file '../../rtl/include/utils.v'.
Back to file '../../rtl/verilog/tx_enqueue.v'.
Parsing design file '../../rtl/verilog/tx_data_fifo.v'
Parsing included file '../../rtl/include/defines.v'.
Back to file '../../rtl/verilog/tx_data_fifo.v'.
Parsing design file '../../rtl/verilog/tx_hold_fifo.v'
Parsing included file '../../rtl/include/defines.v'.
Back to file '../../rtl/verilog/tx_hold_fifo.v'.
Parsing design file '../../rtl/verilog/xge_mac.v'
Parsing included file '../../rtl/include/defines.v'.
Back to file '../../rtl/verilog/xge_mac.v'.
Parsing design file '../agent/mac_pkg.sv'
Parsing included file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/macros/uvm_version_defines.svh'.
Back to file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/macros/uvm_global_defines.svh'.
Back to file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/macros/uvm_message_defines.svh'.
Back to file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/macros/uvm_phase_defines.svh'.
Back to file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/macros/uvm_object_defines.svh'.
Back to file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/macros/uvm_printer_defines.svh'.
Back to file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/macros/uvm_tlm_defines.svh'.
Parsing included file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/tlm1/uvm_tlm_imps.svh'.
Back to file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/macros/uvm_tlm_defines.svh'.
Back to file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/macros/uvm_sequence_defines.svh'.
Back to file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/macros/uvm_callback_defines.svh'.
Back to file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/macros/uvm_reg_defines.svh'.
Back to file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/macros/uvm_deprecated_defines.svh'.
Back to file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/uvm_macros.svh'.
Back to file '../agent/mac_pkg.sv'.
Parsing included file '../agent/mac_transaction.sv'.
Back to file '../agent/mac_pkg.sv'.
Parsing included file '../agent/mac_define.svh'.
Back to file '../agent/mac_pkg.sv'.
Parsing included file '../agent/mac_driver.sv'.
Back to file '../agent/mac_pkg.sv'.
Parsing included file '../agent/mac_monitor.sv'.
Back to file '../agent/mac_pkg.sv'.
Parsing included file '../agent/mac_sequencer.sv'.
Back to file '../agent/mac_pkg.sv'.
Parsing included file '../agent/mac_mst_driver.sv'.
Back to file '../agent/mac_pkg.sv'.
Parsing included file '../agent/mac_mst_monitor.sv'.
Back to file '../agent/mac_pkg.sv'.
Parsing included file '../agent/mac_mst_sequencer.sv'.
Back to file '../agent/mac_pkg.sv'.
Parsing included file '../agent/mac_slv_monitor.sv'.
Back to file '../agent/mac_pkg.sv'.
Parsing included file '../agent/mac_mst_agent.sv'.
Back to file '../agent/mac_pkg.sv'.
Parsing included file '../agent/mac_slv_agent.sv'.
Back to file '../agent/mac_pkg.sv'.
Parsing design file '../env/xge_mac_pkg.sv'
Parsing included file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/uvm_macros.svh'.
Back to file '../env/xge_mac_pkg.sv'.
Parsing included file '../reg/mac_rgm.sv'.

Note-[SV-LCM-PPWI] Package previously wildcard imported
../reg/mac_rgm.sv, 25
xge_mac_pkg
  Package 'uvm_pkg' already wildcard imported. 
  Ignoring uvm_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing included file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/uvm_macros.svh'.
Back to file '../reg/mac_rgm.sv'.
Back to file '../env/xge_mac_pkg.sv'.
Parsing included file '../cfg/mac_config.sv'.
Back to file '../env/xge_mac_pkg.sv'.
Parsing included file '../env/mac_reg_adapter.sv'.
Back to file '../env/xge_mac_pkg.sv'.
Parsing included file '../env/mac_subscriber.sv'.
Back to file '../env/xge_mac_pkg.sv'.
Parsing included file '../env/mac_scoreboard.sv'.
Back to file '../env/xge_mac_pkg.sv'.
Parsing included file '../cov/mac_coverage.sv'.
Back to file '../env/xge_mac_pkg.sv'.
Parsing included file '../env/mac_virtual_sequencer.sv'.
Back to file '../env/xge_mac_pkg.sv'.
Parsing included file '../env/mac_env.sv'.
Back to file '../env/xge_mac_pkg.sv'.
Parsing included file '../seq_lib/mac_seq_lib.svh'.
Parsing included file '../seq_lib/elem_seq/mac_base_element_sequence.sv'.
Back to file '../seq_lib/mac_seq_lib.svh'.
Parsing included file '../seq_lib/elem_seq/mac_reset_sequence.sv'.
Back to file '../seq_lib/mac_seq_lib.svh'.
Parsing included file '../seq_lib/mac_base_virtual_sequence.sv'.
Back to file '../seq_lib/mac_seq_lib.svh'.
Parsing included file '../seq_lib/mac_small_packet_virt_sequence.sv'.
Back to file '../seq_lib/mac_seq_lib.svh'.
Parsing included file '../seq_lib/mac_large_packet_virt_sequence.sv'.
Back to file '../seq_lib/mac_seq_lib.svh'.
Parsing included file '../seq_lib/mac_oversized_packet_virt_sequence.sv'.
Back to file '../seq_lib/mac_seq_lib.svh'.
Parsing included file '../seq_lib/mac_ipg_packet_virt_sequence.sv'.
Back to file '../seq_lib/mac_seq_lib.svh'.
Back to file '../env/xge_mac_pkg.sv'.
Parsing included file '../test/mac_tests.svh'.
Parsing included file '../test/mac_base_test.sv'.
Back to file '../test/mac_tests.svh'.
Parsing included file '../test/mac_small_packet_test.sv'.
Back to file '../test/mac_tests.svh'.
Parsing included file '../test/mac_large_packet_test.sv'.
Back to file '../test/mac_tests.svh'.
Parsing included file '../test/mac_oversized_packet_test.sv'.
Back to file '../test/mac_tests.svh'.
Parsing included file '../test/mac_ipg_packet_test.sv'.
Back to file '../test/mac_tests.svh'.
Back to file '../env/xge_mac_pkg.sv'.
Parsing design file '../tb/mac_if.sv'
Parsing design file '../tb/mac_tb.sv'
Parsing included file '/home/synopsys/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/uvm_macros.svh'.
Back to file '../tb/mac_tb.sv'.
