// Seed: 3215027695
`define pp_3 0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  output id_1;
  assign id_1[1] = 1;
  assign id_2 = id_3;
endmodule
