# CSE469
CSE469 - Computer Architecture
This Repository contains the code for implementing two RISC-V CPUs using System Verilog, capable of executing all rv32i instructions. Lab 1 contains the design of a multi-cycle processor, while Lab 2 contains the design of a 5-stage pipelined CPU.


