{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 06 14:51:26 2021 " "Info: Processing started: Wed Jan 06 14:51:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Clock -c Clock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Clock -c Clock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Adj_H " "Info: Assuming node \"Adj_H\" is an undefined clock" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Adj_H" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Adj_M " "Info: Assuming node \"Adj_M\" is an undefined clock" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Adj_M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "clk_m " "Info: Detected gated clock \"clk_m\" as buffer" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_m" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clk_h " "Info: Detected gated clock \"clk_h\" as buffer" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_h" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Adj_H register Counter12:UHou\|ql\[3\] register Counter12:UHou\|qh\[0\] 338.41 MHz 2.955 ns Internal " "Info: Clock \"Adj_H\" has Internal fmax of 338.41 MHz between source register \"Counter12:UHou\|ql\[3\]\" and destination register \"Counter12:UHou\|qh\[0\]\" (period= 2.955 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.744 ns + Longest register register " "Info: + Longest register to register delay is 2.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter12:UHou\|ql\[3\] 1 REG LCFF_X50_Y23_N31 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y23_N31; Fanout = 8; REG Node = 'Counter12:UHou\|ql\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter12:UHou|ql[3] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.438 ns) 0.938 ns Counter12:UHou\|always0~0 2 COMB LCCOMB_X51_Y23_N20 2 " "Info: 2: + IC(0.500 ns) + CELL(0.438 ns) = 0.938 ns; Loc. = LCCOMB_X51_Y23_N20; Fanout = 2; COMB Node = 'Counter12:UHou\|always0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { Counter12:UHou|ql[3] Counter12:UHou|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.420 ns) 1.812 ns Counter12:UHou\|always0~2 3 COMB LCCOMB_X50_Y23_N22 8 " "Info: 3: + IC(0.454 ns) + CELL(0.420 ns) = 1.812 ns; Loc. = LCCOMB_X50_Y23_N22; Fanout = 8; COMB Node = 'Counter12:UHou\|always0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { Counter12:UHou|always0~0 Counter12:UHou|always0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.510 ns) 2.744 ns Counter12:UHou\|qh\[0\] 4 REG LCFF_X51_Y23_N11 9 " "Info: 4: + IC(0.422 ns) + CELL(0.510 ns) = 2.744 ns; Loc. = LCFF_X51_Y23_N11; Fanout = 9; REG Node = 'Counter12:UHou\|qh\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { Counter12:UHou|always0~2 Counter12:UHou|qh[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.368 ns ( 49.85 % ) " "Info: Total cell delay = 1.368 ns ( 49.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.376 ns ( 50.15 % ) " "Info: Total interconnect delay = 1.376 ns ( 50.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { Counter12:UHou|ql[3] Counter12:UHou|always0~0 Counter12:UHou|always0~2 Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { Counter12:UHou|ql[3] {} Counter12:UHou|always0~0 {} Counter12:UHou|always0~2 {} Counter12:UHou|qh[0] {} } { 0.000ns 0.500ns 0.454ns 0.422ns } { 0.000ns 0.438ns 0.420ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Adj_H destination 5.953 ns + Shortest register " "Info: + Shortest clock path from clock \"Adj_H\" to destination register is 5.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Adj_H 1 CLK PIN_U30 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_U30; Fanout = 3; CLK Node = 'Adj_H'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adj_H } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.636 ns) + CELL(0.150 ns) 2.638 ns clk_h 2 COMB LCCOMB_X67_Y23_N16 1 " "Info: 2: + IC(1.636 ns) + CELL(0.150 ns) = 2.638 ns; Loc. = LCCOMB_X67_Y23_N16; Fanout = 1; COMB Node = 'clk_h'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { Adj_H clk_h } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(0.000 ns) 4.195 ns clk_h~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.557 ns) + CELL(0.000 ns) = 4.195 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clk_h~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk_h clk_h~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.537 ns) 5.953 ns Counter12:UHou\|qh\[0\] 4 REG LCFF_X51_Y23_N11 9 " "Info: 4: + IC(1.221 ns) + CELL(0.537 ns) = 5.953 ns; Loc. = LCFF_X51_Y23_N11; Fanout = 9; REG Node = 'Counter12:UHou\|qh\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { clk_h~clkctrl Counter12:UHou|qh[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.539 ns ( 25.85 % ) " "Info: Total cell delay = 1.539 ns ( 25.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.414 ns ( 74.15 % ) " "Info: Total interconnect delay = 4.414 ns ( 74.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.953 ns" { Adj_H clk_h clk_h~clkctrl Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.953 ns" { Adj_H {} Adj_H~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|qh[0] {} } { 0.000ns 0.000ns 1.636ns 1.557ns 1.221ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Adj_H source 5.950 ns - Longest register " "Info: - Longest clock path from clock \"Adj_H\" to source register is 5.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Adj_H 1 CLK PIN_U30 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_U30; Fanout = 3; CLK Node = 'Adj_H'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adj_H } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.636 ns) + CELL(0.150 ns) 2.638 ns clk_h 2 COMB LCCOMB_X67_Y23_N16 1 " "Info: 2: + IC(1.636 ns) + CELL(0.150 ns) = 2.638 ns; Loc. = LCCOMB_X67_Y23_N16; Fanout = 1; COMB Node = 'clk_h'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { Adj_H clk_h } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(0.000 ns) 4.195 ns clk_h~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.557 ns) + CELL(0.000 ns) = 4.195 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clk_h~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk_h clk_h~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.218 ns) + CELL(0.537 ns) 5.950 ns Counter12:UHou\|ql\[3\] 4 REG LCFF_X50_Y23_N31 8 " "Info: 4: + IC(1.218 ns) + CELL(0.537 ns) = 5.950 ns; Loc. = LCFF_X50_Y23_N31; Fanout = 8; REG Node = 'Counter12:UHou\|ql\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { clk_h~clkctrl Counter12:UHou|ql[3] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.539 ns ( 25.87 % ) " "Info: Total cell delay = 1.539 ns ( 25.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.411 ns ( 74.13 % ) " "Info: Total interconnect delay = 4.411 ns ( 74.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.950 ns" { Adj_H clk_h clk_h~clkctrl Counter12:UHou|ql[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.950 ns" { Adj_H {} Adj_H~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|ql[3] {} } { 0.000ns 0.000ns 1.636ns 1.557ns 1.218ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.953 ns" { Adj_H clk_h clk_h~clkctrl Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.953 ns" { Adj_H {} Adj_H~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|qh[0] {} } { 0.000ns 0.000ns 1.636ns 1.557ns 1.221ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.950 ns" { Adj_H clk_h clk_h~clkctrl Counter12:UHou|ql[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.950 ns" { Adj_H {} Adj_H~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|ql[3] {} } { 0.000ns 0.000ns 1.636ns 1.557ns 1.218ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { Counter12:UHou|ql[3] Counter12:UHou|always0~0 Counter12:UHou|always0~2 Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { Counter12:UHou|ql[3] {} Counter12:UHou|always0~0 {} Counter12:UHou|always0~2 {} Counter12:UHou|qh[0] {} } { 0.000ns 0.500ns 0.454ns 0.422ns } { 0.000ns 0.438ns 0.420ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.953 ns" { Adj_H clk_h clk_h~clkctrl Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.953 ns" { Adj_H {} Adj_H~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|qh[0] {} } { 0.000ns 0.000ns 1.636ns 1.557ns 1.221ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.950 ns" { Adj_H clk_h clk_h~clkctrl Counter12:UHou|ql[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.950 ns" { Adj_H {} Adj_H~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|ql[3] {} } { 0.000ns 0.000ns 1.636ns 1.557ns 1.218ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register Counter6:UMin1\|Q\[0\] register BellSet:Bs0\|MinhBell\[3\] 179.24 MHz 5.579 ns Internal " "Info: Clock \"CP\" has Internal fmax of 179.24 MHz between source register \"Counter6:UMin1\|Q\[0\]\" and destination register \"BellSet:Bs0\|MinhBell\[3\]\" (period= 5.579 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.450 ns + Longest register register " "Info: + Longest register to register delay is 1.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter6:UMin1\|Q\[0\] 1 REG LCFF_X51_Y24_N1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y24_N1; Fanout = 10; REG Node = 'Counter6:UMin1\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter6:UMin1|Q[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.393 ns) 0.726 ns BellSet:Bs0\|MinhBell\[0\]~5 2 COMB LCCOMB_X51_Y24_N10 2 " "Info: 2: + IC(0.333 ns) + CELL(0.393 ns) = 0.726 ns; Loc. = LCCOMB_X51_Y24_N10; Fanout = 2; COMB Node = 'BellSet:Bs0\|MinhBell\[0\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { Counter6:UMin1|Q[0] BellSet:Bs0|MinhBell[0]~5 } "NODE_NAME" } } { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.797 ns BellSet:Bs0\|MinhBell\[1\]~7 3 COMB LCCOMB_X51_Y24_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.797 ns; Loc. = LCCOMB_X51_Y24_N12; Fanout = 2; COMB Node = 'BellSet:Bs0\|MinhBell\[1\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { BellSet:Bs0|MinhBell[0]~5 BellSet:Bs0|MinhBell[1]~7 } "NODE_NAME" } } { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 0.956 ns BellSet:Bs0\|MinhBell\[2\]~9 4 COMB LCCOMB_X51_Y24_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 0.956 ns; Loc. = LCCOMB_X51_Y24_N14; Fanout = 1; COMB Node = 'BellSet:Bs0\|MinhBell\[2\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { BellSet:Bs0|MinhBell[1]~7 BellSet:Bs0|MinhBell[2]~9 } "NODE_NAME" } } { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.366 ns BellSet:Bs0\|MinhBell\[3\]~10 5 COMB LCCOMB_X51_Y24_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.366 ns; Loc. = LCCOMB_X51_Y24_N16; Fanout = 1; COMB Node = 'BellSet:Bs0\|MinhBell\[3\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { BellSet:Bs0|MinhBell[2]~9 BellSet:Bs0|MinhBell[3]~10 } "NODE_NAME" } } { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.450 ns BellSet:Bs0\|MinhBell\[3\] 6 REG LCFF_X51_Y24_N17 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 1.450 ns; Loc. = LCFF_X51_Y24_N17; Fanout = 3; REG Node = 'BellSet:Bs0\|MinhBell\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { BellSet:Bs0|MinhBell[3]~10 BellSet:Bs0|MinhBell[3] } "NODE_NAME" } } { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.117 ns ( 77.03 % ) " "Info: Total cell delay = 1.117 ns ( 77.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.333 ns ( 22.97 % ) " "Info: Total interconnect delay = 0.333 ns ( 22.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.450 ns" { Counter6:UMin1|Q[0] BellSet:Bs0|MinhBell[0]~5 BellSet:Bs0|MinhBell[1]~7 BellSet:Bs0|MinhBell[2]~9 BellSet:Bs0|MinhBell[3]~10 BellSet:Bs0|MinhBell[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.450 ns" { Counter6:UMin1|Q[0] {} BellSet:Bs0|MinhBell[0]~5 {} BellSet:Bs0|MinhBell[1]~7 {} BellSet:Bs0|MinhBell[2]~9 {} BellSet:Bs0|MinhBell[3]~10 {} BellSet:Bs0|MinhBell[3] {} } { 0.000ns 0.333ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.159ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.915 ns - Smallest " "Info: - Smallest clock skew is -3.915 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.813 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 2.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CP 1 CLK PIN_AD15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 5; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CP~clkctrl 2 COMB CLKCTRL_G14 40 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 40; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { CP CP~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.537 ns) 2.813 ns BellSet:Bs0\|MinhBell\[3\] 3 REG LCFF_X51_Y24_N17 3 " "Info: 3: + IC(1.205 ns) + CELL(0.537 ns) = 2.813 ns; Loc. = LCFF_X51_Y24_N17; Fanout = 3; REG Node = 'BellSet:Bs0\|MinhBell\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { CP~clkctrl BellSet:Bs0|MinhBell[3] } "NODE_NAME" } } { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.18 % ) " "Info: Total cell delay = 1.496 ns ( 53.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.317 ns ( 46.82 % ) " "Info: Total interconnect delay = 1.317 ns ( 46.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.813 ns" { CP CP~clkctrl BellSet:Bs0|MinhBell[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.813 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|MinhBell[3] {} } { 0.000ns 0.000ns 0.112ns 1.205ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 6.728 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 6.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CP 1 CLK PIN_AD15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 5; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.959 ns) + CELL(0.271 ns) 3.189 ns clk_m 2 COMB LCCOMB_X67_Y23_N6 1 " "Info: 2: + IC(1.959 ns) + CELL(0.271 ns) = 3.189 ns; Loc. = LCCOMB_X67_Y23_N6; Fanout = 1; COMB Node = 'clk_m'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { CP clk_m } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.778 ns) + CELL(0.000 ns) 4.967 ns clk_m~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.778 ns) + CELL(0.000 ns) = 4.967 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'clk_m~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { clk_m clk_m~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.537 ns) 6.728 ns Counter6:UMin1\|Q\[0\] 4 REG LCFF_X51_Y24_N1 10 " "Info: 4: + IC(1.224 ns) + CELL(0.537 ns) = 6.728 ns; Loc. = LCFF_X51_Y24_N1; Fanout = 10; REG Node = 'Counter6:UMin1\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { clk_m~clkctrl Counter6:UMin1|Q[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.767 ns ( 26.26 % ) " "Info: Total cell delay = 1.767 ns ( 26.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.961 ns ( 73.74 % ) " "Info: Total interconnect delay = 4.961 ns ( 73.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.728 ns" { CP clk_m clk_m~clkctrl Counter6:UMin1|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.728 ns" { CP {} CP~combout {} clk_m {} clk_m~clkctrl {} Counter6:UMin1|Q[0] {} } { 0.000ns 0.000ns 1.959ns 1.778ns 1.224ns } { 0.000ns 0.959ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.813 ns" { CP CP~clkctrl BellSet:Bs0|MinhBell[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.813 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|MinhBell[3] {} } { 0.000ns 0.000ns 0.112ns 1.205ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.728 ns" { CP clk_m clk_m~clkctrl Counter6:UMin1|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.728 ns" { CP {} CP~combout {} clk_m {} clk_m~clkctrl {} Counter6:UMin1|Q[0] {} } { 0.000ns 0.000ns 1.959ns 1.778ns 1.224ns } { 0.000ns 0.959ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.450 ns" { Counter6:UMin1|Q[0] BellSet:Bs0|MinhBell[0]~5 BellSet:Bs0|MinhBell[1]~7 BellSet:Bs0|MinhBell[2]~9 BellSet:Bs0|MinhBell[3]~10 BellSet:Bs0|MinhBell[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.450 ns" { Counter6:UMin1|Q[0] {} BellSet:Bs0|MinhBell[0]~5 {} BellSet:Bs0|MinhBell[1]~7 {} BellSet:Bs0|MinhBell[2]~9 {} BellSet:Bs0|MinhBell[3]~10 {} BellSet:Bs0|MinhBell[3] {} } { 0.000ns 0.333ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.159ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.813 ns" { CP CP~clkctrl BellSet:Bs0|MinhBell[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.813 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|MinhBell[3] {} } { 0.000ns 0.000ns 0.112ns 1.205ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.728 ns" { CP clk_m clk_m~clkctrl Counter6:UMin1|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.728 ns" { CP {} CP~combout {} clk_m {} clk_m~clkctrl {} Counter6:UMin1|Q[0] {} } { 0.000ns 0.000ns 1.959ns 1.778ns 1.224ns } { 0.000ns 0.959ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Adj_M register Counter10:UMin0\|Q\[3\] register Counter6:UMin1\|Q\[0\] 341.76 MHz 2.926 ns Internal " "Info: Clock \"Adj_M\" has Internal fmax of 341.76 MHz between source register \"Counter10:UMin0\|Q\[3\]\" and destination register \"Counter6:UMin1\|Q\[0\]\" (period= 2.926 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.711 ns + Longest register register " "Info: + Longest register to register delay is 2.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter10:UMin0\|Q\[3\] 1 REG LCFF_X52_Y23_N29 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y23_N29; Fanout = 7; REG Node = 'Counter10:UMin0\|Q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter10:UMin0|Q[3] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.415 ns) 0.921 ns Counter10:UMin0\|Equal0~0 2 COMB LCCOMB_X51_Y23_N0 1 " "Info: 2: + IC(0.506 ns) + CELL(0.415 ns) = 0.921 ns; Loc. = LCCOMB_X51_Y23_N0; Fanout = 1; COMB Node = 'Counter10:UMin0\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { Counter10:UMin0|Q[3] Counter10:UMin0|Equal0~0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 1.317 ns EN_M_H 3 COMB LCCOMB_X51_Y23_N18 7 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 1.317 ns; Loc. = LCCOMB_X51_Y23_N18; Fanout = 7; COMB Node = 'EN_M_H'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Counter10:UMin0|Equal0~0 EN_M_H } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.660 ns) 2.711 ns Counter6:UMin1\|Q\[0\] 4 REG LCFF_X51_Y24_N1 10 " "Info: 4: + IC(0.734 ns) + CELL(0.660 ns) = 2.711 ns; Loc. = LCFF_X51_Y24_N1; Fanout = 10; REG Node = 'Counter6:UMin1\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.394 ns" { EN_M_H Counter6:UMin1|Q[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.225 ns ( 45.19 % ) " "Info: Total cell delay = 1.225 ns ( 45.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.486 ns ( 54.81 % ) " "Info: Total interconnect delay = 1.486 ns ( 54.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { Counter10:UMin0|Q[3] Counter10:UMin0|Equal0~0 EN_M_H Counter6:UMin1|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.711 ns" { Counter10:UMin0|Q[3] {} Counter10:UMin0|Equal0~0 {} EN_M_H {} Counter6:UMin1|Q[0] {} } { 0.000ns 0.506ns 0.246ns 0.734ns } { 0.000ns 0.415ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Adj_M destination 6.321 ns + Shortest register " "Info: + Shortest clock path from clock \"Adj_M\" to destination register is 6.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Adj_M 1 CLK PIN_T29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 3; CLK Node = 'Adj_M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adj_M } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.150 ns) 2.782 ns clk_m 2 COMB LCCOMB_X67_Y23_N6 1 " "Info: 2: + IC(1.790 ns) + CELL(0.150 ns) = 2.782 ns; Loc. = LCCOMB_X67_Y23_N6; Fanout = 1; COMB Node = 'clk_m'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.940 ns" { Adj_M clk_m } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.778 ns) + CELL(0.000 ns) 4.560 ns clk_m~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.778 ns) + CELL(0.000 ns) = 4.560 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'clk_m~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { clk_m clk_m~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.537 ns) 6.321 ns Counter6:UMin1\|Q\[0\] 4 REG LCFF_X51_Y24_N1 10 " "Info: 4: + IC(1.224 ns) + CELL(0.537 ns) = 6.321 ns; Loc. = LCFF_X51_Y24_N1; Fanout = 10; REG Node = 'Counter6:UMin1\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { clk_m~clkctrl Counter6:UMin1|Q[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.529 ns ( 24.19 % ) " "Info: Total cell delay = 1.529 ns ( 24.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.792 ns ( 75.81 % ) " "Info: Total interconnect delay = 4.792 ns ( 75.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.321 ns" { Adj_M clk_m clk_m~clkctrl Counter6:UMin1|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.321 ns" { Adj_M {} Adj_M~combout {} clk_m {} clk_m~clkctrl {} Counter6:UMin1|Q[0] {} } { 0.000ns 0.000ns 1.790ns 1.778ns 1.224ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Adj_M source 6.322 ns - Longest register " "Info: - Longest clock path from clock \"Adj_M\" to source register is 6.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Adj_M 1 CLK PIN_T29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 3; CLK Node = 'Adj_M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adj_M } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.150 ns) 2.782 ns clk_m 2 COMB LCCOMB_X67_Y23_N6 1 " "Info: 2: + IC(1.790 ns) + CELL(0.150 ns) = 2.782 ns; Loc. = LCCOMB_X67_Y23_N6; Fanout = 1; COMB Node = 'clk_m'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.940 ns" { Adj_M clk_m } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.778 ns) + CELL(0.000 ns) 4.560 ns clk_m~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.778 ns) + CELL(0.000 ns) = 4.560 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'clk_m~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { clk_m clk_m~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.537 ns) 6.322 ns Counter10:UMin0\|Q\[3\] 4 REG LCFF_X52_Y23_N29 7 " "Info: 4: + IC(1.225 ns) + CELL(0.537 ns) = 6.322 ns; Loc. = LCFF_X52_Y23_N29; Fanout = 7; REG Node = 'Counter10:UMin0\|Q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { clk_m~clkctrl Counter10:UMin0|Q[3] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.529 ns ( 24.19 % ) " "Info: Total cell delay = 1.529 ns ( 24.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.793 ns ( 75.81 % ) " "Info: Total interconnect delay = 4.793 ns ( 75.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.322 ns" { Adj_M clk_m clk_m~clkctrl Counter10:UMin0|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.322 ns" { Adj_M {} Adj_M~combout {} clk_m {} clk_m~clkctrl {} Counter10:UMin0|Q[3] {} } { 0.000ns 0.000ns 1.790ns 1.778ns 1.225ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.321 ns" { Adj_M clk_m clk_m~clkctrl Counter6:UMin1|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.321 ns" { Adj_M {} Adj_M~combout {} clk_m {} clk_m~clkctrl {} Counter6:UMin1|Q[0] {} } { 0.000ns 0.000ns 1.790ns 1.778ns 1.224ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.322 ns" { Adj_M clk_m clk_m~clkctrl Counter10:UMin0|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.322 ns" { Adj_M {} Adj_M~combout {} clk_m {} clk_m~clkctrl {} Counter10:UMin0|Q[3] {} } { 0.000ns 0.000ns 1.790ns 1.778ns 1.225ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { Counter10:UMin0|Q[3] Counter10:UMin0|Equal0~0 EN_M_H Counter6:UMin1|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.711 ns" { Counter10:UMin0|Q[3] {} Counter10:UMin0|Equal0~0 {} EN_M_H {} Counter6:UMin1|Q[0] {} } { 0.000ns 0.506ns 0.246ns 0.734ns } { 0.000ns 0.415ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.321 ns" { Adj_M clk_m clk_m~clkctrl Counter6:UMin1|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.321 ns" { Adj_M {} Adj_M~combout {} clk_m {} clk_m~clkctrl {} Counter6:UMin1|Q[0] {} } { 0.000ns 0.000ns 1.790ns 1.778ns 1.224ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.322 ns" { Adj_M clk_m clk_m~clkctrl Counter10:UMin0|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.322 ns" { Adj_M {} Adj_M~combout {} clk_m {} clk_m~clkctrl {} Counter10:UMin0|Q[3] {} } { 0.000ns 0.000ns 1.790ns 1.778ns 1.225ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CP 62 " "Warning: Circuit may not operate. Detected 62 non-operational path(s) clocked by clock \"CP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Counter10:USec0\|Q\[3\] Counter6:UMin1\|Q\[3\] CP 1.39 ns " "Info: Found hold time violation between source  pin or register \"Counter10:USec0\|Q\[3\]\" and destination pin or register \"Counter6:UMin1\|Q\[3\]\" for clock \"CP\" (Hold time is 1.39 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.915 ns + Largest " "Info: + Largest clock skew is 3.915 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 6.725 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 6.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CP 1 CLK PIN_AD15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 5; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.959 ns) + CELL(0.271 ns) 3.189 ns clk_m 2 COMB LCCOMB_X67_Y23_N6 1 " "Info: 2: + IC(1.959 ns) + CELL(0.271 ns) = 3.189 ns; Loc. = LCCOMB_X67_Y23_N6; Fanout = 1; COMB Node = 'clk_m'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { CP clk_m } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.778 ns) + CELL(0.000 ns) 4.967 ns clk_m~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.778 ns) + CELL(0.000 ns) = 4.967 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'clk_m~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { clk_m clk_m~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.537 ns) 6.725 ns Counter6:UMin1\|Q\[3\] 4 REG LCFF_X50_Y24_N25 8 " "Info: 4: + IC(1.221 ns) + CELL(0.537 ns) = 6.725 ns; Loc. = LCFF_X50_Y24_N25; Fanout = 8; REG Node = 'Counter6:UMin1\|Q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { clk_m~clkctrl Counter6:UMin1|Q[3] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.767 ns ( 26.28 % ) " "Info: Total cell delay = 1.767 ns ( 26.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.958 ns ( 73.72 % ) " "Info: Total interconnect delay = 4.958 ns ( 73.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.725 ns" { CP clk_m clk_m~clkctrl Counter6:UMin1|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.725 ns" { CP {} CP~combout {} clk_m {} clk_m~clkctrl {} Counter6:UMin1|Q[3] {} } { 0.000ns 0.000ns 1.959ns 1.778ns 1.221ns } { 0.000ns 0.959ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.810 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to source register is 2.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CP 1 CLK PIN_AD15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 5; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CP~clkctrl 2 COMB CLKCTRL_G14 40 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 40; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { CP CP~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.537 ns) 2.810 ns Counter10:USec0\|Q\[3\] 3 REG LCFF_X50_Y24_N31 11 " "Info: 3: + IC(1.202 ns) + CELL(0.537 ns) = 2.810 ns; Loc. = LCFF_X50_Y24_N31; Fanout = 11; REG Node = 'Counter10:USec0\|Q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { CP~clkctrl Counter10:USec0|Q[3] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.24 % ) " "Info: Total cell delay = 1.496 ns ( 53.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.314 ns ( 46.76 % ) " "Info: Total interconnect delay = 1.314 ns ( 46.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.810 ns" { CP CP~clkctrl Counter10:USec0|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.810 ns" { CP {} CP~combout {} CP~clkctrl {} Counter10:USec0|Q[3] {} } { 0.000ns 0.000ns 0.112ns 1.202ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.725 ns" { CP clk_m clk_m~clkctrl Counter6:UMin1|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.725 ns" { CP {} CP~combout {} clk_m {} clk_m~clkctrl {} Counter6:UMin1|Q[3] {} } { 0.000ns 0.000ns 1.959ns 1.778ns 1.221ns } { 0.000ns 0.959ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.810 ns" { CP CP~clkctrl Counter10:USec0|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.810 ns" { CP {} CP~combout {} CP~clkctrl {} Counter10:USec0|Q[3] {} } { 0.000ns 0.000ns 0.112ns 1.202ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.541 ns - Shortest register register " "Info: - Shortest register to register delay is 2.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter10:USec0\|Q\[3\] 1 REG LCFF_X50_Y24_N31 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y24_N31; Fanout = 11; REG Node = 'Counter10:USec0\|Q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter10:USec0|Q[3] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.150 ns) 0.512 ns Equal0~0 2 COMB LCCOMB_X50_Y24_N14 6 " "Info: 2: + IC(0.362 ns) + CELL(0.150 ns) = 0.512 ns; Loc. = LCCOMB_X50_Y24_N14; Fanout = 6; COMB Node = 'Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { Counter10:USec0|Q[3] Equal0~0 } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.275 ns) 1.549 ns EN_M_H 3 COMB LCCOMB_X51_Y23_N18 7 " "Info: 3: + IC(0.762 ns) + CELL(0.275 ns) = 1.549 ns; Loc. = LCCOMB_X51_Y23_N18; Fanout = 7; COMB Node = 'EN_M_H'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { Equal0~0 EN_M_H } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.150 ns) 2.457 ns Counter6:UMin1\|Q\[3\]~3 4 COMB LCCOMB_X50_Y24_N24 1 " "Info: 4: + IC(0.758 ns) + CELL(0.150 ns) = 2.457 ns; Loc. = LCCOMB_X50_Y24_N24; Fanout = 1; COMB Node = 'Counter6:UMin1\|Q\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { EN_M_H Counter6:UMin1|Q[3]~3 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.541 ns Counter6:UMin1\|Q\[3\] 5 REG LCFF_X50_Y24_N25 8 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.541 ns; Loc. = LCFF_X50_Y24_N25; Fanout = 8; REG Node = 'Counter6:UMin1\|Q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter6:UMin1|Q[3]~3 Counter6:UMin1|Q[3] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.659 ns ( 25.93 % ) " "Info: Total cell delay = 0.659 ns ( 25.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.882 ns ( 74.07 % ) " "Info: Total interconnect delay = 1.882 ns ( 74.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.541 ns" { Counter10:USec0|Q[3] Equal0~0 EN_M_H Counter6:UMin1|Q[3]~3 Counter6:UMin1|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.541 ns" { Counter10:USec0|Q[3] {} Equal0~0 {} EN_M_H {} Counter6:UMin1|Q[3]~3 {} Counter6:UMin1|Q[3] {} } { 0.000ns 0.362ns 0.762ns 0.758ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.725 ns" { CP clk_m clk_m~clkctrl Counter6:UMin1|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.725 ns" { CP {} CP~combout {} clk_m {} clk_m~clkctrl {} Counter6:UMin1|Q[3] {} } { 0.000ns 0.000ns 1.959ns 1.778ns 1.221ns } { 0.000ns 0.959ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.810 ns" { CP CP~clkctrl Counter10:USec0|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.810 ns" { CP {} CP~combout {} CP~clkctrl {} Counter10:USec0|Q[3] {} } { 0.000ns 0.000ns 0.112ns 1.202ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.541 ns" { Counter10:USec0|Q[3] Equal0~0 EN_M_H Counter6:UMin1|Q[3]~3 Counter6:UMin1|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.541 ns" { Counter10:USec0|Q[3] {} Equal0~0 {} EN_M_H {} Counter6:UMin1|Q[3]~3 {} Counter6:UMin1|Q[3] {} } { 0.000ns 0.362ns 0.762ns 0.758ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "BellSet:Bs0\|Counter12:BHou\|qh\[0\] EN CP 6.980 ns register " "Info: tsu for register \"BellSet:Bs0\|Counter12:BHou\|qh\[0\]\" (data pin = \"EN\", clock pin = \"CP\") is 6.980 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.824 ns + Longest pin register " "Info: + Longest pin to register delay is 9.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns EN 1 PIN PIN_AA23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 8; PIN Node = 'EN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.195 ns) + CELL(0.150 ns) 7.167 ns BellSet:Bs0\|hEN~0 2 COMB LCCOMB_X50_Y24_N22 2 " "Info: 2: + IC(6.195 ns) + CELL(0.150 ns) = 7.167 ns; Loc. = LCCOMB_X50_Y24_N22; Fanout = 2; COMB Node = 'BellSet:Bs0\|hEN~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.345 ns" { EN BellSet:Bs0|hEN~0 } "NODE_NAME" } } { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.413 ns) 8.528 ns BellSet:Bs0\|Counter12:BHou\|qh\[3\]~7 3 COMB LCCOMB_X52_Y23_N22 4 " "Info: 3: + IC(0.948 ns) + CELL(0.413 ns) = 8.528 ns; Loc. = LCCOMB_X52_Y23_N22; Fanout = 4; COMB Node = 'BellSet:Bs0\|Counter12:BHou\|qh\[3\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { BellSet:Bs0|hEN~0 BellSet:Bs0|Counter12:BHou|qh[3]~7 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.660 ns) 9.824 ns BellSet:Bs0\|Counter12:BHou\|qh\[0\] 4 REG LCFF_X49_Y23_N3 6 " "Info: 4: + IC(0.636 ns) + CELL(0.660 ns) = 9.824 ns; Loc. = LCFF_X49_Y23_N3; Fanout = 6; REG Node = 'BellSet:Bs0\|Counter12:BHou\|qh\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { BellSet:Bs0|Counter12:BHou|qh[3]~7 BellSet:Bs0|Counter12:BHou|qh[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.045 ns ( 20.82 % ) " "Info: Total cell delay = 2.045 ns ( 20.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.779 ns ( 79.18 % ) " "Info: Total interconnect delay = 7.779 ns ( 79.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.824 ns" { EN BellSet:Bs0|hEN~0 BellSet:Bs0|Counter12:BHou|qh[3]~7 BellSet:Bs0|Counter12:BHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.824 ns" { EN {} EN~combout {} BellSet:Bs0|hEN~0 {} BellSet:Bs0|Counter12:BHou|qh[3]~7 {} BellSet:Bs0|Counter12:BHou|qh[0] {} } { 0.000ns 0.000ns 6.195ns 0.948ns 0.636ns } { 0.000ns 0.822ns 0.150ns 0.413ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.808 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 2.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CP 1 CLK PIN_AD15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 5; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CP~clkctrl 2 COMB CLKCTRL_G14 40 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 40; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { CP CP~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.537 ns) 2.808 ns BellSet:Bs0\|Counter12:BHou\|qh\[0\] 3 REG LCFF_X49_Y23_N3 6 " "Info: 3: + IC(1.200 ns) + CELL(0.537 ns) = 2.808 ns; Loc. = LCFF_X49_Y23_N3; Fanout = 6; REG Node = 'BellSet:Bs0\|Counter12:BHou\|qh\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { CP~clkctrl BellSet:Bs0|Counter12:BHou|qh[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.28 % ) " "Info: Total cell delay = 1.496 ns ( 53.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.312 ns ( 46.72 % ) " "Info: Total interconnect delay = 1.312 ns ( 46.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { CP CP~clkctrl BellSet:Bs0|Counter12:BHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|Counter12:BHou|qh[0] {} } { 0.000ns 0.000ns 0.112ns 1.200ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.824 ns" { EN BellSet:Bs0|hEN~0 BellSet:Bs0|Counter12:BHou|qh[3]~7 BellSet:Bs0|Counter12:BHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.824 ns" { EN {} EN~combout {} BellSet:Bs0|hEN~0 {} BellSet:Bs0|Counter12:BHou|qh[3]~7 {} BellSet:Bs0|Counter12:BHou|qh[0] {} } { 0.000ns 0.000ns 6.195ns 0.948ns 0.636ns } { 0.000ns 0.822ns 0.150ns 0.413ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { CP CP~clkctrl BellSet:Bs0|Counter12:BHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|Counter12:BHou|qh[0] {} } { 0.000ns 0.000ns 0.112ns 1.200ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP segH\[5\] Counter12:UHou\|ql\[0\] 18.080 ns register " "Info: tco from clock \"CP\" to destination pin \"segH\[5\]\" through register \"Counter12:UHou\|ql\[0\]\" is 18.080 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 6.497 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 6.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CP 1 CLK PIN_AD15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 5; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(0.271 ns) 3.185 ns clk_h 2 COMB LCCOMB_X67_Y23_N16 1 " "Info: 2: + IC(1.955 ns) + CELL(0.271 ns) = 3.185 ns; Loc. = LCCOMB_X67_Y23_N16; Fanout = 1; COMB Node = 'clk_h'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { CP clk_h } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(0.000 ns) 4.742 ns clk_h~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.557 ns) + CELL(0.000 ns) = 4.742 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clk_h~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk_h clk_h~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.218 ns) + CELL(0.537 ns) 6.497 ns Counter12:UHou\|ql\[0\] 4 REG LCFF_X50_Y23_N1 11 " "Info: 4: + IC(1.218 ns) + CELL(0.537 ns) = 6.497 ns; Loc. = LCFF_X50_Y23_N1; Fanout = 11; REG Node = 'Counter12:UHou\|ql\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { clk_h~clkctrl Counter12:UHou|ql[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.767 ns ( 27.20 % ) " "Info: Total cell delay = 1.767 ns ( 27.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.730 ns ( 72.80 % ) " "Info: Total interconnect delay = 4.730 ns ( 72.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.497 ns" { CP clk_h clk_h~clkctrl Counter12:UHou|ql[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.497 ns" { CP {} CP~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|ql[0] {} } { 0.000ns 0.000ns 1.955ns 1.557ns 1.218ns } { 0.000ns 0.959ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.333 ns + Longest register pin " "Info: + Longest register to pin delay is 11.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter12:UHou\|ql\[0\] 1 REG LCFF_X50_Y23_N1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y23_N1; Fanout = 11; REG Node = 'Counter12:UHou\|ql\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter12:UHou|ql[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.279 ns) + CELL(0.271 ns) 1.550 ns HoulShow~0 2 COMB LCCOMB_X45_Y23_N20 8 " "Info: 2: + IC(1.279 ns) + CELL(0.271 ns) = 1.550 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 8; COMB Node = 'HoulShow~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { Counter12:UHou|ql[0] HoulShow~0 } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.600 ns) + CELL(0.438 ns) 7.588 ns _BCDto7LED:Shou\|WideOr8~0 3 COMB LCCOMB_X1_Y41_N12 1 " "Info: 3: + IC(5.600 ns) + CELL(0.438 ns) = 7.588 ns; Loc. = LCCOMB_X1_Y41_N12; Fanout = 1; COMB Node = '_BCDto7LED:Shou\|WideOr8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.038 ns" { HoulShow~0 _BCDto7LED:Shou|WideOr8~0 } "NODE_NAME" } } { "_BCDto7LED.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/_BCDto7LED.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(2.642 ns) 11.333 ns segH\[5\] 4 PIN PIN_F4 0 " "Info: 4: + IC(1.103 ns) + CELL(2.642 ns) = 11.333 ns; Loc. = PIN_F4; Fanout = 0; PIN Node = 'segH\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.745 ns" { _BCDto7LED:Shou|WideOr8~0 segH[5] } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.351 ns ( 29.57 % ) " "Info: Total cell delay = 3.351 ns ( 29.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.982 ns ( 70.43 % ) " "Info: Total interconnect delay = 7.982 ns ( 70.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.333 ns" { Counter12:UHou|ql[0] HoulShow~0 _BCDto7LED:Shou|WideOr8~0 segH[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.333 ns" { Counter12:UHou|ql[0] {} HoulShow~0 {} _BCDto7LED:Shou|WideOr8~0 {} segH[5] {} } { 0.000ns 1.279ns 5.600ns 1.103ns } { 0.000ns 0.271ns 0.438ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.497 ns" { CP clk_h clk_h~clkctrl Counter12:UHou|ql[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.497 ns" { CP {} CP~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|ql[0] {} } { 0.000ns 0.000ns 1.955ns 1.557ns 1.218ns } { 0.000ns 0.959ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.333 ns" { Counter12:UHou|ql[0] HoulShow~0 _BCDto7LED:Shou|WideOr8~0 segH[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.333 ns" { Counter12:UHou|ql[0] {} HoulShow~0 {} _BCDto7LED:Shou|WideOr8~0 {} segH[5] {} } { 0.000ns 1.279ns 5.600ns 1.103ns } { 0.000ns 0.271ns 0.438ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Adj_M HourRadio 13.659 ns Longest " "Info: Longest tpd from source pin \"Adj_M\" to destination pin \"HourRadio\" is 13.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Adj_M 1 CLK PIN_T29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 3; CLK Node = 'Adj_M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adj_M } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.669 ns) + CELL(0.393 ns) 6.904 ns EN_M_H 2 COMB LCCOMB_X51_Y23_N18 7 " "Info: 2: + IC(5.669 ns) + CELL(0.393 ns) = 6.904 ns; Loc. = LCCOMB_X51_Y23_N18; Fanout = 7; COMB Node = 'EN_M_H'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.062 ns" { Adj_M EN_M_H } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.410 ns) 8.385 ns HourRadio~0 3 COMB LCCOMB_X50_Y24_N0 1 " "Info: 3: + IC(1.071 ns) + CELL(0.410 ns) = 8.385 ns; Loc. = LCCOMB_X50_Y24_N0; Fanout = 1; COMB Node = 'HourRadio~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { EN_M_H HourRadio~0 } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.516 ns) + CELL(2.758 ns) 13.659 ns HourRadio 4 PIN PIN_H16 0 " "Info: 4: + IC(2.516 ns) + CELL(2.758 ns) = 13.659 ns; Loc. = PIN_H16; Fanout = 0; PIN Node = 'HourRadio'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.274 ns" { HourRadio~0 HourRadio } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.403 ns ( 32.24 % ) " "Info: Total cell delay = 4.403 ns ( 32.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.256 ns ( 67.76 % ) " "Info: Total interconnect delay = 9.256 ns ( 67.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.659 ns" { Adj_M EN_M_H HourRadio~0 HourRadio } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.659 ns" { Adj_M {} Adj_M~combout {} EN_M_H {} HourRadio~0 {} HourRadio {} } { 0.000ns 0.000ns 5.669ns 1.071ns 2.516ns } { 0.000ns 0.842ns 0.393ns 0.410ns 2.758ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "BellSet:Bs0\|HouhBell\[0\] SetBellMode CP -0.081 ns register " "Info: th for register \"BellSet:Bs0\|HouhBell\[0\]\" (data pin = \"SetBellMode\", clock pin = \"CP\") is -0.081 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.811 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 2.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CP 1 CLK PIN_AD15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 5; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CP~clkctrl 2 COMB CLKCTRL_G14 40 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 40; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { CP CP~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.537 ns) 2.811 ns BellSet:Bs0\|HouhBell\[0\] 3 REG LCFF_X51_Y23_N25 3 " "Info: 3: + IC(1.203 ns) + CELL(0.537 ns) = 2.811 ns; Loc. = LCFF_X51_Y23_N25; Fanout = 3; REG Node = 'BellSet:Bs0\|HouhBell\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { CP~clkctrl BellSet:Bs0|HouhBell[0] } "NODE_NAME" } } { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.22 % ) " "Info: Total cell delay = 1.496 ns ( 53.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.315 ns ( 46.78 % ) " "Info: Total interconnect delay = 1.315 ns ( 46.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { CP CP~clkctrl BellSet:Bs0|HouhBell[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.811 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|HouhBell[0] {} } { 0.000ns 0.000ns 0.112ns 1.203ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.158 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns SetBellMode 1 PIN PIN_AC15 36 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AC15; Fanout = 36; PIN Node = 'SetBellMode'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SetBellMode } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.660 ns) 3.158 ns BellSet:Bs0\|HouhBell\[0\] 2 REG LCFF_X51_Y23_N25 3 " "Info: 2: + IC(1.539 ns) + CELL(0.660 ns) = 3.158 ns; Loc. = LCFF_X51_Y23_N25; Fanout = 3; REG Node = 'BellSet:Bs0\|HouhBell\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.199 ns" { SetBellMode BellSet:Bs0|HouhBell[0] } "NODE_NAME" } } { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.619 ns ( 51.27 % ) " "Info: Total cell delay = 1.619 ns ( 51.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.539 ns ( 48.73 % ) " "Info: Total interconnect delay = 1.539 ns ( 48.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.158 ns" { SetBellMode BellSet:Bs0|HouhBell[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.158 ns" { SetBellMode {} SetBellMode~combout {} BellSet:Bs0|HouhBell[0] {} } { 0.000ns 0.000ns 1.539ns } { 0.000ns 0.959ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { CP CP~clkctrl BellSet:Bs0|HouhBell[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.811 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|HouhBell[0] {} } { 0.000ns 0.000ns 0.112ns 1.203ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.158 ns" { SetBellMode BellSet:Bs0|HouhBell[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.158 ns" { SetBellMode {} SetBellMode~combout {} BellSet:Bs0|HouhBell[0] {} } { 0.000ns 0.000ns 1.539ns } { 0.000ns 0.959ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 06 14:51:26 2021 " "Info: Processing ended: Wed Jan 06 14:51:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
