{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699239634298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699239634298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  5 21:00:34 2023 " "Processing started: Sun Nov  5 21:00:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699239634298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239634298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239634298 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699239634394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699239634394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ArchALU " "Found design unit 1: ALU-ArchALU" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239640805 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239640805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LeftShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LeftShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeftShifter-ArchLeftShifter " "Found design unit 1: LeftShifter-ArchLeftShifter" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239640805 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeftShifter " "Found entity 1: LeftShifter" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239640805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ArithmeticShiftRight.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ArithmeticShiftRight.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticShiftRight-ArchArithmeticShiftRight " "Found design unit 1: ArithmeticShiftRight-ArchArithmeticShiftRight" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239640806 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticShiftRight " "Found entity 1: ArithmeticShiftRight" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239640806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Complement2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Complement2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complement2-ArchComplement2 " "Found design unit 1: Complement2-ArchComplement2" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239640806 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complement2 " "Found entity 1: Complement2" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239640806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BinaryToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BinaryToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryToBCD-Behavioral " "Found design unit 1: BinaryToBCD-Behavioral" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239640806 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239640806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-ArchShifterDisplay " "Found design unit 1: Display-ArchShifterDisplay" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239640807 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239640807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecoderBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecoderBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderBCD-ArchDecoder " "Found design unit 1: DecoderBCD-ArchDecoder" {  } { { "DecoderBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/DecoderBCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239640807 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderBCD " "Found entity 1: DecoderBCD" {  } { { "DecoderBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/DecoderBCD.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239640807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FullAdder3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder3-ArchFullAdder " "Found design unit 1: FullAdder3-ArchFullAdder" {  } { { "FullAdder3.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FullAdder3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239640807 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder3 " "Found entity 1: FullAdder3" {  } { { "FullAdder3.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FullAdder3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239640807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-ArchMultiplier " "Found design unit 1: Multiplier-ArchMultiplier" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Multiplier.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239640808 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Multiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239640808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FetchCycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FetchCycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FetchCycle-ArchFetchCycle " "Found design unit 1: FetchCycle-ArchFetchCycle" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239640808 ""} { "Info" "ISGN_ENTITY_NAME" "1 FetchCycle " "Found entity 1: FetchCycle" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239640808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640808 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699239640840 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "B ALU.vhd(25) " "VHDL Signal Declaration warning at ALU.vhd(25): used explicit default value for signal \"B\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1699239640841 "|ALU"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cons ALU.vhd(32) " "VHDL Signal Declaration warning at ALU.vhd(32): used explicit default value for signal \"cons\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1699239640841 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftShifterOutput ALU.vhd(114) " "VHDL Process Statement warning at ALU.vhd(114): signal \"leftShifterOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640841 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(114) " "VHDL Process Statement warning at ALU.vhd(114): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640841 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(114) " "VHDL Process Statement warning at ALU.vhd(114): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640841 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "asrShifterOutput ALU.vhd(115) " "VHDL Process Statement warning at ALU.vhd(115): signal \"asrShifterOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640841 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(115) " "VHDL Process Statement warning at ALU.vhd(115): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640841 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(115) " "VHDL Process Statement warning at ALU.vhd(115): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640841 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(117) " "VHDL Process Statement warning at ALU.vhd(117): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640841 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(117) " "VHDL Process Statement warning at ALU.vhd(117): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640841 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(117) " "VHDL Process Statement warning at ALU.vhd(117): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640841 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "complementOutput ALU.vhd(118) " "VHDL Process Statement warning at ALU.vhd(118): signal \"complementOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640841 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(118) " "VHDL Process Statement warning at ALU.vhd(118): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640841 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(118) " "VHDL Process Statement warning at ALU.vhd(118): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640841 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(119) " "VHDL Process Statement warning at ALU.vhd(119): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640841 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(119) " "VHDL Process Statement warning at ALU.vhd(119): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640841 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(119) " "VHDL Process Statement warning at ALU.vhd(119): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640841 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(119) " "VHDL Process Statement warning at ALU.vhd(119): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640841 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(120) " "VHDL Process Statement warning at ALU.vhd(120): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640841 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(120) " "VHDL Process Statement warning at ALU.vhd(120): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640841 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(120) " "VHDL Process Statement warning at ALU.vhd(120): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640841 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(120) " "VHDL Process Statement warning at ALU.vhd(120): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640841 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(124) " "VHDL Process Statement warning at ALU.vhd(124): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640841 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(124) " "VHDL Process Statement warning at ALU.vhd(124): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cons ALU.vhd(124) " "VHDL Process Statement warning at ALU.vhd(124): signal \"cons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(125) " "VHDL Process Statement warning at ALU.vhd(125): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(125) " "VHDL Process Statement warning at ALU.vhd(125): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cons ALU.vhd(125) " "VHDL Process Statement warning at ALU.vhd(125): signal \"cons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(126) " "VHDL Process Statement warning at ALU.vhd(126): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(126) " "VHDL Process Statement warning at ALU.vhd(126): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cons ALU.vhd(126) " "VHDL Process Statement warning at ALU.vhd(126): signal \"cons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cons ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): signal \"cons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "partialSumABLSB ALU.vhd(137) " "VHDL Process Statement warning at ALU.vhd(137): signal \"partialSumABLSB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput ALU.vhd(138) " "VHDL Process Statement warning at ALU.vhd(138): signal \"digitsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput ALU.vhd(139) " "VHDL Process Statement warning at ALU.vhd(139): signal \"segmentsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(144) " "VHDL Process Statement warning at ALU.vhd(144): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(144) " "VHDL Process Statement warning at ALU.vhd(144): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(145) " "VHDL Process Statement warning at ALU.vhd(145): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(145) " "VHDL Process Statement warning at ALU.vhd(145): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(146) " "VHDL Process Statement warning at ALU.vhd(146): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(146) " "VHDL Process Statement warning at ALU.vhd(146): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "partialSubABLSB ALU.vhd(148) " "VHDL Process Statement warning at ALU.vhd(148): signal \"partialSubABLSB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput ALU.vhd(149) " "VHDL Process Statement warning at ALU.vhd(149): signal \"digitsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput ALU.vhd(150) " "VHDL Process Statement warning at ALU.vhd(150): signal \"segmentsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "productResult ALU.vhd(155) " "VHDL Process Statement warning at ALU.vhd(155): signal \"productResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput ALU.vhd(156) " "VHDL Process Statement warning at ALU.vhd(156): signal \"digitsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput ALU.vhd(157) " "VHDL Process Statement warning at ALU.vhd(157): signal \"segmentsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchResult ALU.vhd(162) " "VHDL Process Statement warning at ALU.vhd(162): signal \"fetchResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput ALU.vhd(163) " "VHDL Process Statement warning at ALU.vhd(163): signal \"digitsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput ALU.vhd(164) " "VHDL Process Statement warning at ALU.vhd(164): signal \"segmentsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchResult ALU.vhd(169) " "VHDL Process Statement warning at ALU.vhd(169): signal \"fetchResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput ALU.vhd(170) " "VHDL Process Statement warning at ALU.vhd(170): signal \"digitsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput ALU.vhd(171) " "VHDL Process Statement warning at ALU.vhd(171): signal \"segmentsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchResult ALU.vhd(176) " "VHDL Process Statement warning at ALU.vhd(176): signal \"fetchResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput ALU.vhd(177) " "VHDL Process Statement warning at ALU.vhd(177): signal \"digitsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput ALU.vhd(178) " "VHDL Process Statement warning at ALU.vhd(178): signal \"segmentsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchResult ALU.vhd(183) " "VHDL Process Statement warning at ALU.vhd(183): signal \"fetchResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput ALU.vhd(184) " "VHDL Process Statement warning at ALU.vhd(184): signal \"digitsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput ALU.vhd(185) " "VHDL Process Statement warning at ALU.vhd(185): signal \"segmentsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "displayMessage2 ALU.vhd(108) " "VHDL Process Statement warning at ALU.vhd(108): inferring latch(es) for signal or variable \"displayMessage2\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "auxAdderCarryOut ALU.vhd(108) " "VHDL Process Statement warning at ALU.vhd(108): inferring latch(es) for signal or variable \"auxAdderCarryOut\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "arithResult ALU.vhd(108) " "VHDL Process Statement warning at ALU.vhd(108): inferring latch(es) for signal or variable \"arithResult\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[0\] ALU.vhd(108) " "Inferred latch for \"arithResult\[0\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[1\] ALU.vhd(108) " "Inferred latch for \"arithResult\[1\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[2\] ALU.vhd(108) " "Inferred latch for \"arithResult\[2\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[3\] ALU.vhd(108) " "Inferred latch for \"arithResult\[3\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[4\] ALU.vhd(108) " "Inferred latch for \"arithResult\[4\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[5\] ALU.vhd(108) " "Inferred latch for \"arithResult\[5\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[6\] ALU.vhd(108) " "Inferred latch for \"arithResult\[6\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[7\] ALU.vhd(108) " "Inferred latch for \"arithResult\[7\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[8\] ALU.vhd(108) " "Inferred latch for \"arithResult\[8\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[9\] ALU.vhd(108) " "Inferred latch for \"arithResult\[9\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[0\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[0\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[1\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[1\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[2\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[2\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[3\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[3\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[4\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[4\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640842 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[5\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[5\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640843 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[6\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[6\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640843 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[7\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[7\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640843 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[8\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[8\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640843 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[9\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[9\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640843 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[10\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[10\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640843 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[11\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[11\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640843 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[12\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[12\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640843 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[13\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[13\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640843 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[14\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[14\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640843 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[15\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[15\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640843 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[16\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[16\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640843 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[17\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[17\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640843 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[18\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[18\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640843 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[19\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[19\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640843 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[20\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[20\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640843 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[21\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[21\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640843 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[22\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[22\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640843 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[23\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[23\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640843 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[24\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[24\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640843 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[25\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[25\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640843 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[26\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[26\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640843 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[27\] ALU.vhd(108) " "Inferred latch for \"displayMessage2\[27\]\" at ALU.vhd(108)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239640843 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShifter LeftShifter:LfShift " "Elaborating entity \"LeftShifter\" for hierarchy \"LeftShifter:LfShift\"" {  } { { "ALU.vhd" "LfShift" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699239640843 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A LeftShifter.vhd(19) " "VHDL Process Statement warning at LeftShifter.vhd(19): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640844 "|ALU|LeftShifter:LfShift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticShiftRight ArithmeticShiftRight:ASRShift " "Elaborating entity \"ArithmeticShiftRight\" for hierarchy \"ArithmeticShiftRight:ASRShift\"" {  } { { "ALU.vhd" "ASRShift" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699239640844 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ArithmeticShiftRight.vhd(20) " "VHDL Process Statement warning at ArithmeticShiftRight.vhd(20): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640845 "|ALU|ArithmeticShiftRight:ASRShift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complement2 Complement2:Comp2 " "Elaborating entity \"Complement2\" for hierarchy \"Complement2:Comp2\"" {  } { { "ALU.vhd" "Comp2" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699239640845 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Complement2.vhd(17) " "VHDL Process Statement warning at Complement2.vhd(17): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640845 "|ALU|Complement2:Comp2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output Complement2.vhd(30) " "VHDL Process Statement warning at Complement2.vhd(30): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640846 "|ALU|Complement2:Comp2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier Multiplier:Mult " "Elaborating entity \"Multiplier\" for hierarchy \"Multiplier:Mult\"" {  } { { "ALU.vhd" "Mult" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699239640846 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BProdAMSB Multiplier.vhd(21) " "Verilog HDL or VHDL warning at Multiplier.vhd(21): object \"BProdAMSB\" assigned a value but never read" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Multiplier.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699239640846 "|ALU|Multiplier:Mult"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BProdAlsb Multiplier.vhd(21) " "Verilog HDL or VHDL warning at Multiplier.vhd(21): object \"BProdAlsb\" assigned a value but never read" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Multiplier.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699239640846 "|ALU|Multiplier:Mult"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "product Multiplier.vhd(25) " "Verilog HDL or VHDL warning at Multiplier.vhd(25): object \"product\" assigned a value but never read" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Multiplier.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699239640846 "|ALU|Multiplier:Mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder3 Multiplier:Mult\|FullAdder3:\\adder1:0:FullAdder1 " "Elaborating entity \"FullAdder3\" for hierarchy \"Multiplier:Mult\|FullAdder3:\\adder1:0:FullAdder1\"" {  } { { "Multiplier.vhd" "\\adder1:0:FullAdder1" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Multiplier.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699239640846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchCycle FetchCycle:Fetch " "Elaborating entity \"FetchCycle\" for hierarchy \"FetchCycle:Fetch\"" {  } { { "ALU.vhd" "Fetch" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699239640849 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Z FetchCycle.vhd(15) " "VHDL Signal Declaration warning at FetchCycle.vhd(15): used explicit default value for signal \"Z\" because signal was never assigned a value" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1699239640850 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "W FetchCycle.vhd(16) " "VHDL Signal Declaration warning at FetchCycle.vhd(16): used explicit default value for signal \"W\" because signal was never assigned a value" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1699239640850 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A FetchCycle.vhd(21) " "VHDL Process Statement warning at FetchCycle.vhd(21): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640850 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B FetchCycle.vhd(22) " "VHDL Process Statement warning at FetchCycle.vhd(22): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640850 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X FetchCycle.vhd(26) " "VHDL Process Statement warning at FetchCycle.vhd(26): signal \"X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640850 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y FetchCycle.vhd(26) " "VHDL Process Statement warning at FetchCycle.vhd(26): signal \"Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640850 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W FetchCycle.vhd(26) " "VHDL Process Statement warning at FetchCycle.vhd(26): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640850 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X FetchCycle.vhd(29) " "VHDL Process Statement warning at FetchCycle.vhd(29): signal \"X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640850 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z FetchCycle.vhd(29) " "VHDL Process Statement warning at FetchCycle.vhd(29): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640850 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X FetchCycle.vhd(32) " "VHDL Process Statement warning at FetchCycle.vhd(32): signal \"X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640851 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z FetchCycle.vhd(32) " "VHDL Process Statement warning at FetchCycle.vhd(32): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640851 "|ALU|FetchCycle:Fetch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W FetchCycle.vhd(32) " "VHDL Process Statement warning at FetchCycle.vhd(32): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640851 "|ALU|FetchCycle:Fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:PrintMessage " "Elaborating entity \"Display\" for hierarchy \"Display:PrintMessage\"" {  } { { "ALU.vhd" "PrintMessage" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699239640861 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "NoneMessage Display.vhd(14) " "VHDL Signal Declaration warning at Display.vhd(14): used explicit default value for signal \"NoneMessage\" because signal was never assigned a value" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1699239640865 "|ALU|Display:PrintArithResult"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux Display.vhd(34) " "Verilog HDL or VHDL warning at Display.vhd(34): object \"aux\" assigned a value but never read" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699239640865 "|ALU|Display:PrintArithResult"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputMessage Display.vhd(37) " "VHDL Process Statement warning at Display.vhd(37): signal \"inputMessage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640865 "|ALU|Display:PrintArithResult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCD BinaryToBCD:BCD " "Elaborating entity \"BinaryToBCD\" for hierarchy \"BinaryToBCD:BCD\"" {  } { { "ALU.vhd" "BCD" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699239640866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderBCD DecoderBCD:Decoder " "Elaborating entity \"DecoderBCD\" for hierarchy \"DecoderBCD:Decoder\"" {  } { { "ALU.vhd" "Decoder" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699239640866 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter DecoderBCD.vhd(11) " "Verilog HDL or VHDL warning at DecoderBCD.vhd(11): object \"counter\" assigned a value but never read" {  } { { "DecoderBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/DecoderBCD.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699239640867 "|ALU|DecoderBCD:Decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decodedMessage DecoderBCD.vhd(39) " "VHDL Process Statement warning at DecoderBCD.vhd(39): signal \"decodedMessage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DecoderBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/DecoderBCD.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699239640867 "|ALU|DecoderBCD:Decoder"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Div1\"" {  } { { "BinaryToBCD.vhd" "Div1" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699239641367 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Mod0\"" {  } { { "BinaryToBCD.vhd" "Mod0" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699239641367 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Div0\"" {  } { { "BinaryToBCD.vhd" "Div0" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699239641367 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Div2\"" {  } { { "BinaryToBCD.vhd" "Div2" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699239641367 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Mod1\"" {  } { { "BinaryToBCD.vhd" "Mod1" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699239641367 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Mod2\"" {  } { { "BinaryToBCD.vhd" "Mod2" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699239641367 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FetchCycle:Fetch\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FetchCycle:Fetch\|Mult2\"" {  } { { "FetchCycle.vhd" "Mult2" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699239641367 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FetchCycle:Fetch\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FetchCycle:Fetch\|Div0\"" {  } { { "FetchCycle.vhd" "Div0" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699239641367 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Multiplier:Mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Multiplier:Mult\|Mult0\"" {  } { { "Multiplier.vhd" "Mult0" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Multiplier.vhd" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699239641367 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FetchCycle:Fetch\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FetchCycle:Fetch\|Mult0\"" {  } { { "FetchCycle.vhd" "Mult0" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699239641367 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1699239641367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BCD\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"BinaryToBCD:BCD\|lpm_divide:Div1\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699239641385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BCD\|lpm_divide:Div1 " "Instantiated megafunction \"BinaryToBCD:BCD\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641385 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699239641385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239641406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239641406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239641408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239641408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239641413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239641413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239641436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239641436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239641459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239641459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BCD\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BinaryToBCD:BCD\|lpm_divide:Mod0\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699239641463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BCD\|lpm_divide:Mod0 " "Instantiated megafunction \"BinaryToBCD:BCD\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641463 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699239641463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ccm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ccm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ccm " "Found entity 1: lpm_divide_ccm" {  } { { "db/lpm_divide_ccm.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/lpm_divide_ccm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239641485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239641485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/sign_div_unsign_1nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239641487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239641487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m9f " "Found entity 1: alt_u_div_m9f" {  } { { "db/alt_u_div_m9f.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_m9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239641492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239641492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinaryToBCD:BCD\|lpm_divide:Div0\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699239641496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BCD\|lpm_divide:Div0 " "Instantiated megafunction \"BinaryToBCD:BCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641497 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699239641497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9km.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9km.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9km " "Found entity 1: lpm_divide_9km" {  } { { "db/lpm_divide_9km.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/lpm_divide_9km.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239641518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239641518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BCD\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BinaryToBCD:BCD\|lpm_divide:Div2\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699239641522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BCD\|lpm_divide:Div2 " "Instantiated megafunction \"BinaryToBCD:BCD\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641522 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699239641522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sim " "Found entity 1: lpm_divide_sim" {  } { { "db/lpm_divide_sim.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/lpm_divide_sim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239641543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239641543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239641545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239641545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_s6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239641549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239641549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FetchCycle:Fetch\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"FetchCycle:Fetch\|lpm_mult:Mult2\"" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699239641578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FetchCycle:Fetch\|lpm_mult:Mult2 " "Instantiated megafunction \"FetchCycle:Fetch\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641578 ""}  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699239641578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_u9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_u9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_u9t " "Found entity 1: mult_u9t" {  } { { "db/mult_u9t.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/mult_u9t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239641599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239641599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FetchCycle:Fetch\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"FetchCycle:Fetch\|lpm_divide:Div0\"" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699239641814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FetchCycle:Fetch\|lpm_divide:Div0 " "Instantiated megafunction \"FetchCycle:Fetch\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641815 ""}  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699239641815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o0p " "Found entity 1: lpm_divide_o0p" {  } { { "db/lpm_divide_o0p.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/lpm_divide_o0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239641836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239641836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/abs_divider_jbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239641840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239641840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239641863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239641863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_1v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_1v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_1v9 " "Found entity 1: lpm_abs_1v9" {  } { { "db/lpm_abs_1v9.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/lpm_abs_1v9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239641898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239641898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239641901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239641901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Multiplier:Mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Multiplier:Mult\|lpm_mult:Mult0\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Multiplier.vhd" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699239641904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Multiplier:Mult\|lpm_mult:Mult0 " "Instantiated megafunction \"Multiplier:Mult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641904 ""}  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Multiplier.vhd" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699239641904 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Multiplier:Mult\|lpm_mult:Mult0\|multcore:mult_core Multiplier:Mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Multiplier:Mult\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Multiplier:Mult\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/miku/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Multiplier.vhd" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699239641911 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Multiplier:Mult\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Multiplier:Mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Multiplier:Mult\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Multiplier:Mult\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/miku/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Multiplier.vhd" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699239641914 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Multiplier:Mult\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Multiplier:Mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Multiplier:Mult\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Multiplier:Mult\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/miku/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Multiplier.vhd" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699239641919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8fh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8fh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8fh " "Found entity 1: add_sub_8fh" {  } { { "db/add_sub_8fh.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/add_sub_8fh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239641941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239641941 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Multiplier:Mult\|lpm_mult:Mult0\|altshift:external_latency_ffs Multiplier:Mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Multiplier:Mult\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Multiplier:Mult\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/miku/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Multiplier.vhd" 49 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699239641944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FetchCycle:Fetch\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FetchCycle:Fetch\|lpm_mult:Mult0\"" {  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699239641954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FetchCycle:Fetch\|lpm_mult:Mult0 " "Instantiated megafunction \"FetchCycle:Fetch\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239641954 ""}  } { { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699239641954 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FetchCycle:Fetch\|lpm_mult:Mult0\|multcore:mult_core FetchCycle:Fetch\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FetchCycle:Fetch\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FetchCycle:Fetch\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/miku/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 26 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699239641962 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FetchCycle:Fetch\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder FetchCycle:Fetch\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FetchCycle:Fetch\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FetchCycle:Fetch\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/miku/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 26 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699239641965 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FetchCycle:Fetch\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FetchCycle:Fetch\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FetchCycle:Fetch\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FetchCycle:Fetch\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/miku/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 26 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699239641969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2jh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2jh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2jh " "Found entity 1: add_sub_2jh" {  } { { "db/add_sub_2jh.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/add_sub_2jh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699239641991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239641991 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FetchCycle:Fetch\|lpm_mult:Mult0\|altshift:external_latency_ffs FetchCycle:Fetch\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FetchCycle:Fetch\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FetchCycle:Fetch\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/miku/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "FetchCycle.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FetchCycle.vhd" 26 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699239641993 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "17 " "Ignored 17 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "17 " "Ignored 17 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1699239642229 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1699239642229 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMessage2\[19\] displayMessage2\[14\] " "Duplicate LATCH primitive \"displayMessage2\[19\]\" merged with LATCH primitive \"displayMessage2\[14\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1699239642232 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1699239642232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[14\] " "Latch displayMessage2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642232 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[0\] " "Latch displayMessage2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642232 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[21\] " "Latch displayMessage2\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642232 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[7\] " "Latch displayMessage2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642232 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[1\] " "Latch displayMessage2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642232 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[15\] " "Latch displayMessage2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642232 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[22\] " "Latch displayMessage2\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642232 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[8\] " "Latch displayMessage2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642232 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[16\] " "Latch displayMessage2\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[3\] " "Ports D and ENA on the latch are fed by the same signal selector\[3\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[2\] " "Latch displayMessage2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[23\] " "Latch displayMessage2\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[9\] " "Latch displayMessage2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[3\] " "Latch displayMessage2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[17\] " "Latch displayMessage2\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[24\] " "Latch displayMessage2\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[10\] " "Latch displayMessage2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[18\] " "Latch displayMessage2\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[4\] " "Latch displayMessage2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[25\] " "Latch displayMessage2\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[2\] " "Ports D and ENA on the latch are fed by the same signal selector\[2\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[11\] " "Latch displayMessage2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[5\] " "Latch displayMessage2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[26\] " "Latch displayMessage2\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[12\] " "Latch displayMessage2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[20\] " "Latch displayMessage2\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[6\] " "Latch displayMessage2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[27\] " "Latch displayMessage2\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[13\] " "Latch displayMessage2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithResult\[0\] " "Latch arithResult\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[3\] " "Ports D and ENA on the latch are fed by the same signal selector\[3\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithResult\[1\] " "Latch arithResult\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[3\] " "Ports D and ENA on the latch are fed by the same signal selector\[3\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithResult\[2\] " "Latch arithResult\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[3\] " "Ports D and ENA on the latch are fed by the same signal selector\[3\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithResult\[3\] " "Latch arithResult\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithResult\[9\] " "Latch arithResult\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[3\] " "Ports D and ENA on the latch are fed by the same signal selector\[3\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithResult\[7\] " "Latch arithResult\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[2\] " "Ports D and ENA on the latch are fed by the same signal selector\[2\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithResult\[8\] " "Latch arithResult\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[3\] " "Ports D and ENA on the latch are fed by the same signal selector\[3\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithResult\[4\] " "Latch arithResult\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithResult\[5\] " "Latch arithResult\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642233 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "arithResult\[6\] " "Latch arithResult\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[0\] " "Ports D and ENA on the latch are fed by the same signal selector\[0\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699239642234 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699239642234 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699239642236 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699239642237 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[0\] Complement2:Comp2\|output\[0\]~_emulated Complement2:Comp2\|output\[0\]~1 " "Register \"Complement2:Comp2\|output\[0\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[0\]~_emulated\" and latch \"Complement2:Comp2\|output\[0\]~1\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Complement2:Comp2|output[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[1\] Complement2:Comp2\|output\[1\]~_emulated Complement2:Comp2\|output\[1\]~5 " "Register \"Complement2:Comp2\|output\[1\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[1\]~_emulated\" and latch \"Complement2:Comp2\|output\[1\]~5\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Complement2:Comp2|output[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[2\] Complement2:Comp2\|output\[2\]~_emulated Complement2:Comp2\|output\[2\]~9 " "Register \"Complement2:Comp2\|output\[2\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[2\]~_emulated\" and latch \"Complement2:Comp2\|output\[2\]~9\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Complement2:Comp2|output[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[3\] Complement2:Comp2\|output\[3\]~_emulated Complement2:Comp2\|output\[3\]~13 " "Register \"Complement2:Comp2\|output\[3\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[3\]~_emulated\" and latch \"Complement2:Comp2\|output\[3\]~13\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Complement2:Comp2|output[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[4\] Complement2:Comp2\|output\[4\]~_emulated Complement2:Comp2\|output\[4\]~17 " "Register \"Complement2:Comp2\|output\[4\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[4\]~_emulated\" and latch \"Complement2:Comp2\|output\[4\]~17\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Complement2:Comp2|output[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[5\] Complement2:Comp2\|output\[5\]~_emulated Complement2:Comp2\|output\[5\]~21 " "Register \"Complement2:Comp2\|output\[5\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[5\]~_emulated\" and latch \"Complement2:Comp2\|output\[5\]~21\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Complement2:Comp2|output[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[6\] Complement2:Comp2\|output\[6\]~_emulated Complement2:Comp2\|output\[6\]~25 " "Register \"Complement2:Comp2\|output\[6\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[6\]~_emulated\" and latch \"Complement2:Comp2\|output\[6\]~25\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Complement2:Comp2|output[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[7\] Complement2:Comp2\|output\[7\]~_emulated Complement2:Comp2\|output\[7\]~29 " "Register \"Complement2:Comp2\|output\[7\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[7\]~_emulated\" and latch \"Complement2:Comp2\|output\[7\]~29\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Complement2:Comp2|output[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[8\] Complement2:Comp2\|output\[8\]~_emulated Complement2:Comp2\|output\[8\]~33 " "Register \"Complement2:Comp2\|output\[8\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[8\]~_emulated\" and latch \"Complement2:Comp2\|output\[8\]~33\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Complement2:Comp2|output[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[9\] Complement2:Comp2\|output\[9\]~_emulated Complement2:Comp2\|output\[9\]~37 " "Register \"Complement2:Comp2\|output\[9\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[9\]~_emulated\" and latch \"Complement2:Comp2\|output\[9\]~37\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Complement2:Comp2|output[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[0\] ArithmeticShiftRight:ASRShift\|shifterOutput\[0\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[0\]~1 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[0\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[0\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[0\]~1\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[0\] LeftShifter:LfShift\|shifterOutput\[0\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[0\]~1 " "Register \"LeftShifter:LfShift\|shifterOutput\[0\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[0\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[0\]~1\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|LeftShifter:LfShift|shifterOutput[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[1\] ArithmeticShiftRight:ASRShift\|shifterOutput\[1\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[1\]~5 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[1\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[1\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[1\]~5\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[1\] LeftShifter:LfShift\|shifterOutput\[1\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[1\]~5 " "Register \"LeftShifter:LfShift\|shifterOutput\[1\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[1\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[1\]~5\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|LeftShifter:LfShift|shifterOutput[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[2\] ArithmeticShiftRight:ASRShift\|shifterOutput\[2\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[2\]~9 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[2\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[2\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[2\]~9\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[2\] LeftShifter:LfShift\|shifterOutput\[2\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[2\]~9 " "Register \"LeftShifter:LfShift\|shifterOutput\[2\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[2\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[2\]~9\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|LeftShifter:LfShift|shifterOutput[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[3\] ArithmeticShiftRight:ASRShift\|shifterOutput\[3\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[3\]~13 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[3\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[3\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[3\]~13\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[3\] LeftShifter:LfShift\|shifterOutput\[3\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[3\]~13 " "Register \"LeftShifter:LfShift\|shifterOutput\[3\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[3\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[3\]~13\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|LeftShifter:LfShift|shifterOutput[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[4\] ArithmeticShiftRight:ASRShift\|shifterOutput\[4\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[4\]~17 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[4\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[4\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[4\]~17\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[4\] LeftShifter:LfShift\|shifterOutput\[4\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[4\]~17 " "Register \"LeftShifter:LfShift\|shifterOutput\[4\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[4\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[4\]~17\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|LeftShifter:LfShift|shifterOutput[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[5\] ArithmeticShiftRight:ASRShift\|shifterOutput\[5\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[5\]~21 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[5\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[5\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[5\]~21\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[5\] LeftShifter:LfShift\|shifterOutput\[5\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[5\]~21 " "Register \"LeftShifter:LfShift\|shifterOutput\[5\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[5\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[5\]~21\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|LeftShifter:LfShift|shifterOutput[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[6\] ArithmeticShiftRight:ASRShift\|shifterOutput\[6\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[6\]~25 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[6\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[6\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[6\]~25\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[6\] LeftShifter:LfShift\|shifterOutput\[6\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[6\]~25 " "Register \"LeftShifter:LfShift\|shifterOutput\[6\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[6\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[6\]~25\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|LeftShifter:LfShift|shifterOutput[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[7\] ArithmeticShiftRight:ASRShift\|shifterOutput\[7\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[7\]~29 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[7\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[7\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[7\]~29\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[7\] LeftShifter:LfShift\|shifterOutput\[7\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[7\]~29 " "Register \"LeftShifter:LfShift\|shifterOutput\[7\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[7\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[7\]~29\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|LeftShifter:LfShift|shifterOutput[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[8\] ArithmeticShiftRight:ASRShift\|shifterOutput\[8\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[8\]~33 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[8\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[8\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[8\]~33\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[8\] LeftShifter:LfShift\|shifterOutput\[8\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[8\]~33 " "Register \"LeftShifter:LfShift\|shifterOutput\[8\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[8\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[8\]~33\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|LeftShifter:LfShift|shifterOutput[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[9\] ArithmeticShiftRight:ASRShift\|shifterOutput\[9\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[9\]~37 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[9\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[9\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[9\]~37\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[9\] LeftShifter:LfShift\|shifterOutput\[9\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[9\]~37 " "Register \"LeftShifter:LfShift\|shifterOutput\[9\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[9\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[9\]~37\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|LeftShifter:LfShift|shifterOutput[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[14\] Display:PrintMessage\|message\[14\]~_emulated Display:PrintMessage\|message\[14\]~1 " "Register \"Display:PrintMessage\|message\[14\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[14\]~_emulated\" and latch \"Display:PrintMessage\|message\[14\]~1\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[0\] Display:PrintMessage\|message\[0\]~_emulated Display:PrintMessage\|message\[0\]~5 " "Register \"Display:PrintMessage\|message\[0\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[0\]~_emulated\" and latch \"Display:PrintMessage\|message\[0\]~5\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[21\] Display:PrintMessage\|message\[21\]~_emulated Display:PrintMessage\|message\[21\]~9 " "Register \"Display:PrintMessage\|message\[21\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[21\]~_emulated\" and latch \"Display:PrintMessage\|message\[21\]~9\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[7\] Display:PrintMessage\|message\[7\]~_emulated Display:PrintMessage\|message\[7\]~13 " "Register \"Display:PrintMessage\|message\[7\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[7\]~_emulated\" and latch \"Display:PrintMessage\|message\[7\]~13\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[14\] Display:PrintArithResult\|message\[14\]~_emulated Display:PrintMessage\|message\[14\]~1 " "Register \"Display:PrintArithResult\|message\[14\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[14\]~_emulated\" and latch \"Display:PrintMessage\|message\[14\]~1\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[0\] Display:PrintArithResult\|message\[0\]~_emulated Display:PrintMessage\|message\[0\]~5 " "Register \"Display:PrintArithResult\|message\[0\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[0\]~_emulated\" and latch \"Display:PrintMessage\|message\[0\]~5\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[21\] Display:PrintArithResult\|message\[21\]~_emulated Display:PrintMessage\|message\[21\]~9 " "Register \"Display:PrintArithResult\|message\[21\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[21\]~_emulated\" and latch \"Display:PrintMessage\|message\[21\]~9\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[7\] Display:PrintArithResult\|message\[7\]~_emulated Display:PrintMessage\|message\[7\]~13 " "Register \"Display:PrintArithResult\|message\[7\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[7\]~_emulated\" and latch \"Display:PrintMessage\|message\[7\]~13\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[1\] Display:PrintMessage\|message\[1\]~_emulated Display:PrintMessage\|message\[1\]~17 " "Register \"Display:PrintMessage\|message\[1\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[1\]~_emulated\" and latch \"Display:PrintMessage\|message\[1\]~17\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[15\] Display:PrintMessage\|message\[15\]~_emulated Display:PrintMessage\|message\[15\]~21 " "Register \"Display:PrintMessage\|message\[15\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[15\]~_emulated\" and latch \"Display:PrintMessage\|message\[15\]~21\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[22\] Display:PrintMessage\|message\[22\]~_emulated Display:PrintMessage\|message\[22\]~25 " "Register \"Display:PrintMessage\|message\[22\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[22\]~_emulated\" and latch \"Display:PrintMessage\|message\[22\]~25\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[8\] Display:PrintMessage\|message\[8\]~_emulated Display:PrintMessage\|message\[8\]~29 " "Register \"Display:PrintMessage\|message\[8\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[8\]~_emulated\" and latch \"Display:PrintMessage\|message\[8\]~29\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[1\] Display:PrintArithResult\|message\[1\]~_emulated Display:PrintMessage\|message\[1\]~17 " "Register \"Display:PrintArithResult\|message\[1\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[1\]~_emulated\" and latch \"Display:PrintMessage\|message\[1\]~17\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[15\] Display:PrintArithResult\|message\[15\]~_emulated Display:PrintMessage\|message\[15\]~21 " "Register \"Display:PrintArithResult\|message\[15\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[15\]~_emulated\" and latch \"Display:PrintMessage\|message\[15\]~21\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[22\] Display:PrintArithResult\|message\[22\]~_emulated Display:PrintMessage\|message\[22\]~25 " "Register \"Display:PrintArithResult\|message\[22\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[22\]~_emulated\" and latch \"Display:PrintMessage\|message\[22\]~25\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[8\] Display:PrintArithResult\|message\[8\]~_emulated Display:PrintMessage\|message\[8\]~29 " "Register \"Display:PrintArithResult\|message\[8\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[8\]~_emulated\" and latch \"Display:PrintMessage\|message\[8\]~29\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[16\] Display:PrintMessage\|message\[16\]~_emulated Display:PrintMessage\|message\[16\]~33 " "Register \"Display:PrintMessage\|message\[16\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[16\]~_emulated\" and latch \"Display:PrintMessage\|message\[16\]~33\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[2\] Display:PrintMessage\|message\[2\]~_emulated Display:PrintMessage\|message\[2\]~37 " "Register \"Display:PrintMessage\|message\[2\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[2\]~_emulated\" and latch \"Display:PrintMessage\|message\[2\]~37\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[23\] Display:PrintMessage\|message\[23\]~_emulated Display:PrintMessage\|message\[23\]~41 " "Register \"Display:PrintMessage\|message\[23\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[23\]~_emulated\" and latch \"Display:PrintMessage\|message\[23\]~41\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[9\] Display:PrintMessage\|message\[9\]~_emulated Display:PrintMessage\|message\[9\]~45 " "Register \"Display:PrintMessage\|message\[9\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[9\]~_emulated\" and latch \"Display:PrintMessage\|message\[9\]~45\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[16\] Display:PrintArithResult\|message\[16\]~_emulated Display:PrintMessage\|message\[16\]~33 " "Register \"Display:PrintArithResult\|message\[16\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[16\]~_emulated\" and latch \"Display:PrintMessage\|message\[16\]~33\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[2\] Display:PrintArithResult\|message\[2\]~_emulated Display:PrintMessage\|message\[2\]~37 " "Register \"Display:PrintArithResult\|message\[2\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[2\]~_emulated\" and latch \"Display:PrintMessage\|message\[2\]~37\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[23\] Display:PrintArithResult\|message\[23\]~_emulated Display:PrintMessage\|message\[23\]~41 " "Register \"Display:PrintArithResult\|message\[23\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[23\]~_emulated\" and latch \"Display:PrintMessage\|message\[23\]~41\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[9\] Display:PrintArithResult\|message\[9\]~_emulated Display:PrintMessage\|message\[9\]~45 " "Register \"Display:PrintArithResult\|message\[9\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[9\]~_emulated\" and latch \"Display:PrintMessage\|message\[9\]~45\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[3\] Display:PrintMessage\|message\[3\]~_emulated Display:PrintMessage\|message\[3\]~49 " "Register \"Display:PrintMessage\|message\[3\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[3\]~_emulated\" and latch \"Display:PrintMessage\|message\[3\]~49\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[17\] Display:PrintMessage\|message\[17\]~_emulated Display:PrintMessage\|message\[17\]~53 " "Register \"Display:PrintMessage\|message\[17\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[17\]~_emulated\" and latch \"Display:PrintMessage\|message\[17\]~53\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[24\] Display:PrintMessage\|message\[24\]~_emulated Display:PrintMessage\|message\[24\]~57 " "Register \"Display:PrintMessage\|message\[24\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[24\]~_emulated\" and latch \"Display:PrintMessage\|message\[24\]~57\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[10\] Display:PrintMessage\|message\[10\]~_emulated Display:PrintMessage\|message\[10\]~61 " "Register \"Display:PrintMessage\|message\[10\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[10\]~_emulated\" and latch \"Display:PrintMessage\|message\[10\]~61\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[3\] Display:PrintArithResult\|message\[3\]~_emulated Display:PrintMessage\|message\[3\]~49 " "Register \"Display:PrintArithResult\|message\[3\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[3\]~_emulated\" and latch \"Display:PrintMessage\|message\[3\]~49\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[17\] Display:PrintArithResult\|message\[17\]~_emulated Display:PrintMessage\|message\[17\]~53 " "Register \"Display:PrintArithResult\|message\[17\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[17\]~_emulated\" and latch \"Display:PrintMessage\|message\[17\]~53\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[24\] Display:PrintArithResult\|message\[24\]~_emulated Display:PrintMessage\|message\[24\]~57 " "Register \"Display:PrintArithResult\|message\[24\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[24\]~_emulated\" and latch \"Display:PrintMessage\|message\[24\]~57\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[10\] Display:PrintArithResult\|message\[10\]~_emulated Display:PrintMessage\|message\[10\]~61 " "Register \"Display:PrintArithResult\|message\[10\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[10\]~_emulated\" and latch \"Display:PrintMessage\|message\[10\]~61\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[18\] Display:PrintMessage\|message\[18\]~_emulated Display:PrintMessage\|message\[18\]~65 " "Register \"Display:PrintMessage\|message\[18\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[18\]~_emulated\" and latch \"Display:PrintMessage\|message\[18\]~65\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[4\] Display:PrintMessage\|message\[4\]~_emulated Display:PrintMessage\|message\[4\]~69 " "Register \"Display:PrintMessage\|message\[4\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[4\]~_emulated\" and latch \"Display:PrintMessage\|message\[4\]~69\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[25\] Display:PrintMessage\|message\[25\]~_emulated Display:PrintMessage\|message\[25\]~73 " "Register \"Display:PrintMessage\|message\[25\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[25\]~_emulated\" and latch \"Display:PrintMessage\|message\[25\]~73\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[11\] Display:PrintMessage\|message\[11\]~_emulated Display:PrintMessage\|message\[11\]~77 " "Register \"Display:PrintMessage\|message\[11\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[11\]~_emulated\" and latch \"Display:PrintMessage\|message\[11\]~77\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[18\] Display:PrintArithResult\|message\[18\]~_emulated Display:PrintMessage\|message\[18\]~65 " "Register \"Display:PrintArithResult\|message\[18\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[18\]~_emulated\" and latch \"Display:PrintMessage\|message\[18\]~65\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[4\] Display:PrintArithResult\|message\[4\]~_emulated Display:PrintMessage\|message\[4\]~69 " "Register \"Display:PrintArithResult\|message\[4\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[4\]~_emulated\" and latch \"Display:PrintMessage\|message\[4\]~69\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[25\] Display:PrintArithResult\|message\[25\]~_emulated Display:PrintMessage\|message\[25\]~73 " "Register \"Display:PrintArithResult\|message\[25\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[25\]~_emulated\" and latch \"Display:PrintMessage\|message\[25\]~73\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[11\] Display:PrintArithResult\|message\[11\]~_emulated Display:PrintMessage\|message\[11\]~77 " "Register \"Display:PrintArithResult\|message\[11\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[11\]~_emulated\" and latch \"Display:PrintMessage\|message\[11\]~77\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[5\] Display:PrintMessage\|message\[5\]~_emulated Display:PrintMessage\|message\[5\]~81 " "Register \"Display:PrintMessage\|message\[5\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[5\]~_emulated\" and latch \"Display:PrintMessage\|message\[5\]~81\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[19\] Display:PrintMessage\|message\[19\]~_emulated Display:PrintMessage\|message\[14\]~1 " "Register \"Display:PrintMessage\|message\[19\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[19\]~_emulated\" and latch \"Display:PrintMessage\|message\[14\]~1\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[26\] Display:PrintMessage\|message\[26\]~_emulated Display:PrintMessage\|message\[26\]~87 " "Register \"Display:PrintMessage\|message\[26\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[26\]~_emulated\" and latch \"Display:PrintMessage\|message\[26\]~87\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[12\] Display:PrintMessage\|message\[12\]~_emulated Display:PrintMessage\|message\[12\]~91 " "Register \"Display:PrintMessage\|message\[12\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[12\]~_emulated\" and latch \"Display:PrintMessage\|message\[12\]~91\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[5\] Display:PrintArithResult\|message\[5\]~_emulated Display:PrintMessage\|message\[5\]~81 " "Register \"Display:PrintArithResult\|message\[5\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[5\]~_emulated\" and latch \"Display:PrintMessage\|message\[5\]~81\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[19\] Display:PrintArithResult\|message\[19\]~_emulated Display:PrintMessage\|message\[14\]~1 " "Register \"Display:PrintArithResult\|message\[19\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[19\]~_emulated\" and latch \"Display:PrintMessage\|message\[14\]~1\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[26\] Display:PrintArithResult\|message\[26\]~_emulated Display:PrintMessage\|message\[26\]~87 " "Register \"Display:PrintArithResult\|message\[26\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[26\]~_emulated\" and latch \"Display:PrintMessage\|message\[26\]~87\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[12\] Display:PrintArithResult\|message\[12\]~_emulated Display:PrintMessage\|message\[12\]~91 " "Register \"Display:PrintArithResult\|message\[12\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[12\]~_emulated\" and latch \"Display:PrintMessage\|message\[12\]~91\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[20\] Display:PrintMessage\|message\[20\]~_emulated Display:PrintMessage\|message\[20\]~95 " "Register \"Display:PrintMessage\|message\[20\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[20\]~_emulated\" and latch \"Display:PrintMessage\|message\[20\]~95\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[6\] Display:PrintMessage\|message\[6\]~_emulated Display:PrintMessage\|message\[6\]~99 " "Register \"Display:PrintMessage\|message\[6\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[6\]~_emulated\" and latch \"Display:PrintMessage\|message\[6\]~99\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[27\] Display:PrintMessage\|message\[27\]~_emulated Display:PrintMessage\|message\[27\]~103 " "Register \"Display:PrintMessage\|message\[27\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[27\]~_emulated\" and latch \"Display:PrintMessage\|message\[27\]~103\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintMessage\|message\[13\] Display:PrintMessage\|message\[13\]~_emulated Display:PrintMessage\|message\[13\]~107 " "Register \"Display:PrintMessage\|message\[13\]\" is converted into an equivalent circuit using register \"Display:PrintMessage\|message\[13\]~_emulated\" and latch \"Display:PrintMessage\|message\[13\]~107\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintMessage|message[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[20\] Display:PrintArithResult\|message\[20\]~_emulated Display:PrintMessage\|message\[20\]~95 " "Register \"Display:PrintArithResult\|message\[20\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[20\]~_emulated\" and latch \"Display:PrintMessage\|message\[20\]~95\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[6\] Display:PrintArithResult\|message\[6\]~_emulated Display:PrintMessage\|message\[6\]~99 " "Register \"Display:PrintArithResult\|message\[6\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[6\]~_emulated\" and latch \"Display:PrintMessage\|message\[6\]~99\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[27\] Display:PrintArithResult\|message\[27\]~_emulated Display:PrintMessage\|message\[27\]~103 " "Register \"Display:PrintArithResult\|message\[27\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[27\]~_emulated\" and latch \"Display:PrintMessage\|message\[27\]~103\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Display:PrintArithResult\|message\[13\] Display:PrintArithResult\|message\[13\]~_emulated Display:PrintMessage\|message\[13\]~107 " "Register \"Display:PrintArithResult\|message\[13\]\" is converted into an equivalent circuit using register \"Display:PrintArithResult\|message\[13\]~_emulated\" and latch \"Display:PrintMessage\|message\[13\]~107\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699239642239 "|ALU|Display:PrintArithResult|message[13]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1699239642239 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699239642567 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BCD\|lpm_divide:Mod0\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|op_8~0 " "Logic cell \"BinaryToBCD:BCD\|lpm_divide:Mod0\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|op_8~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699239643097 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_7_result_int\[0\]~16" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_m9f.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699239643097 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_8_result_int\[0\]~18" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_m9f.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699239643097 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1699239643097 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699239643222 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699239643222 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputSelector " "No output dependent on input pin \"inputSelector\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699239643314 "|ALU|inputSelector"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699239643314 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1743 " "Implemented 1743 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699239643314 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699239643314 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1704 " "Implemented 1704 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699239643314 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1699239643314 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699239643314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 252 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 252 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "447 " "Peak virtual memory: 447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699239643326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  5 21:00:43 2023 " "Processing ended: Sun Nov  5 21:00:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699239643326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699239643326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699239643326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699239643326 ""}
