{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  6 23:53:07 2012 " "Info: Processing started: Thu Dec  6 23:53:07 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegisterFile -c RegisterFile " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RegisterFile -c RegisterFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file RegisterFile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Info: Found entity 1: RegisterFile" {  } { { "RegisterFile.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterFile " "Info: Elaborating entity \"RegisterFile\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Warning: Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Info: Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "/home/rszambre/CPR E 281/fProj/RegisterFile/seven_seg_decoder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:RA2disp " "Info: Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:RA2disp\"" {  } { { "RegisterFile.bdf" "RA2disp" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { 792 1864 1960 952 "RA2disp" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "4bit16to1Mux.bdf 1 1 " "Warning: Using design file 4bit16to1Mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4bit16to1Mux " "Info: Found entity 1: 4bit16to1Mux" {  } { { "4bit16to1Mux.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/4bit16to1Mux.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bit16to1Mux 4bit16to1Mux:RA2 " "Info: Elaborating entity \"4bit16to1Mux\" for hierarchy \"4bit16to1Mux:RA2\"" {  } { { "RegisterFile.bdf" "RA2" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { 616 1648 1968 752 "RA2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "161mux 4bit16to1Mux:RA2\|161mux:bit1 " "Info: Elaborating entity \"161mux\" for hierarchy \"4bit16to1Mux:RA2\|161mux:bit1\"" {  } { { "4bit16to1Mux.bdf" "bit1" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/4bit16to1Mux.bdf" { { 88 400 504 456 "bit1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "4bit16to1Mux:RA2\|161mux:bit1 " "Info: Elaborated megafunction instantiation \"4bit16to1Mux:RA2\|161mux:bit1\"" {  } { { "4bit16to1Mux.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/4bit16to1Mux.bdf" { { 88 400 504 456 "bit1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "register.bdf 1 1 " "Warning: Using design file register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Info: Found entity 1: register" {  } { { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/register.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:R00 " "Info: Elaborating entity \"register\" for hierarchy \"register:R00\"" {  } { { "RegisterFile.bdf" "R00" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { 208 336 496 320 "R00" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "2to1Mux.bdf 1 1 " "Warning: Using design file 2to1Mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2to1Mux " "Info: Found entity 1: 2to1Mux" {  } { { "2to1Mux.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/2to1Mux.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2to1Mux register:R00\|2to1Mux:inst5 " "Info: Elaborating entity \"2to1Mux\" for hierarchy \"register:R00\|2to1Mux:inst5\"" {  } { { "register.bdf" "inst5" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/register.bdf" { { 104 272 368 168 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.bdf 1 1 " "Warning: Using design file clock_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Info: Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_generator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:inst5 " "Info: Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:inst5\"" {  } { { "RegisterFile.bdf" "inst5" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { 752 -560 -448 816 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Warning: Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Info: Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_divider_1024.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 clock_generator:inst5\|clock_divider_1024:inst102 " "Info: Elaborating entity \"clock_divider_1024\" for hierarchy \"clock_generator:inst5\|clock_divider_1024:inst102\"" {  } { { "clock_generator.bdf" "inst102" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_generator.bdf" { { 208 184 304 280 "inst102" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Decoder16bit.v 1 1 " "Warning: Using design file Decoder16bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder16bit " "Info: Found entity 1: Decoder16bit" {  } { { "Decoder16bit.v" "" { Text "/home/rszambre/CPR E 281/fProj/RegisterFile/Decoder16bit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder16bit Decoder16bit:inst18 " "Info: Elaborating entity \"Decoder16bit\" for hierarchy \"Decoder16bit:inst18\"" {  } { { "RegisterFile.bdf" "inst18" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { -80 32 160 240 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "40 " "Info: Ignored 40 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "40 " "Info: Ignored 40 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "175 " "Info: Implemented 175 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Info: Implemented 66 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "108 " "Info: Implemented 108 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  6 23:53:12 2012 " "Info: Processing ended: Thu Dec  6 23:53:12 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  6 23:53:13 2012 " "Info: Processing started: Thu Dec  6 23:53:13 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RegisterFile -c RegisterFile " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off RegisterFile -c RegisterFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "RegisterFile EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"RegisterFile\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 362 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 363 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 364 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 67 " "Critical Warning: No exact pin location assignment(s) for 16 pins of 67 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD0 " "Info: Pin LOAD0 not assigned to an exact location on the device" {  } { { "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" { LOAD0 } } } { "RegisterFile.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { -56 416 592 -40 "LOAD0" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LOAD0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 155 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD1 " "Info: Pin LOAD1 not assigned to an exact location on the device" {  } { { "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" { LOAD1 } } } { "RegisterFile.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { -40 648 824 -24 "LOAD1" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LOAD1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 156 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD2 " "Info: Pin LOAD2 not assigned to an exact location on the device" {  } { { "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" { LOAD2 } } } { "RegisterFile.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { -24 880 1056 -8 "LOAD2" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LOAD2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 157 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD3 " "Info: Pin LOAD3 not assigned to an exact location on the device" {  } { { "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" { LOAD3 } } } { "RegisterFile.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { -8 1112 1288 8 "LOAD3" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LOAD3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 158 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD4 " "Info: Pin LOAD4 not assigned to an exact location on the device" {  } { { "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" { LOAD4 } } } { "RegisterFile.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { 8 1344 1520 24 "LOAD4" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LOAD4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 159 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD5 " "Info: Pin LOAD5 not assigned to an exact location on the device" {  } { { "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" { LOAD5 } } } { "RegisterFile.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { 24 1576 1752 40 "LOAD5" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LOAD5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 160 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD6 " "Info: Pin LOAD6 not assigned to an exact location on the device" {  } { { "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" { LOAD6 } } } { "RegisterFile.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { 40 1808 1984 56 "LOAD6" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LOAD6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 161 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD7 " "Info: Pin LOAD7 not assigned to an exact location on the device" {  } { { "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" { LOAD7 } } } { "RegisterFile.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { 56 2040 2216 72 "LOAD7" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LOAD7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 162 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD8 " "Info: Pin LOAD8 not assigned to an exact location on the device" {  } { { "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" { LOAD8 } } } { "RegisterFile.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { 72 2272 2448 88 "LOAD8" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LOAD8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 163 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD9 " "Info: Pin LOAD9 not assigned to an exact location on the device" {  } { { "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" { LOAD9 } } } { "RegisterFile.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { 88 2504 2680 104 "LOAD9" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LOAD9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 164 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD10 " "Info: Pin LOAD10 not assigned to an exact location on the device" {  } { { "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" { LOAD10 } } } { "RegisterFile.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { 104 2736 2912 120 "LOAD10" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LOAD10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 165 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD11 " "Info: Pin LOAD11 not assigned to an exact location on the device" {  } { { "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" { LOAD11 } } } { "RegisterFile.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { 120 2968 3144 136 "LOAD11" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LOAD11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 166 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD12 " "Info: Pin LOAD12 not assigned to an exact location on the device" {  } { { "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" { LOAD12 } } } { "RegisterFile.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { 136 3200 3376 152 "LOAD12" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LOAD12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 167 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD13 " "Info: Pin LOAD13 not assigned to an exact location on the device" {  } { { "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" { LOAD13 } } } { "RegisterFile.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { 152 3432 3608 168 "LOAD13" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LOAD13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 168 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD14 " "Info: Pin LOAD14 not assigned to an exact location on the device" {  } { { "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" { LOAD14 } } } { "RegisterFile.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { 168 3664 3840 184 "LOAD14" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LOAD14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 169 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD15 " "Info: Pin LOAD15 not assigned to an exact location on the device" {  } { { "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" { LOAD15 } } } { "RegisterFile.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { 184 3896 4072 200 "LOAD15" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LOAD15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 170 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst5\|clock_divider_1024:inst101\|inst10 " "Info: Destination node clock_generator:inst5\|clock_divider_1024:inst101\|inst10" {  } { { "clock_divider_1024.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_generator:inst5|clock_divider_1024:inst101|inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 243 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" { CLOCK } } } { "/usr/local/Altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/Altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } } { "RegisterFile.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { 776 -776 -608 792 "CLOCK" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 105 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst5\|clock_divider_1024:inst101\|inst10  " "Info: Automatically promoted node clock_generator:inst5\|clock_divider_1024:inst101\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst5\|clock_divider_1024:inst102\|inst10 " "Info: Destination node clock_generator:inst5\|clock_divider_1024:inst102\|inst10" {  } { { "clock_divider_1024.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_generator:inst5|clock_divider_1024:inst102|inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 172 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst5\|clock_divider_1024:inst101\|inst10~1 " "Info: Destination node clock_generator:inst5\|clock_divider_1024:inst101\|inst10~1" {  } { { "clock_divider_1024.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_generator:inst5|clock_divider_1024:inst101|inst10~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 341 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clock_divider_1024.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_generator:inst5|clock_divider_1024:inst101|inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 243 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst5\|clock_divider_1024:inst102\|inst10  " "Info: Automatically promoted node clock_generator:inst5\|clock_divider_1024:inst102\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst5\|inst7 " "Info: Destination node clock_generator:inst5\|inst7" {  } { { "clock_generator.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_generator.bdf" { { 472 368 432 552 "inst7" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_generator:inst5|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 183 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst5\|clock_divider_1024:inst102\|inst10~1 " "Info: Destination node clock_generator:inst5\|clock_divider_1024:inst102\|inst10~1" {  } { { "clock_divider_1024.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_generator:inst5|clock_divider_1024:inst102|inst10~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 329 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clock_divider_1024.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_generator:inst5|clock_divider_1024:inst102|inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 172 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst5\|inst7  " "Info: Automatically promoted node clock_generator:inst5\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst5\|inst7~0 " "Info: Destination node clock_generator:inst5\|inst7~0" {  } { { "clock_generator.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_generator.bdf" { { 472 368 432 552 "inst7" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_generator:inst5|inst7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 322 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clock_generator.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_generator.bdf" { { 472 368 432 552 "inst7" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_generator:inst5|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/RegisterFile/" 0 { } { { 0 { 0 ""} 0 183 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 0 16 0 " "Info: Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 17 47 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  47 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 7 52 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  52 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 22 37 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 1 57 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 7 49 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.272 ns register register " "Info: Estimated most critical path is register to register delay of 1.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_generator:inst5\|inst4 1 REG LAB_X34_Y2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X34_Y2; Fanout = 2; REG Node = 'clock_generator:inst5\|inst4'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_generator:inst5|inst4 } "NODE_NAME" } } { "clock_generator.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_generator.bdf" { { 344 448 512 424 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.150 ns) 0.623 ns clock_generator:inst5\|inst14 2 COMB LAB_X34_Y2 3 " "Info: 2: + IC(0.473 ns) + CELL(0.150 ns) = 0.623 ns; Loc. = LAB_X34_Y2; Fanout = 3; COMB Node = 'clock_generator:inst5\|inst14'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.623 ns" { clock_generator:inst5|inst4 clock_generator:inst5|inst14 } "NODE_NAME" } } { "clock_generator.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_generator.bdf" { { 336 528 592 384 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 1.188 ns clock_generator:inst5\|inst7~0 3 COMB LAB_X34_Y2 1 " "Info: 3: + IC(0.145 ns) + CELL(0.420 ns) = 1.188 ns; Loc. = LAB_X34_Y2; Fanout = 1; COMB Node = 'clock_generator:inst5\|inst7~0'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { clock_generator:inst5|inst14 clock_generator:inst5|inst7~0 } "NODE_NAME" } } { "clock_generator.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_generator.bdf" { { 472 368 432 552 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.272 ns clock_generator:inst5\|inst7 4 REG LAB_X34_Y2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.272 ns; Loc. = LAB_X34_Y2; Fanout = 2; REG Node = 'clock_generator:inst5\|inst7'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { clock_generator:inst5|inst7~0 clock_generator:inst5|inst7 } "NODE_NAME" } } { "clock_generator.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_generator.bdf" { { 472 368 432 552 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.654 ns ( 51.42 % ) " "Info: Total cell delay = 0.654 ns ( 51.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.618 ns ( 48.58 % ) " "Info: Total interconnect delay = 0.618 ns ( 48.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.272 ns" { clock_generator:inst5|inst4 clock_generator:inst5|inst14 clock_generator:inst5|inst7~0 clock_generator:inst5|inst7 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y0 X32_Y11 " "Info: Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "66 " "Warning: Found 66 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA2A 0 " "Info: Pin \"RA2A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write 0 " "Info: Pin \"write\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA2B 0 " "Info: Pin \"RA2B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA2C 0 " "Info: Pin \"RA2C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA2D 0 " "Info: Pin \"RA2D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA2E 0 " "Info: Pin \"RA2E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA2F 0 " "Info: Pin \"RA2F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA2G 0 " "Info: Pin \"RA2G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA1A 0 " "Info: Pin \"RA1A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA1B 0 " "Info: Pin \"RA1B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA1C 0 " "Info: Pin \"RA1C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA1D 0 " "Info: Pin \"RA1D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA1E 0 " "Info: Pin \"RA1E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA1F 0 " "Info: Pin \"RA1F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA1G 0 " "Info: Pin \"RA1G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDA 0 " "Info: Pin \"LDA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDB 0 " "Info: Pin \"LDB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDC 0 " "Info: Pin \"LDC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDD 0 " "Info: Pin \"LDD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDE 0 " "Info: Pin \"LDE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDF 0 " "Info: Pin \"LDF\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDG 0 " "Info: Pin \"LDG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateA 0 " "Info: Pin \"stateA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateB 0 " "Info: Pin \"stateB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateC 0 " "Info: Pin \"stateC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateD 0 " "Info: Pin \"stateD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateE 0 " "Info: Pin \"stateE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateF 0 " "Info: Pin \"stateF\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateG 0 " "Info: Pin \"stateG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "waA 0 " "Info: Pin \"waA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "waB 0 " "Info: Pin \"waB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "waC 0 " "Info: Pin \"waC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "waD 0 " "Info: Pin \"waD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "waE 0 " "Info: Pin \"waE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "waF 0 " "Info: Pin \"waF\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "waG 0 " "Info: Pin \"waG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1A 0 " "Info: Pin \"1A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1B 0 " "Info: Pin \"1B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1C 0 " "Info: Pin \"1C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1D 0 " "Info: Pin \"1D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1E 0 " "Info: Pin \"1E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1F 0 " "Info: Pin \"1F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1G 0 " "Info: Pin \"1G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2A 0 " "Info: Pin \"2A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2B 0 " "Info: Pin \"2B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2C 0 " "Info: Pin \"2C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2D 0 " "Info: Pin \"2D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2E 0 " "Info: Pin \"2E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2F 0 " "Info: Pin \"2F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2G 0 " "Info: Pin \"2G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOAD0 0 " "Info: Pin \"LOAD0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOAD1 0 " "Info: Pin \"LOAD1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOAD2 0 " "Info: Pin \"LOAD2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOAD3 0 " "Info: Pin \"LOAD3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOAD4 0 " "Info: Pin \"LOAD4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOAD5 0 " "Info: Pin \"LOAD5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOAD6 0 " "Info: Pin \"LOAD6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOAD7 0 " "Info: Pin \"LOAD7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOAD8 0 " "Info: Pin \"LOAD8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOAD9 0 " "Info: Pin \"LOAD9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOAD10 0 " "Info: Pin \"LOAD10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOAD11 0 " "Info: Pin \"LOAD11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOAD12 0 " "Info: Pin \"LOAD12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOAD13 0 " "Info: Pin \"LOAD13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOAD14 0 " "Info: Pin \"LOAD14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOAD15 0 " "Info: Pin \"LOAD15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.fit.smsg " "Info: Generated suppressed messages file /home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "362 " "Info: Peak virtual memory: 362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  6 23:53:21 2012 " "Info: Processing ended: Thu Dec  6 23:53:21 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  6 23:53:22 2012 " "Info: Processing started: Thu Dec  6 23:53:22 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RegisterFile -c RegisterFile " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off RegisterFile -c RegisterFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "278 " "Info: Peak virtual memory: 278 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  6 23:53:25 2012 " "Info: Processing ended: Thu Dec  6 23:53:25 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  6 23:53:26 2012 " "Info: Processing started: Thu Dec  6 23:53:26 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RegisterFile -c RegisterFile --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RegisterFile -c RegisterFile --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "RegisterFile.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { 776 -776 -608 792 "CLOCK" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/Altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock_generator:inst5\|clock_divider_1024:inst101\|inst10 " "Info: Detected ripple clock \"clock_generator:inst5\|clock_divider_1024:inst101\|inst10\" as buffer" {  } { { "clock_divider_1024.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/Altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock_generator:inst5\|clock_divider_1024:inst101\|inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_generator:inst5\|clock_divider_1024:inst102\|inst10 " "Info: Detected ripple clock \"clock_generator:inst5\|clock_divider_1024:inst102\|inst10\" as buffer" {  } { { "clock_divider_1024.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/Altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock_generator:inst5\|clock_divider_1024:inst102\|inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_generator:inst5\|inst7 " "Info: Detected ripple clock \"clock_generator:inst5\|inst7\" as buffer" {  } { { "clock_generator.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_generator.bdf" { { 472 368 432 552 "inst7" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/Altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock_generator:inst5\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register clock_generator:inst5\|clock_divider_1024:inst102\|inst7 register clock_generator:inst5\|clock_divider_1024:inst102\|inst10 310.56 MHz 3.22 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 310.56 MHz between source register \"clock_generator:inst5\|clock_divider_1024:inst102\|inst7\" and destination register \"clock_generator:inst5\|clock_divider_1024:inst102\|inst10\" (period= 3.22 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.524 ns + Longest register register " "Info: + Longest register to register delay is 1.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_generator:inst5\|clock_divider_1024:inst102\|inst7 1 REG LCFF_X33_Y2_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y2_N21; Fanout = 4; REG Node = 'clock_generator:inst5\|clock_divider_1024:inst102\|inst7'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_generator:inst5|clock_divider_1024:inst102|inst7 } "NODE_NAME" } } { "clock_divider_1024.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_divider_1024.bdf" { { 248 392 456 328 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.438 ns) 0.772 ns clock_generator:inst5\|clock_divider_1024:inst102\|inst10~0 2 COMB LCCOMB_X33_Y2_N30 1 " "Info: 2: + IC(0.334 ns) + CELL(0.438 ns) = 0.772 ns; Loc. = LCCOMB_X33_Y2_N30; Fanout = 1; COMB Node = 'clock_generator:inst5\|clock_divider_1024:inst102\|inst10~0'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.772 ns" { clock_generator:inst5|clock_divider_1024:inst102|inst7 clock_generator:inst5|clock_divider_1024:inst102|inst10~0 } "NODE_NAME" } } { "clock_divider_1024.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.419 ns) 1.440 ns clock_generator:inst5\|clock_divider_1024:inst102\|inst10~1 3 COMB LCCOMB_X33_Y2_N10 1 " "Info: 3: + IC(0.249 ns) + CELL(0.419 ns) = 1.440 ns; Loc. = LCCOMB_X33_Y2_N10; Fanout = 1; COMB Node = 'clock_generator:inst5\|clock_divider_1024:inst102\|inst10~1'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.668 ns" { clock_generator:inst5|clock_divider_1024:inst102|inst10~0 clock_generator:inst5|clock_divider_1024:inst102|inst10~1 } "NODE_NAME" } } { "clock_divider_1024.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.524 ns clock_generator:inst5\|clock_divider_1024:inst102\|inst10 4 REG LCFF_X33_Y2_N11 3 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.524 ns; Loc. = LCFF_X33_Y2_N11; Fanout = 3; REG Node = 'clock_generator:inst5\|clock_divider_1024:inst102\|inst10'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { clock_generator:inst5|clock_divider_1024:inst102|inst10~1 clock_generator:inst5|clock_divider_1024:inst102|inst10 } "NODE_NAME" } } { "clock_divider_1024.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.941 ns ( 61.75 % ) " "Info: Total cell delay = 0.941 ns ( 61.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.583 ns ( 38.25 % ) " "Info: Total interconnect delay = 0.583 ns ( 38.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.524 ns" { clock_generator:inst5|clock_divider_1024:inst102|inst7 clock_generator:inst5|clock_divider_1024:inst102|inst10~0 clock_generator:inst5|clock_divider_1024:inst102|inst10~1 clock_generator:inst5|clock_divider_1024:inst102|inst10 } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "1.524 ns" { clock_generator:inst5|clock_divider_1024:inst102|inst7 {} clock_generator:inst5|clock_divider_1024:inst102|inst10~0 {} clock_generator:inst5|clock_divider_1024:inst102|inst10~1 {} clock_generator:inst5|clock_divider_1024:inst102|inst10 {} } { 0.000ns 0.334ns 0.249ns 0.000ns } { 0.000ns 0.438ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.482 ns - Smallest " "Info: - Smallest clock skew is -1.482 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 4.696 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 4.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "RegisterFile.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { 776 -776 -608 792 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(0.787 ns) 3.687 ns clock_generator:inst5\|clock_divider_1024:inst101\|inst10 2 REG LCFF_X32_Y2_N31 3 " "Info: 2: + IC(1.901 ns) + CELL(0.787 ns) = 3.687 ns; Loc. = LCFF_X32_Y2_N31; Fanout = 3; REG Node = 'clock_generator:inst5\|clock_divider_1024:inst101\|inst10'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.688 ns" { CLOCK clock_generator:inst5|clock_divider_1024:inst101|inst10 } "NODE_NAME" } } { "clock_divider_1024.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.537 ns) 4.696 ns clock_generator:inst5\|clock_divider_1024:inst102\|inst10 3 REG LCFF_X33_Y2_N11 3 " "Info: 3: + IC(0.472 ns) + CELL(0.537 ns) = 4.696 ns; Loc. = LCFF_X33_Y2_N11; Fanout = 3; REG Node = 'clock_generator:inst5\|clock_divider_1024:inst102\|inst10'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.009 ns" { clock_generator:inst5|clock_divider_1024:inst101|inst10 clock_generator:inst5|clock_divider_1024:inst102|inst10 } "NODE_NAME" } } { "clock_divider_1024.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 49.47 % ) " "Info: Total cell delay = 2.323 ns ( 49.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.373 ns ( 50.53 % ) " "Info: Total interconnect delay = 2.373 ns ( 50.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.696 ns" { CLOCK clock_generator:inst5|clock_divider_1024:inst101|inst10 clock_generator:inst5|clock_divider_1024:inst102|inst10 } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.696 ns" { CLOCK {} CLOCK~combout {} clock_generator:inst5|clock_divider_1024:inst101|inst10 {} clock_generator:inst5|clock_divider_1024:inst102|inst10 {} } { 0.000ns 0.000ns 1.901ns 0.472ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 6.178 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 6.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "RegisterFile.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { 776 -776 -608 792 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(0.787 ns) 3.687 ns clock_generator:inst5\|clock_divider_1024:inst101\|inst10 2 REG LCFF_X32_Y2_N31 3 " "Info: 2: + IC(1.901 ns) + CELL(0.787 ns) = 3.687 ns; Loc. = LCFF_X32_Y2_N31; Fanout = 3; REG Node = 'clock_generator:inst5\|clock_divider_1024:inst101\|inst10'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.688 ns" { CLOCK clock_generator:inst5|clock_divider_1024:inst101|inst10 } "NODE_NAME" } } { "clock_divider_1024.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.941 ns) + CELL(0.000 ns) 4.628 ns clock_generator:inst5\|clock_divider_1024:inst101\|inst10~clkctrl 3 COMB CLKCTRL_G13 9 " "Info: 3: + IC(0.941 ns) + CELL(0.000 ns) = 4.628 ns; Loc. = CLKCTRL_G13; Fanout = 9; COMB Node = 'clock_generator:inst5\|clock_divider_1024:inst101\|inst10~clkctrl'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.941 ns" { clock_generator:inst5|clock_divider_1024:inst101|inst10 clock_generator:inst5|clock_divider_1024:inst101|inst10~clkctrl } "NODE_NAME" } } { "clock_divider_1024.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 6.178 ns clock_generator:inst5\|clock_divider_1024:inst102\|inst7 4 REG LCFF_X33_Y2_N21 4 " "Info: 4: + IC(1.013 ns) + CELL(0.537 ns) = 6.178 ns; Loc. = LCFF_X33_Y2_N21; Fanout = 4; REG Node = 'clock_generator:inst5\|clock_divider_1024:inst102\|inst7'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.550 ns" { clock_generator:inst5|clock_divider_1024:inst101|inst10~clkctrl clock_generator:inst5|clock_divider_1024:inst102|inst7 } "NODE_NAME" } } { "clock_divider_1024.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_divider_1024.bdf" { { 248 392 456 328 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.60 % ) " "Info: Total cell delay = 2.323 ns ( 37.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.855 ns ( 62.40 % ) " "Info: Total interconnect delay = 3.855 ns ( 62.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.178 ns" { CLOCK clock_generator:inst5|clock_divider_1024:inst101|inst10 clock_generator:inst5|clock_divider_1024:inst101|inst10~clkctrl clock_generator:inst5|clock_divider_1024:inst102|inst7 } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.178 ns" { CLOCK {} CLOCK~combout {} clock_generator:inst5|clock_divider_1024:inst101|inst10 {} clock_generator:inst5|clock_divider_1024:inst101|inst10~clkctrl {} clock_generator:inst5|clock_divider_1024:inst102|inst7 {} } { 0.000ns 0.000ns 1.901ns 0.941ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.696 ns" { CLOCK clock_generator:inst5|clock_divider_1024:inst101|inst10 clock_generator:inst5|clock_divider_1024:inst102|inst10 } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.696 ns" { CLOCK {} CLOCK~combout {} clock_generator:inst5|clock_divider_1024:inst101|inst10 {} clock_generator:inst5|clock_divider_1024:inst102|inst10 {} } { 0.000ns 0.000ns 1.901ns 0.472ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.178 ns" { CLOCK clock_generator:inst5|clock_divider_1024:inst101|inst10 clock_generator:inst5|clock_divider_1024:inst101|inst10~clkctrl clock_generator:inst5|clock_divider_1024:inst102|inst7 } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.178 ns" { CLOCK {} CLOCK~combout {} clock_generator:inst5|clock_divider_1024:inst101|inst10 {} clock_generator:inst5|clock_divider_1024:inst101|inst10~clkctrl {} clock_generator:inst5|clock_divider_1024:inst102|inst7 {} } { 0.000ns 0.000ns 1.901ns 0.941ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "clock_divider_1024.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_divider_1024.bdf" { { 248 392 456 328 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clock_divider_1024.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.524 ns" { clock_generator:inst5|clock_divider_1024:inst102|inst7 clock_generator:inst5|clock_divider_1024:inst102|inst10~0 clock_generator:inst5|clock_divider_1024:inst102|inst10~1 clock_generator:inst5|clock_divider_1024:inst102|inst10 } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "1.524 ns" { clock_generator:inst5|clock_divider_1024:inst102|inst7 {} clock_generator:inst5|clock_divider_1024:inst102|inst10~0 {} clock_generator:inst5|clock_divider_1024:inst102|inst10~1 {} clock_generator:inst5|clock_divider_1024:inst102|inst10 {} } { 0.000ns 0.334ns 0.249ns 0.000ns } { 0.000ns 0.438ns 0.419ns 0.084ns } "" } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.696 ns" { CLOCK clock_generator:inst5|clock_divider_1024:inst101|inst10 clock_generator:inst5|clock_divider_1024:inst102|inst10 } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.696 ns" { CLOCK {} CLOCK~combout {} clock_generator:inst5|clock_divider_1024:inst101|inst10 {} clock_generator:inst5|clock_divider_1024:inst102|inst10 {} } { 0.000ns 0.000ns 1.901ns 0.472ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.178 ns" { CLOCK clock_generator:inst5|clock_divider_1024:inst101|inst10 clock_generator:inst5|clock_divider_1024:inst101|inst10~clkctrl clock_generator:inst5|clock_divider_1024:inst102|inst7 } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.178 ns" { CLOCK {} CLOCK~combout {} clock_generator:inst5|clock_divider_1024:inst101|inst10 {} clock_generator:inst5|clock_divider_1024:inst101|inst10~clkctrl {} clock_generator:inst5|clock_divider_1024:inst102|inst7 {} } { 0.000ns 0.000ns 1.901ns 0.941ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK 1A DFF2 18.077 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"1A\" through register \"DFF2\" is 18.077 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 8.559 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 8.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "RegisterFile.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { 776 -776 -608 792 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(0.787 ns) 3.687 ns clock_generator:inst5\|clock_divider_1024:inst101\|inst10 2 REG LCFF_X32_Y2_N31 3 " "Info: 2: + IC(1.901 ns) + CELL(0.787 ns) = 3.687 ns; Loc. = LCFF_X32_Y2_N31; Fanout = 3; REG Node = 'clock_generator:inst5\|clock_divider_1024:inst101\|inst10'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.688 ns" { CLOCK clock_generator:inst5|clock_divider_1024:inst101|inst10 } "NODE_NAME" } } { "clock_divider_1024.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 4.946 ns clock_generator:inst5\|clock_divider_1024:inst102\|inst10 3 REG LCFF_X33_Y2_N11 3 " "Info: 3: + IC(0.472 ns) + CELL(0.787 ns) = 4.946 ns; Loc. = LCFF_X33_Y2_N11; Fanout = 3; REG Node = 'clock_generator:inst5\|clock_divider_1024:inst102\|inst10'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.259 ns" { clock_generator:inst5|clock_divider_1024:inst101|inst10 clock_generator:inst5|clock_divider_1024:inst102|inst10 } "NODE_NAME" } } { "clock_divider_1024.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.787 ns) 6.224 ns clock_generator:inst5\|inst7 4 REG LCFF_X34_Y2_N13 2 " "Info: 4: + IC(0.491 ns) + CELL(0.787 ns) = 6.224 ns; Loc. = LCFF_X34_Y2_N13; Fanout = 2; REG Node = 'clock_generator:inst5\|inst7'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.278 ns" { clock_generator:inst5|clock_divider_1024:inst102|inst10 clock_generator:inst5|inst7 } "NODE_NAME" } } { "clock_generator.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_generator.bdf" { { 472 368 432 552 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.000 ns) 6.985 ns clock_generator:inst5\|inst7~clkctrl 5 COMB CLKCTRL_G14 6 " "Info: 5: + IC(0.761 ns) + CELL(0.000 ns) = 6.985 ns; Loc. = CLKCTRL_G14; Fanout = 6; COMB Node = 'clock_generator:inst5\|inst7~clkctrl'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.761 ns" { clock_generator:inst5|inst7 clock_generator:inst5|inst7~clkctrl } "NODE_NAME" } } { "clock_generator.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/clock_generator.bdf" { { 472 368 432 552 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 8.559 ns DFF2 6 REG LCFF_X30_Y3_N7 52 " "Info: 6: + IC(1.037 ns) + CELL(0.537 ns) = 8.559 ns; Loc. = LCFF_X30_Y3_N7; Fanout = 52; REG Node = 'DFF2'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.574 ns" { clock_generator:inst5|inst7~clkctrl DFF2 } "NODE_NAME" } } { "RegisterFile.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { 992 608 672 1072 "DFF2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.897 ns ( 45.53 % ) " "Info: Total cell delay = 3.897 ns ( 45.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.662 ns ( 54.47 % ) " "Info: Total interconnect delay = 4.662 ns ( 54.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.559 ns" { CLOCK clock_generator:inst5|clock_divider_1024:inst101|inst10 clock_generator:inst5|clock_divider_1024:inst102|inst10 clock_generator:inst5|inst7 clock_generator:inst5|inst7~clkctrl DFF2 } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.559 ns" { CLOCK {} CLOCK~combout {} clock_generator:inst5|clock_divider_1024:inst101|inst10 {} clock_generator:inst5|clock_divider_1024:inst102|inst10 {} clock_generator:inst5|inst7 {} clock_generator:inst5|inst7~clkctrl {} DFF2 {} } { 0.000ns 0.000ns 1.901ns 0.472ns 0.491ns 0.761ns 1.037ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RegisterFile.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { 992 608 672 1072 "DFF2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.268 ns + Longest register pin " "Info: + Longest register to pin delay is 9.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DFF2 1 REG LCFF_X30_Y3_N7 52 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y3_N7; Fanout = 52; REG Node = 'DFF2'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DFF2 } "NODE_NAME" } } { "RegisterFile.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { 992 608 672 1072 "DFF2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.342 ns) + CELL(0.416 ns) 2.758 ns seven_seg_decoder:inst6\|WideOr0~0 2 COMB LCCOMB_X24_Y15_N16 2 " "Info: 2: + IC(2.342 ns) + CELL(0.416 ns) = 2.758 ns; Loc. = LCCOMB_X24_Y15_N16; Fanout = 2; COMB Node = 'seven_seg_decoder:inst6\|WideOr0~0'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.758 ns" { DFF2 seven_seg_decoder:inst6|WideOr0~0 } "NODE_NAME" } } { "seven_seg_decoder.v" "" { Text "/home/rszambre/CPR E 281/fProj/RegisterFile/seven_seg_decoder.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.858 ns) + CELL(2.652 ns) 9.268 ns 1A 3 PIN PIN_AB23 0 " "Info: 3: + IC(3.858 ns) + CELL(2.652 ns) = 9.268 ns; Loc. = PIN_AB23; Fanout = 0; PIN Node = '1A'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.510 ns" { seven_seg_decoder:inst6|WideOr0~0 1A } "NODE_NAME" } } { "RegisterFile.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/RegisterFile/RegisterFile.bdf" { { 1152 1072 1248 1168 "1A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.068 ns ( 33.10 % ) " "Info: Total cell delay = 3.068 ns ( 33.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.200 ns ( 66.90 % ) " "Info: Total interconnect delay = 6.200 ns ( 66.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.268 ns" { DFF2 seven_seg_decoder:inst6|WideOr0~0 1A } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.268 ns" { DFF2 {} seven_seg_decoder:inst6|WideOr0~0 {} 1A {} } { 0.000ns 2.342ns 3.858ns } { 0.000ns 0.416ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.559 ns" { CLOCK clock_generator:inst5|clock_divider_1024:inst101|inst10 clock_generator:inst5|clock_divider_1024:inst102|inst10 clock_generator:inst5|inst7 clock_generator:inst5|inst7~clkctrl DFF2 } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.559 ns" { CLOCK {} CLOCK~combout {} clock_generator:inst5|clock_divider_1024:inst101|inst10 {} clock_generator:inst5|clock_divider_1024:inst102|inst10 {} clock_generator:inst5|inst7 {} clock_generator:inst5|inst7~clkctrl {} DFF2 {} } { 0.000ns 0.000ns 1.901ns 0.472ns 0.491ns 0.761ns 1.037ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.268 ns" { DFF2 seven_seg_decoder:inst6|WideOr0~0 1A } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.268 ns" { DFF2 {} seven_seg_decoder:inst6|WideOr0~0 {} 1A {} } { 0.000ns 2.342ns 3.858ns } { 0.000ns 0.416ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  6 23:53:27 2012 " "Info: Processing ended: Thu Dec  6 23:53:27 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Info: Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
