Resource Report
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Wed Oct 18 12:50:03 2023

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S010         |
| Package                        | 144 TQ         |
| Speed Grade                    | STD            |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 2.5V    |
| Restrict Probe Pins            | Yes            |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+-------------------------------------------------------------+
| Topcell | Shifter                                                     |
| Format  | Verilog                                                     |
| Source  | D:\Microsemi\projects\project2\Shifter\synthesis\Shifter.vm |
+---------+-------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 8    | 12084 | 0.07       |
| DFF                       | 37   | 12084 | 0.31       |
| I/O Register              | 0    | 252   | 0.00       |
| User I/O                  | 20   | 84    | 23.81      |
| -- Single-ended I/O       | 20   | 84    | 23.81      |
| -- Differential I/O Pairs | 0    | 37    | 0.00       |
| RAM64x18                  | 0    | 22    | 0.00       |
| RAM1K18                   | 0    | 21    | 0.00       |
| MACC                      | 0    | 22    | 0.00       |
| Chip Globals              | 1    | 8     | 12.50      |
| CCC                       | 0    | 2     | 0.00       |
| RCOSC_25_50MHZ            | 0    | 1     | 0.00       |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| MSS                       | 0    | 1     | 0.00       |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 8    | 37  |
| RAM64x18 Interface Logic | 0    | 0   |
| RAM1K18 Interface Logic  | 0    | 0   |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 8    | 37  |
+--------------------------+------+-----+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 4            | 0           | 0               |
| Output I/O                    | 16           | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS25     |  2.50v |  N/A |  4    |  16    |  0            |
+--------------+--------+------+-------+--------+---------------+

Nets assigned to chip global resources
+--------+---------+----------------------------------+
| Fanout | Type    | Name                             |
+--------+---------+----------------------------------+
| 37     | INT_NET | Net   : clk_c                    |
|        |         | Driver: clk_ibuf_RNIVTI2/U0_RGB1 |
|        |         | Source: NETLIST                  |
+--------+---------+----------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+---------------------+
| Fanout | Type    | Name                |
+--------+---------+---------------------+
| 38     | INT_NET | Net   : reset_c     |
|        |         | Driver: reset_ibuf  |
| 16     | INT_NET | Net   : enable_or_Z |
|        |         | Driver: enable_or   |
| 16     | INT_NET | Net   : ld_reg_or_Z |
|        |         | Driver: ld_reg_or   |
| 4      | INT_NET | Net   : count_Z[0]  |
|        |         | Driver: count[0]    |
| 4      | INT_NET | Net   : enable_c    |
|        |         | Driver: enable_ibuf |
| 3      | INT_NET | Net   : count_Z[2]  |
|        |         | Driver: count[2]    |
| 3      | INT_NET | Net   : count_Z[1]  |
|        |         | Driver: count[1]    |
| 2      | INT_NET | Net   : Q_Z[14]     |
|        |         | Driver: Q[14]       |
| 2      | INT_NET | Net   : Q_Z[13]     |
|        |         | Driver: Q[13]       |
| 2      | INT_NET | Net   : Q_Z[12]     |
|        |         | Driver: Q[12]       |
+--------+---------+---------------------+

High fanout nets (through buffer trees)
+--------+---------+---------------------+
| Fanout | Type    | Name                |
+--------+---------+---------------------+
| 38     | INT_NET | Net   : reset_c     |
|        |         | Driver: reset_ibuf  |
| 16     | INT_NET | Net   : enable_or_Z |
|        |         | Driver: enable_or   |
| 16     | INT_NET | Net   : ld_reg_or_Z |
|        |         | Driver: ld_reg_or   |
| 4      | INT_NET | Net   : count_Z[0]  |
|        |         | Driver: count[0]    |
| 4      | INT_NET | Net   : enable_c    |
|        |         | Driver: enable_ibuf |
| 3      | INT_NET | Net   : count_Z[2]  |
|        |         | Driver: count[2]    |
| 3      | INT_NET | Net   : count_Z[1]  |
|        |         | Driver: count[1]    |
| 2      | INT_NET | Net   : Q_Z[14]     |
|        |         | Driver: Q[14]       |
| 2      | INT_NET | Net   : Q_Z[13]     |
|        |         | Driver: Q[13]       |
| 2      | INT_NET | Net   : Q_Z[12]     |
|        |         | Driver: Q[12]       |
+--------+---------+---------------------+

