

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0'
================================================================
* Date:           Wed Nov 15 18:38:10 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.959 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      0|        0|      243|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       27|     -|
|Register             |        -|      -|       30|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       30|      270|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln708_10_fu_78_p2    |     *    |      0|  0|  62|          10|           4|
    |mul_ln708_fu_77_p2       |     *    |      0|  0|  62|          10|           5|
    |acc_1_V_fu_300_p2        |     +    |      0|  0|  18|          14|          14|
    |acc_8_V_fu_310_p2        |     +    |      0|  0|  12|          12|          12|
    |add_ln703_123_fu_290_p2  |     +    |      0|  0|  11|          11|           9|
    |add_ln703_fu_284_p2      |     +    |      0|  0|  18|          14|          14|
    |sub_ln1118_80_fu_162_p2  |     -    |      0|  0|  14|          14|          14|
    |sub_ln1118_81_fu_226_p2  |     -    |      0|  0|  17|          17|          17|
    |sub_ln1118_fu_152_p2     |     -    |      0|  0|  13|           1|          13|
    |sub_ln708_fu_190_p2      |     -    |      0|  0|  14|          14|          14|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 243|         118|         117|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|   16|         32|
    |ap_return_1  |   9|          2|   12|         24|
    +-------------+----+-----------+-----+-----------+
    |Total        |  27|          6|   29|         58|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |  16|   0|   16|          0|
    |ap_return_1_preg  |  12|   0|   16|          4|
    +------------------+----+----+-----+-----------+
    |Total             |  30|   0|   34|          4|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config9>.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config9>.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_start     |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config9>.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_done      | out |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config9>.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_continue  |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config9>.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_idle      | out |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config9>.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_ready     | out |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config9>.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_0  | out |   16| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config9>.0.0.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_1  | out |   16| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config9>.0.0.0.0.0.0.0.0.0.0.0 | return value |
|p_read       |  in |   10|   ap_none  |                                   p_read                                   |    scalar    |
|p_read1      |  in |   10|   ap_none  |                                   p_read1                                  |    scalar    |
|p_read2      |  in |   10|   ap_none  |                                   p_read2                                  |    scalar    |
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

