<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="287" />
   <irq preferredWidth="63" />
   <name preferredWidth="235" />
   <inputclock preferredWidth="195" />
   <description preferredWidth="273" />
   <export preferredWidth="212" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="436" />
   <clocksource preferredWidth="435" />
   <frequency preferredWidth="417" />
  </columns>
 </clocktable>
 <window width="1684" height="1015" x="-2" y="0" />
 <library expandedCategories="Library,Project" />
 <hdlexample language="VERILOG" />
 <generation simulation="NONE" />
</preferences>
