Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue May 14 12:13:58 2024
| Host         : DESKTOP-4RDNORI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file zynq_top_timing_summary_routed.rpt -pb zynq_top_timing_summary_routed.pb -rpx zynq_top_timing_summary_routed.rpx -warn_on_violation
| Design       : zynq_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (58)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (346)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (58)
-------------------------
 There are 58 register/latch pins with no clock driven by root clock pin: ClockDivider_i/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (346)
--------------------------------------------------
 There are 346 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.674        0.000                      0                 4029        0.025        0.000                      0                 4029        9.020        0.000                       0                  1622  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          9.674        0.000                      0                 4029        0.025        0.000                      0                 4029        9.020        0.000                       0                  1622  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.674ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.550ns  (logic 2.859ns (29.937%)  route 6.691ns (70.063%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.765     3.073    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.526 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          2.720     7.245    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target_reg[56]_1[3]
    SLICE_X7Y56          LUT6 (Prop_lut6_I4_O)        0.124     7.369 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.369    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.919 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry/CO[3]
                         net (fo=3, routed)           1.267     9.186    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.153     9.339 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12/O
                         net (fo=2, routed)           0.751    10.090    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I4_O)        0.331    10.421 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0/O
                         net (fo=8, routed)           0.492    10.914    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I3_O)        0.124    11.038 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_target[25]_i_1__0/O
                         net (fo=18, routed)          0.845    11.883    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X6Y55          LUT4 (Prop_lut4_I0_O)        0.124    12.007 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_1__0/O
                         net (fo=4, routed)           0.616    12.623    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_11
    SLICE_X7Y55          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.496    22.688    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X7Y55          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24]/C
                         clock pessimism              0.116    22.804    
                         clock uncertainty           -0.302    22.502    
    SLICE_X7Y55          FDRE (Setup_fdre_C_CE)      -0.205    22.297    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         22.297    
                         arrival time                         -12.623    
  -------------------------------------------------------------------
                         slack                                  9.674    

Slack (MET) :             9.674ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.550ns  (logic 2.859ns (29.937%)  route 6.691ns (70.063%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.765     3.073    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.526 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          2.720     7.245    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target_reg[56]_1[3]
    SLICE_X7Y56          LUT6 (Prop_lut6_I4_O)        0.124     7.369 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.369    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.919 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry/CO[3]
                         net (fo=3, routed)           1.267     9.186    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.153     9.339 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12/O
                         net (fo=2, routed)           0.751    10.090    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I4_O)        0.331    10.421 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0/O
                         net (fo=8, routed)           0.492    10.914    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I3_O)        0.124    11.038 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_target[25]_i_1__0/O
                         net (fo=18, routed)          0.845    11.883    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X6Y55          LUT4 (Prop_lut4_I0_O)        0.124    12.007 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_1__0/O
                         net (fo=4, routed)           0.616    12.623    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_11
    SLICE_X7Y55          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.496    22.688    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X7Y55          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25]/C
                         clock pessimism              0.116    22.804    
                         clock uncertainty           -0.302    22.502    
    SLICE_X7Y55          FDRE (Setup_fdre_C_CE)      -0.205    22.297    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         22.297    
                         arrival time                         -12.623    
  -------------------------------------------------------------------
                         slack                                  9.674    

Slack (MET) :             9.674ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.550ns  (logic 2.859ns (29.937%)  route 6.691ns (70.063%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.765     3.073    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.526 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          2.720     7.245    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target_reg[56]_1[3]
    SLICE_X7Y56          LUT6 (Prop_lut6_I4_O)        0.124     7.369 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.369    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.919 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry/CO[3]
                         net (fo=3, routed)           1.267     9.186    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.153     9.339 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12/O
                         net (fo=2, routed)           0.751    10.090    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I4_O)        0.331    10.421 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0/O
                         net (fo=8, routed)           0.492    10.914    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I3_O)        0.124    11.038 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_target[25]_i_1__0/O
                         net (fo=18, routed)          0.845    11.883    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X6Y55          LUT4 (Prop_lut4_I0_O)        0.124    12.007 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_1__0/O
                         net (fo=4, routed)           0.616    12.623    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_11
    SLICE_X7Y55          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.496    22.688    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X7Y55          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26]/C
                         clock pessimism              0.116    22.804    
                         clock uncertainty           -0.302    22.502    
    SLICE_X7Y55          FDRE (Setup_fdre_C_CE)      -0.205    22.297    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         22.297    
                         arrival time                         -12.623    
  -------------------------------------------------------------------
                         slack                                  9.674    

Slack (MET) :             9.674ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.550ns  (logic 2.859ns (29.937%)  route 6.691ns (70.063%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.765     3.073    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.526 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          2.720     7.245    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target_reg[56]_1[3]
    SLICE_X7Y56          LUT6 (Prop_lut6_I4_O)        0.124     7.369 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.369    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.919 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry/CO[3]
                         net (fo=3, routed)           1.267     9.186    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.153     9.339 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12/O
                         net (fo=2, routed)           0.751    10.090    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I4_O)        0.331    10.421 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0/O
                         net (fo=8, routed)           0.492    10.914    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I3_O)        0.124    11.038 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_target[25]_i_1__0/O
                         net (fo=18, routed)          0.845    11.883    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X6Y55          LUT4 (Prop_lut4_I0_O)        0.124    12.007 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_1__0/O
                         net (fo=4, routed)           0.616    12.623    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_11
    SLICE_X7Y55          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.496    22.688    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X7Y55          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]/C
                         clock pessimism              0.116    22.804    
                         clock uncertainty           -0.302    22.502    
    SLICE_X7Y55          FDRE (Setup_fdre_C_CE)      -0.205    22.297    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         22.297    
                         arrival time                         -12.623    
  -------------------------------------------------------------------
                         slack                                  9.674    

Slack (MET) :             9.980ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.246ns  (logic 2.859ns (30.923%)  route 6.387ns (69.077%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.765     3.073    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.526 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          2.720     7.245    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target_reg[56]_1[3]
    SLICE_X7Y56          LUT6 (Prop_lut6_I4_O)        0.124     7.369 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.369    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.919 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry/CO[3]
                         net (fo=3, routed)           1.267     9.186    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.153     9.339 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12/O
                         net (fo=2, routed)           0.751    10.090    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I4_O)        0.331    10.421 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0/O
                         net (fo=8, routed)           0.505    10.926    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I4_O)        0.124    11.050 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1__0/O
                         net (fo=18, routed)          0.737    11.787    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_7
    SLICE_X8Y52          LUT4 (Prop_lut4_I0_O)        0.124    11.911 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_1__0/O
                         net (fo=4, routed)           0.407    12.318    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X9Y52          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.498    22.690    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X9Y52          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X9Y52          FDRE (Setup_fdre_C_CE)      -0.205    22.299    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]
  -------------------------------------------------------------------
                         required time                         22.299    
                         arrival time                         -12.318    
  -------------------------------------------------------------------
                         slack                                  9.980    

Slack (MET) :             9.980ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.246ns  (logic 2.859ns (30.923%)  route 6.387ns (69.077%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.765     3.073    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.526 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          2.720     7.245    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target_reg[56]_1[3]
    SLICE_X7Y56          LUT6 (Prop_lut6_I4_O)        0.124     7.369 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.369    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.919 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry/CO[3]
                         net (fo=3, routed)           1.267     9.186    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.153     9.339 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12/O
                         net (fo=2, routed)           0.751    10.090    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I4_O)        0.331    10.421 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0/O
                         net (fo=8, routed)           0.505    10.926    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I4_O)        0.124    11.050 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1__0/O
                         net (fo=18, routed)          0.737    11.787    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_7
    SLICE_X8Y52          LUT4 (Prop_lut4_I0_O)        0.124    11.911 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_1__0/O
                         net (fo=4, routed)           0.407    12.318    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X9Y52          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.498    22.690    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X9Y52          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X9Y52          FDRE (Setup_fdre_C_CE)      -0.205    22.299    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57]
  -------------------------------------------------------------------
                         required time                         22.299    
                         arrival time                         -12.318    
  -------------------------------------------------------------------
                         slack                                  9.980    

Slack (MET) :             9.980ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.246ns  (logic 2.859ns (30.923%)  route 6.387ns (69.077%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.765     3.073    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.526 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          2.720     7.245    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target_reg[56]_1[3]
    SLICE_X7Y56          LUT6 (Prop_lut6_I4_O)        0.124     7.369 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.369    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.919 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry/CO[3]
                         net (fo=3, routed)           1.267     9.186    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.153     9.339 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12/O
                         net (fo=2, routed)           0.751    10.090    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I4_O)        0.331    10.421 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0/O
                         net (fo=8, routed)           0.505    10.926    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I4_O)        0.124    11.050 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1__0/O
                         net (fo=18, routed)          0.737    11.787    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_7
    SLICE_X8Y52          LUT4 (Prop_lut4_I0_O)        0.124    11.911 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_1__0/O
                         net (fo=4, routed)           0.407    12.318    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X9Y52          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.498    22.690    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X9Y52          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X9Y52          FDRE (Setup_fdre_C_CE)      -0.205    22.299    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]
  -------------------------------------------------------------------
                         required time                         22.299    
                         arrival time                         -12.318    
  -------------------------------------------------------------------
                         slack                                  9.980    

Slack (MET) :             9.980ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.246ns  (logic 2.859ns (30.923%)  route 6.387ns (69.077%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.765     3.073    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.526 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          2.720     7.245    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target_reg[56]_1[3]
    SLICE_X7Y56          LUT6 (Prop_lut6_I4_O)        0.124     7.369 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.369    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.919 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry/CO[3]
                         net (fo=3, routed)           1.267     9.186    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.153     9.339 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12/O
                         net (fo=2, routed)           0.751    10.090    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I4_O)        0.331    10.421 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0/O
                         net (fo=8, routed)           0.505    10.926    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I4_O)        0.124    11.050 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1__0/O
                         net (fo=18, routed)          0.737    11.787    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_7
    SLICE_X8Y52          LUT4 (Prop_lut4_I0_O)        0.124    11.911 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_1__0/O
                         net (fo=4, routed)           0.407    12.318    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X9Y52          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.498    22.690    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X9Y52          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X9Y52          FDRE (Setup_fdre_C_CE)      -0.205    22.299    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]
  -------------------------------------------------------------------
                         required time                         22.299    
                         arrival time                         -12.318    
  -------------------------------------------------------------------
                         slack                                  9.980    

Slack (MET) :             10.114ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.146ns  (logic 2.859ns (31.260%)  route 6.287ns (68.740%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.765     3.073    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.526 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          2.720     7.245    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target_reg[56]_1[3]
    SLICE_X7Y56          LUT6 (Prop_lut6_I4_O)        0.124     7.369 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.369    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.919 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry/CO[3]
                         net (fo=3, routed)           1.267     9.186    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.153     9.339 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12/O
                         net (fo=2, routed)           0.751    10.090    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I4_O)        0.331    10.421 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0/O
                         net (fo=8, routed)           0.722    11.143    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0_n_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I2_O)        0.124    11.267 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_1__0/O
                         net (fo=18, routed)          0.449    11.716    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_0
    SLICE_X6Y53          LUT4 (Prop_lut4_I0_O)        0.124    11.840 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.379    12.219    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_8
    SLICE_X6Y53          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.496    22.688    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X6Y53          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]/C
                         clock pessimism              0.116    22.804    
                         clock uncertainty           -0.302    22.502    
    SLICE_X6Y53          FDRE (Setup_fdre_C_CE)      -0.169    22.333    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         22.333    
                         arrival time                         -12.219    
  -------------------------------------------------------------------
                         slack                                 10.114    

Slack (MET) :             10.114ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.146ns  (logic 2.859ns (31.260%)  route 6.287ns (68.740%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.765     3.073    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.526 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          2.720     7.245    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target_reg[56]_1[3]
    SLICE_X7Y56          LUT6 (Prop_lut6_I4_O)        0.124     7.369 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.369    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry_i_3__0_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.919 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40_carry/CO[3]
                         net (fo=3, routed)           1.267     9.186    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_40
    SLICE_X8Y57          LUT5 (Prop_lut5_I0_O)        0.153     9.339 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12/O
                         net (fo=2, routed)           0.751    10.090    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I4_O)        0.331    10.421 f  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0/O
                         net (fo=8, routed)           0.722    11.143    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0_n_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I2_O)        0.124    11.267 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_1__0/O
                         net (fo=18, routed)          0.449    11.716    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_0
    SLICE_X6Y53          LUT4 (Prop_lut4_I0_O)        0.124    11.840 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__0/O
                         net (fo=4, routed)           0.379    12.219    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_8
    SLICE_X6Y53          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.496    22.688    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X6Y53          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]/C
                         clock pessimism              0.116    22.804    
                         clock uncertainty           -0.302    22.502    
    SLICE_X6Y53          FDRE (Setup_fdre_C_CE)      -0.169    22.333    design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         22.333    
                         arrival time                         -12.219    
  -------------------------------------------------------------------
                         slack                                 10.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.226ns (58.985%)  route 0.157ns (41.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.564     0.905    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X17Y49         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/Q
                         net (fo=6, routed)           0.157     1.190    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[64]_0[4]
    SLICE_X17Y51         LUT6 (Prop_lut6_I2_O)        0.098     1.288 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.288    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[4]
    SLICE_X17Y51         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.831     1.201    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X17Y51         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X17Y51         FDRE (Hold_fdre_C_D)         0.091     1.263    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.701%)  route 0.117ns (45.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.563     0.904    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X14Y44         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.117     1.161    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X16Y43         SRLC32E                                      r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.831     1.201    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X16Y43         SRLC32E                                      r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.262     0.939    
    SLICE_X16Y43         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.122    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[25].axi_rdata_int_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.212ns (47.281%)  route 0.236ns (52.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.565     0.906    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X6Y50          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[25]/Q
                         net (fo=1, routed)           0.236     1.306    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[25]
    SLICE_X6Y49          LUT3 (Prop_lut3_I0_O)        0.048     1.354 r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[25].axi_rdata_int[25]_i_1/O
                         net (fo=1, routed)           0.000     1.354    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[25].axi_rdata_int[25]_i_1_n_0
    SLICE_X6Y49          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[25].axi_rdata_int_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.835     1.205    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X6Y49          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[25].axi_rdata_int_reg[25]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.131     1.307    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[25].axi_rdata_int_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.226ns (52.350%)  route 0.206ns (47.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.564     0.905    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X17Y49         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/Q
                         net (fo=4, routed)           0.206     1.238    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]_1[6]
    SLICE_X21Y51         LUT5 (Prop_lut5_I4_O)        0.098     1.336 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.336    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1__0_n_0
    SLICE_X21Y51         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.830     1.200    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X21Y51         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)         0.092     1.263    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.209ns (44.748%)  route 0.258ns (55.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.565     0.906    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X6Y50          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[24]/Q
                         net (fo=1, routed)           0.258     1.328    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[24]
    SLICE_X6Y49          LUT3 (Prop_lut3_I0_O)        0.045     1.373 r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1/O
                         net (fo=1, routed)           0.000     1.373    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1_n_0
    SLICE_X6Y49          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.835     1.205    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X6Y49          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.121     1.297    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.524%)  route 0.251ns (57.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.562     0.903    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X14Y50         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]/Q
                         net (fo=9, routed)           0.251     1.295    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg_n_0_[1]
    SLICE_X15Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.340 r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1/O
                         net (fo=1, routed)           0.000     1.340    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0
    SLICE_X15Y49         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.832     1.202    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X15Y49         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.091     1.264    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.427%)  route 0.252ns (57.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.562     0.903    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X14Y50         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]/Q
                         net (fo=9, routed)           0.252     1.296    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg_n_0_[1]
    SLICE_X15Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.341 r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[0]_i_1/O
                         net (fo=1, routed)           0.000     1.341    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[0]_i_1_n_0
    SLICE_X15Y49         FDSE                                         r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.832     1.202    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X15Y49         FDSE                                         r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[0]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X15Y49         FDSE (Hold_fdse_C_D)         0.092     1.265    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.226ns (51.747%)  route 0.211ns (48.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.564     0.905    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X17Y49         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]/Q
                         net (fo=8, routed)           0.211     1.243    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[64]_0[2]
    SLICE_X17Y51         LUT6 (Prop_lut6_I2_O)        0.098     1.341 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.341    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[2]
    SLICE_X17Y51         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.831     1.201    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X17Y51         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X17Y51         FDRE (Hold_fdre_C_D)         0.092     1.264    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.902%)  route 0.123ns (49.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.563     0.904    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X14Y44         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.123     1.155    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X16Y45         SRLC32E                                      r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.831     1.201    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X16Y45         SRLC32E                                      r  design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.939    
    SLICE_X16Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.069    design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.207ns (42.413%)  route 0.281ns (57.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.565     0.906    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X6Y50          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[21]/Q
                         net (fo=1, routed)           0.281     1.351    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[21]
    SLICE_X6Y49          LUT3 (Prop_lut3_I0_O)        0.043     1.394 r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1/O
                         net (fo=1, routed)           0.000     1.394    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1_n_0
    SLICE_X6Y49          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.835     1.205    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X6Y49          FDRE                                         r  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int_reg[21]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.131     1.307    design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[21].axi_rdata_int_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6   design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9   design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9   design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y11  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y10  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y11  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y10  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6   design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5   design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8   design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y59  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y59  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y58  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y58  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y58  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y58  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y59  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y59  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y59  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y59  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y59  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y59  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y58  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y58  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y58  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y58  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y59  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y59  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y59  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y59  design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.768ns  (logic 0.976ns (16.920%)  route 4.792ns (83.080%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[4]/C
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  PL_i/u_index_counter/Delay_out1_reg[4]/Q
                         net (fo=18, routed)          1.321     1.777    PL_i/u_index_counter/BRAM_addr[2]
    SLICE_X14Y45         LUT6 (Prop_lut6_I5_O)        0.124     1.901 f  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13/O
                         net (fo=1, routed)           1.015     2.917    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124     3.041 f  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6/O
                         net (fo=6, routed)           1.012     4.052    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     4.176 f  PL_i/u_index_counter/design_1_i_i_15/O
                         net (fo=3, routed)           1.012     5.189    PL_i/u_index_counter/Delay_out1_reg[0]_1
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.148     5.337 r  PL_i/u_index_counter/design_1_i_i_12/O
                         net (fo=1, routed)           0.431     5.768    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X14Y39         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.499     2.691    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X14Y39         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.726ns  (logic 0.124ns (7.183%)  route 1.602ns (92.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.602     1.602    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X14Y36         LUT1 (Prop_lut1_I0_O)        0.124     1.726 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.726    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X14Y36         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.496     2.688    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X14Y36         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PL_i/u_Chart/FSM_onehot_is_Chart_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.212ns (31.138%)  route 0.469ns (68.862%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE                         0.000     0.000 r  PL_i/u_Chart/FSM_onehot_is_Chart_reg[4]/C
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PL_i/u_Chart/FSM_onehot_is_Chart_reg[4]/Q
                         net (fo=35, routed)          0.222     0.386    PL_i/u_index_counter/Q[3]
    SLICE_X12Y39         LUT4 (Prop_lut4_I3_O)        0.048     0.434 r  PL_i/u_index_counter/design_1_i_i_12/O
                         net (fo=1, routed)           0.246     0.681    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X14Y39         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.829     1.199    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X14Y39         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.045ns (5.904%)  route 0.717ns (94.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.717     0.717    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X14Y36         LUT1 (Prop_lut1_I0_O)        0.045     0.762 r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.762    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X14Y36         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.826     1.196    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X14Y36         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           310 Endpoints
Min Delay           310 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.490ns  (logic 0.952ns (12.710%)  route 6.538ns (87.290%))
  Logic Levels:           5  (FDRE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[4]/C
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PL_i/u_index_counter/Delay_out1_reg[4]/Q
                         net (fo=18, routed)          1.321     1.777    PL_i/u_index_counter/BRAM_addr[2]
    SLICE_X14Y45         LUT6 (Prop_lut6_I5_O)        0.124     1.901 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13/O
                         net (fo=1, routed)           1.015     2.917    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124     3.041 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6/O
                         net (fo=6, routed)           1.012     4.052    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     4.176 r  PL_i/u_index_counter/design_1_i_i_15/O
                         net (fo=3, routed)           0.957     5.133    PL_i/u_Chart/Delay_out1_reg[3]
    SLICE_X12Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.257 r  PL_i/u_Chart/design_1_i_i_11/O
                         net (fo=16, routed)          2.233     7.490    design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/web[0]
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.438ns  (logic 0.952ns (12.800%)  route 6.486ns (87.201%))
  Logic Levels:           5  (FDRE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[4]/C
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PL_i/u_index_counter/Delay_out1_reg[4]/Q
                         net (fo=18, routed)          1.321     1.777    PL_i/u_index_counter/BRAM_addr[2]
    SLICE_X14Y45         LUT6 (Prop_lut6_I5_O)        0.124     1.901 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13/O
                         net (fo=1, routed)           1.015     2.917    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124     3.041 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6/O
                         net (fo=6, routed)           1.012     4.052    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     4.176 r  PL_i/u_index_counter/design_1_i_i_15/O
                         net (fo=3, routed)           0.957     5.133    PL_i/u_Chart/Delay_out1_reg[3]
    SLICE_X12Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.257 r  PL_i/u_Chart/design_1_i_i_11/O
                         net (fo=16, routed)          2.180     7.438    design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/web[0]
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.424ns  (logic 0.952ns (12.823%)  route 6.472ns (87.177%))
  Logic Levels:           5  (FDRE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[4]/C
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PL_i/u_index_counter/Delay_out1_reg[4]/Q
                         net (fo=18, routed)          1.321     1.777    PL_i/u_index_counter/BRAM_addr[2]
    SLICE_X14Y45         LUT6 (Prop_lut6_I5_O)        0.124     1.901 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13/O
                         net (fo=1, routed)           1.015     2.917    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124     3.041 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6/O
                         net (fo=6, routed)           1.012     4.052    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     4.176 r  PL_i/u_index_counter/design_1_i_i_15/O
                         net (fo=3, routed)           0.957     5.133    PL_i/u_Chart/Delay_out1_reg[3]
    SLICE_X12Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.257 r  PL_i/u_Chart/design_1_i_i_11/O
                         net (fo=16, routed)          2.167     7.424    design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/web[0]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.225ns  (logic 0.952ns (13.177%)  route 6.273ns (86.823%))
  Logic Levels:           5  (FDRE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[4]/C
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PL_i/u_index_counter/Delay_out1_reg[4]/Q
                         net (fo=18, routed)          1.321     1.777    PL_i/u_index_counter/BRAM_addr[2]
    SLICE_X14Y45         LUT6 (Prop_lut6_I5_O)        0.124     1.901 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13/O
                         net (fo=1, routed)           1.015     2.917    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124     3.041 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6/O
                         net (fo=6, routed)           1.012     4.052    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     4.176 r  PL_i/u_index_counter/design_1_i_i_15/O
                         net (fo=3, routed)           0.957     5.133    PL_i/u_Chart/Delay_out1_reg[3]
    SLICE_X12Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.257 r  PL_i/u_Chart/design_1_i_i_11/O
                         net (fo=16, routed)          1.968     7.225    design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/web[0]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PL_i/u_index_counter/Delay_out1_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.202ns  (logic 2.496ns (34.658%)  route 4.706ns (65.342%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[4]/C
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PL_i/u_index_counter/Delay_out1_reg[4]/Q
                         net (fo=18, routed)          1.321     1.777    PL_i/u_index_counter/BRAM_addr[2]
    SLICE_X14Y45         LUT6 (Prop_lut6_I5_O)        0.124     1.901 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13/O
                         net (fo=1, routed)           1.015     2.917    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124     3.041 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6/O
                         net (fo=6, routed)           1.432     4.473    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6_n_0
    SLICE_X12Y38         LUT5 (Prop_lut5_I4_O)        0.124     4.597 r  PL_i/u_index_counter/Delay_out1[0]_i_7/O
                         net (fo=2, routed)           0.466     5.063    PL_i/u_index_counter/Delay_out1[0]_i_7_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.187 r  PL_i/u_index_counter/Delay_out1[0]_i_2/O
                         net (fo=1, routed)           0.471     5.658    PL_i/u_index_counter/counter_increment_1
    SLICE_X13Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.184 r  PL_i/u_index_counter/Delay_out1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.184    PL_i/u_Chart/CO[0]
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.298 r  PL_i/u_Chart/Delay_out1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.298    PL_i/u_Chart/Delay_out1_reg[4]_i_1_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.412 r  PL_i/u_Chart/Delay_out1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.412    PL_i/u_Chart/Delay_out1_reg[8]_i_1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.526 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.526    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.640 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.640    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.754 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    PL_i/u_Chart/Delay_out1_reg[24]_i_1_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.202 r  PL_i/u_Chart/Delay_out1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.202    PL_i/u_index_counter/Delay_out1_reg[31]_0[1]
    SLICE_X13Y45         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PL_i/u_index_counter/Delay_out1_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.181ns  (logic 2.475ns (34.467%)  route 4.706ns (65.533%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[4]/C
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PL_i/u_index_counter/Delay_out1_reg[4]/Q
                         net (fo=18, routed)          1.321     1.777    PL_i/u_index_counter/BRAM_addr[2]
    SLICE_X14Y45         LUT6 (Prop_lut6_I5_O)        0.124     1.901 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13/O
                         net (fo=1, routed)           1.015     2.917    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124     3.041 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6/O
                         net (fo=6, routed)           1.432     4.473    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6_n_0
    SLICE_X12Y38         LUT5 (Prop_lut5_I4_O)        0.124     4.597 r  PL_i/u_index_counter/Delay_out1[0]_i_7/O
                         net (fo=2, routed)           0.466     5.063    PL_i/u_index_counter/Delay_out1[0]_i_7_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.187 r  PL_i/u_index_counter/Delay_out1[0]_i_2/O
                         net (fo=1, routed)           0.471     5.658    PL_i/u_index_counter/counter_increment_1
    SLICE_X13Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.184 r  PL_i/u_index_counter/Delay_out1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.184    PL_i/u_Chart/CO[0]
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.298 r  PL_i/u_Chart/Delay_out1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.298    PL_i/u_Chart/Delay_out1_reg[4]_i_1_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.412 r  PL_i/u_Chart/Delay_out1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.412    PL_i/u_Chart/Delay_out1_reg[8]_i_1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.526 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.526    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.640 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.640    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.754 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    PL_i/u_Chart/Delay_out1_reg[24]_i_1_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.181 r  PL_i/u_Chart/Delay_out1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.181    PL_i/u_index_counter/Delay_out1_reg[31]_0[3]
    SLICE_X13Y45         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PL_i/u_index_counter/Delay_out1_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.107ns  (logic 2.401ns (33.785%)  route 4.706ns (66.215%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[4]/C
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PL_i/u_index_counter/Delay_out1_reg[4]/Q
                         net (fo=18, routed)          1.321     1.777    PL_i/u_index_counter/BRAM_addr[2]
    SLICE_X14Y45         LUT6 (Prop_lut6_I5_O)        0.124     1.901 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13/O
                         net (fo=1, routed)           1.015     2.917    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124     3.041 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6/O
                         net (fo=6, routed)           1.432     4.473    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6_n_0
    SLICE_X12Y38         LUT5 (Prop_lut5_I4_O)        0.124     4.597 r  PL_i/u_index_counter/Delay_out1[0]_i_7/O
                         net (fo=2, routed)           0.466     5.063    PL_i/u_index_counter/Delay_out1[0]_i_7_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.187 r  PL_i/u_index_counter/Delay_out1[0]_i_2/O
                         net (fo=1, routed)           0.471     5.658    PL_i/u_index_counter/counter_increment_1
    SLICE_X13Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.184 r  PL_i/u_index_counter/Delay_out1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.184    PL_i/u_Chart/CO[0]
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.298 r  PL_i/u_Chart/Delay_out1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.298    PL_i/u_Chart/Delay_out1_reg[4]_i_1_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.412 r  PL_i/u_Chart/Delay_out1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.412    PL_i/u_Chart/Delay_out1_reg[8]_i_1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.526 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.526    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.640 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.640    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.754 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    PL_i/u_Chart/Delay_out1_reg[24]_i_1_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.107 r  PL_i/u_Chart/Delay_out1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.107    PL_i/u_index_counter/Delay_out1_reg[31]_0[2]
    SLICE_X13Y45         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PL_i/u_index_counter/Delay_out1_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.091ns  (logic 2.385ns (33.635%)  route 4.706ns (66.365%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[4]/C
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PL_i/u_index_counter/Delay_out1_reg[4]/Q
                         net (fo=18, routed)          1.321     1.777    PL_i/u_index_counter/BRAM_addr[2]
    SLICE_X14Y45         LUT6 (Prop_lut6_I5_O)        0.124     1.901 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13/O
                         net (fo=1, routed)           1.015     2.917    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124     3.041 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6/O
                         net (fo=6, routed)           1.432     4.473    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6_n_0
    SLICE_X12Y38         LUT5 (Prop_lut5_I4_O)        0.124     4.597 r  PL_i/u_index_counter/Delay_out1[0]_i_7/O
                         net (fo=2, routed)           0.466     5.063    PL_i/u_index_counter/Delay_out1[0]_i_7_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.187 r  PL_i/u_index_counter/Delay_out1[0]_i_2/O
                         net (fo=1, routed)           0.471     5.658    PL_i/u_index_counter/counter_increment_1
    SLICE_X13Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.184 r  PL_i/u_index_counter/Delay_out1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.184    PL_i/u_Chart/CO[0]
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.298 r  PL_i/u_Chart/Delay_out1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.298    PL_i/u_Chart/Delay_out1_reg[4]_i_1_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.412 r  PL_i/u_Chart/Delay_out1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.412    PL_i/u_Chart/Delay_out1_reg[8]_i_1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.526 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.526    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.640 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.640    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.754 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    PL_i/u_Chart/Delay_out1_reg[24]_i_1_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.091 r  PL_i/u_Chart/Delay_out1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.091    PL_i/u_index_counter/Delay_out1_reg[31]_0[0]
    SLICE_X13Y45         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PL_i/u_index_counter/Delay_out1_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.088ns  (logic 2.382ns (33.607%)  route 4.706ns (66.393%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[4]/C
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PL_i/u_index_counter/Delay_out1_reg[4]/Q
                         net (fo=18, routed)          1.321     1.777    PL_i/u_index_counter/BRAM_addr[2]
    SLICE_X14Y45         LUT6 (Prop_lut6_I5_O)        0.124     1.901 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13/O
                         net (fo=1, routed)           1.015     2.917    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124     3.041 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6/O
                         net (fo=6, routed)           1.432     4.473    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6_n_0
    SLICE_X12Y38         LUT5 (Prop_lut5_I4_O)        0.124     4.597 r  PL_i/u_index_counter/Delay_out1[0]_i_7/O
                         net (fo=2, routed)           0.466     5.063    PL_i/u_index_counter/Delay_out1[0]_i_7_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.187 r  PL_i/u_index_counter/Delay_out1[0]_i_2/O
                         net (fo=1, routed)           0.471     5.658    PL_i/u_index_counter/counter_increment_1
    SLICE_X13Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.184 r  PL_i/u_index_counter/Delay_out1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.184    PL_i/u_Chart/CO[0]
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.298 r  PL_i/u_Chart/Delay_out1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.298    PL_i/u_Chart/Delay_out1_reg[4]_i_1_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.412 r  PL_i/u_Chart/Delay_out1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.412    PL_i/u_Chart/Delay_out1_reg[8]_i_1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.526 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.526    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.640 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.640    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.754 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.088 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.088    PL_i/u_index_counter/Delay_out1_reg[27]_0[1]
    SLICE_X13Y44         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PL_i/u_index_counter/Delay_out1_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.067ns  (logic 2.361ns (33.410%)  route 4.706ns (66.590%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[4]/C
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PL_i/u_index_counter/Delay_out1_reg[4]/Q
                         net (fo=18, routed)          1.321     1.777    PL_i/u_index_counter/BRAM_addr[2]
    SLICE_X14Y45         LUT6 (Prop_lut6_I5_O)        0.124     1.901 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13/O
                         net (fo=1, routed)           1.015     2.917    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_13_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.124     3.041 r  PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6/O
                         net (fo=6, routed)           1.432     4.473    PL_i/u_index_counter/FSM_onehot_is_Chart[4]_i_6_n_0
    SLICE_X12Y38         LUT5 (Prop_lut5_I4_O)        0.124     4.597 r  PL_i/u_index_counter/Delay_out1[0]_i_7/O
                         net (fo=2, routed)           0.466     5.063    PL_i/u_index_counter/Delay_out1[0]_i_7_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.187 r  PL_i/u_index_counter/Delay_out1[0]_i_2/O
                         net (fo=1, routed)           0.471     5.658    PL_i/u_index_counter/counter_increment_1
    SLICE_X13Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.184 r  PL_i/u_index_counter/Delay_out1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.184    PL_i/u_Chart/CO[0]
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.298 r  PL_i/u_Chart/Delay_out1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.298    PL_i/u_Chart/Delay_out1_reg[4]_i_1_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.412 r  PL_i/u_Chart/Delay_out1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.412    PL_i/u_Chart/Delay_out1_reg[8]_i_1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.526 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.526    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.640 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.640    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.754 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.067 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.067    PL_i/u_index_counter/Delay_out1_reg[27]_0[3]
    SLICE_X13Y44         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[27]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.416%)  route 0.131ns (50.584%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE                         0.000     0.000 r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.131     0.259    design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X16Y37         SRL16E                                       r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE                         0.000     0.000 r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.070     0.198    design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X17Y37         LUT2 (Prop_lut2_I0_O)        0.099     0.297 r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000     0.297    design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.POR_B_i_1_n_0
    SLICE_X17Y37         FDRE                                         r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.164ns (42.609%)  route 0.221ns (57.391%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDRE                         0.000     0.000 r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
    SLICE_X28Y51         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/Q
                         net (fo=1, routed)           0.221     0.385    design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_dly
    SLICE_X28Y51         FDRE                                         r  design_1_wrapper_i/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_Chart/FSM_onehot_is_Chart_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PL_i/u_index_counter/Delay_out1_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.275ns (67.783%)  route 0.131ns (32.217%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE                         0.000     0.000 r  PL_i/u_Chart/FSM_onehot_is_Chart_reg[4]/C
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  PL_i/u_Chart/FSM_onehot_is_Chart_reg[4]/Q
                         net (fo=35, routed)          0.131     0.295    PL_i/u_Chart/Q[3]
    SLICE_X13Y40         LUT4 (Prop_lut4_I0_O)        0.045     0.340 r  PL_i/u_Chart/Delay_out1[8]_i_3/O
                         net (fo=1, routed)           0.000     0.340    PL_i/u_Chart/Delay_out1[8]_i_3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.406 r  PL_i/u_Chart/Delay_out1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.406    PL_i/u_index_counter/Delay_out1_reg[11]_0[2]
    SLICE_X13Y40         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_Chart/FSM_onehot_is_Chart_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PL_i/u_Chart/FSM_onehot_is_Chart_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.164ns (39.477%)  route 0.251ns (60.523%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE                         0.000     0.000 r  PL_i/u_Chart/FSM_onehot_is_Chart_reg[3]/C
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PL_i/u_Chart/FSM_onehot_is_Chart_reg[3]/Q
                         net (fo=9, routed)           0.251     0.415    PL_i/u_Chart/Q[2]
    SLICE_X12Y40         FDRE                                         r  PL_i/u_Chart/FSM_onehot_is_Chart_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PL_i/u_index_counter/Delay_out1_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[15]/C
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PL_i/u_index_counter/Delay_out1_reg[15]/Q
                         net (fo=2, routed)           0.169     0.310    PL_i/u_Chart/BRAM_addr[12]
    SLICE_X13Y41         LUT4 (Prop_lut4_I3_O)        0.045     0.355 r  PL_i/u_Chart/Delay_out1[12]_i_2/O
                         net (fo=1, routed)           0.000     0.355    PL_i/u_Chart/Delay_out1[12]_i_2_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    PL_i/u_index_counter/Delay_out1_reg[15]_0[3]
    SLICE_X13Y41         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PL_i/u_index_counter/Delay_out1_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[19]/C
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PL_i/u_index_counter/Delay_out1_reg[19]/Q
                         net (fo=2, routed)           0.169     0.310    PL_i/u_Chart/BRAM_addr[16]
    SLICE_X13Y42         LUT4 (Prop_lut4_I3_O)        0.045     0.355 r  PL_i/u_Chart/Delay_out1[16]_i_2/O
                         net (fo=1, routed)           0.000     0.355    PL_i/u_Chart/Delay_out1[16]_i_2_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    PL_i/u_index_counter/Delay_out1_reg[19]_0[3]
    SLICE_X13Y42         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PL_i/u_index_counter/Delay_out1_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[23]/C
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PL_i/u_index_counter/Delay_out1_reg[23]/Q
                         net (fo=2, routed)           0.169     0.310    PL_i/u_Chart/BRAM_addr[20]
    SLICE_X13Y43         LUT4 (Prop_lut4_I3_O)        0.045     0.355 r  PL_i/u_Chart/Delay_out1[20]_i_2/O
                         net (fo=1, routed)           0.000     0.355    PL_i/u_Chart/Delay_out1[20]_i_2_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    PL_i/u_index_counter/Delay_out1_reg[23]_0[3]
    SLICE_X13Y43         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PL_i/u_index_counter/Delay_out1_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[27]/C
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PL_i/u_index_counter/Delay_out1_reg[27]/Q
                         net (fo=2, routed)           0.169     0.310    PL_i/u_Chart/BRAM_addr[24]
    SLICE_X13Y44         LUT4 (Prop_lut4_I3_O)        0.045     0.355 r  PL_i/u_Chart/Delay_out1[24]_i_2/O
                         net (fo=1, routed)           0.000     0.355    PL_i/u_Chart/Delay_out1[24]_i_2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    PL_i/u_index_counter/Delay_out1_reg[27]_0[3]
    SLICE_X13Y44         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PL_i/u_index_counter/Delay_out1_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PL_i/u_index_counter/Delay_out1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE                         0.000     0.000 r  PL_i/u_index_counter/Delay_out1_reg[11]/C
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PL_i/u_index_counter/Delay_out1_reg[11]/Q
                         net (fo=18, routed)          0.170     0.311    PL_i/u_Chart/BRAM_addr[9]
    SLICE_X13Y40         LUT4 (Prop_lut4_I3_O)        0.045     0.356 r  PL_i/u_Chart/Delay_out1[8]_i_2/O
                         net (fo=1, routed)           0.000     0.356    PL_i/u_Chart/Delay_out1[8]_i_2_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  PL_i/u_Chart/Delay_out1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    PL_i/u_index_counter/Delay_out1_reg[11]_0[3]
    SLICE_X13Y40         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.684ns  (logic 2.160ns (46.114%)  route 2.524ns (53.886%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.674     2.982    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=35, routed)          1.940     5.378    PL_i/u_Chart/GPIO[0]
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.150     5.528 r  PL_i/u_Chart/Delay_out1[12]_i_6/O
                         net (fo=2, routed)           0.584     6.112    PL_i/u_index_counter/Delay_out1_reg[15]_1
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.328     6.440 r  PL_i/u_index_counter/Delay_out1[12]_i_4/O
                         net (fo=1, routed)           0.000     6.440    PL_i/u_Chart/Delay_out1_reg[15][1]
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.990 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.990    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.104 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    PL_i/u_Chart/Delay_out1_reg[24]_i_1_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.666 r  PL_i/u_Chart/Delay_out1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.666    PL_i/u_index_counter/Delay_out1_reg[31]_0[1]
    SLICE_X13Y45         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.663ns  (logic 2.139ns (45.871%)  route 2.524ns (54.129%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.674     2.982    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=35, routed)          1.940     5.378    PL_i/u_Chart/GPIO[0]
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.150     5.528 r  PL_i/u_Chart/Delay_out1[12]_i_6/O
                         net (fo=2, routed)           0.584     6.112    PL_i/u_index_counter/Delay_out1_reg[15]_1
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.328     6.440 r  PL_i/u_index_counter/Delay_out1[12]_i_4/O
                         net (fo=1, routed)           0.000     6.440    PL_i/u_Chart/Delay_out1_reg[15][1]
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.990 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.990    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.104 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    PL_i/u_Chart/Delay_out1_reg[24]_i_1_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.645 r  PL_i/u_Chart/Delay_out1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.645    PL_i/u_index_counter/Delay_out1_reg[31]_0[3]
    SLICE_X13Y45         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.589ns  (logic 2.065ns (44.998%)  route 2.524ns (55.002%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.674     2.982    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=35, routed)          1.940     5.378    PL_i/u_Chart/GPIO[0]
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.150     5.528 r  PL_i/u_Chart/Delay_out1[12]_i_6/O
                         net (fo=2, routed)           0.584     6.112    PL_i/u_index_counter/Delay_out1_reg[15]_1
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.328     6.440 r  PL_i/u_index_counter/Delay_out1[12]_i_4/O
                         net (fo=1, routed)           0.000     6.440    PL_i/u_Chart/Delay_out1_reg[15][1]
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.990 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.990    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.104 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    PL_i/u_Chart/Delay_out1_reg[24]_i_1_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.571 r  PL_i/u_Chart/Delay_out1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.571    PL_i/u_index_counter/Delay_out1_reg[31]_0[2]
    SLICE_X13Y45         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.573ns  (logic 2.049ns (44.806%)  route 2.524ns (55.194%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.674     2.982    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=35, routed)          1.940     5.378    PL_i/u_Chart/GPIO[0]
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.150     5.528 r  PL_i/u_Chart/Delay_out1[12]_i_6/O
                         net (fo=2, routed)           0.584     6.112    PL_i/u_index_counter/Delay_out1_reg[15]_1
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.328     6.440 r  PL_i/u_index_counter/Delay_out1[12]_i_4/O
                         net (fo=1, routed)           0.000     6.440    PL_i/u_Chart/Delay_out1_reg[15][1]
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.990 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.990    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.104 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    PL_i/u_Chart/Delay_out1_reg[24]_i_1_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.555 r  PL_i/u_Chart/Delay_out1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.555    PL_i/u_index_counter/Delay_out1_reg[31]_0[0]
    SLICE_X13Y45         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.570ns  (logic 2.046ns (44.769%)  route 2.524ns (55.231%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.674     2.982    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=35, routed)          1.940     5.378    PL_i/u_Chart/GPIO[0]
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.150     5.528 r  PL_i/u_Chart/Delay_out1[12]_i_6/O
                         net (fo=2, routed)           0.584     6.112    PL_i/u_index_counter/Delay_out1_reg[15]_1
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.328     6.440 r  PL_i/u_index_counter/Delay_out1[12]_i_4/O
                         net (fo=1, routed)           0.000     6.440    PL_i/u_Chart/Delay_out1_reg[15][1]
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.990 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.990    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.104 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.552 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.552    PL_i/u_index_counter/Delay_out1_reg[27]_0[1]
    SLICE_X13Y44         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.549ns  (logic 2.025ns (44.514%)  route 2.524ns (55.486%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.674     2.982    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=35, routed)          1.940     5.378    PL_i/u_Chart/GPIO[0]
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.150     5.528 r  PL_i/u_Chart/Delay_out1[12]_i_6/O
                         net (fo=2, routed)           0.584     6.112    PL_i/u_index_counter/Delay_out1_reg[15]_1
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.328     6.440 r  PL_i/u_index_counter/Delay_out1[12]_i_4/O
                         net (fo=1, routed)           0.000     6.440    PL_i/u_Chart/Delay_out1_reg[15][1]
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.990 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.990    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.104 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.531 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.531    PL_i/u_index_counter/Delay_out1_reg[27]_0[3]
    SLICE_X13Y44         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.475ns  (logic 1.951ns (43.597%)  route 2.524ns (56.403%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.674     2.982    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=35, routed)          1.940     5.378    PL_i/u_Chart/GPIO[0]
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.150     5.528 r  PL_i/u_Chart/Delay_out1[12]_i_6/O
                         net (fo=2, routed)           0.584     6.112    PL_i/u_index_counter/Delay_out1_reg[15]_1
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.328     6.440 r  PL_i/u_index_counter/Delay_out1[12]_i_4/O
                         net (fo=1, routed)           0.000     6.440    PL_i/u_Chart/Delay_out1_reg[15][1]
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.990 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.990    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.104 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.457 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.457    PL_i/u_index_counter/Delay_out1_reg[27]_0[2]
    SLICE_X13Y44         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.459ns  (logic 1.935ns (43.395%)  route 2.524ns (56.606%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.674     2.982    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=35, routed)          1.940     5.378    PL_i/u_Chart/GPIO[0]
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.150     5.528 r  PL_i/u_Chart/Delay_out1[12]_i_6/O
                         net (fo=2, routed)           0.584     6.112    PL_i/u_index_counter/Delay_out1_reg[15]_1
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.328     6.440 r  PL_i/u_index_counter/Delay_out1[12]_i_4/O
                         net (fo=1, routed)           0.000     6.440    PL_i/u_Chart/Delay_out1_reg[15][1]
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.990 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.990    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.104 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    PL_i/u_Chart/Delay_out1_reg[20]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.441 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.441    PL_i/u_index_counter/Delay_out1_reg[27]_0[0]
    SLICE_X13Y44         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.456ns  (logic 1.932ns (43.356%)  route 2.524ns (56.644%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.674     2.982    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=35, routed)          1.940     5.378    PL_i/u_Chart/GPIO[0]
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.150     5.528 r  PL_i/u_Chart/Delay_out1[12]_i_6/O
                         net (fo=2, routed)           0.584     6.112    PL_i/u_index_counter/Delay_out1_reg[15]_1
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.328     6.440 r  PL_i/u_index_counter/Delay_out1[12]_i_4/O
                         net (fo=1, routed)           0.000     6.440    PL_i/u_Chart/Delay_out1_reg[15][1]
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.990 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.990    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.104 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.438 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.438    PL_i/u_index_counter/Delay_out1_reg[23]_0[1]
    SLICE_X13Y43         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.435ns  (logic 1.911ns (43.088%)  route 2.524ns (56.912%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        1.674     2.982    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=35, routed)          1.940     5.378    PL_i/u_Chart/GPIO[0]
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.150     5.528 r  PL_i/u_Chart/Delay_out1[12]_i_6/O
                         net (fo=2, routed)           0.584     6.112    PL_i/u_index_counter/Delay_out1_reg[15]_1
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.328     6.440 r  PL_i/u_index_counter/Delay_out1[12]_i_4/O
                         net (fo=1, routed)           0.000     6.440    PL_i/u_Chart/Delay_out1_reg[15][1]
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.990 r  PL_i/u_Chart/Delay_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.990    PL_i/u_Chart/Delay_out1_reg[12]_i_1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.104 r  PL_i/u_Chart/Delay_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    PL_i/u_Chart/Delay_out1_reg[16]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.417 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.417    PL_i/u_index_counter/Delay_out1_reg[23]_0[3]
    SLICE_X13Y43         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.729ns  (logic 0.251ns (34.446%)  route 0.478ns (65.554%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.561     0.902    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=35, routed)          0.478     1.520    PL_i/u_Chart/GPIO[0]
    SLICE_X13Y43         LUT4 (Prop_lut4_I1_O)        0.045     1.565 r  PL_i/u_Chart/Delay_out1[20]_i_4/O
                         net (fo=1, routed)           0.000     1.565    PL_i/u_Chart/Delay_out1[20]_i_4_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.630 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.630    PL_i/u_index_counter/Delay_out1_reg[23]_0[1]
    SLICE_X13Y43         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.735ns  (logic 0.256ns (34.846%)  route 0.479ns (65.154%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.561     0.902    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=35, routed)          0.479     1.521    PL_i/u_Chart/GPIO[0]
    SLICE_X13Y43         LUT4 (Prop_lut4_I1_O)        0.045     1.566 r  PL_i/u_Chart/Delay_out1[20]_i_5/O
                         net (fo=1, routed)           0.000     1.566    PL_i/u_Chart/Delay_out1[20]_i_5_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.636 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.636    PL_i/u_index_counter/Delay_out1_reg[23]_0[0]
    SLICE_X13Y43         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.809ns  (logic 0.252ns (31.156%)  route 0.557ns (68.844%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.561     0.902    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=35, routed)          0.557     1.599    PL_i/u_Chart/GPIO[0]
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.045     1.644 r  PL_i/u_Chart/Delay_out1[24]_i_3/O
                         net (fo=1, routed)           0.000     1.644    PL_i/u_Chart/Delay_out1[24]_i_3_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.710 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.710    PL_i/u_index_counter/Delay_out1_reg[27]_0[2]
    SLICE_X13Y44         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.809ns  (logic 0.249ns (30.786%)  route 0.560ns (69.214%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.561     0.902    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=35, routed)          0.560     1.602    PL_i/u_Chart/GPIO[0]
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.045     1.647 r  PL_i/u_Chart/Delay_out1[24]_i_2/O
                         net (fo=1, routed)           0.000     1.647    PL_i/u_Chart/Delay_out1[24]_i_2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.710 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.710    PL_i/u_index_counter/Delay_out1_reg[27]_0[3]
    SLICE_X13Y44         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.811ns  (logic 0.332ns (40.954%)  route 0.479ns (59.046%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.561     0.902    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=35, routed)          0.479     1.521    PL_i/u_Chart/GPIO[0]
    SLICE_X13Y43         LUT4 (Prop_lut4_I1_O)        0.045     1.566 r  PL_i/u_Chart/Delay_out1[20]_i_5/O
                         net (fo=1, routed)           0.000     1.566    PL_i/u_Chart/Delay_out1[20]_i_5_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.712 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.712    PL_i/u_index_counter/Delay_out1_reg[23]_0[2]
    SLICE_X13Y43         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.816ns  (logic 0.251ns (30.777%)  route 0.565ns (69.223%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.561     0.902    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=35, routed)          0.565     1.607    PL_i/u_Chart/GPIO[0]
    SLICE_X13Y45         LUT4 (Prop_lut4_I1_O)        0.045     1.652 r  PL_i/u_Chart/Delay_out1[28]_i_4/O
                         net (fo=1, routed)           0.000     1.652    PL_i/u_Chart/Delay_out1[28]_i_4_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.717 r  PL_i/u_Chart/Delay_out1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.717    PL_i/u_index_counter/Delay_out1_reg[31]_0[1]
    SLICE_X13Y45         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.822ns  (logic 0.256ns (31.161%)  route 0.566ns (68.839%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.561     0.902    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=35, routed)          0.566     1.608    PL_i/u_Chart/GPIO[0]
    SLICE_X13Y45         LUT4 (Prop_lut4_I1_O)        0.045     1.653 r  PL_i/u_Chart/Delay_out1[28]_i_5/O
                         net (fo=1, routed)           0.000     1.653    PL_i/u_Chart/Delay_out1[28]_i_5_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.723 r  PL_i/u_Chart/Delay_out1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.723    PL_i/u_index_counter/Delay_out1_reg[31]_0[0]
    SLICE_X13Y45         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.831ns  (logic 0.352ns (42.375%)  route 0.479ns (57.625%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.561     0.902    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=35, routed)          0.479     1.521    PL_i/u_Chart/GPIO[0]
    SLICE_X13Y43         LUT4 (Prop_lut4_I1_O)        0.045     1.566 r  PL_i/u_Chart/Delay_out1[20]_i_5/O
                         net (fo=1, routed)           0.000     1.566    PL_i/u_Chart/Delay_out1[20]_i_5_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     1.732 r  PL_i/u_Chart/Delay_out1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.732    PL_i/u_index_counter/Delay_out1_reg[23]_0[3]
    SLICE_X13Y43         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.846ns  (logic 0.256ns (30.266%)  route 0.590ns (69.734%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.561     0.902    design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_wrapper_i/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=35, routed)          0.590     1.632    PL_i/u_Chart/GPIO[0]
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.045     1.677 r  PL_i/u_Chart/Delay_out1[24]_i_5/O
                         net (fo=1, routed)           0.000     1.677    PL_i/u_Chart/Delay_out1[24]_i_5_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.747 r  PL_i/u_Chart/Delay_out1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.747    PL_i/u_index_counter/Delay_out1_reg[27]_0[0]
    SLICE_X13Y44         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PL_i/u_index_counter/Delay_out1_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.852ns  (logic 0.184ns (21.585%)  route 0.668ns (78.415%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1622, routed)        0.559     0.900    design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y36         FDRE                                         r  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.267     1.308    design_1_wrapper_i/rstn
    SLICE_X17Y37         LUT1 (Prop_lut1_I0_O)        0.043     1.351 r  design_1_wrapper_i/FSM_onehot_is_Chart[4]_i_1/O
                         net (fo=36, routed)          0.401     1.752    PL_i/u_index_counter/SS[0]
    SLICE_X13Y38         FDRE                                         r  PL_i/u_index_counter/Delay_out1_reg[0]/R
  -------------------------------------------------------------------    -------------------





