#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fb028005090 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fb028005200 .scope module, "reverse_bit_order_tb" "reverse_bit_order_tb" 3 3;
 .timescale 0 0;
v0x7fb0280160f0_0 .net "axiod", 1 0, v0x7fb028015930_0;  1 drivers
v0x7fb0280161c0_0 .net "axiov", 0 0, v0x7fb0280159f0_0;  1 drivers
v0x7fb028016250_0 .var "clk", 0 0;
v0x7fb028016300_0 .var "pixel", 7 0;
v0x7fb0280163b0_0 .net "pixel_addr", 23 0, v0x7fb028015cd0_0;  1 drivers
v0x7fb028016480_0 .var "rst", 0 0;
v0x7fb028016530_0 .var "stall", 0 0;
S_0x7fb028005370 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 44, 3 44 0, S_0x7fb028005200;
 .timescale 0 0;
v0x7fb028004970_0 .var/2s "i", 31 0;
S_0x7fb0280154d0 .scope module, "reverse_bit_order" "reverse_bit_order" 3 14, 4 4 0, S_0x7fb028005200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "pixel";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 2 "axiod";
    .port_info 6 /OUTPUT 24 "pixel_addr";
enum0x7fb028312920 .enum2/s (32)
   "SendAddress" 0,
   "SendPixel" 1,
   "SendAudio" 2
 ;
v0x7fb0280157c0_0 .var "addr_bit_counter", 5 0;
v0x7fb028015880_0 .var "audio_counter", 8 0;
v0x7fb028015930_0 .var "axiod", 1 0;
v0x7fb0280159f0_0 .var "axiov", 0 0;
v0x7fb028015a90_0 .var "byte_bit_counter", 2 0;
v0x7fb028015b80_0 .net "clk", 0 0, v0x7fb028016250_0;  1 drivers
v0x7fb028015c20_0 .net "pixel", 7 0, v0x7fb028016300_0;  1 drivers
v0x7fb028015cd0_0 .var "pixel_addr", 23 0;
v0x7fb028015d80_0 .var "pixel_counter", 8 0;
v0x7fb028015e90_0 .net "rst", 0 0, v0x7fb028016480_0;  1 drivers
v0x7fb028015f30_0 .net "stall", 0 0, v0x7fb028016530_0;  1 drivers
v0x7fb028015fd0_0 .var "state", 1 0;
E_0x7fb028015790 .event posedge, v0x7fb028015b80_0;
    .scope S_0x7fb0280154d0;
T_0 ;
    %wait E_0x7fb028015790;
    %load/vec4 v0x7fb028015e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7fb028015cd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb028015fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0280159f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb028015930_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fb0280157c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb028015a90_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fb028015d80_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fb028015880_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fb028015f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fb028015fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb0280159f0_0, 0;
    %load/vec4 v0x7fb0280157c0_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.8, 5;
    %load/vec4 v0x7fb028015cd0_0;
    %pushi/vec4 17, 0, 32;
    %load/vec4 v0x7fb028015a90_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %load/vec4 v0x7fb028015cd0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x7fb028015a90_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb028015930_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7fb0280157c0_0;
    %pad/u 32;
    %cmpi/u 14, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.10, 5;
    %load/vec4 v0x7fb028015cd0_0;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0x7fb028015a90_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %load/vec4 v0x7fb028015cd0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fb028015a90_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb028015930_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7fb0280157c0_0;
    %pad/u 32;
    %cmpi/u 22, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.12, 5;
    %load/vec4 v0x7fb028015cd0_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fb028015a90_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %load/vec4 v0x7fb028015cd0_0;
    %load/vec4 v0x7fb028015a90_0;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb028015930_0, 0;
T_0.12 ;
T_0.11 ;
T_0.9 ;
    %load/vec4 v0x7fb028015a90_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb028015a90_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0x7fb028015a90_0;
    %addi 2, 0, 3;
    %assign/vec4 v0x7fb028015a90_0, 0;
T_0.15 ;
    %load/vec4 v0x7fb0280157c0_0;
    %pad/u 32;
    %cmpi/u 22, 0, 32;
    %jmp/0xz  T_0.16, 5;
    %load/vec4 v0x7fb0280157c0_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x7fb0280157c0_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fb0280157c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fb028015fd0_0, 0;
T_0.17 ;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb0280159f0_0, 0;
    %load/vec4 v0x7fb028015a90_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb028015a90_0, 0;
    %load/vec4 v0x7fb028015cd0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x7fb028015cd0_0, 0;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x7fb0280157c0_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.20, 5;
    %load/vec4 v0x7fb028015a90_0;
    %addi 2, 0, 3;
    %assign/vec4 v0x7fb028015a90_0, 0;
T_0.20 ;
T_0.19 ;
    %load/vec4 v0x7fb028015c20_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fb028015a90_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %load/vec4 v0x7fb028015c20_0;
    %load/vec4 v0x7fb028015a90_0;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb028015930_0, 0;
    %load/vec4 v0x7fb028015d80_0;
    %pad/u 32;
    %cmpi/u 319, 0, 32;
    %jmp/0xz  T_0.22, 5;
    %load/vec4 v0x7fb028015a90_0;
    %pad/u 9;
    %addi 1, 0, 9;
    %assign/vec4 v0x7fb028015d80_0, 0;
    %jmp T_0.23;
T_0.22 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fb028015d80_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fb028015fd0_0, 0;
T_0.23 ;
    %jmp T_0.7;
T_0.6 ;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fb028015f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.24, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb028015fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb0280159f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb028015930_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fb0280157c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb028015a90_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fb028015d80_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fb028015880_0, 0;
T_0.24 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb028005200;
T_1 ;
    %delay 1316134912, 2328;
    %load/vec4 v0x7fb028016250_0;
    %nor/r;
    %store/vec4 v0x7fb028016250_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb028005200;
T_2 ;
    %vpi_call/w 3 30 "$dumpfile", "obj/reverse_bit_order.vcd" {0 0 0};
    %vpi_call/w 3 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb028005200 {0 0 0};
    %vpi_call/w 3 32 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb028016250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb028016480_0, 0, 1;
    %delay 2632269824, 4656;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb028016480_0, 0, 1;
    %delay 2632269824, 4656;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb028016480_0, 0, 1;
    %delay 1316134912, 2328;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb028016530_0, 0, 1;
    %fork t_1, S_0x7fb028005370;
    %jmp t_0;
    .scope S_0x7fb028005370;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb028004970_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7fb028004970_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x7fb0280163b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x7fb028016300_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fb0280163b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x7fb028016300_0, 0, 8;
T_2.4 ;
T_2.3 ;
    %delay 2632269824, 4656;
    %load/vec4 v0x7fb028004970_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fb028004970_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x7fb028005200;
t_0 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb028016530_0, 0, 1;
    %delay 2632269824, 4656;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb028016250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb028016480_0, 0, 1;
    %delay 2632269824, 4656;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb028016480_0, 0, 1;
    %delay 2632269824, 4656;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb028016480_0, 0, 1;
    %delay 969572352, 9313;
    %vpi_call/w 3 60 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/reverse_bit_order_tb.sv";
    "src/reverse_bit_order.sv";
