read -sv run_verilog_mid/adder_32b_18_82_aa0820c76c759910a732abc83052af62.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_82_aa0820c76c759910a732abc83052af62_yosys.v
