#cd C:/Study/WorkZone/IITB_Pipeline_Processor/RISC_Pipeline_WOH_HBIT
#cd C:/Study/WorkZone/IITB_Pipeline_Processor/RISC_Pipeline_WO_HBIT
#quit -sim

vlib work
vlog *.v
vsim work.tb_RIsC
#add wave -position insertpoint sim:/tb_RIsC/*
add wave -position insertpoint sim:/tb_RIsC/uut/ProgramCounter/*
add wave -position insertpoint sim:/tb_RIsC/uut/Current_PC
#add wave -position insertpoint sim:/tb_RIsC/uut/RBank/*
add wave -position insertpoint sim:/tb_RIsC/uut/RBank/registers
add wave -position insertpoint sim:/tb_RIsC/uut/iDecoder/*
#add wave -position insertpoint sim:/tb_RIsC/uut/Datapath_IF_ID/*
#add wave -position insertpoint sim:/tb_RIsC/uut/Datapath_ID_RR/*
#add wave -position insertpoint sim:/tb_RIsC/uut/Datapath_RR_EX/*
#add wave -position insertpoint sim:/tb_RIsC/uut/Datapath_EX_MEM/*
#add wave -position insertpoint sim:/tb_RIsC/uut/Datapath_MEM_WB/*
#add wave -position insertpoint sim:/tb_RIsC/uut/DATA_FWD/*
#add wave -position insertpoint sim:/tb_RIsC/uut/*
#add wave -position insertpoint sim:/tb_RIsC/uut/HM/*
#add wave -position insertpoint sim:/tb_RIsC/uut/PC_SELECTION/*
#add wave -position insertpoint sim:/tb_RIsC/uut/MIC/*	
#add wave -position insertpoint sim:/tb_RIsC/uut/MIAG/*
#add wave -position insertpoint sim:/tb_RIsC/uut/ProgramCounter/out
#add wave -position insertpoint sim:/tb_RIsC/uut/HBTable/*
#add wave -position insertpoint sim:/tb_RIsC/uut/HB_enabled/*

run 2.5 us
