INFO: [VRFC 10-2263] Analyzing Verilog file "/rhome/forystmj/CS256-project/CS256-project.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/rhome/forystmj/CS256-project/CS256-project.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
