Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov 19 11:20:52 2019
| Host         : DESKTOP-8B1C8TT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CompletFeu_control_sets_placed.rpt
| Design       : CompletFeu
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      5 |            1 |
|      8 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            8 |
| No           | No                    | Yes                    |               5 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              40 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------------------+------------------+------------------+----------------+
|  U4/REFRESH    |                              |                  |                1 |              3 |
|  CLK_IBUF_BUFG |                              | U0/S0_DEBOUNCE   |                1 |              5 |
|  CLK_IBUF_BUFG | U0/result_reg_0              |                  |                3 |              8 |
|  CLK_IBUF_BUFG | U0/sel                       | U0/counter_set   |                5 |             20 |
|  CLK_IBUF_BUFG | U1/counter_out[0]_i_2__0_n_0 | U1/counter_set   |                5 |             20 |
|  CLK_IBUF_BUFG |                              |                  |                7 |             23 |
|  CLK_IBUF_BUFG | U3/CYCLE_CNT[31]_i_1_n_0     |                  |               11 |             32 |
+----------------+------------------------------+------------------+------------------+----------------+


