mmSDMA0_RLC0_RB_CNTL	,	V_95
mmCPC_INT_CNTL	,	V_49
mmCP_HQD_ACTIVE	,	V_81
mmSH_MEM_BASES	,	V_40
preempt_enable	,	F_41
amdgpu_amdkfd_gfx_7_get_functions	,	F_4
local_irq_save	,	F_36
"kfd: sdma base address: 0x%x\n"	,	L_1
upper_32_bits	,	F_33
msleep	,	F_45
cntl	,	V_134
DRAIN_PIPE	,	V_113
get_fw_version	,	F_54
cik_sdma_rlc_registers	,	V_52
QUEUEID	,	F_10
RESET_WAVES	,	V_115
cntl_val	,	V_147
ADDRESS_WATCH_REG_CNTL_DEFAULT_MASK	,	V_140
mmSH_MEM_APE1_BASE	,	V_38
wptr_shift	,	V_62
CP_HQD_ACTIVE__ACTIVE_MASK	,	V_126
ARRAY_SIZE	,	F_3
kgd_set_pasid_vmid_mapping	,	F_18
vmid	,	V_26
__user	,	T_3
num_ranks	,	V_13
mmCP_MQD_BASE_ADDR	,	V_71
watch_point_id	,	V_146
SDMA0_STATUS_REG__RB_CMD_IDLE__SHIFT	,	V_130
get_atc_vmid_pasid_mapping_valid	,	F_50
kgd_hqd_sdma_destroy	,	F_44
sdma_engine_id	,	V_55
read_user_wptr	,	F_29
adev	,	V_6
pr_err	,	F_38
VMID	,	F_9
uint8_t	,	T_4
queue_address	,	V_97
reset_type	,	V_105
"CP HQD dequeue request time out\n"	,	L_6
preempt_disable	,	F_37
mmVM_INVALIDATE_REQUEST	,	V_161
sdma_rlc_doorbell	,	V_94
usleep_range	,	F_43
RETRY_TYPE	,	V_120
hpd_size	,	V_47
RREG32	,	F_19
sdma_rlc_rb_base	,	V_86
mutex_unlock	,	F_14
"cp queue preemption time out\n"	,	L_7
mmCP_HQD_IQ_TIMER	,	V_116
kgd_hqd_sdma_is_occupied	,	F_34
mmATC_VMID0_PASID_MAPPING	,	V_44
"Dequeue request is pending\n"	,	L_5
macro_tile_config_ptr	,	V_18
macrotile_mode_array	,	V_19
PROCESSING_IQ	,	V_118
uint32_t	,	T_1
i	,	V_135
ce_fw	,	V_172
m	,	V_53
KGD_ENGINE_SDMA2	,	V_183
KGD_ENGINE_SDMA1	,	V_179
mmSQ_CMD	,	V_156
mqd_hqd	,	V_66
kgd_dev	,	V_1
jiffies	,	V_125
mutex_lock	,	F_11
mec_fw	,	V_174
pasid_mapping	,	V_42
config	,	V_4
kgd_init_interrupts	,	F_22
cik_mqd	,	V_59
kgd_hqd_destroy	,	F_35
CP_HQD_ACTIVE	,	V_79
release_queue	,	F_16
kgd_hqd_load	,	F_27
GRBM_GFX_INDEX__SH_BROADCAST_WRITES_MASK	,	V_158
ucode_version	,	V_185
kgd	,	V_2
sdma_base_addr	,	V_82
watchRegs	,	V_143
mmSDMA0_RLC0_RB_RPTR_ADDR_LO	,	V_89
KGD_ENGINE_MEC2	,	V_175
atc	,	V_141
KGD_ENGINE_MEC1	,	V_173
act	,	V_98
mmSDMA0_RLC0_DOORBELL	,	V_93
get_sdma_mqd	,	F_26
reg	,	V_67
CP_HQD_DEQUEUE_REQUEST__IQ_REQ_PEND_MASK	,	V_123
tile_config_ptr	,	V_15
loop	,	V_119
MEID	,	F_8
mmSDMA0_RLC0_RB_BASE_HI	,	V_87
WAIT_TIME	,	V_121
KFD_CIK_SDMA_QUEUE_OFFSET	,	V_58
mmSDMA0_RLC0_CONTEXT_STATUS	,	V_129
va	,	V_162
sh_mem_config	,	V_33
retval	,	V_54
ndelay	,	F_39
mmCP_HQD_DEQUEUE_REQUEST	,	V_122
mmGRBM_GFX_INDEX	,	V_155
num_banks	,	V_9
kgd_address_watch_get_offset	,	F_49
get_sdma_base_addr	,	F_23
WREG32	,	F_12
mmSRBM_GFX_CNTL	,	V_29
BUG_ON	,	F_55
get_atc_vmid_pasid_mapping_pasid	,	F_51
sh_mem_bases	,	V_36
timeout	,	V_128
fw	,	V_182
utimeout	,	V_106
common	,	V_184
"IQ timer is active\n"	,	L_3
tile_config	,	V_3
retry	,	V_111
KFD_PREEMPT_TYPE_WAVEFRONT_RESET	,	V_114
mask	,	V_139
kgd_program_sh_mem_settings	,	F_17
MC_ARB_RAMCFG	,	V_11
KGD_ENGINE_PFP	,	V_167
KGD_ENGINE_CE	,	V_171
CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE_MASK	,	V_50
tile_mode_array	,	V_16
kfd_preempt_type	,	V_104
num_pipe_per_mec	,	V_32
KFD_PREEMPT_TYPE_WAVEFRONT_DRAIN	,	V_112
mmIH_VMID_0_LUT	,	V_46
hdr	,	V_166
me_fw	,	V_170
pr_debug	,	F_24
SDMA1_REGISTER_OFFSET	,	V_56
mmSDMA0_RLC0_RB_RPTR_ADDR_HI	,	V_91
cp_hqd_pq_doorbell_control	,	V_73
uint64_t	,	T_2
addr_lo	,	V_149
pfp_fw	,	V_168
CP_HQD_PQ_DOORBELL_CONTROL	,	V_74
SDMA0_RLC0_RB_CNTL__RB_ENABLE_MASK	,	V_103
pipe_id	,	V_30
MAX_WATCH_ADDRESSES	,	V_142
mmSH_MEM_APE1_LIMIT	,	V_39
sdma_queue_id	,	V_57
HZ	,	V_124
KGD_ENGINE_ME	,	V_169
mmSDMA0_RLC0_RB_WPTR	,	V_132
mm_struct	,	V_64
kfd2kgd	,	V_22
mc_arb_ramcfg	,	V_10
wptr	,	V_61
sdma_rlc_rb_cntl	,	V_96
mmSH_MEM_CONFIG	,	V_37
wptr_val	,	V_68
KGD_ENGINE_RLC	,	V_177
mmCP_HQD_PQ_WPTR	,	V_77
mmSDMA0_RLC0_RB_RPTR	,	V_131
mmSH_HIDDEN_PRIVATE_BASE_VMID	,	V_163
NOOFRANKS	,	V_14
mmSDMA0_RLC0_VIRTUAL_ADDR	,	V_83
gfx_index_val	,	V_152
write_vmid_invalidate_request	,	F_52
mqd	,	V_60
flags	,	V_109
GRBM_GFX_INDEX__SE_BROADCAST_WRITES_MASK	,	V_159
valid	,	V_138
local_irq_restore	,	F_40
mmCP_MQD_CONTROL	,	V_72
low	,	V_99
CP_INT_CNTL_RING0__OPCODE_ERROR_INT_ENABLE_MASK	,	V_51
sdma_rlc_rb_base_hi	,	V_88
time_after	,	F_42
ADDRESS_WATCH_REG_ADDR_HI	,	V_150
sdma_rlc_rb_rptr_addr_lo	,	V_90
get_mqd	,	F_25
REG_GET_FIELD	,	F_2
kgd_hqd_is_occupied	,	F_31
ETIME	,	V_127
kgd_address_watch_execute	,	F_47
GRBM_GFX_INDEX__INSTANCE_BROADCAST_WRITES_MASK	,	V_157
pasid	,	V_41
kgd_init_pipeline	,	F_21
reg_offset	,	V_160
num_tile_configs	,	V_17
"CP HQD IQ timer status time out\n"	,	L_4
set_scratch_backing_va	,	F_53
gfx	,	V_8
mmCP_HQD_PQ_BASE	,	V_101
sq_cmd	,	V_153
hqd_dequeue_request_type	,	V_108
queue	,	V_25
instance	,	V_181
data	,	V_69
wptr_mask	,	V_63
grbm_idx_mutex	,	V_154
kfd2kgd_calls	,	V_21
lower_32_bits	,	F_32
sdma	,	V_180
cp_mqd_base_addr_lo	,	V_70
kgd_engine_type	,	V_164
high	,	V_100
hpd_gpu_addr	,	V_48
kgd_hqd_sdma_load	,	F_30
addr_hi	,	V_148
pipe	,	V_24
queue_id	,	V_31
REG_SET_FIELD	,	F_28
unlock_srbm	,	F_13
sh_mem_ape1_limit	,	V_35
mm	,	V_65
ADDRESS_WATCH_REG_CNTL	,	V_145
mec2_fw	,	V_176
mmATC_VMID_PASID_MAPPING_UPDATE_STATUS	,	V_45
ADDRESS_WATCH_REG_MAX	,	V_144
num_macro_tile_configs	,	V_20
get_amdgpu_device	,	F_5
sh_mem_ape1_base	,	V_34
uint16_t	,	T_5
get_tile_config	,	F_1
kgd_wave_control_execute	,	F_48
gb_addr_config	,	V_7
end_jiffies	,	V_110
mmSDMA0_RLC0_RB_BASE	,	V_85
cp_hqd_active	,	V_78
ACTIVE	,	V_80
CP_HQD_IQ_TIMER	,	V_117
mec	,	V_23
TCP_WATCH_CNTL_BITS	,	V_133
rlc_fw	,	V_178
kgd_address_watch_disable	,	F_46
"HW is processing IQ\n"	,	L_2
ADDRESS_WATCH_REG_ADDR_LO	,	V_151
sdma_rlc_rb_rptr_addr_hi	,	V_92
ATC_VMID0_PASID_MAPPING__VALID_MASK	,	V_43
value	,	V_27
u32All	,	V_136
bitfields	,	V_137
amdgpu_device	,	V_5
mmCP_HQD_PQ_BASE_HI	,	V_102
temp	,	V_107
DOORBELL_EN	,	V_75
mmCP_HQD_PQ_DOORBELL_CONTROL	,	V_76
NOOFBANK	,	V_12
PIPEID	,	F_7
sdma_rlc_virtual_addr	,	V_84
amdgpu_firmware_header	,	V_165
srbm_mutex	,	V_28
lock_srbm	,	F_6
acquire_queue	,	F_15
cpu_relax	,	F_20
