/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [15:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_6z;
  reg [4:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire [18:0] celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire [9:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [23:0] celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = in_data[141] ? celloutsig_1_2z[0] : celloutsig_1_1z[5];
  assign celloutsig_1_7z = celloutsig_1_4z ? celloutsig_1_2z[7] : celloutsig_1_3z;
  assign celloutsig_1_15z = celloutsig_1_7z ? celloutsig_1_2z[8] : celloutsig_1_3z;
  assign celloutsig_0_4z = { celloutsig_0_2z[4], celloutsig_0_0z, celloutsig_0_2z } % { 1'h1, celloutsig_0_1z[12:8], celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[32:19], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[39:35], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, in_data[0] };
  assign celloutsig_1_8z = { celloutsig_1_6z[0], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z } % { 1'h1, celloutsig_1_1z[13:10], celloutsig_1_4z };
  assign celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[14:7] };
  assign celloutsig_0_2z = celloutsig_0_1z[4:0] % { 1'h1, celloutsig_0_1z[12:9] };
  assign celloutsig_1_1z = { in_data[145:123], celloutsig_1_0z } % { 1'h1, in_data[127:105] };
  assign celloutsig_1_2z = { celloutsig_1_1z[13:0], celloutsig_1_0z } % { 1'h1, in_data[122:109] };
  assign celloutsig_1_6z = { in_data[184:182], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z } % { 1'h1, celloutsig_1_1z[18:14] };
  assign celloutsig_1_19z = celloutsig_1_18z[8:4] % { 1'h1, celloutsig_1_18z[5:2] };
  assign celloutsig_0_0z = in_data[23:13] !== in_data[35:25];
  assign celloutsig_1_0z = in_data[127:106] !== in_data[158:137];
  assign celloutsig_1_4z = celloutsig_1_1z[21:9] !== celloutsig_1_2z[12:0];
  assign celloutsig_0_6z = in_data[6:0] | celloutsig_0_4z;
  assign celloutsig_1_5z = { celloutsig_1_2z[4], celloutsig_1_0z, celloutsig_1_0z } | in_data[191:189];
  assign celloutsig_1_10z = { celloutsig_1_1z[22:15], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_9z } | { celloutsig_1_5z[2], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_10z[0], celloutsig_1_9z } | { celloutsig_1_10z[12:11], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_15z };
  always_latch
    if (clkin_data[0]) celloutsig_0_7z = 5'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_7z = celloutsig_0_6z[6:2];
  assign { out_data[137:128], out_data[100:96], out_data[38:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
