// Seed: 3939661760
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output wire id_2,
    input uwire id_3,
    output wor void id_4,
    input wor id_5
);
  uwire id_7, id_8;
  assign id_7 = id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input supply1 id_2,
    input tri id_3,
    input tri0 id_4,
    output uwire id_5,
    input tri0 id_6,
    output logic id_7,
    output uwire id_8,
    input wand id_9,
    input uwire id_10,
    input tri id_11,
    input tri1 id_12,
    input wand id_13,
    input supply1 id_14,
    output tri0 id_15,
    input tri1 id_16,
    output supply0 id_17,
    output wand id_18
);
  module_0(
      id_4, id_10, id_8, id_9, id_17, id_3
  );
  wire id_20;
  always id_7 <= 1;
  assign id_5 = 1 - id_1;
  wire id_21;
  assign id_21 = 1;
  wire id_22, id_23, id_24, id_25;
endmodule
