{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763560223041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763560223045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 15:50:22 2025 " "Processing started: Wed Nov 19 15:50:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763560223045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763560223045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_tb -c alu_tb " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_tb -c alu_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763560223045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763560223276 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763560223276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arsen/onedrive/desktop/fpga/fpga_lab/alulib/alulib.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/arsen/onedrive/desktop/fpga/fpga_lab/alulib/alulib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alulib " "Found design unit 1: alulib" {  } { { "../alulib/alulib.vhd" "" { Text "C:/Users/arsen/OneDrive/Desktop/FPGA/FPGA_Lab/alulib/alulib.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763560230827 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alulib-body " "Found design unit 2: alulib-body" {  } { { "../alulib/alulib.vhd" "" { Text "C:/Users/arsen/OneDrive/Desktop/FPGA/FPGA_Lab/alulib/alulib.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763560230827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763560230827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arsen/onedrive/desktop/fpga/fpga_lab/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arsen/onedrive/desktop/fpga/fpga_lab/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-structural_arch " "Found design unit 1: alu-structural_arch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/arsen/OneDrive/Desktop/FPGA/FPGA_Lab/alu/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763560230836 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/arsen/OneDrive/Desktop/FPGA/FPGA_Lab/alu/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763560230836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763560230836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_tb-tb_architecture " "Found design unit 1: alu_tb-tb_architecture" {  } { { "alu_tb.vhd" "" { Text "C:/Users/arsen/OneDrive/Desktop/FPGA/FPGA_Lab/alu_tb/alu_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763560230836 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.vhd" "" { Text "C:/Users/arsen/OneDrive/Desktop/FPGA/FPGA_Lab/alu_tb/alu_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763560230836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763560230836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_tb " "Elaborating entity \"alu_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763560230852 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DOUT_result alu_tb.vhd(27) " "Verilog HDL or VHDL warning at alu_tb.vhd(27): object \"DOUT_result\" assigned a value but never read" {  } { { "alu_tb.vhd" "" { Text "C:/Users/arsen/OneDrive/Desktop/FPGA/FPGA_Lab/alu_tb/alu_tb.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763560230852 "|alu_tb"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "alu_tb.vhd(49) " "VHDL Wait Statement error at alu_tb.vhd(49): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "alu_tb.vhd" "" { Text "C:/Users/arsen/OneDrive/Desktop/FPGA/FPGA_Lab/alu_tb/alu_tb.vhd" 49 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Analysis & Synthesis" 0 -1 1763560230852 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763560230852 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763560230985 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 19 15:50:30 2025 " "Processing ended: Wed Nov 19 15:50:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763560230985 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763560230985 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763560230985 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763560230985 ""}
