#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr 23 17:32:30 2024
# Process ID: 5212
# Current directory: /home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1
# Command line: vivado -log design_1_myproject_axi_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myproject_axi_0_0.tcl
# Log file: /home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/design_1_myproject_axi_0_0.vds
# Journal file: /home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_myproject_axi_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_prj'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_myproject_axi_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5219 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1681.480 ; gain = 156.688 ; free physical = 1590 ; free virtual = 4899
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_myproject_axi_0_0' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/synth/design_1_myproject_axi_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'Loop_1_proc373' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/Loop_1_proc373.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/Loop_1_proc373.v:73]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_fpext_32ns_64_3_1' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_fpext_32ns_64_3_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_ap_fpext_1_no_dsp_32' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/ip/myproject_axi_ap_fpext_1_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at '/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/ip/myproject_axi_ap_fpext_1_no_dsp_32.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_ap_fpext_1_no_dsp_32' (11#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/ip/myproject_axi_ap_fpext_1_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_fpext_32ns_64_3_1' (12#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_fpext_32ns_64_3_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_ashr_54ns_32ns_54_2_1' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_ashr_54ns_32ns_54_2_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 54 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 54 - type: integer 
	Parameter OP bound to: 2 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter K bound to: 16 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_ashr_54ns_32ns_54_2_1' (13#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_ashr_54ns_32ns_54_2_1.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/Loop_1_proc373.v:690]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/Loop_1_proc373.v:708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/Loop_1_proc373.v:710]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/Loop_1_proc373.v:712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/Loop_1_proc373.v:714]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/Loop_1_proc373.v:716]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/Loop_1_proc373.v:718]
INFO: [Synth 8-6155] done synthesizing module 'Loop_1_proc373' (14#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/Loop_1_proc373.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.v:168]
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.v:199]
INFO: [Synth 8-6157] synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:83]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' (15#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.v:66]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core' (16#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' (17#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:49]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' (18#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.v:944]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.v:946]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s' (19#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s' (20#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:269]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1897]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1899]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1901]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1903]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1905]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1907]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1909]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1911]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1913]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1915]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1917]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1919]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1921]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1923]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1925]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1927]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1929]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1931]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1933]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1935]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1937]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1939]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1941]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1943]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1945]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1947]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1949]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1951]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1953]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1955]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1957]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:1959]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:2091]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:2093]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:2095]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:2097]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:2099]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:2101]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:2103]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:2105]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:2107]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:2109]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:2111]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:2113]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:2115]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:2117]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:2119]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:2121]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s' (21#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:270]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe.v:49]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe.v:8]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core' (22#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe' (23#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe.v:49]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_42_10_1_1' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_mux_42_10_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter din3_WIDTH bound to: 10 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_42_10_1_1' (24#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_mux_42_10_1_1.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2913]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2915]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2917]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2919]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2921]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2923]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2925]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2927]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2929]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2931]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2933]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2935]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2937]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2939]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2941]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2943]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2945]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2947]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2949]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2951]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2953]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2955]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2957]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2959]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2961]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2963]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2965]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2967]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2969]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2971]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2973]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2975]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2977]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2979]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2981]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2983]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2985]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2987]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2989]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2991]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2993]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2995]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:2997]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s' (25#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config6_s' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:221]
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state7 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state8 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:153]
INFO: [Synth 8-6157] synthesizing module 'dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0.v:315]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0' (26#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.v:530]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core' (27#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde' (28#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde.v:49]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s' (29#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s' (30#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config6_s' (31#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_s' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_s.v:157]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_s' (32#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.v:158]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio.v:49]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 11 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio_core' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio.v:8]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio_core' (33#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio' (34#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio.v:49]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s' (35#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_s' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b00010 
	Parameter ap_ST_fsm_state4 bound to: 5'b00100 
	Parameter ap_ST_fsm_state5 bound to: 5'b01000 
	Parameter ap_ST_fsm_state6 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_s.v:173]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:463]
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V.v:39]
	Parameter DataWidth bound to: 498 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V.v:6]
	Parameter DWIDTH bound to: 498 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom.dat' is read successfully [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom' (36#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V' (37#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_325_16_1_1' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_mux_325_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_325_16_1_1' (38#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_mux_325_16_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_2568_16_2_1' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_mux_2568_16_2_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 16 - type: integer 
	Parameter din73_WIDTH bound to: 16 - type: integer 
	Parameter din74_WIDTH bound to: 16 - type: integer 
	Parameter din75_WIDTH bound to: 16 - type: integer 
	Parameter din76_WIDTH bound to: 16 - type: integer 
	Parameter din77_WIDTH bound to: 16 - type: integer 
	Parameter din78_WIDTH bound to: 16 - type: integer 
	Parameter din79_WIDTH bound to: 16 - type: integer 
	Parameter din80_WIDTH bound to: 16 - type: integer 
	Parameter din81_WIDTH bound to: 16 - type: integer 
	Parameter din82_WIDTH bound to: 16 - type: integer 
	Parameter din83_WIDTH bound to: 16 - type: integer 
	Parameter din84_WIDTH bound to: 16 - type: integer 
	Parameter din85_WIDTH bound to: 16 - type: integer 
	Parameter din86_WIDTH bound to: 16 - type: integer 
	Parameter din87_WIDTH bound to: 16 - type: integer 
	Parameter din88_WIDTH bound to: 16 - type: integer 
	Parameter din89_WIDTH bound to: 16 - type: integer 
	Parameter din90_WIDTH bound to: 16 - type: integer 
	Parameter din91_WIDTH bound to: 16 - type: integer 
	Parameter din92_WIDTH bound to: 16 - type: integer 
	Parameter din93_WIDTH bound to: 16 - type: integer 
	Parameter din94_WIDTH bound to: 16 - type: integer 
	Parameter din95_WIDTH bound to: 16 - type: integer 
	Parameter din96_WIDTH bound to: 16 - type: integer 
	Parameter din97_WIDTH bound to: 16 - type: integer 
	Parameter din98_WIDTH bound to: 16 - type: integer 
	Parameter din99_WIDTH bound to: 16 - type: integer 
	Parameter din100_WIDTH bound to: 16 - type: integer 
	Parameter din101_WIDTH bound to: 16 - type: integer 
	Parameter din102_WIDTH bound to: 16 - type: integer 
	Parameter din103_WIDTH bound to: 16 - type: integer 
	Parameter din104_WIDTH bound to: 16 - type: integer 
	Parameter din105_WIDTH bound to: 16 - type: integer 
	Parameter din106_WIDTH bound to: 16 - type: integer 
	Parameter din107_WIDTH bound to: 16 - type: integer 
	Parameter din108_WIDTH bound to: 16 - type: integer 
	Parameter din109_WIDTH bound to: 16 - type: integer 
	Parameter din110_WIDTH bound to: 16 - type: integer 
	Parameter din111_WIDTH bound to: 16 - type: integer 
	Parameter din112_WIDTH bound to: 16 - type: integer 
	Parameter din113_WIDTH bound to: 16 - type: integer 
	Parameter din114_WIDTH bound to: 16 - type: integer 
	Parameter din115_WIDTH bound to: 16 - type: integer 
	Parameter din116_WIDTH bound to: 16 - type: integer 
	Parameter din117_WIDTH bound to: 16 - type: integer 
	Parameter din118_WIDTH bound to: 16 - type: integer 
	Parameter din119_WIDTH bound to: 16 - type: integer 
	Parameter din120_WIDTH bound to: 16 - type: integer 
	Parameter din121_WIDTH bound to: 16 - type: integer 
	Parameter din122_WIDTH bound to: 16 - type: integer 
	Parameter din123_WIDTH bound to: 16 - type: integer 
	Parameter din124_WIDTH bound to: 16 - type: integer 
	Parameter din125_WIDTH bound to: 16 - type: integer 
	Parameter din126_WIDTH bound to: 16 - type: integer 
	Parameter din127_WIDTH bound to: 16 - type: integer 
	Parameter din128_WIDTH bound to: 16 - type: integer 
	Parameter din129_WIDTH bound to: 16 - type: integer 
	Parameter din130_WIDTH bound to: 16 - type: integer 
	Parameter din131_WIDTH bound to: 16 - type: integer 
	Parameter din132_WIDTH bound to: 16 - type: integer 
	Parameter din133_WIDTH bound to: 16 - type: integer 
	Parameter din134_WIDTH bound to: 16 - type: integer 
	Parameter din135_WIDTH bound to: 16 - type: integer 
	Parameter din136_WIDTH bound to: 16 - type: integer 
	Parameter din137_WIDTH bound to: 16 - type: integer 
	Parameter din138_WIDTH bound to: 16 - type: integer 
	Parameter din139_WIDTH bound to: 16 - type: integer 
	Parameter din140_WIDTH bound to: 16 - type: integer 
	Parameter din141_WIDTH bound to: 16 - type: integer 
	Parameter din142_WIDTH bound to: 16 - type: integer 
	Parameter din143_WIDTH bound to: 16 - type: integer 
	Parameter din144_WIDTH bound to: 16 - type: integer 
	Parameter din145_WIDTH bound to: 16 - type: integer 
	Parameter din146_WIDTH bound to: 16 - type: integer 
	Parameter din147_WIDTH bound to: 16 - type: integer 
	Parameter din148_WIDTH bound to: 16 - type: integer 
	Parameter din149_WIDTH bound to: 16 - type: integer 
	Parameter din150_WIDTH bound to: 16 - type: integer 
	Parameter din151_WIDTH bound to: 16 - type: integer 
	Parameter din152_WIDTH bound to: 16 - type: integer 
	Parameter din153_WIDTH bound to: 16 - type: integer 
	Parameter din154_WIDTH bound to: 16 - type: integer 
	Parameter din155_WIDTH bound to: 16 - type: integer 
	Parameter din156_WIDTH bound to: 16 - type: integer 
	Parameter din157_WIDTH bound to: 16 - type: integer 
	Parameter din158_WIDTH bound to: 16 - type: integer 
	Parameter din159_WIDTH bound to: 16 - type: integer 
	Parameter din160_WIDTH bound to: 16 - type: integer 
	Parameter din161_WIDTH bound to: 16 - type: integer 
	Parameter din162_WIDTH bound to: 16 - type: integer 
	Parameter din163_WIDTH bound to: 16 - type: integer 
	Parameter din164_WIDTH bound to: 16 - type: integer 
	Parameter din165_WIDTH bound to: 16 - type: integer 
	Parameter din166_WIDTH bound to: 16 - type: integer 
	Parameter din167_WIDTH bound to: 16 - type: integer 
	Parameter din168_WIDTH bound to: 16 - type: integer 
	Parameter din169_WIDTH bound to: 16 - type: integer 
	Parameter din170_WIDTH bound to: 16 - type: integer 
	Parameter din171_WIDTH bound to: 16 - type: integer 
	Parameter din172_WIDTH bound to: 16 - type: integer 
	Parameter din173_WIDTH bound to: 16 - type: integer 
	Parameter din174_WIDTH bound to: 16 - type: integer 
	Parameter din175_WIDTH bound to: 16 - type: integer 
	Parameter din176_WIDTH bound to: 16 - type: integer 
	Parameter din177_WIDTH bound to: 16 - type: integer 
	Parameter din178_WIDTH bound to: 16 - type: integer 
	Parameter din179_WIDTH bound to: 16 - type: integer 
	Parameter din180_WIDTH bound to: 16 - type: integer 
	Parameter din181_WIDTH bound to: 16 - type: integer 
	Parameter din182_WIDTH bound to: 16 - type: integer 
	Parameter din183_WIDTH bound to: 16 - type: integer 
	Parameter din184_WIDTH bound to: 16 - type: integer 
	Parameter din185_WIDTH bound to: 16 - type: integer 
	Parameter din186_WIDTH bound to: 16 - type: integer 
	Parameter din187_WIDTH bound to: 16 - type: integer 
	Parameter din188_WIDTH bound to: 16 - type: integer 
	Parameter din189_WIDTH bound to: 16 - type: integer 
	Parameter din190_WIDTH bound to: 16 - type: integer 
	Parameter din191_WIDTH bound to: 16 - type: integer 
	Parameter din192_WIDTH bound to: 16 - type: integer 
	Parameter din193_WIDTH bound to: 16 - type: integer 
	Parameter din194_WIDTH bound to: 16 - type: integer 
	Parameter din195_WIDTH bound to: 16 - type: integer 
	Parameter din196_WIDTH bound to: 16 - type: integer 
	Parameter din197_WIDTH bound to: 16 - type: integer 
	Parameter din198_WIDTH bound to: 16 - type: integer 
	Parameter din199_WIDTH bound to: 16 - type: integer 
	Parameter din200_WIDTH bound to: 16 - type: integer 
	Parameter din201_WIDTH bound to: 16 - type: integer 
	Parameter din202_WIDTH bound to: 16 - type: integer 
	Parameter din203_WIDTH bound to: 16 - type: integer 
	Parameter din204_WIDTH bound to: 16 - type: integer 
	Parameter din205_WIDTH bound to: 16 - type: integer 
	Parameter din206_WIDTH bound to: 16 - type: integer 
	Parameter din207_WIDTH bound to: 16 - type: integer 
	Parameter din208_WIDTH bound to: 16 - type: integer 
	Parameter din209_WIDTH bound to: 16 - type: integer 
	Parameter din210_WIDTH bound to: 16 - type: integer 
	Parameter din211_WIDTH bound to: 16 - type: integer 
	Parameter din212_WIDTH bound to: 16 - type: integer 
	Parameter din213_WIDTH bound to: 16 - type: integer 
	Parameter din214_WIDTH bound to: 16 - type: integer 
	Parameter din215_WIDTH bound to: 16 - type: integer 
	Parameter din216_WIDTH bound to: 16 - type: integer 
	Parameter din217_WIDTH bound to: 16 - type: integer 
	Parameter din218_WIDTH bound to: 16 - type: integer 
	Parameter din219_WIDTH bound to: 16 - type: integer 
	Parameter din220_WIDTH bound to: 16 - type: integer 
	Parameter din221_WIDTH bound to: 16 - type: integer 
	Parameter din222_WIDTH bound to: 16 - type: integer 
	Parameter din223_WIDTH bound to: 16 - type: integer 
	Parameter din224_WIDTH bound to: 16 - type: integer 
	Parameter din225_WIDTH bound to: 16 - type: integer 
	Parameter din226_WIDTH bound to: 16 - type: integer 
	Parameter din227_WIDTH bound to: 16 - type: integer 
	Parameter din228_WIDTH bound to: 16 - type: integer 
	Parameter din229_WIDTH bound to: 16 - type: integer 
	Parameter din230_WIDTH bound to: 16 - type: integer 
	Parameter din231_WIDTH bound to: 16 - type: integer 
	Parameter din232_WIDTH bound to: 16 - type: integer 
	Parameter din233_WIDTH bound to: 16 - type: integer 
	Parameter din234_WIDTH bound to: 16 - type: integer 
	Parameter din235_WIDTH bound to: 16 - type: integer 
	Parameter din236_WIDTH bound to: 16 - type: integer 
	Parameter din237_WIDTH bound to: 16 - type: integer 
	Parameter din238_WIDTH bound to: 16 - type: integer 
	Parameter din239_WIDTH bound to: 16 - type: integer 
	Parameter din240_WIDTH bound to: 16 - type: integer 
	Parameter din241_WIDTH bound to: 16 - type: integer 
	Parameter din242_WIDTH bound to: 16 - type: integer 
	Parameter din243_WIDTH bound to: 16 - type: integer 
	Parameter din244_WIDTH bound to: 16 - type: integer 
	Parameter din245_WIDTH bound to: 16 - type: integer 
	Parameter din246_WIDTH bound to: 16 - type: integer 
	Parameter din247_WIDTH bound to: 16 - type: integer 
	Parameter din248_WIDTH bound to: 16 - type: integer 
	Parameter din249_WIDTH bound to: 16 - type: integer 
	Parameter din250_WIDTH bound to: 16 - type: integer 
	Parameter din251_WIDTH bound to: 16 - type: integer 
	Parameter din252_WIDTH bound to: 16 - type: integer 
	Parameter din253_WIDTH bound to: 16 - type: integer 
	Parameter din254_WIDTH bound to: 16 - type: integer 
	Parameter din255_WIDTH bound to: 16 - type: integer 
	Parameter din256_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_2568_16_2_1' (39#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_mux_2568_16_2_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_16s_5s_20_2_1' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_mul_16s_5s_20_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_16s_5s_20_2_1_MulnS_0' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_mul_16s_5s_20_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_16s_5s_20_2_1_MulnS_0' (40#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_mul_16s_5s_20_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_16s_5s_20_2_1' (41#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_mul_16s_5s_20_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_16s_3s_19_2_1' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_mul_16s_3s_19_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_16s_3s_19_2_1_MulnS_1' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_mul_16s_3s_19_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_16s_3s_19_2_1_MulnS_1' (42#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_mul_16s_3s_19_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_16s_3s_19_2_1' (43#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_mul_16s_3s_19_2_1.v:25]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' (44#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_s' (45#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 41'b00000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 41'b00000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 41'b00000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 41'b00000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 41'b00000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 41'b00000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 41'b00000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 41'b00000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 41'b00000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 41'b00000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 41'b00000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 41'b00000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 41'b00000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 41'b00000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 41'b00000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 41'b00000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 41'b00000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 41'b00000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 41'b00000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 41'b00000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 41'b00000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 41'b00000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 41'b00000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 41'b00000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 41'b00000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 41'b00000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 41'b00000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 41'b00000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 41'b00000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 41'b00000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 41'b00000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 41'b00000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 41'b00000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 41'b00000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 41'b00000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 41'b00000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 41'b00001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 41'b00010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 41'b00100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 41'b01000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 41'b10000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s.v:215]
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s.v:241]
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_exp_tab7jG' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_exp_tab7jG.v:39]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_exp_tab7jG_rom' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_exp_tab7jG.v:6]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_exp_tab7jG_rom.dat' is read successfully [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_exp_tab7jG.v:21]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_exp_tab7jG_rom' (46#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_exp_tab7jG.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_exp_tab7jG' (47#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_exp_tab7jG.v:39]
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_invert_8jQ' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_invert_8jQ.v:39]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_invert_8jQ_rom' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_invert_8jQ.v:6]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_invert_8jQ_rom.dat' is read successfully [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_invert_8jQ.v:21]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_invert_8jQ_rom' (48#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_invert_8jQ.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_invert_8jQ' (49#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_invert_8jQ.v:39]
INFO: [Synth 8-6157] synthesizing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.v:60]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_104_18_1_1' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_mux_104_18_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 18 - type: integer 
	Parameter din9_WIDTH bound to: 18 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_104_18_1_1' (50#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_mux_104_18_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' (51#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_17ns_18s_26_2_1' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_mul_17ns_18s_26_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_17ns_18s_26_2_1_MulnS_2' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_mul_17ns_18s_26_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_17ns_18s_26_2_1_MulnS_2' (52#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_mul_17ns_18s_26_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_17ns_18s_26_2_1' (53#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_mul_17ns_18s_26_2_1.v:25]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s' (54#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s' (55#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d676_A' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d676_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 676 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d676_A' (56#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d676_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w3_d676_A' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w3_d676_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 676 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w3_d676_A' (57#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w3_d676_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d169_A' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d169_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 169 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d169_A' (58#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d169_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d121_A' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d121_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 121 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d121_A' (59#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d121_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w3_d121_A' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w3_d121_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 8'b01111001 
INFO: [Synth 8-6157] synthesizing module 'fifo_w3_d121_A_shiftReg' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w3_d121_A.v:8]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 8'b01111001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w3_d121_A_shiftReg' (60#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w3_d121_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w3_d121_A' (61#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w3_d121_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d25_A' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d25_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b011001 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d25_A_shiftReg' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d25_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b011001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d25_A_shiftReg' (62#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d25_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d25_A' (63#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d25_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A_shiftReg' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A_shiftReg' (64#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A' (65#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_U0' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_U0_shiftReg' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_U0_shiftReg' (66#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_U0' (67#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_shiftReg' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_shiftReg' (68#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0' (69#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config6_U0' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config6_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config6_U0_shiftReg' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config6_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config6_U0_shiftReg' (70#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config6_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config6_U0' (71#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config6_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_U0' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_U0_shiftReg' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_U0_shiftReg' (72#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_U0' (73#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9j0' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9j0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9j0_shiftReg' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9j0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9j0_shiftReg' (74#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9j0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9j0' (75#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9j0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0_shiftReg' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0_shiftReg' (76#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0' (77#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_U0' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_U0_shiftReg' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_U0_shiftReg' (78#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_U0' (79#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_U0.v:42]
INFO: [Synth 8-6155] done synthesizing module 'myproject' (80#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_myproject_axi_exit136_proc374' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/Block_myproject_axi_exit136_proc374.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/Block_myproject_axi_exit136_proc374.v:122]
INFO: [Synth 8-6155] done synthesizing module 'Block_myproject_axi_exit136_proc374' (81#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/Block_myproject_axi_exit136_proc374.v:10]
INFO: [Synth 8-6157] synthesizing module 'Loop_2_proc' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/Loop_2_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/Loop_2_proc.v:67]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_lshr_32ns_32ns_32_2_1' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_lshr_32ns_32ns_32_2_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter K bound to: 16 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_lshr_32ns_32ns_32_2_1' (82#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_lshr_32ns_32ns_32_2_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_shl_64ns_32ns_64_2_1' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_shl_64ns_32ns_64_2_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter K bound to: 16 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_shl_64ns_32ns_64_2_1' (83#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi_shl_64ns_32ns_64_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Loop_2_proc' (84#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/Loop_2_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d784_A' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d784_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 784 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d784_A' (85#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d784_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d4_A' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w1_d4_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d4_A_shiftReg' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w1_d4_A.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d4_A_shiftReg' (86#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w1_d4_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d4_A' (87#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w1_d4_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A_x' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d1_A_x.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A_x_shiftReg' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d1_A_x.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A_x_shiftReg' (88#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d1_A_x.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A_x' (89#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d1_A_x.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d10_A' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d10_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01010 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d10_A_shiftReg' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d10_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d10_A_shiftReg' (90#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d10_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d10_A' (91#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d10_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_myproject_U0' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_myproject_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_myproject_U0_shiftReg' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_myproject_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_myproject_U0_shiftReg' (92#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_myproject_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_myproject_U0' (93#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_myproject_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_Loop_2_proc_U0' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_Loop_2_proc_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'start_for_Loop_2_proc_U0_shiftReg' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_Loop_2_proc_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Loop_2_proc_U0_shiftReg' (94#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_Loop_2_proc_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Loop_2_proc_U0' (95#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_Loop_2_proc_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_Block_myproject_axi_exit136_proc374_U0' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_Block_myproject_axi_exit136_proc374_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Block_myproject_axi_exit136_proc374_U0_shiftReg' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_Block_myproject_axi_exit136_proc374_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_myproject_axi_exit136_proc374_U0_shiftReg' (96#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_Block_myproject_axi_exit136_proc374_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_myproject_axi_exit136_proc374_U0' (97#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/start_for_Block_myproject_axi_exit136_proc374_U0.v:42]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi' (98#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/myproject_axi.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myproject_axi_0_0' (99#1) [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/synth/design_1_myproject_axi_0_0.v:58]
WARNING: [Synth 8-3331] design fifo_w16_d1_A_x_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[63]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[62]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[61]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[60]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[59]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[58]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[57]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[56]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[55]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[54]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[53]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[52]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[51]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[50]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[49]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[48]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[47]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[46]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[45]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[44]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[43]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[42]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[41]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[40]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[39]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[38]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[37]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[36]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[35]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[34]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[33]
WARNING: [Synth 8-3331] design myproject_axi_shl_64ns_32ns_64_2_1 has unconnected port din1[32]
WARNING: [Synth 8-3331] design fifo_w16_d1_A_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design myproject_axi_mul_17ns_18s_26_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s has unconnected port x_V_offset[4]
WARNING: [Synth 8-3331] design softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_invert_8jQ has unconnected port reset
WARNING: [Synth 8-3331] design softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_exp_tab7jG has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_16s_3s_19_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_16s_5s_20_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V has unconnected port reset
WARNING: [Synth 8-3331] design pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio has unconnected port reset
WARNING: [Synth 8-3331] design pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio has unconnected port ce0
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde has unconnected port reset
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde has unconnected port ce0
WARNING: [Synth 8-3331] design pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe has unconnected port reset
WARNING: [Synth 8-3331] design pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe has unconnected port ce0
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb has unconnected port reset
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb has unconnected port ce0
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[53]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[52]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[51]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[50]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[49]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[48]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[47]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[46]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[45]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[44]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[43]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[42]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[41]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[40]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[39]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[38]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[37]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[36]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[35]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[34]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[33]
WARNING: [Synth 8-3331] design myproject_axi_ashr_54ns_32ns_54_2_1 has unconnected port din1[32]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1961.645 ; gain = 436.852 ; free physical = 1528 ; free virtual = 4846
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1979.457 ; gain = 454.664 ; free physical = 1600 ; free virtual = 4918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1979.457 ; gain = 454.664 ; free physical = 1600 ; free virtual = 4918
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/constraints/myproject_axi_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/constraints/myproject_axi_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2604.152 ; gain = 0.000 ; free physical = 1499 ; free virtual = 4816
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2623.090 ; gain = 18.938 ; free physical = 1476 ; free virtual = 4793
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2623.090 ; gain = 1098.297 ; free physical = 2251 ; free virtual = 5569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2623.090 ; gain = 1098.297 ; free physical = 2251 ; free virtual = 5569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2623.090 ; gain = 1098.297 ; free physical = 2251 ; free virtual = 5569
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'ashr_ln586_reg_540_reg' and it is trimmed from '54' to '16' bits. [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/Loop_1_proc373.v:364]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'kernel_data_V_1_1_ret_reg_537_reg[15:0]' into 'kernel_data_V_1_1_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.v:330]
INFO: [Synth 8-4471] merging register 'kernel_data_V_1_2_ret_reg_542_reg[15:0]' into 'kernel_data_V_1_2_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.v:331]
INFO: [Synth 8-4471] merging register 'kernel_data_V_1_4_ret_reg_547_reg[15:0]' into 'kernel_data_V_1_4_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.v:333]
INFO: [Synth 8-4471] merging register 'kernel_data_V_1_5_ret_reg_552_reg[15:0]' into 'kernel_data_V_1_5_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.v:334]
INFO: [Synth 8-4471] merging register 'kernel_data_V_1_7_ret_reg_557_reg[15:0]' into 'kernel_data_V_1_7_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.v:336]
INFO: [Synth 8-4471] merging register 'kernel_data_V_1_8_ret_reg_562_reg[15:0]' into 'kernel_data_V_1_8_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.v:337]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'pool_window_1_V_reg_3165_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3049]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_reg_3170_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3051]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_reg_3175_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3053]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_17_reg_3185_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3055]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_17_reg_3190_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3057]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_17_reg_3195_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3059]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_17_reg_3200_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3061]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_19_reg_3210_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3063]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_19_reg_3215_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3065]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_19_reg_3220_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3067]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_19_reg_3225_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3069]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_21_reg_3235_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3071]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_21_reg_3240_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3073]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_21_reg_3245_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3075]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_21_reg_3250_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3077]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_23_reg_3260_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3079]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_23_reg_3265_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3081]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_23_reg_3270_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3083]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_23_reg_3275_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3085]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_25_reg_3285_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3087]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_25_reg_3290_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3089]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_25_reg_3295_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3091]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_25_reg_3300_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3093]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_27_reg_3310_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3095]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_27_reg_3315_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3097]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_27_reg_3320_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3099]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_27_reg_3325_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3101]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_29_reg_3335_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3103]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_29_reg_3340_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3105]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_29_reg_3345_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3107]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_29_reg_3350_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3109]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_31_reg_3360_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3111]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_31_reg_3365_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3113]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_31_reg_3370_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3115]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_31_reg_3375_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3117]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_33_reg_3385_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3119]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_33_reg_3390_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3121]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_33_reg_3395_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3123]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_33_reg_3400_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3125]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_35_reg_3410_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3127]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_35_reg_3415_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3129]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_35_reg_3420_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3131]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_35_reg_3425_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3133]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_37_reg_3435_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3135]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_37_reg_3440_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3137]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_37_reg_3445_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3139]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_37_reg_3450_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3141]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_39_reg_3460_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3143]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_39_reg_3465_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3145]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_39_reg_3470_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3147]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_39_reg_3475_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3149]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_41_reg_3485_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3151]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_41_reg_3490_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3153]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_41_reg_3495_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3155]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_41_reg_3500_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3157]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_43_reg_3510_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3159]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_43_reg_3515_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3161]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_43_reg_3520_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3163]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_43_reg_3525_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3165]
INFO: [Synth 8-4471] merging register 'pool_window_0_V_45_reg_3535_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3167]
INFO: [Synth 8-4471] merging register 'pool_window_1_V_45_reg_3540_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3169]
INFO: [Synth 8-4471] merging register 'pool_window_2_V_45_reg_3545_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3171]
INFO: [Synth 8-4471] merging register 'pool_window_3_V_45_reg_3550_reg[1:0]' into 'pool_window_0_V_reg_3160_reg[1:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v:3173]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'newret101_reg_2820_reg[15:0]' into 'kernel_data_V_23_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:717]
INFO: [Synth 8-4471] merging register 'newret103_reg_2825_reg[15:0]' into 'kernel_data_V_24_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:718]
INFO: [Synth 8-4471] merging register 'newret107_reg_2835_reg[15:0]' into 'kernel_data_V_26_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:720]
INFO: [Synth 8-4471] merging register 'newret109_reg_2840_reg[15:0]' into 'kernel_data_V_27_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:721]
INFO: [Synth 8-4471] merging register 'newret111_reg_2845_reg[15:0]' into 'kernel_data_V_28_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:722]
INFO: [Synth 8-4471] merging register 'newret113_reg_2850_reg[15:0]' into 'kernel_data_V_29_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:723]
INFO: [Synth 8-4471] merging register 'newret117_reg_2855_reg[15:0]' into 'kernel_data_V_31_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:724]
INFO: [Synth 8-4471] merging register 'newret119_reg_2860_reg[15:0]' into 'kernel_data_V_32_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:725]
INFO: [Synth 8-4471] merging register 'newret121_reg_2865_reg[15:0]' into 'kernel_data_V_33_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:726]
INFO: [Synth 8-4471] merging register 'newret123_reg_2870_reg[15:0]' into 'kernel_data_V_34_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:727]
INFO: [Synth 8-4471] merging register 'newret125_reg_2875_reg[15:0]' into 'kernel_data_V_35_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:728]
INFO: [Synth 8-4471] merging register 'newret127_reg_2880_reg[15:0]' into 'kernel_data_V_36_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:729]
INFO: [Synth 8-4471] merging register 'newret129_reg_2885_reg[15:0]' into 'kernel_data_V_37_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:730]
INFO: [Synth 8-4471] merging register 'newret131_reg_2890_reg[15:0]' into 'kernel_data_V_38_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:731]
INFO: [Synth 8-4471] merging register 'newret133_reg_2895_reg[15:0]' into 'kernel_data_V_39_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:732]
INFO: [Synth 8-4471] merging register 'newret137_reg_2900_reg[15:0]' into 'kernel_data_V_41_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:733]
INFO: [Synth 8-4471] merging register 'newret140_reg_2905_reg[15:0]' into 'kernel_data_V_43_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:734]
INFO: [Synth 8-4471] merging register 'newret141_reg_2910_reg[15:0]' into 'kernel_data_V_44_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:735]
INFO: [Synth 8-4471] merging register 'newret143_reg_2915_reg[15:0]' into 'kernel_data_V_46_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:736]
INFO: [Synth 8-4471] merging register 'newret146_reg_2920_reg[15:0]' into 'kernel_data_V_65_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:753]
INFO: [Synth 8-4471] merging register 'newret147_reg_2925_reg[15:0]' into 'kernel_data_V_66_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:754]
INFO: [Synth 8-4471] merging register 'newret148_reg_2930_reg[15:0]' into 'kernel_data_V_67_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:755]
INFO: [Synth 8-4471] merging register 'newret149_reg_2935_reg[15:0]' into 'kernel_data_V_68_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:756]
INFO: [Synth 8-4471] merging register 'newret150_reg_2940_reg[15:0]' into 'kernel_data_V_69_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:757]
INFO: [Synth 8-4471] merging register 'newret151_reg_2945_reg[15:0]' into 'kernel_data_V_70_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:758]
INFO: [Synth 8-4471] merging register 'newret152_reg_2950_reg[15:0]' into 'kernel_data_V_71_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:759]
INFO: [Synth 8-4471] merging register 'newret153_reg_2955_reg[15:0]' into 'kernel_data_V_72_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:760]
INFO: [Synth 8-4471] merging register 'newret154_reg_2960_reg[15:0]' into 'kernel_data_V_73_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:761]
INFO: [Synth 8-4471] merging register 'newret155_reg_2965_reg[15:0]' into 'kernel_data_V_74_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:762]
INFO: [Synth 8-4471] merging register 'newret156_reg_2970_reg[15:0]' into 'kernel_data_V_75_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:763]
INFO: [Synth 8-4471] merging register 'newret157_reg_2975_reg[15:0]' into 'kernel_data_V_76_reg[15:0]' [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s.v:764]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d676_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w3_d676_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d169_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d121_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w3_d121_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d25_A.v:90]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'm_5_reg_587_reg' and it is trimmed from '63' to '23' bits. [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/Loop_2_proc.v:390]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln944_reg_516_reg' and it is trimmed from '16' to '4' bits. [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/Loop_2_proc.v:429]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d784_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/fifo_w16_d10_A.v:90]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2623.090 ; gain = 1098.297 ; free physical = 2142 ; free virtual = 5472
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/Loop_1_proc373_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_1_proc373_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/Loop_1_proc373_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_1_proc373_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Loop_1_proc373_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_1_proc373_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U471' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U481'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U471' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U491'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U471' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U501'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U471' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U511'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U471' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U521'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U471' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U531'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U471' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U541'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U471' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U551'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U471' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U561'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U472' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U482'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U472' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U492'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U472' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U502'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U472' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U512'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U472' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U522'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U472' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U532'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U472' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U542'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U472' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U552'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U472' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U562'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U473' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U483'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U473' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U493'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U473' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U503'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U473' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U513'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U473' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U523'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U473' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U533'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U473' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U543'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U473' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U553'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U473' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U563'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U474' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U484'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U474' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U494'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U474' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U504'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U474' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U514'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U474' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U524'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U474' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U534'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U474' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U544'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U474' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U554'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U474' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U564'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U475' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U485'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U475' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U495'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U475' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U505'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U475' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U515'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U475' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U525'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U475' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U535'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U475' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U545'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U475' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U555'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U475' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U565'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U476' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U486'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U476' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U496'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U476' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U506'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U476' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U516'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U476' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U526'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U476' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U536'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U476' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U546'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U476' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U556'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U476' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U566'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U477' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U487'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U477' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U497'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U477' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U507'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U477' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U517'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U477' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U527'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U477' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U537'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U477' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U547'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U477' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U557'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U477' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U567'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U478' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U488'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U478' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U498'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U478' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U508'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U478' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U518'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U478' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U528'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U478' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U538'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U478' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U548'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U478' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U558'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U478' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U568'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U479' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U489'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U479' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U499'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U479' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U509'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U479' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U519'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U479' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U529'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U479' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U539'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U479' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U549'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U479' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U559'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U479' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U569'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U480' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U490'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U480' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U500'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U480' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U510'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U480' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U520'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U480' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U530'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U480' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U540'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U480' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U550'
INFO: [Synth 8-223] decloning instance 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U480' (myproject_axi_mux_2568_16_2_1) to 'inst/myproject_U0/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0/grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996/myproject_axi_mux_2568_16_2_1_U560'

Report RTL Partitions: 
+------+---------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                              |Replication |Instances |
+------+---------------------------------------------------------------------------+------------+----------+
|1     |dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0__GB0        |           1|     22066|
|2     |dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0__GB1        |           1|      5335|
|3     |dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0__GB2        |           1|      6245|
|4     |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s__GC0 |           1|      4127|
|5     |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config6_s__GC0  |           1|       123|
|6     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB0      |           1|     29441|
|7     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB1      |           1|     24170|
|8     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB2      |           1|     24520|
|9     |dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_s__GC0      |           1|      3596|
|10    |myproject__GCB0                                                            |           1|     24052|
|11    |myproject__GCB1                                                            |           1|     20592|
|12    |myproject_axi__GC0                                                         |           1|      7655|
+------+---------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'shl_ln958_reg_582_reg' and it is trimmed from '64' to '26' bits. [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/Loop_2_proc.v:384]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln958_reg_577_reg' and it is trimmed from '32' to '26' bits. [/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/4115/hdl/verilog/Loop_2_proc.v:383]
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0_fu_469i_1_2/mult_563_V_reg_10590_reg[8]' (FDE) to 'inst/grp_dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0_fu_469i_1_2/mult_563_V_reg_10590_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/\call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_142_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][1]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_142_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][2]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_142_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][3]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_142_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][4]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_142_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][5]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_142_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][6]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_142_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][7]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_142_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][8]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_142_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][9]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_142_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][10]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_142_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][11]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_142_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][12]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_142_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][13]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_142_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][14]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_142_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][15]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_142_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[1][0]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_126_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[1][1]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_126_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[1][2]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_126_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[1][3]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_126_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[1][4]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_126_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[1][5]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_126_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[1][6]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_126_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[1][7]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_126_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[1][8]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_126_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[1][9]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_126_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[1][10]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_126_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[1][11]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_126_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[1][12]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_126_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[1][13]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_126_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[1][14]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_126_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_14_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[1][15]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_126_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_141_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][1]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_141_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][2]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_141_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][3]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_141_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][4]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_141_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][5]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_141_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][6]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_141_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][7]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_141_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][8]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_141_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][9]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_141_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][10]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_141_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][11]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_141_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][12]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_141_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][13]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_141_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][14]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_141_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_0_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][15]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_141_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_15_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_95_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_15_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][1]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_95_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_15_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][2]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_95_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_15_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][3]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_95_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_15_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][4]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_95_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_15_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][5]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_95_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_15_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][6]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_95_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_15_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][7]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_95_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_15_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][8]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_95_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_15_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][9]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_95_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_15_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][10]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_95_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_15_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][11]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_95_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_15_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][12]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_95_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_15_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][13]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_95_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_15_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][14]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_95_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_15_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][15]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_95_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_93_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][1]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_93_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][2]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_93_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][3]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_93_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][4]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_93_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][5]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_93_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][6]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_93_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][7]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_93_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][8]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_93_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][9]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_93_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][10]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_93_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][11]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_93_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][12]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_93_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][13]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_93_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][14]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_93_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_13_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][15]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_93_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_10_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_90_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_10_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][1]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_90_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_10_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][2]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_90_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_10_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][3]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_90_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_10_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][4]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_90_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_10_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][5]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_90_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_10_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][6]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_90_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_10_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][7]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_90_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_10_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][8]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_90_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_10_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][9]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_90_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_10_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][10]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_90_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_10_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][11]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_90_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_10_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][12]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_90_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_10_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][13]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_90_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_10_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][14]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_90_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_10_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][15]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_90_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_8_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_88_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_8_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][1]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_88_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603/line_buffer_Array_V_1311_8_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U/ShiftRegMem_reg[0][2]' (FDE) to 'inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/kernel_data_V_88_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_1_proc373_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0 /i_synth/\FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U1065/dout_array_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/or_ln_i_i_reg_552_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_1_proc373_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Block_myproject_axi_exit136_proc374_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_597_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_597_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_597_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_597_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_597_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_597_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/select_ln964_reg_597_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_0/\Loop_2_proc_U0/lshr_ln958_reg_577_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397i_1_4/\tmp_data_0_V_reg_3242_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config6_U0i_1_5/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0i_1_9/ap_done_reg_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myproject_axi_mux_2568_16_2_1_U479/\sel4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myproject_axi_mux_2568_16_2_1_U478/\sel4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myproject_axi_mux_2568_16_2_1_U477/\sel4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myproject_axi_mux_2568_16_2_1_U476/\sel4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myproject_axi_mux_2568_16_2_1_U475/\sel4_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myproject_axi_mux_2568_16_2_1_U472/\sel4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom_U /\q0_reg[496] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_0_preg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_0_preg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_0_preg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_0_preg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_0_preg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_0_preg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_19_reg_63035_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_12_reg_62965_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_12_reg_62965_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_12_reg_62965_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_12_reg_62965_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_12_reg_62965_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_28_reg_63125_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_26_reg_63105_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_24_reg_63085_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_39_reg_63235_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_39_reg_63235_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_32_reg_63165_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_32_reg_63165_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_34_reg_63185_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_34_reg_63185_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_48_reg_63335_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_45_reg_63305_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_45_reg_63305_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_42_reg_63265_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_42_reg_63265_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_57_reg_63425_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_57_reg_63425_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_57_reg_63425_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_57_reg_63425_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_57_reg_63425_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_54_reg_63395_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_67_reg_63525_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_67_reg_63525_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_67_reg_63525_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_66_reg_63515_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_68_reg_63535_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_64_reg_63495_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_64_reg_63495_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_64_reg_63495_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_65_reg_63505_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_65_reg_63505_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_62_reg_63475_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_62_reg_63475_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_61_reg_63465_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_60_reg_63455_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_60_reg_63455_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_60_reg_63455_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_78_reg_63635_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_78_reg_63635_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_78_reg_63635_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 5 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 5 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 5 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 5 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 5 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 5 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 5 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 5 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 5 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 5 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 5 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 5 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 5 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 5 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 5 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 5 bits.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP myproject_axi_mul_17ns_18s_26_2_1_U909/myproject_axi_mul_17ns_18s_26_2_1_MulnS_2_U/p_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_axi_mul_17ns_18s_26_2_1_U909/myproject_axi_mul_17ns_18s_26_2_1_MulnS_2_U/p_reg is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U909/myproject_axi_mul_17ns_18s_26_2_1_MulnS_2_U/p_reg.
DSP Report: operator myproject_axi_mul_17ns_18s_26_2_1_U909/myproject_axi_mul_17ns_18s_26_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_17ns_18s_26_2_1_U909/myproject_axi_mul_17ns_18s_26_2_1_MulnS_2_U/p_reg.
INFO: [Synth 8-5784] Optimized 16 bits of RAM "mem_reg" due to constant propagation. Old ram width 16 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "mem_reg" due to constant propagation. Write data stuck at zero 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:14 . Memory (MB): peak = 2623.090 ; gain = 1098.297 ; free physical = 343 ; free virtual = 3749
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer4_out_V_data_0_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer4_out_V_data_1_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer4_out_V_data_2_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer4_out_V_data_3_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer4_out_V_data_4_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer4_out_V_data_5_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer4_out_V_data_6_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer4_out_V_data_7_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer4_out_V_data_8_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer4_out_V_data_9_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer4_out_V_data_10_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer4_out_V_data_11_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer4_out_V_data_12_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer4_out_V_data_13_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer4_out_V_data_14_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer4_out_V_data_15_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer5_out_V_data_0_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer5_out_V_data_1_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer5_out_V_data_2_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer5_out_V_data_3_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer5_out_V_data_4_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer5_out_V_data_5_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer5_out_V_data_6_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer5_out_V_data_7_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer5_out_V_data_8_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer5_out_V_data_9_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer5_out_V_data_10_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer5_out_V_data_11_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer5_out_V_data_12_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer5_out_V_data_13_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer5_out_V_data_14_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer5_out_V_data_15_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer6_out_V_data_0_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer6_out_V_data_1_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer6_out_V_data_2_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer6_out_V_data_3_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer6_out_V_data_4_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer6_out_V_data_5_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer6_out_V_data_6_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_10/layer6_out_V_data_7_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/layer2_out_V_data_15_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/layer2_out_V_data_14_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/layer2_out_V_data_13_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/layer2_out_V_data_12_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/layer2_out_V_data_11_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/layer2_out_V_data_10_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/layer2_out_V_data_9_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/layer2_out_V_data_8_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/layer2_out_V_data_7_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/layer2_out_V_data_6_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/layer2_out_V_data_5_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/layer2_out_V_data_4_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/layer2_out_V_data_3_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/layer2_out_V_data_1_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/layer2_out_V_data_0_V_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_U0/i_1_160/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_fu_58/exp_table1_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_exp_tab7jG_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_U0/i_1_213/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_fu_58/invert_table2_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_invert_8jQ_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_0/i_1_95/in_local_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                              |Replication |Instances |
+------+---------------------------------------------------------------------------+------------+----------+
|1     |dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0__GB0        |           1|     15299|
|2     |dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0__GB1        |           1|      3517|
|3     |dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0__GB2        |           1|      3485|
|4     |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s__GC0 |           1|      8582|
|5     |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config6_s__GC0  |           1|       103|
|6     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB0      |           1|     14518|
|7     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB1      |           1|     42798|
|8     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB2      |           1|     12273|
|9     |dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_s__GC0      |           1|      3509|
|10    |myproject__GCB0                                                            |           1|     16873|
|11    |myproject__GCB1                                                            |           1|     13137|
|12    |myproject_axi__GC0                                                         |           1|      4451|
+------+---------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:21 . Memory (MB): peak = 2623.090 ; gain = 1098.297 ; free physical = 314 ; free virtual = 3574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:38 . Memory (MB): peak = 2623.090 ; gain = 1098.297 ; free physical = 929 ; free virtual = 4191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                         |Replication |Instances |
+------+----------------------------------------------------------------------+------------+----------+
|1     |dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0__GB0   |           1|     15299|
|2     |dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0__GB1   |           1|      3517|
|3     |dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0__GB2   |           1|      3485|
|4     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB0 |           1|     13265|
|5     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB1 |           1|     42398|
|6     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB2 |           1|     11227|
|7     |myproject__GCB1                                                       |           1|     12634|
|8     |myproject_axi__GC0                                                    |           1|      4451|
|9     |myproject_axi_GT0                                                     |           1|     26339|
+------+----------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_1_0/in_local_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer2_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer2_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer2_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer2_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer2_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer2_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer2_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer2_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer2_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer2_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer2_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer2_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer2_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer2_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/layer2_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_11/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_fu_58/exp_table1_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_exp_tab7jG_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer5_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer5_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer5_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer5_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer5_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer5_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer5_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer5_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer5_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer5_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer5_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer5_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer5_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer5_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer5_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer5_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer6_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer4_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer4_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer4_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer4_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer4_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer4_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer4_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/myproject_U0i_1_4/myproject_U0/layer4_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:48 . Memory (MB): peak = 2623.090 ; gain = 1098.297 ; free physical = 321 ; free virtual = 3505
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                         |Replication |Instances |
+------+----------------------------------------------------------------------+------------+----------+
|1     |dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0__GB0   |           1|      8128|
|2     |dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0__GB1   |           1|      2268|
|3     |dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0__GB2   |           1|      2680|
|4     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB0 |           1|      1283|
|5     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB1 |           1|     12491|
|6     |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s__GB2 |           1|      1084|
|7     |myproject__GCB1                                                       |           1|      7943|
|8     |myproject_axi__GC0                                                    |           1|      2739|
|9     |myproject_axi_GT0                                                     |           1|     18347|
+------+----------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:01:56 . Memory (MB): peak = 2623.090 ; gain = 1098.297 ; free physical = 261 ; free virtual = 3497
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:01:56 . Memory (MB): peak = 2623.090 ; gain = 1098.297 ; free physical = 261 ; free virtual = 3498
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:02:00 . Memory (MB): peak = 2623.090 ; gain = 1098.297 ; free physical = 258 ; free virtual = 3495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:02:00 . Memory (MB): peak = 2623.090 ; gain = 1098.297 ; free physical = 258 ; free virtual = 3495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:02:01 . Memory (MB): peak = 2623.090 ; gain = 1098.297 ; free physical = 262 ; free virtual = 3498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:02:01 . Memory (MB): peak = 2623.090 ; gain = 1098.297 ; free physical = 262 ; free virtual = 3498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  3147|
|2     |DSP48E1_1  |     1|
|3     |LUT1       |  2170|
|4     |LUT2       |  6492|
|5     |LUT3       |  3182|
|6     |LUT4       |  4175|
|7     |LUT5       |  1709|
|8     |LUT6       |  3345|
|9     |MUXCY      |     4|
|10    |MUXF7      |   116|
|11    |MUXF8      |    58|
|12    |RAMB18E1   |    56|
|13    |RAMB18E1_1 |     1|
|14    |RAMB18E1_3 |     1|
|15    |SRL16E     |   554|
|16    |SRLC32E    |   200|
|17    |FDRE       | 20756|
|18    |FDSE       |   390|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:02:01 . Memory (MB): peak = 2623.090 ; gain = 1098.297 ; free physical = 262 ; free virtual = 3498
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:19 ; elapsed = 00:01:50 . Memory (MB): peak = 2623.090 ; gain = 454.664 ; free physical = 3475 ; free virtual = 6712
Synthesis Optimization Complete : Time (s): cpu = 00:01:37 ; elapsed = 00:02:04 . Memory (MB): peak = 2623.090 ; gain = 1098.297 ; free physical = 3498 ; free virtual = 6708
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3384 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2647.102 ; gain = 0.000 ; free physical = 3438 ; free virtual = 6654
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
767 Infos, 206 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:02:10 . Memory (MB): peak = 2647.102 ; gain = 1251.676 ; free physical = 3564 ; free virtual = 6781
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2647.102 ; gain = 0.000 ; free physical = 3571 ; free virtual = 6788
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/design_1_myproject_axi_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_myproject_axi_0_0, cache-ID = e8ca35879507ecf1
INFO: [Coretcl 2-1174] Renamed 522 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2671.113 ; gain = 0.000 ; free physical = 3405 ; free virtual = 6731
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/fang/PycharmProjects/cnn_bo/HLS_projectsQkeras_pruned_CNN/hls4ml_PYNQ_prj_three/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/design_1_myproject_axi_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_myproject_axi_0_0_utilization_synth.rpt -pb design_1_myproject_axi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 17:35:00 2024...
