{"vcs1":{"timestamp_begin":1760607029.281538124, "rt":0.88, "ut":0.38, "st":0.15}}
{"vcselab":{"timestamp_begin":1760607030.230595367, "rt":0.55, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1760607030.830673203, "rt":0.20, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1760607028.873444413}
{"VCS_COMP_START_TIME": 1760607028.873444413}
{"VCS_COMP_END_TIME": 1760607043.107589465}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./sim +define+prog0+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./sim/prog0 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 371032}}
{"vcselab": {"peak_mem": 229932}}
