$date
2023-11-07T12:25+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module COMP $end
 $var wire 8 ! io_in_a $end
 $var wire 8 " io_in_b $end
 $var wire 1 # io_out_comp $end
 $var wire 1 $ reset $end
 $var wire 1 % clock $end
$upscope $end
$enddefinitions $end
$dumpvars
0#
0$
0%
b00000000 "
b00000000 !
$end
#0
1$
#1
1%
#6
b00001000 !
b00000101 "
0$
0%
#11
1%
#16
b11111101 !
b00000010 "
1#
0%
#21
1%
#26
b00001001 !
b00000111 "
0#
0%
#31
1%
#36
b00000000 !
b00000000 "
0%
