Direct-Mapped-Cache
--------------------------------------------------------------------------------------------------------------------------
This is a basic implementation of direct mapped cache in verilog which was done as a part of our Computer-Architecture course.
 
 
For detailed explanation and working please refer to the pdf.
