{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": [],
      "authorship_tag": "ABX9TyNU9/eoHsvPz3YgBySqj5Qj",
      "include_colab_link": true
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "view-in-github",
        "colab_type": "text"
      },
      "source": [
        "<a href=\"https://colab.research.google.com/github/KajriVN/Computer_Architecture/blob/main/ChapterIII.ipynb\" target=\"_parent\"><img src=\"https://colab.research.google.com/assets/colab-badge.svg\" alt=\"Open In Colab\"/></a>"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "# 3Ô∏è‚É£ CHAPTER III - INTERNAL CPU AND MEMORY ARCHITECTURE\n",
        "\n",
        "---\n",
        "\n",
        "## 3.1 CPU Block Diagram\n",
        "\n",
        "### 3.1.1 BIU (Bus Interface Unit)\n",
        "\n",
        "- Responsible for communication with:\n",
        "    - **System Bus** (Data Bus, Address Bus, Control Bus).\n",
        "    - **Memory**.\n",
        "    - **I/O Devices**.\n",
        "- Generates physical addresses.\n",
        "- Fetches instructions from memory.\n",
        "\n",
        "### 3.1.2 EU (Execution Unit)\n",
        "\n",
        "- Responsible for executing instructions.\n",
        "- Contains:\n",
        "    - **Arithmetic Logic Unit (ALU)**.\n",
        "    - **Registers**.\n",
        "    - **Control Logic**.\n",
        "- Decodes and executes instructions.\n",
        "\n",
        "**Example Diagram:**\n",
        "\n",
        "\n",
        "```\n",
        "+-----------------------+\n",
        "| CPU |\n",
        "| +--------+ +------+ |\n",
        "| | BIU | | EU | |\n",
        "| +--------+ +------+ |\n",
        "+-----------------------+\n",
        "```\n",
        "\n",
        "---\n",
        "\n",
        "## 3.2 Instruction Execution Process\n",
        "\n",
        "### 3.2.1 Instruction Execution Steps\n",
        "\n",
        "1. **Fetch** instruction from memory.\n",
        "2. **Decode** instruction.\n",
        "3. **Execute** instruction.\n",
        "4. **Write-back** result (if needed).\n",
        "\n",
        "### 3.2.2 Parallel Instruction Execution Issues\n",
        "\n",
        "- Data hazards.\n",
        "- Control hazards.\n",
        "- Resource conflicts.\n",
        "\n",
        "### 3.2.3 Processing Speed-up Solutions\n",
        "\n",
        "- **Pipelining**.\n",
        "- **Superscalar architecture**.\n",
        "- **Out-of-order execution**.\n",
        "- **Branch prediction**.\n",
        "\n",
        "**Example Pipeline:**\n",
        "\n",
        "\n",
        "```\n",
        "Cycle: 1 2 3 4 5\n",
        "IF X X X X X\n",
        "ID X X X X\n",
        "EX X X X\n",
        "MEM X X\n",
        "WB X\n",
        "```\n",
        "\n"
      ],
      "metadata": {
        "id": "BITNBJ6lGsIl"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "\n",
        "---\n",
        "\n",
        "## 3.3 Register Organization\n",
        "\n",
        "### 3.3.1 General-purpose Registers\n",
        "\n",
        "- Example: AX, BX, CX, DX (x86 processors).\n",
        "- Used for arithmetic, logic, data manipulation.\n",
        "\n",
        "### 3.3.2 Pointer and Index Registers\n",
        "\n",
        "- **SP (Stack Pointer)**.\n",
        "- **BP (Base Pointer)**.\n",
        "- **SI (Source Index)**.\n",
        "- **DI (Destination Index)**.\n",
        "\n",
        "### 3.3.3 Segment Registers\n",
        "\n",
        "- CS (Code Segment).\n",
        "- DS (Data Segment).\n",
        "- SS (Stack Segment).\n",
        "- ES (Extra Segment).\n",
        "\n",
        "### 3.3.4 Other Special Registers\n",
        "\n",
        "- **Instruction Pointer (IP)**: points to the next instruction.\n",
        "- **Flags Register**: status and control flags.\n",
        "\n",
        "---\n",
        "\n",
        "## 3.4 Memory Organization\n",
        "\n",
        "### 3.4.1 General Program Structure\n",
        "\n",
        "\n",
        "\n",
        "```\n",
        "+------------------+ High Address\n",
        "| Stack |\n",
        "+------------------+\n",
        "| Heap |\n",
        "+------------------+\n",
        "| Data Segment |\n",
        "+------------------+\n",
        "| Code Segment |\n",
        "+------------------+ Low Address\n",
        "```\n",
        "\n",
        "### 3.4.2 8086/8088 Memory Organization\n",
        "\n",
        "- **1 MB address space**.\n",
        "- **Segmented memory model**.\n",
        "\n",
        "**Address calculation:**\n",
        "`Physical Address = Segment * 16 + Offset`\n",
        "\n",
        "\n",
        "\n",
        "### 3.4.3 Physical Address\n",
        "\n",
        "- Actual address used to access memory hardware.\n",
        "\n",
        "### 3.4.4 Logical Address\n",
        "\n",
        "- Consists of: **Segment:Offset**.\n",
        "\n",
        "---\n",
        "\n",
        "## 3.5 Addressing Modes\n",
        "\n",
        "### 3.5.1 Basic Instruction Format\n",
        "\n",
        "[Opcode] [Source] [Destination]\n",
        "\n",
        "```\n",
        "Example:\n",
        "assembly\n",
        "MOV AX, BX\n",
        "ADD AX, 10\n",
        "\n",
        "```\n",
        "\n",
        "### 3.5.2 Addressing Modes\n",
        "\n",
        "#### üìå Explanation\n",
        "\n",
        "**Addressing modes** define how an instruction accesses its operands.  \n",
        "It tells the CPU *where to find the data*.\n",
        "\n",
        "Common addressing modes:\n",
        "\n",
        "- **Immediate Addressing**\n",
        "    - The operand is part of the instruction.\n",
        "    - Example:\n",
        "      ```\n",
        "      MOV AX, 5\n",
        "      ```\n",
        "    - AX ‚Üê 5 (constant value)\n",
        "\n",
        "- **Register Addressing**\n",
        "    - The operand is in a register.\n",
        "    - Example:\n",
        "      ```\n",
        "      MOV AX, BX\n",
        "      ```\n",
        "    - AX ‚Üê value in BX\n",
        "\n",
        "- **Direct Addressing**\n",
        "    - A memory address is given directly in the instruction.\n",
        "    - Example:\n",
        "      ```\n",
        "      MOV AX, [1000h]\n",
        "      ```\n",
        "    - AX ‚Üê memory[1000h]\n",
        "\n",
        "- **Indirect Addressing**\n",
        "    - The address of the operand is stored in a register.\n",
        "    - Example:\n",
        "      ```\n",
        "      MOV AX, [BX]\n",
        "      ```\n",
        "    - AX ‚Üê memory[BX]\n",
        "\n",
        "- **Base + Index Addressing**\n",
        "    - Uses base and index registers to calculate memory address.\n",
        "    - Example:\n",
        "      ```\n",
        "      MOV AX, [BX + SI]\n",
        "      ```\n",
        "    - AX ‚Üê memory[BX + SI]\n",
        "\n",
        "- **Relative Addressing**\n",
        "    - Offset is relative to the current instruction pointer (IP).\n",
        "    - Common in jumps and branches.\n",
        "    - Example:\n",
        "      ```\n",
        "      JMP SHORT +5\n",
        "      ```\n",
        "\n",
        "---\n",
        "\n",
        "### 3.5.3 Other Addressing Modes  \n",
        "### C√°c ch·∫ø ƒë·ªô ƒë·ªãnh ƒë·ªãa ch·ªâ kh√°c\n",
        "\n",
        "#### üìå  Explanation\n",
        "\n",
        "In addition to the common addressing modes, CPUs often support these additional modes:\n",
        "\n",
        "- **Indexed Addressing**\n",
        "    - Combines a base address with an index register and possibly a scale factor.\n",
        "    - Example:\n",
        "      ```\n",
        "      MOV AX, [BASE + INDEX * SCALE]\n",
        "      ```\n",
        "    - Useful for accessing arrays and structures.\n",
        "\n",
        "- **Base-Relative Addressing**\n",
        "    - Address is computed relative to the current base pointer (BP).\n",
        "    - Often used to access local variables on the stack.\n",
        "    - Example:\n",
        "      ```\n",
        "      MOV AX, [BP - 4]\n",
        "      ```\n",
        "\n",
        "- **Segmented Addressing**\n",
        "    - The physical address is computed using segment and offset.\n",
        "    - Example:\n",
        "      ```\n",
        "      Physical Address = Segment * 16 + Offset\n",
        "      ```\n",
        "\n",
        "- **Implicit Addressing**\n",
        "    - The instruction does not explicitly specify an operand; it's implied.\n",
        "    - Example:\n",
        "      ```\n",
        "      CLC   ; Clear carry flag\n",
        "      ```\n",
        "\n",
        "---\n",
        "\n"
      ],
      "metadata": {
        "id": "B4H-x5K3HdHw"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "### 3.6 Combinational System  \n",
        "### H·ªá t·ªï h·ª£p\n",
        "\n",
        "---\n",
        "\n",
        "#### üìå Explanation\n",
        "\n",
        "**Combinational System** is a digital circuit where the output depends *only* on the current inputs (no memory).\n",
        "\n",
        "**Key Features:**\n",
        "\n",
        "- No clock required\n",
        "- No memory element\n",
        "- Output changes immediately as input changes\n",
        "\n",
        "**Main Components:**\n",
        "\n",
        "1. **Encoder**\n",
        "2. **Decoder**\n",
        "3. **Multiplexer (MUX)**\n",
        "4. **Demultiplexer (DEMUX)**\n",
        "5. **Arithmetic Circuits (Adders, Subtractors, Multipliers)**\n",
        "\n",
        "---\n",
        "\n",
        "#### 3.6.1 Encoder and Decoder Circuits\n",
        "\n",
        "**Encoder:** Converts multiple inputs into a binary code.\n",
        "\n",
        "Example: 4-to-2 Encoder  \n",
        "\n",
        "\n",
        "```\n",
        "| Inputs | Output |\n",
        "|--------|--------|\n",
        "| 0001   | 00     |\n",
        "| 0010   | 01     |\n",
        "| 0100   | 10     |\n",
        "| 1000   | 11     |\n",
        "```\n",
        "\n",
        "\n",
        "\n",
        "**Decoder:** Converts binary code into multiple outputs.\n",
        "\n",
        "Example: 2-to-4 Decoder\n",
        "```\n",
        "| Input | Outputs |\n",
        "|-------|---------|\n",
        "| 00    | 0001    |\n",
        "| 01    | 0010    |\n",
        "| 10    | 0100    |\n",
        "| 11    | 1000    |\n",
        "```\n",
        "---\n",
        "\n",
        "#### 3.6.2 Multiplexer and Demultiplexer Circuits\n",
        "\n",
        "**Multiplexer (MUX):** Selects one input from many.\n",
        "\n",
        "Example: 4-to-1 MUX  \n",
        "* Output = I0 ---> if S=00\n",
        "* Output = I1 ---> if S=01\n",
        "* Output = I2 ---> if S=10\n",
        "* Output = I3 ---> if S=11\n",
        "\n",
        "#### 3.6.3 Arithmetic Circuits\n",
        "\n",
        "**Full Adder:** Adds two bits and carry-in.\n",
        "\n",
        "| A | B | Cin | Sum | Cout |\n",
        "|---|---|-----|-----|------|\n",
        "| 0 | 0 |  0  |  0  |  0   |\n",
        "| 0 | 1 |  0  |  1  |  0   |\n",
        "| 1 | 0 |  0  |  1  |  0   |\n",
        "| 1 | 1 |  0  |  0  |  1   |\n",
        "| 0 | 0 |  1  |  1  |  0   |\n",
        "| 0 | 1 |  1  |  0  |  1   |\n",
        "| 1 | 0 |  1  |  0  |  1   |\n",
        "| 1 | 1 |  1  |  1  |  1   |\n",
        "\n",
        "**Other circuits:**\n",
        "\n",
        "- **Half Adder:** adds two bits (no carry-in)\n",
        "- **Subtractor**\n",
        "- **Multiplier**\n",
        "\n",
        "---"
      ],
      "metadata": {
        "id": "JiieEWkiIwTU"
      }
    }
  ]
}