{"hierarchy":{"13":{"insts":{"xi3":11,"xi1":12,"xi0":12,"xi2":12}},"top_level":19,"1":{"insts":{"m_i_5":2,"m_i_7":3,"m_i_1":3,"m_i_2":2,"m_i_3":2,"m_i_9":3,"m_i_0":2,"m_i_8":3,"m_i_10":2,"m_i_11":3,"m_i_6":3,"m_i_4":2}},"17":{"insts":{"m_i_5":3,"m_i_7":3,"m_i_1":2,"m_i_2":2,"m_i_3":2,"m_i_0":2,"m_i_6":3,"m_i_4":3}},"10":{"insts":{"m_instance_221":2,"m_instance_269":3,"m_instance_215":2,"m_instance_303":3,"m_instance_203":2,"m_instance_166":2,"m_instance_233":2,"m_instance_263":3,"m_instance_297":3,"m_instance_199":2,"m_instance_182":2,"m_instance_280":3,"m_instance_209":2,"m_instance_251":3,"m_instance_170":2,"m_instance_227":2,"m_instance_284":3,"m_instance_246":3,"m_instance_176":2,"m_instance_194":2,"m_instance_315":3,"m_instance_257":3,"m_instance_290":3,"m_instance_239":3,"m_instance_188":2,"m_instance_159":2,"m_instance_309":3,"m_instance_275":3}},"7":{"insts":{"m_i_1":2,"m_i_2":3,"m_i_3":3,"m_i_0":2}},"8":{"insts":{"m_i_5":2,"m_i_29":3,"m_i_42":3,"m_i_53":3,"m_i_0":2,"m_i_11":2,"m_i_17":2,"m_i_23":2,"m_i_36":3,"m_i_48":3}},"15":{"insts":{"m_i_0_0_x4_3":2,"m_i_1_0_x4_1":3,"m_i_0_0_x4_2":2,"m_i_0_0_x4_1":2,"m_i_1_0_x4_3":3,"m_i_1_0_x4_0":3,"m_i_0_0_x4_0":2,"m_i_1_0_x4_2":3}},"20":{"insts":{"m_i_1":2,"m_i_2":3,"m_i_3":3,"m_i_0":2}},"18":{"insts":{"m_i_5":3,"m_i_1":2,"m_i_2":2,"m_i_3":3,"m_i_0":2,"m_i_4":3}},"19":{"insts":{"xi4<12>":15,"xi5<0>":4,"xi20":4,"xi11":16,"xi3<5>":1,"xi15":18,"xi17":7,"xi4<0>":15,"xi3<9>":1,"xi1":14,"xi5<13>":4,"xi14":17,"xi8":4,"xi3<1>":1,"xi4<7>":15,"xi4<2>":15,"xi3<2>":1,"xi3<15>":1,"xi4<9>":15,"xi21":15,"xi3<4>":1,"xi4<14>":15,"xi3<3>":1,"xi5<9>":4,"xi5<1>":4,"xi3<7>":1,"xi5<3>":4,"xi5<8>":4,"xi3<10>":1,"xi3<11>":1,"xi3<0>":1,"xi13":16,"xi4<15>":15,"xi5<15>":4,"xi9":15,"xi5<11>":4,"xi3<8>":1,"xi5<14>":4,"xi5<2>":4,"xi4<13>":15,"xi3<6>":1,"xi4<1>":15,"xi4<11>":15,"xi7":15,"xi3<12>":1,"xi0":9,"xi4<4>":15,"xi12":16,"xi19":4,"xi4<6>":15,"xi6":4,"xi5<4>":4,"xi4<10>":15,"xi5<5>":4,"xi3<14>":1,"xi4<5>":15,"xi18":4,"xi5<12>":4,"xi3<13>":1,"xi4<8>":15,"xi5<6>":4,"xi4<3>":15,"xi10":16,"xi16":18,"xi5<10>":4,"xi5<7>":4}},"16":{"insts":{"m_i_5":3,"m_i_7":3,"m_i_1":2,"m_i_2":2,"m_i_3":2,"m_i_0":2,"m_i_6":3,"m_i_4":3}},"5":{"insts":{"xi1":4,"xi0":1}},"12":{"insts":{"xi3<3>":1,"xi1":11,"xi0":11,"xi2":1,"xi3<1>":1,"xi3<0>":1,"xi3<2>":1}},"14":{"insts":{"xi2<12>":4,"xi1<8>":1,"xi2<10>":4,"xi2<2>":4,"xi1<13>":1,"xi2<14>":4,"xi1<2>":1,"xi1<11>":1,"xi1<3>":1,"xi2<7>":4,"xi2<15>":4,"xi2<4>":4,"xi2<9>":4,"xi1<7>":1,"xi1<14>":1,"xi2<13>":4,"xi1<15>":1,"xi1<9>":1,"xi2<0>":4,"xi1<10>":1,"xi2<1>":4,"xi1<4>":1,"xi1<1>":1,"xi2<3>":4,"xi0":13,"xi2<8>":4,"xi2<11>":4,"xi1<12>":1,"xi2<6>":4,"xi1<6>":1,"xi1<5>":1,"xi1<0>":1,"xi2<5>":4}},"9":{"insts":{"xi1<8>":7,"xi2<12>":8,"xi2<10>":8,"xi0<2>":6,"xi2<2>":8,"xi3<5>":20,"xi1<13>":7,"xi3<9>":20,"xi0<5>":6,"xi0<11>":6,"xi3<1>":20,"xi3<15>":20,"xi3<2>":20,"xi0<13>":6,"xi1<2>":7,"xi2<14>":8,"xi3<4>":20,"xi1<11>":7,"xi0<1>":6,"xi0<15>":6,"xi3<3>":20,"xi3<7>":20,"xi1<3>":7,"xi3<10>":20,"xi3<11>":20,"xi2<7>":8,"xi3<0>":20,"xi2<15>":8,"xi2<4>":8,"xi2<9>":8,"xi1<14>":7,"xi0<8>":6,"xi1<7>":7,"xi1<15>":7,"xi2<13>":8,"xi0<7>":6,"xi1<9>":7,"xi3<8>":20,"xi1<10>":7,"xi0<14>":6,"xi0<12>":6,"xi2<0>":8,"xi2<1>":8,"xi3<6>":20,"xi1<1>":7,"xi1<4>":7,"xi2<3>":8,"xi3<12>":20,"xi0<9>":6,"xi2<8>":8,"xi1<12>":7,"xi0<3>":6,"xi0<10>":6,"xi2<11>":8,"xi2<6>":8,"xi1<5>":7,"xi1<6>":7,"xi0<4>":6,"xi0<0>":6,"xi3<14>":20,"xi3<13>":20,"xi1<0>":7,"xi0<6>":6,"xi2<5>":8}},"11":{"insts":{"xi3":10,"xi1":10,"xi0":10,"xi2":10}},"4":{"insts":{"m_i_1":3,"m_i_0":2}},"6":{"insts":{"xi1":1,"xi0":1,"xi2":5}}},"modelMap":{"NAND3_X1":[18],"NOR2_X1":[20],"NOR4_X1":[16],"FA_X1":[10],"PMOS_VTL":[3],"NAND2_X1":[7],"NAND4_X1":[17],"cad6_4B_RCA_schematic":[11],"INVMUX2_X1":[5],"INVMUX4_X1":[6],"INV_X4":[15],"XNOR2_X1":[8],"NMOS_VTL":[2],"cad6_16B_CSA_schematic":[13],"LOGIC_UNIT":[9],"MUX2_X1":[1],"INV_X1":[4],"cad6_4B_CSA_schematic":[12],"ARITMETIC_UNIT":[14]},"cellviews":[["cad6","MUX2_X1","schematic"],["NCSU_Devices_FreePDK45","NMOS_VTL","hspiceD"],["NCSU_Devices_FreePDK45","PMOS_VTL","hspiceD"],["cad6","INV_X1","schematic"],["cad6","INVMUX2_X1","schematic"],["cad6","INVMUX4_X1","schematic"],["cad6","NAND2_X1","schematic"],["cad6","XNOR2_X1","schematic"],["cad6","LOGIC_UNIT","schematic"],["cad6","FA_X1","schematic"],["cad6","4B_RCA","schematic"],["cad6","4B_CSA","schematic"],["cad6","16B_CSA","schematic"],["cad6","ARITMETIC_UNIT","schematic"],["cad6","INV_X4","schematic"],["cad6","NOR4_X1","schematic"],["cad6","NAND4_X1","schematic"],["cad6","NAND3_X1","schematic"],["cad6","ALU","schematic"],["cad6","NOR2_X1","schematic"]]}
