<!DOCTYPE html >
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1822" style="overflow: hidden; position: relative; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	-webkit-transform-origin: top left;
	-moz-transform-origin: top left;
	-o-transform-origin: top left;
	-ms-transform-origin: top left;
	-webkit-transform: scale(0.25);
	-moz-transform: scale(0.25);
	-o-transform: scale(0.25);
	-ms-transform: scale(0.25);
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1822{left:627px;top:1124px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1822{left:69px;top:49px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t3_1822{left:69px;top:1124px;letter-spacing:0.1px;}
#t4_1822{left:110px;top:1124px;letter-spacing:0.1px;}
#t5_1822{left:69px;top:101px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t6_1822{left:78px;top:125px;letter-spacing:-0.2px;}
#t7_1822{left:78px;top:141px;letter-spacing:-0.1px;}
#t8_1822{left:292px;top:125px;}
#t9_1822{left:292px;top:141px;letter-spacing:0.2px;}
#ta_1822{left:338px;top:125px;}
#tb_1822{left:338px;top:141px;word-spacing:-4.3px;}
#tc_1822{left:338px;top:156px;}
#td_1822{left:412px;top:125px;}
#te_1822{left:501px;top:125px;letter-spacing:-0.1px;}
#tf_1822{left:78px;top:176px;letter-spacing:-0.1px;word-spacing:0.1px;}
#tg_1822{left:78px;top:193px;letter-spacing:-0.1px;word-spacing:0.1px;}
#th_1822{left:192px;top:193px;}
#ti_1822{left:199px;top:193px;word-spacing:-0.1px;}
#tj_1822{left:78px;top:209px;letter-spacing:-0.1px;}
#tk_1822{left:292px;top:176px;letter-spacing:0.1px;}
#tl_1822{left:338px;top:176px;letter-spacing:0.1px;}
#tm_1822{left:412px;top:176px;letter-spacing:-0.5px;}
#tn_1822{left:412px;top:193px;letter-spacing:-0.5px;}
#to_1822{left:501px;top:176px;letter-spacing:-0.1px;word-spacing:0.1px;}
#tp_1822{left:501px;top:193px;letter-spacing:-0.2px;word-spacing:0.1px;}
#tq_1822{left:501px;top:209px;letter-spacing:-0.2px;word-spacing:0.2px;}
#tr_1822{left:78px;top:246px;letter-spacing:-0.1px;word-spacing:0.1px;}
#ts_1822{left:78px;top:263px;letter-spacing:-0.1px;word-spacing:0.1px;}
#tt_1822{left:192px;top:263px;}
#tu_1822{left:199px;top:263px;word-spacing:-0.1px;}
#tv_1822{left:78px;top:280px;}
#tw_1822{left:292px;top:246px;letter-spacing:0.1px;}
#tx_1822{left:338px;top:246px;letter-spacing:0.1px;}
#ty_1822{left:412px;top:246px;letter-spacing:-0.5px;}
#tz_1822{left:412px;top:263px;letter-spacing:-0.5px;}
#t10_1822{left:501px;top:246px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t11_1822{left:501px;top:263px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t12_1822{left:501px;top:280px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t13_1822{left:78px;top:316px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t14_1822{left:78px;top:333px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t15_1822{left:192px;top:333px;}
#t16_1822{left:199px;top:333px;word-spacing:-0.1px;}
#t17_1822{left:78px;top:350px;letter-spacing:-0.1px;}
#t18_1822{left:292px;top:316px;}
#t19_1822{left:338px;top:316px;letter-spacing:0.1px;}
#t1a_1822{left:412px;top:316px;letter-spacing:-0.6px;}
#t1b_1822{left:412px;top:333px;letter-spacing:-0.5px;}
#t1c_1822{left:501px;top:316px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1d_1822{left:501px;top:333px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t1e_1822{left:501px;top:350px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t1f_1822{left:78px;top:387px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1g_1822{left:78px;top:403px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1h_1822{left:195px;top:403px;}
#t1i_1822{left:202px;top:403px;letter-spacing:-0.1px;}
#t1j_1822{left:78px;top:420px;letter-spacing:-0.1px;}
#t1k_1822{left:292px;top:387px;letter-spacing:0.1px;}
#t1l_1822{left:338px;top:387px;letter-spacing:0.1px;}
#t1m_1822{left:412px;top:387px;letter-spacing:-0.5px;}
#t1n_1822{left:412px;top:403px;letter-spacing:-0.5px;}
#t1o_1822{left:501px;top:387px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t1p_1822{left:501px;top:403px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t1q_1822{left:501px;top:420px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t1r_1822{left:78px;top:457px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1s_1822{left:78px;top:474px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1t_1822{left:195px;top:474px;}
#t1u_1822{left:202px;top:474px;letter-spacing:-0.1px;}
#t1v_1822{left:78px;top:490px;}
#t1w_1822{left:292px;top:457px;letter-spacing:0.1px;}
#t1x_1822{left:338px;top:457px;letter-spacing:0.1px;}
#t1y_1822{left:412px;top:457px;letter-spacing:-0.5px;}
#t1z_1822{left:412px;top:474px;letter-spacing:-0.5px;}
#t20_1822{left:501px;top:457px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t21_1822{left:501px;top:474px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t22_1822{left:501px;top:490px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t23_1822{left:78px;top:527px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t24_1822{left:78px;top:544px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t25_1822{left:195px;top:544px;}
#t26_1822{left:202px;top:544px;}
#t27_1822{left:78px;top:561px;letter-spacing:-0.1px;}
#t28_1822{left:292px;top:527px;}
#t29_1822{left:338px;top:527px;letter-spacing:0.1px;}
#t2a_1822{left:412px;top:527px;letter-spacing:-0.6px;}
#t2b_1822{left:412px;top:544px;letter-spacing:-0.5px;}
#t2c_1822{left:501px;top:527px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t2d_1822{left:501px;top:544px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t2e_1822{left:501px;top:561px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t2f_1822{left:78px;top:597px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2g_1822{left:78px;top:614px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2h_1822{left:78px;top:631px;letter-spacing:-0.1px;}
#t2i_1822{left:292px;top:597px;letter-spacing:0.1px;}
#t2j_1822{left:338px;top:597px;letter-spacing:0.1px;}
#t2k_1822{left:412px;top:597px;letter-spacing:-0.5px;}
#t2l_1822{left:412px;top:614px;letter-spacing:-0.6px;}
#t2m_1822{left:501px;top:597px;letter-spacing:-0.1px;word-spacing:-0.9px;}
#t2n_1822{left:501px;top:614px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2o_1822{left:501px;top:631px;letter-spacing:-0.2px;word-spacing:0.3px;}
#t2p_1822{left:501px;top:648px;}
#t2q_1822{left:78px;top:668px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2r_1822{left:78px;top:684px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2s_1822{left:78px;top:701px;letter-spacing:-0.1px;}
#t2t_1822{left:292px;top:668px;letter-spacing:0.1px;}
#t2u_1822{left:338px;top:668px;letter-spacing:0.1px;}
#t2v_1822{left:412px;top:668px;letter-spacing:-0.5px;}
#t2w_1822{left:412px;top:684px;letter-spacing:-0.6px;}
#t2x_1822{left:501px;top:668px;letter-spacing:-0.1px;word-spacing:-0.8px;}
#t2y_1822{left:501px;top:684px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2z_1822{left:501px;top:701px;letter-spacing:-0.2px;word-spacing:0.3px;}
#t30_1822{left:501px;top:718px;}
#t31_1822{left:78px;top:738px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t32_1822{left:78px;top:755px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t33_1822{left:78px;top:772px;letter-spacing:-0.1px;}
#t34_1822{left:292px;top:738px;letter-spacing:0.1px;}
#t35_1822{left:338px;top:738px;letter-spacing:0.1px;}
#t36_1822{left:412px;top:738px;letter-spacing:-0.6px;}
#t37_1822{left:501px;top:738px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#t38_1822{left:501px;top:755px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t39_1822{left:501px;top:772px;letter-spacing:-0.2px;word-spacing:0.3px;}
#t3a_1822{left:501px;top:788px;}
#t3b_1822{left:78px;top:808px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t3c_1822{left:78px;top:825px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t3d_1822{left:78px;top:842px;letter-spacing:-0.1px;}
#t3e_1822{left:292px;top:808px;letter-spacing:0.1px;}
#t3f_1822{left:338px;top:808px;letter-spacing:0.1px;}
#t3g_1822{left:412px;top:808px;letter-spacing:-0.5px;}
#t3h_1822{left:412px;top:825px;letter-spacing:-0.6px;}
#t3i_1822{left:501px;top:808px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t3j_1822{left:501px;top:825px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t3k_1822{left:501px;top:842px;letter-spacing:-0.2px;word-spacing:0.3px;}
#t3l_1822{left:501px;top:859px;}
#t3m_1822{left:78px;top:879px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t3n_1822{left:78px;top:895px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t3o_1822{left:78px;top:912px;letter-spacing:-0.1px;}
#t3p_1822{left:292px;top:879px;letter-spacing:0.1px;}
#t3q_1822{left:338px;top:879px;letter-spacing:0.1px;}
#t3r_1822{left:412px;top:879px;letter-spacing:-0.5px;}
#t3s_1822{left:412px;top:895px;letter-spacing:-0.6px;}
#t3t_1822{left:501px;top:879px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t3u_1822{left:501px;top:895px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t3v_1822{left:501px;top:912px;letter-spacing:-0.2px;word-spacing:0.3px;}
#t3w_1822{left:501px;top:929px;}
#t3x_1822{left:78px;top:949px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t3y_1822{left:78px;top:966px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t3z_1822{left:78px;top:982px;letter-spacing:-0.1px;}
#t40_1822{left:292px;top:949px;}
#t41_1822{left:338px;top:949px;}
#t42_1822{left:412px;top:949px;letter-spacing:-0.6px;}
#t43_1822{left:501px;top:949px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t44_1822{left:501px;top:966px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t45_1822{left:501px;top:982px;letter-spacing:-0.2px;word-spacing:0.3px;}
#t46_1822{left:501px;top:999px;}

.s1_1822{
	FONT-SIZE: 48.8px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s2_1822{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(8,96,168);
}

.s3_1822{
	FONT-SIZE: 73.3px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s4_1822{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(0,0,0);
}

.s5_1822{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s6_1822{
	FONT-SIZE: 55px;
	FONT-FAMILY: TimesNewRoman_9zw;
	color: rgb(0,0,0);
}

</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1822" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_2kog;
	src: url("fonts/NeoSansIntelMedium_2kog.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_2koi;
	src: url("fonts/NeoSansIntel_2koi.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_9zw;
	src: url("fonts/TimesNewRoman_9zw.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1822Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1822" style="-webkit-user-select: none;"><object width="935" height="1210" data="1822/1822.svg" type="image/svg+xml" id="pdf1822" style="width:935px; height:1210px; background-color:white; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div id="t1_1822" class="t s1_1822">VPTESTNMB/W/D/Q—Logical NAND and Set</div>
<div id="t2_1822" class="t s2_1822">INSTRUCTION SET REFERENCE, V-Z</div>
<div id="t3_1822" class="t s1_1822">5-466</div>
<div id="t4_1822" class="t s1_1822">Vol. 2C</div>
<div id="t5_1822" class="t s3_1822">VPTESTNMB/W/D/Q—Logical NAND and Set</div>
<div id="t6_1822" class="t s4_1822">Opcode/</div>
<div id="t7_1822" class="t s4_1822">Instruction</div>
<div id="t8_1822" class="t s4_1822">Op/</div>
<div id="t9_1822" class="t s4_1822">En</div>
<div id="ta_1822" class="t s4_1822">64/32 </div>
<div id="tb_1822" class="t s4_1822">bit Mode </div>
<div id="tc_1822" class="t s4_1822">Support</div>
<div id="td_1822" class="t s4_1822">CPUID</div>
<div id="te_1822" class="t s4_1822">Description</div>
<div id="tf_1822" class="t s5_1822">EVEX.NDS.128.F3.0F38.W0 26 /r</div>
<div id="tg_1822" class="t s5_1822">VPTESTNMB k2 {k1</div>
<div id="th_1822" class="t s6_1822">}</div>
<div id="ti_1822" class="t s5_1822">, xmm2, </div>
<div id="tj_1822" class="t s5_1822">xmm3/m128</div>
<div id="tk_1822" class="t s5_1822">FVM</div>
<div id="tl_1822" class="t s5_1822">V/V </div>
<div id="tm_1822" class="t s5_1822">AVX512VL</div>
<div id="tn_1822" class="t s5_1822">AVX512BW</div>
<div id="to_1822" class="t s5_1822">Bitwise NAND of packed byte integers in xmm2 and </div>
<div id="tp_1822" class="t s5_1822">xmm3/m128 and set mask k2 to reflect the zero/non-zero </div>
<div id="tq_1822" class="t s5_1822">status of each element of the result, under writemask k1.</div>
<div id="tr_1822" class="t s5_1822">EVEX.NDS.256.F3.0F38.W0 26 /r</div>
<div id="ts_1822" class="t s5_1822">VPTESTNMB k2 {k1</div>
<div id="tt_1822" class="t s6_1822">}</div>
<div id="tu_1822" class="t s5_1822">, ymm2, </div>
<div id="tv_1822" class="t s5_1822">ymm3/m256</div>
<div id="tw_1822" class="t s5_1822">FVM</div>
<div id="tx_1822" class="t s5_1822">V/V </div>
<div id="ty_1822" class="t s5_1822">AVX512VL</div>
<div id="tz_1822" class="t s5_1822">AVX512BW</div>
<div id="t10_1822" class="t s5_1822">Bitwise NAND of packed byte integers in ymm2 and </div>
<div id="t11_1822" class="t s5_1822">ymm3/m256 and set mask k2 to reflect the zero/non-zero </div>
<div id="t12_1822" class="t s5_1822">status of each element of the result, under writemask k1.</div>
<div id="t13_1822" class="t s5_1822">EVEX.NDS.512.F3.0F38.W0 26 /r</div>
<div id="t14_1822" class="t s5_1822">VPTESTNMB k2 {k1</div>
<div id="t15_1822" class="t s6_1822">}</div>
<div id="t16_1822" class="t s5_1822">, zmm2, </div>
<div id="t17_1822" class="t s5_1822">zmm3/m512</div>
<div id="t18_1822" class="t s5_1822">FVM</div>
<div id="t19_1822" class="t s5_1822">V/V </div>
<div id="t1a_1822" class="t s5_1822">AVX512F</div>
<div id="t1b_1822" class="t s5_1822">AVX512BW</div>
<div id="t1c_1822" class="t s5_1822">Bitwise NAND of packed byte integers in zmm2 and </div>
<div id="t1d_1822" class="t s5_1822">zmm3/m512 and set mask k2 to reflect the zero/non-zero </div>
<div id="t1e_1822" class="t s5_1822">status of each element of the result, under writemask k1.</div>
<div id="t1f_1822" class="t s5_1822">EVEX.NDS.128.F3.0F38.W1 26 /r</div>
<div id="t1g_1822" class="t s5_1822">VPTESTNMW k2 {k1</div>
<div id="t1h_1822" class="t s6_1822">}</div>
<div id="t1i_1822" class="t s5_1822">, xmm2, </div>
<div id="t1j_1822" class="t s5_1822">xmm3/m128</div>
<div id="t1k_1822" class="t s5_1822">FVM</div>
<div id="t1l_1822" class="t s5_1822">V/V </div>
<div id="t1m_1822" class="t s5_1822">AVX512VL</div>
<div id="t1n_1822" class="t s5_1822">AVX512BW</div>
<div id="t1o_1822" class="t s5_1822">Bitwise NAND of packed word integers in xmm2 and </div>
<div id="t1p_1822" class="t s5_1822">xmm3/m128 and set mask k2 to reflect the zero/non-zero </div>
<div id="t1q_1822" class="t s5_1822">status of each element of the result, under writemask k1.</div>
<div id="t1r_1822" class="t s5_1822">EVEX.NDS.256.F3.0F38.W1 26 /r</div>
<div id="t1s_1822" class="t s5_1822">VPTESTNMW k2 {k1</div>
<div id="t1t_1822" class="t s6_1822">}</div>
<div id="t1u_1822" class="t s5_1822">, ymm2, </div>
<div id="t1v_1822" class="t s5_1822">ymm3/m256</div>
<div id="t1w_1822" class="t s5_1822">FVM</div>
<div id="t1x_1822" class="t s5_1822">V/V </div>
<div id="t1y_1822" class="t s5_1822">AVX512VL</div>
<div id="t1z_1822" class="t s5_1822">AVX512BW</div>
<div id="t20_1822" class="t s5_1822">Bitwise NAND of packed word integers in ymm2 and </div>
<div id="t21_1822" class="t s5_1822">ymm3/m256 and set mask k2 to reflect the zero/non-zero </div>
<div id="t22_1822" class="t s5_1822">status of each element of the result, under writemask k1.</div>
<div id="t23_1822" class="t s5_1822">EVEX.NDS.512.F3.0F38.W1 26 /r</div>
<div id="t24_1822" class="t s5_1822">VPTESTNMW k2 {k1</div>
<div id="t25_1822" class="t s6_1822">}</div>
<div id="t26_1822" class="t s5_1822">, zmm2, </div>
<div id="t27_1822" class="t s5_1822">zmm3/m512</div>
<div id="t28_1822" class="t s5_1822">FVM</div>
<div id="t29_1822" class="t s5_1822">V/V </div>
<div id="t2a_1822" class="t s5_1822">AVX512F</div>
<div id="t2b_1822" class="t s5_1822">AVX512BW</div>
<div id="t2c_1822" class="t s5_1822">Bitwise NAND of packed word integers in zmm2 and </div>
<div id="t2d_1822" class="t s5_1822">zmm3/m512 and set mask k2 to reflect the zero/non-zero </div>
<div id="t2e_1822" class="t s5_1822">status of each element of the result, under writemask k1.</div>
<div id="t2f_1822" class="t s5_1822">EVEX.NDS.128.F3.0F38.W0 27 /r</div>
<div id="t2g_1822" class="t s5_1822">VPTESTNMD k2 {k1}, xmm2, </div>
<div id="t2h_1822" class="t s5_1822">xmm3/m128/m32bcst</div>
<div id="t2i_1822" class="t s5_1822">FV</div>
<div id="t2j_1822" class="t s5_1822">V/V </div>
<div id="t2k_1822" class="t s5_1822">AVX512VL</div>
<div id="t2l_1822" class="t s5_1822">AVX512F</div>
<div id="t2m_1822" class="t s5_1822">Bitwise NAND of packed doubleword integers in xmm2 and </div>
<div id="t2n_1822" class="t s5_1822">xmm3/m128/m32bcst and set mask k2 to reflect the </div>
<div id="t2o_1822" class="t s5_1822">zero/non-zero status of each element of the result, under </div>
<div id="t2p_1822" class="t s5_1822">writemask k1.</div>
<div id="t2q_1822" class="t s5_1822">EVEX.NDS.256.F3.0F38.W0 27 /r</div>
<div id="t2r_1822" class="t s5_1822">VPTESTNMD k2 {k1}, ymm2, </div>
<div id="t2s_1822" class="t s5_1822">ymm3/m256/m32bcst</div>
<div id="t2t_1822" class="t s5_1822">FV</div>
<div id="t2u_1822" class="t s5_1822">V/V </div>
<div id="t2v_1822" class="t s5_1822">AVX512VL</div>
<div id="t2w_1822" class="t s5_1822">AVX512F</div>
<div id="t2x_1822" class="t s5_1822">Bitwise NAND of packed doubleword integers in ymm2 and </div>
<div id="t2y_1822" class="t s5_1822">ymm3/m256/m32bcst and set mask k2 to reflect the </div>
<div id="t2z_1822" class="t s5_1822">zero/non-zero status of each element of the result, under </div>
<div id="t30_1822" class="t s5_1822">writemask k1.</div>
<div id="t31_1822" class="t s5_1822">EVEX.NDS.512.F3.0F38.W0 27 /r</div>
<div id="t32_1822" class="t s5_1822">VPTESTNMD k2 {k1}, zmm2, </div>
<div id="t33_1822" class="t s5_1822">zmm3/m512/m32bcst</div>
<div id="t34_1822" class="t s5_1822">FV</div>
<div id="t35_1822" class="t s5_1822">V/V </div>
<div id="t36_1822" class="t s5_1822">AVX512F</div>
<div id="t37_1822" class="t s5_1822">Bitwise NAND of packed doubleword integers in zmm2 and </div>
<div id="t38_1822" class="t s5_1822">zmm3/m512/m32bcst and set mask k2 to reflect the </div>
<div id="t39_1822" class="t s5_1822">zero/non-zero status of each element of the result, under </div>
<div id="t3a_1822" class="t s5_1822">writemask k1.</div>
<div id="t3b_1822" class="t s5_1822">EVEX.NDS.128.F3.0F38.W1 27 /r</div>
<div id="t3c_1822" class="t s5_1822">VPTESTNMQ k2 {k1}, xmm2, </div>
<div id="t3d_1822" class="t s5_1822">xmm3/m128/m64bcst</div>
<div id="t3e_1822" class="t s5_1822">FV</div>
<div id="t3f_1822" class="t s5_1822">V/V </div>
<div id="t3g_1822" class="t s5_1822">AVX512VL</div>
<div id="t3h_1822" class="t s5_1822">AVX512F</div>
<div id="t3i_1822" class="t s5_1822">Bitwise NAND of packed quadword integers in xmm2 and </div>
<div id="t3j_1822" class="t s5_1822">xmm3/m128/m64bcst and set mask k2 to reflect the </div>
<div id="t3k_1822" class="t s5_1822">zero/non-zero status of each element of the result, under </div>
<div id="t3l_1822" class="t s5_1822">writemask k1.</div>
<div id="t3m_1822" class="t s5_1822">EVEX.NDS.256.F3.0F38.W1 27 /r</div>
<div id="t3n_1822" class="t s5_1822">VPTESTNMQ k2 {k1}, ymm2, </div>
<div id="t3o_1822" class="t s5_1822">ymm3/m256/m64bcst</div>
<div id="t3p_1822" class="t s5_1822">FV</div>
<div id="t3q_1822" class="t s5_1822">V/V </div>
<div id="t3r_1822" class="t s5_1822">AVX512VL</div>
<div id="t3s_1822" class="t s5_1822">AVX512F</div>
<div id="t3t_1822" class="t s5_1822">Bitwise NAND of packed quadword integers in ymm2 and </div>
<div id="t3u_1822" class="t s5_1822">ymm3/m256/m64bcst and set mask k2 to reflect the </div>
<div id="t3v_1822" class="t s5_1822">zero/non-zero status of each element of the result, under </div>
<div id="t3w_1822" class="t s5_1822">writemask k1.</div>
<div id="t3x_1822" class="t s5_1822">EVEX.NDS.512.F3.0F38.W1 27 /r</div>
<div id="t3y_1822" class="t s5_1822">VPTESTNMQ k2 {k1}, zmm2, </div>
<div id="t3z_1822" class="t s5_1822">zmm3/m512/m64bcst</div>
<div id="t40_1822" class="t s5_1822">FV</div>
<div id="t41_1822" class="t s5_1822">V/V </div>
<div id="t42_1822" class="t s5_1822">AVX512F</div>
<div id="t43_1822" class="t s5_1822">Bitwise NAND of packed quadword integers in zmm2 and </div>
<div id="t44_1822" class="t s5_1822">zmm3/m512/m64bcst and set mask k2 to reflect the </div>
<div id="t45_1822" class="t s5_1822">zero/non-zero status of each element of the result, under </div>
<div id="t46_1822" class="t s5_1822">writemask k1.</div>

<!-- End text definitions -->


</div>
</body>
</html>
