

================================================================
== Vitis HLS Report for 'dpu_func'
================================================================
* Date:           Thu Dec 29 13:19:06 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       64|     1346|  0.640 us|  13.460 us|   64|  1346|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- FUNC_MATMUL_LOOP0  |      702|     1206|  117 ~ 201|          -|          -|     6|        no|
        |- FUNC_NTT_LOOP0     |      504|     1344|   63 ~ 168|          -|          -|     8|        no|
        |- FUNC_INTT_LOOP0    |      688|     1328|   86 ~ 166|          -|          -|     8|        no|
        +---------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 246
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 21 94 139 184 2 66 229 
2 --> 3 246 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 19 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 2 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 246 
66 --> 67 246 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 92 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 66 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 246 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 246 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 246 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 246 
229 --> 230 246 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 245 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 229 
246 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.02>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_0"   --->   Operation 247 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%itr_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %itr"   --->   Operation 248 'read' 'itr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%type_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %type_r"   --->   Operation 249 'read' 'type_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%addr3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr3"   --->   Operation 250 'read' 'addr3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%addr2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr2"   --->   Operation 251 'read' 'addr2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%addr1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr1"   --->   Operation 252 'read' 'addr1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%p_read_17 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read3"   --->   Operation 253 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%p_read_18 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read2"   --->   Operation 254 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%p_read_19 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read1"   --->   Operation 255 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%p_read41 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read"   --->   Operation 256 'read' 'p_read41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%this_2_16_loc = alloca i64 1"   --->   Operation 257 'alloca' 'this_2_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%this_1_30_loc = alloca i64 1"   --->   Operation 258 'alloca' 'this_1_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%this_4_31_loc = alloca i64 1"   --->   Operation 259 'alloca' 'this_4_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%this_3_31_loc = alloca i64 1"   --->   Operation 260 'alloca' 'this_3_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%this_1_29_loc = alloca i64 1"   --->   Operation 261 'alloca' 'this_1_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%this_4_30_loc = alloca i64 1"   --->   Operation 262 'alloca' 'this_4_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%this_3_30_loc = alloca i64 1"   --->   Operation 263 'alloca' 'this_3_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%this_1_28_loc = alloca i64 1"   --->   Operation 264 'alloca' 'this_1_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%this_4_29_loc = alloca i64 1"   --->   Operation 265 'alloca' 'this_4_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%this_3_29_loc = alloca i64 1"   --->   Operation 266 'alloca' 'this_3_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%this_1_27_loc = alloca i64 1"   --->   Operation 267 'alloca' 'this_1_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%this_4_28_loc = alloca i64 1"   --->   Operation 268 'alloca' 'this_4_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%this_3_28_loc = alloca i64 1"   --->   Operation 269 'alloca' 'this_3_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%this_1_26_loc = alloca i64 1"   --->   Operation 270 'alloca' 'this_1_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%this_4_27_loc = alloca i64 1"   --->   Operation 271 'alloca' 'this_4_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%this_3_27_loc = alloca i64 1"   --->   Operation 272 'alloca' 'this_3_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%this_2_12_loc = alloca i64 1"   --->   Operation 273 'alloca' 'this_2_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%this_1_23_loc = alloca i64 1"   --->   Operation 274 'alloca' 'this_1_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%this_4_24_loc = alloca i64 1"   --->   Operation 275 'alloca' 'this_4_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%this_3_24_loc = alloca i64 1"   --->   Operation 276 'alloca' 'this_3_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%this_2_11_loc = alloca i64 1"   --->   Operation 277 'alloca' 'this_2_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%this_1_22_loc = alloca i64 1"   --->   Operation 278 'alloca' 'this_1_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%this_4_23_loc = alloca i64 1"   --->   Operation 279 'alloca' 'this_4_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%this_3_23_loc = alloca i64 1"   --->   Operation 280 'alloca' 'this_3_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%this_1_21_loc = alloca i64 1"   --->   Operation 281 'alloca' 'this_1_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%this_4_22_loc = alloca i64 1"   --->   Operation 282 'alloca' 'this_4_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%this_3_22_loc = alloca i64 1"   --->   Operation 283 'alloca' 'this_3_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%this_1_20_loc = alloca i64 1"   --->   Operation 284 'alloca' 'this_1_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%this_4_21_loc = alloca i64 1"   --->   Operation 285 'alloca' 'this_4_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%this_3_21_loc = alloca i64 1"   --->   Operation 286 'alloca' 'this_3_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%this_1_19_loc = alloca i64 1"   --->   Operation 287 'alloca' 'this_1_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%this_4_20_loc = alloca i64 1"   --->   Operation 288 'alloca' 'this_4_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%this_3_20_loc = alloca i64 1"   --->   Operation 289 'alloca' 'this_3_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%this_1_17_loc = alloca i64 1"   --->   Operation 290 'alloca' 'this_1_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%this_4_18_loc = alloca i64 1"   --->   Operation 291 'alloca' 'this_4_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%this_3_18_loc = alloca i64 1"   --->   Operation 292 'alloca' 'this_3_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%this_1_16_loc = alloca i64 1"   --->   Operation 293 'alloca' 'this_1_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%this_4_17_loc = alloca i64 1"   --->   Operation 294 'alloca' 'this_4_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%this_3_17_loc = alloca i64 1"   --->   Operation 295 'alloca' 'this_3_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%this_2_7_loc = alloca i64 1"   --->   Operation 296 'alloca' 'this_2_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%this_1_13_loc = alloca i64 1"   --->   Operation 297 'alloca' 'this_1_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%this_4_13_loc = alloca i64 1"   --->   Operation 298 'alloca' 'this_4_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%this_3_13_loc = alloca i64 1"   --->   Operation 299 'alloca' 'this_3_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%this_1_12_loc = alloca i64 1"   --->   Operation 300 'alloca' 'this_1_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%this_4_12_loc = alloca i64 1"   --->   Operation 301 'alloca' 'this_4_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%this_3_12_loc = alloca i64 1"   --->   Operation 302 'alloca' 'this_3_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%this_1_11_loc = alloca i64 1"   --->   Operation 303 'alloca' 'this_1_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%this_4_11_loc = alloca i64 1"   --->   Operation 304 'alloca' 'this_4_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%this_3_11_loc = alloca i64 1"   --->   Operation 305 'alloca' 'this_3_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%this_1_10_loc = alloca i64 1"   --->   Operation 306 'alloca' 'this_1_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%this_4_10_loc = alloca i64 1"   --->   Operation 307 'alloca' 'this_4_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%this_3_10_loc = alloca i64 1"   --->   Operation 308 'alloca' 'this_3_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%this_2_4_loc = alloca i64 1"   --->   Operation 309 'alloca' 'this_2_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%this_1_8_loc = alloca i64 1"   --->   Operation 310 'alloca' 'this_1_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%this_4_8_loc = alloca i64 1"   --->   Operation 311 'alloca' 'this_4_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%this_3_8_loc = alloca i64 1"   --->   Operation 312 'alloca' 'this_3_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%this_1_7_loc = alloca i64 1"   --->   Operation 313 'alloca' 'this_1_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%this_4_7_loc = alloca i64 1"   --->   Operation 314 'alloca' 'this_4_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%this_3_7_loc = alloca i64 1"   --->   Operation 315 'alloca' 'this_3_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%this_1_6_loc = alloca i64 1"   --->   Operation 316 'alloca' 'this_1_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%this_4_6_loc = alloca i64 1"   --->   Operation 317 'alloca' 'this_4_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%this_3_6_loc = alloca i64 1"   --->   Operation 318 'alloca' 'this_3_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%this_1_5_loc = alloca i64 1"   --->   Operation 319 'alloca' 'this_1_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%this_4_5_loc = alloca i64 1"   --->   Operation 320 'alloca' 'this_4_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%this_3_5_loc = alloca i64 1"   --->   Operation 321 'alloca' 'this_3_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%this_2_1_loc = alloca i64 1"   --->   Operation 322 'alloca' 'this_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%this_1_3_loc = alloca i64 1"   --->   Operation 323 'alloca' 'this_1_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%this_4_3_loc = alloca i64 1"   --->   Operation 324 'alloca' 'this_4_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%this_3_3_loc = alloca i64 1"   --->   Operation 325 'alloca' 'this_3_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%this_1_2_loc = alloca i64 1"   --->   Operation 326 'alloca' 'this_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%this_4_2_loc = alloca i64 1"   --->   Operation 327 'alloca' 'this_4_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%this_3_2_loc = alloca i64 1"   --->   Operation 328 'alloca' 'this_3_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%this_1_1_loc = alloca i64 1"   --->   Operation 329 'alloca' 'this_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%this_4_1_loc = alloca i64 1"   --->   Operation 330 'alloca' 'this_4_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%this_3_1_loc = alloca i64 1"   --->   Operation 331 'alloca' 'this_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%this_2_0_loc = alloca i64 1"   --->   Operation 332 'alloca' 'this_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%this_1_0_loc = alloca i64 1"   --->   Operation 333 'alloca' 'this_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%this_4_0_loc = alloca i64 1"   --->   Operation 334 'alloca' 'this_4_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%this_3_0_loc = alloca i64 1"   --->   Operation 335 'alloca' 'this_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%empty = trunc i8 %addr3_read"   --->   Operation 336 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%addr3_cast_cast = zext i6 %empty"   --->   Operation 337 'zext' 'addr3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%empty_123 = trunc i8 %addr2_read"   --->   Operation 338 'trunc' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%empty_124 = trunc i8 %type_read"   --->   Operation 339 'trunc' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%empty_125 = trunc i8 %itr_read"   --->   Operation 340 'trunc' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_0, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 341 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%specresourcelimit_ln132 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_70, void @empty_70, void @function13, void @empty_70" [HLS_Final_vitis_src/dpu.cpp:132]   --->   Operation 342 'specresourcelimit' 'specresourcelimit_ln132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%specresourcelimit_ln133 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_70, void @empty_70, void @function14, void @empty_70" [HLS_Final_vitis_src/dpu.cpp:133]   --->   Operation 343 'specresourcelimit' 'specresourcelimit_ln133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%specresourcelimit_ln134 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_70, void @empty_70, void @function15, void @empty_70" [HLS_Final_vitis_src/dpu.cpp:134]   --->   Operation 344 'specresourcelimit' 'specresourcelimit_ln134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%specresourcelimit_ln135 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_70, void @empty_70, void @function16, void @empty_70" [HLS_Final_vitis_src/dpu.cpp:135]   --->   Operation 345 'specresourcelimit' 'specresourcelimit_ln135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%specresourcelimit_ln136 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_70, void @empty_70, void @function17, void @empty_70" [HLS_Final_vitis_src/dpu.cpp:136]   --->   Operation 346 'specresourcelimit' 'specresourcelimit_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.56ns)   --->   "%icmp_ln138 = icmp_ne  i3 %empty_125, i3 0" [HLS_Final_vitis_src/dpu.cpp:138]   --->   Operation 347 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.39ns)   --->   "%switch_ln137 = switch i4 %empty_124, void %FUNC_INTT_LOOP1.preheader, i4 0, void %for.inc.preheader, i4 2, void %for.inc27.preheader, i4 3, void %for.inc81.preheader, i4 4, void %FUNC_MATMUL_LOOP1.preheader, i4 5, void %for.inc246.preheader, i4 6, void %for.inc269.preheader, i4 7, void %FUNC_NTT_LOOP1.preheader" [HLS_Final_vitis_src/dpu.cpp:137]   --->   Operation 348 'switch' 'switch_ln137' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%k_10 = alloca i32 1"   --->   Operation 349 'alloca' 'k_10' <Predicate = (empty_124 == 7)> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%this_2_10 = alloca i32 1"   --->   Operation 350 'alloca' 'this_2_10' <Predicate = (empty_124 == 7)> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%this_1_18 = alloca i32 1"   --->   Operation 351 'alloca' 'this_1_18' <Predicate = (empty_124 == 7)> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%this_4_19 = alloca i32 1"   --->   Operation 352 'alloca' 'this_4_19' <Predicate = (empty_124 == 7)> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%this_3_19 = alloca i32 1"   --->   Operation 353 'alloca' 'this_3_19' <Predicate = (empty_124 == 7)> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.46ns)   --->   "%store_ln286 = store i8192 %p_read_18, i8192 %this_3_19" [HLS_Final_vitis_src/dpu.cpp:286]   --->   Operation 354 'store' 'store_ln286' <Predicate = (empty_124 == 7)> <Delay = 0.46>
ST_1 : Operation 355 [1/1] (0.46ns)   --->   "%store_ln286 = store i8192 %p_read_17, i8192 %this_4_19" [HLS_Final_vitis_src/dpu.cpp:286]   --->   Operation 355 'store' 'store_ln286' <Predicate = (empty_124 == 7)> <Delay = 0.46>
ST_1 : Operation 356 [1/1] (0.46ns)   --->   "%store_ln286 = store i8192 %p_read41, i8192 %this_1_18" [HLS_Final_vitis_src/dpu.cpp:286]   --->   Operation 356 'store' 'store_ln286' <Predicate = (empty_124 == 7)> <Delay = 0.46>
ST_1 : Operation 357 [1/1] (0.46ns)   --->   "%store_ln286 = store i8192 %p_read_19, i8192 %this_2_10" [HLS_Final_vitis_src/dpu.cpp:286]   --->   Operation 357 'store' 'store_ln286' <Predicate = (empty_124 == 7)> <Delay = 0.46>
ST_1 : Operation 358 [1/1] (0.46ns)   --->   "%store_ln286 = store i4 0, i4 %k_10" [HLS_Final_vitis_src/dpu.cpp:286]   --->   Operation 358 'store' 'store_ln286' <Predicate = (empty_124 == 7)> <Delay = 0.46>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln286 = br void %FUNC_NTT_LOOP1" [HLS_Final_vitis_src/dpu.cpp:286]   --->   Operation 359 'br' 'br_ln286' <Predicate = (empty_124 == 7)> <Delay = 0.00>
ST_1 : Operation 360 [2/2] (1.02ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1, i8192 %p_read_18, i8192 %p_read_17, i8192 %p_read41, i3 %empty_125, i8192 %this_0, i8 %addr1_read, i8192 %p_read_19, i6 %empty_123, i6 %empty, i8192 %this_3_18_loc, i8192 %this_4_18_loc, i8192 %this_1_17_loc"   --->   Operation 360 'call' 'call_ln0' <Predicate = (empty_124 == 6)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 361 [2/2] (1.02ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_CADDQ_LOOP1, i8192 %p_read_18, i8192 %p_read_17, i8192 %p_read41, i3 %empty_125, i8192 %this_0, i8 %addr1_read, i8192 %p_read_19, i8192 %this_3_17_loc, i8192 %this_4_17_loc, i8192 %this_1_16_loc"   --->   Operation 361 'call' 'call_ln0' <Predicate = (empty_124 == 5)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%k_9 = alloca i32 1"   --->   Operation 362 'alloca' 'k_9' <Predicate = (empty_124 == 4)> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%this_2_5 = alloca i32 1"   --->   Operation 363 'alloca' 'this_2_5' <Predicate = (empty_124 == 4)> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%this_1_9 = alloca i32 1"   --->   Operation 364 'alloca' 'this_1_9' <Predicate = (empty_124 == 4)> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%this_4_9 = alloca i32 1"   --->   Operation 365 'alloca' 'this_4_9' <Predicate = (empty_124 == 4)> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%this_3_9 = alloca i32 1"   --->   Operation 366 'alloca' 'this_3_9' <Predicate = (empty_124 == 4)> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%store_ln214 = store i8192 %p_read_18, i8192 %this_3_9" [HLS_Final_vitis_src/dpu.cpp:214]   --->   Operation 367 'store' 'store_ln214' <Predicate = (empty_124 == 4)> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%store_ln214 = store i8192 %p_read_17, i8192 %this_4_9" [HLS_Final_vitis_src/dpu.cpp:214]   --->   Operation 368 'store' 'store_ln214' <Predicate = (empty_124 == 4)> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%store_ln214 = store i8192 %p_read41, i8192 %this_1_9" [HLS_Final_vitis_src/dpu.cpp:214]   --->   Operation 369 'store' 'store_ln214' <Predicate = (empty_124 == 4)> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%store_ln214 = store i8192 %p_read_19, i8192 %this_2_5" [HLS_Final_vitis_src/dpu.cpp:214]   --->   Operation 370 'store' 'store_ln214' <Predicate = (empty_124 == 4)> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.46ns)   --->   "%store_ln214 = store i3 0, i3 %k_9" [HLS_Final_vitis_src/dpu.cpp:214]   --->   Operation 371 'store' 'store_ln214' <Predicate = (empty_124 == 4)> <Delay = 0.46>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln214 = br void %FUNC_MATMUL_LOOP1" [HLS_Final_vitis_src/dpu.cpp:214]   --->   Operation 372 'br' 'br_ln214' <Predicate = (empty_124 == 4)> <Delay = 0.00>
ST_1 : Operation 373 [2/2] (1.02ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP1, i8192 %p_read_18, i8192 %p_read_17, i8192 %p_read41, i3 %empty_125, i8192 %this_0, i8 %addr1_read, i6 %empty_123, i8192 %this_3_5_loc, i8192 %this_4_5_loc, i8192 %this_1_5_loc"   --->   Operation 373 'call' 'call_ln0' <Predicate = (empty_124 == 3)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 374 [2/2] (1.02ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_RD_LOOP1, i8192 %p_read_18, i8192 %p_read_17, i8192 %p_read41, i3 %empty_125, i8192 %this_0, i8 %addr1_read, i8192 %p_read_19, i8192 %this_3_1_loc, i8192 %this_4_1_loc, i8192 %this_1_1_loc"   --->   Operation 374 'call' 'call_ln0' <Predicate = (empty_124 == 2)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 375 [2/2] (1.02ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_ADD_LOOP1, i8192 %p_read_18, i8192 %p_read_17, i8192 %p_read41, i8192 %p_read_19, i3 %empty_125, i8192 %this_0, i8 %addr1_read, i6 %empty_123, i6 %empty, i8192 %this_3_0_loc, i8192 %this_4_0_loc, i8192 %this_1_0_loc, i8192 %this_2_0_loc"   --->   Operation 375 'call' 'call_ln0' <Predicate = (empty_124 == 0)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 376 'alloca' 'k' <Predicate = (empty_124 != 0 & empty_124 != 2 & empty_124 != 3 & empty_124 != 4 & empty_124 != 5 & empty_124 != 6 & empty_124 != 7)> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%this_2_14 = alloca i32 1"   --->   Operation 377 'alloca' 'this_2_14' <Predicate = (empty_124 != 0 & empty_124 != 2 & empty_124 != 3 & empty_124 != 4 & empty_124 != 5 & empty_124 != 6 & empty_124 != 7)> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%this_1_25 = alloca i32 1"   --->   Operation 378 'alloca' 'this_1_25' <Predicate = (empty_124 != 0 & empty_124 != 2 & empty_124 != 3 & empty_124 != 4 & empty_124 != 5 & empty_124 != 6 & empty_124 != 7)> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%this_4_26 = alloca i32 1"   --->   Operation 379 'alloca' 'this_4_26' <Predicate = (empty_124 != 0 & empty_124 != 2 & empty_124 != 3 & empty_124 != 4 & empty_124 != 5 & empty_124 != 6 & empty_124 != 7)> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%this_3_26 = alloca i32 1"   --->   Operation 380 'alloca' 'this_3_26' <Predicate = (empty_124 != 0 & empty_124 != 2 & empty_124 != 3 & empty_124 != 4 & empty_124 != 5 & empty_124 != 6 & empty_124 != 7)> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.46ns)   --->   "%store_ln335 = store i8192 %p_read_18, i8192 %this_3_26" [HLS_Final_vitis_src/dpu.cpp:335]   --->   Operation 381 'store' 'store_ln335' <Predicate = (empty_124 != 0 & empty_124 != 2 & empty_124 != 3 & empty_124 != 4 & empty_124 != 5 & empty_124 != 6 & empty_124 != 7)> <Delay = 0.46>
ST_1 : Operation 382 [1/1] (0.46ns)   --->   "%store_ln335 = store i8192 %p_read_17, i8192 %this_4_26" [HLS_Final_vitis_src/dpu.cpp:335]   --->   Operation 382 'store' 'store_ln335' <Predicate = (empty_124 != 0 & empty_124 != 2 & empty_124 != 3 & empty_124 != 4 & empty_124 != 5 & empty_124 != 6 & empty_124 != 7)> <Delay = 0.46>
ST_1 : Operation 383 [1/1] (0.46ns)   --->   "%store_ln335 = store i8192 %p_read41, i8192 %this_1_25" [HLS_Final_vitis_src/dpu.cpp:335]   --->   Operation 383 'store' 'store_ln335' <Predicate = (empty_124 != 0 & empty_124 != 2 & empty_124 != 3 & empty_124 != 4 & empty_124 != 5 & empty_124 != 6 & empty_124 != 7)> <Delay = 0.46>
ST_1 : Operation 384 [1/1] (0.46ns)   --->   "%store_ln335 = store i8192 %p_read_19, i8192 %this_2_14" [HLS_Final_vitis_src/dpu.cpp:335]   --->   Operation 384 'store' 'store_ln335' <Predicate = (empty_124 != 0 & empty_124 != 2 & empty_124 != 3 & empty_124 != 4 & empty_124 != 5 & empty_124 != 6 & empty_124 != 7)> <Delay = 0.46>
ST_1 : Operation 385 [1/1] (0.46ns)   --->   "%store_ln335 = store i4 0, i4 %k" [HLS_Final_vitis_src/dpu.cpp:335]   --->   Operation 385 'store' 'store_ln335' <Predicate = (empty_124 != 0 & empty_124 != 2 & empty_124 != 3 & empty_124 != 4 & empty_124 != 5 & empty_124 != 6 & empty_124 != 7)> <Delay = 0.46>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln335 = br void %FUNC_INTT_LOOP1" [HLS_Final_vitis_src/dpu.cpp:335]   --->   Operation 386 'br' 'br_ln335' <Predicate = (empty_124 != 0 & empty_124 != 2 & empty_124 != 3 & empty_124 != 4 & empty_124 != 5 & empty_124 != 6 & empty_124 != 7)> <Delay = 0.00>

State 2 <SV = 2> <Delay = 0.80>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%k_13 = load i4 %k_10" [HLS_Final_vitis_src/dpu.cpp:287]   --->   Operation 387 'load' 'k_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%this_2_10_load = load i8192 %this_2_10"   --->   Operation 388 'load' 'this_2_10_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%this_1_18_load = load i8192 %this_1_18"   --->   Operation 389 'load' 'this_1_18_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%this_4_19_load = load i8192 %this_4_19"   --->   Operation 390 'load' 'this_4_19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%this_3_19_load = load i8192 %this_3_19"   --->   Operation 391 'load' 'this_3_19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.72ns)   --->   "%icmp_ln286 = icmp_eq  i4 %k_13, i4 8" [HLS_Final_vitis_src/dpu.cpp:286]   --->   Operation 392 'icmp' 'icmp_ln286' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 393 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.80ns)   --->   "%k_16 = add i4 %k_13, i4 1" [HLS_Final_vitis_src/dpu.cpp:286]   --->   Operation 394 'add' 'k_16' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln286 = br i1 %icmp_ln286, void %FUNC_NTT_LOOP1.split, void %if.end463.loopexit52" [HLS_Final_vitis_src/dpu.cpp:286]   --->   Operation 395 'br' 'br_ln286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln287 = trunc i4 %k_13" [HLS_Final_vitis_src/dpu.cpp:287]   --->   Operation 396 'trunc' 'trunc_ln287' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.75ns)   --->   "%br_ln0 = br void %if.end463"   --->   Operation 397 'br' 'br_ln0' <Predicate = (icmp_ln286)> <Delay = 0.75>

State 3 <SV = 3> <Delay = 2.16>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i3 %trunc_ln287" [HLS_Final_vitis_src/dpu.cpp:287]   --->   Operation 398 'zext' 'zext_ln287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (0.87ns)   --->   "%add_ln287 = add i8 %zext_ln287, i8 138" [HLS_Final_vitis_src/dpu.cpp:287]   --->   Operation 399 'add' 'add_ln287' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 400 [2/2] (1.29ns)   --->   "%call_ret15 = call i8192 @read_p2, i8192 %this_0, i8 %add_ln287" [HLS_Final_vitis_src/dpu.cpp:287]   --->   Operation 400 'call' 'call_ret15' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 4> <Delay = 1.29>
ST_4 : Operation 401 [1/2] (1.29ns)   --->   "%call_ret15 = call i8192 @read_p2, i8192 %this_0, i8 %add_ln287" [HLS_Final_vitis_src/dpu.cpp:287]   --->   Operation 401 'call' 'call_ret15' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 5> <Delay = 1.02>
ST_5 : Operation 402 [2/2] (1.02ns)   --->   "%call_ln287 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP1, i8192 %this_3_19_load, i8192 %this_4_19_load, i8192 %this_1_18_load, i3 %empty_125, i8192 %this_0, i8 %addr1_read, i8192 %call_ret15, i8192 %this_3_20_loc, i8192 %this_4_20_loc, i8192 %this_1_19_loc" [HLS_Final_vitis_src/dpu.cpp:287]   --->   Operation 402 'call' 'call_ln287' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 6> <Delay = 1.02>
ST_6 : Operation 403 [1/2] (1.02ns)   --->   "%call_ln287 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP1, i8192 %this_3_19_load, i8192 %this_4_19_load, i8192 %this_1_18_load, i3 %empty_125, i8192 %this_0, i8 %addr1_read, i8192 %call_ret15, i8192 %this_3_20_loc, i8192 %this_4_20_loc, i8192 %this_1_19_loc" [HLS_Final_vitis_src/dpu.cpp:287]   --->   Operation 403 'call' 'call_ln287' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 7> <Delay = 1.29>
ST_7 : Operation 404 [2/2] (1.29ns)   --->   "%call_ret26 = call i8192 @read_p2, i8192 %this_0, i8 137" [HLS_Final_vitis_src/dpu.cpp:297]   --->   Operation 404 'call' 'call_ret26' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 8> <Delay = 1.29>
ST_8 : Operation 405 [1/2] (1.29ns)   --->   "%call_ret26 = call i8192 @read_p2, i8192 %this_0, i8 137" [HLS_Final_vitis_src/dpu.cpp:297]   --->   Operation 405 'call' 'call_ret26' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 9> <Delay = 1.02>
ST_9 : Operation 406 [1/1] (0.00ns)   --->   "%this_3_20_loc_load = load i8192 %this_3_20_loc"   --->   Operation 406 'load' 'this_3_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 407 [1/1] (0.00ns)   --->   "%this_4_20_loc_load = load i8192 %this_4_20_loc"   --->   Operation 407 'load' 'this_4_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 408 [1/1] (0.00ns)   --->   "%this_1_19_loc_load = load i8192 %this_1_19_loc"   --->   Operation 408 'load' 'this_1_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 409 [2/2] (1.02ns)   --->   "%call_ln297 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP2, i8192 %this_3_20_loc_load, i8192 %this_4_20_loc_load, i8192 %this_1_19_loc_load, i3 %empty_125, i8192 %this_0, i8192 %call_ret26, i8192 %this_3_21_loc, i8192 %this_4_21_loc, i8192 %this_1_20_loc" [HLS_Final_vitis_src/dpu.cpp:297]   --->   Operation 409 'call' 'call_ln297' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 10> <Delay = 1.02>
ST_10 : Operation 410 [1/2] (1.02ns)   --->   "%call_ln297 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP2, i8192 %this_3_20_loc_load, i8192 %this_4_20_loc_load, i8192 %this_1_19_loc_load, i3 %empty_125, i8192 %this_0, i8192 %call_ret26, i8192 %this_3_21_loc, i8192 %this_4_21_loc, i8192 %this_1_20_loc" [HLS_Final_vitis_src/dpu.cpp:297]   --->   Operation 410 'call' 'call_ln297' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 11> <Delay = 1.29>
ST_11 : Operation 411 [2/2] (1.29ns)   --->   "%call_ret31 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:306]   --->   Operation 411 'call' 'call_ret31' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 12> <Delay = 1.29>
ST_12 : Operation 412 [1/2] (1.29ns)   --->   "%call_ret31 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:306]   --->   Operation 412 'call' 'call_ret31' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 13> <Delay = 1.02>
ST_13 : Operation 413 [1/1] (0.00ns)   --->   "%specloopname_ln286 = specloopname void @_ssdm_op_SpecLoopName, void @empty_51" [HLS_Final_vitis_src/dpu.cpp:286]   --->   Operation 413 'specloopname' 'specloopname_ln286' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 414 [1/1] (0.00ns)   --->   "%this_3_21_loc_load = load i8192 %this_3_21_loc"   --->   Operation 414 'load' 'this_3_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 415 [1/1] (0.00ns)   --->   "%this_4_21_loc_load = load i8192 %this_4_21_loc"   --->   Operation 415 'load' 'this_4_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 416 [1/1] (0.00ns)   --->   "%this_1_20_loc_load = load i8192 %this_1_20_loc"   --->   Operation 416 'load' 'this_1_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 417 [1/1] (0.46ns)   --->   "%br_ln307 = br i1 %icmp_ln138, void %for.inc363, void %for.inc326.preheader" [HLS_Final_vitis_src/dpu.cpp:307]   --->   Operation 417 'br' 'br_ln307' <Predicate = true> <Delay = 0.46>
ST_13 : Operation 418 [2/2] (1.02ns)   --->   "%call_ln306 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP3, i8192 %this_3_21_loc_load, i8192 %this_4_21_loc_load, i8192 %this_1_20_loc_load, i3 %empty_125, i8192 %this_0, i8192 %call_ret31, i8192 %this_3_22_loc, i8192 %this_4_22_loc, i8192 %this_1_21_loc" [HLS_Final_vitis_src/dpu.cpp:306]   --->   Operation 418 'call' 'call_ln306' <Predicate = (icmp_ln138)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 14> <Delay = 1.02>
ST_14 : Operation 419 [1/2] (1.02ns)   --->   "%call_ln306 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP3, i8192 %this_3_21_loc_load, i8192 %this_4_21_loc_load, i8192 %this_1_20_loc_load, i3 %empty_125, i8192 %this_0, i8192 %call_ret31, i8192 %this_3_22_loc, i8192 %this_4_22_loc, i8192 %this_1_21_loc" [HLS_Final_vitis_src/dpu.cpp:306]   --->   Operation 419 'call' 'call_ln306' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 15> <Delay = 1.02>
ST_15 : Operation 420 [1/1] (0.00ns)   --->   "%this_3_22_loc_load = load i8192 %this_3_22_loc"   --->   Operation 420 'load' 'this_3_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 421 [1/1] (0.00ns)   --->   "%this_4_22_loc_load = load i8192 %this_4_22_loc"   --->   Operation 421 'load' 'this_4_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 422 [1/1] (0.00ns)   --->   "%this_1_21_loc_load = load i8192 %this_1_21_loc"   --->   Operation 422 'load' 'this_1_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 423 [2/2] (1.02ns)   --->   "%call_ln306 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP4, i8192 %this_3_22_loc_load, i8192 %this_4_22_loc_load, i8192 %this_1_21_loc_load, i8192 %call_ret31, i3 %empty_125, i8192 %this_0, i8 %addr1_read, i8192 %this_3_23_loc, i8192 %this_4_23_loc, i8192 %this_1_22_loc, i8192 %this_2_11_loc" [HLS_Final_vitis_src/dpu.cpp:306]   --->   Operation 423 'call' 'call_ln306' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 16> <Delay = 1.02>
ST_16 : Operation 424 [1/2] (1.02ns)   --->   "%call_ln306 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP4, i8192 %this_3_22_loc_load, i8192 %this_4_22_loc_load, i8192 %this_1_21_loc_load, i8192 %call_ret31, i3 %empty_125, i8192 %this_0, i8 %addr1_read, i8192 %this_3_23_loc, i8192 %this_4_23_loc, i8192 %this_1_22_loc, i8192 %this_2_11_loc" [HLS_Final_vitis_src/dpu.cpp:306]   --->   Operation 424 'call' 'call_ln306' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 17> <Delay = 0.56>
ST_17 : Operation 425 [1/1] (0.00ns)   --->   "%this_3_23_loc_load = load i8192 %this_3_23_loc"   --->   Operation 425 'load' 'this_3_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 426 [1/1] (0.00ns)   --->   "%this_4_23_loc_load = load i8192 %this_4_23_loc"   --->   Operation 426 'load' 'this_4_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 427 [1/1] (0.00ns)   --->   "%this_1_22_loc_load = load i8192 %this_1_22_loc"   --->   Operation 427 'load' 'this_1_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 428 [1/1] (0.00ns)   --->   "%this_2_11_loc_load = load i8192 %this_2_11_loc"   --->   Operation 428 'load' 'this_2_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 429 [2/2] (0.56ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP5, i8192 %this_3_23_loc_load, i8192 %this_4_23_loc_load, i8192 %this_1_22_loc_load, i8192 %this_2_11_loc_load, i3 %empty_125, i8192 %this_0, i8 %addr1_read, i8192 %this_3_24_loc, i8192 %this_4_24_loc, i8192 %this_1_23_loc, i8192 %this_2_12_loc"   --->   Operation 429 'call' 'call_ln0' <Predicate = true> <Delay = 0.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 18> <Delay = 0.00>
ST_18 : Operation 430 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_NTT_LOOP5, i8192 %this_3_23_loc_load, i8192 %this_4_23_loc_load, i8192 %this_1_22_loc_load, i8192 %this_2_11_loc_load, i3 %empty_125, i8192 %this_0, i8 %addr1_read, i8192 %this_3_24_loc, i8192 %this_4_24_loc, i8192 %this_1_23_loc, i8192 %this_2_12_loc"   --->   Operation 430 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 19> <Delay = 0.46>
ST_19 : Operation 431 [1/1] (0.00ns)   --->   "%this_3_24_loc_load = load i8192 %this_3_24_loc"   --->   Operation 431 'load' 'this_3_24_loc_load' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_19 : Operation 432 [1/1] (0.00ns)   --->   "%this_4_24_loc_load = load i8192 %this_4_24_loc"   --->   Operation 432 'load' 'this_4_24_loc_load' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_19 : Operation 433 [1/1] (0.00ns)   --->   "%this_1_23_loc_load = load i8192 %this_1_23_loc"   --->   Operation 433 'load' 'this_1_23_loc_load' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_19 : Operation 434 [1/1] (0.00ns)   --->   "%this_2_12_loc_load = load i8192 %this_2_12_loc"   --->   Operation 434 'load' 'this_2_12_loc_load' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_19 : Operation 435 [1/1] (0.46ns)   --->   "%br_ln0 = br void %for.inc363"   --->   Operation 435 'br' 'br_ln0' <Predicate = (icmp_ln138)> <Delay = 0.46>
ST_19 : Operation 436 [1/1] (0.46ns)   --->   "%store_ln286 = store i4 %k_16, i4 %k_10" [HLS_Final_vitis_src/dpu.cpp:286]   --->   Operation 436 'store' 'store_ln286' <Predicate = true> <Delay = 0.46>

State 20 <SV = 20> <Delay = 0.46>
ST_20 : Operation 437 [1/1] (0.00ns)   --->   "%this_3_25 = phi i8192 %this_3_24_loc_load, void %for.inc326.preheader, i8192 %this_3_21_loc_load, void %FUNC_NTT_LOOP1.split"   --->   Operation 437 'phi' 'this_3_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 438 [1/1] (0.00ns)   --->   "%this_4_25 = phi i8192 %this_4_24_loc_load, void %for.inc326.preheader, i8192 %this_4_21_loc_load, void %FUNC_NTT_LOOP1.split"   --->   Operation 438 'phi' 'this_4_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 439 [1/1] (0.00ns)   --->   "%this_1_24 = phi i8192 %this_1_23_loc_load, void %for.inc326.preheader, i8192 %this_1_20_loc_load, void %FUNC_NTT_LOOP1.split"   --->   Operation 439 'phi' 'this_1_24' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 440 [1/1] (0.00ns)   --->   "%this_2_13 = phi i8192 %this_2_12_loc_load, void %for.inc326.preheader, i8192 %call_ret31, void %FUNC_NTT_LOOP1.split" [HLS_Final_vitis_src/dpu.cpp:306]   --->   Operation 440 'phi' 'this_2_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 441 [1/1] (0.46ns)   --->   "%store_ln286 = store i8192 %this_3_25, i8192 %this_3_19" [HLS_Final_vitis_src/dpu.cpp:286]   --->   Operation 441 'store' 'store_ln286' <Predicate = true> <Delay = 0.46>
ST_20 : Operation 442 [1/1] (0.46ns)   --->   "%store_ln286 = store i8192 %this_4_25, i8192 %this_4_19" [HLS_Final_vitis_src/dpu.cpp:286]   --->   Operation 442 'store' 'store_ln286' <Predicate = true> <Delay = 0.46>
ST_20 : Operation 443 [1/1] (0.46ns)   --->   "%store_ln286 = store i8192 %this_1_24, i8192 %this_1_18" [HLS_Final_vitis_src/dpu.cpp:286]   --->   Operation 443 'store' 'store_ln286' <Predicate = true> <Delay = 0.46>
ST_20 : Operation 444 [1/1] (0.46ns)   --->   "%store_ln286 = store i8192 %this_2_13, i8192 %this_2_10" [HLS_Final_vitis_src/dpu.cpp:286]   --->   Operation 444 'store' 'store_ln286' <Predicate = true> <Delay = 0.46>
ST_20 : Operation 445 [1/1] (0.00ns)   --->   "%br_ln286 = br void %FUNC_NTT_LOOP1" [HLS_Final_vitis_src/dpu.cpp:286]   --->   Operation 445 'br' 'br_ln286' <Predicate = true> <Delay = 0.00>

State 21 <SV = 1> <Delay = 1.02>
ST_21 : Operation 446 [1/2] (1.02ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1, i8192 %p_read_18, i8192 %p_read_17, i8192 %p_read41, i3 %empty_125, i8192 %this_0, i8 %addr1_read, i8192 %p_read_19, i6 %empty_123, i6 %empty, i8192 %this_3_18_loc, i8192 %this_4_18_loc, i8192 %this_1_17_loc"   --->   Operation 446 'call' 'call_ln0' <Predicate = (empty_124 == 6)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 447 [1/2] (1.02ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_CADDQ_LOOP1, i8192 %p_read_18, i8192 %p_read_17, i8192 %p_read41, i3 %empty_125, i8192 %this_0, i8 %addr1_read, i8192 %p_read_19, i8192 %this_3_17_loc, i8192 %this_4_17_loc, i8192 %this_1_16_loc"   --->   Operation 447 'call' 'call_ln0' <Predicate = (empty_124 == 5)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 2> <Delay = 0.00>

State 23 <SV = 3> <Delay = 0.00>

State 24 <SV = 4> <Delay = 0.00>

State 25 <SV = 5> <Delay = 0.00>

State 26 <SV = 6> <Delay = 0.00>

State 27 <SV = 7> <Delay = 0.00>

State 28 <SV = 8> <Delay = 0.00>

State 29 <SV = 9> <Delay = 0.00>

State 30 <SV = 10> <Delay = 0.00>

State 31 <SV = 11> <Delay = 0.00>

State 32 <SV = 12> <Delay = 0.00>

State 33 <SV = 13> <Delay = 0.00>

State 34 <SV = 14> <Delay = 0.00>

State 35 <SV = 15> <Delay = 0.00>

State 36 <SV = 16> <Delay = 0.00>

State 37 <SV = 17> <Delay = 0.00>

State 38 <SV = 18> <Delay = 0.00>

State 39 <SV = 19> <Delay = 0.00>

State 40 <SV = 20> <Delay = 0.00>

State 41 <SV = 21> <Delay = 0.00>

State 42 <SV = 22> <Delay = 0.00>

State 43 <SV = 23> <Delay = 0.00>

State 44 <SV = 24> <Delay = 0.00>

State 45 <SV = 25> <Delay = 0.00>

State 46 <SV = 26> <Delay = 0.00>

State 47 <SV = 27> <Delay = 0.00>

State 48 <SV = 28> <Delay = 0.00>

State 49 <SV = 29> <Delay = 0.00>

State 50 <SV = 30> <Delay = 0.00>

State 51 <SV = 31> <Delay = 0.00>

State 52 <SV = 32> <Delay = 0.00>

State 53 <SV = 33> <Delay = 0.00>

State 54 <SV = 34> <Delay = 0.00>

State 55 <SV = 35> <Delay = 0.00>

State 56 <SV = 36> <Delay = 0.00>

State 57 <SV = 37> <Delay = 0.00>

State 58 <SV = 38> <Delay = 0.00>

State 59 <SV = 39> <Delay = 0.00>

State 60 <SV = 40> <Delay = 0.00>

State 61 <SV = 41> <Delay = 0.00>

State 62 <SV = 42> <Delay = 0.00>

State 63 <SV = 43> <Delay = 0.00>

State 64 <SV = 44> <Delay = 0.00>

State 65 <SV = 45> <Delay = 0.75>
ST_65 : Operation 448 [1/1] (0.00ns)   --->   "%this_3_18_loc_load = load i8192 %this_3_18_loc"   --->   Operation 448 'load' 'this_3_18_loc_load' <Predicate = (empty_124 == 6)> <Delay = 0.00>
ST_65 : Operation 449 [1/1] (0.00ns)   --->   "%this_4_18_loc_load = load i8192 %this_4_18_loc"   --->   Operation 449 'load' 'this_4_18_loc_load' <Predicate = (empty_124 == 6)> <Delay = 0.00>
ST_65 : Operation 450 [1/1] (0.00ns)   --->   "%this_1_17_loc_load = load i8192 %this_1_17_loc"   --->   Operation 450 'load' 'this_1_17_loc_load' <Predicate = (empty_124 == 6)> <Delay = 0.00>
ST_65 : Operation 451 [1/1] (0.75ns)   --->   "%br_ln0 = br void %if.end463"   --->   Operation 451 'br' 'br_ln0' <Predicate = (empty_124 == 6)> <Delay = 0.75>
ST_65 : Operation 452 [1/1] (0.00ns)   --->   "%this_3_17_loc_load = load i8192 %this_3_17_loc"   --->   Operation 452 'load' 'this_3_17_loc_load' <Predicate = (empty_124 == 5)> <Delay = 0.00>
ST_65 : Operation 453 [1/1] (0.00ns)   --->   "%this_4_17_loc_load = load i8192 %this_4_17_loc"   --->   Operation 453 'load' 'this_4_17_loc_load' <Predicate = (empty_124 == 5)> <Delay = 0.00>
ST_65 : Operation 454 [1/1] (0.00ns)   --->   "%this_1_16_loc_load = load i8192 %this_1_16_loc"   --->   Operation 454 'load' 'this_1_16_loc_load' <Predicate = (empty_124 == 5)> <Delay = 0.00>
ST_65 : Operation 455 [1/1] (0.75ns)   --->   "%br_ln0 = br void %if.end463"   --->   Operation 455 'br' 'br_ln0' <Predicate = (empty_124 == 5)> <Delay = 0.75>

State 66 <SV = 1> <Delay = 1.85>
ST_66 : Operation 456 [1/1] (0.00ns)   --->   "%k_12 = load i3 %k_9" [HLS_Final_vitis_src/dpu.cpp:214]   --->   Operation 456 'load' 'k_12' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 457 [1/1] (0.00ns)   --->   "%this_2_5_load = load i8192 %this_2_5"   --->   Operation 457 'load' 'this_2_5_load' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 458 [1/1] (0.00ns)   --->   "%this_1_9_load = load i8192 %this_1_9"   --->   Operation 458 'load' 'this_1_9_load' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 459 [1/1] (0.00ns)   --->   "%this_4_9_load = load i8192 %this_4_9"   --->   Operation 459 'load' 'this_4_9_load' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 460 [1/1] (0.00ns)   --->   "%this_3_9_load = load i8192 %this_3_9"   --->   Operation 460 'load' 'this_3_9_load' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 461 [1/1] (0.56ns)   --->   "%icmp_ln214 = icmp_eq  i3 %k_12, i3 6" [HLS_Final_vitis_src/dpu.cpp:214]   --->   Operation 461 'icmp' 'icmp_ln214' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 462 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 462 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 463 [1/1] (0.71ns)   --->   "%k_15 = add i3 %k_12, i3 1" [HLS_Final_vitis_src/dpu.cpp:214]   --->   Operation 463 'add' 'k_15' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %icmp_ln214, void %FUNC_MATMUL_LOOP1.split, void %if.end463.loopexit53" [HLS_Final_vitis_src/dpu.cpp:214]   --->   Operation 464 'br' 'br_ln214' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 465 [1/1] (0.00ns)   --->   "%k_14_cast = zext i3 %k_12" [HLS_Final_vitis_src/dpu.cpp:214]   --->   Operation 465 'zext' 'k_14_cast' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_66 : Operation 466 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %k_12, i2 0" [HLS_Final_vitis_src/dpu.cpp:214]   --->   Operation 466 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_66 : Operation 467 [1/1] (0.82ns)   --->   "%add_ln217 = add i5 %tmp, i5 %k_14_cast" [HLS_Final_vitis_src/dpu.cpp:217]   --->   Operation 467 'add' 'add_ln217' <Predicate = (!icmp_ln214)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 468 [2/2] (1.02ns)   --->   "%call_ln217 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP1, i8192 %this_3_9_load, i8192 %this_4_9_load, i8192 %this_1_9_load, i3 %empty_125, i8192 %this_0, i8 %addr1_read, i5 %add_ln217, i6 %empty_123, i8192 %this_3_10_loc, i8192 %this_4_10_loc, i8192 %this_1_10_loc" [HLS_Final_vitis_src/dpu.cpp:217]   --->   Operation 468 'call' 'call_ln217' <Predicate = (!icmp_ln214)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 469 [1/1] (0.75ns)   --->   "%br_ln0 = br void %if.end463"   --->   Operation 469 'br' 'br_ln0' <Predicate = (icmp_ln214)> <Delay = 0.75>

State 67 <SV = 2> <Delay = 1.02>
ST_67 : Operation 470 [1/2] (1.02ns)   --->   "%call_ln217 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP1, i8192 %this_3_9_load, i8192 %this_4_9_load, i8192 %this_1_9_load, i3 %empty_125, i8192 %this_0, i8 %addr1_read, i5 %add_ln217, i6 %empty_123, i8192 %this_3_10_loc, i8192 %this_4_10_loc, i8192 %this_1_10_loc" [HLS_Final_vitis_src/dpu.cpp:217]   --->   Operation 470 'call' 'call_ln217' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 3> <Delay = 0.00>

State 69 <SV = 4> <Delay = 0.00>

State 70 <SV = 5> <Delay = 0.00>

State 71 <SV = 6> <Delay = 0.00>

State 72 <SV = 7> <Delay = 0.00>

State 73 <SV = 8> <Delay = 0.00>

State 74 <SV = 9> <Delay = 0.00>

State 75 <SV = 10> <Delay = 0.00>

State 76 <SV = 11> <Delay = 0.00>

State 77 <SV = 12> <Delay = 0.00>

State 78 <SV = 13> <Delay = 0.00>

State 79 <SV = 14> <Delay = 0.00>

State 80 <SV = 15> <Delay = 0.00>

State 81 <SV = 16> <Delay = 0.00>

State 82 <SV = 17> <Delay = 1.29>
ST_82 : Operation 471 [2/2] (1.29ns)   --->   "%call_ret22 = call i8192 @read_p2, i8192 %this_0, i8 137" [HLS_Final_vitis_src/dpu.cpp:225]   --->   Operation 471 'call' 'call_ret22' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 18> <Delay = 1.29>
ST_83 : Operation 472 [1/2] (1.29ns)   --->   "%call_ret22 = call i8192 @read_p2, i8192 %this_0, i8 137" [HLS_Final_vitis_src/dpu.cpp:225]   --->   Operation 472 'call' 'call_ret22' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 19> <Delay = 1.02>
ST_84 : Operation 473 [1/1] (0.00ns)   --->   "%this_3_10_loc_load = load i8192 %this_3_10_loc"   --->   Operation 473 'load' 'this_3_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 474 [1/1] (0.00ns)   --->   "%this_4_10_loc_load = load i8192 %this_4_10_loc"   --->   Operation 474 'load' 'this_4_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 475 [1/1] (0.00ns)   --->   "%this_1_10_loc_load = load i8192 %this_1_10_loc"   --->   Operation 475 'load' 'this_1_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 476 [2/2] (1.02ns)   --->   "%call_ln225 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP2, i8192 %this_3_10_loc_load, i8192 %this_4_10_loc_load, i8192 %this_1_10_loc_load, i3 %empty_125, i8192 %this_0, i8192 %call_ret22, i8192 %this_3_11_loc, i8192 %this_4_11_loc, i8192 %this_1_11_loc" [HLS_Final_vitis_src/dpu.cpp:225]   --->   Operation 476 'call' 'call_ln225' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 20> <Delay = 1.02>
ST_85 : Operation 477 [1/2] (1.02ns)   --->   "%call_ln225 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP2, i8192 %this_3_10_loc_load, i8192 %this_4_10_loc_load, i8192 %this_1_10_loc_load, i3 %empty_125, i8192 %this_0, i8192 %call_ret22, i8192 %this_3_11_loc, i8192 %this_4_11_loc, i8192 %this_1_11_loc" [HLS_Final_vitis_src/dpu.cpp:225]   --->   Operation 477 'call' 'call_ln225' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 21> <Delay = 1.29>
ST_86 : Operation 478 [2/2] (1.29ns)   --->   "%call_ret30 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:234]   --->   Operation 478 'call' 'call_ret30' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 87 <SV = 22> <Delay = 1.29>
ST_87 : Operation 479 [1/2] (1.29ns)   --->   "%call_ret30 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:234]   --->   Operation 479 'call' 'call_ret30' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 23> <Delay = 1.02>
ST_88 : Operation 480 [1/1] (0.00ns)   --->   "%specloopname_ln214 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43" [HLS_Final_vitis_src/dpu.cpp:214]   --->   Operation 480 'specloopname' 'specloopname_ln214' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 481 [1/1] (0.00ns)   --->   "%k_14_cast3 = zext i3 %k_12" [HLS_Final_vitis_src/dpu.cpp:214]   --->   Operation 481 'zext' 'k_14_cast3' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 482 [1/1] (0.00ns)   --->   "%this_3_11_loc_load = load i8192 %this_3_11_loc"   --->   Operation 482 'load' 'this_3_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 483 [1/1] (0.00ns)   --->   "%this_4_11_loc_load = load i8192 %this_4_11_loc"   --->   Operation 483 'load' 'this_4_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 484 [1/1] (0.00ns)   --->   "%this_1_11_loc_load = load i8192 %this_1_11_loc"   --->   Operation 484 'load' 'this_1_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 485 [1/1] (0.46ns)   --->   "%br_ln235 = br i1 %icmp_ln138, void %FUNC_MATMUL_LOOP5, void %for.inc185.preheader" [HLS_Final_vitis_src/dpu.cpp:235]   --->   Operation 485 'br' 'br_ln235' <Predicate = true> <Delay = 0.46>
ST_88 : Operation 486 [2/2] (1.02ns)   --->   "%call_ln234 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP3, i8192 %this_3_11_loc_load, i8192 %this_4_11_loc_load, i8192 %this_1_11_loc_load, i3 %empty_125, i8192 %this_0, i8192 %call_ret30, i8192 %this_3_12_loc, i8192 %this_4_12_loc, i8192 %this_1_12_loc" [HLS_Final_vitis_src/dpu.cpp:234]   --->   Operation 486 'call' 'call_ln234' <Predicate = (icmp_ln138)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 24> <Delay = 1.02>
ST_89 : Operation 487 [1/2] (1.02ns)   --->   "%call_ln234 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP3, i8192 %this_3_11_loc_load, i8192 %this_4_11_loc_load, i8192 %this_1_11_loc_load, i3 %empty_125, i8192 %this_0, i8192 %call_ret30, i8192 %this_3_12_loc, i8192 %this_4_12_loc, i8192 %this_1_12_loc" [HLS_Final_vitis_src/dpu.cpp:234]   --->   Operation 487 'call' 'call_ln234' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 25> <Delay = 1.02>
ST_90 : Operation 488 [1/1] (0.00ns)   --->   "%this_3_12_loc_load = load i8192 %this_3_12_loc"   --->   Operation 488 'load' 'this_3_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 489 [1/1] (0.00ns)   --->   "%this_4_12_loc_load = load i8192 %this_4_12_loc"   --->   Operation 489 'load' 'this_4_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 490 [1/1] (0.00ns)   --->   "%this_1_12_loc_load = load i8192 %this_1_12_loc"   --->   Operation 490 'load' 'this_1_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 491 [2/2] (1.02ns)   --->   "%call_ln234 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP4, i8192 %this_3_12_loc_load, i8192 %this_4_12_loc_load, i8192 %this_1_12_loc_load, i8192 %call_ret30, i3 %empty_125, i8192 %this_0, i8192 %this_3_13_loc, i8192 %this_4_13_loc, i8192 %this_1_13_loc, i8192 %this_2_7_loc" [HLS_Final_vitis_src/dpu.cpp:234]   --->   Operation 491 'call' 'call_ln234' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 26> <Delay = 1.02>
ST_91 : Operation 492 [1/2] (1.02ns)   --->   "%call_ln234 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP4, i8192 %this_3_12_loc_load, i8192 %this_4_12_loc_load, i8192 %this_1_12_loc_load, i8192 %call_ret30, i3 %empty_125, i8192 %this_0, i8192 %this_3_13_loc, i8192 %this_4_13_loc, i8192 %this_1_13_loc, i8192 %this_2_7_loc" [HLS_Final_vitis_src/dpu.cpp:234]   --->   Operation 492 'call' 'call_ln234' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 92 <SV = 27> <Delay = 1.40>
ST_92 : Operation 493 [1/1] (0.00ns)   --->   "%this_3_13_loc_load = load i8192 %this_3_13_loc"   --->   Operation 493 'load' 'this_3_13_loc_load' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_92 : Operation 494 [1/1] (0.00ns)   --->   "%this_4_13_loc_load = load i8192 %this_4_13_loc"   --->   Operation 494 'load' 'this_4_13_loc_load' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_92 : Operation 495 [1/1] (0.00ns)   --->   "%this_1_13_loc_load = load i8192 %this_1_13_loc"   --->   Operation 495 'load' 'this_1_13_loc_load' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_92 : Operation 496 [1/1] (0.00ns)   --->   "%this_2_7_loc_load = load i8192 %this_2_7_loc"   --->   Operation 496 'load' 'this_2_7_loc_load' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_92 : Operation 497 [1/1] (0.46ns)   --->   "%br_ln0 = br void %FUNC_MATMUL_LOOP5"   --->   Operation 497 'br' 'br_ln0' <Predicate = (icmp_ln138)> <Delay = 0.46>
ST_92 : Operation 498 [1/1] (0.00ns)   --->   "%this_3_14 = phi i8192 %this_3_13_loc_load, void %for.inc185.preheader, i8192 %this_3_11_loc_load, void %FUNC_MATMUL_LOOP1.split"   --->   Operation 498 'phi' 'this_3_14' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 499 [1/1] (0.00ns)   --->   "%this_4_14 = phi i8192 %this_4_13_loc_load, void %for.inc185.preheader, i8192 %this_4_11_loc_load, void %FUNC_MATMUL_LOOP1.split"   --->   Operation 499 'phi' 'this_4_14' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 500 [1/1] (0.00ns)   --->   "%this_1_14 = phi i8192 %this_1_13_loc_load, void %for.inc185.preheader, i8192 %this_1_11_loc_load, void %FUNC_MATMUL_LOOP1.split"   --->   Operation 500 'phi' 'this_1_14' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 501 [1/1] (0.00ns)   --->   "%this_2_8 = phi i8192 %this_2_7_loc_load, void %for.inc185.preheader, i8192 %call_ret30, void %FUNC_MATMUL_LOOP1.split" [HLS_Final_vitis_src/dpu.cpp:234]   --->   Operation 501 'phi' 'this_2_8' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 502 [1/1] (0.84ns)   --->   "%conv216 = add i7 %k_14_cast3, i7 %addr3_cast_cast" [HLS_Final_vitis_src/dpu.cpp:214]   --->   Operation 502 'add' 'conv216' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 503 [2/2] (0.56ns)   --->   "%call_ln234 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP5, i8192 %this_3_14, i8192 %this_4_14, i8192 %this_1_14, i8192 %this_2_8, i3 %empty_125, i8192 %this_0, i7 %conv216, i8192 %this_3_9, i8192 %this_4_9, i8192 %this_1_9, i8192 %this_2_5" [HLS_Final_vitis_src/dpu.cpp:234]   --->   Operation 503 'call' 'call_ln234' <Predicate = true> <Delay = 0.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_92 : Operation 504 [1/1] (0.46ns)   --->   "%store_ln214 = store i3 %k_15, i3 %k_9" [HLS_Final_vitis_src/dpu.cpp:214]   --->   Operation 504 'store' 'store_ln214' <Predicate = true> <Delay = 0.46>

State 93 <SV = 28> <Delay = 0.00>
ST_93 : Operation 505 [1/2] (0.00ns)   --->   "%call_ln234 = call void @dpu_func_Pipeline_FUNC_MATMUL_LOOP5, i8192 %this_3_14, i8192 %this_4_14, i8192 %this_1_14, i8192 %this_2_8, i3 %empty_125, i8192 %this_0, i7 %conv216, i8192 %this_3_9, i8192 %this_4_9, i8192 %this_1_9, i8192 %this_2_5" [HLS_Final_vitis_src/dpu.cpp:234]   --->   Operation 505 'call' 'call_ln234' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_93 : Operation 506 [1/1] (0.00ns)   --->   "%br_ln214 = br void %FUNC_MATMUL_LOOP1" [HLS_Final_vitis_src/dpu.cpp:214]   --->   Operation 506 'br' 'br_ln214' <Predicate = true> <Delay = 0.00>

State 94 <SV = 1> <Delay = 1.02>
ST_94 : Operation 507 [1/2] (1.02ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP1, i8192 %p_read_18, i8192 %p_read_17, i8192 %p_read41, i3 %empty_125, i8192 %this_0, i8 %addr1_read, i6 %empty_123, i8192 %this_3_5_loc, i8192 %this_4_5_loc, i8192 %this_1_5_loc"   --->   Operation 507 'call' 'call_ln0' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 95 <SV = 2> <Delay = 0.00>

State 96 <SV = 3> <Delay = 0.00>

State 97 <SV = 4> <Delay = 0.00>

State 98 <SV = 5> <Delay = 0.00>

State 99 <SV = 6> <Delay = 0.00>

State 100 <SV = 7> <Delay = 0.00>

State 101 <SV = 8> <Delay = 0.00>

State 102 <SV = 9> <Delay = 0.00>

State 103 <SV = 10> <Delay = 0.00>

State 104 <SV = 11> <Delay = 0.00>

State 105 <SV = 12> <Delay = 0.00>

State 106 <SV = 13> <Delay = 0.00>

State 107 <SV = 14> <Delay = 0.00>

State 108 <SV = 15> <Delay = 0.00>

State 109 <SV = 16> <Delay = 0.00>

State 110 <SV = 17> <Delay = 0.00>

State 111 <SV = 18> <Delay = 0.00>

State 112 <SV = 19> <Delay = 0.00>

State 113 <SV = 20> <Delay = 0.00>

State 114 <SV = 21> <Delay = 0.00>

State 115 <SV = 22> <Delay = 0.00>

State 116 <SV = 23> <Delay = 0.00>

State 117 <SV = 24> <Delay = 0.00>

State 118 <SV = 25> <Delay = 0.00>

State 119 <SV = 26> <Delay = 0.00>

State 120 <SV = 27> <Delay = 0.00>

State 121 <SV = 28> <Delay = 0.00>

State 122 <SV = 29> <Delay = 1.29>
ST_122 : Operation 508 [2/2] (1.29ns)   --->   "%call_ret1 = call i8192 @read_p2, i8192 %this_0, i8 137" [HLS_Final_vitis_src/dpu.cpp:185]   --->   Operation 508 'call' 'call_ret1' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 123 <SV = 30> <Delay = 1.29>
ST_123 : Operation 509 [1/2] (1.29ns)   --->   "%call_ret1 = call i8192 @read_p2, i8192 %this_0, i8 137" [HLS_Final_vitis_src/dpu.cpp:185]   --->   Operation 509 'call' 'call_ret1' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 124 <SV = 31> <Delay = 1.02>
ST_124 : Operation 510 [1/1] (0.00ns)   --->   "%this_3_5_loc_load = load i8192 %this_3_5_loc"   --->   Operation 510 'load' 'this_3_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 511 [1/1] (0.00ns)   --->   "%this_4_5_loc_load = load i8192 %this_4_5_loc"   --->   Operation 511 'load' 'this_4_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 512 [1/1] (0.00ns)   --->   "%this_1_5_loc_load = load i8192 %this_1_5_loc"   --->   Operation 512 'load' 'this_1_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 513 [2/2] (1.02ns)   --->   "%call_ln185 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP2, i8192 %this_3_5_loc_load, i8192 %this_4_5_loc_load, i8192 %this_1_5_loc_load, i3 %empty_125, i8192 %this_0, i8192 %call_ret1, i8192 %this_3_6_loc, i8192 %this_4_6_loc, i8192 %this_1_6_loc" [HLS_Final_vitis_src/dpu.cpp:185]   --->   Operation 513 'call' 'call_ln185' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 125 <SV = 32> <Delay = 1.02>
ST_125 : Operation 514 [1/2] (1.02ns)   --->   "%call_ln185 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP2, i8192 %this_3_5_loc_load, i8192 %this_4_5_loc_load, i8192 %this_1_5_loc_load, i3 %empty_125, i8192 %this_0, i8192 %call_ret1, i8192 %this_3_6_loc, i8192 %this_4_6_loc, i8192 %this_1_6_loc" [HLS_Final_vitis_src/dpu.cpp:185]   --->   Operation 514 'call' 'call_ln185' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 126 <SV = 33> <Delay = 1.29>
ST_126 : Operation 515 [2/2] (1.29ns)   --->   "%call_ret19 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:194]   --->   Operation 515 'call' 'call_ret19' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 127 <SV = 34> <Delay = 1.29>
ST_127 : Operation 516 [1/2] (1.29ns)   --->   "%call_ret19 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:194]   --->   Operation 516 'call' 'call_ret19' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 128 <SV = 35> <Delay = 1.02>
ST_128 : Operation 517 [1/1] (0.00ns)   --->   "%this_3_6_loc_load = load i8192 %this_3_6_loc"   --->   Operation 517 'load' 'this_3_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 518 [1/1] (0.00ns)   --->   "%this_4_6_loc_load = load i8192 %this_4_6_loc"   --->   Operation 518 'load' 'this_4_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 519 [1/1] (0.00ns)   --->   "%this_1_6_loc_load = load i8192 %this_1_6_loc"   --->   Operation 519 'load' 'this_1_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 520 [2/2] (1.02ns)   --->   "%call_ln194 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP3, i8192 %this_3_6_loc_load, i8192 %this_4_6_loc_load, i8192 %this_1_6_loc_load, i3 %empty_125, i8192 %this_0, i8192 %call_ret19, i8192 %this_3_7_loc, i8192 %this_4_7_loc, i8192 %this_1_7_loc" [HLS_Final_vitis_src/dpu.cpp:194]   --->   Operation 520 'call' 'call_ln194' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 129 <SV = 36> <Delay = 1.02>
ST_129 : Operation 521 [1/2] (1.02ns)   --->   "%call_ln194 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP3, i8192 %this_3_6_loc_load, i8192 %this_4_6_loc_load, i8192 %this_1_6_loc_load, i3 %empty_125, i8192 %this_0, i8192 %call_ret19, i8192 %this_3_7_loc, i8192 %this_4_7_loc, i8192 %this_1_7_loc" [HLS_Final_vitis_src/dpu.cpp:194]   --->   Operation 521 'call' 'call_ln194' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 130 <SV = 37> <Delay = 1.02>
ST_130 : Operation 522 [1/1] (0.00ns)   --->   "%this_3_7_loc_load = load i8192 %this_3_7_loc"   --->   Operation 522 'load' 'this_3_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 523 [1/1] (0.00ns)   --->   "%this_4_7_loc_load = load i8192 %this_4_7_loc"   --->   Operation 523 'load' 'this_4_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 524 [1/1] (0.00ns)   --->   "%this_1_7_loc_load = load i8192 %this_1_7_loc"   --->   Operation 524 'load' 'this_1_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 525 [2/2] (1.02ns)   --->   "%call_ln194 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP4, i8192 %this_3_7_loc_load, i8192 %this_4_7_loc_load, i8192 %this_1_7_loc_load, i8192 %call_ret19, i3 %empty_125, i8192 %this_0, i6 %empty, i8192 %this_3_8_loc, i8192 %this_4_8_loc, i8192 %this_1_8_loc, i8192 %this_2_4_loc" [HLS_Final_vitis_src/dpu.cpp:194]   --->   Operation 525 'call' 'call_ln194' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 131 <SV = 38> <Delay = 1.02>
ST_131 : Operation 526 [1/2] (1.02ns)   --->   "%call_ln194 = call void @dpu_func_Pipeline_FUNC_MONTMUL_LOOP4, i8192 %this_3_7_loc_load, i8192 %this_4_7_loc_load, i8192 %this_1_7_loc_load, i8192 %call_ret19, i3 %empty_125, i8192 %this_0, i6 %empty, i8192 %this_3_8_loc, i8192 %this_4_8_loc, i8192 %this_1_8_loc, i8192 %this_2_4_loc" [HLS_Final_vitis_src/dpu.cpp:194]   --->   Operation 526 'call' 'call_ln194' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 132 <SV = 39> <Delay = 0.00>

State 133 <SV = 40> <Delay = 0.00>

State 134 <SV = 41> <Delay = 0.00>

State 135 <SV = 42> <Delay = 0.00>

State 136 <SV = 43> <Delay = 0.00>

State 137 <SV = 44> <Delay = 0.00>

State 138 <SV = 45> <Delay = 0.75>
ST_138 : Operation 527 [1/1] (0.00ns)   --->   "%this_3_8_loc_load = load i8192 %this_3_8_loc"   --->   Operation 527 'load' 'this_3_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 528 [1/1] (0.00ns)   --->   "%this_4_8_loc_load = load i8192 %this_4_8_loc"   --->   Operation 528 'load' 'this_4_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 529 [1/1] (0.00ns)   --->   "%this_1_8_loc_load = load i8192 %this_1_8_loc"   --->   Operation 529 'load' 'this_1_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 530 [1/1] (0.00ns)   --->   "%this_2_4_loc_load = load i8192 %this_2_4_loc"   --->   Operation 530 'load' 'this_2_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 531 [1/1] (0.75ns)   --->   "%br_ln0 = br void %if.end463"   --->   Operation 531 'br' 'br_ln0' <Predicate = true> <Delay = 0.75>

State 139 <SV = 1> <Delay = 1.02>
ST_139 : Operation 532 [1/2] (1.02ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_RD_LOOP1, i8192 %p_read_18, i8192 %p_read_17, i8192 %p_read41, i3 %empty_125, i8192 %this_0, i8 %addr1_read, i8192 %p_read_19, i8192 %this_3_1_loc, i8192 %this_4_1_loc, i8192 %this_1_1_loc"   --->   Operation 532 'call' 'call_ln0' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 140 <SV = 2> <Delay = 0.00>

State 141 <SV = 3> <Delay = 0.00>

State 142 <SV = 4> <Delay = 0.00>

State 143 <SV = 5> <Delay = 0.00>

State 144 <SV = 6> <Delay = 0.00>

State 145 <SV = 7> <Delay = 0.00>

State 146 <SV = 8> <Delay = 0.00>

State 147 <SV = 9> <Delay = 0.00>

State 148 <SV = 10> <Delay = 0.00>

State 149 <SV = 11> <Delay = 0.00>

State 150 <SV = 12> <Delay = 0.00>

State 151 <SV = 13> <Delay = 0.00>

State 152 <SV = 14> <Delay = 0.00>

State 153 <SV = 15> <Delay = 0.00>

State 154 <SV = 16> <Delay = 0.00>

State 155 <SV = 17> <Delay = 0.00>

State 156 <SV = 18> <Delay = 0.00>

State 157 <SV = 19> <Delay = 0.00>

State 158 <SV = 20> <Delay = 0.00>

State 159 <SV = 21> <Delay = 0.00>

State 160 <SV = 22> <Delay = 0.00>

State 161 <SV = 23> <Delay = 0.00>

State 162 <SV = 24> <Delay = 0.00>

State 163 <SV = 25> <Delay = 0.00>

State 164 <SV = 26> <Delay = 0.00>

State 165 <SV = 27> <Delay = 0.00>

State 166 <SV = 28> <Delay = 0.00>

State 167 <SV = 29> <Delay = 0.00>

State 168 <SV = 30> <Delay = 0.00>

State 169 <SV = 31> <Delay = 0.00>

State 170 <SV = 32> <Delay = 0.00>

State 171 <SV = 33> <Delay = 0.00>

State 172 <SV = 34> <Delay = 0.00>

State 173 <SV = 35> <Delay = 0.00>

State 174 <SV = 36> <Delay = 0.00>

State 175 <SV = 37> <Delay = 0.00>

State 176 <SV = 38> <Delay = 0.00>

State 177 <SV = 39> <Delay = 1.29>
ST_177 : Operation 533 [2/2] (1.29ns)   --->   "%call_ret7 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:156]   --->   Operation 533 'call' 'call_ret7' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 178 <SV = 40> <Delay = 1.29>
ST_178 : Operation 534 [1/2] (1.29ns)   --->   "%call_ret7 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:156]   --->   Operation 534 'call' 'call_ret7' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 179 <SV = 41> <Delay = 1.02>
ST_179 : Operation 535 [1/1] (0.00ns)   --->   "%this_3_1_loc_load = load i8192 %this_3_1_loc"   --->   Operation 535 'load' 'this_3_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 536 [1/1] (0.00ns)   --->   "%this_4_1_loc_load = load i8192 %this_4_1_loc"   --->   Operation 536 'load' 'this_4_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 537 [1/1] (0.00ns)   --->   "%this_1_1_loc_load = load i8192 %this_1_1_loc"   --->   Operation 537 'load' 'this_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 538 [1/1] (0.75ns)   --->   "%br_ln157 = br i1 %icmp_ln138, void %if.end463, void %for.inc41.preheader" [HLS_Final_vitis_src/dpu.cpp:157]   --->   Operation 538 'br' 'br_ln157' <Predicate = true> <Delay = 0.75>
ST_179 : Operation 539 [2/2] (1.02ns)   --->   "%call_ln156 = call void @dpu_func_Pipeline_FUNC_RD_LOOP2, i8192 %this_3_1_loc_load, i8192 %this_4_1_loc_load, i8192 %this_1_1_loc_load, i3 %empty_125, i8192 %this_0, i8192 %call_ret7, i8192 %this_3_2_loc, i8192 %this_4_2_loc, i8192 %this_1_2_loc" [HLS_Final_vitis_src/dpu.cpp:156]   --->   Operation 539 'call' 'call_ln156' <Predicate = (icmp_ln138)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 180 <SV = 42> <Delay = 1.02>
ST_180 : Operation 540 [1/2] (1.02ns)   --->   "%call_ln156 = call void @dpu_func_Pipeline_FUNC_RD_LOOP2, i8192 %this_3_1_loc_load, i8192 %this_4_1_loc_load, i8192 %this_1_1_loc_load, i3 %empty_125, i8192 %this_0, i8192 %call_ret7, i8192 %this_3_2_loc, i8192 %this_4_2_loc, i8192 %this_1_2_loc" [HLS_Final_vitis_src/dpu.cpp:156]   --->   Operation 540 'call' 'call_ln156' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 181 <SV = 43> <Delay = 1.02>
ST_181 : Operation 541 [1/1] (0.00ns)   --->   "%this_3_2_loc_load = load i8192 %this_3_2_loc"   --->   Operation 541 'load' 'this_3_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 542 [1/1] (0.00ns)   --->   "%this_4_2_loc_load = load i8192 %this_4_2_loc"   --->   Operation 542 'load' 'this_4_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 543 [1/1] (0.00ns)   --->   "%this_1_2_loc_load = load i8192 %this_1_2_loc"   --->   Operation 543 'load' 'this_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 544 [2/2] (1.02ns)   --->   "%call_ln156 = call void @dpu_func_Pipeline_FUNC_RD_LOOP3, i8192 %this_3_2_loc_load, i8192 %this_4_2_loc_load, i8192 %this_1_2_loc_load, i8192 %call_ret7, i3 %empty_125, i8192 %this_0, i8 %addr1_read, i8192 %this_3_3_loc, i8192 %this_4_3_loc, i8192 %this_1_3_loc, i8192 %this_2_1_loc" [HLS_Final_vitis_src/dpu.cpp:156]   --->   Operation 544 'call' 'call_ln156' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 182 <SV = 44> <Delay = 1.02>
ST_182 : Operation 545 [1/2] (1.02ns)   --->   "%call_ln156 = call void @dpu_func_Pipeline_FUNC_RD_LOOP3, i8192 %this_3_2_loc_load, i8192 %this_4_2_loc_load, i8192 %this_1_2_loc_load, i8192 %call_ret7, i3 %empty_125, i8192 %this_0, i8 %addr1_read, i8192 %this_3_3_loc, i8192 %this_4_3_loc, i8192 %this_1_3_loc, i8192 %this_2_1_loc" [HLS_Final_vitis_src/dpu.cpp:156]   --->   Operation 545 'call' 'call_ln156' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 183 <SV = 45> <Delay = 0.75>
ST_183 : Operation 546 [1/1] (0.00ns)   --->   "%this_3_3_loc_load = load i8192 %this_3_3_loc"   --->   Operation 546 'load' 'this_3_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 547 [1/1] (0.00ns)   --->   "%this_4_3_loc_load = load i8192 %this_4_3_loc"   --->   Operation 547 'load' 'this_4_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 548 [1/1] (0.00ns)   --->   "%this_1_3_loc_load = load i8192 %this_1_3_loc"   --->   Operation 548 'load' 'this_1_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 549 [1/1] (0.00ns)   --->   "%this_2_1_loc_load = load i8192 %this_2_1_loc"   --->   Operation 549 'load' 'this_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 550 [1/1] (0.75ns)   --->   "%br_ln0 = br void %if.end463"   --->   Operation 550 'br' 'br_ln0' <Predicate = true> <Delay = 0.75>

State 184 <SV = 1> <Delay = 1.02>
ST_184 : Operation 551 [1/2] (1.02ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_ADD_LOOP1, i8192 %p_read_18, i8192 %p_read_17, i8192 %p_read41, i8192 %p_read_19, i3 %empty_125, i8192 %this_0, i8 %addr1_read, i6 %empty_123, i6 %empty, i8192 %this_3_0_loc, i8192 %this_4_0_loc, i8192 %this_1_0_loc, i8192 %this_2_0_loc"   --->   Operation 551 'call' 'call_ln0' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 185 <SV = 2> <Delay = 0.00>

State 186 <SV = 3> <Delay = 0.00>

State 187 <SV = 4> <Delay = 0.00>

State 188 <SV = 5> <Delay = 0.00>

State 189 <SV = 6> <Delay = 0.00>

State 190 <SV = 7> <Delay = 0.00>

State 191 <SV = 8> <Delay = 0.00>

State 192 <SV = 9> <Delay = 0.00>

State 193 <SV = 10> <Delay = 0.00>

State 194 <SV = 11> <Delay = 0.00>

State 195 <SV = 12> <Delay = 0.00>

State 196 <SV = 13> <Delay = 0.00>

State 197 <SV = 14> <Delay = 0.00>

State 198 <SV = 15> <Delay = 0.00>

State 199 <SV = 16> <Delay = 0.00>

State 200 <SV = 17> <Delay = 0.00>

State 201 <SV = 18> <Delay = 0.00>

State 202 <SV = 19> <Delay = 0.00>

State 203 <SV = 20> <Delay = 0.00>

State 204 <SV = 21> <Delay = 0.00>

State 205 <SV = 22> <Delay = 0.00>

State 206 <SV = 23> <Delay = 0.00>

State 207 <SV = 24> <Delay = 0.00>

State 208 <SV = 25> <Delay = 0.00>

State 209 <SV = 26> <Delay = 0.00>

State 210 <SV = 27> <Delay = 0.00>

State 211 <SV = 28> <Delay = 0.00>

State 212 <SV = 29> <Delay = 0.00>

State 213 <SV = 30> <Delay = 0.00>

State 214 <SV = 31> <Delay = 0.00>

State 215 <SV = 32> <Delay = 0.00>

State 216 <SV = 33> <Delay = 0.00>

State 217 <SV = 34> <Delay = 0.00>

State 218 <SV = 35> <Delay = 0.00>

State 219 <SV = 36> <Delay = 0.00>

State 220 <SV = 37> <Delay = 0.00>

State 221 <SV = 38> <Delay = 0.00>

State 222 <SV = 39> <Delay = 0.00>

State 223 <SV = 40> <Delay = 0.00>

State 224 <SV = 41> <Delay = 0.00>

State 225 <SV = 42> <Delay = 0.00>

State 226 <SV = 43> <Delay = 0.00>

State 227 <SV = 44> <Delay = 0.00>

State 228 <SV = 45> <Delay = 0.75>
ST_228 : Operation 552 [1/1] (0.00ns)   --->   "%this_3_0_loc_load = load i8192 %this_3_0_loc"   --->   Operation 552 'load' 'this_3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 553 [1/1] (0.00ns)   --->   "%this_4_0_loc_load = load i8192 %this_4_0_loc"   --->   Operation 553 'load' 'this_4_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 554 [1/1] (0.00ns)   --->   "%this_1_0_loc_load = load i8192 %this_1_0_loc"   --->   Operation 554 'load' 'this_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 555 [1/1] (0.00ns)   --->   "%this_2_0_loc_load = load i8192 %this_2_0_loc"   --->   Operation 555 'load' 'this_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 556 [1/1] (0.75ns)   --->   "%br_ln0 = br void %if.end463"   --->   Operation 556 'br' 'br_ln0' <Predicate = true> <Delay = 0.75>

State 229 <SV = 43> <Delay = 1.28>
ST_229 : Operation 557 [1/1] (0.00ns)   --->   "%k_11 = load i4 %k" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 557 'load' 'k_11' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 558 [1/1] (0.00ns)   --->   "%this_2_14_load = load i8192 %this_2_14"   --->   Operation 558 'load' 'this_2_14_load' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 559 [1/1] (0.00ns)   --->   "%this_1_25_load = load i8192 %this_1_25"   --->   Operation 559 'load' 'this_1_25_load' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 560 [1/1] (0.00ns)   --->   "%this_4_26_load = load i8192 %this_4_26"   --->   Operation 560 'load' 'this_4_26_load' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 561 [1/1] (0.00ns)   --->   "%this_3_26_load = load i8192 %this_3_26"   --->   Operation 561 'load' 'this_3_26_load' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 562 [1/1] (0.72ns)   --->   "%icmp_ln335 = icmp_eq  i4 %k_11, i4 8" [HLS_Final_vitis_src/dpu.cpp:335]   --->   Operation 562 'icmp' 'icmp_ln335' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 563 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 563 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 564 [1/1] (0.80ns)   --->   "%k_14 = add i4 %k_11, i4 1" [HLS_Final_vitis_src/dpu.cpp:335]   --->   Operation 564 'add' 'k_14' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 565 [1/1] (0.00ns)   --->   "%br_ln335 = br i1 %icmp_ln335, void %FUNC_INTT_LOOP1.split, void %if.end463.loopexit" [HLS_Final_vitis_src/dpu.cpp:335]   --->   Operation 565 'br' 'br_ln335' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 566 [2/2] (0.56ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP1, i8192 %this_3_26_load, i8192 %this_4_26_load, i8192 %this_1_25_load, i3 %empty_125, i8192 %this_0, i8 %addr1_read, i8192 %this_3_27_loc, i8192 %this_4_27_loc, i8192 %this_1_26_loc"   --->   Operation 566 'call' 'call_ln0' <Predicate = (!icmp_ln335)> <Delay = 0.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_229 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln344 = trunc i4 %k_11" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 567 'trunc' 'trunc_ln344' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_229 : Operation 568 [1/1] (0.75ns)   --->   "%br_ln0 = br void %if.end463"   --->   Operation 568 'br' 'br_ln0' <Predicate = (icmp_ln335)> <Delay = 0.75>

State 230 <SV = 44> <Delay = 0.00>
ST_230 : Operation 569 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP1, i8192 %this_3_26_load, i8192 %this_4_26_load, i8192 %this_1_25_load, i3 %empty_125, i8192 %this_0, i8 %addr1_read, i8192 %this_3_27_loc, i8192 %this_4_27_loc, i8192 %this_1_26_loc"   --->   Operation 569 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 231 <SV = 45> <Delay = 2.16>
ST_231 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i3 %trunc_ln344" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 570 'zext' 'zext_ln344' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 571 [1/1] (0.87ns)   --->   "%add_ln344 = add i8 %zext_ln344, i8 146" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 571 'add' 'add_ln344' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 572 [2/2] (1.29ns)   --->   "%call_ret16 = call i8192 @read_p2, i8192 %this_0, i8 %add_ln344" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 572 'call' 'call_ret16' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 232 <SV = 46> <Delay = 1.29>
ST_232 : Operation 573 [1/2] (1.29ns)   --->   "%call_ret16 = call i8192 @read_p2, i8192 %this_0, i8 %add_ln344" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 573 'call' 'call_ret16' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 233 <SV = 47> <Delay = 1.02>
ST_233 : Operation 574 [1/1] (0.00ns)   --->   "%this_3_27_loc_load = load i8192 %this_3_27_loc"   --->   Operation 574 'load' 'this_3_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 575 [1/1] (0.00ns)   --->   "%this_4_27_loc_load = load i8192 %this_4_27_loc"   --->   Operation 575 'load' 'this_4_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 576 [1/1] (0.00ns)   --->   "%this_1_26_loc_load = load i8192 %this_1_26_loc"   --->   Operation 576 'load' 'this_1_26_loc_load' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 577 [2/2] (1.02ns)   --->   "%call_ln344 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP2, i8192 %this_3_27_loc_load, i8192 %this_4_27_loc_load, i8192 %this_1_26_loc_load, i3 %empty_125, i8192 %this_0, i8 %addr1_read, i8192 %call_ret16, i8192 %this_3_28_loc, i8192 %this_4_28_loc, i8192 %this_1_27_loc" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 577 'call' 'call_ln344' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 234 <SV = 48> <Delay = 1.02>
ST_234 : Operation 578 [1/2] (1.02ns)   --->   "%call_ln344 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP2, i8192 %this_3_27_loc_load, i8192 %this_4_27_loc_load, i8192 %this_1_26_loc_load, i3 %empty_125, i8192 %this_0, i8 %addr1_read, i8192 %call_ret16, i8192 %this_3_28_loc, i8192 %this_4_28_loc, i8192 %this_1_27_loc" [HLS_Final_vitis_src/dpu.cpp:344]   --->   Operation 578 'call' 'call_ln344' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 235 <SV = 49> <Delay = 1.29>
ST_235 : Operation 579 [2/2] (1.29ns)   --->   "%call_ret = call i8192 @read_p2, i8192 %this_0, i8 137" [HLS_Final_vitis_src/dpu.cpp:354]   --->   Operation 579 'call' 'call_ret' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 236 <SV = 50> <Delay = 1.29>
ST_236 : Operation 580 [1/2] (1.29ns)   --->   "%call_ret = call i8192 @read_p2, i8192 %this_0, i8 137" [HLS_Final_vitis_src/dpu.cpp:354]   --->   Operation 580 'call' 'call_ret' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 237 <SV = 51> <Delay = 1.02>
ST_237 : Operation 581 [1/1] (0.00ns)   --->   "%this_3_28_loc_load = load i8192 %this_3_28_loc"   --->   Operation 581 'load' 'this_3_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 582 [1/1] (0.00ns)   --->   "%this_4_28_loc_load = load i8192 %this_4_28_loc"   --->   Operation 582 'load' 'this_4_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 583 [1/1] (0.00ns)   --->   "%this_1_27_loc_load = load i8192 %this_1_27_loc"   --->   Operation 583 'load' 'this_1_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 584 [2/2] (1.02ns)   --->   "%call_ln354 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP3, i8192 %this_3_28_loc_load, i8192 %this_4_28_loc_load, i8192 %this_1_27_loc_load, i3 %empty_125, i8192 %this_0, i8192 %call_ret, i8192 %this_3_29_loc, i8192 %this_4_29_loc, i8192 %this_1_28_loc" [HLS_Final_vitis_src/dpu.cpp:354]   --->   Operation 584 'call' 'call_ln354' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 238 <SV = 52> <Delay = 1.02>
ST_238 : Operation 585 [1/2] (1.02ns)   --->   "%call_ln354 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP3, i8192 %this_3_28_loc_load, i8192 %this_4_28_loc_load, i8192 %this_1_27_loc_load, i3 %empty_125, i8192 %this_0, i8192 %call_ret, i8192 %this_3_29_loc, i8192 %this_4_29_loc, i8192 %this_1_28_loc" [HLS_Final_vitis_src/dpu.cpp:354]   --->   Operation 585 'call' 'call_ln354' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 239 <SV = 53> <Delay = 1.29>
ST_239 : Operation 586 [2/2] (1.29ns)   --->   "%call_ret29 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:363]   --->   Operation 586 'call' 'call_ret29' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 240 <SV = 54> <Delay = 1.29>
ST_240 : Operation 587 [1/2] (1.29ns)   --->   "%call_ret29 = call i8192 @read_p2, i8192 %this_0, i8 136" [HLS_Final_vitis_src/dpu.cpp:363]   --->   Operation 587 'call' 'call_ret29' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 241 <SV = 55> <Delay = 1.02>
ST_241 : Operation 588 [1/1] (0.00ns)   --->   "%specloopname_ln335 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [HLS_Final_vitis_src/dpu.cpp:335]   --->   Operation 588 'specloopname' 'specloopname_ln335' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 589 [1/1] (0.00ns)   --->   "%this_3_29_loc_load = load i8192 %this_3_29_loc"   --->   Operation 589 'load' 'this_3_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 590 [1/1] (0.00ns)   --->   "%this_4_29_loc_load = load i8192 %this_4_29_loc"   --->   Operation 590 'load' 'this_4_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 591 [1/1] (0.00ns)   --->   "%this_1_28_loc_load = load i8192 %this_1_28_loc"   --->   Operation 591 'load' 'this_1_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 592 [1/1] (0.46ns)   --->   "%br_ln364 = br i1 %icmp_ln138, void %for.inc454, void %for.inc433.preheader" [HLS_Final_vitis_src/dpu.cpp:364]   --->   Operation 592 'br' 'br_ln364' <Predicate = true> <Delay = 0.46>
ST_241 : Operation 593 [2/2] (1.02ns)   --->   "%call_ln363 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP4, i8192 %this_3_29_loc_load, i8192 %this_4_29_loc_load, i8192 %this_1_28_loc_load, i3 %empty_125, i8192 %this_0, i8192 %call_ret29, i8192 %this_3_30_loc, i8192 %this_4_30_loc, i8192 %this_1_29_loc" [HLS_Final_vitis_src/dpu.cpp:363]   --->   Operation 593 'call' 'call_ln363' <Predicate = (icmp_ln138)> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 242 <SV = 56> <Delay = 1.02>
ST_242 : Operation 594 [1/2] (1.02ns)   --->   "%call_ln363 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP4, i8192 %this_3_29_loc_load, i8192 %this_4_29_loc_load, i8192 %this_1_28_loc_load, i3 %empty_125, i8192 %this_0, i8192 %call_ret29, i8192 %this_3_30_loc, i8192 %this_4_30_loc, i8192 %this_1_29_loc" [HLS_Final_vitis_src/dpu.cpp:363]   --->   Operation 594 'call' 'call_ln363' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 243 <SV = 57> <Delay = 1.02>
ST_243 : Operation 595 [1/1] (0.00ns)   --->   "%this_3_30_loc_load = load i8192 %this_3_30_loc"   --->   Operation 595 'load' 'this_3_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 596 [1/1] (0.00ns)   --->   "%this_4_30_loc_load = load i8192 %this_4_30_loc"   --->   Operation 596 'load' 'this_4_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 597 [1/1] (0.00ns)   --->   "%this_1_29_loc_load = load i8192 %this_1_29_loc"   --->   Operation 597 'load' 'this_1_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 598 [2/2] (1.02ns)   --->   "%call_ln363 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP5, i8192 %this_3_30_loc_load, i8192 %this_4_30_loc_load, i8192 %this_1_29_loc_load, i8192 %call_ret29, i3 %empty_125, i8192 %this_0, i8 %addr1_read, i8192 %this_3_31_loc, i8192 %this_4_31_loc, i8192 %this_1_30_loc, i8192 %this_2_16_loc" [HLS_Final_vitis_src/dpu.cpp:363]   --->   Operation 598 'call' 'call_ln363' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 244 <SV = 58> <Delay = 1.02>
ST_244 : Operation 599 [1/2] (1.02ns)   --->   "%call_ln363 = call void @dpu_func_Pipeline_FUNC_INTT_LOOP5, i8192 %this_3_30_loc_load, i8192 %this_4_30_loc_load, i8192 %this_1_29_loc_load, i8192 %call_ret29, i3 %empty_125, i8192 %this_0, i8 %addr1_read, i8192 %this_3_31_loc, i8192 %this_4_31_loc, i8192 %this_1_30_loc, i8192 %this_2_16_loc" [HLS_Final_vitis_src/dpu.cpp:363]   --->   Operation 599 'call' 'call_ln363' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 245 <SV = 59> <Delay = 0.92>
ST_245 : Operation 600 [1/1] (0.00ns)   --->   "%this_3_31_loc_load = load i8192 %this_3_31_loc"   --->   Operation 600 'load' 'this_3_31_loc_load' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_245 : Operation 601 [1/1] (0.00ns)   --->   "%this_4_31_loc_load = load i8192 %this_4_31_loc"   --->   Operation 601 'load' 'this_4_31_loc_load' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_245 : Operation 602 [1/1] (0.00ns)   --->   "%this_1_30_loc_load = load i8192 %this_1_30_loc"   --->   Operation 602 'load' 'this_1_30_loc_load' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_245 : Operation 603 [1/1] (0.00ns)   --->   "%this_2_16_loc_load = load i8192 %this_2_16_loc"   --->   Operation 603 'load' 'this_2_16_loc_load' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_245 : Operation 604 [1/1] (0.46ns)   --->   "%br_ln0 = br void %for.inc454"   --->   Operation 604 'br' 'br_ln0' <Predicate = (icmp_ln138)> <Delay = 0.46>
ST_245 : Operation 605 [1/1] (0.00ns)   --->   "%this_3_32 = phi i8192 %this_3_31_loc_load, void %for.inc433.preheader, i8192 %this_3_29_loc_load, void %FUNC_INTT_LOOP1.split"   --->   Operation 605 'phi' 'this_3_32' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 606 [1/1] (0.00ns)   --->   "%this_4_32 = phi i8192 %this_4_31_loc_load, void %for.inc433.preheader, i8192 %this_4_29_loc_load, void %FUNC_INTT_LOOP1.split"   --->   Operation 606 'phi' 'this_4_32' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 607 [1/1] (0.00ns)   --->   "%this_1_31 = phi i8192 %this_1_30_loc_load, void %for.inc433.preheader, i8192 %this_1_28_loc_load, void %FUNC_INTT_LOOP1.split"   --->   Operation 607 'phi' 'this_1_31' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 608 [1/1] (0.00ns)   --->   "%this_2_17 = phi i8192 %this_2_16_loc_load, void %for.inc433.preheader, i8192 %call_ret29, void %FUNC_INTT_LOOP1.split" [HLS_Final_vitis_src/dpu.cpp:363]   --->   Operation 608 'phi' 'this_2_17' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 609 [1/1] (0.46ns)   --->   "%store_ln335 = store i8192 %this_3_32, i8192 %this_3_26" [HLS_Final_vitis_src/dpu.cpp:335]   --->   Operation 609 'store' 'store_ln335' <Predicate = true> <Delay = 0.46>
ST_245 : Operation 610 [1/1] (0.46ns)   --->   "%store_ln335 = store i8192 %this_4_32, i8192 %this_4_26" [HLS_Final_vitis_src/dpu.cpp:335]   --->   Operation 610 'store' 'store_ln335' <Predicate = true> <Delay = 0.46>
ST_245 : Operation 611 [1/1] (0.46ns)   --->   "%store_ln335 = store i8192 %this_1_31, i8192 %this_1_25" [HLS_Final_vitis_src/dpu.cpp:335]   --->   Operation 611 'store' 'store_ln335' <Predicate = true> <Delay = 0.46>
ST_245 : Operation 612 [1/1] (0.46ns)   --->   "%store_ln335 = store i8192 %this_2_17, i8192 %this_2_14" [HLS_Final_vitis_src/dpu.cpp:335]   --->   Operation 612 'store' 'store_ln335' <Predicate = true> <Delay = 0.46>
ST_245 : Operation 613 [1/1] (0.46ns)   --->   "%store_ln335 = store i4 %k_14, i4 %k" [HLS_Final_vitis_src/dpu.cpp:335]   --->   Operation 613 'store' 'store_ln335' <Predicate = true> <Delay = 0.46>
ST_245 : Operation 614 [1/1] (0.00ns)   --->   "%br_ln335 = br void %FUNC_INTT_LOOP1" [HLS_Final_vitis_src/dpu.cpp:335]   --->   Operation 614 'br' 'br_ln335' <Predicate = true> <Delay = 0.00>

State 246 <SV = 46> <Delay = 0.00>
ST_246 : Operation 615 [1/1] (0.00ns)   --->   "%this_3_39 = phi i8192 %this_3_18_loc_load, void %for.inc269.preheader, i8192 %this_3_17_loc_load, void %for.inc246.preheader, i8192 %this_3_8_loc_load, void %for.inc81.preheader, i8192 %this_3_3_loc_load, void %for.inc41.preheader, i8192 %this_3_0_loc_load, void %for.inc.preheader, i8192 %this_3_1_loc_load, void %for.inc27.preheader, i8192 %this_3_26_load, void %if.end463.loopexit, i8192 %this_3_19_load, void %if.end463.loopexit52, i8192 %this_3_9_load, void %if.end463.loopexit53"   --->   Operation 615 'phi' 'this_3_39' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 616 [1/1] (0.00ns)   --->   "%this_4_39 = phi i8192 %this_4_18_loc_load, void %for.inc269.preheader, i8192 %this_4_17_loc_load, void %for.inc246.preheader, i8192 %this_4_8_loc_load, void %for.inc81.preheader, i8192 %this_4_3_loc_load, void %for.inc41.preheader, i8192 %this_4_0_loc_load, void %for.inc.preheader, i8192 %this_4_1_loc_load, void %for.inc27.preheader, i8192 %this_4_26_load, void %if.end463.loopexit, i8192 %this_4_19_load, void %if.end463.loopexit52, i8192 %this_4_9_load, void %if.end463.loopexit53"   --->   Operation 616 'phi' 'this_4_39' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 617 [1/1] (0.00ns)   --->   "%this_1_38 = phi i8192 %this_1_17_loc_load, void %for.inc269.preheader, i8192 %this_1_16_loc_load, void %for.inc246.preheader, i8192 %this_1_8_loc_load, void %for.inc81.preheader, i8192 %this_1_3_loc_load, void %for.inc41.preheader, i8192 %this_1_0_loc_load, void %for.inc.preheader, i8192 %this_1_1_loc_load, void %for.inc27.preheader, i8192 %this_1_25_load, void %if.end463.loopexit, i8192 %this_1_18_load, void %if.end463.loopexit52, i8192 %this_1_9_load, void %if.end463.loopexit53"   --->   Operation 617 'phi' 'this_1_38' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 618 [1/1] (0.00ns)   --->   "%this_2_24 = phi i8192 %p_read_19, void %for.inc269.preheader, i8192 %p_read_19, void %for.inc246.preheader, i8192 %this_2_4_loc_load, void %for.inc81.preheader, i8192 %this_2_1_loc_load, void %for.inc41.preheader, i8192 %this_2_0_loc_load, void %for.inc.preheader, i8192 %call_ret7, void %for.inc27.preheader, i8192 %this_2_14_load, void %if.end463.loopexit, i8192 %this_2_10_load, void %if.end463.loopexit52, i8192 %this_2_5_load, void %if.end463.loopexit53" [HLS_Final_vitis_src/dpu.cpp:156]   --->   Operation 618 'phi' 'this_2_24' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 619 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i32768 <undef>, i8192 %this_3_39" [HLS_Final_vitis_src/dpu.cpp:381]   --->   Operation 619 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 620 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32768 %mrv_s, i8192 %this_4_39" [HLS_Final_vitis_src/dpu.cpp:381]   --->   Operation 620 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 621 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i32768 %mrv_1, i8192 %this_1_38" [HLS_Final_vitis_src/dpu.cpp:381]   --->   Operation 621 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 622 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i32768 %mrv_2, i8192 %this_2_24" [HLS_Final_vitis_src/dpu.cpp:381]   --->   Operation 622 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 623 [1/1] (0.00ns)   --->   "%ret_ln381 = ret i32768 %mrv_3" [HLS_Final_vitis_src/dpu.cpp:381]   --->   Operation 623 'ret' 'ret_ln381' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.02ns
The critical path consists of the following:
	wire read operation ('itr_read') on port 'itr' [12]  (0 ns)
	'call' operation ('call_ln0') to 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' [188]  (1.02 ns)

 <State 2>: 0.809ns
The critical path consists of the following:
	'load' operation ('k', HLS_Final_vitis_src/dpu.cpp:287) on local variable 'k' [126]  (0 ns)
	'add' operation ('k', HLS_Final_vitis_src/dpu.cpp:286) [133]  (0.809 ns)

 <State 3>: 2.17ns
The critical path consists of the following:
	'add' operation ('add_ln287', HLS_Final_vitis_src/dpu.cpp:287) [139]  (0.871 ns)
	'call' operation ('call_ret15', HLS_Final_vitis_src/dpu.cpp:287) to 'read_p2' [140]  (1.3 ns)

 <State 4>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret15', HLS_Final_vitis_src/dpu.cpp:287) to 'read_p2' [140]  (1.3 ns)

 <State 5>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln287', HLS_Final_vitis_src/dpu.cpp:287) to 'dpu_func_Pipeline_FUNC_NTT_LOOP1' [141]  (1.02 ns)

 <State 6>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln287', HLS_Final_vitis_src/dpu.cpp:287) to 'dpu_func_Pipeline_FUNC_NTT_LOOP1' [141]  (1.02 ns)

 <State 7>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret26', HLS_Final_vitis_src/dpu.cpp:297) to 'read_p2' [145]  (1.3 ns)

 <State 8>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret26', HLS_Final_vitis_src/dpu.cpp:297) to 'read_p2' [145]  (1.3 ns)

 <State 9>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_20_loc_load') on local variable 'this_3_20_loc' [142]  (0 ns)
	'call' operation ('call_ln297', HLS_Final_vitis_src/dpu.cpp:297) to 'dpu_func_Pipeline_FUNC_NTT_LOOP2' [146]  (1.02 ns)

 <State 10>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln297', HLS_Final_vitis_src/dpu.cpp:297) to 'dpu_func_Pipeline_FUNC_NTT_LOOP2' [146]  (1.02 ns)

 <State 11>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret31', HLS_Final_vitis_src/dpu.cpp:306) to 'read_p2' [150]  (1.3 ns)

 <State 12>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret31', HLS_Final_vitis_src/dpu.cpp:306) to 'read_p2' [150]  (1.3 ns)

 <State 13>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_21_loc_load') on local variable 'this_3_21_loc' [147]  (0 ns)
	'call' operation ('call_ln306', HLS_Final_vitis_src/dpu.cpp:306) to 'dpu_func_Pipeline_FUNC_NTT_LOOP3' [153]  (1.02 ns)

 <State 14>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln306', HLS_Final_vitis_src/dpu.cpp:306) to 'dpu_func_Pipeline_FUNC_NTT_LOOP3' [153]  (1.02 ns)

 <State 15>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_22_loc_load') on local variable 'this_3_22_loc' [154]  (0 ns)
	'call' operation ('call_ln306', HLS_Final_vitis_src/dpu.cpp:306) to 'dpu_func_Pipeline_FUNC_NTT_LOOP4' [157]  (1.02 ns)

 <State 16>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln306', HLS_Final_vitis_src/dpu.cpp:306) to 'dpu_func_Pipeline_FUNC_NTT_LOOP4' [157]  (1.02 ns)

 <State 17>: 0.561ns
The critical path consists of the following:
	'load' operation ('this_3_23_loc_load') on local variable 'this_3_23_loc' [158]  (0 ns)
	'call' operation ('call_ln0') to 'dpu_func_Pipeline_FUNC_NTT_LOOP5' [162]  (0.561 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0.46ns
The critical path consists of the following:
	'store' operation ('store_ln286', HLS_Final_vitis_src/dpu.cpp:286) of variable 'k', HLS_Final_vitis_src/dpu.cpp:286 on local variable 'k' [177]  (0.46 ns)

 <State 20>: 0.46ns
The critical path consists of the following:
	'phi' operation ('this_3_25') with incoming values : ('this_3_21_loc_load') ('this_3_24_loc_load') [169]  (0 ns)
	'store' operation ('store_ln286', HLS_Final_vitis_src/dpu.cpp:286) of variable 'this_3_25' on local variable 'this_3_19' [173]  (0.46 ns)

 <State 21>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' [188]  (1.02 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 0ns
The critical path consists of the following:

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 0ns
The critical path consists of the following:

 <State 44>: 0ns
The critical path consists of the following:

 <State 45>: 0ns
The critical path consists of the following:

 <State 46>: 0ns
The critical path consists of the following:

 <State 47>: 0ns
The critical path consists of the following:

 <State 48>: 0ns
The critical path consists of the following:

 <State 49>: 0ns
The critical path consists of the following:

 <State 50>: 0ns
The critical path consists of the following:

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 0ns
The critical path consists of the following:

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 0ns
The critical path consists of the following:

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 0ns
The critical path consists of the following:

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 0ns
The critical path consists of the following:

 <State 60>: 0ns
The critical path consists of the following:

 <State 61>: 0ns
The critical path consists of the following:

 <State 62>: 0ns
The critical path consists of the following:

 <State 63>: 0ns
The critical path consists of the following:

 <State 64>: 0ns
The critical path consists of the following:

 <State 65>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('this_3_39') with incoming values : ('this_3_19_load') ('this_3_18_loc_load') ('this_3_17_loc_load') ('this_3_9_load') ('this_3_8_loc_load') ('this_3_1_loc_load') ('this_3_3_loc_load') ('this_3_0_loc_load') ('this_3_26_load') [368]  (0.755 ns)

 <State 66>: 1.85ns
The critical path consists of the following:
	'load' operation ('k', HLS_Final_vitis_src/dpu.cpp:214) on local variable 'k' [206]  (0 ns)
	'add' operation ('add_ln217', HLS_Final_vitis_src/dpu.cpp:217) [220]  (0.825 ns)
	'call' operation ('call_ln217', HLS_Final_vitis_src/dpu.cpp:217) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' [221]  (1.03 ns)

 <State 67>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln217', HLS_Final_vitis_src/dpu.cpp:217) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' [221]  (1.02 ns)

 <State 68>: 0ns
The critical path consists of the following:

 <State 69>: 0ns
The critical path consists of the following:

 <State 70>: 0ns
The critical path consists of the following:

 <State 71>: 0ns
The critical path consists of the following:

 <State 72>: 0ns
The critical path consists of the following:

 <State 73>: 0ns
The critical path consists of the following:

 <State 74>: 0ns
The critical path consists of the following:

 <State 75>: 0ns
The critical path consists of the following:

 <State 76>: 0ns
The critical path consists of the following:

 <State 77>: 0ns
The critical path consists of the following:

 <State 78>: 0ns
The critical path consists of the following:

 <State 79>: 0ns
The critical path consists of the following:

 <State 80>: 0ns
The critical path consists of the following:

 <State 81>: 0ns
The critical path consists of the following:

 <State 82>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret22', HLS_Final_vitis_src/dpu.cpp:225) to 'read_p2' [225]  (1.3 ns)

 <State 83>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret22', HLS_Final_vitis_src/dpu.cpp:225) to 'read_p2' [225]  (1.3 ns)

 <State 84>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_10_loc_load') on local variable 'this_3_10_loc' [222]  (0 ns)
	'call' operation ('call_ln225', HLS_Final_vitis_src/dpu.cpp:225) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' [226]  (1.02 ns)

 <State 85>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln225', HLS_Final_vitis_src/dpu.cpp:225) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' [226]  (1.02 ns)

 <State 86>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret30', HLS_Final_vitis_src/dpu.cpp:234) to 'read_p2' [230]  (1.3 ns)

 <State 87>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret30', HLS_Final_vitis_src/dpu.cpp:234) to 'read_p2' [230]  (1.3 ns)

 <State 88>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_11_loc_load') on local variable 'this_3_11_loc' [227]  (0 ns)
	'call' operation ('call_ln234', HLS_Final_vitis_src/dpu.cpp:234) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' [233]  (1.02 ns)

 <State 89>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln234', HLS_Final_vitis_src/dpu.cpp:234) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' [233]  (1.02 ns)

 <State 90>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_12_loc_load') on local variable 'this_3_12_loc' [234]  (0 ns)
	'call' operation ('call_ln234', HLS_Final_vitis_src/dpu.cpp:234) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' [237]  (1.02 ns)

 <State 91>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln234', HLS_Final_vitis_src/dpu.cpp:234) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' [237]  (1.02 ns)

 <State 92>: 1.4ns
The critical path consists of the following:
	'add' operation ('conv216', HLS_Final_vitis_src/dpu.cpp:214) [248]  (0.84 ns)
	'call' operation ('call_ln234', HLS_Final_vitis_src/dpu.cpp:234) to 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' [249]  (0.561 ns)

 <State 93>: 0ns
The critical path consists of the following:

 <State 94>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' [255]  (1.02 ns)

 <State 95>: 0ns
The critical path consists of the following:

 <State 96>: 0ns
The critical path consists of the following:

 <State 97>: 0ns
The critical path consists of the following:

 <State 98>: 0ns
The critical path consists of the following:

 <State 99>: 0ns
The critical path consists of the following:

 <State 100>: 0ns
The critical path consists of the following:

 <State 101>: 0ns
The critical path consists of the following:

 <State 102>: 0ns
The critical path consists of the following:

 <State 103>: 0ns
The critical path consists of the following:

 <State 104>: 0ns
The critical path consists of the following:

 <State 105>: 0ns
The critical path consists of the following:

 <State 106>: 0ns
The critical path consists of the following:

 <State 107>: 0ns
The critical path consists of the following:

 <State 108>: 0ns
The critical path consists of the following:

 <State 109>: 0ns
The critical path consists of the following:

 <State 110>: 0ns
The critical path consists of the following:

 <State 111>: 0ns
The critical path consists of the following:

 <State 112>: 0ns
The critical path consists of the following:

 <State 113>: 0ns
The critical path consists of the following:

 <State 114>: 0ns
The critical path consists of the following:

 <State 115>: 0ns
The critical path consists of the following:

 <State 116>: 0ns
The critical path consists of the following:

 <State 117>: 0ns
The critical path consists of the following:

 <State 118>: 0ns
The critical path consists of the following:

 <State 119>: 0ns
The critical path consists of the following:

 <State 120>: 0ns
The critical path consists of the following:

 <State 121>: 0ns
The critical path consists of the following:

 <State 122>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret1', HLS_Final_vitis_src/dpu.cpp:185) to 'read_p2' [259]  (1.3 ns)

 <State 123>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret1', HLS_Final_vitis_src/dpu.cpp:185) to 'read_p2' [259]  (1.3 ns)

 <State 124>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_5_loc_load') on local variable 'this_3_5_loc' [256]  (0 ns)
	'call' operation ('call_ln185', HLS_Final_vitis_src/dpu.cpp:185) to 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' [260]  (1.02 ns)

 <State 125>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln185', HLS_Final_vitis_src/dpu.cpp:185) to 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' [260]  (1.02 ns)

 <State 126>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret19', HLS_Final_vitis_src/dpu.cpp:194) to 'read_p2' [264]  (1.3 ns)

 <State 127>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret19', HLS_Final_vitis_src/dpu.cpp:194) to 'read_p2' [264]  (1.3 ns)

 <State 128>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_6_loc_load') on local variable 'this_3_6_loc' [261]  (0 ns)
	'call' operation ('call_ln194', HLS_Final_vitis_src/dpu.cpp:194) to 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' [265]  (1.02 ns)

 <State 129>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln194', HLS_Final_vitis_src/dpu.cpp:194) to 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' [265]  (1.02 ns)

 <State 130>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_7_loc_load') on local variable 'this_3_7_loc' [266]  (0 ns)
	'call' operation ('call_ln194', HLS_Final_vitis_src/dpu.cpp:194) to 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' [269]  (1.02 ns)

 <State 131>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln194', HLS_Final_vitis_src/dpu.cpp:194) to 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' [269]  (1.02 ns)

 <State 132>: 0ns
The critical path consists of the following:

 <State 133>: 0ns
The critical path consists of the following:

 <State 134>: 0ns
The critical path consists of the following:

 <State 135>: 0ns
The critical path consists of the following:

 <State 136>: 0ns
The critical path consists of the following:

 <State 137>: 0ns
The critical path consists of the following:

 <State 138>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('this_3_39') with incoming values : ('this_3_19_load') ('this_3_18_loc_load') ('this_3_17_loc_load') ('this_3_9_load') ('this_3_8_loc_load') ('this_3_1_loc_load') ('this_3_3_loc_load') ('this_3_0_loc_load') ('this_3_26_load') [368]  (0.755 ns)

 <State 139>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'dpu_func_Pipeline_FUNC_RD_LOOP1' [276]  (1.02 ns)

 <State 140>: 0ns
The critical path consists of the following:

 <State 141>: 0ns
The critical path consists of the following:

 <State 142>: 0ns
The critical path consists of the following:

 <State 143>: 0ns
The critical path consists of the following:

 <State 144>: 0ns
The critical path consists of the following:

 <State 145>: 0ns
The critical path consists of the following:

 <State 146>: 0ns
The critical path consists of the following:

 <State 147>: 0ns
The critical path consists of the following:

 <State 148>: 0ns
The critical path consists of the following:

 <State 149>: 0ns
The critical path consists of the following:

 <State 150>: 0ns
The critical path consists of the following:

 <State 151>: 0ns
The critical path consists of the following:

 <State 152>: 0ns
The critical path consists of the following:

 <State 153>: 0ns
The critical path consists of the following:

 <State 154>: 0ns
The critical path consists of the following:

 <State 155>: 0ns
The critical path consists of the following:

 <State 156>: 0ns
The critical path consists of the following:

 <State 157>: 0ns
The critical path consists of the following:

 <State 158>: 0ns
The critical path consists of the following:

 <State 159>: 0ns
The critical path consists of the following:

 <State 160>: 0ns
The critical path consists of the following:

 <State 161>: 0ns
The critical path consists of the following:

 <State 162>: 0ns
The critical path consists of the following:

 <State 163>: 0ns
The critical path consists of the following:

 <State 164>: 0ns
The critical path consists of the following:

 <State 165>: 0ns
The critical path consists of the following:

 <State 166>: 0ns
The critical path consists of the following:

 <State 167>: 0ns
The critical path consists of the following:

 <State 168>: 0ns
The critical path consists of the following:

 <State 169>: 0ns
The critical path consists of the following:

 <State 170>: 0ns
The critical path consists of the following:

 <State 171>: 0ns
The critical path consists of the following:

 <State 172>: 0ns
The critical path consists of the following:

 <State 173>: 0ns
The critical path consists of the following:

 <State 174>: 0ns
The critical path consists of the following:

 <State 175>: 0ns
The critical path consists of the following:

 <State 176>: 0ns
The critical path consists of the following:

 <State 177>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret7', HLS_Final_vitis_src/dpu.cpp:156) to 'read_p2' [280]  (1.3 ns)

 <State 178>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret7', HLS_Final_vitis_src/dpu.cpp:156) to 'read_p2' [280]  (1.3 ns)

 <State 179>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_1_loc_load') on local variable 'this_3_1_loc' [277]  (0 ns)
	'call' operation ('call_ln156', HLS_Final_vitis_src/dpu.cpp:156) to 'dpu_func_Pipeline_FUNC_RD_LOOP2' [283]  (1.02 ns)

 <State 180>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln156', HLS_Final_vitis_src/dpu.cpp:156) to 'dpu_func_Pipeline_FUNC_RD_LOOP2' [283]  (1.02 ns)

 <State 181>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_2_loc_load') on local variable 'this_3_2_loc' [284]  (0 ns)
	'call' operation ('call_ln156', HLS_Final_vitis_src/dpu.cpp:156) to 'dpu_func_Pipeline_FUNC_RD_LOOP3' [287]  (1.02 ns)

 <State 182>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln156', HLS_Final_vitis_src/dpu.cpp:156) to 'dpu_func_Pipeline_FUNC_RD_LOOP3' [287]  (1.02 ns)

 <State 183>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('this_3_39') with incoming values : ('this_3_19_load') ('this_3_18_loc_load') ('this_3_17_loc_load') ('this_3_9_load') ('this_3_8_loc_load') ('this_3_1_loc_load') ('this_3_3_loc_load') ('this_3_0_loc_load') ('this_3_26_load') [368]  (0.755 ns)

 <State 184>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'dpu_func_Pipeline_FUNC_ADD_LOOP1' [294]  (1.02 ns)

 <State 185>: 0ns
The critical path consists of the following:

 <State 186>: 0ns
The critical path consists of the following:

 <State 187>: 0ns
The critical path consists of the following:

 <State 188>: 0ns
The critical path consists of the following:

 <State 189>: 0ns
The critical path consists of the following:

 <State 190>: 0ns
The critical path consists of the following:

 <State 191>: 0ns
The critical path consists of the following:

 <State 192>: 0ns
The critical path consists of the following:

 <State 193>: 0ns
The critical path consists of the following:

 <State 194>: 0ns
The critical path consists of the following:

 <State 195>: 0ns
The critical path consists of the following:

 <State 196>: 0ns
The critical path consists of the following:

 <State 197>: 0ns
The critical path consists of the following:

 <State 198>: 0ns
The critical path consists of the following:

 <State 199>: 0ns
The critical path consists of the following:

 <State 200>: 0ns
The critical path consists of the following:

 <State 201>: 0ns
The critical path consists of the following:

 <State 202>: 0ns
The critical path consists of the following:

 <State 203>: 0ns
The critical path consists of the following:

 <State 204>: 0ns
The critical path consists of the following:

 <State 205>: 0ns
The critical path consists of the following:

 <State 206>: 0ns
The critical path consists of the following:

 <State 207>: 0ns
The critical path consists of the following:

 <State 208>: 0ns
The critical path consists of the following:

 <State 209>: 0ns
The critical path consists of the following:

 <State 210>: 0ns
The critical path consists of the following:

 <State 211>: 0ns
The critical path consists of the following:

 <State 212>: 0ns
The critical path consists of the following:

 <State 213>: 0ns
The critical path consists of the following:

 <State 214>: 0ns
The critical path consists of the following:

 <State 215>: 0ns
The critical path consists of the following:

 <State 216>: 0ns
The critical path consists of the following:

 <State 217>: 0ns
The critical path consists of the following:

 <State 218>: 0ns
The critical path consists of the following:

 <State 219>: 0ns
The critical path consists of the following:

 <State 220>: 0ns
The critical path consists of the following:

 <State 221>: 0ns
The critical path consists of the following:

 <State 222>: 0ns
The critical path consists of the following:

 <State 223>: 0ns
The critical path consists of the following:

 <State 224>: 0ns
The critical path consists of the following:

 <State 225>: 0ns
The critical path consists of the following:

 <State 226>: 0ns
The critical path consists of the following:

 <State 227>: 0ns
The critical path consists of the following:

 <State 228>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('this_3_39') with incoming values : ('this_3_19_load') ('this_3_18_loc_load') ('this_3_17_loc_load') ('this_3_9_load') ('this_3_8_loc_load') ('this_3_1_loc_load') ('this_3_3_loc_load') ('this_3_0_loc_load') ('this_3_26_load') [368]  (0.755 ns)

 <State 229>: 1.29ns
The critical path consists of the following:
	'load' operation ('k', HLS_Final_vitis_src/dpu.cpp:344) on local variable 'k' [313]  (0 ns)
	'add' operation ('k', HLS_Final_vitis_src/dpu.cpp:335) [320]  (0.809 ns)
	blocking operation 0.476 ns on control path)

 <State 230>: 0ns
The critical path consists of the following:

 <State 231>: 2.17ns
The critical path consists of the following:
	'add' operation ('add_ln344', HLS_Final_vitis_src/dpu.cpp:344) [330]  (0.871 ns)
	'call' operation ('call_ret16', HLS_Final_vitis_src/dpu.cpp:344) to 'read_p2' [331]  (1.3 ns)

 <State 232>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret16', HLS_Final_vitis_src/dpu.cpp:344) to 'read_p2' [331]  (1.3 ns)

 <State 233>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_27_loc_load') on local variable 'this_3_27_loc' [325]  (0 ns)
	'call' operation ('call_ln344', HLS_Final_vitis_src/dpu.cpp:344) to 'dpu_func_Pipeline_FUNC_INTT_LOOP2' [332]  (1.02 ns)

 <State 234>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln344', HLS_Final_vitis_src/dpu.cpp:344) to 'dpu_func_Pipeline_FUNC_INTT_LOOP2' [332]  (1.02 ns)

 <State 235>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:354) to 'read_p2' [336]  (1.3 ns)

 <State 236>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:354) to 'read_p2' [336]  (1.3 ns)

 <State 237>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_28_loc_load') on local variable 'this_3_28_loc' [333]  (0 ns)
	'call' operation ('call_ln354', HLS_Final_vitis_src/dpu.cpp:354) to 'dpu_func_Pipeline_FUNC_INTT_LOOP3' [337]  (1.02 ns)

 <State 238>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln354', HLS_Final_vitis_src/dpu.cpp:354) to 'dpu_func_Pipeline_FUNC_INTT_LOOP3' [337]  (1.02 ns)

 <State 239>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret29', HLS_Final_vitis_src/dpu.cpp:363) to 'read_p2' [341]  (1.3 ns)

 <State 240>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret29', HLS_Final_vitis_src/dpu.cpp:363) to 'read_p2' [341]  (1.3 ns)

 <State 241>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_29_loc_load') on local variable 'this_3_29_loc' [338]  (0 ns)
	'call' operation ('call_ln363', HLS_Final_vitis_src/dpu.cpp:363) to 'dpu_func_Pipeline_FUNC_INTT_LOOP4' [344]  (1.02 ns)

 <State 242>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln363', HLS_Final_vitis_src/dpu.cpp:363) to 'dpu_func_Pipeline_FUNC_INTT_LOOP4' [344]  (1.02 ns)

 <State 243>: 1.02ns
The critical path consists of the following:
	'load' operation ('this_3_30_loc_load') on local variable 'this_3_30_loc' [345]  (0 ns)
	'call' operation ('call_ln363', HLS_Final_vitis_src/dpu.cpp:363) to 'dpu_func_Pipeline_FUNC_INTT_LOOP5' [348]  (1.02 ns)

 <State 244>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln363', HLS_Final_vitis_src/dpu.cpp:363) to 'dpu_func_Pipeline_FUNC_INTT_LOOP5' [348]  (1.02 ns)

 <State 245>: 0.92ns
The critical path consists of the following:
	'load' operation ('this_3_31_loc_load') on local variable 'this_3_31_loc' [349]  (0 ns)
	multiplexor before 'phi' operation ('this_3_32') with incoming values : ('this_3_29_loc_load') ('this_3_31_loc_load') [355]  (0.46 ns)
	'phi' operation ('this_3_32') with incoming values : ('this_3_29_loc_load') ('this_3_31_loc_load') [355]  (0 ns)
	'store' operation ('store_ln335', HLS_Final_vitis_src/dpu.cpp:335) of variable 'this_3_32' on local variable 'this_3_26' [359]  (0.46 ns)

 <State 246>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
