	component switchesqsys is
		port (
			clk_clk                : in  std_logic                    := 'X';             -- clk
			reset_reset_n          : in  std_logic                    := 'X';             -- reset_n
			switches_export        : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			leds_export            : out std_logic_vector(7 downto 0);                    -- export
			readytodownload_export : in  std_logic                    := 'X';             -- export
			outsignal_export       : out std_logic_vector(1 downto 0);                    -- export
			curbyteout_export      : out std_logic_vector(7 downto 0);                    -- export
			instrobe_export        : in  std_logic                    := 'X';             -- export
			load_export            : out std_logic;                                       -- export
			curbytein_export       : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			empty_export           : in  std_logic                    := 'X'              -- export
		);
	end component switchesqsys;

