/* SPDX-License-Identifier: GPL-2.0 */
/*
 * fl2000_drm.c
 *
 * (C) Copyright 2012, Red Hat
 * (C) Copyright 2018-2019, Artem Mygaiev
 */

#include "fl2000.h"

int fl2000_afe_magic(struct usb_device *usb_dev);

int fl2000_stream_mode_set(struct usb_device *usb_dev);
void fl2000_stream_update(struct usb_device *usb_dev, dma_addr_t addr,
		size_t fb_size, struct drm_simple_display_pipe *pipe);
int fl2000_stream_enable(struct usb_device *usb_dev);
void fl2000_stream_disable(struct usb_device *usb_dev);

#define DRM_DRIVER_NAME		"fl2000_drm"
#define DRM_DRIVER_DESC		"USB-HDMI"
#define DRM_DRIVER_DATE		"20181001"

#define DRM_DRIVER_MAJOR	0
#define DRM_DRIVER_MINOR	0
#define DRM_DRIVER_PATCHLEVEL	1

#define MAX_WIDTH		4000
#define MAX_HEIGHT		4000
#define BPP			32

int fl2000_reset(struct usb_device *usb_dev);

/* List all supported bridges */
static const char *fl2000_supported_bridges[] = {
	"it66121", /* IT66121 driver name*/
};

static const u32 fl2000_pixel_formats[] = {
	/* 24-bit RGB le */
	DRM_FORMAT_RGB888,
	DRM_FORMAT_ARGB8888,
	DRM_FORMAT_XRGB8888,
	/* 16-bit RGB le */
	DRM_FORMAT_RGB565,
	/* 15-bit RGB le */
	DRM_FORMAT_XRGB1555,
	DRM_FORMAT_ARGB1555,
};

struct fl2000_drm_if {
	struct drm_device drm;
	struct drm_simple_display_pipe pipe;
};

static inline struct fl2000_drm_if *fl2000_drm_to_drm_if(struct drm_device *drm)
{
	return container_of(drm, struct fl2000_drm_if, drm);
}

static inline struct fl2000_drm_if *fl2000_pipe_to_drm_if(
		struct drm_simple_display_pipe *pipe)
{
	return container_of(pipe, struct fl2000_drm_if, pipe);
}

DEFINE_DRM_GEM_CMA_FOPS(fl2000_drm_driver_fops);

static void fl2000_drm_release(struct drm_device *drm)
{
	drm_atomic_helper_shutdown(drm);
	drm_mode_config_cleanup(drm);
	drm_dev_fini(drm);
}

static struct drm_driver fl2000_drm_driver = {
	.driver_features = DRIVER_MODESET | DRIVER_GEM | \
		DRIVER_ATOMIC,
	.lastclose = drm_fb_helper_lastclose,
	.ioctls = NULL,
	.fops = &fl2000_drm_driver_fops,
	.release = fl2000_drm_release,

	DRM_GEM_CMA_VMAP_DRIVER_OPS,

	.gem_free_object_unlocked = drm_gem_cma_free_object,
	.gem_vm_ops = &drm_gem_cma_vm_ops,
	.gem_prime_import = drm_gem_prime_import,
	.gem_prime_export = drm_gem_prime_export,
	.gem_prime_get_sg_table = drm_gem_cma_prime_get_sg_table,
	.gem_prime_vmap = drm_gem_cma_prime_vmap,
	.gem_prime_vunmap = drm_gem_cma_prime_vunmap,

	.name = DRM_DRIVER_NAME,
	.desc = DRM_DRIVER_DESC,
	.date = DRM_DRIVER_DATE,
	.major = DRM_DRIVER_MAJOR,
	.minor = DRM_DRIVER_MINOR,
	.patchlevel = DRM_DRIVER_PATCHLEVEL,

#if defined(_DISABLED_CONFIG_DEBUG_FS)
	.debugfs_init = fl2000_debugfs_init,
#endif
};

static const struct drm_mode_config_funcs fl2000_mode_config_funcs = {
	.fb_create = drm_gem_fb_create,
	.atomic_check = drm_atomic_helper_check,
	.atomic_commit = drm_atomic_helper_commit,
};

static enum drm_mode_status fl2000_display_mode_valid(struct drm_simple_display_pipe *crtc,
		const struct drm_display_mode *mode)
{
	// struct drm_device *drm = crtc->dev;

	/*dev_info(drm->dev, "DRM mode validation: "DRM_MODE_FMT,
			DRM_MODE_ARG(mode));*/

	/* TODO: check mode USB bandwidth and other FL2000 HW limitations*/

	return MODE_OK;
}

static void fl2000_display_enable(struct drm_simple_display_pipe *pipe,
		struct drm_crtc_state *cstate,
		struct drm_plane_state *plane_state)
{
	struct drm_crtc *crtc = &pipe->crtc;
	struct drm_device *drm = crtc->dev;

	dev_info(drm->dev, "fl2000_display_enable");

	/* TODO: Kick off ISO queue */

	drm_crtc_vblank_on(crtc);
}

void fl2000_display_disable(struct drm_simple_display_pipe *pipe)
{
	struct drm_crtc *crtc = &pipe->crtc;
	struct drm_device *drm = crtc->dev;

	dev_info(drm->dev, "fl2000_display_disable");

	/* TODO: Stop ISO queue */

	drm_crtc_vblank_off(crtc);
}

static int fl2000_display_check(struct drm_simple_display_pipe *pipe,
		struct drm_plane_state *plane_state,
		struct drm_crtc_state *crtc_state)
{
	struct drm_crtc *crtc = &pipe->crtc;
	struct drm_device *drm = crtc->dev;
	struct drm_framebuffer *fb = plane_state->fb;
	int n;

	dev_info(drm->dev, "fl2000_display_check");

	n = fb->format->num_planes;
	if (n > 1) {
		/* TODO: Check real buffer area for transmission */
		struct drm_format_name_buf format_name;
		dev_err(drm->dev, "Only single plane RGB framebuffers are " \
				"supported, got %d planes (%s)", n,
				drm_get_format_name(fb->format->format,
						&format_name));
		return -EINVAL;
	}
	return 0;
}

static void fl2000_display_update(struct drm_simple_display_pipe *pipe,
		struct drm_plane_state *old_pstate)
{
	struct drm_crtc *crtc = &pipe->crtc;
	struct drm_device *drm = crtc->dev;
	struct drm_pending_vblank_event *event = crtc->state->event;
	struct drm_plane *plane = &pipe->plane;
	struct drm_plane_state *pstate = plane->state;
	struct drm_framebuffer *fb = pstate->fb;

	dev_info(drm->dev, "fl2000_display_update");

	if (fb) {
		/* We support only RGB pixel formats, so only #0 */
		dma_addr_t addr = drm_fb_cma_get_gem_addr(fb, pstate, 0);
		size_t fb_size = fb->format->cpp[0] * fb->height * fb->width;

		fl2000_stream_update(drm->dev_private, addr, fb_size, pipe);
	}

	if (event) {
		crtc->state->event = NULL;

		spin_lock_irq(&drm->event_lock);
		if (crtc->state->active && drm_crtc_vblank_get(crtc) == 0)
			drm_crtc_arm_vblank_event(crtc, event);
		else
			drm_crtc_send_vblank_event(crtc, event);
		spin_unlock_irq(&drm->event_lock);
	}
}

/* Logical pipe management (no HW configuration here) */
static const struct drm_simple_display_pipe_funcs fl2000_display_funcs = {
	.mode_valid = fl2000_display_mode_valid,
	.enable = fl2000_display_enable,
	.disable = fl2000_display_disable,
	.check = fl2000_display_check,
	.update = fl2000_display_update,
	.prepare_fb = drm_gem_fb_simple_display_pipe_prepare_fb,
};

static void fl2000_output_mode_set(struct drm_encoder *encoder,
		 struct drm_display_mode *mode,
		 struct drm_display_mode *adjusted_mode)
{
	struct drm_device *drm = encoder->dev;
	struct usb_device *usb_dev = drm->dev_private;
	struct regmap *regmap = dev_get_regmap(&usb_dev->dev, NULL);
	fl2000_vga_hsync_reg1 hsync1 = {.val = 0};
	fl2000_vga_hsync_reg2 hsync2 = {.val = 0};
	fl2000_vga_vsync_reg1 vsync1 = {.val = 0};
	fl2000_vga_vsync_reg2 vsync2 = {.val = 0};
	fl2000_vga_cntrl_reg_pxclk pxclk = {.val = 0};
	fl2000_vga_ctrl_reg_aclk aclk = {.val = 0};
	fl2000_vga_pll_reg pll = {.val = 0};
	fl2000_vga_isoch_reg isoch = {.val = 0};
	u32 mask;

	dev_info(drm->dev, "fl2000_output_mode_set");

	mask = 0;
	aclk.force_pll_up = true;
	fl2000_add_bitmask(mask, fl2000_vga_ctrl_reg_aclk, force_pll_up);
	regmap_write_bits(regmap, FL2000_VGA_CTRL_REG_ACLK, mask, aclk.val);

	/* TODO: Calculate PLL settings */
	pll.val = 0x0020410A; // 32MHz
	regmap_write(regmap, FL2000_VGA_PLL_REG, pll.val);

	/* TODO: Reset FL2000 and read back PLL settings for validation */

	/* Generic clock configuration */
	mask = 0;
	aclk.use_pkt_pending = false;
	fl2000_add_bitmask(mask, fl2000_vga_ctrl_reg_aclk, use_pkt_pending);
	regmap_write_bits(regmap, FL2000_VGA_CTRL_REG_ACLK, mask, aclk.val);

	mask = 0;
	aclk.use_zero_pkt_len = true;
	fl2000_add_bitmask(mask, fl2000_vga_ctrl_reg_aclk, use_zero_pkt_len);
	aclk.vga_err_int_en = true;
	fl2000_add_bitmask(mask, fl2000_vga_ctrl_reg_aclk, vga_err_int_en);
	aclk.lbuf_err_int_en = true;
	regmap_write_bits(regmap, FL2000_VGA_CTRL_REG_ACLK, mask, aclk.val);

	mask = 0;
	pxclk.dac_output_en = false;
	fl2000_add_bitmask(mask, fl2000_vga_cntrl_reg_pxclk, dac_output_en);
	pxclk.drop_cnt = false;
	fl2000_add_bitmask(mask, fl2000_vga_cntrl_reg_pxclk, drop_cnt);
	regmap_write_bits(regmap, FL2000_VGA_CTRL_REG_PXCLK, mask, pxclk.val);

	mask = 0;
	pxclk.dac_output_en = true;
	fl2000_add_bitmask(mask, fl2000_vga_cntrl_reg_pxclk, dac_output_en);
	pxclk.clear_watermark = true;
	fl2000_add_bitmask(mask, fl2000_vga_cntrl_reg_pxclk, clear_watermark);
	regmap_write_bits(regmap, FL2000_VGA_CTRL_REG_PXCLK, mask, pxclk.val);

	mask = 0;
	isoch.mframe_cnt = 0;
	fl2000_add_bitmask(mask, fl2000_vga_isoch_reg, mframe_cnt);
	regmap_write_bits(regmap, FL2000_VGA_ISOCH_REG, mask, isoch.val);

	/* Timings configuration */
	hsync1.hactive = mode->hdisplay;
	hsync1.htotal = mode->htotal;
	regmap_write(regmap, FL2000_VGA_HSYNC_REG1, hsync1.val);

	vsync1.vactive = mode->vdisplay;
	vsync1.vtotal = mode->vtotal;
	regmap_write(regmap, FL2000_VGA_VSYNC_REG1, vsync1.val);

	hsync2.hsync_width = mode->hsync_end - mode->hsync_start;
	hsync2.hstart = (mode->htotal - mode->hsync_start + 1);
	regmap_write(regmap, FL2000_VGA_HSYNC_REG2, hsync2.val);

	vsync2.vsync_width = mode->vsync_end - mode->vsync_start;
	vsync2.vstart = (mode->vtotal - mode->vsync_start + 1);
	vsync2.start_latency = vsync2.vstart;
	regmap_write(regmap, FL2000_VGA_VSYNC_REG2, vsync2.val);

	regmap_write(regmap, FL2000_VGA_HI_MARK, (480+1));
	regmap_write(regmap, FL2000_VGA_LO_MARK, 1);

	fl2000_afe_magic(usb_dev);

	/* Force VGA connect to allow bridge perform its setup */
	mask = 0;
	aclk.force_vga_connect = true;
	fl2000_add_bitmask(mask, fl2000_vga_ctrl_reg_aclk, force_vga_connect);
	regmap_write_bits(regmap, FL2000_VGA_CTRL_REG_ACLK, mask, aclk.val);

	fl2000_stream_mode_set(usb_dev);
}

static void fl2000_output_enable(struct drm_encoder *encoder)
{
	struct drm_device *drm = encoder->dev;
	struct usb_device *usb_dev = drm->dev_private;
	struct regmap *regmap = dev_get_regmap(&usb_dev->dev, NULL);
	fl2000_vga_ctrl_reg_aclk aclk = {.val = 0};
	u32 mask;

	dev_info(drm->dev, "fl2000_output_enable");

	if (IS_ERR(regmap)) {
		dev_err(drm->dev, "Cannot find regmap (%ld)", PTR_ERR(regmap));
		return;
	}

	/* Disable forcing VGA connect */
	mask = 0;
	aclk.force_vga_connect = false;
	fl2000_add_bitmask(mask, fl2000_vga_ctrl_reg_aclk, force_vga_connect);
	regmap_write_bits(regmap, FL2000_VGA_CTRL_REG_ACLK, mask, aclk.val);

	fl2000_stream_enable(usb_dev);
}

static void fl2000_output_disable(struct drm_encoder *encoder)
{
	struct drm_device *drm = encoder->dev;
	struct usb_device *usb_dev = drm->dev_private;

	dev_info(drm->dev, "fl2000_output_disable");

	/* TODO: disable HW */

	fl2000_stream_disable(usb_dev);
}

/* FL2000 HW control functions: mode configuration, turn on/off */
static const struct drm_encoder_helper_funcs fl2000_encoder_funcs = {
	.mode_set = fl2000_output_mode_set,
	.enable = fl2000_output_enable,
	.disable = fl2000_output_disable,
};

static void fl2000_drm_if_release(struct device *dev, void *res)
{
	/* Noop */
}

static int fl2000_bind(struct device *master)
{
	int ret = 0;
	struct fl2000_drm_if *drm_if;
	struct drm_device *drm;
	struct drm_mode_config *mode_config;
	struct usb_device *usb_dev = container_of(master, struct usb_device,
			dev);
	u64 dma_mask;

	dev_info(master, "Binding FL2000 master component");

	drm_if = devres_alloc(&fl2000_drm_if_release, sizeof(*drm_if),
			GFP_KERNEL);
	if (!drm_if) {
		dev_err(&usb_dev->dev, "Cannot allocate DRM private structure");
		return -ENOMEM;
	}
	devres_add(master, drm_if);

	drm = &drm_if->drm;

	ret = drm_dev_init(drm, &fl2000_drm_driver, master);
	if (ret) {
		dev_err(master, "Cannot initialize DRM device (%d)", ret);
		return ret;
	}

	/* For register operations */
	drm->dev_private = usb_dev;

	drm_mode_config_init(drm);
	mode_config = &drm->mode_config;
	mode_config->funcs = &fl2000_mode_config_funcs;
	mode_config->min_width = 1;
	mode_config->max_width = MAX_WIDTH;
	mode_config->min_height = 1;
	mode_config->max_height = MAX_HEIGHT;

	/* Set DMA mask for DRM device from mask of the 'parent' USB device */
	dma_mask = dma_get_mask(&usb_dev->dev);
	ret = dma_set_coherent_mask(drm->dev, dma_mask);
	if (ret) {
		dev_err(drm->dev, "Cannot set DRM device DMA mask (%d)", ret);
		return ret;
	}

	ret = drm_simple_display_pipe_init(drm, &drm_if->pipe,
			&fl2000_display_funcs, fl2000_pixel_formats,
			ARRAY_SIZE(fl2000_pixel_formats), NULL, NULL);
	if (ret) {
		dev_err(drm->dev, "Cannot configure simple display pipe (%d)",
				ret);
		return ret;
	}

	/* Register 'mode_set' function to operate prior to bridge */
	drm_encoder_helper_add(&drm_if->pipe.encoder, &fl2000_encoder_funcs);

	/* Attach bridge */
	ret = component_bind_all(master, &drm_if->pipe);
	if (ret) {
		dev_err(drm->dev, "Cannot attach bridge (%d)", ret);
		return ret;
	}

	drm_mode_config_reset(drm);

	dev_info(master, "drm_vblank_init");
	ret = drm_vblank_init(drm, drm->mode_config.num_crtc);
	if (ret) {
		dev_err(drm->dev, "Failed to initialize %d VBLANK(s) (%d)",
				drm->mode_config.num_crtc, ret);
		return ret;
	}

	drm_kms_helper_poll_init(drm);

	dev_info(master, "drm_dev_register");
	ret = drm_dev_register(drm, 0);
	if (ret) {
		dev_err(drm->dev, "Cannot register DRM device (%d)", ret);
		return ret;
	}

	dev_info(master, "fl2000_reset");
	fl2000_reset(usb_dev);

	dev_info(master, "drm_fbdev_generic_setup");
	ret = drm_fbdev_generic_setup(drm, BPP);
	if (ret) {
		dev_err(drm->dev, "Cannot initialize framebuffer (%d)", ret);
		return ret;
	}

	return 0;
}

static void fl2000_unbind(struct device *master)
{
	struct fl2000_drm_if *drm_if;
	struct drm_device *drm;

	dev_info(master, "Unbinding FL2000 master component");

	drm_if = devres_find(master, fl2000_drm_if_release, NULL, NULL);
	if (!drm_if)
		return;

	drm = &drm_if->drm;
	if (!drm)
		return;

	/* Detach bridge */
	component_unbind_all(master, drm);

	/* Prepare to DRM device shutdown */
	drm_kms_helper_poll_fini(drm);
	drm_dev_unplug(drm);
	drm_dev_put(drm);
}

static struct component_master_ops fl2000_drm_master_ops = {
	.bind = fl2000_bind,
	.unbind = fl2000_unbind,
};

static void fl2000_match_release(struct device *dev, void *data)
{
	/* Noop */
}

static int fl2000_compare(struct device *dev, void *data)
{
	int i;
	struct usb_device *usb_dev = data;

	/* Check component's parent (must be our USB device) */
	if (dev->parent->parent != &usb_dev->dev)
		return 0;

	/* Check this is a supported DRM bridge */
	for (i = 0; i < ARRAY_SIZE(fl2000_supported_bridges); i++)
		if (!strcmp(fl2000_supported_bridges[i], dev->driver->name)) {
			dev_info(dev, "Found bridge %s", dev->driver->name);
			return (i + 1); /* Must be not 0 for success */
		}

	return 0;
}

void fl2000_inter_check(struct usb_device *usb_dev)
{
	int ret;
	fl2000_vga_status_reg status;
	struct fl2000_drm_if *drm_if = devres_find(&usb_dev->dev,
			fl2000_drm_if_release, NULL, NULL);
	struct regmap *regmap = dev_get_regmap(&usb_dev->dev, NULL);

	if (!drm_if || !regmap)
		return;

	/* Process interrupt */
	ret = regmap_read(regmap, FL2000_VGA_STATUS_REG, &status.val);
	if (ret) {
		dev_err(&usb_dev->dev, "Cannot read interrupt register (%d)",
				ret);
	} else {
		dev_info(&usb_dev->dev, "FL2000 interrupt 0x%X", status.val);

		if (status.hdmi_event || status.monitor_event ||
				status.edid_event) {
			drm_kms_helper_hotplug_event(&drm_if->drm);
		}
		if (status.lbuf_halt) {
			dev_info(&usb_dev->dev, "!!! LBUF halt");
			regmap_write_bits(regmap, FL2000_VGA_CTRL_REG_ACLK, (1<<20), (1<<20));
		}
		if (status.lbuf_overflow) {
			dev_info(&usb_dev->dev, "!!! LBUF overflow");
			regmap_write_bits(regmap, FL2000_VGA_STATUS_REG, (1<<31), (1<<31));
		}
		if (status.lbuf_underflow) {
			dev_info(&usb_dev->dev, "!!! LBUF underflow");
			regmap_write_bits(regmap, FL2000_VGA_STATUS_REG, (1<<31), (1<<31));
		}
	}
}

void fl2000_handle_vblank(struct drm_simple_display_pipe *pipe)
{
	struct drm_crtc *crtc = &pipe->crtc;

	drm_crtc_handle_vblank(crtc);
}

int fl2000_drm_init(struct usb_device *usb_dev)
{
	int ret = 0;
	struct component_match *match = NULL;

	/* Make USB interface master */
	component_match_add_release(&usb_dev->dev, &match,
			fl2000_match_release, fl2000_compare, usb_dev);

	ret = component_master_add_with_match(&usb_dev->dev,
			&fl2000_drm_master_ops, match);
	if (ret) {
		dev_err(&usb_dev->dev, "Cannot register component master (%d)",
				ret);
		return ret;
	}

	return 0;
}

void fl2000_drm_cleanup(struct usb_device *usb_dev)
{
	component_master_del(&usb_dev->dev, &fl2000_drm_master_ops);
}
