--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
module_1_stub.twr -v 30 -l 30 module_1_stub_routed.ncd module_1_stub.pcf

Design file:              module_1_stub_routed.ncd
Physical constraint file: module_1_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.06 2013-03-26)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 5 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15190 paths analyzed, 1869 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.588ns.
--------------------------------------------------------------------------------
Slack:                  13.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.495ns (Levels of Logic = 10)
  Clock Path Skew:      -0.058ns (0.772 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y94.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y94.AMUX    Tcina                 0.390   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y94.A1      net (fanout=1)        0.857   PWM1/count[31]_GND_7_o_add_0_OUT[24]
    SLICE_X33Y94.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B2      net (fanout=1)        0.796   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y96.A2      net (fanout=32)       1.286   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y96.CLK     Tas                   0.095   PWM1/count[30]
                                                       PWM1/count_27_rstpot
                                                       PWM1/count_27
    -------------------------------------------------  ---------------------------
    Total                                      6.495ns (2.431ns logic, 4.064ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  13.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.473ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.770 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y94.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y94.AMUX    Tcina                 0.390   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y94.A1      net (fanout=1)        0.857   PWM1/count[31]_GND_7_o_add_0_OUT[24]
    SLICE_X33Y94.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B2      net (fanout=1)        0.796   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y90.B1      net (fanout=32)       1.266   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y90.CLK     Tas                   0.093   PWM1/count[6]
                                                       PWM1/count_4_rstpot
                                                       PWM1/count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.473ns (2.429ns logic, 4.044ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  13.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.473ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.770 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y94.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y94.AMUX    Tcina                 0.390   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y94.A1      net (fanout=1)        0.857   PWM1/count[31]_GND_7_o_add_0_OUT[24]
    SLICE_X33Y94.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B2      net (fanout=1)        0.796   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y90.A1      net (fanout=32)       1.264   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y90.CLK     Tas                   0.095   PWM1/count[6]
                                                       PWM1/count_3_rstpot
                                                       PWM1/count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.473ns (2.431ns logic, 4.042ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  13.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.431ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (0.772 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.DMUX    Tcind                 0.498   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X33Y94.A2      net (fanout=1)        0.802   PWM1/count[31]_GND_7_o_add_0_OUT[23]
    SLICE_X33Y94.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B2      net (fanout=1)        0.796   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y96.A2      net (fanout=32)       1.286   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y96.CLK     Tas                   0.095   PWM1/count[30]
                                                       PWM1/count_27_rstpot
                                                       PWM1/count_27
    -------------------------------------------------  ---------------------------
    Total                                      6.431ns (2.422ns logic, 4.009ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  13.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.409ns (Levels of Logic = 9)
  Clock Path Skew:      -0.060ns (0.770 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.DMUX    Tcind                 0.498   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X33Y94.A2      net (fanout=1)        0.802   PWM1/count[31]_GND_7_o_add_0_OUT[23]
    SLICE_X33Y94.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B2      net (fanout=1)        0.796   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y90.A1      net (fanout=32)       1.264   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y90.CLK     Tas                   0.095   PWM1/count[6]
                                                       PWM1/count_3_rstpot
                                                       PWM1/count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.409ns (2.422ns logic, 3.987ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  13.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.409ns (Levels of Logic = 9)
  Clock Path Skew:      -0.060ns (0.770 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.DMUX    Tcind                 0.498   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X33Y94.A2      net (fanout=1)        0.802   PWM1/count[31]_GND_7_o_add_0_OUT[23]
    SLICE_X33Y94.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B2      net (fanout=1)        0.796   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y90.B1      net (fanout=32)       1.266   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y90.CLK     Tas                   0.093   PWM1/count[6]
                                                       PWM1/count_4_rstpot
                                                       PWM1/count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.409ns (2.420ns logic, 3.989ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  13.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.332ns (Levels of Logic = 10)
  Clock Path Skew:      -0.058ns (0.772 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y94.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y94.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y94.A4      net (fanout=1)        0.579   PWM1/count[31]_GND_7_o_add_0_OUT[25]
    SLICE_X33Y94.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B2      net (fanout=1)        0.796   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y96.A2      net (fanout=32)       1.286   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y96.CLK     Tas                   0.095   PWM1/count[30]
                                                       PWM1/count_27_rstpot
                                                       PWM1/count_27
    -------------------------------------------------  ---------------------------
    Total                                      6.332ns (2.546ns logic, 3.786ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  13.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.331ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (0.772 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X35Y92.A1      net (fanout=1)        0.831   PWM1/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X35Y92.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X33Y93.B3      net (fanout=1)        0.660   PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y96.A2      net (fanout=32)       1.286   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y96.CLK     Tas                   0.095   PWM1/count[30]
                                                       PWM1/count_27_rstpot
                                                       PWM1/count_27
    -------------------------------------------------  ---------------------------
    Total                                      6.331ns (2.429ns logic, 3.902ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  13.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.327ns (Levels of Logic = 10)
  Clock Path Skew:      -0.058ns (0.772 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y94.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y94.AMUX    Tcina                 0.390   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y94.A1      net (fanout=1)        0.857   PWM1/count[31]_GND_7_o_add_0_OUT[24]
    SLICE_X33Y94.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B2      net (fanout=1)        0.796   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y95.A2      net (fanout=32)       1.118   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y95.CLK     Tas                   0.095   PWM1/count[26]
                                                       PWM1/count_23_rstpot
                                                       PWM1/count_23
    -------------------------------------------------  ---------------------------
    Total                                      6.327ns (2.431ns logic, 3.896ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  13.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.310ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.770 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y94.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y94.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y94.A4      net (fanout=1)        0.579   PWM1/count[31]_GND_7_o_add_0_OUT[25]
    SLICE_X33Y94.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B2      net (fanout=1)        0.796   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y90.B1      net (fanout=32)       1.266   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y90.CLK     Tas                   0.093   PWM1/count[6]
                                                       PWM1/count_4_rstpot
                                                       PWM1/count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.310ns (2.544ns logic, 3.766ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  13.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.310ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.770 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y94.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y94.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y94.A4      net (fanout=1)        0.579   PWM1/count[31]_GND_7_o_add_0_OUT[25]
    SLICE_X33Y94.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B2      net (fanout=1)        0.796   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y90.A1      net (fanout=32)       1.264   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y90.CLK     Tas                   0.095   PWM1/count[6]
                                                       PWM1/count_3_rstpot
                                                       PWM1/count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.310ns (2.546ns logic, 3.764ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  13.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.309ns (Levels of Logic = 9)
  Clock Path Skew:      -0.060ns (0.770 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X35Y92.A1      net (fanout=1)        0.831   PWM1/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X35Y92.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X33Y93.B3      net (fanout=1)        0.660   PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y90.B1      net (fanout=32)       1.266   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y90.CLK     Tas                   0.093   PWM1/count[6]
                                                       PWM1/count_4_rstpot
                                                       PWM1/count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.309ns (2.427ns logic, 3.882ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  13.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.309ns (Levels of Logic = 9)
  Clock Path Skew:      -0.060ns (0.770 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X35Y92.A1      net (fanout=1)        0.831   PWM1/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X35Y92.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X33Y93.B3      net (fanout=1)        0.660   PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y90.A1      net (fanout=32)       1.264   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y90.CLK     Tas                   0.095   PWM1/count[6]
                                                       PWM1/count_3_rstpot
                                                       PWM1/count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.309ns (2.429ns logic, 3.880ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  13.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.308ns (Levels of Logic = 10)
  Clock Path Skew:      -0.059ns (0.771 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y94.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y94.AMUX    Tcina                 0.390   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y94.A1      net (fanout=1)        0.857   PWM1/count[31]_GND_7_o_add_0_OUT[24]
    SLICE_X33Y94.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B2      net (fanout=1)        0.796   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X37Y96.A2      net (fanout=32)       1.099   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X37Y96.CLK     Tas                   0.095   PWM1/count[31]
                                                       PWM1/count_31_rstpot
                                                       PWM1/count_31
    -------------------------------------------------  ---------------------------
    Total                                      6.308ns (2.431ns logic, 3.877ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  13.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.288ns (Levels of Logic = 10)
  Clock Path Skew:      -0.059ns (0.771 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y94.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y94.AMUX    Tcina                 0.390   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y94.A1      net (fanout=1)        0.857   PWM1/count[31]_GND_7_o_add_0_OUT[24]
    SLICE_X33Y94.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B2      net (fanout=1)        0.796   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y91.A2      net (fanout=32)       1.079   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y91.CLK     Tas                   0.095   PWM1/count[10]
                                                       PWM1/count_7_rstpot
                                                       PWM1/count_7
    -------------------------------------------------  ---------------------------
    Total                                      6.288ns (2.431ns logic, 3.857ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  13.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.268ns (Levels of Logic = 10)
  Clock Path Skew:      -0.058ns (0.772 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y94.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y94.AMUX    Tcina                 0.390   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y94.A1      net (fanout=1)        0.857   PWM1/count[31]_GND_7_o_add_0_OUT[24]
    SLICE_X33Y94.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B2      net (fanout=1)        0.796   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y96.B4      net (fanout=32)       1.061   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y96.CLK     Tas                   0.093   PWM1/count[30]
                                                       PWM1/count_28_rstpot
                                                       PWM1/count_28
    -------------------------------------------------  ---------------------------
    Total                                      6.268ns (2.429ns logic, 3.839ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  13.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.263ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (0.772 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.DMUX    Tcind                 0.498   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X33Y94.A2      net (fanout=1)        0.802   PWM1/count[31]_GND_7_o_add_0_OUT[23]
    SLICE_X33Y94.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B2      net (fanout=1)        0.796   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y95.A2      net (fanout=32)       1.118   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y95.CLK     Tas                   0.095   PWM1/count[26]
                                                       PWM1/count_23_rstpot
                                                       PWM1/count_23
    -------------------------------------------------  ---------------------------
    Total                                      6.263ns (2.422ns logic, 3.841ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  13.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.244ns (Levels of Logic = 9)
  Clock Path Skew:      -0.059ns (0.771 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.DMUX    Tcind                 0.498   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X33Y94.A2      net (fanout=1)        0.802   PWM1/count[31]_GND_7_o_add_0_OUT[23]
    SLICE_X33Y94.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B2      net (fanout=1)        0.796   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X37Y96.A2      net (fanout=32)       1.099   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X37Y96.CLK     Tas                   0.095   PWM1/count[31]
                                                       PWM1/count_31_rstpot
                                                       PWM1/count_31
    -------------------------------------------------  ---------------------------
    Total                                      6.244ns (2.422ns logic, 3.822ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  13.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.224ns (Levels of Logic = 9)
  Clock Path Skew:      -0.059ns (0.771 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.DMUX    Tcind                 0.498   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X33Y94.A2      net (fanout=1)        0.802   PWM1/count[31]_GND_7_o_add_0_OUT[23]
    SLICE_X33Y94.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B2      net (fanout=1)        0.796   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y91.A2      net (fanout=32)       1.079   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y91.CLK     Tas                   0.095   PWM1/count[10]
                                                       PWM1/count_7_rstpot
                                                       PWM1/count_7
    -------------------------------------------------  ---------------------------
    Total                                      6.224ns (2.422ns logic, 3.802ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  13.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.204ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (0.772 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.DMUX    Tcind                 0.498   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X33Y94.A2      net (fanout=1)        0.802   PWM1/count[31]_GND_7_o_add_0_OUT[23]
    SLICE_X33Y94.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B2      net (fanout=1)        0.796   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y96.B4      net (fanout=32)       1.061   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y96.CLK     Tas                   0.093   PWM1/count[30]
                                                       PWM1/count_28_rstpot
                                                       PWM1/count_28
    -------------------------------------------------  ---------------------------
    Total                                      6.204ns (2.420ns logic, 3.784ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  13.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.164ns (Levels of Logic = 10)
  Clock Path Skew:      -0.058ns (0.772 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y94.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y94.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y94.A4      net (fanout=1)        0.579   PWM1/count[31]_GND_7_o_add_0_OUT[25]
    SLICE_X33Y94.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B2      net (fanout=1)        0.796   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y95.A2      net (fanout=32)       1.118   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y95.CLK     Tas                   0.095   PWM1/count[26]
                                                       PWM1/count_23_rstpot
                                                       PWM1/count_23
    -------------------------------------------------  ---------------------------
    Total                                      6.164ns (2.546ns logic, 3.618ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  13.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.163ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (0.772 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X35Y92.A1      net (fanout=1)        0.831   PWM1/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X35Y92.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X33Y93.B3      net (fanout=1)        0.660   PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y95.A2      net (fanout=32)       1.118   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y95.CLK     Tas                   0.095   PWM1/count[26]
                                                       PWM1/count_23_rstpot
                                                       PWM1/count_23
    -------------------------------------------------  ---------------------------
    Total                                      6.163ns (2.429ns logic, 3.734ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  13.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.160ns (Levels of Logic = 10)
  Clock Path Skew:      -0.058ns (0.772 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y94.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y94.CMUX    Tcinc                 0.416   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y94.A3      net (fanout=1)        0.496   PWM1/count[31]_GND_7_o_add_0_OUT[26]
    SLICE_X33Y94.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B2      net (fanout=1)        0.796   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y96.A2      net (fanout=32)       1.286   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y96.CLK     Tas                   0.095   PWM1/count[30]
                                                       PWM1/count_27_rstpot
                                                       PWM1/count_27
    -------------------------------------------------  ---------------------------
    Total                                      6.160ns (2.457ns logic, 3.703ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  13.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.149ns (Levels of Logic = 10)
  Clock Path Skew:      -0.058ns (0.772 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y94.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y94.AMUX    Tcina                 0.390   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y94.A1      net (fanout=1)        0.857   PWM1/count[31]_GND_7_o_add_0_OUT[24]
    SLICE_X33Y94.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B2      net (fanout=1)        0.796   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y94.A2      net (fanout=32)       0.940   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y94.CLK     Tas                   0.095   PWM1/count[22]
                                                       PWM1/count_19_rstpot
                                                       PWM1/count_19
    -------------------------------------------------  ---------------------------
    Total                                      6.149ns (2.431ns logic, 3.718ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  13.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.145ns (Levels of Logic = 10)
  Clock Path Skew:      -0.059ns (0.771 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y94.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y94.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y94.A4      net (fanout=1)        0.579   PWM1/count[31]_GND_7_o_add_0_OUT[25]
    SLICE_X33Y94.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B2      net (fanout=1)        0.796   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X37Y96.A2      net (fanout=32)       1.099   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X37Y96.CLK     Tas                   0.095   PWM1/count[31]
                                                       PWM1/count_31_rstpot
                                                       PWM1/count_31
    -------------------------------------------------  ---------------------------
    Total                                      6.145ns (2.546ns logic, 3.599ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  13.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.144ns (Levels of Logic = 9)
  Clock Path Skew:      -0.059ns (0.771 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.BMUX    Tcinb                 0.505   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X35Y92.A1      net (fanout=1)        0.831   PWM1/count[31]_GND_7_o_add_0_OUT[21]
    SLICE_X35Y92.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o11
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o12
    SLICE_X33Y93.B3      net (fanout=1)        0.660   PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X37Y96.A2      net (fanout=32)       1.099   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X37Y96.CLK     Tas                   0.095   PWM1/count[31]
                                                       PWM1/count_31_rstpot
                                                       PWM1/count_31
    -------------------------------------------------  ---------------------------
    Total                                      6.144ns (2.429ns logic, 3.715ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  13.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.138ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.770 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y94.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y94.CMUX    Tcinc                 0.416   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y94.A3      net (fanout=1)        0.496   PWM1/count[31]_GND_7_o_add_0_OUT[26]
    SLICE_X33Y94.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B2      net (fanout=1)        0.796   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y90.A1      net (fanout=32)       1.264   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y90.CLK     Tas                   0.095   PWM1/count[6]
                                                       PWM1/count_3_rstpot
                                                       PWM1/count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.138ns (2.457ns logic, 3.681ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  13.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.138ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.770 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y94.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y94.CMUX    Tcinc                 0.416   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y94.A3      net (fanout=1)        0.496   PWM1/count[31]_GND_7_o_add_0_OUT[26]
    SLICE_X33Y94.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B2      net (fanout=1)        0.796   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y90.B1      net (fanout=32)       1.266   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y90.CLK     Tas                   0.093   PWM1/count[6]
                                                       PWM1/count_4_rstpot
                                                       PWM1/count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.138ns (2.455ns logic, 3.683ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  13.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.134ns (Levels of Logic = 10)
  Clock Path Skew:      -0.058ns (0.772 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y94.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y94.AMUX    Tcina                 0.390   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y94.A1      net (fanout=1)        0.857   PWM1/count[31]_GND_7_o_add_0_OUT[24]
    SLICE_X33Y94.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B2      net (fanout=1)        0.796   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y93.A1      net (fanout=32)       0.925   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y93.CLK     Tas                   0.095   PWM1/count[18]
                                                       PWM1/count_15_rstpot
                                                       PWM1/count_15
    -------------------------------------------------  ---------------------------
    Total                                      6.134ns (2.431ns logic, 3.703ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  13.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PWM1/count_1 (FF)
  Destination:          PWM1/count_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.134ns (Levels of Logic = 10)
  Clock Path Skew:      -0.058ns (0.772 - 0.830)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PWM1/count_1 to PWM1/count_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.CQ      Tcko                  0.456   PWM1/count[2]
                                                       PWM1/count_1
    SLICE_X32Y88.B1      net (fanout=3)        1.125   PWM1/count[1]
    SLICE_X32Y88.COUT    Topcyb                0.657   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
                                                       PWM1/count[1]_rt.1
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<3>
    SLICE_X32Y89.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[3]
    SLICE_X32Y89.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<7>
    SLICE_X32Y90.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[7]
    SLICE_X32Y90.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<11>
    SLICE_X32Y91.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[11]
    SLICE_X32Y91.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<15>
    SLICE_X32Y92.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[15]
    SLICE_X32Y92.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<19>
    SLICE_X32Y93.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[19]
    SLICE_X32Y93.COUT    Tbyp                  0.117   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<23>
    SLICE_X32Y94.CIN     net (fanout=1)        0.000   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[23]
    SLICE_X32Y94.AMUX    Tcina                 0.390   PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy[27]
                                                       PWM1/Madd_count[31]_GND_7_o_add_0_OUT_cy<27>
    SLICE_X33Y94.A1      net (fanout=1)        0.857   PWM1/count[31]_GND_7_o_add_0_OUT[24]
    SLICE_X33Y94.A       Tilo                  0.124   PWM1/count[31]_GND_7_o_LessThan_2_o1
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o11
    SLICE_X33Y93.B2      net (fanout=1)        0.796   PWM1/count[31]_GND_7_o_LessThan_2_o1
    SLICE_X33Y93.B       Tilo                  0.124   PWM1/count[2]
                                                       PWM1/count[31]_GND_7_o_LessThan_2_o13
    SLICE_X35Y93.B1      net (fanout=32)       0.927   PWM1/count[31]_GND_7_o_LessThan_2_o
    SLICE_X35Y93.CLK     Tas                   0.093   PWM1/count[18]
                                                       PWM1/count_16_rstpot
                                                       PWM1/count_16
    -------------------------------------------------  ---------------------------
    Total                                      6.134ns (2.429ns logic, 3.705ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_0/CLK
  Location pin: SLICE_X26Y90.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_0/CLK
  Location pin: SLICE_X26Y90.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_1/CLK
  Location pin: SLICE_X26Y90.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_1/CLK
  Location pin: SLICE_X26Y90.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_2/CLK
  Location pin: SLICE_X26Y90.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_2/CLK
  Location pin: SLICE_X26Y90.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_3/CLK
  Location pin: SLICE_X26Y90.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_3/CLK
  Location pin: SLICE_X26Y90.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_0/CLK
  Location pin: SLICE_X26Y91.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_0/CLK
  Location pin: SLICE_X26Y91.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_1/CLK
  Location pin: SLICE_X26Y91.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_1/CLK
  Location pin: SLICE_X26Y91.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_2/CLK
  Location pin: SLICE_X26Y91.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_2/CLK
  Location pin: SLICE_X26Y91.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_3/CLK
  Location pin: SLICE_X26Y91.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_3/CLK
  Location pin: SLICE_X26Y91.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_4/CLK
  Location pin: SLICE_X26Y93.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_4/CLK
  Location pin: SLICE_X26Y93.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_5/CLK
  Location pin: SLICE_X26Y93.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_5/CLK
  Location pin: SLICE_X26Y93.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_6/CLK
  Location pin: SLICE_X26Y93.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_6/CLK
  Location pin: SLICE_X26Y93.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_7/CLK
  Location pin: SLICE_X26Y93.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_7/CLK
  Location pin: SLICE_X26Y93.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_4/CLK
  Location pin: SLICE_X26Y94.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_4/CLK
  Location pin: SLICE_X26Y94.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_5/CLK
  Location pin: SLICE_X26Y94.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_5/CLK
  Location pin: SLICE_X26Y94.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_6/CLK
  Location pin: SLICE_X26Y94.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[7]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_6/CLK
  Location pin: SLICE_X26Y94.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.092ns (data path - clock path skew + uncertainty)
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.057ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y103.AQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X31Y103.BX     net (fanout=1)        0.520   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X31Y103.CLK    Tdick                 0.081   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.537ns logic, 0.520ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Delay:                  1.071ns (data path - clock path skew + uncertainty)
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.036ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y103.BQ     Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X31Y103.CX     net (fanout=1)        0.519   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X31Y103.CLK    Tdick                 0.061   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.517ns logic, 0.519ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15192 paths, 0 nets, and 2103 connections

Design statistics:
   Minimum period:   6.588ns{1}   (Maximum frequency: 151.791MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug 20 13:28:18 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 631 MB



