Project Information                           c:\max2work\anlgtst\anlv63v2.rpt

MAX+plus II Compiler Report File
Version 6.1 02/28/96
Compiled: 07/09/97 17:08:30

Copyright (c) 1996 by Altera Corporation.  All rights reserved.  This text
contains proprietary, confidential information of Altera Corporation, and
may be used, copied, and/or disclosed only pursuant to the terms of a
valid software license agreement with Altera Corporation.  This copyright
notice must be retained as part of this text at all times.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

anlv63v2  EPM7064LC84      29       30       0      56      30          87 %

User Pins:                 29       30       0  



Project Information                           c:\max2work\anlgtst\anlv63v2.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Line 10, File c:\max2work\anlgtst\lcntanla.tdf:
   Symbolic name "hclrdly" was declared but never used
Warning: Line 5, File c:\max2work\anlgtst\lcntanla.tdf:
   Symbolic name "ebit2" was declared but never used
Warning: Primitive 'TDO' is stuck at GND
Warning: Can't run "Multichip Partitioner": all network licenses are in use
Info: Reserved unused input pin 'TMS' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'VINT' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'TCK' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board


Project Information                           c:\max2work\anlgtst\anlv63v2.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'CLK' chosen for auto global Clock


Project Information                           c:\max2work\anlgtst\anlv63v2.rpt

** PIN/LC/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

anlv63v2@75                       AD0
anlv63v2@74                       AD1
anlv63v2@73                       AD2
anlv63v2@70                       AD3
anlv63v2@69                       AD4
anlv63v2@68                       AD5
anlv63v2@67                       AD6
anlv63v2@65                       AD7
anlv63v2@64                       AD8
anlv63v2@63                       AD9
anlv63v2@55                       AD10
anlv63v2@54                       AD11
anlv63v2@52                       AD12
anlv63v2@4                        BURSTGATE
anlv63v2@83                       CLK
anlv63v2@33                       CLK2
anlv63v2@61                       CLR1
anlv63v2@29                       COLORRST
anlv63v2@35                       D0
anlv63v2@51                       D10
anlv63v2@50                       D11
anlv63v2@49                       D12
anlv63v2@41                       EBIT
anlv63v2@40                       EBIT2
anlv63v2@30                       FIELD
anlv63v2@25                       FIELDRESET
anlv63v2@28                       FIELD2
anlv63v2@79                       HCLR
anlv63v2@34                       HCLRC
anlv63v2@5                        HINT
anlv63v2@80                       HLOAD
anlv63v2@9                        H0
anlv63v2@10                       H1
anlv63v2@11                       H2
anlv63v2@12                       H3
anlv63v2@15                       H4
anlv63v2@16                       H5
anlv63v2@17                       H6
anlv63v2@18                       H7
anlv63v2@20                       H8
anlv63v2@21                       H9
anlv63v2@57                       LDLNR
anlv63v2@44                       LDNCO
anlv63v2@81                       LDOFFSET
anlv63v2@58                       LOADNCO
anlv63v2@24                       MENTE
anlv63v2@8                        NOTH2
anlv63v2@22                       NOTH4
anlv63v2@37                       OKFLAG
anlv63v2@27                       PI
anlv63v2@31                       RESET
anlv63v2@6                        SYSSEL
anlv63v2@77                       S0
anlv63v2@76                       S1
anlv63v2@62                       TCK
anlv63v2@14                       TDI
anlv63v2@71                       TDO
anlv63v2@23                       TMS
anlv63v2@60                       VINT


Project Information                           c:\max2work\anlgtst\anlv63v2.rpt

** FILE HIERARCHY **



|10dffs:25|
|colorrst:27|
|palid:36|
|4dffs:58|
|invert:59|
|3dffs:63|
|2dffs:70|
|2dffs:72|
|lcntanla:75|
|loadnco:78|
|dtoreset:81|


Device-Specific Information:                  c:\max2work\anlgtst\anlv63v2.rpt
anlv63v2

***** Logic for device 'anlv63v2' compiled without errors.




Device: EPM7064LC84
Turbo: ON
Security: OFF


Device-Specific Information:                  c:\max2work\anlgtst\anlv63v2.rpt
anlv63v2

** ERROR SUMMARY **

Info: Chip 'anlv63v2' in device 'EPM7064LC84' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                                               
                                     B                                         
                                     U                    L                    
                                     R                    D                    
                               S     S                    O                    
                         N     Y     T                    F  H                 
                         O     S  H  G                    F  L  H              
                         T  G  S  I  A  V  G  G  G  C  G  S  O  C  V        A  
                H  H  H  H  N  E  N  T  C  N  N  N  L  N  E  A  L  C  S  S  D  
                2  1  0  2  D  L  T  E  C  D  D  D  K  D  T  D  R  C  0  1  0  
              -----------------------------------------------------------------_ 
            /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
        H3 | 12                                                              74 | AD1 
       VCC | 13                                                              73 | AD2 
       TDI | 14                                                              72 | GND 
        H4 | 15                                                              71 | TDO 
        H5 | 16                                                              70 | AD3 
        H6 | 17                                                              69 | AD4 
        H7 | 18                                                              68 | AD5 
       GND | 19                                                              67 | AD6 
        H8 | 20                                                              66 | VCC 
        H9 | 21                                                              65 | AD7 
     NOTH4 | 22                         EPM7064LC84                          64 | AD8 
       TMS | 23                                                              63 | AD9 
     MENTE | 24                                                              62 | TCK 
FIELDRESET | 25                                                              61 | CLR1 
       VCC | 26                                                              60 | VINT 
        PI | 27                                                              59 | GND 
    FIELD2 | 28                                                              58 | LOADNCO 
  COLORRST | 29                                                              57 | LDLNR 
     FIELD | 30                                                              56 | RESERVED 
     RESET | 31                                                              55 | AD10 
       GND | 32                                                              54 | AD11 
           |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
             ------------------------------------------------------------------ 
                C  H  D  R  O  V  R  E  E  G  V  L  R  R  G  R  D  D  D  A  V  
                L  C  0  E  K  C  E  B  B  N  C  D  E  E  N  E  1  1  1  D  C  
                K  L     S  F  C  S  I  I  D  C  N  S  S  D  S  2  1  0  1  C  
                2  R     E  L     E  T  T        C  E  E     E           2     
                   C     R  A     R  2           O  R  R     R                 
                         V  G     V                 V  V     V                 
                         E        E                 E  E     E                 
                         D        D                 D  D     D                 
                                                                               
                                                                               


N.C. = Not Connected.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  c:\max2work\anlgtst\anlv63v2.rpt
anlv63v2

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    14/16( 87%)  16/16(100%)  14/16( 87%)  28/36( 77%) 
B:    LC17 - LC32    15/16( 93%)  14/16( 87%)   0/16(  0%)  24/36( 66%) 
C:    LC33 - LC48    11/16( 68%)  12/16( 75%)  13/16( 81%)  28/36( 77%) 
D:    LC49 - LC64    16/16(100%)  16/16(100%)   8/16( 50%)  22/36( 61%) 


Total dedicated input pins used:                 1/4    ( 25%)
Total I/O pins used:                            58/64   ( 90%)
Total logic cells used:                         56/64   ( 87%)
Total shareable expanders used:                 30/64   ( 46%)
Total Turbo logic cells used:                   56/64   ( 87%)
Total shareable expanders not available (n/a):   5/64   (  7%)

Total input pins required:                      29
Total output pins required:                     30
Total bidirectional pins required:               0
Total logic cells required:                     56
Total flipflops required:                       46
Total shareable expanders in database:          30

Synthesized logic cells:                         6/  64 (  9%)



Device-Specific Information:                  c:\max2work\anlgtst\anlv63v2.rpt
anlv63v2

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  75   (59)  (D)      INPUT              0      0   0    0    0    1    0  AD0
  74   (58)  (D)      INPUT              0      0   0    0    0    0    1  AD1
  73   (57)  (D)      INPUT              0      0   0    0    0    0    1  AD2
  70   (55)  (D)      INPUT              0      0   0    0    0    0    1  AD3
  69   (54)  (D)      INPUT              0      0   0    0    0    0    1  AD4
  68   (53)  (D)      INPUT              0      0   0    0    0    0    1  AD5
  67   (52)  (D)      INPUT              0      0   0    0    0    0    2  AD6
  65   (51)  (D)      INPUT              0      0   0    0    0    0    2  AD7
  64   (50)  (D)      INPUT              0      0   0    0    0    0    2  AD8
  63   (49)  (D)      INPUT              0      0   0    0    0    0    1  AD9
  55   (42)  (C)      INPUT              0      0   0    0    0    1    0  AD10
  54   (41)  (C)      INPUT              0      0   0    0    0    1    0  AD11
  52   (40)  (C)      INPUT              0      0   0    0    0    1    0  AD12
  83      -   -       INPUT              0      0   0    0    0    0    0  CLK
  33   (24)  (B)      INPUT              0      0   0    0    0    2    0  CLK2
  61   (47)  (C)      INPUT              0      0   0    0    0    2    2  CLR1
  30   (26)  (B)      INPUT              0      0   0    0    0    0    1  FIELD
  25   (30)  (B)      INPUT              0      0   0    0    0    0    1  FIELDRESET
  57   (44)  (C)      INPUT              0      0   0    0    0    3    0  LDLNR
  44   (33)  (C)      INPUT              0      0   0    0    0    0    3  LDNCO
  81   (64)  (D)      INPUT              0      0   0    0    0    1    9  LDOFFSET
  24   (31)  (B)      INPUT              0      0   0    0    0    1    0  MENTE
   6   (14)  (A)      INPUT              0      0   0    0    0    7    3  SYSSEL
  77   (61)  (D)      INPUT              0      0   0    0    0    0    1  S0
  76   (60)  (D)      INPUT              0      0   0    0    0    0    1  S1
  62   (48)  (C)      INPUT              0      0   0    0    0    0    0  TCK
  14    (8)  (A)      INPUT              0      0   0    0    0    1    0  TDI
  23   (32)  (B)      INPUT              0      0   0    0    0    0    0  TMS
  60   (46)  (C)      INPUT              0      0   0    0    0    0    0  VINT


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  c:\max2work\anlgtst\anlv63v2.rpt
anlv63v2

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   4     16    A         FF  +  t        1      0   0    0    4    0    0  BURSTGATE (|lcntanla:75|:62)
  29     27    B         FF  +  t        0      0   0    0    2    0    0  COLORRST (|colorrst:27|:31)
  35     22    B         FF     t        0      0   0    2    0    1    0  D0 (|10dffs:25|:58)
  51     39    C         FF     t        0      0   0    2    0    0    0  D10 (|3dffs:63|sa)
  50     38    C         FF     t        0      0   0    2    0    0    0  D11 (|3dffs:63|sb)
  49     37    C         FF     t        0      0   0    2    0    0    0  D12 (|3dffs:63|sc)
  41     17    B         FF     t        0      0   0    0    2    1    0  EBIT (|2dffs:72|sb)
  40     18    B         FF     t        0      0   0    0    2    0    0  EBIT2 (|2dffs:72|sa)
  28     28    B     OUTPUT     t        0      0   0    1    1    0    0  FIELD2
  79     62    D         FF  +  t        0      0   0    0    1   11    5  HCLR (|lcntanla:75|:75)
  34     23    B         FF  +  t        0      0   0    0    4    1    0  HCLRC (|lcntanla:75|:77)
   5     15    A         FF  +  t        0      0   0    0   10    0    0  HINT (|lcntanla:75|:73)
  80     63    D         FF  +  t        0      0   0    0   10    3    4  HLOAD (|lcntanla:75|:74)
   9     12    A         FF  +  t        0      0   0    0    3   12    8  H0 (|lcntanla:75|:72)
  10     11    A         FF  +  t        0      0   0    1   12   11    8  H1 (|lcntanla:75|:71)
  11     10    A         FF  +  t        0      0   0    0    5   11    8  H2 (|lcntanla:75|:70)
  12      9    A         FF  +  t        0      0   0    1   12    9    8  H3 (|lcntanla:75|:69)
  15      7    A         FF  +  t        0      0   0    1   12    9    8  H4 (|lcntanla:75|:68)
  16      6    A         FF  +  t        3      0   1    0   14    9    8  H5 (|lcntanla:75|:67)
  17      5    A     OUTPUT     t        0      0   0    0    1    9    7  H6 (|lcntanla:75|:66)
  18      4    A         FF  +  t        4      0   1    0   14    9    8  H7 (|lcntanla:75|:65)
  20      3    A         FF  +  t        5      0   1    1   14    9    8  H8 (|lcntanla:75|:64)
  21      2    A     OUTPUT     t        0      0   0    0    1    7    7  H9 (|lcntanla:75|:63)
  58     45    C     OUTPUT     t        0      0   0    2    1    0    0  LOADNCO
   8     13    A         FF  +  t !      0      0   0    0    5    0    0  NOTH2 (|lcntanla:75|:70)
  22      1    A         FF  +  t !      1      0   1    1   12    0    0  NOTH4 (|lcntanla:75|:68)
  37     20    B         FF     t        0      0   0    2    0    1    0  OKFLAG (|dtoreset:81|hclrb)
  27     29    B         FF  +  t        0      0   0    1    3    1    0  PI (|palid:36|:32)
  31     25    B     OUTPUT     t        0      0   0    2    1    0    0  RESET
  71     56    D     OUTPUT     t        0      0   0    0    0    0    0  TDO


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  c:\max2work\anlgtst\anlv63v2.rpt
anlv63v2

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (65)    51    D       DFFE  +  t        0      0   0    0   10    1    0  |lcntanla:75|clearff
 (77)    61    D       DFFE     t        0      0   0    1    3    1    0  |lcntanla:75|hclrb
 (75)    59    D       DFFE     t        1      0   0    1    3    1    0  |lcntanla:75|hclrd
 (63)    49    D       TFFE  +s t  r     6      0   0    1   14    3    1  |lcntanla~75.h9~1~fit~in1 (|lcntanla:75|:63)
 (45)    34    C       DFFE  +s t  r    13      0   0    1   13    1    1  |lcntanla~75.h6~1~fit~in1 (|lcntanla:75|:66)
 (67)    52    D       DFFE  +  t        0      0   0    0   10    1    0  |lcntanla:75.hid (|lcntanla:75|:76)
 (68)    53    D       SOFT   s t        0      0   0    1   11    1    0  |lcntanla:75|~161~1
 (69)    54    D       SOFT   s t        0      0   0    0   12    1    0  |lcntanla:75|~177~1
 (74)    58    D       SOFT   s t        0      0   0    0   12    1    0  |lcntanla:75|~199~1
 (76)    60    D       SOFT   s t        1      0   1    0   13    0    1  |lcntanla:75|~630~1
 (70)    55    D       DFFE     t        0      0   0    2    0    1    0  |loadnco:78|load
 (81)    64    D       DFFE     t        0      0   0    2    0    1    0  |2dffs:70.s1b (|2dffs:70|sa)
 (30)    26    B       DFFE     t        0      0   0    2    0    1    0  |2dffs:70.s0b (|2dffs:70|sb)
 (39)    19    B       DFFE     t        0      0   0    1    1    3    7  |4dffs:58.s3b (|4dffs:58|sa)
 (23)    32    B       DFFE     t        0      0   0    1    1    3    6  |4dffs:58.s2b (|4dffs:58|sb)
 (33)    24    B       DFFE     t        0      0   0    1    1    1    0  |4dffs:58.s1b (|4dffs:58|sc)
 (25)    30    B       DFFE     t        0      0   0    1    1    2    0  |4dffs:58.s0b (|4dffs:58|sd)
 (46)    35    C       DFFE     t        0      0   0    2    0    0    1  |10dffs:25.dout9 (|10dffs:25|:49)
 (64)    50    D       DFFE     t        0      0   0    2    0    1    0  |10dffs:25.dout8 (|10dffs:25|:50)
 (24)    31    B       DFFE     t        0      0   0    2    0    1    0  |10dffs:25.dout7 (|10dffs:25|:51)
 (73)    57    D       DFFE     t        0      0   0    2    0    0    1  |10dffs:25.dout6 (|10dffs:25|:52)
 (56)    43    C       DFFE     t        0      0   0    2    0    1    0  |10dffs:25.dout5 (|10dffs:25|:53)
 (48)    36    C       DFFE     t        0      0   0    2    0    2    0  |10dffs:25.dout4 (|10dffs:25|:54)
 (55)    42    C       DFFE     t        0      0   0    2    0    1    0  |10dffs:25.dout3 (|10dffs:25|:55)
 (57)    44    C       DFFE     t        0      0   0    2    0    2    0  |10dffs:25.dout2 (|10dffs:25|:56)
 (54)    41    C       DFFE     t        0      0   0    2    0    1    0  |10dffs:25.dout1 (|10dffs:25|:57)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  c:\max2work\anlgtst\anlv63v2.rpt
anlv63v2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                     Logic cells placed in LAB 'A'
        +--------------------------- LC16 BURSTGATE
        | +------------------------- LC15 HINT
        | | +----------------------- LC12 H0
        | | | +--------------------- LC11 H1
        | | | | +------------------- LC10 H2
        | | | | | +----------------- LC9 H3
        | | | | | | +--------------- LC7 H4
        | | | | | | | +------------- LC6 H5
        | | | | | | | | +----------- LC5 H6
        | | | | | | | | | +--------- LC4 H7
        | | | | | | | | | | +------- LC3 H8
        | | | | | | | | | | | +----- LC2 H9
        | | | | | | | | | | | | +--- LC13 NOTH2
        | | | | | | | | | | | | | +- LC1 NOTH4
        | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'A':
LC12 -> - * * * * * * * - * * - * * | * - * * | <-- H0
LC11 -> - * - * * * * * - * * - * * | * - * * | <-- H1
LC10 -> - * - * * * * * - * * - * * | * - * * | <-- H2
LC9  -> - * - * - * * * - * * - - * | * - * * | <-- H3
LC7  -> - * - * - * * * - * * - - * | * - * * | <-- H4
LC6  -> - * - * - * * * - * * - - * | * - * * | <-- H5
LC5  -> - * - * - * * * - * * - - * | * - - * | <-- H6
LC4  -> - * - * - * * * - * * - - * | * - * * | <-- H7
LC3  -> - * - * - * * * - * * - - * | * - * * | <-- H8
LC2  -> - * - * - - - * - * * - - * | * - * * | <-- H9

Pin
83   -> - - - - - - - - - - - - - - | - - - - | <-- CLK
6    -> - - - * - * * - - - * - - * | * * * * | <-- SYSSEL
LC22 -> - - * - - - - - - - - - - - | * - - - | <-- D0
LC62 -> - - * * * * * * - * * - * * | * * * * | <-- HCLR
LC51 -> * - - - - - - - - - - - - - | * - - - | <-- |lcntanla:75|clearff
LC49 -> - - - - - * * - - - - * - - | * - - * | <-- |lcntanla~75.h9~1~fit~in1
LC34 -> - - - - - - - - * - - - - - | * - * - | <-- |lcntanla~75.h6~1~fit~in1
LC53 -> * - - - - - - - - - - - - - | * - - - | <-- |lcntanla:75|~161~1
LC54 -> * - - - - - - - - - - - - - | * - - - | <-- |lcntanla:75|~177~1
LC58 -> * - - - - - - - - - - - - - | * - - - | <-- |lcntanla:75|~199~1
LC19 -> - - - - - - - * - * * - - - | * - - * | <-- |4dffs:58.s3b
LC32 -> - - - - - - - * - * * - - - | * - - * | <-- |4dffs:58.s2b
LC50 -> - - - - - - - - - - * - - - | * - - - | <-- |10dffs:25.dout8
LC31 -> - - - - - - - - - * - - - - | * - - - | <-- |10dffs:25.dout7
LC43 -> - - - - - - - * - - - - - - | * - - - | <-- |10dffs:25.dout5
LC36 -> - - - - - - * - - - - - - * | * - - - | <-- |10dffs:25.dout4
LC42 -> - - - - - * - - - - - - - - | * - - - | <-- |10dffs:25.dout3
LC44 -> - - - - * - - - - - - - * - | * - - - | <-- |10dffs:25.dout2
LC41 -> - - - * - - - - - - - - - - | * - - - | <-- |10dffs:25.dout1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  c:\max2work\anlgtst\anlv63v2.rpt
anlv63v2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                       Logic cells placed in LAB 'B'
        +----------------------------- LC27 COLORRST
        | +--------------------------- LC22 D0
        | | +------------------------- LC17 EBIT
        | | | +----------------------- LC18 EBIT2
        | | | | +--------------------- LC28 FIELD2
        | | | | | +------------------- LC23 HCLRC
        | | | | | | +----------------- LC20 OKFLAG
        | | | | | | | +--------------- LC29 PI
        | | | | | | | | +------------- LC25 RESET
        | | | | | | | | | +----------- LC26 |2dffs:70.s0b
        | | | | | | | | | | +--------- LC19 |4dffs:58.s3b
        | | | | | | | | | | | +------- LC32 |4dffs:58.s2b
        | | | | | | | | | | | | +----- LC24 |4dffs:58.s1b
        | | | | | | | | | | | | | +--- LC30 |4dffs:58.s0b
        | | | | | | | | | | | | | | +- LC31 |10dffs:25.dout7
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'B':
LC17 -> - - - - - * - - - - - - - - - | - * - - | <-- EBIT
LC20 -> - - - - - - - - * - - - - - - | - * - - | <-- OKFLAG
LC29 -> - - - - - - - * - - - - - - - | - * - - | <-- PI
LC26 -> - - * - - - - - - - - - - - - | - * - - | <-- |2dffs:70.s0b
LC24 -> - - - - * - - - - - - - - - - | - * - - | <-- |4dffs:58.s1b
LC30 -> * - - - - - - * - - - - - - - | - * - - | <-- |4dffs:58.s0b

Pin
75   -> - * - - - - - - - - - - - - - | - * - - | <-- AD0
65   -> - - - - - - - - - * - - - - * | - * - - | <-- AD7
83   -> - - - - - - - - - - - - - - - | - - - - | <-- CLK
33   -> - - - - - - * - * - - - - - - | - * - - | <-- CLK2
61   -> - - - - - - * - - - - - - - - | - * * * | <-- CLR1
30   -> - - - - - - - - - - - - * - - | - * - - | <-- FIELD
25   -> - - - - - - - - - - - - - * - | - * - - | <-- FIELDRESET
44   -> - - - - - - - - - * - - - - - | - * - * | <-- LDNCO
81   -> - * - - - - - - - - - - - - * | - * * * | <-- LDOFFSET
24   -> - - - - - - - - * - - - - - - | - * - - | <-- MENTE
6    -> - - - - * - - * - - - - - - - | * * * * | <-- SYSSEL
77   -> - - - - - - - - - - - * - - - | - * - - | <-- S0
76   -> - - - - - - - - - - * - - - - | - * - - | <-- S1
LC62 -> - - - - - * - - - - - - - - - | * * * * | <-- HCLR
LC63 -> * - * * - - - - - - * * * * - | - * - - | <-- HLOAD
LC61 -> - - - - - * - - - - - - - - - | - * - - | <-- |lcntanla:75|hclrb
LC59 -> - - - - - * - - - - - - - - - | - * - - | <-- |lcntanla:75|hclrd
LC52 -> - - - - - - - * - - - - - - - | - * - - | <-- |lcntanla:75.hid
LC64 -> - - - * - - - - - - - - - - - | - * - - | <-- |2dffs:70.s1b


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  c:\max2work\anlgtst\anlv63v2.rpt
anlv63v2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                               Logic cells placed in LAB 'C'
        +--------------------- LC39 D10
        | +------------------- LC38 D11
        | | +----------------- LC37 D12
        | | | +--------------- LC34 |lcntanla~75.h6~1~fit~in1
        | | | | +------------- LC45 LOADNCO
        | | | | | +----------- LC35 |10dffs:25.dout9
        | | | | | | +--------- LC43 |10dffs:25.dout5
        | | | | | | | +------- LC36 |10dffs:25.dout4
        | | | | | | | | +----- LC42 |10dffs:25.dout3
        | | | | | | | | | +--- LC44 |10dffs:25.dout2
        | | | | | | | | | | +- LC41 |10dffs:25.dout1
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':
LC34 -> - - - * - - - - - - - | * - * - | <-- |lcntanla~75.h6~1~fit~in1

Pin
74   -> - - - - - - - - - - * | - - * - | <-- AD1
73   -> - - - - - - - - - * - | - - * - | <-- AD2
70   -> - - - - - - - - * - - | - - * - | <-- AD3
69   -> - - - - - - - * - - - | - - * - | <-- AD4
68   -> - - - - - - * - - - - | - - * - | <-- AD5
63   -> - - - - - * - - - - - | - - * - | <-- AD9
55   -> * - - - - - - - - - - | - - * - | <-- AD10
54   -> - * - - - - - - - - - | - - * - | <-- AD11
52   -> - - * - - - - - - - - | - - * - | <-- AD12
83   -> - - - - - - - - - - - | - - - - | <-- CLK
61   -> - - - - * - - - - - - | - * * * | <-- CLR1
57   -> * * * - - - - - - - - | - - * - | <-- LDLNR
81   -> - - - - - * * * * * * | - * * * | <-- LDOFFSET
6    -> - - - * - - - - - - - | * * * * | <-- SYSSEL
14   -> - - - - * - - - - - - | - - * - | <-- TDI
LC62 -> - - - * - - - - - - - | * * * * | <-- HCLR
LC12 -> - - - * - - - - - - - | * - * * | <-- H0
LC11 -> - - - * - - - - - - - | * - * * | <-- H1
LC10 -> - - - * - - - - - - - | * - * * | <-- H2
LC9  -> - - - * - - - - - - - | * - * * | <-- H3
LC7  -> - - - * - - - - - - - | * - * * | <-- H4
LC6  -> - - - * - - - - - - - | * - * * | <-- H5
LC4  -> - - - * - - - - - - - | * - * * | <-- H7
LC3  -> - - - * - - - - - - - | * - * * | <-- H8
LC2  -> - - - * - - - - - - - | * - * * | <-- H9
LC60 -> - - - * - - - - - - - | - - * - | <-- |lcntanla:75|~630~1
LC55 -> - - - - * - - - - - - | - - * - | <-- |loadnco:78|load
LC57 -> - - - * - - - - - - - | - - * - | <-- |10dffs:25.dout6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  c:\max2work\anlgtst\anlv63v2.rpt
anlv63v2

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC62 HCLR
        | +----------------------------- LC63 HLOAD
        | | +--------------------------- LC51 |lcntanla:75|clearff
        | | | +------------------------- LC61 |lcntanla:75|hclrb
        | | | | +----------------------- LC59 |lcntanla:75|hclrd
        | | | | | +--------------------- LC49 |lcntanla~75.h9~1~fit~in1
        | | | | | | +------------------- LC52 |lcntanla:75.hid
        | | | | | | | +----------------- LC53 |lcntanla:75|~161~1
        | | | | | | | | +--------------- LC54 |lcntanla:75|~177~1
        | | | | | | | | | +------------- LC58 |lcntanla:75|~199~1
        | | | | | | | | | | +----------- LC60 |lcntanla:75|~630~1
        | | | | | | | | | | | +--------- LC55 |loadnco:78|load
        | | | | | | | | | | | | +------- LC56 TDO
        | | | | | | | | | | | | | +----- LC64 |2dffs:70.s1b
        | | | | | | | | | | | | | | +--- LC50 |10dffs:25.dout8
        | | | | | | | | | | | | | | | +- LC57 |10dffs:25.dout6
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':
LC62 -> - - - * * * - - - - * - - - - - | * * * * | <-- HCLR
LC49 -> - - - - - * - - - - - - - - - - | * - - * | <-- |lcntanla~75.h9~1~fit~in1

Pin
67   -> - - - - - - - - - - - - - * - * | - - - * | <-- AD6
64   -> - - - - - - - - - - - * - - * - | - - - * | <-- AD8
83   -> - - - - - - - - - - - - - - - - | - - - - | <-- CLK
61   -> - - - * * - - - - - - - - - - - | - * * * | <-- CLR1
44   -> - - - - - - - - - - - * - * - - | - * - * | <-- LDNCO
81   -> - - - - - - - - - - - - - - * * | - * * * | <-- LDOFFSET
6    -> - - - - - * - * - - - - - - - - | * * * * | <-- SYSSEL
LC23 -> * - - - - - - - - - - - - - - - | - - - * | <-- HCLRC
LC12 -> - * * - - * * * * * * - - - - - | * - * * | <-- H0
LC11 -> - * * - - * * * * * * - - - - - | * - * * | <-- H1
LC10 -> - * * - - * * * * * * - - - - - | * - * * | <-- H2
LC9  -> - * * - - * * * * * * - - - - - | * - * * | <-- H3
LC7  -> - * * - - * * * * * * - - - - - | * - * * | <-- H4
LC6  -> - * * - - * * * * * * - - - - - | * - * * | <-- H5
LC5  -> - * * - - * * * * * * - - - - - | * - - * | <-- H6
LC4  -> - * * - - * * * * * * - - - - - | * - * * | <-- H7
LC3  -> - * * - - * * * * * * - - - - - | * - * * | <-- H8
LC2  -> - * * - - - * * * * * - - - - - | * - * * | <-- H9
LC19 -> - - - * * * - * * * * - - - - - | * - - * | <-- |4dffs:58.s3b
LC32 -> - - - * * * - - * * * - - - - - | * - - * | <-- |4dffs:58.s2b
LC35 -> - - - - - * - - - - - - - - - - | - - - * | <-- |10dffs:25.dout9


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  c:\max2work\anlgtst\anlv63v2.rpt
anlv63v2

** EQUATIONS **

AD0      : INPUT;
AD1      : INPUT;
AD2      : INPUT;
AD3      : INPUT;
AD4      : INPUT;
AD5      : INPUT;
AD6      : INPUT;
AD7      : INPUT;
AD8      : INPUT;
AD9      : INPUT;
AD10     : INPUT;
AD11     : INPUT;
AD12     : INPUT;
CLK      : INPUT;
CLK2     : INPUT;
CLR1     : INPUT;
FIELD    : INPUT;
FIELDRESET : INPUT;
LDLNR    : INPUT;
LDNCO    : INPUT;
LDOFFSET : INPUT;
MENTE    : INPUT;
SYSSEL   : INPUT;
S0       : INPUT;
S1       : INPUT;
TCK      : INPUT;
TDI      : INPUT;
TMS      : INPUT;
VINT     : INPUT;

-- Node name is 'BURSTGATE' = '|lcntanla:75.burst' from file "lcntanla.tdf" line 12, column 8
-- Equation name is 'BURSTGATE', type is output 
 BURSTGATE = DFFE( GND $  VCC, GLOBAL( CLK), !_LC051,  VCC,  _EQ001);
  _EQ001 =  _X001;
  _X001  = EXP(!_LC053 & !_LC054 & !_LC058);

-- Node name is 'COLORRST' = '|colorrst:27.crst' from file "colorrst.tdf" line 7, column 5
-- Equation name is 'COLORRST', type is output 
 COLORRST = DFFE( _EQ002 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ002 =  HLOAD &  _LC030;

-- Node name is 'D0' = '|10dffs:25.dout0' from file "10dffs.tdf" line 7, column 6
-- Equation name is 'D0', type is output 
 D0      = DFFE( AD0 $  GND,  LDOFFSET,  VCC,  VCC,  VCC);

-- Node name is 'D10' = '|3dffs:63.s2b' from file "3dffs.tdf" line 7, column 2
-- Equation name is 'D10', type is output 
 D10     = DFFE( AD10 $  GND,  LDLNR,  VCC,  VCC,  VCC);

-- Node name is 'D11' = '|3dffs:63.s1b' from file "3dffs.tdf" line 7, column 5
-- Equation name is 'D11', type is output 
 D11     = DFFE( AD11 $  GND,  LDLNR,  VCC,  VCC,  VCC);

-- Node name is 'D12' = '|3dffs:63.s0b' from file "3dffs.tdf" line 7, column 8
-- Equation name is 'D12', type is output 
 D12     = DFFE( AD12 $  GND,  LDLNR,  VCC,  VCC,  VCC);

-- Node name is 'EBIT' = '|2dffs:72.s0b' from file "2dffs.tdf" line 7, column 5
-- Equation name is 'EBIT', type is output 
 EBIT    = DFFE( _LC026 $  GND,  HLOAD,  VCC,  VCC,  VCC);

-- Node name is 'EBIT2' = '|2dffs:72.s1b' from file "2dffs.tdf" line 7, column 2
-- Equation name is 'EBIT2', type is output 
 EBIT2   = DFFE( _LC064 $  GND,  HLOAD,  VCC,  VCC,  VCC);

-- Node name is 'FIELD2' 
-- Equation name is 'FIELD2', location is LC028, type is output.
 FIELD2  = LCELL( SYSSEL $  _LC024);

-- Node name is 'HCLR' = '|lcntanla:75.hclr' from file "lcntanla.tdf" line 10, column 10
-- Equation name is 'HCLR', type is output 
 HCLR    = DFFE( HCLRC $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'HCLRC' = '|lcntanla:75.hclrc' from file "lcntanla.tdf" line 12, column 14
-- Equation name is 'HCLRC', type is output 
 HCLRC   = DFFE( _EQ003 $  GND, GLOBAL( CLK), !HCLR,  VCC,  VCC);
  _EQ003 =  EBIT &  _LC061
         # !EBIT &  _LC059;

-- Node name is 'HINT' = '|lcntanla:75.upint' from file "lcntanla.tdf" line 12, column 2
-- Equation name is 'HINT', type is output 
 HINT    = DFFE( GND $  VCC, GLOBAL( CLK), !_EQ004,  VCC,  _EQ005);
  _EQ004 = !H0 & !H1 & !H2 & !H3 & !H4 &  H5 & !H6 & !H7 & !H8 & !H9;
  _EQ005 = !H0 & !H1 & !H2 & !H3 & !H4 & !H5 & !H6 & !H7 & !H8 & !H9;

-- Node name is 'HLOAD' = '|lcntanla:75.hload' from file "lcntanla.tdf" line 11, column 2
-- Equation name is 'HLOAD', type is output 
 HLOAD   = DFFE( _EQ006 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ006 = !H0 & !H1 & !H2 & !H3 & !H4 & !H5 & !H6 & !H7 & !H8 & !H9;

-- Node name is 'H0' = '|lcntanla:75.h0' from file "lcntanla.tdf" line 10, column 3
-- Equation name is 'H0', type is output 
 H0      = DFFE( _EQ007 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ007 = !HCLR &  H0
         # !D0 &  HCLR;

-- Node name is 'H1' = '|lcntanla:75.h1' from file "lcntanla.tdf" line 10, column 3
-- Equation name is 'H1', type is output 
 H1      = DFFE( _EQ008 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ008 = !HCLR & !H1 & !H2 &  H3 &  H4 & !H5 &  H6 & !H7 &  H8 &  H9 & 
              SYSSEL
         # !HCLR &  H0 &  H1
         # !HCLR & !H0 & !H1
         #  HCLR & !_LC041;

-- Node name is 'H2' = '|lcntanla:75.h2' from file "lcntanla.tdf" line 10, column 3
-- Equation name is 'H2', type is output 
 H2      = TFFE( _EQ009, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ009 =  HCLR & !H2 &  _LC044
         # !HCLR &  H0 &  H1
         #  HCLR &  H2 & !_LC044;

-- Node name is 'H3' = '|lcntanla:75.h3' from file "lcntanla.tdf" line 10, column 3
-- Equation name is 'H3', type is output 
 H3      = TFFE( _EQ010, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ010 = !HCLR &  H0 & !H1 & !H2 &  H3 &  H4 & !H5 &  H6 & !H7 &  H8 & 
              _LC049 &  SYSSEL
         # !HCLR &  H0 &  H1 &  H2
         #  HCLR & !H3 &  _LC042
         #  HCLR &  H3 & !_LC042;

-- Node name is 'H4' = '|lcntanla:75.h4' from file "lcntanla.tdf" line 10, column 3
-- Equation name is 'H4', type is output 
 H4      = TFFE( _EQ011, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ011 = !HCLR &  H0 & !H1 & !H2 &  H3 &  H4 & !H5 &  H6 & !H7 &  H8 & 
              _LC049 &  SYSSEL
         # !HCLR &  H0 &  H1 &  H2 &  H3
         #  HCLR & !H4 &  _LC036
         #  HCLR &  H4 & !_LC036;

-- Node name is 'H5' = '|lcntanla:75.h5' from file "lcntanla.tdf" line 10, column 3
-- Equation name is 'H5', type is output 
 H5      = DFFE( _EQ012 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ012 = !HCLR &  H0 &  H1 &  H2 &  H3 &  H4 & !H6 &  H7 &  H8 &  H9
         # !HCLR &  H0 &  H1 &  H2 &  H3 &  H4 &  H6 & !H7 &  H8 &  H9
         # !HCLR &  H0 &  H1 &  H2 &  H3 &  H4 &  H5 &  _X002
         # !HCLR & !H5 &  _X003
         #  HCLR & !_LC043;
  _X002  = EXP( H6 &  H7 &  H8 & !H9 & !_LC019 &  _LC032);
  _X003  = EXP( H0 &  H1 &  H2 &  H3 &  H4);

-- Node name is 'H6' = '|lcntanla:75.h6' from file "lcntanla.tdf" line 10, column 3
-- Equation name is 'H6', type is output 
 H6      = LCELL( _LC034 $  GND);

-- Node name is 'H7' = '|lcntanla:75.h7' from file "lcntanla.tdf" line 10, column 3
-- Equation name is 'H7', type is output 
 H7      = DFFE( _EQ013 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ013 = !HCLR &  H0 &  H1 &  H2 &  H3 &  H4 &  H5 &  H6 &  H7 &  _X004
         # !HCLR &  H0 &  H1 &  H2 &  H3 &  H4 & !H5 & !H6 &  H8 &  H9
         # !HCLR & !H5 & !H7 &  _X005
         # !HCLR & !H7 &  _X006
         #  HCLR & !_LC031;
  _X004  = EXP( H8 &  H9);
  _X005  = EXP( H8 & !H9 &  _LC019 & !_LC032);
  _X006  = EXP( H0 &  H1 &  H2 &  H3 &  H4 &  H6);

-- Node name is 'H8' = '|lcntanla:75.h8' from file "lcntanla.tdf" line 10, column 3
-- Equation name is 'H8', type is output 
 H8      = DFFE( _EQ014 $  _EQ015, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ014 = !HCLR &  H0 & !H1 & !H2 &  H3 &  H4 & !H5 &  H6 & !H7 &  H9 & 
              SYSSEL
         # !HCLR &  H0 &  H1 &  H2 &  H3 &  H4 & !H5 &  H6 & !H7 &  H9
         # !HCLR &  H0 &  H1 &  H2 &  H3 &  H4 & !H5 & !H6 &  H7 &  H9
         # !HCLR & !H8 &  _X007;
  _X007  = EXP( H0 &  H1 &  H2 &  H3 &  H4 &  H5 &  H6 &  H7);
  _EQ015 =  _X008 &  _X009 &  _X010;
  _X008  = EXP(!HCLR &  H0 &  H1 &  H2 &  H3 &  H4 &  H5 &  H6 &  H7 &  H8 & !H9 & 
             !_LC032);
  _X009  = EXP(!HCLR &  H0 &  H1 &  H2 &  H3 &  H4 &  H5 &  H6 &  H7 &  H8 & !H9 & 
              _LC019);
  _X010  = EXP( HCLR & !_LC050);

-- Node name is 'H9' = '|lcntanla:75.h9' from file "lcntanla.tdf" line 10, column 3
-- Equation name is 'H9', type is output 
 H9      = LCELL( _LC049 $  GND);

-- Node name is 'LOADNCO' 
-- Equation name is 'LOADNCO', location is LC045, type is output.
 LOADNCO = LCELL( _EQ016 $  VCC);
  _EQ016 =  CLR1 & !_LC055 &  TDI;

-- Node name is 'NOTH2' = '|lcntanla~75.h2~1' from file "lcntanla.tdf" line 10, column 3
-- Equation name is 'NOTH2', type is output 
NOTH2    = _LC013~NOT;
_LC013~NOT = DFFE( _EQ017 $ !H2, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ017 =  HCLR & !H2 &  _LC044
         # !HCLR &  H0 &  H1
         #  HCLR &  H2 & !_LC044;

-- Node name is 'NOTH4' = '|lcntanla~75.h4~1' from file "lcntanla.tdf" line 10, column 3
-- Equation name is 'NOTH4', type is output 
NOTH4    = _LC001~NOT;
_LC001~NOT = DFFE( _EQ018 $ !H4, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ018 = !HCLR &  H0 & !H1 & !H2 &  H3 &  H4 & !H5 &  H6 & !H7 &  H8 &  H9 & 
              SYSSEL
         # !HCLR &  H0 &  H1 &  H2 &  H3
         #  HCLR & !H4 &  _LC036
         #  HCLR &  H4 & !_LC036;

-- Node name is 'OKFLAG' = '|dtoreset:81.okflag' from file "dtoreset.tdf" line 8, column 5
-- Equation name is 'OKFLAG', type is output 
 OKFLAG  = DFFE( CLR1 $  GND,  CLK2,  VCC,  VCC,  VCC);

-- Node name is 'PI' = '|palid:36.palid' from file "palid.tdf" line 8, column 5
-- Equation name is 'PI', type is output 
 PI      = DFFE( _EQ019 $ !SYSSEL, GLOBAL( CLK),  VCC,  VCC,  _LC052);
  _EQ019 = !_LC030 &  PI & !SYSSEL;

-- Node name is 'RESET' 
-- Equation name is 'RESET', location is LC025, type is output.
 RESET   = LCELL( _EQ020 $  VCC);
  _EQ020 = !CLK2 & !MENTE &  OKFLAG;

-- Node name is 'TDO' 
-- Equation name is 'TDO', location is LC056, type is output.
 TDO     = LCELL( GND $  GND);

-- Node name is '|lcntanla:75|clearff' from file "lcntanla.tdf" line 11, column 8
-- Equation name is '_LC051', type is buried 
_LC051   = DFFE( _EQ021 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ021 =  H0 & !H1 & !H2 &  H3 &  H4 & !H5 &  H6 & !H7 &  H8 &  H9
         # !H0 & !H1 & !H2 & !H3 & !H4 & !H5 & !H6 &  H7 &  H8 &  H9
         #  H0 & !H1 & !H2 & !H3 & !H4 & !H5 & !H6 &  H7 & !H8 & !H9;

-- Node name is '|lcntanla:75|hclrb' from file "lcntanla.tdf" line 11, column 20
-- Equation name is '_LC061', type is buried 
_LC061   = DFFE( GND $  VCC,  _EQ022, !HCLR,  VCC,  VCC);
  _EQ022 =  CLR1 & !_LC019 & !_LC032;

-- Node name is '|lcntanla:75|hclrd' from file "lcntanla.tdf" line 10, column 15
-- Equation name is '_LC059', type is buried 
_LC059   = DFFE( GND $  VCC,  _EQ023, !HCLR,  VCC,  VCC);
  _EQ023 =  _X011;
  _X011  = EXP( CLR1 & !_LC019 & !_LC032);

-- Node name is '|lcntanla:75|:76' = '|lcntanla:75.hid' from file "lcntanla.tdf" line 11, column 16
-- Equation name is '_LC052', type is buried 
_LC052   = DFFE( _EQ024 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ024 = !H0 & !H1 & !H2 & !H3 & !H4 & !H5 &  H6 & !H7 & !H8 & !H9;

-- Node name is '|lcntanla:75|~66~1~fit~in1' = '|lcntanla~75.h6~1~fit~in1' from file "lcntanla.tdf" line 10, column 3
-- Equation name is '_LC034', type is buried 
-- synthesized logic cell 
_LC034   = DFFE( _EQ025 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ025 = !_LC060 &  _X012 &  _X013 &  _X014 &  _X015 &  _X016 &  _X017 & 
              _X018 &  _X019 &  _X020 &  _X021 &  _X022 &  _X023 &  _X024;
  _X012  = EXP( HCLR &  _LC057);
  _X013  = EXP(!HCLR & !H1 &  H2 &  _LC034);
  _X014  = EXP(!H1 & !H8 &  _LC034 &  _LC057);
  _X015  = EXP(!HCLR & !H0 &  _LC034);
  _X016  = EXP(!HCLR & !H3 &  _LC034);
  _X017  = EXP(!HCLR & !H4 &  _LC034);
  _X018  = EXP(!HCLR & !H5 & !H8 &  _LC034);
  _X019  = EXP(!HCLR & !H2 & !H9 &  _LC034);
  _X020  = EXP(!HCLR & !H1 &  _LC034 & !SYSSEL);
  _X021  = EXP(!H1 & !H9 &  _LC034 &  _LC057);
  _X022  = EXP(!HCLR &  H1 & !H2 &  _LC034);
  _X023  = EXP(!HCLR & !H2 &  H5 &  _LC034);
  _X024  = EXP(!HCLR & !H5 &  H7 &  _LC034);

-- Node name is '|lcntanla:75|~63~1~fit~in1' = '|lcntanla~75.h9~1~fit~in1' from file "lcntanla.tdf" line 10, column 3
-- Equation name is '_LC049', type is buried 
-- synthesized logic cell 
_LC049   = TFFE(!_EQ026, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ026 =  _X025 &  _X026 &  _X027 &  _X028 &  _X029 &  _X030;
  _X025  = EXP(!HCLR &  H0 & !H1 & !H2 &  H3 &  H4 & !H5 &  H6 & !H7 &  H8 & 
              _LC049 &  SYSSEL);
  _X026  = EXP(!HCLR &  H0 &  H1 &  H2 &  H3 &  H4 & !H5 &  H6 & !H7 &  H8 & 
              _LC019 & !_LC032 & !_LC049);
  _X027  = EXP(!HCLR &  H0 &  H1 &  H2 &  H3 &  H4 & !H5 &  H6 & !H7 &  H8 & 
              _LC049);
  _X028  = EXP(!HCLR &  H0 &  H1 &  H2 &  H3 &  H4 &  H5 &  H6 &  H7 &  H8);
  _X029  = EXP( HCLR &  _LC035 & !_LC049);
  _X030  = EXP( HCLR & !_LC035 &  _LC049);

-- Node name is '|lcntanla:75|~161~1' from file "lcntanla.tdf" line 25, column 31
-- Equation name is '_LC053', type is buried 
-- synthesized logic cell 
_LC053   = LCELL( _EQ027 $  GND);
  _EQ027 = !H0 &  H1 &  H2 &  H3 & !H4 & !H5 &  H6 & !H7 & !H8 & !H9 & 
              _LC019 & !SYSSEL;

-- Node name is '|lcntanla:75|~177~1' from file "lcntanla.tdf" line 26, column 25
-- Equation name is '_LC054', type is buried 
-- synthesized logic cell 
_LC054   = LCELL( _EQ028 $  GND);
  _EQ028 =  H0 &  H1 & !H2 & !H3 & !H4 & !H5 & !H6 &  H7 & !H8 & !H9 & 
             !_LC019 &  _LC032;

-- Node name is '|lcntanla:75|~199~1' from file "lcntanla.tdf" line 27, column 25
-- Equation name is '_LC058', type is buried 
-- synthesized logic cell 
_LC058   = LCELL( _EQ029 $  GND);
  _EQ029 =  H0 &  H1 &  H2 &  H3 &  H4 & !H5 &  H6 &  H7 &  H8 & !H9 & 
              _LC019 & !_LC032;

-- Node name is '|lcntanla:75|~630~1' from file "lcntanla.tdf" line 87, column 25
-- Equation name is '_LC060', type is buried 
-- synthesized logic cell 
_LC060   = LCELL( _EQ030 $  GND);
  _EQ030 = !HCLR &  H0 &  H1 &  H2 &  H3 &  H4 &  H7 &  H8 &  H9
         # !HCLR &  H0 &  H1 &  H2 &  H3 &  H4 &  H5 & !H6
         # !HCLR &  H6 &  H7 &  H8 & !_LC019 &  _LC032
         # !HCLR & !H5 &  H6 & !H9 &  _LC032
         # !HCLR & !H5 &  H6 & !H9 & !_LC019;

-- Node name is '|loadnco:78|load' from file "loadnco.tdf" line 9, column 2
-- Equation name is '_LC055', type is buried 
_LC055   = DFFE( AD8 $  GND,  LDNCO,  VCC,  VCC,  VCC);

-- Node name is '|2dffs:70|sb' = '|2dffs:70.s0b' from file "2dffs.tdf" line 7, column 5
-- Equation name is '_LC026', type is buried 
_LC026   = DFFE( AD7 $  GND,  LDNCO,  VCC,  VCC,  VCC);

-- Node name is '|2dffs:70|sa' = '|2dffs:70.s1b' from file "2dffs.tdf" line 7, column 2
-- Equation name is '_LC064', type is buried 
_LC064   = DFFE( AD6 $  GND,  LDNCO,  VCC,  VCC,  VCC);

-- Node name is '|4dffs:58|sd' = '|4dffs:58.s0b' from file "4dffs.tdf" line 7, column 11
-- Equation name is '_LC030', type is buried 
_LC030   = DFFE( FIELDRESET $  GND,  HLOAD,  VCC,  VCC,  VCC);

-- Node name is '|4dffs:58|sc' = '|4dffs:58.s1b' from file "4dffs.tdf" line 7, column 8
-- Equation name is '_LC024', type is buried 
_LC024   = DFFE( FIELD $  GND,  HLOAD,  VCC,  VCC,  VCC);

-- Node name is '|4dffs:58|sb' = '|4dffs:58.s2b' from file "4dffs.tdf" line 7, column 5
-- Equation name is '_LC032', type is buried 
_LC032   = DFFE( S0 $  GND,  HLOAD,  VCC,  VCC,  VCC);

-- Node name is '|4dffs:58|sa' = '|4dffs:58.s3b' from file "4dffs.tdf" line 7, column 2
-- Equation name is '_LC019', type is buried 
_LC019   = DFFE( S1 $  GND,  HLOAD,  VCC,  VCC,  VCC);

-- Node name is '|10dffs:25|:57' = '|10dffs:25.dout1' from file "10dffs.tdf" line 7, column 6
-- Equation name is '_LC041', type is buried 
_LC041   = DFFE( AD1 $  GND,  LDOFFSET,  VCC,  VCC,  VCC);

-- Node name is '|10dffs:25|:56' = '|10dffs:25.dout2' from file "10dffs.tdf" line 7, column 6
-- Equation name is '_LC044', type is buried 
_LC044   = DFFE( AD2 $  GND,  LDOFFSET,  VCC,  VCC,  VCC);

-- Node name is '|10dffs:25|:55' = '|10dffs:25.dout3' from file "10dffs.tdf" line 7, column 6
-- Equation name is '_LC042', type is buried 
_LC042   = DFFE( AD3 $  GND,  LDOFFSET,  VCC,  VCC,  VCC);

-- Node name is '|10dffs:25|:54' = '|10dffs:25.dout4' from file "10dffs.tdf" line 7, column 6
-- Equation name is '_LC036', type is buried 
_LC036   = DFFE( AD4 $  GND,  LDOFFSET,  VCC,  VCC,  VCC);

-- Node name is '|10dffs:25|:53' = '|10dffs:25.dout5' from file "10dffs.tdf" line 7, column 6
-- Equation name is '_LC043', type is buried 
_LC043   = DFFE( AD5 $  GND,  LDOFFSET,  VCC,  VCC,  VCC);

-- Node name is '|10dffs:25|:52' = '|10dffs:25.dout6' from file "10dffs.tdf" line 7, column 6
-- Equation name is '_LC057', type is buried 
_LC057   = DFFE( AD6 $  GND,  LDOFFSET,  VCC,  VCC,  VCC);

-- Node name is '|10dffs:25|:51' = '|10dffs:25.dout7' from file "10dffs.tdf" line 7, column 6
-- Equation name is '_LC031', type is buried 
_LC031   = DFFE( AD7 $  GND,  LDOFFSET,  VCC,  VCC,  VCC);

-- Node name is '|10dffs:25|:50' = '|10dffs:25.dout8' from file "10dffs.tdf" line 7, column 6
-- Equation name is '_LC050', type is buried 
_LC050   = DFFE( AD8 $  GND,  LDOFFSET,  VCC,  VCC,  VCC);

-- Node name is '|10dffs:25|:49' = '|10dffs:25.dout9' from file "10dffs.tdf" line 7, column 6
-- Equation name is '_LC035', type is buried 
_LC035   = DFFE( AD9 $  GND,  LDOFFSET,  VCC,  VCC,  VCC);



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                           c:\max2work\anlgtst\anlv63v2.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic I/O Cell Registers        = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interface Menu Commands
-----------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:20
   Database Builder                       00:00:08
   Logic Synthesizer                      00:00:10
   Partitioner                            00:00:07
   Fitter                                 00:00:14
   Timing SNF Extractor                   00:00:05
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:01:05


Memory Allocated
-----------------

Peak memory allocated during compilation  = 3,549K
