\section{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def Struct Reference}
\label{structFSMC__PCCARDInitTypeDef}\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}}


F\+S\+MC P\+C\+C\+A\+RD Init structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+fsmc.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \textbf{ F\+S\+M\+C\+\_\+\+Waitfeature}
\item 
uint32\+\_\+t \textbf{ F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}
\item 
uint32\+\_\+t \textbf{ F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}
\item 
\textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def} $\ast$ \textbf{ F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}
\item 
\textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def} $\ast$ \textbf{ F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}
\item 
\textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def} $\ast$ \textbf{ F\+S\+M\+C\+\_\+\+I\+O\+Space\+Timing\+Struct}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\+S\+MC P\+C\+C\+A\+RD Init structure definition. 

Definition at line \textbf{ 211} of file \textbf{ stm32f4xx\+\_\+fsmc.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structFSMC__PCCARDInitTypeDef_a96d5a1d02a42f194b9d5ebaae46dd3d7}} 
\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct@{F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}}
\index{F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct@{F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}!F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}}
\subsubsection{F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}
{\footnotesize\ttfamily \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}$\ast$ F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}

F\+S\+MC Attribute Space Timing 

Definition at line \textbf{ 227} of file \textbf{ stm32f4xx\+\_\+fsmc.\+h}.



Referenced by \textbf{ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Struct\+Init()}.

\mbox{\label{structFSMC__PCCARDInitTypeDef_aec43dfa3b0c0ef09b02ac1b27cac92c7}} 
\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct@{F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}}
\index{F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct@{F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}!F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}}
\subsubsection{F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}
{\footnotesize\ttfamily \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}$\ast$ F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}

F\+S\+MC Common Space Timing 

Definition at line \textbf{ 225} of file \textbf{ stm32f4xx\+\_\+fsmc.\+h}.



Referenced by \textbf{ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Struct\+Init()}.

\mbox{\label{structFSMC__PCCARDInitTypeDef_ad3bf6a882f03e3406149d94585dce78e}} 
\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+I\+O\+Space\+Timing\+Struct@{F\+S\+M\+C\+\_\+\+I\+O\+Space\+Timing\+Struct}}
\index{F\+S\+M\+C\+\_\+\+I\+O\+Space\+Timing\+Struct@{F\+S\+M\+C\+\_\+\+I\+O\+Space\+Timing\+Struct}!F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}}
\subsubsection{F\+S\+M\+C\+\_\+\+I\+O\+Space\+Timing\+Struct}
{\footnotesize\ttfamily \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}$\ast$ F\+S\+M\+C\+\_\+\+I\+O\+Space\+Timing\+Struct}

F\+S\+MC IO Space Timing 

Definition at line \textbf{ 229} of file \textbf{ stm32f4xx\+\_\+fsmc.\+h}.



Referenced by \textbf{ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Struct\+Init()}.

\mbox{\label{structFSMC__PCCARDInitTypeDef_ab1fc3b07b6286b4974690191231f2773}} 
\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time@{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time@{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}!F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}}
\subsubsection{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}

Defines the number of H\+C\+LK cycles to configure the delay between A\+LE low and RE low. This parameter can be a number between 0x0 and 0x\+FF 

Definition at line \textbf{ 220} of file \textbf{ stm32f4xx\+\_\+fsmc.\+h}.



Referenced by \textbf{ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Struct\+Init()}.

\mbox{\label{structFSMC__PCCARDInitTypeDef_ab9fd4e9d4db1fc098d5f4ccffb80bf61}} 
\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time@{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time@{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}!F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}}
\subsubsection{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}

Defines the number of H\+C\+LK cycles to configure the delay between C\+LE low and RE low. This parameter can be a value between 0 and 0x\+FF. 

Definition at line \textbf{ 216} of file \textbf{ stm32f4xx\+\_\+fsmc.\+h}.



Referenced by \textbf{ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Struct\+Init()}.

\mbox{\label{structFSMC__PCCARDInitTypeDef_a9ecc2cc3ec6462a8a86e545c9b8ff3cf}} 
\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Waitfeature@{F\+S\+M\+C\+\_\+\+Waitfeature}}
\index{F\+S\+M\+C\+\_\+\+Waitfeature@{F\+S\+M\+C\+\_\+\+Waitfeature}!F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}}
\subsubsection{F\+S\+M\+C\+\_\+\+Waitfeature}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+Waitfeature}

Enables or disables the Wait feature for the Memory Bank. This parameter can be any value of \doxyref{F\+S\+M\+C\+\_\+\+Wait\+\_\+feature}{p.}{group__FSMC__Wait__feature} 

Definition at line \textbf{ 213} of file \textbf{ stm32f4xx\+\_\+fsmc.\+h}.



Referenced by \textbf{ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Struct\+Init()}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/\textbf{ stm32f4xx\+\_\+fsmc.\+h}\end{DoxyCompactItemize}
