Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto ff4fdcec66d94ca7b081ad90d4bd5666 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_DATAPATH_tb_behav xil_defaultlib.TOP_DATAPATH_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port write_reg [C:/Users/Dave/Advanced_Processors_Final_Project/AP_FINAL_DB/AP_FINAL_DB.srcs/sources_1/new/TOP_DATAPATH.v:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.prog_count
Compiling module xil_defaultlib.TwentySix_TwentyEight_Shifter
Compiling module xil_defaultlib.Left_Shift
Compiling module xil_defaultlib.Two_One_MUX
Compiling module xil_defaultlib.InstructionMem
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Sign_Extension
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUController
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.TOP_DATAPATH
Compiling module xil_defaultlib.TOP_DATAPATH_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_DATAPATH_tb_behav
