<?xml version="1.0" encoding="utf-8" standalone="no"?>
<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="svd_schema.xsd">
  <peripheral>
    <name>SPC</name>
    <description>Secure Privilege Controller.</description>
    <baseAddress>0x50090000</baseAddress>
    <addressBlock>
      <offset>0x00</offset>
      <size>0x1000</size>
      <usage>registers</usage>
    </addressBlock>
    <registers>
      <register>
        <name>CTRL</name>
        <description>SPC Secure Configuration Control Register.</description>
        <addressOffset>0x0000</addressOffset>
        <size>32</size>
        <fields>
          <field>
            <name>LOCK</name>
            <description>Write 1 to set, disables writes to security-related control registers in the SPC. Once set, the locked registers cannot be modified nor can this bit be cleared to 0 except through a reset.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>RESP</name>
        <description>Security Violation Response Configuration Register.</description>
        <addressOffset>0x0008</addressOffset>
        <size>32</size>
        <fields>
          <field>
            <name>VIOLCFG</name>
            <description>This field configures the target response in case of a secuirty violation.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>MPC_STATUS</name>
        <description>Secure MPC Status Register.</description>
        <addressOffset>0x0020</addressOffset>
        <size>8</size>
        <access>read-only</access>
        <fields>
          <field>
            <name>SRAM0</name>
            <description>Interrupt status for SRAM 0 Memory Protection Controller.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SRAM1</name>
            <description>Interrupt status for SRAM1 Memory Protection Controllers.</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SRAM2</name>
            <description>Interrupt status for SRAM2 Memory Protection Controllers.</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SRAM3</name>
            <description>Interrupt status for SRAM3 Memory Protection Controllers.</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SRAM4</name>
            <description>Interrupt status for SRAM4 Memory Protection Controllers.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>FLASH</name>
            <description>Interrupt status for Flash Memory Protection Controllers.</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>MPC_INTEN</name>
        <description>Secure MPC Interrupt Enable Register.</description>
        <addressOffset>0x0024</addressOffset>
        <fields>
          <field>
            <name>SRAM0</name>
            <description>Interrupt enable for SRAM 0 Memory Protection Controller.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SRAM1</name>
            <description>Interrupt enable for SRAM1 Memory Protection Controllers.</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SRAM2</name>
            <description>Interrupt enable for SRAM2 Memory Protection Controllers.</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SRAM3</name>
            <description>Interrupt enable for SRAM3 Memory Protection Controllers.</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SRAM4</name>
            <description>Interrupt enable for SRAM4 Memory Protection Controllers.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>FLASH</name>
            <description>Interrupt enable for Flash Memory Protection Controllers.</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>PPC_STATUS</name>
        <description>Secure PPC Interrupt Status Register.</description>
        <addressOffset>0x0030</addressOffset>
        <access>read-only</access>
        <fields>
          <field>
            <name>APBPPC</name>
            <description>Interrupt Status of APB PPC for targets on APB bus. Each bit ties to an individual PPC in the system.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>PPC_INTCLR</name>
        <description>Secure PPC Interrupt Clear Register.</description>
        <addressOffset>0x0034</addressOffset>
        <access>write-only</access>
        <fields>
          <field>
            <name>APBPPC</name>
            <description>Interrupt Clear of APB PPC for targets on the APB bus. Each bit ties to an individual PPC in the system.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>PPC_INTEN</name>
        <description>Secure PPC Interrupt Enable Register.</description>
        <addressOffset>0x0038</addressOffset>
        <fields>
          <field>
            <name>APBPPC</name>
            <description>Interrupt Enable for APB PPC for targets on the APB bus. Each bit ties to an individual PPC in the system.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>NSCIDAU</name>
        <description>Non-Secure Callabale IDAU Configuration Register.</description>
        <addressOffset>0x0080</addressOffset>
        <fields>
          <field>
            <name>CODE</name>
            <description>Configures whether the CODE region is Non-secure Callable.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SRAM</name>
            <description>Configures whether the RAM region is Non-secure Callable.</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>M33LOCK</name>
        <description>M33 Core Register Lock Configuratrion Register.</description>
        <addressOffset>0x0090</addressOffset>
        <fields>
          <field>
            <name>AIRCR_VTOR_S</name>
            <description>Lock VTOR_S, AIRCR.PRIS, and AIRCR.BFHFNMINS.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>VTOR_NS</name>
            <description>Lock VTOR_NS register.</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>MPU_S</name>
            <description>Lock secure MPU registers.</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>MPU_NS</name>
            <description>Lock non-secure MPU registers.</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>SAU</name>
            <description>Lock Security Attribution Unit (SAU).</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>DIS</name>
                <description>TX DMA requests are disabled, andy pending DMA requests are cleared.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>en</name>
                <description>TX DMA requests are enabled.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
      </register>
      <register>
        <name>APBSEC</name>
        <description>APB Target Secure/Non-secure PPC Access Register.</description>
        <addressOffset>0x0120</addressOffset>
        <fields>
          <field>
            <name>PERIPH</name>
            <description>Each bit configures the APB PPC to enforce the security access allowed for an individual peripheral.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>APBPRIV</name>
        <description>APB Tartet Privileged/Non-privileged PPC Access Register.</description>
        <addressOffset>0x0160</addressOffset>
        <fields>
          <field>
            <name>PERIPH</name>
            <description>Each bit configures the APB PPC to enforce the security access allowed for an individual peripheral.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>32</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>GPIO0</name>
        <description>Secure GPIO0 Configuration Register.</description>
        <addressOffset>0x0180</addressOffset>
        <fields>
          <field>
            <name>PINS</name>
            <description>Each bit configures a GPIO pin as secore or non-secure on GPIO Port 0. Secure GPIO pins prevent software from reading GPIO Data In pin states.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>12</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>GPIO1</name>
        <description>Secure GPIO1 Configuration Register.</description>
        <addressOffset>0x0184</addressOffset>
        <fields>
          <field>
            <name>PINS</name>
            <description>Each bit configures a GPIO pin as secore or non-secure on GPIO Port 0. Secure GPIO pins prevent software from reading GPIO Data In pin states.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
  <!--SDC: Secure Privilege Controller-->
</device>