<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.38.0 (20140413.2041)
 -->
<!-- Title: G Pages: 1 -->
<svg width="4320pt" height="970pt"
 viewBox="0.00 0.00 4320.00 970.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 966)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-966 4316,-966 4316,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;full_system&#61;false&#10;sim_quantum&#61;0&#10;time_sync_enable&#61;false&#10;time_sync_period&#61;100000000000&#10;time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 4292,-8 4292,-8 4298,-8 4304,-14 4304,-20 4304,-20 4304,-942 4304,-942 4304,-948 4298,-954 4292,-954 4292,-954 20,-954 20,-954 14,-954 8,-948 8,-942 8,-942 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="2156" y="-938.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="2156" y="-923.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;cache_line_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;exit_on_work_items&#61;false&#10;init_param&#61;0&#10;kernel&#61;&#10;kernel_addr_check&#61;true&#10;load_addr_mask&#61;1099511627775&#10;load_offset&#61;0&#10;mem_mode&#61;timing&#10;mem_ranges&#61;&#10;memories&#61;system.physmem&#10;mmap_using_noreserve&#61;false&#10;multi_thread&#61;false&#10;num_work_ids&#61;16&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;readfile&#61;&#10;symbolfile&#61;&#10;thermal_components&#61;&#10;thermal_model&#61;Null&#10;work_begin_ckpt_count&#61;0&#10;work_begin_cpu_id_exit&#61;&#45;1&#10;work_begin_exit_count&#61;0&#10;work_cpus_ckpt_count&#61;0&#10;work_end_ckpt_count&#61;0&#10;work_end_exit_count&#61;0&#10;work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 4284,-16 4284,-16 4290,-16 4296,-22 4296,-28 4296,-28 4296,-896 4296,-896 4296,-902 4290,-908 4284,-908 4284,-908 28,-908 28,-908 22,-908 16,-902 16,-896 16,-896 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="2156" y="-892.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="2156" y="-877.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;4&#10;frontend_latency&#61;3&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;true&#10;power_model&#61;Null&#10;response_latency&#61;2&#10;snoop_filter&#61;system.membus.snoop_filter&#10;snoop_response_latency&#61;4&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M2267,-155C2267,-155 2391,-155 2391,-155 2397,-155 2403,-161 2403,-167 2403,-167 2403,-234 2403,-234 2403,-240 2397,-246 2391,-246 2391,-246 2267,-246 2267,-246 2261,-246 2255,-240 2255,-234 2255,-234 2255,-167 2255,-167 2255,-161 2261,-155 2267,-155"/>
<text text-anchor="middle" x="2329" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="2329" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust5" class="cluster"><title>cluster_system_tol2bus</title>
<g id="a_clust5"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;0&#10;frontend_latency&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;false&#10;power_model&#61;Null&#10;response_latency&#61;1&#10;snoop_filter&#61;system.tol2bus.snoop_filter&#10;snoop_response_latency&#61;1&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;32">
<path fill="#6f798c" stroke="#000000" d="M2195,-417C2195,-417 2319,-417 2319,-417 2325,-417 2331,-423 2331,-429 2331,-429 2331,-496 2331,-496 2331,-502 2325,-508 2319,-508 2319,-508 2195,-508 2195,-508 2189,-508 2183,-502 2183,-496 2183,-496 2183,-429 2183,-429 2183,-423 2189,-417 2195,-417"/>
<text text-anchor="middle" x="2257" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="2257" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust8" class="cluster"><title>cluster_system_physmem</title>
<g id="a_clust8"><a xlink:title="bandwidth&#61;73.000000&#10;clk_domain&#61;system.clk_domain&#10;conf_table_reported&#61;true&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;in_addr_map&#61;true&#10;kvm_map&#61;true&#10;latency&#61;30000&#10;latency_var&#61;0&#10;null&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;range&#61;0:536870911:0:0:0:0">
<path fill="#5e5958" stroke="#000000" d="M2318,-24C2318,-24 2413,-24 2413,-24 2419,-24 2425,-30 2425,-36 2425,-36 2425,-103 2425,-103 2425,-109 2419,-115 2413,-115 2413,-115 2318,-115 2318,-115 2312,-115 2306,-109 2306,-103 2306,-103 2306,-36 2306,-36 2306,-30 2312,-24 2318,-24"/>
<text text-anchor="middle" x="2365.5" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">physmem </text>
<text text-anchor="middle" x="2365.5" y="-84.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleMemory</text>
</a>
</g>
</g>
<g id="clust10" class="cluster"><title>cluster_system_l2</title>
<g id="a_clust10"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;4&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;20&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;20&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;20&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tag_latency&#61;20&#10;tags&#61;system.l2.tags&#10;tgts_per_mshr&#61;12&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M2260,-286C2260,-286 2428,-286 2428,-286 2434,-286 2440,-292 2440,-298 2440,-298 2440,-365 2440,-365 2440,-371 2434,-377 2428,-377 2428,-377 2260,-377 2260,-377 2254,-377 2248,-371 2248,-365 2248,-365 2248,-298 2248,-298 2248,-292 2254,-286 2260,-286"/>
<text text-anchor="middle" x="2344" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="2344" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust15" class="cluster"><title>cluster_system_cpu0</title>
<g id="a_clust15"><a xlink:title="LFSTSize&#61;1024&#10;LQEntries&#61;32&#10;LSQCheckLoads&#61;true&#10;LSQDepCheckShift&#61;4&#10;SQEntries&#61;32&#10;SSITSize&#61;1024&#10;activity&#61;0&#10;backComSize&#61;5&#10;branchPred&#61;system.cpu0.branchPred&#10;cachePorts&#61;200&#10;checker&#61;Null&#10;clk_domain&#61;system.clk_domain&#10;commitToDecodeDelay&#61;1&#10;commitToFetchDelay&#61;1&#10;commitToIEWDelay&#61;1&#10;commitToRenameDelay&#61;1&#10;commitWidth&#61;8&#10;cpu_id&#61;&#45;1&#10;decodeToFetchDelay&#61;1&#10;decodeToRenameDelay&#61;1&#10;decodeWidth&#61;2&#10;default_p_state&#61;UNDEFINED&#10;dispatchWidth&#61;2&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu0.dstage2_mmu&#10;dtb&#61;system.cpu0.dtb&#10;eventq_index&#61;0&#10;fetchBufferSize&#61;64&#10;fetchQueueSize&#61;32&#10;fetchToDecodeDelay&#61;1&#10;fetchTrapLatency&#61;1&#10;fetchWidth&#61;2&#10;forwardComSize&#61;5&#10;fuPool&#61;system.cpu0.fuPool&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;iewToCommitDelay&#61;1&#10;iewToDecodeDelay&#61;1&#10;iewToFetchDelay&#61;1&#10;iewToRenameDelay&#61;1&#10;interrupts&#61;system.cpu0.interrupts&#10;isa&#61;system.cpu0.isa&#10;issueToExecuteDelay&#61;1&#10;issueWidth&#61;2&#10;istage2_mmu&#61;system.cpu0.istage2_mmu&#10;itb&#61;system.cpu0.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;needsTSO&#61;false&#10;numIQEntries&#61;64&#10;numPhysCCRegs&#61;1280&#10;numPhysFloatRegs&#61;256&#10;numPhysIntRegs&#61;256&#10;numROBEntries&#61;192&#10;numRobs&#61;1&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;renameToDecodeDelay&#61;1&#10;renameToFetchDelay&#61;1&#10;renameToIEWDelay&#61;2&#10;renameToROBDelay&#61;1&#10;renameWidth&#61;8&#10;simpoint_start_insts&#61;&#10;smtCommitPolicy&#61;RoundRobin&#10;smtFetchPolicy&#61;SingleThread&#10;smtIQPolicy&#61;Partitioned&#10;smtIQThreshold&#61;100&#10;smtLSQPolicy&#61;Partitioned&#10;smtLSQThreshold&#61;100&#10;smtNumFetchingThreads&#61;1&#10;smtROBPolicy&#61;Partitioned&#10;smtROBThreshold&#61;100&#10;socket_id&#61;0&#10;squashWidth&#61;8&#10;store_set_clear_period&#61;250000&#10;switched_out&#61;false&#10;system&#61;system&#10;tracer&#61;system.cpu0.tracer&#10;trapLatency&#61;13&#10;wbWidth&#61;8&#10;workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3774,-540C3774,-540 4276,-540 4276,-540 4282,-540 4288,-546 4288,-552 4288,-552 4288,-850 4288,-850 4288,-856 4282,-862 4276,-862 4276,-862 3774,-862 3774,-862 3768,-862 3762,-856 3762,-850 3762,-850 3762,-552 3762,-552 3762,-546 3768,-540 3774,-540"/>
<text text-anchor="middle" x="4025" y="-846.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="4025" y="-831.8" font-family="Arial" font-size="14.00" fill="#000000">: DerivO3CPU</text>
</a>
</g>
</g>
<g id="clust26" class="cluster"><title>cluster_system_cpu0_dtb</title>
<g id="a_clust26"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu0.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M3996,-671C3996,-671 4116,-671 4116,-671 4122,-671 4128,-677 4128,-683 4128,-683 4128,-804 4128,-804 4128,-810 4122,-816 4116,-816 4116,-816 3996,-816 3996,-816 3990,-816 3984,-810 3984,-804 3984,-804 3984,-683 3984,-683 3984,-677 3990,-671 3996,-671"/>
<text text-anchor="middle" x="4056" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="4056" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust27" class="cluster"><title>cluster_system_cpu0_dtb_walker</title>
<g id="a_clust27"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M4004,-679C4004,-679 4108,-679 4108,-679 4114,-679 4120,-685 4120,-691 4120,-691 4120,-758 4120,-758 4120,-764 4114,-770 4108,-770 4108,-770 4004,-770 4004,-770 3998,-770 3992,-764 3992,-758 3992,-758 3992,-691 3992,-691 3992,-685 3998,-679 4004,-679"/>
<text text-anchor="middle" x="4056" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4056" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust29" class="cluster"><title>cluster_system_cpu0_itb</title>
<g id="a_clust29"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu0.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M4148,-671C4148,-671 4268,-671 4268,-671 4274,-671 4280,-677 4280,-683 4280,-683 4280,-804 4280,-804 4280,-810 4274,-816 4268,-816 4268,-816 4148,-816 4148,-816 4142,-816 4136,-810 4136,-804 4136,-804 4136,-683 4136,-683 4136,-677 4142,-671 4148,-671"/>
<text text-anchor="middle" x="4208" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="4208" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust30" class="cluster"><title>cluster_system_cpu0_itb_walker</title>
<g id="a_clust30"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M4156,-679C4156,-679 4260,-679 4260,-679 4266,-679 4272,-685 4272,-691 4272,-691 4272,-758 4272,-758 4272,-764 4266,-770 4260,-770 4260,-770 4156,-770 4156,-770 4150,-770 4144,-764 4144,-758 4144,-758 4144,-691 4144,-691 4144,-685 4150,-679 4156,-679"/>
<text text-anchor="middle" x="4208" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4208" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust37" class="cluster"><title>cluster_system_cpu0_icache</title>
<g id="a_clust37"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu0.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M3982,-548C3982,-548 4150,-548 4150,-548 4156,-548 4162,-554 4162,-560 4162,-560 4162,-627 4162,-627 4162,-633 4156,-639 4150,-639 4150,-639 3982,-639 3982,-639 3976,-639 3970,-633 3970,-627 3970,-627 3970,-560 3970,-560 3970,-554 3976,-548 3982,-548"/>
<text text-anchor="middle" x="4066" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="4066" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust39" class="cluster"><title>cluster_system_cpu0_dcache</title>
<g id="a_clust39"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu0.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M3782,-548C3782,-548 3950,-548 3950,-548 3956,-548 3962,-554 3962,-560 3962,-560 3962,-627 3962,-627 3962,-633 3956,-639 3950,-639 3950,-639 3782,-639 3782,-639 3776,-639 3770,-633 3770,-627 3770,-627 3770,-560 3770,-560 3770,-554 3776,-548 3782,-548"/>
<text text-anchor="middle" x="3866" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3866" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust44" class="cluster"><title>cluster_system_cpu1</title>
<g id="a_clust44"><a xlink:title="LFSTSize&#61;1024&#10;LQEntries&#61;32&#10;LSQCheckLoads&#61;true&#10;LSQDepCheckShift&#61;4&#10;SQEntries&#61;32&#10;SSITSize&#61;1024&#10;activity&#61;0&#10;backComSize&#61;5&#10;branchPred&#61;system.cpu1.branchPred&#10;cachePorts&#61;200&#10;checker&#61;Null&#10;clk_domain&#61;system.clk_domain&#10;commitToDecodeDelay&#61;1&#10;commitToFetchDelay&#61;1&#10;commitToIEWDelay&#61;1&#10;commitToRenameDelay&#61;1&#10;commitWidth&#61;8&#10;cpu_id&#61;&#45;1&#10;decodeToFetchDelay&#61;1&#10;decodeToRenameDelay&#61;1&#10;decodeWidth&#61;2&#10;default_p_state&#61;UNDEFINED&#10;dispatchWidth&#61;2&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu1.dstage2_mmu&#10;dtb&#61;system.cpu1.dtb&#10;eventq_index&#61;0&#10;fetchBufferSize&#61;64&#10;fetchQueueSize&#61;32&#10;fetchToDecodeDelay&#61;1&#10;fetchTrapLatency&#61;1&#10;fetchWidth&#61;2&#10;forwardComSize&#61;5&#10;fuPool&#61;system.cpu1.fuPool&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;iewToCommitDelay&#61;1&#10;iewToDecodeDelay&#61;1&#10;iewToFetchDelay&#61;1&#10;iewToRenameDelay&#61;1&#10;interrupts&#61;system.cpu1.interrupts&#10;isa&#61;system.cpu1.isa&#10;issueToExecuteDelay&#61;1&#10;issueWidth&#61;2&#10;istage2_mmu&#61;system.cpu1.istage2_mmu&#10;itb&#61;system.cpu1.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;needsTSO&#61;false&#10;numIQEntries&#61;64&#10;numPhysCCRegs&#61;1280&#10;numPhysFloatRegs&#61;256&#10;numPhysIntRegs&#61;256&#10;numROBEntries&#61;192&#10;numRobs&#61;1&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;renameToDecodeDelay&#61;1&#10;renameToFetchDelay&#61;1&#10;renameToIEWDelay&#61;2&#10;renameToROBDelay&#61;1&#10;renameWidth&#61;8&#10;simpoint_start_insts&#61;&#10;smtCommitPolicy&#61;RoundRobin&#10;smtFetchPolicy&#61;SingleThread&#10;smtIQPolicy&#61;Partitioned&#10;smtIQThreshold&#61;100&#10;smtLSQPolicy&#61;Partitioned&#10;smtLSQThreshold&#61;100&#10;smtNumFetchingThreads&#61;1&#10;smtROBPolicy&#61;Partitioned&#10;smtROBThreshold&#61;100&#10;socket_id&#61;0&#10;squashWidth&#61;8&#10;store_set_clear_period&#61;250000&#10;switched_out&#61;false&#10;system&#61;system&#10;tracer&#61;system.cpu1.tracer&#10;trapLatency&#61;13&#10;wbWidth&#61;8&#10;workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3240,-540C3240,-540 3742,-540 3742,-540 3748,-540 3754,-546 3754,-552 3754,-552 3754,-850 3754,-850 3754,-856 3748,-862 3742,-862 3742,-862 3240,-862 3240,-862 3234,-862 3228,-856 3228,-850 3228,-850 3228,-552 3228,-552 3228,-546 3234,-540 3240,-540"/>
<text text-anchor="middle" x="3491" y="-846.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="3491" y="-831.8" font-family="Arial" font-size="14.00" fill="#000000">: DerivO3CPU</text>
</a>
</g>
</g>
<g id="clust45" class="cluster"><title>cluster_system_cpu1_icache</title>
<g id="a_clust45"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu1.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M3448,-548C3448,-548 3616,-548 3616,-548 3622,-548 3628,-554 3628,-560 3628,-560 3628,-627 3628,-627 3628,-633 3622,-639 3616,-639 3616,-639 3448,-639 3448,-639 3442,-639 3436,-633 3436,-627 3436,-627 3436,-560 3436,-560 3436,-554 3442,-548 3448,-548"/>
<text text-anchor="middle" x="3532" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3532" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust56" class="cluster"><title>cluster_system_cpu1_dtb</title>
<g id="a_clust56"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu1.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M3462,-671C3462,-671 3582,-671 3582,-671 3588,-671 3594,-677 3594,-683 3594,-683 3594,-804 3594,-804 3594,-810 3588,-816 3582,-816 3582,-816 3462,-816 3462,-816 3456,-816 3450,-810 3450,-804 3450,-804 3450,-683 3450,-683 3450,-677 3456,-671 3462,-671"/>
<text text-anchor="middle" x="3522" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3522" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust57" class="cluster"><title>cluster_system_cpu1_dtb_walker</title>
<g id="a_clust57"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M3470,-679C3470,-679 3574,-679 3574,-679 3580,-679 3586,-685 3586,-691 3586,-691 3586,-758 3586,-758 3586,-764 3580,-770 3574,-770 3574,-770 3470,-770 3470,-770 3464,-770 3458,-764 3458,-758 3458,-758 3458,-691 3458,-691 3458,-685 3464,-679 3470,-679"/>
<text text-anchor="middle" x="3522" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3522" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust59" class="cluster"><title>cluster_system_cpu1_itb</title>
<g id="a_clust59"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu1.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M3614,-671C3614,-671 3734,-671 3734,-671 3740,-671 3746,-677 3746,-683 3746,-683 3746,-804 3746,-804 3746,-810 3740,-816 3734,-816 3734,-816 3614,-816 3614,-816 3608,-816 3602,-810 3602,-804 3602,-804 3602,-683 3602,-683 3602,-677 3608,-671 3614,-671"/>
<text text-anchor="middle" x="3674" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3674" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust60" class="cluster"><title>cluster_system_cpu1_itb_walker</title>
<g id="a_clust60"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M3622,-679C3622,-679 3726,-679 3726,-679 3732,-679 3738,-685 3738,-691 3738,-691 3738,-758 3738,-758 3738,-764 3732,-770 3726,-770 3726,-770 3622,-770 3622,-770 3616,-770 3610,-764 3610,-758 3610,-758 3610,-691 3610,-691 3610,-685 3616,-679 3622,-679"/>
<text text-anchor="middle" x="3674" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3674" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust67" class="cluster"><title>cluster_system_cpu1_dcache</title>
<g id="a_clust67"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu1.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M3248,-548C3248,-548 3416,-548 3416,-548 3422,-548 3428,-554 3428,-560 3428,-560 3428,-627 3428,-627 3428,-633 3422,-639 3416,-639 3416,-639 3248,-639 3248,-639 3242,-639 3236,-633 3236,-627 3236,-627 3236,-560 3236,-560 3236,-554 3242,-548 3248,-548"/>
<text text-anchor="middle" x="3332" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3332" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust72" class="cluster"><title>cluster_system_cpu2</title>
<g id="a_clust72"><a xlink:title="LFSTSize&#61;1024&#10;LQEntries&#61;32&#10;LSQCheckLoads&#61;true&#10;LSQDepCheckShift&#61;4&#10;SQEntries&#61;32&#10;SSITSize&#61;1024&#10;activity&#61;0&#10;backComSize&#61;5&#10;branchPred&#61;system.cpu2.branchPred&#10;cachePorts&#61;200&#10;checker&#61;Null&#10;clk_domain&#61;system.clk_domain&#10;commitToDecodeDelay&#61;1&#10;commitToFetchDelay&#61;1&#10;commitToIEWDelay&#61;1&#10;commitToRenameDelay&#61;1&#10;commitWidth&#61;8&#10;cpu_id&#61;&#45;1&#10;decodeToFetchDelay&#61;1&#10;decodeToRenameDelay&#61;1&#10;decodeWidth&#61;2&#10;default_p_state&#61;UNDEFINED&#10;dispatchWidth&#61;2&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu2.dstage2_mmu&#10;dtb&#61;system.cpu2.dtb&#10;eventq_index&#61;0&#10;fetchBufferSize&#61;64&#10;fetchQueueSize&#61;32&#10;fetchToDecodeDelay&#61;1&#10;fetchTrapLatency&#61;1&#10;fetchWidth&#61;2&#10;forwardComSize&#61;5&#10;fuPool&#61;system.cpu2.fuPool&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;iewToCommitDelay&#61;1&#10;iewToDecodeDelay&#61;1&#10;iewToFetchDelay&#61;1&#10;iewToRenameDelay&#61;1&#10;interrupts&#61;system.cpu2.interrupts&#10;isa&#61;system.cpu2.isa&#10;issueToExecuteDelay&#61;1&#10;issueWidth&#61;2&#10;istage2_mmu&#61;system.cpu2.istage2_mmu&#10;itb&#61;system.cpu2.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;needsTSO&#61;false&#10;numIQEntries&#61;64&#10;numPhysCCRegs&#61;1280&#10;numPhysFloatRegs&#61;256&#10;numPhysIntRegs&#61;256&#10;numROBEntries&#61;192&#10;numRobs&#61;1&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;renameToDecodeDelay&#61;1&#10;renameToFetchDelay&#61;1&#10;renameToIEWDelay&#61;2&#10;renameToROBDelay&#61;1&#10;renameWidth&#61;8&#10;simpoint_start_insts&#61;&#10;smtCommitPolicy&#61;RoundRobin&#10;smtFetchPolicy&#61;SingleThread&#10;smtIQPolicy&#61;Partitioned&#10;smtIQThreshold&#61;100&#10;smtLSQPolicy&#61;Partitioned&#10;smtLSQThreshold&#61;100&#10;smtNumFetchingThreads&#61;1&#10;smtROBPolicy&#61;Partitioned&#10;smtROBThreshold&#61;100&#10;socket_id&#61;0&#10;squashWidth&#61;8&#10;store_set_clear_period&#61;250000&#10;switched_out&#61;false&#10;system&#61;system&#10;tracer&#61;system.cpu2.tracer&#10;trapLatency&#61;13&#10;wbWidth&#61;8&#10;workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2706,-540C2706,-540 3208,-540 3208,-540 3214,-540 3220,-546 3220,-552 3220,-552 3220,-850 3220,-850 3220,-856 3214,-862 3208,-862 3208,-862 2706,-862 2706,-862 2700,-862 2694,-856 2694,-850 2694,-850 2694,-552 2694,-552 2694,-546 2700,-540 2706,-540"/>
<text text-anchor="middle" x="2957" y="-846.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="2957" y="-831.8" font-family="Arial" font-size="14.00" fill="#000000">: DerivO3CPU</text>
</a>
</g>
</g>
<g id="clust73" class="cluster"><title>cluster_system_cpu2_icache</title>
<g id="a_clust73"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu2.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M2914,-548C2914,-548 3082,-548 3082,-548 3088,-548 3094,-554 3094,-560 3094,-560 3094,-627 3094,-627 3094,-633 3088,-639 3082,-639 3082,-639 2914,-639 2914,-639 2908,-639 2902,-633 2902,-627 2902,-627 2902,-560 2902,-560 2902,-554 2908,-548 2914,-548"/>
<text text-anchor="middle" x="2998" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2998" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust84" class="cluster"><title>cluster_system_cpu2_dtb</title>
<g id="a_clust84"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu2.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M2928,-671C2928,-671 3048,-671 3048,-671 3054,-671 3060,-677 3060,-683 3060,-683 3060,-804 3060,-804 3060,-810 3054,-816 3048,-816 3048,-816 2928,-816 2928,-816 2922,-816 2916,-810 2916,-804 2916,-804 2916,-683 2916,-683 2916,-677 2922,-671 2928,-671"/>
<text text-anchor="middle" x="2988" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2988" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust85" class="cluster"><title>cluster_system_cpu2_dtb_walker</title>
<g id="a_clust85"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M2936,-679C2936,-679 3040,-679 3040,-679 3046,-679 3052,-685 3052,-691 3052,-691 3052,-758 3052,-758 3052,-764 3046,-770 3040,-770 3040,-770 2936,-770 2936,-770 2930,-770 2924,-764 2924,-758 2924,-758 2924,-691 2924,-691 2924,-685 2930,-679 2936,-679"/>
<text text-anchor="middle" x="2988" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2988" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust87" class="cluster"><title>cluster_system_cpu2_itb</title>
<g id="a_clust87"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu2.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M3080,-671C3080,-671 3200,-671 3200,-671 3206,-671 3212,-677 3212,-683 3212,-683 3212,-804 3212,-804 3212,-810 3206,-816 3200,-816 3200,-816 3080,-816 3080,-816 3074,-816 3068,-810 3068,-804 3068,-804 3068,-683 3068,-683 3068,-677 3074,-671 3080,-671"/>
<text text-anchor="middle" x="3140" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3140" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust88" class="cluster"><title>cluster_system_cpu2_itb_walker</title>
<g id="a_clust88"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M3088,-679C3088,-679 3192,-679 3192,-679 3198,-679 3204,-685 3204,-691 3204,-691 3204,-758 3204,-758 3204,-764 3198,-770 3192,-770 3192,-770 3088,-770 3088,-770 3082,-770 3076,-764 3076,-758 3076,-758 3076,-691 3076,-691 3076,-685 3082,-679 3088,-679"/>
<text text-anchor="middle" x="3140" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3140" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust95" class="cluster"><title>cluster_system_cpu2_dcache</title>
<g id="a_clust95"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu2.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M2714,-548C2714,-548 2882,-548 2882,-548 2888,-548 2894,-554 2894,-560 2894,-560 2894,-627 2894,-627 2894,-633 2888,-639 2882,-639 2882,-639 2714,-639 2714,-639 2708,-639 2702,-633 2702,-627 2702,-627 2702,-560 2702,-560 2702,-554 2708,-548 2714,-548"/>
<text text-anchor="middle" x="2798" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2798" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust100" class="cluster"><title>cluster_system_cpu3</title>
<g id="a_clust100"><a xlink:title="LFSTSize&#61;1024&#10;LQEntries&#61;32&#10;LSQCheckLoads&#61;true&#10;LSQDepCheckShift&#61;4&#10;SQEntries&#61;32&#10;SSITSize&#61;1024&#10;activity&#61;0&#10;backComSize&#61;5&#10;branchPred&#61;system.cpu3.branchPred&#10;cachePorts&#61;200&#10;checker&#61;Null&#10;clk_domain&#61;system.clk_domain&#10;commitToDecodeDelay&#61;1&#10;commitToFetchDelay&#61;1&#10;commitToIEWDelay&#61;1&#10;commitToRenameDelay&#61;1&#10;commitWidth&#61;8&#10;cpu_id&#61;&#45;1&#10;decodeToFetchDelay&#61;1&#10;decodeToRenameDelay&#61;1&#10;decodeWidth&#61;2&#10;default_p_state&#61;UNDEFINED&#10;dispatchWidth&#61;2&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu3.dstage2_mmu&#10;dtb&#61;system.cpu3.dtb&#10;eventq_index&#61;0&#10;fetchBufferSize&#61;64&#10;fetchQueueSize&#61;32&#10;fetchToDecodeDelay&#61;1&#10;fetchTrapLatency&#61;1&#10;fetchWidth&#61;2&#10;forwardComSize&#61;5&#10;fuPool&#61;system.cpu3.fuPool&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;iewToCommitDelay&#61;1&#10;iewToDecodeDelay&#61;1&#10;iewToFetchDelay&#61;1&#10;iewToRenameDelay&#61;1&#10;interrupts&#61;system.cpu3.interrupts&#10;isa&#61;system.cpu3.isa&#10;issueToExecuteDelay&#61;1&#10;issueWidth&#61;2&#10;istage2_mmu&#61;system.cpu3.istage2_mmu&#10;itb&#61;system.cpu3.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;needsTSO&#61;false&#10;numIQEntries&#61;64&#10;numPhysCCRegs&#61;1280&#10;numPhysFloatRegs&#61;256&#10;numPhysIntRegs&#61;256&#10;numROBEntries&#61;192&#10;numRobs&#61;1&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;renameToDecodeDelay&#61;1&#10;renameToFetchDelay&#61;1&#10;renameToIEWDelay&#61;2&#10;renameToROBDelay&#61;1&#10;renameWidth&#61;8&#10;simpoint_start_insts&#61;&#10;smtCommitPolicy&#61;RoundRobin&#10;smtFetchPolicy&#61;SingleThread&#10;smtIQPolicy&#61;Partitioned&#10;smtIQThreshold&#61;100&#10;smtLSQPolicy&#61;Partitioned&#10;smtLSQThreshold&#61;100&#10;smtNumFetchingThreads&#61;1&#10;smtROBPolicy&#61;Partitioned&#10;smtROBThreshold&#61;100&#10;socket_id&#61;0&#10;squashWidth&#61;8&#10;store_set_clear_period&#61;250000&#10;switched_out&#61;false&#10;system&#61;system&#10;tracer&#61;system.cpu3.tracer&#10;trapLatency&#61;13&#10;wbWidth&#61;8&#10;workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2172,-540C2172,-540 2674,-540 2674,-540 2680,-540 2686,-546 2686,-552 2686,-552 2686,-850 2686,-850 2686,-856 2680,-862 2674,-862 2674,-862 2172,-862 2172,-862 2166,-862 2160,-856 2160,-850 2160,-850 2160,-552 2160,-552 2160,-546 2166,-540 2172,-540"/>
<text text-anchor="middle" x="2423" y="-846.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="2423" y="-831.8" font-family="Arial" font-size="14.00" fill="#000000">: DerivO3CPU</text>
</a>
</g>
</g>
<g id="clust101" class="cluster"><title>cluster_system_cpu3_icache</title>
<g id="a_clust101"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu3.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M2380,-548C2380,-548 2548,-548 2548,-548 2554,-548 2560,-554 2560,-560 2560,-560 2560,-627 2560,-627 2560,-633 2554,-639 2548,-639 2548,-639 2380,-639 2380,-639 2374,-639 2368,-633 2368,-627 2368,-627 2368,-560 2368,-560 2368,-554 2374,-548 2380,-548"/>
<text text-anchor="middle" x="2464" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2464" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust112" class="cluster"><title>cluster_system_cpu3_dtb</title>
<g id="a_clust112"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu3.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M2394,-671C2394,-671 2514,-671 2514,-671 2520,-671 2526,-677 2526,-683 2526,-683 2526,-804 2526,-804 2526,-810 2520,-816 2514,-816 2514,-816 2394,-816 2394,-816 2388,-816 2382,-810 2382,-804 2382,-804 2382,-683 2382,-683 2382,-677 2388,-671 2394,-671"/>
<text text-anchor="middle" x="2454" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2454" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust113" class="cluster"><title>cluster_system_cpu3_dtb_walker</title>
<g id="a_clust113"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M2402,-679C2402,-679 2506,-679 2506,-679 2512,-679 2518,-685 2518,-691 2518,-691 2518,-758 2518,-758 2518,-764 2512,-770 2506,-770 2506,-770 2402,-770 2402,-770 2396,-770 2390,-764 2390,-758 2390,-758 2390,-691 2390,-691 2390,-685 2396,-679 2402,-679"/>
<text text-anchor="middle" x="2454" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2454" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust115" class="cluster"><title>cluster_system_cpu3_itb</title>
<g id="a_clust115"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu3.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M2546,-671C2546,-671 2666,-671 2666,-671 2672,-671 2678,-677 2678,-683 2678,-683 2678,-804 2678,-804 2678,-810 2672,-816 2666,-816 2666,-816 2546,-816 2546,-816 2540,-816 2534,-810 2534,-804 2534,-804 2534,-683 2534,-683 2534,-677 2540,-671 2546,-671"/>
<text text-anchor="middle" x="2606" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2606" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust116" class="cluster"><title>cluster_system_cpu3_itb_walker</title>
<g id="a_clust116"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M2554,-679C2554,-679 2658,-679 2658,-679 2664,-679 2670,-685 2670,-691 2670,-691 2670,-758 2670,-758 2670,-764 2664,-770 2658,-770 2658,-770 2554,-770 2554,-770 2548,-770 2542,-764 2542,-758 2542,-758 2542,-691 2542,-691 2542,-685 2548,-679 2554,-679"/>
<text text-anchor="middle" x="2606" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2606" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust123" class="cluster"><title>cluster_system_cpu3_dcache</title>
<g id="a_clust123"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu3.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M2180,-548C2180,-548 2348,-548 2348,-548 2354,-548 2360,-554 2360,-560 2360,-560 2360,-627 2360,-627 2360,-633 2354,-639 2348,-639 2348,-639 2180,-639 2180,-639 2174,-639 2168,-633 2168,-627 2168,-627 2168,-560 2168,-560 2168,-554 2174,-548 2180,-548"/>
<text text-anchor="middle" x="2264" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2264" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust128" class="cluster"><title>cluster_system_cpu4</title>
<g id="a_clust128"><a xlink:title="LFSTSize&#61;1024&#10;LQEntries&#61;32&#10;LSQCheckLoads&#61;true&#10;LSQDepCheckShift&#61;4&#10;SQEntries&#61;32&#10;SSITSize&#61;1024&#10;activity&#61;0&#10;backComSize&#61;5&#10;branchPred&#61;system.cpu4.branchPred&#10;cachePorts&#61;200&#10;checker&#61;Null&#10;clk_domain&#61;system.clk_domain&#10;commitToDecodeDelay&#61;1&#10;commitToFetchDelay&#61;1&#10;commitToIEWDelay&#61;1&#10;commitToRenameDelay&#61;1&#10;commitWidth&#61;8&#10;cpu_id&#61;&#45;1&#10;decodeToFetchDelay&#61;1&#10;decodeToRenameDelay&#61;1&#10;decodeWidth&#61;3&#10;default_p_state&#61;UNDEFINED&#10;dispatchWidth&#61;3&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu4.dstage2_mmu&#10;dtb&#61;system.cpu4.dtb&#10;eventq_index&#61;0&#10;fetchBufferSize&#61;64&#10;fetchQueueSize&#61;32&#10;fetchToDecodeDelay&#61;1&#10;fetchTrapLatency&#61;1&#10;fetchWidth&#61;3&#10;forwardComSize&#61;5&#10;fuPool&#61;system.cpu4.fuPool&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;iewToCommitDelay&#61;1&#10;iewToDecodeDelay&#61;1&#10;iewToFetchDelay&#61;1&#10;iewToRenameDelay&#61;1&#10;interrupts&#61;system.cpu4.interrupts&#10;isa&#61;system.cpu4.isa&#10;issueToExecuteDelay&#61;1&#10;issueWidth&#61;3&#10;istage2_mmu&#61;system.cpu4.istage2_mmu&#10;itb&#61;system.cpu4.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;needsTSO&#61;false&#10;numIQEntries&#61;64&#10;numPhysCCRegs&#61;1280&#10;numPhysFloatRegs&#61;256&#10;numPhysIntRegs&#61;256&#10;numROBEntries&#61;192&#10;numRobs&#61;1&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;renameToDecodeDelay&#61;1&#10;renameToFetchDelay&#61;1&#10;renameToIEWDelay&#61;2&#10;renameToROBDelay&#61;1&#10;renameWidth&#61;8&#10;simpoint_start_insts&#61;&#10;smtCommitPolicy&#61;RoundRobin&#10;smtFetchPolicy&#61;SingleThread&#10;smtIQPolicy&#61;Partitioned&#10;smtIQThreshold&#61;100&#10;smtLSQPolicy&#61;Partitioned&#10;smtLSQThreshold&#61;100&#10;smtNumFetchingThreads&#61;1&#10;smtROBPolicy&#61;Partitioned&#10;smtROBThreshold&#61;100&#10;socket_id&#61;0&#10;squashWidth&#61;8&#10;store_set_clear_period&#61;250000&#10;switched_out&#61;false&#10;system&#61;system&#10;tracer&#61;system.cpu4.tracer&#10;trapLatency&#61;13&#10;wbWidth&#61;8&#10;workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1638,-540C1638,-540 2140,-540 2140,-540 2146,-540 2152,-546 2152,-552 2152,-552 2152,-850 2152,-850 2152,-856 2146,-862 2140,-862 2140,-862 1638,-862 1638,-862 1632,-862 1626,-856 1626,-850 1626,-850 1626,-552 1626,-552 1626,-546 1632,-540 1638,-540"/>
<text text-anchor="middle" x="1889" y="-846.8" font-family="Arial" font-size="14.00" fill="#000000">cpu4 </text>
<text text-anchor="middle" x="1889" y="-831.8" font-family="Arial" font-size="14.00" fill="#000000">: DerivO3CPU</text>
</a>
</g>
</g>
<g id="clust129" class="cluster"><title>cluster_system_cpu4_icache</title>
<g id="a_clust129"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu4.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M1866,-548C1866,-548 2034,-548 2034,-548 2040,-548 2046,-554 2046,-560 2046,-560 2046,-627 2046,-627 2046,-633 2040,-639 2034,-639 2034,-639 1866,-639 1866,-639 1860,-639 1854,-633 1854,-627 1854,-627 1854,-560 1854,-560 1854,-554 1860,-548 1866,-548"/>
<text text-anchor="middle" x="1950" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1950" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust141" class="cluster"><title>cluster_system_cpu4_dtb</title>
<g id="a_clust141"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu4.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M1860,-671C1860,-671 1980,-671 1980,-671 1986,-671 1992,-677 1992,-683 1992,-683 1992,-804 1992,-804 1992,-810 1986,-816 1980,-816 1980,-816 1860,-816 1860,-816 1854,-816 1848,-810 1848,-804 1848,-804 1848,-683 1848,-683 1848,-677 1854,-671 1860,-671"/>
<text text-anchor="middle" x="1920" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1920" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust142" class="cluster"><title>cluster_system_cpu4_dtb_walker</title>
<g id="a_clust142"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M1868,-679C1868,-679 1972,-679 1972,-679 1978,-679 1984,-685 1984,-691 1984,-691 1984,-758 1984,-758 1984,-764 1978,-770 1972,-770 1972,-770 1868,-770 1868,-770 1862,-770 1856,-764 1856,-758 1856,-758 1856,-691 1856,-691 1856,-685 1862,-679 1868,-679"/>
<text text-anchor="middle" x="1920" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1920" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust144" class="cluster"><title>cluster_system_cpu4_itb</title>
<g id="a_clust144"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu4.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M2012,-671C2012,-671 2132,-671 2132,-671 2138,-671 2144,-677 2144,-683 2144,-683 2144,-804 2144,-804 2144,-810 2138,-816 2132,-816 2132,-816 2012,-816 2012,-816 2006,-816 2000,-810 2000,-804 2000,-804 2000,-683 2000,-683 2000,-677 2006,-671 2012,-671"/>
<text text-anchor="middle" x="2072" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2072" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust145" class="cluster"><title>cluster_system_cpu4_itb_walker</title>
<g id="a_clust145"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M2020,-679C2020,-679 2124,-679 2124,-679 2130,-679 2136,-685 2136,-691 2136,-691 2136,-758 2136,-758 2136,-764 2130,-770 2124,-770 2124,-770 2020,-770 2020,-770 2014,-770 2008,-764 2008,-758 2008,-758 2008,-691 2008,-691 2008,-685 2014,-679 2020,-679"/>
<text text-anchor="middle" x="2072" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2072" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust152" class="cluster"><title>cluster_system_cpu4_dcache</title>
<g id="a_clust152"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu4.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M1657,-548C1657,-548 1825,-548 1825,-548 1831,-548 1837,-554 1837,-560 1837,-560 1837,-627 1837,-627 1837,-633 1831,-639 1825,-639 1825,-639 1657,-639 1657,-639 1651,-639 1645,-633 1645,-627 1645,-627 1645,-560 1645,-560 1645,-554 1651,-548 1657,-548"/>
<text text-anchor="middle" x="1741" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1741" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust157" class="cluster"><title>cluster_system_cpu5</title>
<g id="a_clust157"><a xlink:title="LFSTSize&#61;1024&#10;LQEntries&#61;32&#10;LSQCheckLoads&#61;true&#10;LSQDepCheckShift&#61;4&#10;SQEntries&#61;32&#10;SSITSize&#61;1024&#10;activity&#61;0&#10;backComSize&#61;5&#10;branchPred&#61;system.cpu5.branchPred&#10;cachePorts&#61;200&#10;checker&#61;Null&#10;clk_domain&#61;system.clk_domain&#10;commitToDecodeDelay&#61;1&#10;commitToFetchDelay&#61;1&#10;commitToIEWDelay&#61;1&#10;commitToRenameDelay&#61;1&#10;commitWidth&#61;8&#10;cpu_id&#61;&#45;1&#10;decodeToFetchDelay&#61;1&#10;decodeToRenameDelay&#61;1&#10;decodeWidth&#61;3&#10;default_p_state&#61;UNDEFINED&#10;dispatchWidth&#61;3&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu5.dstage2_mmu&#10;dtb&#61;system.cpu5.dtb&#10;eventq_index&#61;0&#10;fetchBufferSize&#61;64&#10;fetchQueueSize&#61;32&#10;fetchToDecodeDelay&#61;1&#10;fetchTrapLatency&#61;1&#10;fetchWidth&#61;3&#10;forwardComSize&#61;5&#10;fuPool&#61;system.cpu5.fuPool&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;iewToCommitDelay&#61;1&#10;iewToDecodeDelay&#61;1&#10;iewToFetchDelay&#61;1&#10;iewToRenameDelay&#61;1&#10;interrupts&#61;system.cpu5.interrupts&#10;isa&#61;system.cpu5.isa&#10;issueToExecuteDelay&#61;1&#10;issueWidth&#61;3&#10;istage2_mmu&#61;system.cpu5.istage2_mmu&#10;itb&#61;system.cpu5.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;needsTSO&#61;false&#10;numIQEntries&#61;64&#10;numPhysCCRegs&#61;1280&#10;numPhysFloatRegs&#61;256&#10;numPhysIntRegs&#61;256&#10;numROBEntries&#61;192&#10;numRobs&#61;1&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;renameToDecodeDelay&#61;1&#10;renameToFetchDelay&#61;1&#10;renameToIEWDelay&#61;2&#10;renameToROBDelay&#61;1&#10;renameWidth&#61;8&#10;simpoint_start_insts&#61;&#10;smtCommitPolicy&#61;RoundRobin&#10;smtFetchPolicy&#61;SingleThread&#10;smtIQPolicy&#61;Partitioned&#10;smtIQThreshold&#61;100&#10;smtLSQPolicy&#61;Partitioned&#10;smtLSQThreshold&#61;100&#10;smtNumFetchingThreads&#61;1&#10;smtROBPolicy&#61;Partitioned&#10;smtROBThreshold&#61;100&#10;socket_id&#61;0&#10;squashWidth&#61;8&#10;store_set_clear_period&#61;250000&#10;switched_out&#61;false&#10;system&#61;system&#10;tracer&#61;system.cpu5.tracer&#10;trapLatency&#61;13&#10;wbWidth&#61;8&#10;workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1104,-540C1104,-540 1606,-540 1606,-540 1612,-540 1618,-546 1618,-552 1618,-552 1618,-850 1618,-850 1618,-856 1612,-862 1606,-862 1606,-862 1104,-862 1104,-862 1098,-862 1092,-856 1092,-850 1092,-850 1092,-552 1092,-552 1092,-546 1098,-540 1104,-540"/>
<text text-anchor="middle" x="1355" y="-846.8" font-family="Arial" font-size="14.00" fill="#000000">cpu5 </text>
<text text-anchor="middle" x="1355" y="-831.8" font-family="Arial" font-size="14.00" fill="#000000">: DerivO3CPU</text>
</a>
</g>
</g>
<g id="clust158" class="cluster"><title>cluster_system_cpu5_icache</title>
<g id="a_clust158"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu5.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M1332,-548C1332,-548 1500,-548 1500,-548 1506,-548 1512,-554 1512,-560 1512,-560 1512,-627 1512,-627 1512,-633 1506,-639 1500,-639 1500,-639 1332,-639 1332,-639 1326,-639 1320,-633 1320,-627 1320,-627 1320,-560 1320,-560 1320,-554 1326,-548 1332,-548"/>
<text text-anchor="middle" x="1416" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1416" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust170" class="cluster"><title>cluster_system_cpu5_dtb</title>
<g id="a_clust170"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu5.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M1326,-671C1326,-671 1446,-671 1446,-671 1452,-671 1458,-677 1458,-683 1458,-683 1458,-804 1458,-804 1458,-810 1452,-816 1446,-816 1446,-816 1326,-816 1326,-816 1320,-816 1314,-810 1314,-804 1314,-804 1314,-683 1314,-683 1314,-677 1320,-671 1326,-671"/>
<text text-anchor="middle" x="1386" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1386" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust171" class="cluster"><title>cluster_system_cpu5_dtb_walker</title>
<g id="a_clust171"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M1334,-679C1334,-679 1438,-679 1438,-679 1444,-679 1450,-685 1450,-691 1450,-691 1450,-758 1450,-758 1450,-764 1444,-770 1438,-770 1438,-770 1334,-770 1334,-770 1328,-770 1322,-764 1322,-758 1322,-758 1322,-691 1322,-691 1322,-685 1328,-679 1334,-679"/>
<text text-anchor="middle" x="1386" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1386" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust173" class="cluster"><title>cluster_system_cpu5_itb</title>
<g id="a_clust173"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu5.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M1478,-671C1478,-671 1598,-671 1598,-671 1604,-671 1610,-677 1610,-683 1610,-683 1610,-804 1610,-804 1610,-810 1604,-816 1598,-816 1598,-816 1478,-816 1478,-816 1472,-816 1466,-810 1466,-804 1466,-804 1466,-683 1466,-683 1466,-677 1472,-671 1478,-671"/>
<text text-anchor="middle" x="1538" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1538" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust174" class="cluster"><title>cluster_system_cpu5_itb_walker</title>
<g id="a_clust174"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M1486,-679C1486,-679 1590,-679 1590,-679 1596,-679 1602,-685 1602,-691 1602,-691 1602,-758 1602,-758 1602,-764 1596,-770 1590,-770 1590,-770 1486,-770 1486,-770 1480,-770 1474,-764 1474,-758 1474,-758 1474,-691 1474,-691 1474,-685 1480,-679 1486,-679"/>
<text text-anchor="middle" x="1538" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1538" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust181" class="cluster"><title>cluster_system_cpu5_dcache</title>
<g id="a_clust181"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu5.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M1123,-548C1123,-548 1291,-548 1291,-548 1297,-548 1303,-554 1303,-560 1303,-560 1303,-627 1303,-627 1303,-633 1297,-639 1291,-639 1291,-639 1123,-639 1123,-639 1117,-639 1111,-633 1111,-627 1111,-627 1111,-560 1111,-560 1111,-554 1117,-548 1123,-548"/>
<text text-anchor="middle" x="1207" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1207" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust186" class="cluster"><title>cluster_system_cpu6</title>
<g id="a_clust186"><a xlink:title="LFSTSize&#61;1024&#10;LQEntries&#61;32&#10;LSQCheckLoads&#61;true&#10;LSQDepCheckShift&#61;4&#10;SQEntries&#61;32&#10;SSITSize&#61;1024&#10;activity&#61;0&#10;backComSize&#61;5&#10;branchPred&#61;system.cpu6.branchPred&#10;cachePorts&#61;200&#10;checker&#61;Null&#10;clk_domain&#61;system.clk_domain&#10;commitToDecodeDelay&#61;1&#10;commitToFetchDelay&#61;1&#10;commitToIEWDelay&#61;1&#10;commitToRenameDelay&#61;1&#10;commitWidth&#61;8&#10;cpu_id&#61;&#45;1&#10;decodeToFetchDelay&#61;1&#10;decodeToRenameDelay&#61;1&#10;decodeWidth&#61;3&#10;default_p_state&#61;UNDEFINED&#10;dispatchWidth&#61;3&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu6.dstage2_mmu&#10;dtb&#61;system.cpu6.dtb&#10;eventq_index&#61;0&#10;fetchBufferSize&#61;64&#10;fetchQueueSize&#61;32&#10;fetchToDecodeDelay&#61;1&#10;fetchTrapLatency&#61;1&#10;fetchWidth&#61;3&#10;forwardComSize&#61;5&#10;fuPool&#61;system.cpu6.fuPool&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;iewToCommitDelay&#61;1&#10;iewToDecodeDelay&#61;1&#10;iewToFetchDelay&#61;1&#10;iewToRenameDelay&#61;1&#10;interrupts&#61;system.cpu6.interrupts&#10;isa&#61;system.cpu6.isa&#10;issueToExecuteDelay&#61;1&#10;issueWidth&#61;3&#10;istage2_mmu&#61;system.cpu6.istage2_mmu&#10;itb&#61;system.cpu6.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;needsTSO&#61;false&#10;numIQEntries&#61;64&#10;numPhysCCRegs&#61;1280&#10;numPhysFloatRegs&#61;256&#10;numPhysIntRegs&#61;256&#10;numROBEntries&#61;192&#10;numRobs&#61;1&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;renameToDecodeDelay&#61;1&#10;renameToFetchDelay&#61;1&#10;renameToIEWDelay&#61;2&#10;renameToROBDelay&#61;1&#10;renameWidth&#61;8&#10;simpoint_start_insts&#61;&#10;smtCommitPolicy&#61;RoundRobin&#10;smtFetchPolicy&#61;SingleThread&#10;smtIQPolicy&#61;Partitioned&#10;smtIQThreshold&#61;100&#10;smtLSQPolicy&#61;Partitioned&#10;smtLSQThreshold&#61;100&#10;smtNumFetchingThreads&#61;1&#10;smtROBPolicy&#61;Partitioned&#10;smtROBThreshold&#61;100&#10;socket_id&#61;0&#10;squashWidth&#61;8&#10;store_set_clear_period&#61;250000&#10;switched_out&#61;false&#10;system&#61;system&#10;tracer&#61;system.cpu6.tracer&#10;trapLatency&#61;13&#10;wbWidth&#61;8&#10;workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M570,-540C570,-540 1072,-540 1072,-540 1078,-540 1084,-546 1084,-552 1084,-552 1084,-850 1084,-850 1084,-856 1078,-862 1072,-862 1072,-862 570,-862 570,-862 564,-862 558,-856 558,-850 558,-850 558,-552 558,-552 558,-546 564,-540 570,-540"/>
<text text-anchor="middle" x="821" y="-846.8" font-family="Arial" font-size="14.00" fill="#000000">cpu6 </text>
<text text-anchor="middle" x="821" y="-831.8" font-family="Arial" font-size="14.00" fill="#000000">: DerivO3CPU</text>
</a>
</g>
</g>
<g id="clust187" class="cluster"><title>cluster_system_cpu6_icache</title>
<g id="a_clust187"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu6.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M798,-548C798,-548 966,-548 966,-548 972,-548 978,-554 978,-560 978,-560 978,-627 978,-627 978,-633 972,-639 966,-639 966,-639 798,-639 798,-639 792,-639 786,-633 786,-627 786,-627 786,-560 786,-560 786,-554 792,-548 798,-548"/>
<text text-anchor="middle" x="882" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="882" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster"><title>cluster_system_cpu6_dtb</title>
<g id="a_clust199"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu6.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M792,-671C792,-671 912,-671 912,-671 918,-671 924,-677 924,-683 924,-683 924,-804 924,-804 924,-810 918,-816 912,-816 912,-816 792,-816 792,-816 786,-816 780,-810 780,-804 780,-804 780,-683 780,-683 780,-677 786,-671 792,-671"/>
<text text-anchor="middle" x="852" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="852" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust200" class="cluster"><title>cluster_system_cpu6_dtb_walker</title>
<g id="a_clust200"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M800,-679C800,-679 904,-679 904,-679 910,-679 916,-685 916,-691 916,-691 916,-758 916,-758 916,-764 910,-770 904,-770 904,-770 800,-770 800,-770 794,-770 788,-764 788,-758 788,-758 788,-691 788,-691 788,-685 794,-679 800,-679"/>
<text text-anchor="middle" x="852" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="852" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust202" class="cluster"><title>cluster_system_cpu6_itb</title>
<g id="a_clust202"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu6.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M944,-671C944,-671 1064,-671 1064,-671 1070,-671 1076,-677 1076,-683 1076,-683 1076,-804 1076,-804 1076,-810 1070,-816 1064,-816 1064,-816 944,-816 944,-816 938,-816 932,-810 932,-804 932,-804 932,-683 932,-683 932,-677 938,-671 944,-671"/>
<text text-anchor="middle" x="1004" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1004" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust203" class="cluster"><title>cluster_system_cpu6_itb_walker</title>
<g id="a_clust203"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M952,-679C952,-679 1056,-679 1056,-679 1062,-679 1068,-685 1068,-691 1068,-691 1068,-758 1068,-758 1068,-764 1062,-770 1056,-770 1056,-770 952,-770 952,-770 946,-770 940,-764 940,-758 940,-758 940,-691 940,-691 940,-685 946,-679 952,-679"/>
<text text-anchor="middle" x="1004" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1004" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust210" class="cluster"><title>cluster_system_cpu6_dcache</title>
<g id="a_clust210"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu6.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M589,-548C589,-548 757,-548 757,-548 763,-548 769,-554 769,-560 769,-560 769,-627 769,-627 769,-633 763,-639 757,-639 757,-639 589,-639 589,-639 583,-639 577,-633 577,-627 577,-627 577,-560 577,-560 577,-554 583,-548 589,-548"/>
<text text-anchor="middle" x="673" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="673" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust215" class="cluster"><title>cluster_system_cpu7</title>
<g id="a_clust215"><a xlink:title="LFSTSize&#61;1024&#10;LQEntries&#61;32&#10;LSQCheckLoads&#61;true&#10;LSQDepCheckShift&#61;4&#10;SQEntries&#61;32&#10;SSITSize&#61;1024&#10;activity&#61;0&#10;backComSize&#61;5&#10;branchPred&#61;system.cpu7.branchPred&#10;cachePorts&#61;200&#10;checker&#61;Null&#10;clk_domain&#61;system.clk_domain&#10;commitToDecodeDelay&#61;1&#10;commitToFetchDelay&#61;1&#10;commitToIEWDelay&#61;1&#10;commitToRenameDelay&#61;1&#10;commitWidth&#61;8&#10;cpu_id&#61;&#45;1&#10;decodeToFetchDelay&#61;1&#10;decodeToRenameDelay&#61;1&#10;decodeWidth&#61;3&#10;default_p_state&#61;UNDEFINED&#10;dispatchWidth&#61;3&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu7.dstage2_mmu&#10;dtb&#61;system.cpu7.dtb&#10;eventq_index&#61;0&#10;fetchBufferSize&#61;64&#10;fetchQueueSize&#61;32&#10;fetchToDecodeDelay&#61;1&#10;fetchTrapLatency&#61;1&#10;fetchWidth&#61;3&#10;forwardComSize&#61;5&#10;fuPool&#61;system.cpu7.fuPool&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;iewToCommitDelay&#61;1&#10;iewToDecodeDelay&#61;1&#10;iewToFetchDelay&#61;1&#10;iewToRenameDelay&#61;1&#10;interrupts&#61;system.cpu7.interrupts&#10;isa&#61;system.cpu7.isa&#10;issueToExecuteDelay&#61;1&#10;issueWidth&#61;3&#10;istage2_mmu&#61;system.cpu7.istage2_mmu&#10;itb&#61;system.cpu7.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;needsTSO&#61;false&#10;numIQEntries&#61;64&#10;numPhysCCRegs&#61;1280&#10;numPhysFloatRegs&#61;256&#10;numPhysIntRegs&#61;256&#10;numROBEntries&#61;192&#10;numRobs&#61;1&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;renameToDecodeDelay&#61;1&#10;renameToFetchDelay&#61;1&#10;renameToIEWDelay&#61;2&#10;renameToROBDelay&#61;1&#10;renameWidth&#61;8&#10;simpoint_start_insts&#61;&#10;smtCommitPolicy&#61;RoundRobin&#10;smtFetchPolicy&#61;SingleThread&#10;smtIQPolicy&#61;Partitioned&#10;smtIQThreshold&#61;100&#10;smtLSQPolicy&#61;Partitioned&#10;smtLSQThreshold&#61;100&#10;smtNumFetchingThreads&#61;1&#10;smtROBPolicy&#61;Partitioned&#10;smtROBThreshold&#61;100&#10;socket_id&#61;0&#10;squashWidth&#61;8&#10;store_set_clear_period&#61;250000&#10;switched_out&#61;false&#10;system&#61;system&#10;tracer&#61;system.cpu7.tracer&#10;trapLatency&#61;13&#10;wbWidth&#61;8&#10;workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-540C36,-540 538,-540 538,-540 544,-540 550,-546 550,-552 550,-552 550,-850 550,-850 550,-856 544,-862 538,-862 538,-862 36,-862 36,-862 30,-862 24,-856 24,-850 24,-850 24,-552 24,-552 24,-546 30,-540 36,-540"/>
<text text-anchor="middle" x="287" y="-846.8" font-family="Arial" font-size="14.00" fill="#000000">cpu7 </text>
<text text-anchor="middle" x="287" y="-831.8" font-family="Arial" font-size="14.00" fill="#000000">: DerivO3CPU</text>
</a>
</g>
</g>
<g id="clust216" class="cluster"><title>cluster_system_cpu7_icache</title>
<g id="a_clust216"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu7.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M264,-548C264,-548 432,-548 432,-548 438,-548 444,-554 444,-560 444,-560 444,-627 444,-627 444,-633 438,-639 432,-639 432,-639 264,-639 264,-639 258,-639 252,-633 252,-627 252,-627 252,-560 252,-560 252,-554 258,-548 264,-548"/>
<text text-anchor="middle" x="348" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="348" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust228" class="cluster"><title>cluster_system_cpu7_dtb</title>
<g id="a_clust228"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu7.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M258,-671C258,-671 378,-671 378,-671 384,-671 390,-677 390,-683 390,-683 390,-804 390,-804 390,-810 384,-816 378,-816 378,-816 258,-816 258,-816 252,-816 246,-810 246,-804 246,-804 246,-683 246,-683 246,-677 252,-671 258,-671"/>
<text text-anchor="middle" x="318" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="318" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust229" class="cluster"><title>cluster_system_cpu7_dtb_walker</title>
<g id="a_clust229"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M266,-679C266,-679 370,-679 370,-679 376,-679 382,-685 382,-691 382,-691 382,-758 382,-758 382,-764 376,-770 370,-770 370,-770 266,-770 266,-770 260,-770 254,-764 254,-758 254,-758 254,-691 254,-691 254,-685 260,-679 266,-679"/>
<text text-anchor="middle" x="318" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="318" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust231" class="cluster"><title>cluster_system_cpu7_itb</title>
<g id="a_clust231"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;walker&#61;system.cpu7.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M410,-671C410,-671 530,-671 530,-671 536,-671 542,-677 542,-683 542,-683 542,-804 542,-804 542,-810 536,-816 530,-816 530,-816 410,-816 410,-816 404,-816 398,-810 398,-804 398,-804 398,-683 398,-683 398,-677 404,-671 410,-671"/>
<text text-anchor="middle" x="470" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="470" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust232" class="cluster"><title>cluster_system_cpu7_itb_walker</title>
<g id="a_clust232"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M418,-679C418,-679 522,-679 522,-679 528,-679 534,-685 534,-691 534,-691 534,-758 534,-758 534,-764 528,-770 522,-770 522,-770 418,-770 418,-770 412,-770 406,-764 406,-758 406,-758 406,-691 406,-691 406,-685 412,-679 418,-679"/>
<text text-anchor="middle" x="470" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="470" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust239" class="cluster"><title>cluster_system_cpu7_dcache</title>
<g id="a_clust239"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;8192&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu7.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M55,-548C55,-548 223,-548 223,-548 229,-548 235,-554 235,-560 235,-560 235,-627 235,-627 235,-633 229,-639 223,-639 223,-639 55,-639 55,-639 49,-639 43,-633 43,-627 43,-627 43,-560 43,-560 43,-554 49,-548 55,-548"/>
<text text-anchor="middle" x="139" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="139" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M2154.5,-294.5C2154.5,-294.5 2225.5,-294.5 2225.5,-294.5 2231.5,-294.5 2237.5,-300.5 2237.5,-306.5 2237.5,-306.5 2237.5,-318.5 2237.5,-318.5 2237.5,-324.5 2231.5,-330.5 2225.5,-330.5 2225.5,-330.5 2154.5,-330.5 2154.5,-330.5 2148.5,-330.5 2142.5,-324.5 2142.5,-318.5 2142.5,-318.5 2142.5,-306.5 2142.5,-306.5 2142.5,-300.5 2148.5,-294.5 2154.5,-294.5"/>
<text text-anchor="middle" x="2190" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M2275,-163.5C2275,-163.5 2305,-163.5 2305,-163.5 2311,-163.5 2317,-169.5 2317,-175.5 2317,-175.5 2317,-187.5 2317,-187.5 2317,-193.5 2311,-199.5 2305,-199.5 2305,-199.5 2275,-199.5 2275,-199.5 2269,-199.5 2263,-193.5 2263,-187.5 2263,-187.5 2263,-175.5 2263,-175.5 2263,-169.5 2269,-163.5 2275,-163.5"/>
<text text-anchor="middle" x="2290" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M2203.28,-294.37C2220.46,-272.203 2250.54,-233.399 2270.37,-207.824"/>
<polygon fill="black" stroke="black" points="2273.31,-209.749 2276.67,-199.701 2267.77,-205.46 2273.31,-209.749"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M2347,-163.5C2347,-163.5 2383,-163.5 2383,-163.5 2389,-163.5 2395,-169.5 2395,-175.5 2395,-175.5 2395,-187.5 2395,-187.5 2395,-193.5 2389,-199.5 2383,-199.5 2383,-199.5 2347,-199.5 2347,-199.5 2341,-199.5 2335,-193.5 2335,-187.5 2335,-187.5 2335,-175.5 2335,-175.5 2335,-169.5 2341,-163.5 2347,-163.5"/>
<text text-anchor="middle" x="2365" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_physmem_port -->
<g id="node6" class="node"><title>system_physmem_port</title>
<path fill="#4b4746" stroke="#000000" d="M2350,-32.5C2350,-32.5 2380,-32.5 2380,-32.5 2386,-32.5 2392,-38.5 2392,-44.5 2392,-44.5 2392,-56.5 2392,-56.5 2392,-62.5 2386,-68.5 2380,-68.5 2380,-68.5 2350,-68.5 2350,-68.5 2344,-68.5 2338,-62.5 2338,-56.5 2338,-56.5 2338,-44.5 2338,-44.5 2338,-38.5 2344,-32.5 2350,-32.5"/>
<text text-anchor="middle" x="2365" y="-46.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_physmem_port -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_physmem_port</title>
<path fill="none" stroke="black" d="M2365,-163.37C2365,-141.781 2365,-104.412 2365,-78.852"/>
<polygon fill="black" stroke="black" points="2368.5,-78.701 2365,-68.7011 2361.5,-78.7011 2368.5,-78.701"/>
</g>
<!-- system_tol2bus_master -->
<g id="node4" class="node"><title>system_tol2bus_master</title>
<path fill="#586070" stroke="#000000" d="M2275,-425.5C2275,-425.5 2311,-425.5 2311,-425.5 2317,-425.5 2323,-431.5 2323,-437.5 2323,-437.5 2323,-449.5 2323,-449.5 2323,-455.5 2317,-461.5 2311,-461.5 2311,-461.5 2275,-461.5 2275,-461.5 2269,-461.5 2263,-455.5 2263,-449.5 2263,-449.5 2263,-437.5 2263,-437.5 2263,-431.5 2269,-425.5 2275,-425.5"/>
<text text-anchor="middle" x="2293" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_l2_cpu_side -->
<g id="node8" class="node"><title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2267.5,-294.5C2267.5,-294.5 2318.5,-294.5 2318.5,-294.5 2324.5,-294.5 2330.5,-300.5 2330.5,-306.5 2330.5,-306.5 2330.5,-318.5 2330.5,-318.5 2330.5,-324.5 2324.5,-330.5 2318.5,-330.5 2318.5,-330.5 2267.5,-330.5 2267.5,-330.5 2261.5,-330.5 2255.5,-324.5 2255.5,-318.5 2255.5,-318.5 2255.5,-306.5 2255.5,-306.5 2255.5,-300.5 2261.5,-294.5 2267.5,-294.5"/>
<text text-anchor="middle" x="2293" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_master&#45;&gt;system_l2_cpu_side -->
<g id="edge3" class="edge"><title>system_tol2bus_master&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M2293,-425.37C2293,-403.781 2293,-366.412 2293,-340.852"/>
<polygon fill="black" stroke="black" points="2296.5,-340.701 2293,-330.701 2289.5,-340.701 2296.5,-340.701"/>
</g>
<!-- system_tol2bus_slave -->
<g id="node5" class="node"><title>system_tol2bus_slave</title>
<path fill="#586070" stroke="#000000" d="M2203,-425.5C2203,-425.5 2233,-425.5 2233,-425.5 2239,-425.5 2245,-431.5 2245,-437.5 2245,-437.5 2245,-449.5 2245,-449.5 2245,-455.5 2239,-461.5 2233,-461.5 2233,-461.5 2203,-461.5 2203,-461.5 2197,-461.5 2191,-455.5 2191,-449.5 2191,-449.5 2191,-437.5 2191,-437.5 2191,-431.5 2197,-425.5 2203,-425.5"/>
<text text-anchor="middle" x="2218" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_l2_mem_side -->
<g id="node7" class="node"><title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2360,-294.5C2360,-294.5 2420,-294.5 2420,-294.5 2426,-294.5 2432,-300.5 2432,-306.5 2432,-306.5 2432,-318.5 2432,-318.5 2432,-324.5 2426,-330.5 2420,-330.5 2420,-330.5 2360,-330.5 2360,-330.5 2354,-330.5 2348,-324.5 2348,-318.5 2348,-318.5 2348,-306.5 2348,-306.5 2348,-300.5 2354,-294.5 2360,-294.5"/>
<text text-anchor="middle" x="2390" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2_mem_side&#45;&gt;system_membus_slave -->
<g id="edge4" class="edge"><title>system_l2_mem_side&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M2370.73,-294.3C2357.26,-281.711 2339.38,-263.789 2326,-246 2317.29,-234.412 2309.17,-220.498 2302.86,-208.652"/>
<polygon fill="black" stroke="black" points="2305.92,-206.946 2298.21,-199.679 2299.7,-210.168 2305.92,-206.946"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node9" class="node"><title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3896.5,-687.5C3896.5,-687.5 3963.5,-687.5 3963.5,-687.5 3969.5,-687.5 3975.5,-693.5 3975.5,-699.5 3975.5,-699.5 3975.5,-711.5 3975.5,-711.5 3975.5,-717.5 3969.5,-723.5 3963.5,-723.5 3963.5,-723.5 3896.5,-723.5 3896.5,-723.5 3890.5,-723.5 3884.5,-717.5 3884.5,-711.5 3884.5,-711.5 3884.5,-699.5 3884.5,-699.5 3884.5,-693.5 3890.5,-687.5 3896.5,-687.5"/>
<text text-anchor="middle" x="3930" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node14" class="node"><title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3989.5,-556.5C3989.5,-556.5 4040.5,-556.5 4040.5,-556.5 4046.5,-556.5 4052.5,-562.5 4052.5,-568.5 4052.5,-568.5 4052.5,-580.5 4052.5,-580.5 4052.5,-586.5 4046.5,-592.5 4040.5,-592.5 4040.5,-592.5 3989.5,-592.5 3989.5,-592.5 3983.5,-592.5 3977.5,-586.5 3977.5,-580.5 3977.5,-580.5 3977.5,-568.5 3977.5,-568.5 3977.5,-562.5 3983.5,-556.5 3989.5,-556.5"/>
<text text-anchor="middle" x="4015" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge5" class="edge"><title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M3941.29,-687.37C3955.83,-665.299 3981.24,-626.736 3998.09,-601.158"/>
<polygon fill="black" stroke="black" points="4001.09,-602.977 4003.67,-592.701 3995.24,-599.126 4001.09,-602.977"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node10" class="node"><title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3782,-687.5C3782,-687.5 3854,-687.5 3854,-687.5 3860,-687.5 3866,-693.5 3866,-699.5 3866,-699.5 3866,-711.5 3866,-711.5 3866,-717.5 3860,-723.5 3854,-723.5 3854,-723.5 3782,-723.5 3782,-723.5 3776,-723.5 3770,-717.5 3770,-711.5 3770,-711.5 3770,-699.5 3770,-699.5 3770,-693.5 3776,-687.5 3782,-687.5"/>
<text text-anchor="middle" x="3818" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node16" class="node"><title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3789.5,-556.5C3789.5,-556.5 3840.5,-556.5 3840.5,-556.5 3846.5,-556.5 3852.5,-562.5 3852.5,-568.5 3852.5,-568.5 3852.5,-580.5 3852.5,-580.5 3852.5,-586.5 3846.5,-592.5 3840.5,-592.5 3840.5,-592.5 3789.5,-592.5 3789.5,-592.5 3783.5,-592.5 3777.5,-586.5 3777.5,-580.5 3777.5,-580.5 3777.5,-568.5 3777.5,-568.5 3777.5,-562.5 3783.5,-556.5 3789.5,-556.5"/>
<text text-anchor="middle" x="3815" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge6" class="edge"><title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M3817.6,-687.37C3817.1,-665.781 3816.23,-628.412 3815.64,-602.852"/>
<polygon fill="black" stroke="black" points="3819.13,-602.617 3815.4,-592.701 3812.13,-602.78 3819.13,-602.617"/>
</g>
<!-- system_cpu0_dtb_walker_port -->
<g id="node11" class="node"><title>system_cpu0_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M4070,-687.5C4070,-687.5 4100,-687.5 4100,-687.5 4106,-687.5 4112,-693.5 4112,-699.5 4112,-699.5 4112,-711.5 4112,-711.5 4112,-717.5 4106,-723.5 4100,-723.5 4100,-723.5 4070,-723.5 4070,-723.5 4064,-723.5 4058,-717.5 4058,-711.5 4058,-711.5 4058,-699.5 4058,-699.5 4058,-693.5 4064,-687.5 4070,-687.5"/>
<text text-anchor="middle" x="4085" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge7" class="edge"><title>system_cpu0_dtb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M4110.89,-687.286C4132.27,-672.443 4160.04,-651.485 4166,-639 4184.96,-599.293 4196.85,-571.372 4166,-540 4091.51,-464.253 2345.34,-562.246 2254,-508 2240.41,-499.929 2231.52,-484.649 2225.97,-471.101"/>
<polygon fill="black" stroke="black" points="2229.24,-469.848 2222.5,-461.67 2222.67,-472.263 2229.24,-469.848"/>
</g>
<!-- system_cpu0_itb_walker_port -->
<g id="node12" class="node"><title>system_cpu0_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M4178,-687.5C4178,-687.5 4208,-687.5 4208,-687.5 4214,-687.5 4220,-693.5 4220,-699.5 4220,-699.5 4220,-711.5 4220,-711.5 4220,-717.5 4214,-723.5 4208,-723.5 4208,-723.5 4178,-723.5 4178,-723.5 4172,-723.5 4166,-717.5 4166,-711.5 4166,-711.5 4166,-699.5 4166,-699.5 4166,-693.5 4172,-687.5 4178,-687.5"/>
<text text-anchor="middle" x="4193" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge8" class="edge"><title>system_cpu0_itb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M4198.19,-687.465C4207.3,-653.726 4221.58,-578.358 4181,-540 4103.19,-466.447 2346.06,-562.665 2254,-508 2240.41,-499.93 2231.52,-484.65 2225.97,-471.102"/>
<polygon fill="black" stroke="black" points="2229.24,-469.849 2222.5,-461.67 2222.67,-472.264 2229.24,-469.849"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node13" class="node"><title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4082,-556.5C4082,-556.5 4142,-556.5 4142,-556.5 4148,-556.5 4154,-562.5 4154,-568.5 4154,-568.5 4154,-580.5 4154,-580.5 4154,-586.5 4148,-592.5 4142,-592.5 4142,-592.5 4082,-592.5 4082,-592.5 4076,-592.5 4070,-586.5 4070,-580.5 4070,-580.5 4070,-568.5 4070,-568.5 4070,-562.5 4076,-556.5 4082,-556.5"/>
<text text-anchor="middle" x="4112" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge9" class="edge"><title>system_cpu0_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M4091.53,-556.24C4082.72,-549.865 4071.93,-543.375 4061,-540 3965.06,-510.382 2340.3,-559.309 2254,-508 2240.41,-499.923 2231.52,-484.643 2225.97,-471.096"/>
<polygon fill="black" stroke="black" points="2229.24,-469.843 2222.5,-461.666 2222.67,-472.259 2229.24,-469.843"/>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node15" class="node"><title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3882,-556.5C3882,-556.5 3942,-556.5 3942,-556.5 3948,-556.5 3954,-562.5 3954,-568.5 3954,-568.5 3954,-580.5 3954,-580.5 3954,-586.5 3948,-592.5 3942,-592.5 3942,-592.5 3882,-592.5 3882,-592.5 3876,-592.5 3870,-586.5 3870,-580.5 3870,-580.5 3870,-568.5 3870,-568.5 3870,-562.5 3876,-556.5 3882,-556.5"/>
<text text-anchor="middle" x="3912" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge10" class="edge"><title>system_cpu0_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M3891.53,-556.252C3882.71,-549.879 3871.93,-543.387 3861,-540 3775.71,-513.565 2330.7,-553.717 2254,-508 2240.42,-499.908 2231.53,-484.627 2225.98,-471.084"/>
<polygon fill="black" stroke="black" points="2229.25,-469.833 2222.51,-461.657 2222.68,-472.251 2229.25,-469.833"/>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node"><title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3362.5,-687.5C3362.5,-687.5 3429.5,-687.5 3429.5,-687.5 3435.5,-687.5 3441.5,-693.5 3441.5,-699.5 3441.5,-699.5 3441.5,-711.5 3441.5,-711.5 3441.5,-717.5 3435.5,-723.5 3429.5,-723.5 3429.5,-723.5 3362.5,-723.5 3362.5,-723.5 3356.5,-723.5 3350.5,-717.5 3350.5,-711.5 3350.5,-711.5 3350.5,-699.5 3350.5,-699.5 3350.5,-693.5 3356.5,-687.5 3362.5,-687.5"/>
<text text-anchor="middle" x="3396" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node20" class="node"><title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3455.5,-556.5C3455.5,-556.5 3506.5,-556.5 3506.5,-556.5 3512.5,-556.5 3518.5,-562.5 3518.5,-568.5 3518.5,-568.5 3518.5,-580.5 3518.5,-580.5 3518.5,-586.5 3512.5,-592.5 3506.5,-592.5 3506.5,-592.5 3455.5,-592.5 3455.5,-592.5 3449.5,-592.5 3443.5,-586.5 3443.5,-580.5 3443.5,-580.5 3443.5,-568.5 3443.5,-568.5 3443.5,-562.5 3449.5,-556.5 3455.5,-556.5"/>
<text text-anchor="middle" x="3481" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge11" class="edge"><title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M3407.29,-687.37C3421.83,-665.299 3447.24,-626.736 3464.09,-601.158"/>
<polygon fill="black" stroke="black" points="3467.09,-602.977 3469.67,-592.701 3461.24,-599.126 3467.09,-602.977"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node"><title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3248,-687.5C3248,-687.5 3320,-687.5 3320,-687.5 3326,-687.5 3332,-693.5 3332,-699.5 3332,-699.5 3332,-711.5 3332,-711.5 3332,-717.5 3326,-723.5 3320,-723.5 3320,-723.5 3248,-723.5 3248,-723.5 3242,-723.5 3236,-717.5 3236,-711.5 3236,-711.5 3236,-699.5 3236,-699.5 3236,-693.5 3242,-687.5 3248,-687.5"/>
<text text-anchor="middle" x="3284" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node24" class="node"><title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3255.5,-556.5C3255.5,-556.5 3306.5,-556.5 3306.5,-556.5 3312.5,-556.5 3318.5,-562.5 3318.5,-568.5 3318.5,-568.5 3318.5,-580.5 3318.5,-580.5 3318.5,-586.5 3312.5,-592.5 3306.5,-592.5 3306.5,-592.5 3255.5,-592.5 3255.5,-592.5 3249.5,-592.5 3243.5,-586.5 3243.5,-580.5 3243.5,-580.5 3243.5,-568.5 3243.5,-568.5 3243.5,-562.5 3249.5,-556.5 3255.5,-556.5"/>
<text text-anchor="middle" x="3281" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge12" class="edge"><title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M3283.6,-687.37C3283.1,-665.781 3282.23,-628.412 3281.64,-602.852"/>
<polygon fill="black" stroke="black" points="3285.13,-602.617 3281.4,-592.701 3278.13,-602.78 3285.13,-602.617"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node19" class="node"><title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3548,-556.5C3548,-556.5 3608,-556.5 3608,-556.5 3614,-556.5 3620,-562.5 3620,-568.5 3620,-568.5 3620,-580.5 3620,-580.5 3620,-586.5 3614,-592.5 3608,-592.5 3608,-592.5 3548,-592.5 3548,-592.5 3542,-592.5 3536,-586.5 3536,-580.5 3536,-580.5 3536,-568.5 3536,-568.5 3536,-562.5 3542,-556.5 3548,-556.5"/>
<text text-anchor="middle" x="3578" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge13" class="edge"><title>system_cpu1_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M3557.52,-556.281C3548.7,-549.911 3537.92,-543.416 3527,-540 3391.96,-497.76 2375.35,-580.756 2254,-508 2240.44,-499.872 2231.55,-484.591 2226,-471.056"/>
<polygon fill="black" stroke="black" points="2229.27,-469.808 2222.52,-461.636 2222.7,-472.23 2229.27,-469.808"/>
</g>
<!-- system_cpu1_dtb_walker_port -->
<g id="node21" class="node"><title>system_cpu1_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3536,-687.5C3536,-687.5 3566,-687.5 3566,-687.5 3572,-687.5 3578,-693.5 3578,-699.5 3578,-699.5 3578,-711.5 3578,-711.5 3578,-717.5 3572,-723.5 3566,-723.5 3566,-723.5 3536,-723.5 3536,-723.5 3530,-723.5 3524,-717.5 3524,-711.5 3524,-711.5 3524,-699.5 3524,-699.5 3524,-693.5 3530,-687.5 3536,-687.5"/>
<text text-anchor="middle" x="3551" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge14" class="edge"><title>system_cpu1_dtb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M3576.89,-687.286C3598.27,-672.443 3626.04,-651.485 3632,-639 3650.96,-599.293 3662.75,-571.472 3632,-540 3578.48,-485.228 2319.71,-547.314 2254,-508 2240.44,-499.885 2231.54,-484.604 2225.99,-471.066"/>
<polygon fill="black" stroke="black" points="2229.26,-469.817 2222.52,-461.644 2222.69,-472.237 2229.26,-469.817"/>
</g>
<!-- system_cpu1_itb_walker_port -->
<g id="node22" class="node"><title>system_cpu1_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3644,-687.5C3644,-687.5 3674,-687.5 3674,-687.5 3680,-687.5 3686,-693.5 3686,-699.5 3686,-699.5 3686,-711.5 3686,-711.5 3686,-717.5 3680,-723.5 3674,-723.5 3674,-723.5 3644,-723.5 3644,-723.5 3638,-723.5 3632,-717.5 3632,-711.5 3632,-711.5 3632,-699.5 3632,-699.5 3632,-693.5 3638,-687.5 3644,-687.5"/>
<text text-anchor="middle" x="3659" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge15" class="edge"><title>system_cpu1_itb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M3664.17,-687.487C3673.24,-653.787 3687.46,-578.487 3647,-540 3590.92,-486.645 2320.43,-547.733 2254,-508 2240.43,-499.887 2231.54,-484.606 2225.99,-471.068"/>
<polygon fill="black" stroke="black" points="2229.26,-469.818 2222.52,-461.645 2222.69,-472.238 2229.26,-469.818"/>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node23" class="node"><title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3348,-556.5C3348,-556.5 3408,-556.5 3408,-556.5 3414,-556.5 3420,-562.5 3420,-568.5 3420,-568.5 3420,-580.5 3420,-580.5 3420,-586.5 3414,-592.5 3408,-592.5 3408,-592.5 3348,-592.5 3348,-592.5 3342,-592.5 3336,-586.5 3336,-580.5 3336,-580.5 3336,-568.5 3336,-568.5 3336,-562.5 3342,-556.5 3348,-556.5"/>
<text text-anchor="middle" x="3378" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge16" class="edge"><title>system_cpu1_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M3357.51,-556.306C3348.69,-549.941 3337.91,-543.441 3327,-540 3213.25,-504.126 2356.15,-569.572 2254,-508 2240.46,-499.841 2231.57,-484.558 2226.01,-471.031"/>
<polygon fill="black" stroke="black" points="2229.28,-469.785 2222.53,-461.618 2222.72,-472.211 2229.28,-469.785"/>
</g>
<!-- system_cpu2_icache_port -->
<g id="node25" class="node"><title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2828.5,-687.5C2828.5,-687.5 2895.5,-687.5 2895.5,-687.5 2901.5,-687.5 2907.5,-693.5 2907.5,-699.5 2907.5,-699.5 2907.5,-711.5 2907.5,-711.5 2907.5,-717.5 2901.5,-723.5 2895.5,-723.5 2895.5,-723.5 2828.5,-723.5 2828.5,-723.5 2822.5,-723.5 2816.5,-717.5 2816.5,-711.5 2816.5,-711.5 2816.5,-699.5 2816.5,-699.5 2816.5,-693.5 2822.5,-687.5 2828.5,-687.5"/>
<text text-anchor="middle" x="2862" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node28" class="node"><title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2921.5,-556.5C2921.5,-556.5 2972.5,-556.5 2972.5,-556.5 2978.5,-556.5 2984.5,-562.5 2984.5,-568.5 2984.5,-568.5 2984.5,-580.5 2984.5,-580.5 2984.5,-586.5 2978.5,-592.5 2972.5,-592.5 2972.5,-592.5 2921.5,-592.5 2921.5,-592.5 2915.5,-592.5 2909.5,-586.5 2909.5,-580.5 2909.5,-580.5 2909.5,-568.5 2909.5,-568.5 2909.5,-562.5 2915.5,-556.5 2921.5,-556.5"/>
<text text-anchor="middle" x="2947" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge17" class="edge"><title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2873.29,-687.37C2887.83,-665.299 2913.24,-626.736 2930.09,-601.158"/>
<polygon fill="black" stroke="black" points="2933.09,-602.977 2935.67,-592.701 2927.24,-599.126 2933.09,-602.977"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node26" class="node"><title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2714,-687.5C2714,-687.5 2786,-687.5 2786,-687.5 2792,-687.5 2798,-693.5 2798,-699.5 2798,-699.5 2798,-711.5 2798,-711.5 2798,-717.5 2792,-723.5 2786,-723.5 2786,-723.5 2714,-723.5 2714,-723.5 2708,-723.5 2702,-717.5 2702,-711.5 2702,-711.5 2702,-699.5 2702,-699.5 2702,-693.5 2708,-687.5 2714,-687.5"/>
<text text-anchor="middle" x="2750" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node32" class="node"><title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2721.5,-556.5C2721.5,-556.5 2772.5,-556.5 2772.5,-556.5 2778.5,-556.5 2784.5,-562.5 2784.5,-568.5 2784.5,-568.5 2784.5,-580.5 2784.5,-580.5 2784.5,-586.5 2778.5,-592.5 2772.5,-592.5 2772.5,-592.5 2721.5,-592.5 2721.5,-592.5 2715.5,-592.5 2709.5,-586.5 2709.5,-580.5 2709.5,-580.5 2709.5,-568.5 2709.5,-568.5 2709.5,-562.5 2715.5,-556.5 2721.5,-556.5"/>
<text text-anchor="middle" x="2747" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge18" class="edge"><title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2749.6,-687.37C2749.1,-665.781 2748.23,-628.412 2747.64,-602.852"/>
<polygon fill="black" stroke="black" points="2751.13,-602.617 2747.4,-592.701 2744.13,-602.78 2751.13,-602.617"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node27" class="node"><title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3014,-556.5C3014,-556.5 3074,-556.5 3074,-556.5 3080,-556.5 3086,-562.5 3086,-568.5 3086,-568.5 3086,-580.5 3086,-580.5 3086,-586.5 3080,-592.5 3074,-592.5 3074,-592.5 3014,-592.5 3014,-592.5 3008,-592.5 3002,-586.5 3002,-580.5 3002,-580.5 3002,-568.5 3002,-568.5 3002,-562.5 3008,-556.5 3014,-556.5"/>
<text text-anchor="middle" x="3044" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge19" class="edge"><title>system_cpu2_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M3023.49,-556.38C3014.67,-550.026 3003.89,-543.514 2993,-540 2914.79,-514.753 2324.1,-550.9 2254,-508 2240.52,-499.75 2231.63,-484.465 2226.05,-470.959"/>
<polygon fill="black" stroke="black" points="2229.33,-469.721 2222.57,-461.565 2222.77,-472.158 2229.33,-469.721"/>
</g>
<!-- system_cpu2_dtb_walker_port -->
<g id="node29" class="node"><title>system_cpu2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3002,-687.5C3002,-687.5 3032,-687.5 3032,-687.5 3038,-687.5 3044,-693.5 3044,-699.5 3044,-699.5 3044,-711.5 3044,-711.5 3044,-717.5 3038,-723.5 3032,-723.5 3032,-723.5 3002,-723.5 3002,-723.5 2996,-723.5 2990,-717.5 2990,-711.5 2990,-711.5 2990,-699.5 2990,-699.5 2990,-693.5 2996,-687.5 3002,-687.5"/>
<text text-anchor="middle" x="3017" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge20" class="edge"><title>system_cpu2_dtb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M3042.89,-687.286C3064.27,-672.443 3092.04,-651.485 3098,-639 3116.96,-599.293 3128.52,-571.697 3098,-540 3032.91,-472.396 2334.18,-556.769 2254,-508 2240.5,-499.786 2231.6,-484.502 2226.04,-470.988"/>
<polygon fill="black" stroke="black" points="2229.31,-469.746 2222.55,-461.586 2222.75,-472.179 2229.31,-469.746"/>
</g>
<!-- system_cpu2_itb_walker_port -->
<g id="node30" class="node"><title>system_cpu2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3110,-687.5C3110,-687.5 3140,-687.5 3140,-687.5 3146,-687.5 3152,-693.5 3152,-699.5 3152,-699.5 3152,-711.5 3152,-711.5 3152,-717.5 3146,-723.5 3140,-723.5 3140,-723.5 3110,-723.5 3110,-723.5 3104,-723.5 3098,-717.5 3098,-711.5 3098,-711.5 3098,-699.5 3098,-699.5 3098,-693.5 3104,-687.5 3110,-687.5"/>
<text text-anchor="middle" x="3125" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge21" class="edge"><title>system_cpu2_itb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M3130.19,-687.276C3139.18,-653.539 3153.08,-578.675 3113,-540 3044.27,-473.676 2335.62,-557.608 2254,-508 2240.49,-499.79 2231.6,-484.507 2226.04,-470.991"/>
<polygon fill="black" stroke="black" points="2229.31,-469.75 2222.55,-461.589 2222.74,-472.182 2229.31,-469.75"/>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node31" class="node"><title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2814,-556.5C2814,-556.5 2874,-556.5 2874,-556.5 2880,-556.5 2886,-562.5 2886,-568.5 2886,-568.5 2886,-580.5 2886,-580.5 2886,-586.5 2880,-592.5 2874,-592.5 2874,-592.5 2814,-592.5 2814,-592.5 2808,-592.5 2802,-586.5 2802,-580.5 2802,-580.5 2802,-568.5 2802,-568.5 2802,-562.5 2808,-556.5 2814,-556.5"/>
<text text-anchor="middle" x="2844" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge22" class="edge"><title>system_cpu2_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M2823.46,-556.467C2814.63,-550.127 2803.86,-543.602 2793,-540 2679.11,-502.228 2355.84,-571.449 2254,-508 2240.58,-499.642 2231.7,-484.355 2226.11,-470.874"/>
<polygon fill="black" stroke="black" points="2229.38,-469.644 2222.6,-461.503 2222.83,-472.095 2229.38,-469.644"/>
</g>
<!-- system_cpu3_icache_port -->
<g id="node33" class="node"><title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2294.5,-687.5C2294.5,-687.5 2361.5,-687.5 2361.5,-687.5 2367.5,-687.5 2373.5,-693.5 2373.5,-699.5 2373.5,-699.5 2373.5,-711.5 2373.5,-711.5 2373.5,-717.5 2367.5,-723.5 2361.5,-723.5 2361.5,-723.5 2294.5,-723.5 2294.5,-723.5 2288.5,-723.5 2282.5,-717.5 2282.5,-711.5 2282.5,-711.5 2282.5,-699.5 2282.5,-699.5 2282.5,-693.5 2288.5,-687.5 2294.5,-687.5"/>
<text text-anchor="middle" x="2328" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node36" class="node"><title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2387.5,-556.5C2387.5,-556.5 2438.5,-556.5 2438.5,-556.5 2444.5,-556.5 2450.5,-562.5 2450.5,-568.5 2450.5,-568.5 2450.5,-580.5 2450.5,-580.5 2450.5,-586.5 2444.5,-592.5 2438.5,-592.5 2438.5,-592.5 2387.5,-592.5 2387.5,-592.5 2381.5,-592.5 2375.5,-586.5 2375.5,-580.5 2375.5,-580.5 2375.5,-568.5 2375.5,-568.5 2375.5,-562.5 2381.5,-556.5 2387.5,-556.5"/>
<text text-anchor="middle" x="2413" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge23" class="edge"><title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2339.29,-687.37C2353.83,-665.299 2379.24,-626.736 2396.09,-601.158"/>
<polygon fill="black" stroke="black" points="2399.09,-602.977 2401.67,-592.701 2393.24,-599.126 2399.09,-602.977"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node34" class="node"><title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2180,-687.5C2180,-687.5 2252,-687.5 2252,-687.5 2258,-687.5 2264,-693.5 2264,-699.5 2264,-699.5 2264,-711.5 2264,-711.5 2264,-717.5 2258,-723.5 2252,-723.5 2252,-723.5 2180,-723.5 2180,-723.5 2174,-723.5 2168,-717.5 2168,-711.5 2168,-711.5 2168,-699.5 2168,-699.5 2168,-693.5 2174,-687.5 2180,-687.5"/>
<text text-anchor="middle" x="2216" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node40" class="node"><title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2187.5,-556.5C2187.5,-556.5 2238.5,-556.5 2238.5,-556.5 2244.5,-556.5 2250.5,-562.5 2250.5,-568.5 2250.5,-568.5 2250.5,-580.5 2250.5,-580.5 2250.5,-586.5 2244.5,-592.5 2238.5,-592.5 2238.5,-592.5 2187.5,-592.5 2187.5,-592.5 2181.5,-592.5 2175.5,-586.5 2175.5,-580.5 2175.5,-580.5 2175.5,-568.5 2175.5,-568.5 2175.5,-562.5 2181.5,-556.5 2187.5,-556.5"/>
<text text-anchor="middle" x="2213" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge24" class="edge"><title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2215.6,-687.37C2215.1,-665.781 2214.23,-628.412 2213.64,-602.852"/>
<polygon fill="black" stroke="black" points="2217.13,-602.617 2213.4,-592.701 2210.13,-602.78 2217.13,-602.617"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node35" class="node"><title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2480,-556.5C2480,-556.5 2540,-556.5 2540,-556.5 2546,-556.5 2552,-562.5 2552,-568.5 2552,-568.5 2552,-580.5 2552,-580.5 2552,-586.5 2546,-592.5 2540,-592.5 2540,-592.5 2480,-592.5 2480,-592.5 2474,-592.5 2468,-586.5 2468,-580.5 2468,-580.5 2468,-568.5 2468,-568.5 2468,-562.5 2474,-556.5 2480,-556.5"/>
<text text-anchor="middle" x="2510" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge25" class="edge"><title>system_cpu3_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M2488.28,-556.286C2479.62,-550.236 2469.28,-543.964 2459,-540 2372.96,-506.824 2329.85,-560.444 2254,-508 2241.29,-499.213 2232.52,-484.392 2226.82,-471.279"/>
<polygon fill="black" stroke="black" points="2229.97,-469.729 2223.05,-461.711 2223.46,-472.298 2229.97,-469.729"/>
</g>
<!-- system_cpu3_dtb_walker_port -->
<g id="node37" class="node"><title>system_cpu3_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2468,-687.5C2468,-687.5 2498,-687.5 2498,-687.5 2504,-687.5 2510,-693.5 2510,-699.5 2510,-699.5 2510,-711.5 2510,-711.5 2510,-717.5 2504,-723.5 2498,-723.5 2498,-723.5 2468,-723.5 2468,-723.5 2462,-723.5 2456,-717.5 2456,-711.5 2456,-711.5 2456,-699.5 2456,-699.5 2456,-693.5 2462,-687.5 2468,-687.5"/>
<text text-anchor="middle" x="2483" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge26" class="edge"><title>system_cpu3_dtb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M2508.89,-687.286C2530.27,-672.443 2558.04,-651.485 2564,-639 2582.96,-599.293 2593.47,-572.671 2564,-540 2517.61,-488.577 2311.97,-545.893 2254,-508 2240.98,-499.491 2232.17,-484.548 2226.53,-471.295"/>
<polygon fill="black" stroke="black" points="2229.67,-469.702 2222.81,-461.624 2223.13,-472.214 2229.67,-469.702"/>
</g>
<!-- system_cpu3_itb_walker_port -->
<g id="node38" class="node"><title>system_cpu3_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2576,-687.5C2576,-687.5 2606,-687.5 2606,-687.5 2612,-687.5 2618,-693.5 2618,-699.5 2618,-699.5 2618,-711.5 2618,-711.5 2618,-717.5 2612,-723.5 2606,-723.5 2606,-723.5 2576,-723.5 2576,-723.5 2570,-723.5 2564,-717.5 2564,-711.5 2564,-711.5 2564,-699.5 2564,-699.5 2564,-693.5 2570,-687.5 2576,-687.5"/>
<text text-anchor="middle" x="2591" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge27" class="edge"><title>system_cpu3_itb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M2595.99,-687.485C2604.61,-654.117 2617.88,-579.878 2579,-540 2528.34,-488.039 2314.84,-547.564 2254,-508 2240.96,-499.522 2232.15,-484.58 2226.51,-471.319"/>
<polygon fill="black" stroke="black" points="2229.65,-469.725 2222.8,-461.642 2223.11,-472.232 2229.65,-469.725"/>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node39" class="node"><title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2280,-556.5C2280,-556.5 2340,-556.5 2340,-556.5 2346,-556.5 2352,-562.5 2352,-568.5 2352,-568.5 2352,-580.5 2352,-580.5 2352,-586.5 2346,-592.5 2340,-592.5 2340,-592.5 2280,-592.5 2280,-592.5 2274,-592.5 2268,-586.5 2268,-580.5 2268,-580.5 2268,-568.5 2268,-568.5 2268,-562.5 2274,-556.5 2280,-556.5"/>
<text text-anchor="middle" x="2310" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge28" class="edge"><title>system_cpu3_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M2293.83,-556.45C2282.09,-543.645 2266.2,-525.394 2254,-508 2245.73,-496.21 2237.71,-482.377 2231.35,-470.636"/>
<polygon fill="black" stroke="black" points="2234.41,-468.937 2226.63,-461.748 2228.23,-472.222 2234.41,-468.937"/>
</g>
<!-- system_cpu4_icache_port -->
<g id="node41" class="node"><title>system_cpu4_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1760.5,-687.5C1760.5,-687.5 1827.5,-687.5 1827.5,-687.5 1833.5,-687.5 1839.5,-693.5 1839.5,-699.5 1839.5,-699.5 1839.5,-711.5 1839.5,-711.5 1839.5,-717.5 1833.5,-723.5 1827.5,-723.5 1827.5,-723.5 1760.5,-723.5 1760.5,-723.5 1754.5,-723.5 1748.5,-717.5 1748.5,-711.5 1748.5,-711.5 1748.5,-699.5 1748.5,-699.5 1748.5,-693.5 1754.5,-687.5 1760.5,-687.5"/>
<text text-anchor="middle" x="1794" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu4_icache_cpu_side -->
<g id="node44" class="node"><title>system_cpu4_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1873.5,-556.5C1873.5,-556.5 1924.5,-556.5 1924.5,-556.5 1930.5,-556.5 1936.5,-562.5 1936.5,-568.5 1936.5,-568.5 1936.5,-580.5 1936.5,-580.5 1936.5,-586.5 1930.5,-592.5 1924.5,-592.5 1924.5,-592.5 1873.5,-592.5 1873.5,-592.5 1867.5,-592.5 1861.5,-586.5 1861.5,-580.5 1861.5,-580.5 1861.5,-568.5 1861.5,-568.5 1861.5,-562.5 1867.5,-556.5 1873.5,-556.5"/>
<text text-anchor="middle" x="1899" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side -->
<g id="edge29" class="edge"><title>system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1807.94,-687.37C1826.06,-665.106 1857.85,-626.061 1878.66,-600.491"/>
<polygon fill="black" stroke="black" points="1881.4,-602.666 1885,-592.701 1875.97,-598.247 1881.4,-602.666"/>
</g>
<!-- system_cpu4_dcache_port -->
<g id="node42" class="node"><title>system_cpu4_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1646,-687.5C1646,-687.5 1718,-687.5 1718,-687.5 1724,-687.5 1730,-693.5 1730,-699.5 1730,-699.5 1730,-711.5 1730,-711.5 1730,-717.5 1724,-723.5 1718,-723.5 1718,-723.5 1646,-723.5 1646,-723.5 1640,-723.5 1634,-717.5 1634,-711.5 1634,-711.5 1634,-699.5 1634,-699.5 1634,-693.5 1640,-687.5 1646,-687.5"/>
<text text-anchor="middle" x="1682" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu4_dcache_cpu_side -->
<g id="node48" class="node"><title>system_cpu4_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1664.5,-556.5C1664.5,-556.5 1715.5,-556.5 1715.5,-556.5 1721.5,-556.5 1727.5,-562.5 1727.5,-568.5 1727.5,-568.5 1727.5,-580.5 1727.5,-580.5 1727.5,-586.5 1721.5,-592.5 1715.5,-592.5 1715.5,-592.5 1664.5,-592.5 1664.5,-592.5 1658.5,-592.5 1652.5,-586.5 1652.5,-580.5 1652.5,-580.5 1652.5,-568.5 1652.5,-568.5 1652.5,-562.5 1658.5,-556.5 1664.5,-556.5"/>
<text text-anchor="middle" x="1690" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side -->
<g id="edge30" class="edge"><title>system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1683.06,-687.37C1684.4,-665.781 1686.72,-628.412 1688.3,-602.852"/>
<polygon fill="black" stroke="black" points="1691.81,-602.899 1688.93,-592.701 1684.82,-602.465 1691.81,-602.899"/>
</g>
<!-- system_cpu4_icache_mem_side -->
<g id="node43" class="node"><title>system_cpu4_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1966,-556.5C1966,-556.5 2026,-556.5 2026,-556.5 2032,-556.5 2038,-562.5 2038,-568.5 2038,-568.5 2038,-580.5 2038,-580.5 2038,-586.5 2032,-592.5 2026,-592.5 2026,-592.5 1966,-592.5 1966,-592.5 1960,-592.5 1954,-586.5 1954,-580.5 1954,-580.5 1954,-568.5 1954,-568.5 1954,-562.5 1960,-556.5 1966,-556.5"/>
<text text-anchor="middle" x="1996" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge31" class="edge"><title>system_cpu4_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M2025.48,-556.37C2065.89,-532.887 2138.43,-490.736 2182,-465.417"/>
<polygon fill="black" stroke="black" points="2183.95,-468.334 2190.84,-460.283 2180.43,-462.281 2183.95,-468.334"/>
</g>
<!-- system_cpu4_dtb_walker_port -->
<g id="node45" class="node"><title>system_cpu4_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1934,-687.5C1934,-687.5 1964,-687.5 1964,-687.5 1970,-687.5 1976,-693.5 1976,-699.5 1976,-699.5 1976,-711.5 1976,-711.5 1976,-717.5 1970,-723.5 1964,-723.5 1964,-723.5 1934,-723.5 1934,-723.5 1928,-723.5 1922,-717.5 1922,-711.5 1922,-711.5 1922,-699.5 1922,-699.5 1922,-693.5 1928,-687.5 1934,-687.5"/>
<text text-anchor="middle" x="1949" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_dtb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge32" class="edge"><title>system_cpu4_dtb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M1976.1,-687.653C2003.85,-670.287 2043.78,-644.934 2050,-639 2089.17,-601.62 2085.8,-581.144 2121,-540 2143.11,-514.159 2171.01,-487.195 2191.21,-468.534"/>
<polygon fill="black" stroke="black" points="2193.8,-470.901 2198.81,-461.564 2189.07,-465.741 2193.8,-470.901"/>
</g>
<!-- system_cpu4_itb_walker_port -->
<g id="node46" class="node"><title>system_cpu4_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2086,-687.5C2086,-687.5 2116,-687.5 2116,-687.5 2122,-687.5 2128,-693.5 2128,-699.5 2128,-699.5 2128,-711.5 2128,-711.5 2128,-717.5 2122,-723.5 2116,-723.5 2116,-723.5 2086,-723.5 2086,-723.5 2080,-723.5 2074,-717.5 2074,-711.5 2074,-711.5 2074,-699.5 2074,-699.5 2074,-693.5 2080,-687.5 2086,-687.5"/>
<text text-anchor="middle" x="2101" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_itb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge33" class="edge"><title>system_cpu4_itb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M2106.63,-687.34C2116.77,-657.033 2139.37,-592.29 2164,-540 2175.44,-515.715 2190.65,-489.224 2202.01,-470.317"/>
<polygon fill="black" stroke="black" points="2205.05,-472.053 2207.25,-461.688 2199.07,-468.422 2205.05,-472.053"/>
</g>
<!-- system_cpu4_dcache_mem_side -->
<g id="node47" class="node"><title>system_cpu4_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1757,-556.5C1757,-556.5 1817,-556.5 1817,-556.5 1823,-556.5 1829,-562.5 1829,-568.5 1829,-568.5 1829,-580.5 1829,-580.5 1829,-586.5 1823,-592.5 1817,-592.5 1817,-592.5 1757,-592.5 1757,-592.5 1751,-592.5 1745,-586.5 1745,-580.5 1745,-580.5 1745,-568.5 1745,-568.5 1745,-562.5 1751,-556.5 1757,-556.5"/>
<text text-anchor="middle" x="1787" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge34" class="edge"><title>system_cpu4_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M1815.81,-556.349C1826.32,-550.59 1838.46,-544.495 1850,-540 1967.06,-494.42 2113.46,-463.829 2180.87,-451.132"/>
<polygon fill="black" stroke="black" points="2181.81,-454.519 2191,-449.249 2180.53,-447.637 2181.81,-454.519"/>
</g>
<!-- system_cpu5_icache_port -->
<g id="node49" class="node"><title>system_cpu5_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1226.5,-687.5C1226.5,-687.5 1293.5,-687.5 1293.5,-687.5 1299.5,-687.5 1305.5,-693.5 1305.5,-699.5 1305.5,-699.5 1305.5,-711.5 1305.5,-711.5 1305.5,-717.5 1299.5,-723.5 1293.5,-723.5 1293.5,-723.5 1226.5,-723.5 1226.5,-723.5 1220.5,-723.5 1214.5,-717.5 1214.5,-711.5 1214.5,-711.5 1214.5,-699.5 1214.5,-699.5 1214.5,-693.5 1220.5,-687.5 1226.5,-687.5"/>
<text text-anchor="middle" x="1260" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu5_icache_cpu_side -->
<g id="node52" class="node"><title>system_cpu5_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1339.5,-556.5C1339.5,-556.5 1390.5,-556.5 1390.5,-556.5 1396.5,-556.5 1402.5,-562.5 1402.5,-568.5 1402.5,-568.5 1402.5,-580.5 1402.5,-580.5 1402.5,-586.5 1396.5,-592.5 1390.5,-592.5 1390.5,-592.5 1339.5,-592.5 1339.5,-592.5 1333.5,-592.5 1327.5,-586.5 1327.5,-580.5 1327.5,-580.5 1327.5,-568.5 1327.5,-568.5 1327.5,-562.5 1333.5,-556.5 1339.5,-556.5"/>
<text text-anchor="middle" x="1365" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side -->
<g id="edge35" class="edge"><title>system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1273.94,-687.37C1292.06,-665.106 1323.85,-626.061 1344.66,-600.491"/>
<polygon fill="black" stroke="black" points="1347.4,-602.666 1351,-592.701 1341.97,-598.247 1347.4,-602.666"/>
</g>
<!-- system_cpu5_dcache_port -->
<g id="node50" class="node"><title>system_cpu5_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1112,-687.5C1112,-687.5 1184,-687.5 1184,-687.5 1190,-687.5 1196,-693.5 1196,-699.5 1196,-699.5 1196,-711.5 1196,-711.5 1196,-717.5 1190,-723.5 1184,-723.5 1184,-723.5 1112,-723.5 1112,-723.5 1106,-723.5 1100,-717.5 1100,-711.5 1100,-711.5 1100,-699.5 1100,-699.5 1100,-693.5 1106,-687.5 1112,-687.5"/>
<text text-anchor="middle" x="1148" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu5_dcache_cpu_side -->
<g id="node56" class="node"><title>system_cpu5_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1130.5,-556.5C1130.5,-556.5 1181.5,-556.5 1181.5,-556.5 1187.5,-556.5 1193.5,-562.5 1193.5,-568.5 1193.5,-568.5 1193.5,-580.5 1193.5,-580.5 1193.5,-586.5 1187.5,-592.5 1181.5,-592.5 1181.5,-592.5 1130.5,-592.5 1130.5,-592.5 1124.5,-592.5 1118.5,-586.5 1118.5,-580.5 1118.5,-580.5 1118.5,-568.5 1118.5,-568.5 1118.5,-562.5 1124.5,-556.5 1130.5,-556.5"/>
<text text-anchor="middle" x="1156" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side -->
<g id="edge36" class="edge"><title>system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1149.06,-687.37C1150.4,-665.781 1152.72,-628.412 1154.3,-602.852"/>
<polygon fill="black" stroke="black" points="1157.81,-602.899 1154.93,-592.701 1150.82,-602.465 1157.81,-602.899"/>
</g>
<!-- system_cpu5_icache_mem_side -->
<g id="node51" class="node"><title>system_cpu5_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1432,-556.5C1432,-556.5 1492,-556.5 1492,-556.5 1498,-556.5 1504,-562.5 1504,-568.5 1504,-568.5 1504,-580.5 1504,-580.5 1504,-586.5 1498,-592.5 1492,-592.5 1492,-592.5 1432,-592.5 1432,-592.5 1426,-592.5 1420,-586.5 1420,-580.5 1420,-580.5 1420,-568.5 1420,-568.5 1420,-562.5 1426,-556.5 1432,-556.5"/>
<text text-anchor="middle" x="1462" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge37" class="edge"><title>system_cpu5_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M1501.72,-556.433C1516.9,-550.474 1534.53,-544.225 1551,-540 1786.29,-479.643 2078.72,-454.368 2180.79,-446.974"/>
<polygon fill="black" stroke="black" points="2181.17,-450.456 2190.9,-446.255 2180.68,-443.473 2181.17,-450.456"/>
</g>
<!-- system_cpu5_dtb_walker_port -->
<g id="node53" class="node"><title>system_cpu5_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1400,-687.5C1400,-687.5 1430,-687.5 1430,-687.5 1436,-687.5 1442,-693.5 1442,-699.5 1442,-699.5 1442,-711.5 1442,-711.5 1442,-717.5 1436,-723.5 1430,-723.5 1430,-723.5 1400,-723.5 1400,-723.5 1394,-723.5 1388,-717.5 1388,-711.5 1388,-711.5 1388,-699.5 1388,-699.5 1388,-693.5 1394,-687.5 1400,-687.5"/>
<text text-anchor="middle" x="1415" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_dtb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge38" class="edge"><title>system_cpu5_dtb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M1442.17,-687.726C1469.99,-670.424 1509.97,-645.125 1516,-639 1552.42,-602 1534.57,-568.439 1578,-540 1678.7,-474.067 2059.23,-451.6 2180.58,-446.029"/>
<polygon fill="black" stroke="black" points="2181.01,-449.513 2190.84,-445.57 2180.69,-442.52 2181.01,-449.513"/>
</g>
<!-- system_cpu5_itb_walker_port -->
<g id="node54" class="node"><title>system_cpu5_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1552,-687.5C1552,-687.5 1582,-687.5 1582,-687.5 1588,-687.5 1594,-693.5 1594,-699.5 1594,-699.5 1594,-711.5 1594,-711.5 1594,-717.5 1588,-723.5 1582,-723.5 1582,-723.5 1552,-723.5 1552,-723.5 1546,-723.5 1540,-717.5 1540,-711.5 1540,-711.5 1540,-699.5 1540,-699.5 1540,-693.5 1546,-687.5 1552,-687.5"/>
<text text-anchor="middle" x="1567" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_itb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge39" class="edge"><title>system_cpu5_itb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M1569.36,-687.276C1575,-653.197 1592.61,-577.249 1641,-540 1726.35,-474.299 2066.52,-451.906 2180.53,-446.163"/>
<polygon fill="black" stroke="black" points="2181.03,-449.643 2190.85,-445.658 2180.69,-442.651 2181.03,-449.643"/>
</g>
<!-- system_cpu5_dcache_mem_side -->
<g id="node55" class="node"><title>system_cpu5_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1223,-556.5C1223,-556.5 1283,-556.5 1283,-556.5 1289,-556.5 1295,-562.5 1295,-568.5 1295,-568.5 1295,-580.5 1295,-580.5 1295,-586.5 1289,-592.5 1283,-592.5 1283,-592.5 1223,-592.5 1223,-592.5 1217,-592.5 1211,-586.5 1211,-580.5 1211,-580.5 1211,-568.5 1211,-568.5 1211,-562.5 1217,-556.5 1223,-556.5"/>
<text text-anchor="middle" x="1253" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge40" class="edge"><title>system_cpu5_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M1279.61,-556.433C1290.49,-550.248 1303.44,-543.844 1316,-540 1482.16,-489.128 2032.23,-454.991 2180.76,-446.545"/>
<polygon fill="black" stroke="black" points="2180.96,-450.039 2190.75,-445.981 2180.57,-443.05 2180.96,-450.039"/>
</g>
<!-- system_cpu6_icache_port -->
<g id="node57" class="node"><title>system_cpu6_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M692.5,-687.5C692.5,-687.5 759.5,-687.5 759.5,-687.5 765.5,-687.5 771.5,-693.5 771.5,-699.5 771.5,-699.5 771.5,-711.5 771.5,-711.5 771.5,-717.5 765.5,-723.5 759.5,-723.5 759.5,-723.5 692.5,-723.5 692.5,-723.5 686.5,-723.5 680.5,-717.5 680.5,-711.5 680.5,-711.5 680.5,-699.5 680.5,-699.5 680.5,-693.5 686.5,-687.5 692.5,-687.5"/>
<text text-anchor="middle" x="726" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu6_icache_cpu_side -->
<g id="node60" class="node"><title>system_cpu6_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M805.5,-556.5C805.5,-556.5 856.5,-556.5 856.5,-556.5 862.5,-556.5 868.5,-562.5 868.5,-568.5 868.5,-568.5 868.5,-580.5 868.5,-580.5 868.5,-586.5 862.5,-592.5 856.5,-592.5 856.5,-592.5 805.5,-592.5 805.5,-592.5 799.5,-592.5 793.5,-586.5 793.5,-580.5 793.5,-580.5 793.5,-568.5 793.5,-568.5 793.5,-562.5 799.5,-556.5 805.5,-556.5"/>
<text text-anchor="middle" x="831" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side -->
<g id="edge41" class="edge"><title>system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side</title>
<path fill="none" stroke="black" d="M739.943,-687.37C758.065,-665.106 789.845,-626.061 810.658,-600.491"/>
<polygon fill="black" stroke="black" points="813.401,-602.666 816.999,-592.701 807.972,-598.247 813.401,-602.666"/>
</g>
<!-- system_cpu6_dcache_port -->
<g id="node58" class="node"><title>system_cpu6_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M578,-687.5C578,-687.5 650,-687.5 650,-687.5 656,-687.5 662,-693.5 662,-699.5 662,-699.5 662,-711.5 662,-711.5 662,-717.5 656,-723.5 650,-723.5 650,-723.5 578,-723.5 578,-723.5 572,-723.5 566,-717.5 566,-711.5 566,-711.5 566,-699.5 566,-699.5 566,-693.5 572,-687.5 578,-687.5"/>
<text text-anchor="middle" x="614" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu6_dcache_cpu_side -->
<g id="node64" class="node"><title>system_cpu6_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M596.5,-556.5C596.5,-556.5 647.5,-556.5 647.5,-556.5 653.5,-556.5 659.5,-562.5 659.5,-568.5 659.5,-568.5 659.5,-580.5 659.5,-580.5 659.5,-586.5 653.5,-592.5 647.5,-592.5 647.5,-592.5 596.5,-592.5 596.5,-592.5 590.5,-592.5 584.5,-586.5 584.5,-580.5 584.5,-580.5 584.5,-568.5 584.5,-568.5 584.5,-562.5 590.5,-556.5 596.5,-556.5"/>
<text text-anchor="middle" x="622" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side -->
<g id="edge42" class="edge"><title>system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M615.062,-687.37C616.401,-665.781 618.719,-628.412 620.304,-602.852"/>
<polygon fill="black" stroke="black" points="623.807,-602.899 620.933,-592.701 616.821,-602.465 623.807,-602.899"/>
</g>
<!-- system_cpu6_icache_mem_side -->
<g id="node59" class="node"><title>system_cpu6_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M898,-556.5C898,-556.5 958,-556.5 958,-556.5 964,-556.5 970,-562.5 970,-568.5 970,-568.5 970,-580.5 970,-580.5 970,-586.5 964,-592.5 958,-592.5 958,-592.5 898,-592.5 898,-592.5 892,-592.5 886,-586.5 886,-580.5 886,-580.5 886,-568.5 886,-568.5 886,-562.5 892,-556.5 898,-556.5"/>
<text text-anchor="middle" x="928" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge43" class="edge"><title>system_cpu6_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M966.268,-556.402C981.726,-550.213 999.92,-543.814 1017,-540 1247.18,-488.605 2003.84,-453.649 2180.76,-446.053"/>
<polygon fill="black" stroke="black" points="2181.03,-449.545 2190.87,-445.622 2180.73,-442.552 2181.03,-449.545"/>
</g>
<!-- system_cpu6_dtb_walker_port -->
<g id="node61" class="node"><title>system_cpu6_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M866,-687.5C866,-687.5 896,-687.5 896,-687.5 902,-687.5 908,-693.5 908,-699.5 908,-699.5 908,-711.5 908,-711.5 908,-717.5 902,-723.5 896,-723.5 896,-723.5 866,-723.5 866,-723.5 860,-723.5 854,-717.5 854,-711.5 854,-711.5 854,-699.5 854,-699.5 854,-693.5 860,-687.5 866,-687.5"/>
<text text-anchor="middle" x="881" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_dtb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge44" class="edge"><title>system_cpu6_dtb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M908.183,-687.735C936.002,-670.44 975.993,-645.147 982,-639 1018.12,-602.036 998.936,-567.006 1043,-540 1142.17,-479.22 1991.75,-451.079 2180.81,-445.538"/>
<polygon fill="black" stroke="black" points="2180.93,-449.037 2190.82,-445.248 2180.72,-442.04 2180.93,-449.037"/>
</g>
<!-- system_cpu6_itb_walker_port -->
<g id="node62" class="node"><title>system_cpu6_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1018,-687.5C1018,-687.5 1048,-687.5 1048,-687.5 1054,-687.5 1060,-693.5 1060,-699.5 1060,-699.5 1060,-711.5 1060,-711.5 1060,-717.5 1054,-723.5 1048,-723.5 1048,-723.5 1018,-723.5 1018,-723.5 1012,-723.5 1006,-717.5 1006,-711.5 1006,-711.5 1006,-699.5 1006,-699.5 1006,-693.5 1012,-687.5 1018,-687.5"/>
<text text-anchor="middle" x="1033" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_itb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge45" class="edge"><title>system_cpu6_itb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M1035.04,-687.479C1040.15,-653.072 1056.94,-575.509 1107,-540 1196.41,-476.585 1997.23,-450.628 2180.67,-445.487"/>
<polygon fill="black" stroke="black" points="2180.99,-448.979 2190.89,-445.204 2180.8,-441.982 2180.99,-448.979"/>
</g>
<!-- system_cpu6_dcache_mem_side -->
<g id="node63" class="node"><title>system_cpu6_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M689,-556.5C689,-556.5 749,-556.5 749,-556.5 755,-556.5 761,-562.5 761,-568.5 761,-568.5 761,-580.5 761,-580.5 761,-586.5 755,-592.5 749,-592.5 749,-592.5 689,-592.5 689,-592.5 683,-592.5 677,-586.5 677,-580.5 677,-580.5 677,-568.5 677,-568.5 677,-562.5 683,-556.5 689,-556.5"/>
<text text-anchor="middle" x="719" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge46" class="edge"><title>system_cpu6_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M745.227,-556.356C756.155,-550.08 769.253,-543.632 782,-540 1056.29,-461.849 1983.41,-447.136 2180.83,-444.867"/>
<polygon fill="black" stroke="black" points="2181.02,-448.366 2190.98,-444.754 2180.94,-441.366 2181.02,-448.366"/>
</g>
<!-- system_cpu7_icache_port -->
<g id="node65" class="node"><title>system_cpu7_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M158.5,-687.5C158.5,-687.5 225.5,-687.5 225.5,-687.5 231.5,-687.5 237.5,-693.5 237.5,-699.5 237.5,-699.5 237.5,-711.5 237.5,-711.5 237.5,-717.5 231.5,-723.5 225.5,-723.5 225.5,-723.5 158.5,-723.5 158.5,-723.5 152.5,-723.5 146.5,-717.5 146.5,-711.5 146.5,-711.5 146.5,-699.5 146.5,-699.5 146.5,-693.5 152.5,-687.5 158.5,-687.5"/>
<text text-anchor="middle" x="192" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu7_icache_cpu_side -->
<g id="node68" class="node"><title>system_cpu7_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M271.5,-556.5C271.5,-556.5 322.5,-556.5 322.5,-556.5 328.5,-556.5 334.5,-562.5 334.5,-568.5 334.5,-568.5 334.5,-580.5 334.5,-580.5 334.5,-586.5 328.5,-592.5 322.5,-592.5 322.5,-592.5 271.5,-592.5 271.5,-592.5 265.5,-592.5 259.5,-586.5 259.5,-580.5 259.5,-580.5 259.5,-568.5 259.5,-568.5 259.5,-562.5 265.5,-556.5 271.5,-556.5"/>
<text text-anchor="middle" x="297" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side -->
<g id="edge47" class="edge"><title>system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side</title>
<path fill="none" stroke="black" d="M205.943,-687.37C224.065,-665.106 255.845,-626.061 276.658,-600.491"/>
<polygon fill="black" stroke="black" points="279.401,-602.666 282.999,-592.701 273.972,-598.247 279.401,-602.666"/>
</g>
<!-- system_cpu7_dcache_port -->
<g id="node66" class="node"><title>system_cpu7_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44,-687.5C44,-687.5 116,-687.5 116,-687.5 122,-687.5 128,-693.5 128,-699.5 128,-699.5 128,-711.5 128,-711.5 128,-717.5 122,-723.5 116,-723.5 116,-723.5 44,-723.5 44,-723.5 38,-723.5 32,-717.5 32,-711.5 32,-711.5 32,-699.5 32,-699.5 32,-693.5 38,-687.5 44,-687.5"/>
<text text-anchor="middle" x="80" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu7_dcache_cpu_side -->
<g id="node72" class="node"><title>system_cpu7_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M62.5,-556.5C62.5,-556.5 113.5,-556.5 113.5,-556.5 119.5,-556.5 125.5,-562.5 125.5,-568.5 125.5,-568.5 125.5,-580.5 125.5,-580.5 125.5,-586.5 119.5,-592.5 113.5,-592.5 113.5,-592.5 62.5,-592.5 62.5,-592.5 56.5,-592.5 50.5,-586.5 50.5,-580.5 50.5,-580.5 50.5,-568.5 50.5,-568.5 50.5,-562.5 56.5,-556.5 62.5,-556.5"/>
<text text-anchor="middle" x="88" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side -->
<g id="edge48" class="edge"><title>system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M81.0623,-687.37C82.4012,-665.781 84.7186,-628.412 86.3037,-602.852"/>
<polygon fill="black" stroke="black" points="89.8075,-602.899 86.9333,-592.701 82.8209,-602.465 89.8075,-602.899"/>
</g>
<!-- system_cpu7_icache_mem_side -->
<g id="node67" class="node"><title>system_cpu7_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M364,-556.5C364,-556.5 424,-556.5 424,-556.5 430,-556.5 436,-562.5 436,-568.5 436,-568.5 436,-580.5 436,-580.5 436,-586.5 430,-592.5 424,-592.5 424,-592.5 364,-592.5 364,-592.5 358,-592.5 352,-586.5 352,-580.5 352,-580.5 352,-568.5 352,-568.5 352,-562.5 358,-556.5 364,-556.5"/>
<text text-anchor="middle" x="394" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge49" class="edge"><title>system_cpu7_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M431.785,-556.363C447.329,-550.089 465.714,-543.639 483,-540 823.727,-468.269 1960.74,-448.249 2180.9,-445.007"/>
<polygon fill="black" stroke="black" points="2181.03,-448.506 2190.98,-444.861 2180.93,-441.507 2181.03,-448.506"/>
</g>
<!-- system_cpu7_dtb_walker_port -->
<g id="node69" class="node"><title>system_cpu7_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M332,-687.5C332,-687.5 362,-687.5 362,-687.5 368,-687.5 374,-693.5 374,-699.5 374,-699.5 374,-711.5 374,-711.5 374,-717.5 368,-723.5 362,-723.5 362,-723.5 332,-723.5 332,-723.5 326,-723.5 320,-717.5 320,-711.5 320,-711.5 320,-699.5 320,-699.5 320,-693.5 326,-687.5 332,-687.5"/>
<text text-anchor="middle" x="347" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_dtb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge50" class="edge"><title>system_cpu7_dtb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M374.183,-687.735C402.002,-670.44 441.993,-645.147 448,-639 484.12,-602.036 464.598,-566.447 509,-540 657.273,-451.684 1943.72,-445.012 2180.6,-444.533"/>
<polygon fill="black" stroke="black" points="2180.77,-448.033 2190.77,-444.515 2180.76,-441.033 2180.77,-448.033"/>
</g>
<!-- system_cpu7_itb_walker_port -->
<g id="node70" class="node"><title>system_cpu7_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M484,-687.5C484,-687.5 514,-687.5 514,-687.5 520,-687.5 526,-693.5 526,-699.5 526,-699.5 526,-711.5 526,-711.5 526,-717.5 520,-723.5 514,-723.5 514,-723.5 484,-723.5 484,-723.5 478,-723.5 472,-717.5 472,-711.5 472,-711.5 472,-699.5 472,-699.5 472,-693.5 478,-687.5 484,-687.5"/>
<text text-anchor="middle" x="499" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_itb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge51" class="edge"><title>system_cpu7_itb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M500.959,-687.364C505.926,-652.744 522.447,-574.81 573,-540 709.55,-445.972 1947.72,-443.926 2180.4,-444.378"/>
<polygon fill="black" stroke="black" points="2180.7,-447.879 2190.71,-444.402 2180.72,-440.879 2180.7,-447.879"/>
</g>
<!-- system_cpu7_dcache_mem_side -->
<g id="node71" class="node"><title>system_cpu7_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M155,-556.5C155,-556.5 215,-556.5 215,-556.5 221,-556.5 227,-562.5 227,-568.5 227,-568.5 227,-580.5 227,-580.5 227,-586.5 221,-592.5 215,-592.5 215,-592.5 155,-592.5 155,-592.5 149,-592.5 143,-586.5 143,-580.5 143,-580.5 143,-568.5 143,-568.5 143,-562.5 149,-556.5 155,-556.5"/>
<text text-anchor="middle" x="185" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge52" class="edge"><title>system_cpu7_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M210.889,-556.416C221.873,-550.067 235.101,-543.55 248,-540 441.041,-486.869 1925.76,-451.106 2180.78,-445.325"/>
<polygon fill="black" stroke="black" points="2181.08,-448.819 2191,-445.095 2180.92,-441.821 2181.08,-448.819"/>
</g>
</g>
</svg>
