Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: RunMain.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RunMain.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RunMain"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : RunMain
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/VHDLExample/RunningText/Dec1to2.vhd" in Library work.
Architecture behavioral of Entity dec1to2 is up to date.
Compiling vhdl file "D:/VHDLExample/RunningText/Counter2Bit.vhd" in Library work.
Architecture behavioral of Entity counter2bit is up to date.
Compiling vhdl file "D:/VHDLExample/RunningText/Dec2to4.vhd" in Library work.
Architecture behavioral of Entity dec2to4 is up to date.
Compiling vhdl file "D:/VHDLExample/RunningText/Multiplexer4to1.vhd" in Library work.
Architecture behavioral of Entity multiplexer4to1 is up to date.
Compiling vhdl file "D:/VHDLExample/RunningText/Main.vhd" in Library work.
Architecture behavioral of Entity sevsegconv is up to date.
Compiling vhdl file "D:/VHDLExample/RunningText/SR4wPL.vhd" in Library work.
Entity <sr11wpl> compiled.
Entity <sr11wpl> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/VHDLExample/RunningText/ClockDivider.vhd" in Library work.
Architecture clkdiv of Entity clkdiv is up to date.
Compiling vhdl file "D:/VHDLExample/RunningText/StackwPO.vhd" in Library work.
Architecture behavioral of Entity stackwpo is up to date.
Compiling vhdl file "D:/VHDLExample/RunningText/Mux8Bit4to1.vhd" in Library work.
Architecture behavioral of Entity sevsegint is up to date.
Compiling vhdl file "D:/VHDLExample/RunningText/Multiplexer2bit.vhd" in Library work.
Architecture behavioral of Entity multiplexer2bit is up to date.
Compiling vhdl file "D:/VHDLExample/RunningText/RunMain.vhd" in Library work.
Architecture behavioral of Entity runmain is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <RunMain> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clkdiv> in library <work> (architecture <clkdiv>).

Analyzing hierarchy for entity <StackwPO> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SevSegInt> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Multiplexer2bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SR11wPL> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Counter2Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Dec2to4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Multiplexer4to1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SevSegConv> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Dec1to2> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <RunMain> in library <work> (Architecture <behavioral>).
Entity <RunMain> analyzed. Unit <RunMain> generated.

Analyzing Entity <clkdiv> in library <work> (Architecture <clkdiv>).
Entity <clkdiv> analyzed. Unit <clkdiv> generated.

Analyzing Entity <StackwPO> in library <work> (Architecture <behavioral>).
Entity <StackwPO> analyzed. Unit <StackwPO> generated.

Analyzing Entity <SR11wPL> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/VHDLExample/RunningText/SR4wPL.vhd" line 45: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <qs>
Entity <SR11wPL> analyzed. Unit <SR11wPL> generated.

Analyzing Entity <SevSegInt> in library <work> (Architecture <behavioral>).
Entity <SevSegInt> analyzed. Unit <SevSegInt> generated.

Analyzing Entity <Counter2Bit> in library <work> (Architecture <behavioral>).
Entity <Counter2Bit> analyzed. Unit <Counter2Bit> generated.

Analyzing Entity <Dec2to4> in library <work> (Architecture <behavioral>).
Entity <Dec2to4> analyzed. Unit <Dec2to4> generated.

Analyzing Entity <Dec1to2> in library <work> (Architecture <behavioral>).
Entity <Dec1to2> analyzed. Unit <Dec1to2> generated.

Analyzing Entity <Multiplexer4to1> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "D:/VHDLExample/RunningText/Multiplexer4to1.vhd" line 48: Mux is complete : default of case is discarded
Entity <Multiplexer4to1> analyzed. Unit <Multiplexer4to1> generated.

Analyzing Entity <SevSegConv> in library <work> (Architecture <behavioral>).
Entity <SevSegConv> analyzed. Unit <SevSegConv> generated.

Analyzing Entity <Multiplexer2bit> in library <work> (Architecture <behavioral>).
Entity <Multiplexer2bit> analyzed. Unit <Multiplexer2bit> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clkdiv>.
    Related source file is "D:/VHDLExample/RunningText/ClockDivider.vhd".
    Found 24-bit up counter for signal <q>.
    Summary:
	inferred   1 Counter(s).
Unit <clkdiv> synthesized.


Synthesizing Unit <Multiplexer2bit>.
    Related source file is "D:/VHDLExample/RunningText/Multiplexer2bit.vhd".
Unit <Multiplexer2bit> synthesized.


Synthesizing Unit <SR11wPL>.
    Related source file is "D:/VHDLExample/RunningText/SR4wPL.vhd".
    Found 11-bit register for signal <qs>.
    Found 1-bit 4-to-1 multiplexer for signal <qs_0$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <qs_1$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <qs_10$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <qs_2$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <qs_3$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <qs_4$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <qs_5$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <qs_6$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <qs_7$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <qs_8$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <qs_9$mux0000>.
    Found 1-bit register for signal <transite>.
    Found 1-bit 4-to-1 multiplexer for signal <transite$mux0000>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <SR11wPL> synthesized.


Synthesizing Unit <Counter2Bit>.
    Related source file is "D:/VHDLExample/RunningText/Counter2Bit.vhd".
    Found 2-bit up counter for signal <u>.
    Summary:
	inferred   1 Counter(s).
Unit <Counter2Bit> synthesized.


Synthesizing Unit <Multiplexer4to1>.
    Related source file is "D:/VHDLExample/RunningText/Multiplexer4to1.vhd".
    Found 1-bit 4-to-1 multiplexer for signal <output>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Multiplexer4to1> synthesized.


Synthesizing Unit <SevSegConv>.
    Related source file is "D:/VHDLExample/RunningText/Main.vhd".
    Found 16x7-bit ROM for signal <output>.
    Summary:
	inferred   1 ROM(s).
Unit <SevSegConv> synthesized.


Synthesizing Unit <Dec1to2>.
    Related source file is "D:/VHDLExample/RunningText/Dec1to2.vhd".
Unit <Dec1to2> synthesized.


Synthesizing Unit <StackwPO>.
    Related source file is "D:/VHDLExample/RunningText/StackwPO.vhd".
WARNING:Xst:646 - Signal <outsel<43:37>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <outsel<32:26>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <outsel<21:15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <outsel<10:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <StackwPO> synthesized.


Synthesizing Unit <Dec2to4>.
    Related source file is "D:/VHDLExample/RunningText/Dec2to4.vhd".
Unit <Dec2to4> synthesized.


Synthesizing Unit <SevSegInt>.
    Related source file is "D:/VHDLExample/RunningText/Mux8Bit4to1.vhd".
Unit <SevSegInt> synthesized.


Synthesizing Unit <RunMain>.
    Related source file is "D:/VHDLExample/RunningText/RunMain.vhd".
    Found 1-bit xor2 for signal <pseudoselector>.
Unit <RunMain> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 2
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
# Registers                                            : 48
 1-bit register                                        : 48
# Multiplexers                                         : 52
 1-bit 4-to-1 multiplexer                              : 52
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 2
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
# Registers                                            : 48
 Flip-Flops                                            : 48
# Multiplexers                                         : 52
 1-bit 4-to-1 multiplexer                              : 52
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <RunMain> ...

Optimizing unit <SR11wPL> ...

Optimizing unit <SevSegInt> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RunMain, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 74
 Flip-Flops                                            : 74

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : RunMain.ngr
Top Level Output File Name         : RunMain
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 158
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 23
#      LUT2                        : 5
#      LUT3                        : 8
#      LUT3_L                      : 4
#      LUT4                        : 60
#      MUXCY                       : 23
#      MUXF5                       : 8
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 74
#      FD                          : 73
#      FDR                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 7
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       54  out of    960     5%  
 Number of Slice Flip Flops:             74  out of   1920     3%  
 Number of 4 input LUTs:                101  out of   1920     5%  
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of     83    22%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
clk                                | BUFGP                       | 24    |
pseudoclock1(pse/output1:O)        | BUFG(*)(stack/reg0/transite)| 48    |
clksrc/q_15                        | NONE(int/cou/u_1)           | 2     |
-----------------------------------+-----------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.705ns (Maximum Frequency: 212.540MHz)
   Minimum input arrival time before clock: 4.483ns
   Maximum output required time after clock: 8.070ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.705ns (frequency: 212.540MHz)
  Total number of paths / destination ports: 300 / 24
-------------------------------------------------------------------------
Delay:               4.705ns (Levels of Logic = 24)
  Source:            clksrc/q_1 (FF)
  Destination:       clksrc/q_23 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clksrc/q_1 to clksrc/q_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  clksrc/q_1 (clksrc/q_1)
     LUT1:I0->O            1   0.704   0.000  clksrc/Mcount_q_cy<1>_rt (clksrc/Mcount_q_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  clksrc/Mcount_q_cy<1> (clksrc/Mcount_q_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  clksrc/Mcount_q_cy<2> (clksrc/Mcount_q_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  clksrc/Mcount_q_cy<3> (clksrc/Mcount_q_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  clksrc/Mcount_q_cy<4> (clksrc/Mcount_q_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  clksrc/Mcount_q_cy<5> (clksrc/Mcount_q_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  clksrc/Mcount_q_cy<6> (clksrc/Mcount_q_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  clksrc/Mcount_q_cy<7> (clksrc/Mcount_q_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  clksrc/Mcount_q_cy<8> (clksrc/Mcount_q_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  clksrc/Mcount_q_cy<9> (clksrc/Mcount_q_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  clksrc/Mcount_q_cy<10> (clksrc/Mcount_q_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  clksrc/Mcount_q_cy<11> (clksrc/Mcount_q_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  clksrc/Mcount_q_cy<12> (clksrc/Mcount_q_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  clksrc/Mcount_q_cy<13> (clksrc/Mcount_q_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  clksrc/Mcount_q_cy<14> (clksrc/Mcount_q_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  clksrc/Mcount_q_cy<15> (clksrc/Mcount_q_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  clksrc/Mcount_q_cy<16> (clksrc/Mcount_q_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  clksrc/Mcount_q_cy<17> (clksrc/Mcount_q_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  clksrc/Mcount_q_cy<18> (clksrc/Mcount_q_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  clksrc/Mcount_q_cy<19> (clksrc/Mcount_q_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  clksrc/Mcount_q_cy<20> (clksrc/Mcount_q_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  clksrc/Mcount_q_cy<21> (clksrc/Mcount_q_cy<21>)
     MUXCY:CI->O           0   0.059   0.000  clksrc/Mcount_q_cy<22> (clksrc/Mcount_q_cy<22>)
     XORCY:CI->O           1   0.804   0.000  clksrc/Mcount_q_xor<23> (Result<23>)
     FD:D                      0.308          clksrc/q_23
    ----------------------------------------
    Total                      4.705ns (4.110ns logic, 0.595ns route)
                                       (87.4% logic, 12.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pseudoclock1'
  Clock period: 3.021ns (frequency: 331.016MHz)
  Total number of paths / destination ports: 108 / 48
-------------------------------------------------------------------------
Delay:               3.021ns (Levels of Logic = 2)
  Source:            stack/reg0/qs_1 (FF)
  Destination:       stack/reg0/qs_0 (FF)
  Source Clock:      pseudoclock1 rising
  Destination Clock: pseudoclock1 rising

  Data Path: stack/reg0/qs_1 to stack/reg0/qs_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.591   0.610  stack/reg0/qs_1 (stack/reg0/qs_1)
     LUT3_L:I1->LO         1   0.704   0.104  stack/reg0/Mmux_qs_0_mux00002_SW0 (N6)
     LUT4:I3->O            1   0.704   0.000  stack/reg0/Mmux_qs_0_mux00002 (stack/reg0/qs_0_mux0000)
     FD:D                      0.308          stack/reg0/qs_0
    ----------------------------------------
    Total                      3.021ns (2.307ns logic, 0.714ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clksrc/q_15'
  Clock period: 2.682ns (frequency: 372.856MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.682ns (Levels of Logic = 1)
  Source:            int/cou/u_0 (FF)
  Destination:       int/cou/u_1 (FF)
  Source Clock:      clksrc/q_15 rising
  Destination Clock: clksrc/q_15 rising

  Data Path: int/cou/u_0 to int/cou/u_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.591   1.079  int/cou/u_0 (int/cou/u_0)
     LUT2:I1->O            1   0.704   0.000  int/cou/Mcount_u_xor<1>11 (int/Result<1>)
     FD:D                      0.308          int/cou/u_1
    ----------------------------------------
    Total                      2.682ns (1.603ns logic, 1.079ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pseudoclock1'
  Total number of paths / destination ports: 112 / 48
-------------------------------------------------------------------------
Offset:              4.483ns (Levels of Logic = 3)
  Source:            selector<1> (PAD)
  Destination:       stack/reg0/qs_0 (FF)
  Destination Clock: pseudoclock1 rising

  Data Path: selector<1> to stack/reg0/qs_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            57   1.218   1.445  selector_1_IBUF (selector_1_IBUF)
     LUT3_L:I0->LO         1   0.704   0.104  stack/reg3/Mmux_qs_0_mux00002_SW0 (N01)
     LUT4:I3->O            1   0.704   0.000  stack/reg3/Mmux_qs_0_mux00002 (stack/reg3/qs_0_mux0000)
     FD:D                      0.308          stack/reg3/qs_0
    ----------------------------------------
    Total                      4.483ns (2.934ns logic, 1.549ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clksrc/q_15'
  Total number of paths / destination ports: 92 / 11
-------------------------------------------------------------------------
Offset:              8.070ns (Levels of Logic = 4)
  Source:            int/cou/u_0 (FF)
  Destination:       interface<6> (PAD)
  Source Clock:      clksrc/q_15 rising

  Data Path: int/cou/u_0 to interface<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.591   1.175  int/cou/u_0 (int/cou/u_0)
     LUT3:I0->O            1   0.704   0.000  int/mux1/Mmux_output_3 (int/mux1/Mmux_output_3)
     MUXF5:I1->O           7   0.321   0.883  int/mux1/Mmux_output_2_f5 (int/u<1>)
     LUT4:I0->O            1   0.704   0.420  int/conv/Mrom_output41 (interface_4_OBUF)
     OBUF:I->O                 3.272          interface_4_OBUF (interface<4>)
    ----------------------------------------
    Total                      8.070ns (5.592ns logic, 2.478ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pseudoclock1'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              7.505ns (Levels of Logic = 4)
  Source:            stack/reg2/qs_0 (FF)
  Destination:       interface<6> (PAD)
  Source Clock:      pseudoclock1 rising

  Data Path: stack/reg2/qs_0 to interface<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.591   0.610  stack/reg2/qs_0 (stack/reg2/qs_0)
     LUT3:I1->O            1   0.704   0.000  int/mux2/Mmux_output_4 (int/mux2/Mmux_output_4)
     MUXF5:I0->O           7   0.321   0.883  int/mux2/Mmux_output_2_f5 (int/u<2>)
     LUT4:I0->O            1   0.704   0.420  int/conv/Mrom_output61 (interface_6_OBUF)
     OBUF:I->O                 3.272          interface_6_OBUF (interface<6>)
    ----------------------------------------
    Total                      7.505ns (5.592ns logic, 1.913ns route)
                                       (74.5% logic, 25.5% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.03 secs
 
--> 

Total memory usage is 257180 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    2 (   0 filtered)

