array model_version[4] : w32 -> w8 = symbolic
array stdin[10] : w32 -> w8 = symbolic
array stdin-stat[144] : w32 -> w8 = symbolic
array sym_int[4] : w32 -> w8 = symbolic
(query [(Eq false
             (Eq 0
                 (And w64 (ReadLSB w64 8 stdin-stat)
                          2147483647)))
         (Eq 0
             (And w64 (ReadLSB w64 56 stdin-stat)
                      18446744073709486080))
         (Eq 1
             (ReadLSB w32 0 model_version))
         (Eq 113
             (Extract w8 0 (ZExt w32 (Read w8 0 stdin))))
         (Eq false
             (Sle 0
                  N0:(Extract w32 0 (SExt w64 (ReadLSB w32 0 sym_int)))))
         (Eq false
             (Ult (Add w64 33104744
                           N1:(Mul w64 76 (SExt w64 N0)))
                  349))
         (Eq false
             (Ult (Add w64 32813896 N1) 781))
         (Eq false
             (Ult (Add w64 32713544 N1) 765))
         (Eq false
             (Ult (Add w64 32480872 N1) 228))
         (Eq false
             (Ult (Add w64 32480152 N1) 237))
         (Eq false
             (Ult (Add w64 30798808 N1) 141))
         (Eq false
             (Ult (Add w64 25589320 N1) 1513))
         (Eq false
             (Ult (Add w64 17410920 N1) 259))
         (Eq false
             (Ult (Add w64 17410344 N1) 261))
         (Eq false
             (Ult (Add w64 17199400 N1) 397))
         (Eq false
             (Ult (Add w64 15108680 N1) 78))
         (Eq false
             (Ult (Add w64 11752776 N1) 113))
         (Eq false
             (Ult (Add w64 10761864 N1) 205))
         (Eq false
             (Ult (Add w64 10706248 N1) 765))
         (Eq false
             (Ult (Add w64 10704712 N1) 765))
         (Eq false
             (Ult (Add w64 8660856 N1) 130))
         (Eq false
             (Ult (Add w64 8657288 N1) 80))
         (Eq false
             (Ult (Add w64 8651144 N1) 87))
         (Eq false
             (Ult (Add w64 8650568 N1) 85))
         (Eq false
             (Ult (Add w64 8519944 N1) 164))
         (Eq false
             (Ult (Add w64 8240200 N1) 961))
         (Eq false
             (Ult (Add w64 8192072 N1) 255901))
         (Eq false
             (Ult (Add w64 4255016 N1) 9))
         (Eq false
             (Ult (Add w64 4254792 N1) 9))
         (Eq false
             (Ult (Add w64 4254712 N1) 6))
         (Eq false
             (Ult (Add w64 4254632 N1) 6))
         (Eq false
             (Ult (Add w64 4254488 N1) 10))
         (Eq false
             (Ult (Add w64 4254408 N1) 6))
         (Eq false
             (Ult (Add w64 4254328 N1) 9))
         (Eq false
             (Ult (Add w64 4254184 N1) 13))
         (Eq false
             (Ult (Add w64 4254104 N1) 11))
         (Eq false
             (Ult (Add w64 4240680 N1) 75))
         (Eq false
             (Ult (Add w64 343368 N1) 15))
         (Eq false
             (Ult (Add w64 342856 N1) 28))
         (Eq false
             (Ult (Add w64 342760 N1) 19))
         (Eq false
             (Ult (Add w64 342696 N1) 28))
         (Eq false
             (Ult (Add w64 342632 N1) 29))
         (Eq false
             (Ult (Add w64 342312 N1) 17))
         (Eq false
             (Ult (Add w64 251184 N1) 5))
         (Eq false
             (Ult (Add w64 248520 N1) 5))
         (Eq false
             (Ult (Add w64 248368 N1) 5))
         (Eq false
             (Ult (Add w64 248296 N1) 5))
         (Eq false
             (Ult (Add w64 248216 N1) 4))
         (Eq false
             (Ult (Add w64 248064 N1) 5))
         (Eq false
             (Ult (Add w64 247456 N1) 5))
         (Eq false
             (Ult (Add w64 221640 N1) 58))
         (Eq false
             (Ult (Add w64 221512 N1) 56))
         (Eq false
             (Ult (Add w64 221320 N1) 52))
         (Eq false
             (Ult (Add w64 177464 N1) 36))
         (Eq false
             (Ult (Add w64 172104 N1) 52))
         (Eq false
             (Ult (Add w64 171912 N1) 59))
         (Eq false
             (Ult (Add w64 171848 N1) 59))
         (Eq false
             (Ult (Add w64 171784 N1) 59))
         (Eq false
             (Ult (Add w64 171720 N1) 61))
         (Eq false
             (Ult (Add w64 170696 N1) 57))
         (Eq false
             (Ult (Add w64 169416 N1) 47))
         (Eq false
             (Ult (Add w64 169288 N1) 51))
         (Eq false
             (Ult (Add w64 169224 N1) 53))
         (Eq false
             (Ult (Add w64 169032 N1) 48))
         (Eq false
             (Ult (Add w64 168968 N1) 51))
         (Eq false
             (Ult (Add w64 168904 N1) 54))
         (Eq false
             (Ult (Add w64 168840 N1) 57))
         (Eq false
             (Ult (Add w64 147528 N1) 72))
         (Eq false
             (Ult (Add w64 146888 N1) 62))
         (Eq false
             (Ult (Add w64 83096 N1) 62))
         (Eq false
             (Ult (Add w64 75176 N1) 21))
         (Eq false
             (Ult (Add w64 74568 N1) 19))
         (Eq false
             (Ult (Add w64 74184 N1) 14))
         (Eq false
             (Ult (Add w64 65080 N1) 43))
         (Eq false
             (Ult (Add w64 64696 N1) 41))
         (Eq false
             (Ult (Add w64 64072 N1) 45))
         (Eq false
             (Ult (Add w64 63400 N1) 38))
         (Eq false
             (Ult (Add w64 62776 N1) 35))
         (Eq false
             (Ult (Add w64 60760 N1) 38))
         (Eq false
             (Ult (Add w64 60376 N1) 40))
         (Eq false
             (Ult (Add w64 59992 N1) 42))
         (Eq false
             (Ult (Add w64 59608 N1) 40))
         (Eq false
             (Ult (Add w64 58072 N1) 45))
         (Eq false
             (Ult (Add w64 56616 N1) 74))
         (Eq false
             (Ult (Add w64 56136 N1) 69))
         (Eq false
             (Ult (Add w64 55896 N1) 62))
         (Eq false
             (Ult (Add w64 50616 N1) 64))
         (Eq false
             (Ult (Add w64 50376 N1) 67))
         (Eq false
             (Ult (Add w64 50216 N1) 65))
         (Eq false
             (Ult (Add w64 49896 N1) 69))
         (Eq false
             (Ult (Add w64 49736 N1) 67))
         (Eq false
             (Ult (Add w64 43576 N1) 66))
         (Eq false
             (Ult (Add w64 40968 N1) 25))
         (Eq false
             (Ult (Add w64 40520 N1) 15))
         (Ult (Add w64 38696 N1) 14)]
        false)
