#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\Tools\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Tools\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Tools\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Tools\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Tools\iverilog\lib\ivl\va_math.vpi";
S_000002628195b1c0 .scope module, "gpu_top_pipelined_tb" "gpu_top_pipelined_tb" 2 11;
 .timescale -9 -12;
v00000262819b7360_0 .var "activation_in", 7 0;
v00000262819b6c80_0 .var "clk", 0 0;
v00000262819b72c0_0 .var/i "cycles_to_first_result", 31 0;
v00000262819b59c0_0 .var "dq_offset", 3 0;
v00000262819b6640_0 .var "dq_scale", 3 0;
v00000262819b5c40_0 .var "mem_write_en", 0 0;
v00000262819b6820_0 .var "mem_write_idx", 3 0;
v00000262819b6960_0 .var "mem_write_val", 7 0;
v00000262819b5b00_0 .var "mode", 1 0;
v00000262819b54c0_0 .var/i "op", 31 0;
v00000262819b5560_0 .net "pipe_active", 4 0, L_00000262819b9230;  1 drivers
v00000262819b6aa0_0 .net "result_out", 63 0, v00000262819b5880_0;  1 drivers
v00000262819b6b40_0 .var/i "results_count", 31 0;
v00000262819b6320_0 .var "rst", 0 0;
v00000262819b5600_0 .var/i "total_cycles", 31 0;
v00000262819b56a0_0 .var "valid_in", 0 0;
v00000262819b57e0_0 .net "valid_out", 0 0, v00000262819b6460_0;  1 drivers
v00000262819b5920_0 .var "weight_addr", 3 0;
v00000262819b5e20_0 .var/i "zero_skip_count", 31 0;
v00000262819b5ce0_0 .net "zero_skipped", 0 0, v00000262819b6000_0;  1 drivers
E_0000026281955480 .event anyedge, v00000262819b6460_0;
S_000002628195cfe0 .scope task, "load_weight" "load_weight" 2 143, 2 143 0, S_000002628195b1c0;
 .timescale -9 -12;
v0000026281922290_0 .var "idx", 3 0;
v0000026281921930_0 .var "val", 7 0;
E_0000026281955d00 .event posedge, v0000026281921cf0_0;
TD_gpu_top_pipelined_tb.load_weight ;
    %wait E_0000026281955d00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262819b5c40_0, 0;
    %load/vec4 v0000026281922290_0;
    %assign/vec4 v00000262819b6820_0, 0;
    %load/vec4 v0000026281921930_0;
    %assign/vec4 v00000262819b6960_0, 0;
    %wait E_0000026281955d00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262819b5c40_0, 0;
    %end;
S_000002628195c4a0 .scope module, "uut" "gpu_top_pipelined" 2 26, 3 14 0, S_000002628195b1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /INPUT 4 "dq_scale";
    .port_info 4 /INPUT 4 "dq_offset";
    .port_info 5 /INPUT 1 "mem_write_en";
    .port_info 6 /INPUT 8 "mem_write_val";
    .port_info 7 /INPUT 4 "mem_write_idx";
    .port_info 8 /INPUT 1 "valid_in";
    .port_info 9 /INPUT 4 "weight_addr";
    .port_info 10 /INPUT 8 "activation_in";
    .port_info 11 /OUTPUT 64 "result_out";
    .port_info 12 /OUTPUT 1 "valid_out";
    .port_info 13 /OUTPUT 1 "zero_skipped";
    .port_info 14 /OUTPUT 5 "pipe_active";
L_0000026281946770 .functor BUFZ 8, L_00000262819b5ba0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000026281945970 .functor OR 1, L_00000262819b8e70, L_00000262819b86f0, C4<0>, C4<0>;
v0000026281921c50_0 .net *"_ivl_0", 7 0, L_00000262819b5ba0;  1 drivers
v0000026281921e30_0 .net *"_ivl_10", 7 0, L_00000262819b61e0;  1 drivers
L_00000262819e00d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000026281921430_0 .net *"_ivl_13", 3 0, L_00000262819e00d0;  1 drivers
v0000026281921ed0_0 .net *"_ivl_14", 7 0, L_00000262819b7610;  1 drivers
L_00000262819e0118 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000262819219d0_0 .net *"_ivl_17", 3 0, L_00000262819e0118;  1 drivers
v0000026281921bb0_0 .net *"_ivl_19", 7 0, L_00000262819b8290;  1 drivers
v00000262819221f0_0 .net *"_ivl_2", 5 0, L_00000262819b5d80;  1 drivers
L_00000262819e0160 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000026281921610_0 .net/2u *"_ivl_20", 3 0, L_00000262819e0160;  1 drivers
v0000026281921a70_0 .net *"_ivl_22", 7 0, L_00000262819b8ab0;  1 drivers
L_00000262819e01a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000026281921890_0 .net/2u *"_ivl_26", 7 0, L_00000262819e01a8;  1 drivers
v0000026281922010_0 .net *"_ivl_28", 0 0, L_00000262819b8e70;  1 drivers
L_00000262819e01f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000026281921b10_0 .net/2u *"_ivl_30", 7 0, L_00000262819e01f0;  1 drivers
v00000262819217f0_0 .net *"_ivl_32", 0 0, L_00000262819b86f0;  1 drivers
L_00000262819e0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026281921750_0 .net *"_ivl_5", 1 0, L_00000262819e0088;  1 drivers
v00000262819214d0_0 .net "activation_in", 7 0, v00000262819b7360_0;  1 drivers
v0000026281921cf0_0 .net "clk", 0 0, v00000262819b6c80_0;  1 drivers
v00000262819220b0_0 .net "dequant_result", 7 0, L_00000262819b8510;  1 drivers
v0000026281922330_0 .net "dq_offset", 3 0, v00000262819b59c0_0;  1 drivers
v0000026281921d90_0 .net "dq_scale", 3 0, v00000262819b6640_0;  1 drivers
v0000026281921570_0 .net "fetched_weight", 7 0, L_0000026281946770;  1 drivers
v0000026281922150_0 .var/i "i", 31 0;
v00000262819216b0_0 .net "int4_val", 3 0, L_00000262819b6140;  1 drivers
v00000262819b6280_0 .net "mem_write_en", 0 0, v00000262819b5c40_0;  1 drivers
v00000262819b6be0_0 .net "mem_write_idx", 3 0, v00000262819b6820_0;  1 drivers
v00000262819b5f60_0 .net "mem_write_val", 7 0, v00000262819b6960_0;  1 drivers
v00000262819b68c0_0 .net "mode", 1 0, v00000262819b5b00_0;  1 drivers
v00000262819b6d20_0 .net "pipe_active", 4 0, L_00000262819b9230;  alias, 1 drivers
v00000262819b5880_0 .var "result_out", 63 0;
v00000262819b7220_0 .net "rst", 0 0, v00000262819b6320_0;  1 drivers
v00000262819b5ec0_0 .var "s1_activation", 7 0;
v00000262819b63c0_0 .var "s1_valid", 0 0;
v00000262819b6f00_0 .var "s1_weight_addr", 3 0;
v00000262819b7180_0 .var "s2_activation", 7 0;
v00000262819b6dc0_0 .var "s2_mem_data", 7 0;
v00000262819b6a00_0 .var "s2_valid", 0 0;
v00000262819b70e0_0 .var "s3_activation", 7 0;
v00000262819b6fa0_0 .var "s3_dequant_weight", 7 0;
v00000262819b6500_0 .net "s3_is_zero", 0 0, L_0000026281945970;  1 drivers
v00000262819b60a0_0 .var "s3_valid", 0 0;
v00000262819b6780_0 .var "s4_alu_a", 15 0;
v00000262819b65a0_0 .var "s4_alu_b", 15 0;
v00000262819b5740_0 .var "s4_valid", 0 0;
v00000262819b66e0_0 .var "s4_zero_skip", 0 0;
v00000262819b6e60_0 .net "valid_in", 0 0, v00000262819b56a0_0;  1 drivers
v00000262819b6460_0 .var "valid_out", 0 0;
v00000262819b7040_0 .net "weight_addr", 3 0, v00000262819b5920_0;  1 drivers
v00000262819b5a60 .array "weight_mem", 15 0, 7 0;
v00000262819b6000_0 .var "zero_skipped", 0 0;
L_00000262819b5ba0 .array/port v00000262819b5a60, L_00000262819b5d80;
L_00000262819b5d80 .concat [ 4 2 0 0], v00000262819b6f00_0, L_00000262819e0088;
L_00000262819b6140 .part L_0000026281946770, 0, 4;
L_00000262819b61e0 .concat [ 4 4 0 0], L_00000262819b6140, L_00000262819e00d0;
L_00000262819b7610 .concat [ 4 4 0 0], v00000262819b6640_0, L_00000262819e0118;
L_00000262819b8290 .arith/mult 8, L_00000262819b61e0, L_00000262819b7610;
L_00000262819b8ab0 .concat [ 4 4 0 0], v00000262819b59c0_0, L_00000262819e0160;
L_00000262819b8510 .arith/sum 8, L_00000262819b8290, L_00000262819b8ab0;
L_00000262819b8e70 .cmp/eq 8, v00000262819b6fa0_0, L_00000262819e01a8;
L_00000262819b86f0 .cmp/eq 8, v00000262819b70e0_0, L_00000262819e01f0;
LS_00000262819b9230_0_0 .concat [ 1 1 1 1], v00000262819b56a0_0, v00000262819b63c0_0, v00000262819b6a00_0, v00000262819b60a0_0;
LS_00000262819b9230_0_4 .concat [ 1 0 0 0], v00000262819b5740_0;
L_00000262819b9230 .concat [ 4 1 0 0], LS_00000262819b9230_0_0, LS_00000262819b9230_0_4;
    .scope S_000002628195c4a0;
T_1 ;
    %wait E_0000026281955d00;
    %load/vec4 v00000262819b7220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026281922150_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000026281922150_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000026281922150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262819b5a60, 0, 4;
    %load/vec4 v0000026281922150_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026281922150_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000262819b6280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v00000262819b5f60_0;
    %load/vec4 v00000262819b6be0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262819b5a60, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002628195c4a0;
T_2 ;
    %wait E_0000026281955d00;
    %load/vec4 v00000262819b7220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262819b63c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000262819b5ec0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000262819b6f00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000262819b6e60_0;
    %assign/vec4 v00000262819b63c0_0, 0;
    %load/vec4 v00000262819214d0_0;
    %assign/vec4 v00000262819b5ec0_0, 0;
    %load/vec4 v00000262819b7040_0;
    %assign/vec4 v00000262819b6f00_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002628195c4a0;
T_3 ;
    %wait E_0000026281955d00;
    %load/vec4 v00000262819b7220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262819b6a00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000262819b7180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000262819b6dc0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000262819b63c0_0;
    %assign/vec4 v00000262819b6a00_0, 0;
    %load/vec4 v00000262819b5ec0_0;
    %assign/vec4 v00000262819b7180_0, 0;
    %load/vec4 v00000262819220b0_0;
    %assign/vec4 v00000262819b6dc0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002628195c4a0;
T_4 ;
    %wait E_0000026281955d00;
    %load/vec4 v00000262819b7220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262819b60a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000262819b70e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000262819b6fa0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000262819b6a00_0;
    %assign/vec4 v00000262819b60a0_0, 0;
    %load/vec4 v00000262819b7180_0;
    %assign/vec4 v00000262819b70e0_0, 0;
    %load/vec4 v00000262819b6dc0_0;
    %assign/vec4 v00000262819b6fa0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002628195c4a0;
T_5 ;
    %wait E_0000026281955d00;
    %load/vec4 v00000262819b7220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262819b5740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262819b66e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000262819b6780_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000262819b65a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000262819b60a0_0;
    %assign/vec4 v00000262819b5740_0, 0;
    %load/vec4 v00000262819b6500_0;
    %assign/vec4 v00000262819b66e0_0, 0;
    %load/vec4 v00000262819b6500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000262819b6780_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000262819b65a0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v00000262819b6fa0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000262819b6780_0, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v00000262819b70e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000262819b65a0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002628195c4a0;
T_6 ;
    %wait E_0000026281955d00;
    %load/vec4 v00000262819b7220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000262819b5880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262819b6460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262819b6000_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000262819b5740_0;
    %assign/vec4 v00000262819b6460_0, 0;
    %load/vec4 v00000262819b66e0_0;
    %assign/vec4 v00000262819b6000_0, 0;
    %load/vec4 v00000262819b5740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000262819b66e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000262819b5880_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v00000262819b68c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v00000262819b5880_0, 0;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v00000262819b6780_0;
    %parti/s 4, 12, 5;
    %load/vec4 v00000262819b65a0_0;
    %parti/s 4, 12, 5;
    %mul;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %load/vec4 v00000262819b6780_0;
    %parti/s 4, 8, 5;
    %load/vec4 v00000262819b65a0_0;
    %parti/s 4, 8, 5;
    %mul;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %load/vec4 v00000262819b6780_0;
    %parti/s 4, 4, 4;
    %load/vec4 v00000262819b65a0_0;
    %parti/s 4, 4, 4;
    %mul;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %load/vec4 v00000262819b6780_0;
    %parti/s 4, 0, 2;
    %load/vec4 v00000262819b65a0_0;
    %parti/s 4, 0, 2;
    %mul;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %assign/vec4 v00000262819b5880_0, 0;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000262819b6780_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000262819b65a0_0;
    %parti/s 8, 8, 5;
    %mul;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000262819b6780_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000262819b65a0_0;
    %parti/s 8, 0, 2;
    %mul;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %assign/vec4 v00000262819b5880_0, 0;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000262819b6780_0;
    %load/vec4 v00000262819b65a0_0;
    %mul;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %assign/vec4 v00000262819b5880_0, 0;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002628195b1c0;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v00000262819b6c80_0;
    %inv;
    %store/vec4 v00000262819b6c80_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000002628195b1c0;
T_8 ;
    %vpi_call 2 47 "$display", "=== GPU Top Pipelined Testbench ===" {0 0 0};
    %vpi_call 2 48 "$display", "Testing 5-stage pipeline throughput" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262819b6c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262819b6320_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000262819b5b00_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000262819b6640_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000262819b59c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262819b5c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262819b56a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000262819b5920_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000262819b7360_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262819b6b40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262819b72c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262819b5e20_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262819b6320_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 64 "$display", "\012[1] Loading 16 weights..." {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026281922290_0, 0, 4;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000026281921930_0, 0, 8;
    %fork TD_gpu_top_pipelined_tb.load_weight, S_000002628195cfe0;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000026281922290_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026281921930_0, 0, 8;
    %fork TD_gpu_top_pipelined_tb.load_weight, S_000002628195cfe0;
    %join;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026281922290_0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000026281921930_0, 0, 8;
    %fork TD_gpu_top_pipelined_tb.load_weight, S_000002628195cfe0;
    %join;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000026281922290_0, 0, 4;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000026281921930_0, 0, 8;
    %fork TD_gpu_top_pipelined_tb.load_weight, S_000002628195cfe0;
    %join;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000026281922290_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026281921930_0, 0, 8;
    %fork TD_gpu_top_pipelined_tb.load_weight, S_000002628195cfe0;
    %join;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000026281922290_0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000026281921930_0, 0, 8;
    %fork TD_gpu_top_pipelined_tb.load_weight, S_000002628195cfe0;
    %join;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000026281922290_0, 0, 4;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000026281921930_0, 0, 8;
    %fork TD_gpu_top_pipelined_tb.load_weight, S_000002628195cfe0;
    %join;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000026281922290_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026281921930_0, 0, 8;
    %fork TD_gpu_top_pipelined_tb.load_weight, S_000002628195cfe0;
    %join;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000026281922290_0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000026281921930_0, 0, 8;
    %fork TD_gpu_top_pipelined_tb.load_weight, S_000002628195cfe0;
    %join;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000026281922290_0, 0, 4;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0000026281921930_0, 0, 8;
    %fork TD_gpu_top_pipelined_tb.load_weight, S_000002628195cfe0;
    %join;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000026281922290_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026281921930_0, 0, 8;
    %fork TD_gpu_top_pipelined_tb.load_weight, S_000002628195cfe0;
    %join;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000026281922290_0, 0, 4;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0000026281921930_0, 0, 8;
    %fork TD_gpu_top_pipelined_tb.load_weight, S_000002628195cfe0;
    %join;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000026281922290_0, 0, 4;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000026281921930_0, 0, 8;
    %fork TD_gpu_top_pipelined_tb.load_weight, S_000002628195cfe0;
    %join;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000026281922290_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026281921930_0, 0, 8;
    %fork TD_gpu_top_pipelined_tb.load_weight, S_000002628195cfe0;
    %join;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000026281922290_0, 0, 4;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0000026281921930_0, 0, 8;
    %fork TD_gpu_top_pipelined_tb.load_weight, S_000002628195cfe0;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000026281922290_0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000026281921930_0, 0, 8;
    %fork TD_gpu_top_pipelined_tb.load_weight, S_000002628195cfe0;
    %join;
    %delay 20000, 0;
    %vpi_call 2 85 "$display", "\012[2] Streaming 16 multiply operations..." {0 0 0};
    %vpi_call 2 86 "$display", "    Expected: 1 result/cycle after 4-cycle fill latency" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262819b5600_0, 0, 32;
    %fork t_1, S_000002628195b1c0;
    %fork t_2, S_000002628195b1c0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262819b54c0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000262819b54c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.1, 5;
    %wait E_0000026281955d00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000262819b56a0_0, 0;
    %load/vec4 v00000262819b54c0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v00000262819b5920_0, 0;
    %pushi/vec4 10, 0, 8;
    %load/vec4 v00000262819b54c0_0;
    %parti/s 8, 0, 2;
    %add;
    %assign/vec4 v00000262819b7360_0, 0;
    %load/vec4 v00000262819b5600_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262819b5600_0, 0, 32;
    %load/vec4 v00000262819b54c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262819b54c0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %wait E_0000026281955d00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000262819b56a0_0, 0;
    %end;
t_2 ;
T_8.2 ;
    %load/vec4 v00000262819b57e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.3, 6;
    %wait E_0000026281955480;
    %jmp T_8.2;
T_8.3 ;
    %load/vec4 v00000262819b5600_0;
    %store/vec4 v00000262819b72c0_0, 0, 32;
    %vpi_call 2 109 "$display", "    \342\234\223 First result at cycle %0d (pipeline fill latency)", v00000262819b72c0_0 {0 0 0};
T_8.4 ;
    %load/vec4 v00000262819b6b40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.5, 5;
    %wait E_0000026281955d00;
    %load/vec4 v00000262819b57e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v00000262819b6b40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262819b6b40_0, 0, 32;
    %load/vec4 v00000262819b5ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v00000262819b5e20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262819b5e20_0, 0, 32;
T_8.8 ;
    %vpi_call 2 117 "$display", "    Result %02d: %h | zero_skip=%b | pipe=%b", v00000262819b6b40_0, &PV<v00000262819b6aa0_0, 0, 32>, v00000262819b5ce0_0, v00000262819b5560_0 {0 0 0};
T_8.6 ;
    %jmp T_8.4;
T_8.5 ;
    %end;
    .scope S_000002628195b1c0;
t_0 ;
    %pushi/vec4 10, 0, 32;
T_8.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.11, 5;
    %jmp/1 T_8.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000026281955d00;
    %jmp T_8.10;
T_8.11 ;
    %pop/vec4 1;
    %vpi_call 2 128 "$display", "\012=== Pipeline Performance Report ===" {0 0 0};
    %vpi_call 2 129 "$display", "  Total operations:        16" {0 0 0};
    %vpi_call 2 130 "$display", "  Results received:        %0d", v00000262819b6b40_0 {0 0 0};
    %vpi_call 2 131 "$display", "  Fill latency:            %0d cycles", v00000262819b72c0_0 {0 0 0};
    %vpi_call 2 132 "$display", "  Total cycles:            %0d", v00000262819b5600_0 {0 0 0};
    %load/vec4 v00000262819b5600_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4066; load=1.00000
    %mul/wr;
    %load/vec4 v00000262819b6b40_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 133 "$display", "  Throughput:              1 result / %0.1f cycles", W<0,r> {0 1 0};
    %vpi_call 2 134 "$display", "  Zero-skip count:         %0d / 16", v00000262819b5e20_0 {0 0 0};
    %load/vec4 v00000262819b5e20_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %pushi/vec4 16, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 135 "$display", "  Zero-skip rate:          %0.1f%%", W<0,r> {0 1 0};
    %vpi_call 2 136 "$display", "\012  Original FSM:            1 result / 5 cycles" {0 0 0};
    %vpi_call 2 137 "$display", "  Pipelined:               1 result / ~1 cycle" {0 0 0};
    %vpi_call 2 138 "$display", "  Speedup:                 ~5x throughput improvement" {0 0 0};
    %vpi_call 2 139 "$display", "\012=== Test PASSED ===" {0 0 0};
    %vpi_call 2 140 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/primitives/gpu_top_pipelined_tb.v";
    "rtl/primitives/gpu_top_pipelined.v";
