{
  "module_name": "serdes.h",
  "hash_id": "463252da3a607752104dcafad8c5b99671509b866b2b357d8f5e2f9f091ef03c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/dsa/mv88e6xxx/serdes.h",
  "human_readable_source": " \n \n\n#ifndef _MV88E6XXX_SERDES_H\n#define _MV88E6XXX_SERDES_H\n\n#include \"chip.h\"\n\nstruct phylink_link_state;\n\n#define MV88E6352_ADDR_SERDES\t\t0x0f\n#define MV88E6352_SERDES_PAGE_FIBER\t0x01\n#define MV88E6352_SERDES_IRQ\t\t0x0b\n#define MV88E6352_SERDES_INT_ENABLE\t0x12\n#define MV88E6352_SERDES_INT_SPEED_CHANGE\tBIT(14)\n#define MV88E6352_SERDES_INT_DUPLEX_CHANGE\tBIT(13)\n#define MV88E6352_SERDES_INT_PAGE_RX\t\tBIT(12)\n#define MV88E6352_SERDES_INT_AN_COMPLETE\tBIT(11)\n#define MV88E6352_SERDES_INT_LINK_CHANGE\tBIT(10)\n#define MV88E6352_SERDES_INT_SYMBOL_ERROR\tBIT(9)\n#define MV88E6352_SERDES_INT_FALSE_CARRIER\tBIT(8)\n#define MV88E6352_SERDES_INT_FIFO_OVER_UNDER\tBIT(7)\n#define MV88E6352_SERDES_INT_FIBRE_ENERGY\tBIT(4)\n#define MV88E6352_SERDES_INT_STATUS\t0x13\n\n#define MV88E6352_SERDES_SPEC_CTRL2\t0x1a\n#define MV88E6352_SERDES_OUT_AMP_MASK\t\t0x0007\n\n#define MV88E6341_PORT5_LANE\t\t0x15\n\n#define MV88E6390_PORT9_LANE0\t\t0x09\n#define MV88E6390_PORT9_LANE1\t\t0x12\n#define MV88E6390_PORT9_LANE2\t\t0x13\n#define MV88E6390_PORT9_LANE3\t\t0x14\n#define MV88E6390_PORT10_LANE0\t\t0x0a\n#define MV88E6390_PORT10_LANE1\t\t0x15\n#define MV88E6390_PORT10_LANE2\t\t0x16\n#define MV88E6390_PORT10_LANE3\t\t0x17\n\n \n#define MV88E6390_10G_CTRL1\t\t(0x1000 + MDIO_CTRL1)\n#define MV88E6390_10G_STAT1\t\t(0x1000 + MDIO_STAT1)\n#define MV88E6390_10G_INT_ENABLE\t0x9001\n#define MV88E6390_10G_INT_LINK_DOWN\tBIT(3)\n#define MV88E6390_10G_INT_LINK_UP\tBIT(2)\n#define MV88E6390_10G_INT_STATUS\t0x9003\n#define MV88E6393X_10G_INT_ENABLE\t0x9000\n#define MV88E6393X_10G_INT_LINK_CHANGE\tBIT(2)\n#define MV88E6393X_10G_INT_STATUS\t0x9001\n\n \n#define MV88E6390_USXGMII_LP_STATUS       0xf0a2\n#define MV88E6390_USXGMII_PHY_STATUS      0xf0a6\n\n \n#define MV88E6390_SGMII_BMCR\t\t(0x2000 + MII_BMCR)\n#define MV88E6390_SGMII_BMSR\t\t(0x2000 + MII_BMSR)\n#define MV88E6390_SGMII_ADVERTISE\t(0x2000 + MII_ADVERTISE)\n#define MV88E6390_SGMII_LPA\t\t(0x2000 + MII_LPA)\n#define MV88E6390_SGMII_INT_ENABLE\t0xa001\n#define MV88E6390_SGMII_INT_SPEED_CHANGE\tBIT(14)\n#define MV88E6390_SGMII_INT_DUPLEX_CHANGE\tBIT(13)\n#define MV88E6390_SGMII_INT_PAGE_RX\t\tBIT(12)\n#define MV88E6390_SGMII_INT_AN_COMPLETE\t\tBIT(11)\n#define MV88E6390_SGMII_INT_LINK_DOWN\t\tBIT(10)\n#define MV88E6390_SGMII_INT_LINK_UP\t\tBIT(9)\n#define MV88E6390_SGMII_INT_SYMBOL_ERROR\tBIT(8)\n#define MV88E6390_SGMII_INT_FALSE_CARRIER\tBIT(7)\n#define MV88E6390_SGMII_INT_STATUS\t0xa002\n#define MV88E6390_SGMII_PHY_STATUS\t0xa003\n#define MV88E6390_SGMII_PHY_STATUS_SPEED_MASK\tGENMASK(15, 14)\n#define MV88E6390_SGMII_PHY_STATUS_SPEED_1000\t0x8000\n#define MV88E6390_SGMII_PHY_STATUS_SPEED_100\t0x4000\n#define MV88E6390_SGMII_PHY_STATUS_SPEED_10\t0x0000\n#define MV88E6390_SGMII_PHY_STATUS_DUPLEX_FULL\tBIT(13)\n#define MV88E6390_SGMII_PHY_STATUS_SPD_DPL_VALID BIT(11)\n#define MV88E6390_SGMII_PHY_STATUS_LINK\t\tBIT(10)\n#define MV88E6390_SGMII_PHY_STATUS_TX_PAUSE\tBIT(3)\n#define MV88E6390_SGMII_PHY_STATUS_RX_PAUSE\tBIT(2)\n\n \n#define MV88E6390_PG_CONTROL\t\t0xf010\n#define MV88E6390_PG_CONTROL_ENABLE_PC\t\tBIT(0)\n\n#define MV88E6393X_PORT0_LANE\t\t\t0x00\n#define MV88E6393X_PORT9_LANE\t\t\t0x09\n#define MV88E6393X_PORT10_LANE\t\t\t0x0a\n\n \n#define MV88E6393X_SERDES_POC\t\t\t0xf002\n#define MV88E6393X_SERDES_POC_PCS_1000BASEX\t0x0000\n#define MV88E6393X_SERDES_POC_PCS_2500BASEX\t0x0001\n#define MV88E6393X_SERDES_POC_PCS_SGMII_PHY\t0x0002\n#define MV88E6393X_SERDES_POC_PCS_SGMII_MAC\t0x0003\n#define MV88E6393X_SERDES_POC_PCS_5GBASER\t0x0004\n#define MV88E6393X_SERDES_POC_PCS_10GBASER\t0x0005\n#define MV88E6393X_SERDES_POC_PCS_USXGMII_PHY\t0x0006\n#define MV88E6393X_SERDES_POC_PCS_USXGMII_MAC\t0x0007\n#define MV88E6393X_SERDES_POC_PCS_MASK\t\t0x0007\n#define MV88E6393X_SERDES_POC_RESET\t\tBIT(15)\n#define MV88E6393X_SERDES_POC_PDOWN\t\tBIT(5)\n#define MV88E6393X_SERDES_POC_AN\t\tBIT(3)\n#define MV88E6393X_SERDES_CTRL1\t\t\t0xf003\n#define MV88E6393X_SERDES_CTRL1_TX_PDOWN\tBIT(9)\n#define MV88E6393X_SERDES_CTRL1_RX_PDOWN\tBIT(8)\n\n#define MV88E6393X_ERRATA_4_8_REG\t\t0xF074\n#define MV88E6393X_ERRATA_4_8_BIT\t\tBIT(14)\n\nint mv88e6xxx_pcs_decode_state(struct device *dev, u16 bmsr, u16 lpa,\n\t\t\t       u16 status, struct phylink_link_state *state);\n\nint mv88e6341_serdes_get_lane(struct mv88e6xxx_chip *chip, int port);\nint mv88e6390_serdes_get_lane(struct mv88e6xxx_chip *chip, int port);\nint mv88e6390x_serdes_get_lane(struct mv88e6xxx_chip *chip, int port);\nint mv88e6393x_serdes_get_lane(struct mv88e6xxx_chip *chip, int port);\nunsigned int mv88e6352_serdes_irq_mapping(struct mv88e6xxx_chip *chip,\n\t\t\t\t\t  int port);\nunsigned int mv88e6390_serdes_irq_mapping(struct mv88e6xxx_chip *chip,\n\t\t\t\t\t  int port);\nint mv88e6352_serdes_get_sset_count(struct mv88e6xxx_chip *chip, int port);\nint mv88e6352_serdes_get_strings(struct mv88e6xxx_chip *chip,\n\t\t\t\t int port, uint8_t *data);\nint mv88e6352_serdes_get_stats(struct mv88e6xxx_chip *chip, int port,\n\t\t\t       uint64_t *data);\nint mv88e6390_serdes_get_sset_count(struct mv88e6xxx_chip *chip, int port);\nint mv88e6390_serdes_get_strings(struct mv88e6xxx_chip *chip,\n\t\t\t\t int port, uint8_t *data);\nint mv88e6390_serdes_get_stats(struct mv88e6xxx_chip *chip, int port,\n\t\t\t       uint64_t *data);\n\nint mv88e6352_serdes_get_regs_len(struct mv88e6xxx_chip *chip, int port);\nvoid mv88e6352_serdes_get_regs(struct mv88e6xxx_chip *chip, int port, void *_p);\nint mv88e6390_serdes_get_regs_len(struct mv88e6xxx_chip *chip, int port);\nvoid mv88e6390_serdes_get_regs(struct mv88e6xxx_chip *chip, int port, void *_p);\n\nint mv88e6352_serdes_set_tx_amplitude(struct mv88e6xxx_chip *chip, int port,\n\t\t\t\t      int val);\n\n \nstatic inline int mv88e6xxx_serdes_get_lane(struct mv88e6xxx_chip *chip,\n\t\t\t\t\t    int port)\n{\n\tif (!chip->info->ops->serdes_get_lane)\n\t\treturn -EOPNOTSUPP;\n\n\treturn chip->info->ops->serdes_get_lane(chip, port);\n}\n\nstatic inline unsigned int\nmv88e6xxx_serdes_irq_mapping(struct mv88e6xxx_chip *chip, int port)\n{\n\tif (!chip->info->ops->serdes_irq_mapping)\n\t\treturn 0;\n\n\treturn chip->info->ops->serdes_irq_mapping(chip, port);\n}\n\nextern const struct mv88e6xxx_pcs_ops mv88e6185_pcs_ops;\nextern const struct mv88e6xxx_pcs_ops mv88e6352_pcs_ops;\nextern const struct mv88e6xxx_pcs_ops mv88e6390_pcs_ops;\nextern const struct mv88e6xxx_pcs_ops mv88e6393x_pcs_ops;\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}