
test11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012d08  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003a08  08012e98  08012e98  00013e98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080168a0  080168a0  00018228  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080168a0  080168a0  000178a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080168a8  080168a8  00018228  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080168a8  080168a8  000178a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080168ac  080168ac  000178ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000228  20000000  080168b0  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00018228  2**0
                  CONTENTS
 10 .bss          0001d3a4  20000228  20000228  00018228  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2001d5cc  2001d5cc  00018228  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00018228  2**0
                  CONTENTS, READONLY
 13 .debug_info   0003081f  00000000  00000000  00018258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00007990  00000000  00000000  00048a77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002810  00000000  00000000  00050408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001ea1  00000000  00000000  00052c18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00030f6f  00000000  00000000  00054ab9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00030298  00000000  00000000  00085a28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001012b8  00000000  00000000  000b5cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001b6f78  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000bec4  00000000  00000000  001b6fbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000086  00000000  00000000  001c2e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000228 	.word	0x20000228
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012e80 	.word	0x08012e80

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000022c 	.word	0x2000022c
 80001cc:	08012e80 	.word	0x08012e80

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	2001ba08 	.word	0x2001ba08
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <strlen>:
 8000310:	4603      	mov	r3, r0
 8000312:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000316:	2a00      	cmp	r2, #0
 8000318:	d1fb      	bne.n	8000312 <strlen+0x2>
 800031a:	1a18      	subs	r0, r3, r0
 800031c:	3801      	subs	r0, #1
 800031e:	4770      	bx	lr

08000320 <__aeabi_drsub>:
 8000320:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000324:	e002      	b.n	800032c <__adddf3>
 8000326:	bf00      	nop

08000328 <__aeabi_dsub>:
 8000328:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800032c <__adddf3>:
 800032c:	b530      	push	{r4, r5, lr}
 800032e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000332:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000336:	ea94 0f05 	teq	r4, r5
 800033a:	bf08      	it	eq
 800033c:	ea90 0f02 	teqeq	r0, r2
 8000340:	bf1f      	itttt	ne
 8000342:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000346:	ea55 0c02 	orrsne.w	ip, r5, r2
 800034a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800034e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000352:	f000 80e2 	beq.w	800051a <__adddf3+0x1ee>
 8000356:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800035a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800035e:	bfb8      	it	lt
 8000360:	426d      	neglt	r5, r5
 8000362:	dd0c      	ble.n	800037e <__adddf3+0x52>
 8000364:	442c      	add	r4, r5
 8000366:	ea80 0202 	eor.w	r2, r0, r2
 800036a:	ea81 0303 	eor.w	r3, r1, r3
 800036e:	ea82 0000 	eor.w	r0, r2, r0
 8000372:	ea83 0101 	eor.w	r1, r3, r1
 8000376:	ea80 0202 	eor.w	r2, r0, r2
 800037a:	ea81 0303 	eor.w	r3, r1, r3
 800037e:	2d36      	cmp	r5, #54	@ 0x36
 8000380:	bf88      	it	hi
 8000382:	bd30      	pophi	{r4, r5, pc}
 8000384:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000388:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800038c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000390:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000394:	d002      	beq.n	800039c <__adddf3+0x70>
 8000396:	4240      	negs	r0, r0
 8000398:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800039c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80003a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003a4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003a8:	d002      	beq.n	80003b0 <__adddf3+0x84>
 80003aa:	4252      	negs	r2, r2
 80003ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003b0:	ea94 0f05 	teq	r4, r5
 80003b4:	f000 80a7 	beq.w	8000506 <__adddf3+0x1da>
 80003b8:	f1a4 0401 	sub.w	r4, r4, #1
 80003bc:	f1d5 0e20 	rsbs	lr, r5, #32
 80003c0:	db0d      	blt.n	80003de <__adddf3+0xb2>
 80003c2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003c6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ca:	1880      	adds	r0, r0, r2
 80003cc:	f141 0100 	adc.w	r1, r1, #0
 80003d0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003d4:	1880      	adds	r0, r0, r2
 80003d6:	fa43 f305 	asr.w	r3, r3, r5
 80003da:	4159      	adcs	r1, r3
 80003dc:	e00e      	b.n	80003fc <__adddf3+0xd0>
 80003de:	f1a5 0520 	sub.w	r5, r5, #32
 80003e2:	f10e 0e20 	add.w	lr, lr, #32
 80003e6:	2a01      	cmp	r2, #1
 80003e8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ec:	bf28      	it	cs
 80003ee:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003f2:	fa43 f305 	asr.w	r3, r3, r5
 80003f6:	18c0      	adds	r0, r0, r3
 80003f8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003fc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000400:	d507      	bpl.n	8000412 <__adddf3+0xe6>
 8000402:	f04f 0e00 	mov.w	lr, #0
 8000406:	f1dc 0c00 	rsbs	ip, ip, #0
 800040a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800040e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000412:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000416:	d31b      	bcc.n	8000450 <__adddf3+0x124>
 8000418:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800041c:	d30c      	bcc.n	8000438 <__adddf3+0x10c>
 800041e:	0849      	lsrs	r1, r1, #1
 8000420:	ea5f 0030 	movs.w	r0, r0, rrx
 8000424:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000428:	f104 0401 	add.w	r4, r4, #1
 800042c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000430:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000434:	f080 809a 	bcs.w	800056c <__adddf3+0x240>
 8000438:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800043c:	bf08      	it	eq
 800043e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000442:	f150 0000 	adcs.w	r0, r0, #0
 8000446:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800044a:	ea41 0105 	orr.w	r1, r1, r5
 800044e:	bd30      	pop	{r4, r5, pc}
 8000450:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000454:	4140      	adcs	r0, r0
 8000456:	eb41 0101 	adc.w	r1, r1, r1
 800045a:	3c01      	subs	r4, #1
 800045c:	bf28      	it	cs
 800045e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000462:	d2e9      	bcs.n	8000438 <__adddf3+0x10c>
 8000464:	f091 0f00 	teq	r1, #0
 8000468:	bf04      	itt	eq
 800046a:	4601      	moveq	r1, r0
 800046c:	2000      	moveq	r0, #0
 800046e:	fab1 f381 	clz	r3, r1
 8000472:	bf08      	it	eq
 8000474:	3320      	addeq	r3, #32
 8000476:	f1a3 030b 	sub.w	r3, r3, #11
 800047a:	f1b3 0220 	subs.w	r2, r3, #32
 800047e:	da0c      	bge.n	800049a <__adddf3+0x16e>
 8000480:	320c      	adds	r2, #12
 8000482:	dd08      	ble.n	8000496 <__adddf3+0x16a>
 8000484:	f102 0c14 	add.w	ip, r2, #20
 8000488:	f1c2 020c 	rsb	r2, r2, #12
 800048c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000490:	fa21 f102 	lsr.w	r1, r1, r2
 8000494:	e00c      	b.n	80004b0 <__adddf3+0x184>
 8000496:	f102 0214 	add.w	r2, r2, #20
 800049a:	bfd8      	it	le
 800049c:	f1c2 0c20 	rsble	ip, r2, #32
 80004a0:	fa01 f102 	lsl.w	r1, r1, r2
 80004a4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004a8:	bfdc      	itt	le
 80004aa:	ea41 010c 	orrle.w	r1, r1, ip
 80004ae:	4090      	lslle	r0, r2
 80004b0:	1ae4      	subs	r4, r4, r3
 80004b2:	bfa2      	ittt	ge
 80004b4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004b8:	4329      	orrge	r1, r5
 80004ba:	bd30      	popge	{r4, r5, pc}
 80004bc:	ea6f 0404 	mvn.w	r4, r4
 80004c0:	3c1f      	subs	r4, #31
 80004c2:	da1c      	bge.n	80004fe <__adddf3+0x1d2>
 80004c4:	340c      	adds	r4, #12
 80004c6:	dc0e      	bgt.n	80004e6 <__adddf3+0x1ba>
 80004c8:	f104 0414 	add.w	r4, r4, #20
 80004cc:	f1c4 0220 	rsb	r2, r4, #32
 80004d0:	fa20 f004 	lsr.w	r0, r0, r4
 80004d4:	fa01 f302 	lsl.w	r3, r1, r2
 80004d8:	ea40 0003 	orr.w	r0, r0, r3
 80004dc:	fa21 f304 	lsr.w	r3, r1, r4
 80004e0:	ea45 0103 	orr.w	r1, r5, r3
 80004e4:	bd30      	pop	{r4, r5, pc}
 80004e6:	f1c4 040c 	rsb	r4, r4, #12
 80004ea:	f1c4 0220 	rsb	r2, r4, #32
 80004ee:	fa20 f002 	lsr.w	r0, r0, r2
 80004f2:	fa01 f304 	lsl.w	r3, r1, r4
 80004f6:	ea40 0003 	orr.w	r0, r0, r3
 80004fa:	4629      	mov	r1, r5
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	fa21 f004 	lsr.w	r0, r1, r4
 8000502:	4629      	mov	r1, r5
 8000504:	bd30      	pop	{r4, r5, pc}
 8000506:	f094 0f00 	teq	r4, #0
 800050a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800050e:	bf06      	itte	eq
 8000510:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000514:	3401      	addeq	r4, #1
 8000516:	3d01      	subne	r5, #1
 8000518:	e74e      	b.n	80003b8 <__adddf3+0x8c>
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf18      	it	ne
 8000520:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000524:	d029      	beq.n	800057a <__adddf3+0x24e>
 8000526:	ea94 0f05 	teq	r4, r5
 800052a:	bf08      	it	eq
 800052c:	ea90 0f02 	teqeq	r0, r2
 8000530:	d005      	beq.n	800053e <__adddf3+0x212>
 8000532:	ea54 0c00 	orrs.w	ip, r4, r0
 8000536:	bf04      	itt	eq
 8000538:	4619      	moveq	r1, r3
 800053a:	4610      	moveq	r0, r2
 800053c:	bd30      	pop	{r4, r5, pc}
 800053e:	ea91 0f03 	teq	r1, r3
 8000542:	bf1e      	ittt	ne
 8000544:	2100      	movne	r1, #0
 8000546:	2000      	movne	r0, #0
 8000548:	bd30      	popne	{r4, r5, pc}
 800054a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800054e:	d105      	bne.n	800055c <__adddf3+0x230>
 8000550:	0040      	lsls	r0, r0, #1
 8000552:	4149      	adcs	r1, r1
 8000554:	bf28      	it	cs
 8000556:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800055a:	bd30      	pop	{r4, r5, pc}
 800055c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000560:	bf3c      	itt	cc
 8000562:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000566:	bd30      	popcc	{r4, r5, pc}
 8000568:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800056c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000570:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000574:	f04f 0000 	mov.w	r0, #0
 8000578:	bd30      	pop	{r4, r5, pc}
 800057a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800057e:	bf1a      	itte	ne
 8000580:	4619      	movne	r1, r3
 8000582:	4610      	movne	r0, r2
 8000584:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000588:	bf1c      	itt	ne
 800058a:	460b      	movne	r3, r1
 800058c:	4602      	movne	r2, r0
 800058e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000592:	bf06      	itte	eq
 8000594:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000598:	ea91 0f03 	teqeq	r1, r3
 800059c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80005a0:	bd30      	pop	{r4, r5, pc}
 80005a2:	bf00      	nop

080005a4 <__aeabi_ui2d>:
 80005a4:	f090 0f00 	teq	r0, #0
 80005a8:	bf04      	itt	eq
 80005aa:	2100      	moveq	r1, #0
 80005ac:	4770      	bxeq	lr
 80005ae:	b530      	push	{r4, r5, lr}
 80005b0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005b8:	f04f 0500 	mov.w	r5, #0
 80005bc:	f04f 0100 	mov.w	r1, #0
 80005c0:	e750      	b.n	8000464 <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_i2d>:
 80005c4:	f090 0f00 	teq	r0, #0
 80005c8:	bf04      	itt	eq
 80005ca:	2100      	moveq	r1, #0
 80005cc:	4770      	bxeq	lr
 80005ce:	b530      	push	{r4, r5, lr}
 80005d0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005d8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005dc:	bf48      	it	mi
 80005de:	4240      	negmi	r0, r0
 80005e0:	f04f 0100 	mov.w	r1, #0
 80005e4:	e73e      	b.n	8000464 <__adddf3+0x138>
 80005e6:	bf00      	nop

080005e8 <__aeabi_f2d>:
 80005e8:	0042      	lsls	r2, r0, #1
 80005ea:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80005f2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005f6:	bf1f      	itttt	ne
 80005f8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005fc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000600:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000604:	4770      	bxne	lr
 8000606:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800060a:	bf08      	it	eq
 800060c:	4770      	bxeq	lr
 800060e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000612:	bf04      	itt	eq
 8000614:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000618:	4770      	bxeq	lr
 800061a:	b530      	push	{r4, r5, lr}
 800061c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000620:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000624:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	e71c      	b.n	8000464 <__adddf3+0x138>
 800062a:	bf00      	nop

0800062c <__aeabi_ul2d>:
 800062c:	ea50 0201 	orrs.w	r2, r0, r1
 8000630:	bf08      	it	eq
 8000632:	4770      	bxeq	lr
 8000634:	b530      	push	{r4, r5, lr}
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	e00a      	b.n	8000652 <__aeabi_l2d+0x16>

0800063c <__aeabi_l2d>:
 800063c:	ea50 0201 	orrs.w	r2, r0, r1
 8000640:	bf08      	it	eq
 8000642:	4770      	bxeq	lr
 8000644:	b530      	push	{r4, r5, lr}
 8000646:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800064a:	d502      	bpl.n	8000652 <__aeabi_l2d+0x16>
 800064c:	4240      	negs	r0, r0
 800064e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000652:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000656:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800065a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800065e:	f43f aed8 	beq.w	8000412 <__adddf3+0xe6>
 8000662:	f04f 0203 	mov.w	r2, #3
 8000666:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800066a:	bf18      	it	ne
 800066c:	3203      	addne	r2, #3
 800066e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000672:	bf18      	it	ne
 8000674:	3203      	addne	r2, #3
 8000676:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800067a:	f1c2 0320 	rsb	r3, r2, #32
 800067e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000682:	fa20 f002 	lsr.w	r0, r0, r2
 8000686:	fa01 fe03 	lsl.w	lr, r1, r3
 800068a:	ea40 000e 	orr.w	r0, r0, lr
 800068e:	fa21 f102 	lsr.w	r1, r1, r2
 8000692:	4414      	add	r4, r2
 8000694:	e6bd      	b.n	8000412 <__adddf3+0xe6>
 8000696:	bf00      	nop

08000698 <__aeabi_dmul>:
 8000698:	b570      	push	{r4, r5, r6, lr}
 800069a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800069e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80006a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006a6:	bf1d      	ittte	ne
 80006a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006ac:	ea94 0f0c 	teqne	r4, ip
 80006b0:	ea95 0f0c 	teqne	r5, ip
 80006b4:	f000 f8de 	bleq	8000874 <__aeabi_dmul+0x1dc>
 80006b8:	442c      	add	r4, r5
 80006ba:	ea81 0603 	eor.w	r6, r1, r3
 80006be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80006c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80006c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006ca:	bf18      	it	ne
 80006cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006d8:	d038      	beq.n	800074c <__aeabi_dmul+0xb4>
 80006da:	fba0 ce02 	umull	ip, lr, r0, r2
 80006de:	f04f 0500 	mov.w	r5, #0
 80006e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006e6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ee:	f04f 0600 	mov.w	r6, #0
 80006f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006f6:	f09c 0f00 	teq	ip, #0
 80006fa:	bf18      	it	ne
 80006fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000700:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000704:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000708:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800070c:	d204      	bcs.n	8000718 <__aeabi_dmul+0x80>
 800070e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000712:	416d      	adcs	r5, r5
 8000714:	eb46 0606 	adc.w	r6, r6, r6
 8000718:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800071c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000720:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000724:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000728:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800072c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000730:	bf88      	it	hi
 8000732:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000736:	d81e      	bhi.n	8000776 <__aeabi_dmul+0xde>
 8000738:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800073c:	bf08      	it	eq
 800073e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000742:	f150 0000 	adcs.w	r0, r0, #0
 8000746:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000750:	ea46 0101 	orr.w	r1, r6, r1
 8000754:	ea40 0002 	orr.w	r0, r0, r2
 8000758:	ea81 0103 	eor.w	r1, r1, r3
 800075c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000760:	bfc2      	ittt	gt
 8000762:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000766:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800076a:	bd70      	popgt	{r4, r5, r6, pc}
 800076c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000770:	f04f 0e00 	mov.w	lr, #0
 8000774:	3c01      	subs	r4, #1
 8000776:	f300 80ab 	bgt.w	80008d0 <__aeabi_dmul+0x238>
 800077a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800077e:	bfde      	ittt	le
 8000780:	2000      	movle	r0, #0
 8000782:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000786:	bd70      	pople	{r4, r5, r6, pc}
 8000788:	f1c4 0400 	rsb	r4, r4, #0
 800078c:	3c20      	subs	r4, #32
 800078e:	da35      	bge.n	80007fc <__aeabi_dmul+0x164>
 8000790:	340c      	adds	r4, #12
 8000792:	dc1b      	bgt.n	80007cc <__aeabi_dmul+0x134>
 8000794:	f104 0414 	add.w	r4, r4, #20
 8000798:	f1c4 0520 	rsb	r5, r4, #32
 800079c:	fa00 f305 	lsl.w	r3, r0, r5
 80007a0:	fa20 f004 	lsr.w	r0, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea40 0002 	orr.w	r0, r0, r2
 80007ac:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80007b0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007b8:	fa21 f604 	lsr.w	r6, r1, r4
 80007bc:	eb42 0106 	adc.w	r1, r2, r6
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 040c 	rsb	r4, r4, #12
 80007d0:	f1c4 0520 	rsb	r5, r4, #32
 80007d4:	fa00 f304 	lsl.w	r3, r0, r4
 80007d8:	fa20 f005 	lsr.w	r0, r0, r5
 80007dc:	fa01 f204 	lsl.w	r2, r1, r4
 80007e0:	ea40 0002 	orr.w	r0, r0, r2
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ec:	f141 0100 	adc.w	r1, r1, #0
 80007f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007f4:	bf08      	it	eq
 80007f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007fa:	bd70      	pop	{r4, r5, r6, pc}
 80007fc:	f1c4 0520 	rsb	r5, r4, #32
 8000800:	fa00 f205 	lsl.w	r2, r0, r5
 8000804:	ea4e 0e02 	orr.w	lr, lr, r2
 8000808:	fa20 f304 	lsr.w	r3, r0, r4
 800080c:	fa01 f205 	lsl.w	r2, r1, r5
 8000810:	ea43 0302 	orr.w	r3, r3, r2
 8000814:	fa21 f004 	lsr.w	r0, r1, r4
 8000818:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800081c:	fa21 f204 	lsr.w	r2, r1, r4
 8000820:	ea20 0002 	bic.w	r0, r0, r2
 8000824:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000828:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800082c:	bf08      	it	eq
 800082e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000832:	bd70      	pop	{r4, r5, r6, pc}
 8000834:	f094 0f00 	teq	r4, #0
 8000838:	d10f      	bne.n	800085a <__aeabi_dmul+0x1c2>
 800083a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800083e:	0040      	lsls	r0, r0, #1
 8000840:	eb41 0101 	adc.w	r1, r1, r1
 8000844:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000848:	bf08      	it	eq
 800084a:	3c01      	subeq	r4, #1
 800084c:	d0f7      	beq.n	800083e <__aeabi_dmul+0x1a6>
 800084e:	ea41 0106 	orr.w	r1, r1, r6
 8000852:	f095 0f00 	teq	r5, #0
 8000856:	bf18      	it	ne
 8000858:	4770      	bxne	lr
 800085a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800085e:	0052      	lsls	r2, r2, #1
 8000860:	eb43 0303 	adc.w	r3, r3, r3
 8000864:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000868:	bf08      	it	eq
 800086a:	3d01      	subeq	r5, #1
 800086c:	d0f7      	beq.n	800085e <__aeabi_dmul+0x1c6>
 800086e:	ea43 0306 	orr.w	r3, r3, r6
 8000872:	4770      	bx	lr
 8000874:	ea94 0f0c 	teq	r4, ip
 8000878:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800087c:	bf18      	it	ne
 800087e:	ea95 0f0c 	teqne	r5, ip
 8000882:	d00c      	beq.n	800089e <__aeabi_dmul+0x206>
 8000884:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000888:	bf18      	it	ne
 800088a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800088e:	d1d1      	bne.n	8000834 <__aeabi_dmul+0x19c>
 8000890:	ea81 0103 	eor.w	r1, r1, r3
 8000894:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000898:	f04f 0000 	mov.w	r0, #0
 800089c:	bd70      	pop	{r4, r5, r6, pc}
 800089e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008a2:	bf06      	itte	eq
 80008a4:	4610      	moveq	r0, r2
 80008a6:	4619      	moveq	r1, r3
 80008a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ac:	d019      	beq.n	80008e2 <__aeabi_dmul+0x24a>
 80008ae:	ea94 0f0c 	teq	r4, ip
 80008b2:	d102      	bne.n	80008ba <__aeabi_dmul+0x222>
 80008b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008b8:	d113      	bne.n	80008e2 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	d105      	bne.n	80008cc <__aeabi_dmul+0x234>
 80008c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80008c4:	bf1c      	itt	ne
 80008c6:	4610      	movne	r0, r2
 80008c8:	4619      	movne	r1, r3
 80008ca:	d10a      	bne.n	80008e2 <__aeabi_dmul+0x24a>
 80008cc:	ea81 0103 	eor.w	r1, r1, r3
 80008d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008d4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008dc:	f04f 0000 	mov.w	r0, #0
 80008e0:	bd70      	pop	{r4, r5, r6, pc}
 80008e2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008e6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008ea:	bd70      	pop	{r4, r5, r6, pc}

080008ec <__aeabi_ddiv>:
 80008ec:	b570      	push	{r4, r5, r6, lr}
 80008ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008fa:	bf1d      	ittte	ne
 80008fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000900:	ea94 0f0c 	teqne	r4, ip
 8000904:	ea95 0f0c 	teqne	r5, ip
 8000908:	f000 f8a7 	bleq	8000a5a <__aeabi_ddiv+0x16e>
 800090c:	eba4 0405 	sub.w	r4, r4, r5
 8000910:	ea81 0e03 	eor.w	lr, r1, r3
 8000914:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000918:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800091c:	f000 8088 	beq.w	8000a30 <__aeabi_ddiv+0x144>
 8000920:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000924:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000928:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800092c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000930:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000934:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000938:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800093c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000940:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000944:	429d      	cmp	r5, r3
 8000946:	bf08      	it	eq
 8000948:	4296      	cmpeq	r6, r2
 800094a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800094e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000952:	d202      	bcs.n	800095a <__aeabi_ddiv+0x6e>
 8000954:	085b      	lsrs	r3, r3, #1
 8000956:	ea4f 0232 	mov.w	r2, r2, rrx
 800095a:	1ab6      	subs	r6, r6, r2
 800095c:	eb65 0503 	sbc.w	r5, r5, r3
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800096a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000998:	085b      	lsrs	r3, r3, #1
 800099a:	ea4f 0232 	mov.w	r2, r2, rrx
 800099e:	ebb6 0e02 	subs.w	lr, r6, r2
 80009a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009a6:	bf22      	ittt	cs
 80009a8:	1ab6      	subcs	r6, r6, r2
 80009aa:	4675      	movcs	r5, lr
 80009ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009b0:	085b      	lsrs	r3, r3, #1
 80009b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009be:	bf22      	ittt	cs
 80009c0:	1ab6      	subcs	r6, r6, r2
 80009c2:	4675      	movcs	r5, lr
 80009c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009c8:	ea55 0e06 	orrs.w	lr, r5, r6
 80009cc:	d018      	beq.n	8000a00 <__aeabi_ddiv+0x114>
 80009ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ea:	d1c0      	bne.n	800096e <__aeabi_ddiv+0x82>
 80009ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009f0:	d10b      	bne.n	8000a0a <__aeabi_ddiv+0x11e>
 80009f2:	ea41 0100 	orr.w	r1, r1, r0
 80009f6:	f04f 0000 	mov.w	r0, #0
 80009fa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009fe:	e7b6      	b.n	800096e <__aeabi_ddiv+0x82>
 8000a00:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a04:	bf04      	itt	eq
 8000a06:	4301      	orreq	r1, r0
 8000a08:	2000      	moveq	r0, #0
 8000a0a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a0e:	bf88      	it	hi
 8000a10:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a14:	f63f aeaf 	bhi.w	8000776 <__aeabi_dmul+0xde>
 8000a18:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a1c:	bf04      	itt	eq
 8000a1e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a22:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a26:	f150 0000 	adcs.w	r0, r0, #0
 8000a2a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a2e:	bd70      	pop	{r4, r5, r6, pc}
 8000a30:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a34:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a38:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a3c:	bfc2      	ittt	gt
 8000a3e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a42:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a46:	bd70      	popgt	{r4, r5, r6, pc}
 8000a48:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a4c:	f04f 0e00 	mov.w	lr, #0
 8000a50:	3c01      	subs	r4, #1
 8000a52:	e690      	b.n	8000776 <__aeabi_dmul+0xde>
 8000a54:	ea45 0e06 	orr.w	lr, r5, r6
 8000a58:	e68d      	b.n	8000776 <__aeabi_dmul+0xde>
 8000a5a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a5e:	ea94 0f0c 	teq	r4, ip
 8000a62:	bf08      	it	eq
 8000a64:	ea95 0f0c 	teqeq	r5, ip
 8000a68:	f43f af3b 	beq.w	80008e2 <__aeabi_dmul+0x24a>
 8000a6c:	ea94 0f0c 	teq	r4, ip
 8000a70:	d10a      	bne.n	8000a88 <__aeabi_ddiv+0x19c>
 8000a72:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a76:	f47f af34 	bne.w	80008e2 <__aeabi_dmul+0x24a>
 8000a7a:	ea95 0f0c 	teq	r5, ip
 8000a7e:	f47f af25 	bne.w	80008cc <__aeabi_dmul+0x234>
 8000a82:	4610      	mov	r0, r2
 8000a84:	4619      	mov	r1, r3
 8000a86:	e72c      	b.n	80008e2 <__aeabi_dmul+0x24a>
 8000a88:	ea95 0f0c 	teq	r5, ip
 8000a8c:	d106      	bne.n	8000a9c <__aeabi_ddiv+0x1b0>
 8000a8e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a92:	f43f aefd 	beq.w	8000890 <__aeabi_dmul+0x1f8>
 8000a96:	4610      	mov	r0, r2
 8000a98:	4619      	mov	r1, r3
 8000a9a:	e722      	b.n	80008e2 <__aeabi_dmul+0x24a>
 8000a9c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000aa6:	f47f aec5 	bne.w	8000834 <__aeabi_dmul+0x19c>
 8000aaa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000aae:	f47f af0d 	bne.w	80008cc <__aeabi_dmul+0x234>
 8000ab2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000ab6:	f47f aeeb 	bne.w	8000890 <__aeabi_dmul+0x1f8>
 8000aba:	e712      	b.n	80008e2 <__aeabi_dmul+0x24a>

08000abc <__gedf2>:
 8000abc:	f04f 3cff 	mov.w	ip, #4294967295
 8000ac0:	e006      	b.n	8000ad0 <__cmpdf2+0x4>
 8000ac2:	bf00      	nop

08000ac4 <__ledf2>:
 8000ac4:	f04f 0c01 	mov.w	ip, #1
 8000ac8:	e002      	b.n	8000ad0 <__cmpdf2+0x4>
 8000aca:	bf00      	nop

08000acc <__cmpdf2>:
 8000acc:	f04f 0c01 	mov.w	ip, #1
 8000ad0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ad4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae0:	bf18      	it	ne
 8000ae2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ae6:	d01b      	beq.n	8000b20 <__cmpdf2+0x54>
 8000ae8:	b001      	add	sp, #4
 8000aea:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aee:	bf0c      	ite	eq
 8000af0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000af4:	ea91 0f03 	teqne	r1, r3
 8000af8:	bf02      	ittt	eq
 8000afa:	ea90 0f02 	teqeq	r0, r2
 8000afe:	2000      	moveq	r0, #0
 8000b00:	4770      	bxeq	lr
 8000b02:	f110 0f00 	cmn.w	r0, #0
 8000b06:	ea91 0f03 	teq	r1, r3
 8000b0a:	bf58      	it	pl
 8000b0c:	4299      	cmppl	r1, r3
 8000b0e:	bf08      	it	eq
 8000b10:	4290      	cmpeq	r0, r2
 8000b12:	bf2c      	ite	cs
 8000b14:	17d8      	asrcs	r0, r3, #31
 8000b16:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b1a:	f040 0001 	orr.w	r0, r0, #1
 8000b1e:	4770      	bx	lr
 8000b20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b28:	d102      	bne.n	8000b30 <__cmpdf2+0x64>
 8000b2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2e:	d107      	bne.n	8000b40 <__cmpdf2+0x74>
 8000b30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b38:	d1d6      	bne.n	8000ae8 <__cmpdf2+0x1c>
 8000b3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3e:	d0d3      	beq.n	8000ae8 <__cmpdf2+0x1c>
 8000b40:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop

08000b48 <__aeabi_cdrcmple>:
 8000b48:	4684      	mov	ip, r0
 8000b4a:	4610      	mov	r0, r2
 8000b4c:	4662      	mov	r2, ip
 8000b4e:	468c      	mov	ip, r1
 8000b50:	4619      	mov	r1, r3
 8000b52:	4663      	mov	r3, ip
 8000b54:	e000      	b.n	8000b58 <__aeabi_cdcmpeq>
 8000b56:	bf00      	nop

08000b58 <__aeabi_cdcmpeq>:
 8000b58:	b501      	push	{r0, lr}
 8000b5a:	f7ff ffb7 	bl	8000acc <__cmpdf2>
 8000b5e:	2800      	cmp	r0, #0
 8000b60:	bf48      	it	mi
 8000b62:	f110 0f00 	cmnmi.w	r0, #0
 8000b66:	bd01      	pop	{r0, pc}

08000b68 <__aeabi_dcmpeq>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff fff4 	bl	8000b58 <__aeabi_cdcmpeq>
 8000b70:	bf0c      	ite	eq
 8000b72:	2001      	moveq	r0, #1
 8000b74:	2000      	movne	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmplt>:
 8000b7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b80:	f7ff ffea 	bl	8000b58 <__aeabi_cdcmpeq>
 8000b84:	bf34      	ite	cc
 8000b86:	2001      	movcc	r0, #1
 8000b88:	2000      	movcs	r0, #0
 8000b8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8e:	bf00      	nop

08000b90 <__aeabi_dcmple>:
 8000b90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b94:	f7ff ffe0 	bl	8000b58 <__aeabi_cdcmpeq>
 8000b98:	bf94      	ite	ls
 8000b9a:	2001      	movls	r0, #1
 8000b9c:	2000      	movhi	r0, #0
 8000b9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ba2:	bf00      	nop

08000ba4 <__aeabi_dcmpge>:
 8000ba4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ba8:	f7ff ffce 	bl	8000b48 <__aeabi_cdrcmple>
 8000bac:	bf94      	ite	ls
 8000bae:	2001      	movls	r0, #1
 8000bb0:	2000      	movhi	r0, #0
 8000bb2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_dcmpgt>:
 8000bb8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bbc:	f7ff ffc4 	bl	8000b48 <__aeabi_cdrcmple>
 8000bc0:	bf34      	ite	cc
 8000bc2:	2001      	movcc	r0, #1
 8000bc4:	2000      	movcs	r0, #0
 8000bc6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bca:	bf00      	nop

08000bcc <__aeabi_dcmpun>:
 8000bcc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000bd0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bd4:	d102      	bne.n	8000bdc <__aeabi_dcmpun+0x10>
 8000bd6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bda:	d10a      	bne.n	8000bf2 <__aeabi_dcmpun+0x26>
 8000bdc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000be0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000be4:	d102      	bne.n	8000bec <__aeabi_dcmpun+0x20>
 8000be6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_dcmpun+0x26>
 8000bec:	f04f 0000 	mov.w	r0, #0
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0001 	mov.w	r0, #1
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2iz>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d215      	bcs.n	8000c2e <__aeabi_d2iz+0x36>
 8000c02:	d511      	bpl.n	8000c28 <__aeabi_d2iz+0x30>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d912      	bls.n	8000c34 <__aeabi_d2iz+0x3c>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c1e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c22:	bf18      	it	ne
 8000c24:	4240      	negne	r0, r0
 8000c26:	4770      	bx	lr
 8000c28:	f04f 0000 	mov.w	r0, #0
 8000c2c:	4770      	bx	lr
 8000c2e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c32:	d105      	bne.n	8000c40 <__aeabi_d2iz+0x48>
 8000c34:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	bf08      	it	eq
 8000c3a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c3e:	4770      	bx	lr
 8000c40:	f04f 0000 	mov.w	r0, #0
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_d2uiz>:
 8000c48:	004a      	lsls	r2, r1, #1
 8000c4a:	d211      	bcs.n	8000c70 <__aeabi_d2uiz+0x28>
 8000c4c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c50:	d211      	bcs.n	8000c76 <__aeabi_d2uiz+0x2e>
 8000c52:	d50d      	bpl.n	8000c70 <__aeabi_d2uiz+0x28>
 8000c54:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c5c:	d40e      	bmi.n	8000c7c <__aeabi_d2uiz+0x34>
 8000c5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c62:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c6a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c6e:	4770      	bx	lr
 8000c70:	f04f 0000 	mov.w	r0, #0
 8000c74:	4770      	bx	lr
 8000c76:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c7a:	d102      	bne.n	8000c82 <__aeabi_d2uiz+0x3a>
 8000c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c80:	4770      	bx	lr
 8000c82:	f04f 0000 	mov.w	r0, #0
 8000c86:	4770      	bx	lr

08000c88 <__aeabi_d2f>:
 8000c88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c90:	bf24      	itt	cs
 8000c92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c9a:	d90d      	bls.n	8000cb8 <__aeabi_d2f+0x30>
 8000c9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ca0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ca4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ca8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000cac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000cb0:	bf08      	it	eq
 8000cb2:	f020 0001 	biceq.w	r0, r0, #1
 8000cb6:	4770      	bx	lr
 8000cb8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000cbc:	d121      	bne.n	8000d02 <__aeabi_d2f+0x7a>
 8000cbe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000cc2:	bfbc      	itt	lt
 8000cc4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000cc8:	4770      	bxlt	lr
 8000cca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000cce:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000cd2:	f1c2 0218 	rsb	r2, r2, #24
 8000cd6:	f1c2 0c20 	rsb	ip, r2, #32
 8000cda:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cde:	fa20 f002 	lsr.w	r0, r0, r2
 8000ce2:	bf18      	it	ne
 8000ce4:	f040 0001 	orrne.w	r0, r0, #1
 8000ce8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cf0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cf4:	ea40 000c 	orr.w	r0, r0, ip
 8000cf8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cfc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d00:	e7cc      	b.n	8000c9c <__aeabi_d2f+0x14>
 8000d02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d06:	d107      	bne.n	8000d18 <__aeabi_d2f+0x90>
 8000d08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d0c:	bf1e      	ittt	ne
 8000d0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000d12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000d16:	4770      	bxne	lr
 8000d18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000d1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop

08000d28 <__aeabi_uldivmod>:
 8000d28:	b953      	cbnz	r3, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2a:	b94a      	cbnz	r2, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2c:	2900      	cmp	r1, #0
 8000d2e:	bf08      	it	eq
 8000d30:	2800      	cmpeq	r0, #0
 8000d32:	bf1c      	itt	ne
 8000d34:	f04f 31ff 	movne.w	r1, #4294967295
 8000d38:	f04f 30ff 	movne.w	r0, #4294967295
 8000d3c:	f000 b9be 	b.w	80010bc <__aeabi_idiv0>
 8000d40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d48:	f000 f83c 	bl	8000dc4 <__udivmoddi4>
 8000d4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d54:	b004      	add	sp, #16
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_d2lz>:
 8000d58:	b538      	push	{r3, r4, r5, lr}
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	4604      	mov	r4, r0
 8000d60:	460d      	mov	r5, r1
 8000d62:	f7ff ff0b 	bl	8000b7c <__aeabi_dcmplt>
 8000d66:	b928      	cbnz	r0, 8000d74 <__aeabi_d2lz+0x1c>
 8000d68:	4620      	mov	r0, r4
 8000d6a:	4629      	mov	r1, r5
 8000d6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d70:	f000 b80a 	b.w	8000d88 <__aeabi_d2ulz>
 8000d74:	4620      	mov	r0, r4
 8000d76:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d7a:	f000 f805 	bl	8000d88 <__aeabi_d2ulz>
 8000d7e:	4240      	negs	r0, r0
 8000d80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d84:	bd38      	pop	{r3, r4, r5, pc}
 8000d86:	bf00      	nop

08000d88 <__aeabi_d2ulz>:
 8000d88:	b5d0      	push	{r4, r6, r7, lr}
 8000d8a:	4b0c      	ldr	r3, [pc, #48]	@ (8000dbc <__aeabi_d2ulz+0x34>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	4606      	mov	r6, r0
 8000d90:	460f      	mov	r7, r1
 8000d92:	f7ff fc81 	bl	8000698 <__aeabi_dmul>
 8000d96:	f7ff ff57 	bl	8000c48 <__aeabi_d2uiz>
 8000d9a:	4604      	mov	r4, r0
 8000d9c:	f7ff fc02 	bl	80005a4 <__aeabi_ui2d>
 8000da0:	4b07      	ldr	r3, [pc, #28]	@ (8000dc0 <__aeabi_d2ulz+0x38>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	f7ff fc78 	bl	8000698 <__aeabi_dmul>
 8000da8:	4602      	mov	r2, r0
 8000daa:	460b      	mov	r3, r1
 8000dac:	4630      	mov	r0, r6
 8000dae:	4639      	mov	r1, r7
 8000db0:	f7ff faba 	bl	8000328 <__aeabi_dsub>
 8000db4:	f7ff ff48 	bl	8000c48 <__aeabi_d2uiz>
 8000db8:	4621      	mov	r1, r4
 8000dba:	bdd0      	pop	{r4, r6, r7, pc}
 8000dbc:	3df00000 	.word	0x3df00000
 8000dc0:	41f00000 	.word	0x41f00000

08000dc4 <__udivmoddi4>:
 8000dc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000dc8:	9d08      	ldr	r5, [sp, #32]
 8000dca:	468e      	mov	lr, r1
 8000dcc:	4604      	mov	r4, r0
 8000dce:	4688      	mov	r8, r1
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d14a      	bne.n	8000e6a <__udivmoddi4+0xa6>
 8000dd4:	428a      	cmp	r2, r1
 8000dd6:	4617      	mov	r7, r2
 8000dd8:	d962      	bls.n	8000ea0 <__udivmoddi4+0xdc>
 8000dda:	fab2 f682 	clz	r6, r2
 8000dde:	b14e      	cbz	r6, 8000df4 <__udivmoddi4+0x30>
 8000de0:	f1c6 0320 	rsb	r3, r6, #32
 8000de4:	fa01 f806 	lsl.w	r8, r1, r6
 8000de8:	fa20 f303 	lsr.w	r3, r0, r3
 8000dec:	40b7      	lsls	r7, r6
 8000dee:	ea43 0808 	orr.w	r8, r3, r8
 8000df2:	40b4      	lsls	r4, r6
 8000df4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000df8:	fa1f fc87 	uxth.w	ip, r7
 8000dfc:	fbb8 f1fe 	udiv	r1, r8, lr
 8000e00:	0c23      	lsrs	r3, r4, #16
 8000e02:	fb0e 8811 	mls	r8, lr, r1, r8
 8000e06:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e0a:	fb01 f20c 	mul.w	r2, r1, ip
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	d909      	bls.n	8000e26 <__udivmoddi4+0x62>
 8000e12:	18fb      	adds	r3, r7, r3
 8000e14:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e18:	f080 80ea 	bcs.w	8000ff0 <__udivmoddi4+0x22c>
 8000e1c:	429a      	cmp	r2, r3
 8000e1e:	f240 80e7 	bls.w	8000ff0 <__udivmoddi4+0x22c>
 8000e22:	3902      	subs	r1, #2
 8000e24:	443b      	add	r3, r7
 8000e26:	1a9a      	subs	r2, r3, r2
 8000e28:	b2a3      	uxth	r3, r4
 8000e2a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e2e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e32:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e36:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e3a:	459c      	cmp	ip, r3
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x8e>
 8000e3e:	18fb      	adds	r3, r7, r3
 8000e40:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e44:	f080 80d6 	bcs.w	8000ff4 <__udivmoddi4+0x230>
 8000e48:	459c      	cmp	ip, r3
 8000e4a:	f240 80d3 	bls.w	8000ff4 <__udivmoddi4+0x230>
 8000e4e:	443b      	add	r3, r7
 8000e50:	3802      	subs	r0, #2
 8000e52:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e56:	eba3 030c 	sub.w	r3, r3, ip
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	b11d      	cbz	r5, 8000e66 <__udivmoddi4+0xa2>
 8000e5e:	40f3      	lsrs	r3, r6
 8000e60:	2200      	movs	r2, #0
 8000e62:	e9c5 3200 	strd	r3, r2, [r5]
 8000e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d905      	bls.n	8000e7a <__udivmoddi4+0xb6>
 8000e6e:	b10d      	cbz	r5, 8000e74 <__udivmoddi4+0xb0>
 8000e70:	e9c5 0100 	strd	r0, r1, [r5]
 8000e74:	2100      	movs	r1, #0
 8000e76:	4608      	mov	r0, r1
 8000e78:	e7f5      	b.n	8000e66 <__udivmoddi4+0xa2>
 8000e7a:	fab3 f183 	clz	r1, r3
 8000e7e:	2900      	cmp	r1, #0
 8000e80:	d146      	bne.n	8000f10 <__udivmoddi4+0x14c>
 8000e82:	4573      	cmp	r3, lr
 8000e84:	d302      	bcc.n	8000e8c <__udivmoddi4+0xc8>
 8000e86:	4282      	cmp	r2, r0
 8000e88:	f200 8105 	bhi.w	8001096 <__udivmoddi4+0x2d2>
 8000e8c:	1a84      	subs	r4, r0, r2
 8000e8e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e92:	2001      	movs	r0, #1
 8000e94:	4690      	mov	r8, r2
 8000e96:	2d00      	cmp	r5, #0
 8000e98:	d0e5      	beq.n	8000e66 <__udivmoddi4+0xa2>
 8000e9a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e9e:	e7e2      	b.n	8000e66 <__udivmoddi4+0xa2>
 8000ea0:	2a00      	cmp	r2, #0
 8000ea2:	f000 8090 	beq.w	8000fc6 <__udivmoddi4+0x202>
 8000ea6:	fab2 f682 	clz	r6, r2
 8000eaa:	2e00      	cmp	r6, #0
 8000eac:	f040 80a4 	bne.w	8000ff8 <__udivmoddi4+0x234>
 8000eb0:	1a8a      	subs	r2, r1, r2
 8000eb2:	0c03      	lsrs	r3, r0, #16
 8000eb4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eb8:	b280      	uxth	r0, r0
 8000eba:	b2bc      	uxth	r4, r7
 8000ebc:	2101      	movs	r1, #1
 8000ebe:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ec2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000ec6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000eca:	fb04 f20c 	mul.w	r2, r4, ip
 8000ece:	429a      	cmp	r2, r3
 8000ed0:	d907      	bls.n	8000ee2 <__udivmoddi4+0x11e>
 8000ed2:	18fb      	adds	r3, r7, r3
 8000ed4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ed8:	d202      	bcs.n	8000ee0 <__udivmoddi4+0x11c>
 8000eda:	429a      	cmp	r2, r3
 8000edc:	f200 80e0 	bhi.w	80010a0 <__udivmoddi4+0x2dc>
 8000ee0:	46c4      	mov	ip, r8
 8000ee2:	1a9b      	subs	r3, r3, r2
 8000ee4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ee8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000eec:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ef0:	fb02 f404 	mul.w	r4, r2, r4
 8000ef4:	429c      	cmp	r4, r3
 8000ef6:	d907      	bls.n	8000f08 <__udivmoddi4+0x144>
 8000ef8:	18fb      	adds	r3, r7, r3
 8000efa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000efe:	d202      	bcs.n	8000f06 <__udivmoddi4+0x142>
 8000f00:	429c      	cmp	r4, r3
 8000f02:	f200 80ca 	bhi.w	800109a <__udivmoddi4+0x2d6>
 8000f06:	4602      	mov	r2, r0
 8000f08:	1b1b      	subs	r3, r3, r4
 8000f0a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000f0e:	e7a5      	b.n	8000e5c <__udivmoddi4+0x98>
 8000f10:	f1c1 0620 	rsb	r6, r1, #32
 8000f14:	408b      	lsls	r3, r1
 8000f16:	fa22 f706 	lsr.w	r7, r2, r6
 8000f1a:	431f      	orrs	r7, r3
 8000f1c:	fa0e f401 	lsl.w	r4, lr, r1
 8000f20:	fa20 f306 	lsr.w	r3, r0, r6
 8000f24:	fa2e fe06 	lsr.w	lr, lr, r6
 8000f28:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000f2c:	4323      	orrs	r3, r4
 8000f2e:	fa00 f801 	lsl.w	r8, r0, r1
 8000f32:	fa1f fc87 	uxth.w	ip, r7
 8000f36:	fbbe f0f9 	udiv	r0, lr, r9
 8000f3a:	0c1c      	lsrs	r4, r3, #16
 8000f3c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f40:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f44:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f48:	45a6      	cmp	lr, r4
 8000f4a:	fa02 f201 	lsl.w	r2, r2, r1
 8000f4e:	d909      	bls.n	8000f64 <__udivmoddi4+0x1a0>
 8000f50:	193c      	adds	r4, r7, r4
 8000f52:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f56:	f080 809c 	bcs.w	8001092 <__udivmoddi4+0x2ce>
 8000f5a:	45a6      	cmp	lr, r4
 8000f5c:	f240 8099 	bls.w	8001092 <__udivmoddi4+0x2ce>
 8000f60:	3802      	subs	r0, #2
 8000f62:	443c      	add	r4, r7
 8000f64:	eba4 040e 	sub.w	r4, r4, lr
 8000f68:	fa1f fe83 	uxth.w	lr, r3
 8000f6c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f70:	fb09 4413 	mls	r4, r9, r3, r4
 8000f74:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f78:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f7c:	45a4      	cmp	ip, r4
 8000f7e:	d908      	bls.n	8000f92 <__udivmoddi4+0x1ce>
 8000f80:	193c      	adds	r4, r7, r4
 8000f82:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f86:	f080 8082 	bcs.w	800108e <__udivmoddi4+0x2ca>
 8000f8a:	45a4      	cmp	ip, r4
 8000f8c:	d97f      	bls.n	800108e <__udivmoddi4+0x2ca>
 8000f8e:	3b02      	subs	r3, #2
 8000f90:	443c      	add	r4, r7
 8000f92:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f96:	eba4 040c 	sub.w	r4, r4, ip
 8000f9a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f9e:	4564      	cmp	r4, ip
 8000fa0:	4673      	mov	r3, lr
 8000fa2:	46e1      	mov	r9, ip
 8000fa4:	d362      	bcc.n	800106c <__udivmoddi4+0x2a8>
 8000fa6:	d05f      	beq.n	8001068 <__udivmoddi4+0x2a4>
 8000fa8:	b15d      	cbz	r5, 8000fc2 <__udivmoddi4+0x1fe>
 8000faa:	ebb8 0203 	subs.w	r2, r8, r3
 8000fae:	eb64 0409 	sbc.w	r4, r4, r9
 8000fb2:	fa04 f606 	lsl.w	r6, r4, r6
 8000fb6:	fa22 f301 	lsr.w	r3, r2, r1
 8000fba:	431e      	orrs	r6, r3
 8000fbc:	40cc      	lsrs	r4, r1
 8000fbe:	e9c5 6400 	strd	r6, r4, [r5]
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	e74f      	b.n	8000e66 <__udivmoddi4+0xa2>
 8000fc6:	fbb1 fcf2 	udiv	ip, r1, r2
 8000fca:	0c01      	lsrs	r1, r0, #16
 8000fcc:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000fd0:	b280      	uxth	r0, r0
 8000fd2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000fd6:	463b      	mov	r3, r7
 8000fd8:	4638      	mov	r0, r7
 8000fda:	463c      	mov	r4, r7
 8000fdc:	46b8      	mov	r8, r7
 8000fde:	46be      	mov	lr, r7
 8000fe0:	2620      	movs	r6, #32
 8000fe2:	fbb1 f1f7 	udiv	r1, r1, r7
 8000fe6:	eba2 0208 	sub.w	r2, r2, r8
 8000fea:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000fee:	e766      	b.n	8000ebe <__udivmoddi4+0xfa>
 8000ff0:	4601      	mov	r1, r0
 8000ff2:	e718      	b.n	8000e26 <__udivmoddi4+0x62>
 8000ff4:	4610      	mov	r0, r2
 8000ff6:	e72c      	b.n	8000e52 <__udivmoddi4+0x8e>
 8000ff8:	f1c6 0220 	rsb	r2, r6, #32
 8000ffc:	fa2e f302 	lsr.w	r3, lr, r2
 8001000:	40b7      	lsls	r7, r6
 8001002:	40b1      	lsls	r1, r6
 8001004:	fa20 f202 	lsr.w	r2, r0, r2
 8001008:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800100c:	430a      	orrs	r2, r1
 800100e:	fbb3 f8fe 	udiv	r8, r3, lr
 8001012:	b2bc      	uxth	r4, r7
 8001014:	fb0e 3318 	mls	r3, lr, r8, r3
 8001018:	0c11      	lsrs	r1, r2, #16
 800101a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800101e:	fb08 f904 	mul.w	r9, r8, r4
 8001022:	40b0      	lsls	r0, r6
 8001024:	4589      	cmp	r9, r1
 8001026:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800102a:	b280      	uxth	r0, r0
 800102c:	d93e      	bls.n	80010ac <__udivmoddi4+0x2e8>
 800102e:	1879      	adds	r1, r7, r1
 8001030:	f108 3cff 	add.w	ip, r8, #4294967295
 8001034:	d201      	bcs.n	800103a <__udivmoddi4+0x276>
 8001036:	4589      	cmp	r9, r1
 8001038:	d81f      	bhi.n	800107a <__udivmoddi4+0x2b6>
 800103a:	eba1 0109 	sub.w	r1, r1, r9
 800103e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001042:	fb09 f804 	mul.w	r8, r9, r4
 8001046:	fb0e 1119 	mls	r1, lr, r9, r1
 800104a:	b292      	uxth	r2, r2
 800104c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001050:	4542      	cmp	r2, r8
 8001052:	d229      	bcs.n	80010a8 <__udivmoddi4+0x2e4>
 8001054:	18ba      	adds	r2, r7, r2
 8001056:	f109 31ff 	add.w	r1, r9, #4294967295
 800105a:	d2c4      	bcs.n	8000fe6 <__udivmoddi4+0x222>
 800105c:	4542      	cmp	r2, r8
 800105e:	d2c2      	bcs.n	8000fe6 <__udivmoddi4+0x222>
 8001060:	f1a9 0102 	sub.w	r1, r9, #2
 8001064:	443a      	add	r2, r7
 8001066:	e7be      	b.n	8000fe6 <__udivmoddi4+0x222>
 8001068:	45f0      	cmp	r8, lr
 800106a:	d29d      	bcs.n	8000fa8 <__udivmoddi4+0x1e4>
 800106c:	ebbe 0302 	subs.w	r3, lr, r2
 8001070:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001074:	3801      	subs	r0, #1
 8001076:	46e1      	mov	r9, ip
 8001078:	e796      	b.n	8000fa8 <__udivmoddi4+0x1e4>
 800107a:	eba7 0909 	sub.w	r9, r7, r9
 800107e:	4449      	add	r1, r9
 8001080:	f1a8 0c02 	sub.w	ip, r8, #2
 8001084:	fbb1 f9fe 	udiv	r9, r1, lr
 8001088:	fb09 f804 	mul.w	r8, r9, r4
 800108c:	e7db      	b.n	8001046 <__udivmoddi4+0x282>
 800108e:	4673      	mov	r3, lr
 8001090:	e77f      	b.n	8000f92 <__udivmoddi4+0x1ce>
 8001092:	4650      	mov	r0, sl
 8001094:	e766      	b.n	8000f64 <__udivmoddi4+0x1a0>
 8001096:	4608      	mov	r0, r1
 8001098:	e6fd      	b.n	8000e96 <__udivmoddi4+0xd2>
 800109a:	443b      	add	r3, r7
 800109c:	3a02      	subs	r2, #2
 800109e:	e733      	b.n	8000f08 <__udivmoddi4+0x144>
 80010a0:	f1ac 0c02 	sub.w	ip, ip, #2
 80010a4:	443b      	add	r3, r7
 80010a6:	e71c      	b.n	8000ee2 <__udivmoddi4+0x11e>
 80010a8:	4649      	mov	r1, r9
 80010aa:	e79c      	b.n	8000fe6 <__udivmoddi4+0x222>
 80010ac:	eba1 0109 	sub.w	r1, r1, r9
 80010b0:	46c4      	mov	ip, r8
 80010b2:	fbb1 f9fe 	udiv	r9, r1, lr
 80010b6:	fb09 f804 	mul.w	r8, r9, r4
 80010ba:	e7c4      	b.n	8001046 <__udivmoddi4+0x282>

080010bc <__aeabi_idiv0>:
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop

080010c0 <MX_ADC1_Init>:
/* USER CODE END 0 */

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010c6:	463b      	mov	r3, r7
 80010c8:	2200      	movs	r2, #0
 80010ca:	601a      	str	r2, [r3, #0]
 80010cc:	605a      	str	r2, [r3, #4]
 80010ce:	609a      	str	r2, [r3, #8]
 80010d0:	60da      	str	r2, [r3, #12]
  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data
   * Alignment and number of conversion)
   */
  hadc1.Instance = ADC1;
 80010d2:	4b21      	ldr	r3, [pc, #132]	@ (8001158 <MX_ADC1_Init+0x98>)
 80010d4:	4a21      	ldr	r2, [pc, #132]	@ (800115c <MX_ADC1_Init+0x9c>)
 80010d6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001158 <MX_ADC1_Init+0x98>)
 80010da:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80010de:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010e0:	4b1d      	ldr	r3, [pc, #116]	@ (8001158 <MX_ADC1_Init+0x98>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80010e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001158 <MX_ADC1_Init+0x98>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001158 <MX_ADC1_Init+0x98>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010f2:	4b19      	ldr	r3, [pc, #100]	@ (8001158 <MX_ADC1_Init+0x98>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010fa:	4b17      	ldr	r3, [pc, #92]	@ (8001158 <MX_ADC1_Init+0x98>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001100:	4b15      	ldr	r3, [pc, #84]	@ (8001158 <MX_ADC1_Init+0x98>)
 8001102:	4a17      	ldr	r2, [pc, #92]	@ (8001160 <MX_ADC1_Init+0xa0>)
 8001104:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001106:	4b14      	ldr	r3, [pc, #80]	@ (8001158 <MX_ADC1_Init+0x98>)
 8001108:	2200      	movs	r2, #0
 800110a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800110c:	4b12      	ldr	r3, [pc, #72]	@ (8001158 <MX_ADC1_Init+0x98>)
 800110e:	2201      	movs	r2, #1
 8001110:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001112:	4b11      	ldr	r3, [pc, #68]	@ (8001158 <MX_ADC1_Init+0x98>)
 8001114:	2200      	movs	r2, #0
 8001116:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800111a:	4b0f      	ldr	r3, [pc, #60]	@ (8001158 <MX_ADC1_Init+0x98>)
 800111c:	2201      	movs	r2, #1
 800111e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001120:	480d      	ldr	r0, [pc, #52]	@ (8001158 <MX_ADC1_Init+0x98>)
 8001122:	f000 fd57 	bl	8001bd4 <HAL_ADC_Init>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <MX_ADC1_Init+0x70>
    Error_Handler();
 800112c:	f000 fb52 	bl	80017d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in
   * the sequencer and its sample time.
   */
  sConfig.Channel = ADC_CHANNEL_6;
 8001130:	2306      	movs	r3, #6
 8001132:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001134:	2301      	movs	r3, #1
 8001136:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001138:	2300      	movs	r3, #0
 800113a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800113c:	463b      	mov	r3, r7
 800113e:	4619      	mov	r1, r3
 8001140:	4805      	ldr	r0, [pc, #20]	@ (8001158 <MX_ADC1_Init+0x98>)
 8001142:	f000 fd8b 	bl	8001c5c <HAL_ADC_ConfigChannel>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <MX_ADC1_Init+0x90>
    Error_Handler();
 800114c:	f000 fb42 	bl	80017d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 8001150:	bf00      	nop
 8001152:	3710      	adds	r7, #16
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	20000244 	.word	0x20000244
 800115c:	40012000 	.word	0x40012000
 8001160:	0f000001 	.word	0x0f000001

08001164 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef *adcHandle) {
 8001164:	b580      	push	{r7, lr}
 8001166:	b08a      	sub	sp, #40	@ 0x28
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116c:	f107 0314 	add.w	r3, r7, #20
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	605a      	str	r2, [r3, #4]
 8001176:	609a      	str	r2, [r3, #8]
 8001178:	60da      	str	r2, [r3, #12]
 800117a:	611a      	str	r2, [r3, #16]
  if (adcHandle->Instance == ADC1) {
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a17      	ldr	r2, [pc, #92]	@ (80011e0 <HAL_ADC_MspInit+0x7c>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d127      	bne.n	80011d6 <HAL_ADC_MspInit+0x72>
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001186:	2300      	movs	r3, #0
 8001188:	613b      	str	r3, [r7, #16]
 800118a:	4b16      	ldr	r3, [pc, #88]	@ (80011e4 <HAL_ADC_MspInit+0x80>)
 800118c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800118e:	4a15      	ldr	r2, [pc, #84]	@ (80011e4 <HAL_ADC_MspInit+0x80>)
 8001190:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001194:	6453      	str	r3, [r2, #68]	@ 0x44
 8001196:	4b13      	ldr	r3, [pc, #76]	@ (80011e4 <HAL_ADC_MspInit+0x80>)
 8001198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800119a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800119e:	613b      	str	r3, [r7, #16]
 80011a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	60fb      	str	r3, [r7, #12]
 80011a6:	4b0f      	ldr	r3, [pc, #60]	@ (80011e4 <HAL_ADC_MspInit+0x80>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011aa:	4a0e      	ldr	r2, [pc, #56]	@ (80011e4 <HAL_ADC_MspInit+0x80>)
 80011ac:	f043 0301 	orr.w	r3, r3, #1
 80011b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011b2:	4b0c      	ldr	r3, [pc, #48]	@ (80011e4 <HAL_ADC_MspInit+0x80>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b6:	f003 0301 	and.w	r3, r3, #1
 80011ba:	60fb      	str	r3, [r7, #12]
 80011bc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = RTK_BAT_ADC1_IN6_Pin;
 80011be:	2340      	movs	r3, #64	@ 0x40
 80011c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011c2:	2303      	movs	r3, #3
 80011c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c6:	2300      	movs	r3, #0
 80011c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(RTK_BAT_ADC1_IN6_GPIO_Port, &GPIO_InitStruct);
 80011ca:	f107 0314 	add.w	r3, r7, #20
 80011ce:	4619      	mov	r1, r3
 80011d0:	4805      	ldr	r0, [pc, #20]	@ (80011e8 <HAL_ADC_MspInit+0x84>)
 80011d2:	f001 f873 	bl	80022bc <HAL_GPIO_Init>

    /* USER CODE BEGIN ADC1_MspInit 1 */

    /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011d6:	bf00      	nop
 80011d8:	3728      	adds	r7, #40	@ 0x28
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	40012000 	.word	0x40012000
 80011e4:	40023800 	.word	0x40023800
 80011e8:	40020000 	.word	0x40020000

080011ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP
  field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) {
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >>
 80011f0:	4b04      	ldr	r3, [pc, #16]	@ (8001204 <__NVIC_GetPriorityGrouping+0x18>)
 80011f2:	68db      	ldr	r3, [r3, #12]
 80011f4:	0a1b      	lsrs	r3, r3, #8
 80011f6:	f003 0307 	and.w	r3, r3, #7
                     SCB_AIRCR_PRIGROUP_Pos));
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr
 8001204:	e000ed00 	.word	0xe000ed00

08001208 <__NVIC_EnableIRQ>:
  \brief   Enable Interrupt
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) {
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	4603      	mov	r3, r0
 8001210:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0) {
 8001212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001216:	2b00      	cmp	r3, #0
 8001218:	db0b      	blt.n	8001232 <__NVIC_EnableIRQ+0x2a>
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] =
        (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800121a:	79fb      	ldrb	r3, [r7, #7]
 800121c:	f003 021f 	and.w	r2, r3, #31
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] =
 8001220:	4907      	ldr	r1, [pc, #28]	@ (8001240 <__NVIC_EnableIRQ+0x38>)
 8001222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001226:	095b      	lsrs	r3, r3, #5
        (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001228:	2001      	movs	r0, #1
 800122a:	fa00 f202 	lsl.w	r2, r0, r2
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] =
 800122e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001232:	bf00      	nop
 8001234:	370c      	adds	r7, #12
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	e000e100 	.word	0xe000e100

08001244 <__NVIC_SetPriority>:
  exception. The interrupt number can be positive to specify a device specific
  interrupt, or negative to specify a processor exception. \param [in]      IRQn
  Interrupt number. \param [in]  priority  Priority to set. \note    The
  priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) {
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	4603      	mov	r3, r0
 800124c:	6039      	str	r1, [r7, #0]
 800124e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0) {
 8001250:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001254:	2b00      	cmp	r3, #0
 8001256:	db0a      	blt.n	800126e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)] =
        (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	b2da      	uxtb	r2, r3
    NVIC->IP[((uint32_t)IRQn)] =
 800125c:	490c      	ldr	r1, [pc, #48]	@ (8001290 <__NVIC_SetPriority+0x4c>)
 800125e:	f997 3007 	ldrsb.w	r3, [r7, #7]
        (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001262:	0112      	lsls	r2, r2, #4
 8001264:	b2d2      	uxtb	r2, r2
    NVIC->IP[((uint32_t)IRQn)] =
 8001266:	440b      	add	r3, r1
 8001268:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  } else {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL) - 4UL] =
        (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800126c:	e00a      	b.n	8001284 <__NVIC_SetPriority+0x40>
        (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	b2da      	uxtb	r2, r3
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL) - 4UL] =
 8001272:	4908      	ldr	r1, [pc, #32]	@ (8001294 <__NVIC_SetPriority+0x50>)
 8001274:	79fb      	ldrb	r3, [r7, #7]
 8001276:	f003 030f 	and.w	r3, r3, #15
 800127a:	3b04      	subs	r3, #4
        (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800127c:	0112      	lsls	r2, r2, #4
 800127e:	b2d2      	uxtb	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL) - 4UL] =
 8001280:	440b      	add	r3, r1
 8001282:	761a      	strb	r2, [r3, #24]
}
 8001284:	bf00      	nop
 8001286:	370c      	adds	r7, #12
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr
 8001290:	e000e100 	.word	0xe000e100
 8001294:	e000ed00 	.word	0xe000ed00

08001298 <NVIC_EncodePriority>:
  SubPriority  Subpriority value (starting from 0). \return Encoded priority.
  Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup,
                                             uint32_t PreemptPriority,
                                             uint32_t SubPriority) {
 8001298:	b480      	push	{r7}
 800129a:	b089      	sub	sp, #36	@ 0x24
 800129c:	af00      	add	r7, sp, #0
 800129e:	60f8      	str	r0, [r7, #12]
 80012a0:	60b9      	str	r1, [r7, #8]
 80012a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp =
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	f003 0307 	and.w	r3, r3, #7
 80012aa:	61fb      	str	r3, [r7, #28]
      (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits =
      ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS))
 80012ac:	69fb      	ldr	r3, [r7, #28]
 80012ae:	f1c3 0307 	rsb	r3, r3, #7
  PreemptPriorityBits =
 80012b2:	2b04      	cmp	r3, #4
 80012b4:	bf28      	it	cs
 80012b6:	2304      	movcs	r3, #4
 80012b8:	61bb      	str	r3, [r7, #24]
          ? (uint32_t)(__NVIC_PRIO_BITS)
          : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits =
      ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL)
 80012ba:	69fb      	ldr	r3, [r7, #28]
 80012bc:	3304      	adds	r3, #4
          ? (uint32_t)0UL
          : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012be:	2b06      	cmp	r3, #6
 80012c0:	d902      	bls.n	80012c8 <NVIC_EncodePriority+0x30>
 80012c2:	69fb      	ldr	r3, [r7, #28]
 80012c4:	3b03      	subs	r3, #3
 80012c6:	e000      	b.n	80012ca <NVIC_EncodePriority+0x32>
 80012c8:	2300      	movs	r3, #0
  SubPriorityBits =
 80012ca:	617b      	str	r3, [r7, #20]

  return (((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL))
 80012cc:	f04f 32ff 	mov.w	r2, #4294967295
 80012d0:	69bb      	ldr	r3, [r7, #24]
 80012d2:	fa02 f303 	lsl.w	r3, r2, r3
 80012d6:	43da      	mvns	r2, r3
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	401a      	ands	r2, r3
           << SubPriorityBits) |
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	409a      	lsls	r2, r3
          ((SubPriority & (uint32_t)((1UL << (SubPriorityBits)) - 1UL))));
 80012e0:	f04f 31ff 	mov.w	r1, #4294967295
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	fa01 f303 	lsl.w	r3, r1, r3
 80012ea:	43d9      	mvns	r1, r3
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	400b      	ands	r3, r1
           << SubPriorityBits) |
 80012f0:	4313      	orrs	r3, r2
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3724      	adds	r7, #36	@ 0x24
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
	...

08001300 <MX_DMA_Init>:
/* USER CODE END 1 */

/**
 * Enable DMA controller clock
 */
void MX_DMA_Init(void) {
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001306:	2300      	movs	r3, #0
 8001308:	607b      	str	r3, [r7, #4]
 800130a:	4b27      	ldr	r3, [pc, #156]	@ (80013a8 <MX_DMA_Init+0xa8>)
 800130c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800130e:	4a26      	ldr	r2, [pc, #152]	@ (80013a8 <MX_DMA_Init+0xa8>)
 8001310:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001314:	6313      	str	r3, [r2, #48]	@ 0x30
 8001316:	4b24      	ldr	r3, [pc, #144]	@ (80013a8 <MX_DMA_Init+0xa8>)
 8001318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800131a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800131e:	607b      	str	r3, [r7, #4]
 8001320:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001322:	2300      	movs	r3, #0
 8001324:	603b      	str	r3, [r7, #0]
 8001326:	4b20      	ldr	r3, [pc, #128]	@ (80013a8 <MX_DMA_Init+0xa8>)
 8001328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800132a:	4a1f      	ldr	r2, [pc, #124]	@ (80013a8 <MX_DMA_Init+0xa8>)
 800132c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001330:	6313      	str	r3, [r2, #48]	@ 0x30
 8001332:	4b1d      	ldr	r3, [pc, #116]	@ (80013a8 <MX_DMA_Init+0xa8>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001336:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800133a:	603b      	str	r3, [r7, #0]
 800133c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 4, 0);
 800133e:	2200      	movs	r2, #0
 8001340:	2104      	movs	r1, #4
 8001342:	200b      	movs	r0, #11
 8001344:	f000 ff83 	bl	800224e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001348:	200b      	movs	r0, #11
 800134a:	f000 ff9c 	bl	8002286 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 4, 0);
 800134e:	2200      	movs	r2, #0
 8001350:	2104      	movs	r1, #4
 8001352:	200c      	movs	r0, #12
 8001354:	f000 ff7b 	bl	800224e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001358:	200c      	movs	r0, #12
 800135a:	f000 ff94 	bl	8002286 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 4, 0);
 800135e:	2200      	movs	r2, #0
 8001360:	2104      	movs	r1, #4
 8001362:	200d      	movs	r0, #13
 8001364:	f000 ff73 	bl	800224e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001368:	200d      	movs	r0, #13
 800136a:	f000 ff8c 	bl	8002286 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 4, 0);
 800136e:	2200      	movs	r2, #0
 8001370:	2104      	movs	r1, #4
 8001372:	2010      	movs	r0, #16
 8001374:	f000 ff6b 	bl	800224e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001378:	2010      	movs	r0, #16
 800137a:	f000 ff84 	bl	8002286 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  NVIC_SetPriority(DMA2_Stream2_IRQn,
 800137e:	f7ff ff35 	bl	80011ec <__NVIC_GetPriorityGrouping>
 8001382:	4603      	mov	r3, r0
 8001384:	2200      	movs	r2, #0
 8001386:	2104      	movs	r1, #4
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff ff85 	bl	8001298 <NVIC_EncodePriority>
 800138e:	4603      	mov	r3, r0
 8001390:	4619      	mov	r1, r3
 8001392:	203a      	movs	r0, #58	@ 0x3a
 8001394:	f7ff ff56 	bl	8001244 <__NVIC_SetPriority>
                   NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 4, 0));
  NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001398:	203a      	movs	r0, #58	@ 0x3a
 800139a:	f7ff ff35 	bl	8001208 <__NVIC_EnableIRQ>
}
 800139e:	bf00      	nop
 80013a0:	3708      	adds	r7, #8
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	40023800 	.word	0x40023800

080013ac <MX_GPIO_Init>:
 * Input
 * Output
 * EVENT_OUT
 * EXTI
 */
void MX_GPIO_Init(void) {
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b08a      	sub	sp, #40	@ 0x28
 80013b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b2:	f107 0314 	add.w	r3, r7, #20
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	609a      	str	r2, [r3, #8]
 80013be:	60da      	str	r2, [r3, #12]
 80013c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013c2:	2300      	movs	r3, #0
 80013c4:	613b      	str	r3, [r7, #16]
 80013c6:	4b51      	ldr	r3, [pc, #324]	@ (800150c <MX_GPIO_Init+0x160>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ca:	4a50      	ldr	r2, [pc, #320]	@ (800150c <MX_GPIO_Init+0x160>)
 80013cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013d2:	4b4e      	ldr	r3, [pc, #312]	@ (800150c <MX_GPIO_Init+0x160>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013da:	613b      	str	r3, [r7, #16]
 80013dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013de:	2300      	movs	r3, #0
 80013e0:	60fb      	str	r3, [r7, #12]
 80013e2:	4b4a      	ldr	r3, [pc, #296]	@ (800150c <MX_GPIO_Init+0x160>)
 80013e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e6:	4a49      	ldr	r2, [pc, #292]	@ (800150c <MX_GPIO_Init+0x160>)
 80013e8:	f043 0304 	orr.w	r3, r3, #4
 80013ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ee:	4b47      	ldr	r3, [pc, #284]	@ (800150c <MX_GPIO_Init+0x160>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f2:	f003 0304 	and.w	r3, r3, #4
 80013f6:	60fb      	str	r3, [r7, #12]
 80013f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013fa:	2300      	movs	r3, #0
 80013fc:	60bb      	str	r3, [r7, #8]
 80013fe:	4b43      	ldr	r3, [pc, #268]	@ (800150c <MX_GPIO_Init+0x160>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001402:	4a42      	ldr	r2, [pc, #264]	@ (800150c <MX_GPIO_Init+0x160>)
 8001404:	f043 0301 	orr.w	r3, r3, #1
 8001408:	6313      	str	r3, [r2, #48]	@ 0x30
 800140a:	4b40      	ldr	r3, [pc, #256]	@ (800150c <MX_GPIO_Init+0x160>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800140e:	f003 0301 	and.w	r3, r3, #1
 8001412:	60bb      	str	r3, [r7, #8]
 8001414:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001416:	2300      	movs	r3, #0
 8001418:	607b      	str	r3, [r7, #4]
 800141a:	4b3c      	ldr	r3, [pc, #240]	@ (800150c <MX_GPIO_Init+0x160>)
 800141c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141e:	4a3b      	ldr	r2, [pc, #236]	@ (800150c <MX_GPIO_Init+0x160>)
 8001420:	f043 0302 	orr.w	r3, r3, #2
 8001424:	6313      	str	r3, [r2, #48]	@ 0x30
 8001426:	4b39      	ldr	r3, [pc, #228]	@ (800150c <MX_GPIO_Init+0x160>)
 8001428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142a:	f003 0302 	and.w	r3, r3, #2
 800142e:	607b      	str	r3, [r7, #4]
 8001430:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001432:	2300      	movs	r3, #0
 8001434:	603b      	str	r3, [r7, #0]
 8001436:	4b35      	ldr	r3, [pc, #212]	@ (800150c <MX_GPIO_Init+0x160>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143a:	4a34      	ldr	r2, [pc, #208]	@ (800150c <MX_GPIO_Init+0x160>)
 800143c:	f043 0308 	orr.w	r3, r3, #8
 8001440:	6313      	str	r3, [r2, #48]	@ 0x30
 8001442:	4b32      	ldr	r3, [pc, #200]	@ (800150c <MX_GPIO_Init+0x160>)
 8001444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001446:	f003 0308 	and.w	r3, r3, #8
 800144a:	603b      	str	r3, [r7, #0]
 800144c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC,
 800144e:	2200      	movs	r2, #0
 8001450:	211e      	movs	r1, #30
 8001452:	482f      	ldr	r0, [pc, #188]	@ (8001510 <MX_GPIO_Init+0x164>)
 8001454:	f001 f8e6 	bl	8002624 <HAL_GPIO_WritePin>
                    LED_D1_R_Pin | LED_D1_G_Pin | LED_D2_R_Pin | LED_D2_G_Pin,
                    GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RTK_RST_Pin | RTK2_RST_Pin, GPIO_PIN_RESET);
 8001458:	2200      	movs	r2, #0
 800145a:	f44f 7190 	mov.w	r1, #288	@ 0x120
 800145e:	482d      	ldr	r0, [pc, #180]	@ (8001514 <MX_GPIO_Init+0x168>)
 8001460:	f001 f8e0 	bl	8002624 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB,
 8001464:	2200      	movs	r2, #0
 8001466:	f246 0178 	movw	r1, #24696	@ 0x6078
 800146a:	482b      	ldr	r0, [pc, #172]	@ (8001518 <MX_GPIO_Init+0x16c>)
 800146c:	f001 f8da 	bl	8002624 <HAL_GPIO_WritePin>
                        LTE_W_DISABLE_Pin | LTE_WAKEUP_Pin,
                    GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_D1_R_Pin LED_D1_G_Pin LED_D2_R_Pin LED_D2_G_Pin
                           RS485_DE_Pin RS485_RE_Pin */
  GPIO_InitStruct.Pin = LED_D1_R_Pin | LED_D1_G_Pin | LED_D2_R_Pin |
 8001470:	231e      	movs	r3, #30
 8001472:	617b      	str	r3, [r7, #20]
                        LED_D2_G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001474:	2301      	movs	r3, #1
 8001476:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001478:	2300      	movs	r3, #0
 800147a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800147c:	2300      	movs	r3, #0
 800147e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001480:	f107 0314 	add.w	r3, r7, #20
 8001484:	4619      	mov	r1, r3
 8001486:	4822      	ldr	r0, [pc, #136]	@ (8001510 <MX_GPIO_Init+0x164>)
 8001488:	f000 ff18 	bl	80022bc <HAL_GPIO_Init>

  /*Configure GPIO pins : RTK_INT_Pin RTK2_INT_Pin */
  GPIO_InitStruct.Pin = RTK_INT_Pin | RTK2_INT_Pin;
 800148c:	2390      	movs	r3, #144	@ 0x90
 800148e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001490:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001494:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001496:	2300      	movs	r3, #0
 8001498:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800149a:	f107 0314 	add.w	r3, r7, #20
 800149e:	4619      	mov	r1, r3
 80014a0:	481c      	ldr	r0, [pc, #112]	@ (8001514 <MX_GPIO_Init+0x168>)
 80014a2:	f000 ff0b 	bl	80022bc <HAL_GPIO_Init>

  /*Configure GPIO pins : RTK_RST_Pin RTK2_RST_Pin */
  GPIO_InitStruct.Pin = RTK_RST_Pin | RTK2_RST_Pin;
 80014a6:	f44f 7390 	mov.w	r3, #288	@ 0x120
 80014aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ac:	2301      	movs	r3, #1
 80014ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b0:	2300      	movs	r3, #0
 80014b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b4:	2300      	movs	r3, #0
 80014b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014b8:	f107 0314 	add.w	r3, r7, #20
 80014bc:	4619      	mov	r1, r3
 80014be:	4815      	ldr	r0, [pc, #84]	@ (8001514 <MX_GPIO_Init+0x168>)
 80014c0:	f000 fefc 	bl	80022bc <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_D3_R_Pin LED_D3_G_Pin LTE_PWRKEY_Pin LTE_RST_Pin
                           LTE_W_DISABLE_Pin LTE_WAKEUP_Pin */
  GPIO_InitStruct.Pin = LED_D3_R_Pin | LED_D3_G_Pin | LTE_PWRKEY_Pin |
 80014c4:	f246 0378 	movw	r3, #24696	@ 0x6078
 80014c8:	617b      	str	r3, [r7, #20]
                        LTE_RST_Pin | LTE_W_DISABLE_Pin | LTE_WAKEUP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ca:	2301      	movs	r3, #1
 80014cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ce:	2300      	movs	r3, #0
 80014d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d2:	2300      	movs	r3, #0
 80014d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014d6:	f107 0314 	add.w	r3, r7, #20
 80014da:	4619      	mov	r1, r3
 80014dc:	480e      	ldr	r0, [pc, #56]	@ (8001518 <MX_GPIO_Init+0x16c>)
 80014de:	f000 feed 	bl	80022bc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 80014e2:	2200      	movs	r2, #0
 80014e4:	2105      	movs	r1, #5
 80014e6:	200a      	movs	r0, #10
 80014e8:	f000 feb1 	bl	800224e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80014ec:	200a      	movs	r0, #10
 80014ee:	f000 feca 	bl	8002286 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80014f2:	2200      	movs	r2, #0
 80014f4:	2105      	movs	r1, #5
 80014f6:	2017      	movs	r0, #23
 80014f8:	f000 fea9 	bl	800224e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80014fc:	2017      	movs	r0, #23
 80014fe:	f000 fec2 	bl	8002286 <HAL_NVIC_EnableIRQ>
}
 8001502:	bf00      	nop
 8001504:	3728      	adds	r7, #40	@ 0x28
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	40023800 	.word	0x40023800
 8001510:	40020800 	.word	0x40020800
 8001514:	40020000 	.word	0x40020000
 8001518:	40020400 	.word	0x40020400

0800151c <vApplicationMallocFailedHook>:
 *    The size of the FreeRTOS heap is set by the configTOTAL_HEAP_SIZE
 *    configuration constant in FreeRTOSConfig.h
 *
 */

void vApplicationMallocFailedHook(void) {
 800151c:	b480      	push	{r7}
 800151e:	b083      	sub	sp, #12
 8001520:	af00      	add	r7, sp, #0

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8001522:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8001526:	f383 8811 	msr	BASEPRI, r3
 800152a:	f3bf 8f6f 	isb	sy
 800152e:	f3bf 8f4f 	dsb	sy
 8001532:	607b      	str	r3, [r7, #4]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8001534:	bf00      	nop
  taskDISABLE_INTERRUPTS();
  for (;;)
 8001536:	bf00      	nop
 8001538:	e7fd      	b.n	8001536 <vApplicationMallocFailedHook+0x1a>

0800153a <vApplicationStackOverflowHook>:
 *  Function description
 *    Run time stack overflow checking is performed if
 *    configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.
 *    This hook function is called if a stack overflow is detected.
 */
void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName) {
 800153a:	b480      	push	{r7}
 800153c:	b085      	sub	sp, #20
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
 8001542:	6039      	str	r1, [r7, #0]
    __asm volatile
 8001544:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8001548:	f383 8811 	msr	BASEPRI, r3
 800154c:	f3bf 8f6f 	isb	sy
 8001550:	f3bf 8f4f 	dsb	sy
 8001554:	60fb      	str	r3, [r7, #12]
}
 8001556:	bf00      	nop
  (void)pcTaskName;
  (void)xTask;
  taskDISABLE_INTERRUPTS();
  for (;;)
 8001558:	bf00      	nop
 800155a:	e7fd      	b.n	8001558 <vApplicationStackOverflowHook+0x1e>

0800155c <vApplicationIdleHook>:
 *    In this case it does nothing useful, other than report
 *    the amount of FreeRTOS heap that remains unallocated.
 *
 */

void vApplicationIdleHook(void) {
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
#if configSUPPORT_DYNAMIC_ALLOCATION == 1
  volatile size_t xFreeHeapSpace;

  xFreeHeapSpace = xPortGetFreeHeapSize();
 8001562:	f00a fca5 	bl	800beb0 <xPortGetFreeHeapSize>
 8001566:	4603      	mov	r3, r0
 8001568:	607b      	str	r3, [r7, #4]
  if (xFreeHeapSpace > 100) {
 800156a:	687b      	ldr	r3, [r7, #4]
    // if there is a lot of heap remaining unallocated then
    // the value of configTOTAL_HEAP_SIZE in FreeRTOSConfig.h can be
    // reduced accordingly.
  }
#endif
}
 800156c:	bf00      	nop
 800156e:	3708      	adds	r7, #8
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}

08001574 <vApplicationTickHook>:
 *    header file, so this simple build configuration also has to define
 *    a tick hook - even though it does not actually use it for anything.
 *
 */

void vApplicationTickHook(void) {}
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
 8001578:	bf00      	nop
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr
	...

08001584 <vApplicationGetIdleTaskMemory>:
 *
 */
#if configSUPPORT_STATIC_ALLOCATION == 1
void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer,
                                   StackType_t **ppxIdleTaskStackBuffer,
                                   uint32_t *pulIdleTaskStackSize) {
 8001584:	b480      	push	{r7}
 8001586:	b085      	sub	sp, #20
 8001588:	af00      	add	r7, sp, #0
 800158a:	60f8      	str	r0, [r7, #12]
 800158c:	60b9      	str	r1, [r7, #8]
 800158e:	607a      	str	r2, [r7, #4]
  static StaticTask_t xIdleTaskTCB;
  static StackType_t uxIdleTaskStack[configMINIMAL_STACK_SIZE];

  /* Pass out a pointer to the StaticTask_t structure in which the Idle task's
  state will be stored. */
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCB;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	4a07      	ldr	r2, [pc, #28]	@ (80015b0 <vApplicationGetIdleTaskMemory+0x2c>)
 8001594:	601a      	str	r2, [r3, #0]

  /* Pass out the array that will be used as the Idle task's stack. */
  *ppxIdleTaskStackBuffer = uxIdleTaskStack;
 8001596:	68bb      	ldr	r3, [r7, #8]
 8001598:	4a06      	ldr	r2, [pc, #24]	@ (80015b4 <vApplicationGetIdleTaskMemory+0x30>)
 800159a:	601a      	str	r2, [r3, #0]

  /* Pass out the size of the array pointed to by *ppxIdleTaskStackBuffer.
  Note that, as the array is necessarily of type StackType_t,
  configMINIMAL_STACK_SIZE is specified in words, not bytes. */
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015a2:	601a      	str	r2, [r3, #0]
}
 80015a4:	bf00      	nop
 80015a6:	3714      	adds	r7, #20
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr
 80015b0:	2000028c 	.word	0x2000028c
 80015b4:	2000033c 	.word	0x2000033c

080015b8 <vApplicationGetTimerTaskMemory>:
/*-----------------------------------------------------------*/

#if configSUPPORT_STATIC_ALLOCATION == 1
void vApplicationGetTimerTaskMemory(StaticTask_t **ppxTimerTaskTCBBuffer,
                                    StackType_t **ppxTimerTaskStackBuffer,
                                    uint32_t *pulTimerTaskStackSize) {
 80015b8:	b480      	push	{r7}
 80015ba:	b085      	sub	sp, #20
 80015bc:	af00      	add	r7, sp, #0
 80015be:	60f8      	str	r0, [r7, #12]
 80015c0:	60b9      	str	r1, [r7, #8]
 80015c2:	607a      	str	r2, [r7, #4]
  static StaticTask_t xTimerTaskTCB;
  static StackType_t uxTimerTaskStack[configTIMER_TASK_STACK_DEPTH];

  /* Pass out a pointer to the StaticTask_t structure in which the Timer
  task's state will be stored. */
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCB;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	4a07      	ldr	r2, [pc, #28]	@ (80015e4 <vApplicationGetTimerTaskMemory+0x2c>)
 80015c8:	601a      	str	r2, [r3, #0]

  /* Pass out the array that will be used as the Timer task's stack. */
  *ppxTimerTaskStackBuffer = uxTimerTaskStack;
 80015ca:	68bb      	ldr	r3, [r7, #8]
 80015cc:	4a06      	ldr	r2, [pc, #24]	@ (80015e8 <vApplicationGetTimerTaskMemory+0x30>)
 80015ce:	601a      	str	r2, [r3, #0]

  /* Pass out the size of the array pointed to by *ppxTimerTaskStackBuffer.
  Note that, as the array is necessarily of type StackType_t,
  configMINIMAL_STACK_SIZE is specified in words, not bytes. */
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015d6:	601a      	str	r2, [r3, #0]
}
 80015d8:	bf00      	nop
 80015da:	3714      	adds	r7, #20
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr
 80015e4:	20000b3c 	.word	0x20000b3c
 80015e8:	20000bec 	.word	0x20000bec

080015ec <dwt_init>:
    ;

  return len;
}

static void dwt_init(void) {
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80015f0:	4b09      	ldr	r3, [pc, #36]	@ (8001618 <dwt_init+0x2c>)
 80015f2:	68db      	ldr	r3, [r3, #12]
 80015f4:	4a08      	ldr	r2, [pc, #32]	@ (8001618 <dwt_init+0x2c>)
 80015f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80015fa:	60d3      	str	r3, [r2, #12]
    DWT->CYCCNT = 0;
 80015fc:	4b07      	ldr	r3, [pc, #28]	@ (800161c <dwt_init+0x30>)
 80015fe:	2200      	movs	r2, #0
 8001600:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001602:	4b06      	ldr	r3, [pc, #24]	@ (800161c <dwt_init+0x30>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a05      	ldr	r2, [pc, #20]	@ (800161c <dwt_init+0x30>)
 8001608:	f043 0301 	orr.w	r3, r3, #1
 800160c:	6013      	str	r3, [r2, #0]
}
 800160e:	bf00      	nop
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr
 8001618:	e000edf0 	.word	0xe000edf0
 800161c:	e0001000 	.word	0xe0001000

08001620 <initThread>:


void initThread(void *pvParameter) {
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
	const board_config_t *config = board_get_config();
 8001628:	f004 fdd2 	bl	80061d0 <board_get_config>
 800162c:	60f8      	str	r0, [r7, #12]
  user_params_t* params = flash_params_get_current();
 800162e:	f004 fdbb 	bl	80061a8 <flash_params_get_current>
 8001632:	60b8      	str	r0, [r7, #8]
  dwt_init();
 8001634:	f7ff ffda 	bl	80015ec <dwt_init>
	flash_params_init();
 8001638:	f004 fdc0 	bl	80061bc <flash_params_init>
	gps_app_start();
 800163c:	f003 f8b2 	bl	80047a4 <gps_app_start>
//  if(config->use_ble)
//  {
//	  ble_app_start();
//  }

  vTaskDelete(NULL);
 8001640:	2000      	movs	r0, #0
 8001642:	f008 fd4b 	bl	800a0dc <vTaskDelete>
}
 8001646:	bf00      	nop
 8001648:	3710      	adds	r7, #16
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
	...

08001650 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001650:	b580      	push	{r7, lr}
 8001652:	b088      	sub	sp, #32
 8001654:	af02      	add	r7, sp, #8
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick.
   */

	HAL_Init();
 8001656:	f000 fa27 	bl	8001aa8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800165a:	f000 f851 	bl	8001700 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
   SEGGER_SYSVIEW_DisableEvents(SYSVIEW_EVTMASK_ISR_ENTER | SYSVIEW_EVTMASK_ISR_EXIT);
 800165e:	200c      	movs	r0, #12
 8001660:	f00c fcf2 	bl	800e048 <SEGGER_SYSVIEW_DisableEvents>

   traceSTART();
 8001664:	f00c fd10 	bl	800e088 <SEGGER_SYSVIEW_Conf>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001668:	f7ff fea0 	bl	80013ac <MX_GPIO_Init>

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800166c:	1d3b      	adds	r3, r7, #4
 800166e:	2200      	movs	r2, #0
 8001670:	601a      	str	r2, [r3, #0]
 8001672:	605a      	str	r2, [r3, #4]
 8001674:	609a      	str	r2, [r3, #8]
 8001676:	60da      	str	r2, [r3, #12]
 8001678:	611a      	str	r2, [r3, #16]
#if defined(BOARD_TYPE_BASE_UNICORE) || defined(BOARD_TYPE_BASE_UBLOX)
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 800167a:	2200      	movs	r2, #0
 800167c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001680:	481c      	ldr	r0, [pc, #112]	@ (80016f4 <main+0xa4>)
 8001682:	f000 ffcf 	bl	8002624 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001686:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800168a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800168c:	2301      	movs	r3, #1
 800168e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001690:	2300      	movs	r3, #0
 8001692:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001694:	2300      	movs	r3, #0
 8001696:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001698:	1d3b      	adds	r3, r7, #4
 800169a:	4619      	mov	r1, r3
 800169c:	4815      	ldr	r0, [pc, #84]	@ (80016f4 <main+0xa4>)
 800169e:	f000 fe0d 	bl	80022bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80016a2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80016a6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80016a8:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80016ac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ae:	2300      	movs	r3, #0
 80016b0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016b2:	1d3b      	adds	r3, r7, #4
 80016b4:	4619      	mov	r1, r3
 80016b6:	480f      	ldr	r0, [pc, #60]	@ (80016f4 <main+0xa4>)
 80016b8:	f000 fe00 	bl	80022bc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80016bc:	2200      	movs	r2, #0
 80016be:	2105      	movs	r1, #5
 80016c0:	2028      	movs	r0, #40	@ 0x28
 80016c2:	f000 fdc4 	bl	800224e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80016c6:	2028      	movs	r0, #40	@ 0x28
 80016c8:	f000 fddd 	bl	8002286 <HAL_NVIC_EnableIRQ>
  SoftUartInit(0,SOFT_UART_TX_PORT,SOFT_UART_TX_PIN,SOFT_UART_RX_PORT,SOFT_UART_RX_PIN);
  SoftUartEnableRx(0);
  #endif
#endif

  MX_DMA_Init();
 80016cc:	f7ff fe18 	bl	8001300 <MX_DMA_Init>
//  MX_USART6_UART_Init();
  MX_ADC1_Init();
 80016d0:	f7ff fcf6 	bl	80010c0 <MX_ADC1_Init>

//	HAL_Delay(100);

  /* USER CODE BEGIN 2 */
  xTaskCreate(initThread, "init", 512, NULL, tskIDLE_PRIORITY + 1, NULL);
 80016d4:	2300      	movs	r3, #0
 80016d6:	9301      	str	r3, [sp, #4]
 80016d8:	2301      	movs	r3, #1
 80016da:	9300      	str	r3, [sp, #0]
 80016dc:	2300      	movs	r3, #0
 80016de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016e2:	4905      	ldr	r1, [pc, #20]	@ (80016f8 <main+0xa8>)
 80016e4:	4805      	ldr	r0, [pc, #20]	@ (80016fc <main+0xac>)
 80016e6:	f008 fb6e 	bl	8009dc6 <xTaskCreate>

  vTaskStartScheduler();
 80016ea:	f008 fe39 	bl	800a360 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
 80016ee:	bf00      	nop
 80016f0:	e7fd      	b.n	80016ee <main+0x9e>
 80016f2:	bf00      	nop
 80016f4:	40020800 	.word	0x40020800
 80016f8:	08012e98 	.word	0x08012e98
 80016fc:	08001621 	.word	0x08001621

08001700 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001700:	b580      	push	{r7, lr}
 8001702:	b094      	sub	sp, #80	@ 0x50
 8001704:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001706:	f107 0320 	add.w	r3, r7, #32
 800170a:	2230      	movs	r2, #48	@ 0x30
 800170c:	2100      	movs	r1, #0
 800170e:	4618      	mov	r0, r3
 8001710:	f00e fe62 	bl	80103d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001714:	f107 030c 	add.w	r3, r7, #12
 8001718:	2200      	movs	r2, #0
 800171a:	601a      	str	r2, [r3, #0]
 800171c:	605a      	str	r2, [r3, #4]
 800171e:	609a      	str	r2, [r3, #8]
 8001720:	60da      	str	r2, [r3, #12]
 8001722:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001724:	2300      	movs	r3, #0
 8001726:	60bb      	str	r3, [r7, #8]
 8001728:	4b28      	ldr	r3, [pc, #160]	@ (80017cc <SystemClock_Config+0xcc>)
 800172a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800172c:	4a27      	ldr	r2, [pc, #156]	@ (80017cc <SystemClock_Config+0xcc>)
 800172e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001732:	6413      	str	r3, [r2, #64]	@ 0x40
 8001734:	4b25      	ldr	r3, [pc, #148]	@ (80017cc <SystemClock_Config+0xcc>)
 8001736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001738:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800173c:	60bb      	str	r3, [r7, #8]
 800173e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001740:	2300      	movs	r3, #0
 8001742:	607b      	str	r3, [r7, #4]
 8001744:	4b22      	ldr	r3, [pc, #136]	@ (80017d0 <SystemClock_Config+0xd0>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a21      	ldr	r2, [pc, #132]	@ (80017d0 <SystemClock_Config+0xd0>)
 800174a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800174e:	6013      	str	r3, [r2, #0]
 8001750:	4b1f      	ldr	r3, [pc, #124]	@ (80017d0 <SystemClock_Config+0xd0>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001758:	607b      	str	r3, [r7, #4]
 800175a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800175c:	2301      	movs	r3, #1
 800175e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001760:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001764:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001766:	2302      	movs	r3, #2
 8001768:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800176a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800176e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 13;
 8001770:	230d      	movs	r3, #13
 8001772:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001774:	23a8      	movs	r3, #168	@ 0xa8
 8001776:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001778:	2302      	movs	r3, #2
 800177a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800177c:	2304      	movs	r3, #4
 800177e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001780:	f107 0320 	add.w	r3, r7, #32
 8001784:	4618      	mov	r0, r3
 8001786:	f000 ff7f 	bl	8002688 <HAL_RCC_OscConfig>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d001      	beq.n	8001794 <SystemClock_Config+0x94>
    Error_Handler();
 8001790:	f000 f820 	bl	80017d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 8001794:	230f      	movs	r3, #15
 8001796:	60fb      	str	r3, [r7, #12]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001798:	2302      	movs	r3, #2
 800179a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800179c:	2300      	movs	r3, #0
 800179e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80017a0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80017a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80017a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017aa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 80017ac:	f107 030c 	add.w	r3, r7, #12
 80017b0:	2105      	movs	r1, #5
 80017b2:	4618      	mov	r0, r3
 80017b4:	f001 f9e0 	bl	8002b78 <HAL_RCC_ClockConfig>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <SystemClock_Config+0xc2>
    Error_Handler();
 80017be:	f000 f809 	bl	80017d4 <Error_Handler>
  }
}
 80017c2:	bf00      	nop
 80017c4:	3750      	adds	r7, #80	@ 0x50
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	40023800 	.word	0x40023800
 80017d0:	40007000 	.word	0x40007000

080017d4 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  \brief   Disable IRQ Interrupts
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void) {
  __ASM volatile("cpsid i" : : : "memory");
 80017d8:	b672      	cpsid	i
}
 80017da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 80017dc:	bf00      	nop
 80017de:	e7fd      	b.n	80017dc <Error_Handler+0x8>

080017e0 <HAL_MspInit>:

/* USER CODE END 0 */
/**
 * Initializes the Global MSP.
 */
void HAL_MspInit(void) {
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017e6:	2300      	movs	r3, #0
 80017e8:	607b      	str	r3, [r7, #4]
 80017ea:	4b12      	ldr	r3, [pc, #72]	@ (8001834 <HAL_MspInit+0x54>)
 80017ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ee:	4a11      	ldr	r2, [pc, #68]	@ (8001834 <HAL_MspInit+0x54>)
 80017f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80017f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001834 <HAL_MspInit+0x54>)
 80017f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017fe:	607b      	str	r3, [r7, #4]
 8001800:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001802:	2300      	movs	r3, #0
 8001804:	603b      	str	r3, [r7, #0]
 8001806:	4b0b      	ldr	r3, [pc, #44]	@ (8001834 <HAL_MspInit+0x54>)
 8001808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800180a:	4a0a      	ldr	r2, [pc, #40]	@ (8001834 <HAL_MspInit+0x54>)
 800180c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001810:	6413      	str	r3, [r2, #64]	@ 0x40
 8001812:	4b08      	ldr	r3, [pc, #32]	@ (8001834 <HAL_MspInit+0x54>)
 8001814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001816:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800181a:	603b      	str	r3, [r7, #0]
 800181c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800181e:	2200      	movs	r2, #0
 8001820:	210f      	movs	r1, #15
 8001822:	f06f 0001 	mvn.w	r0, #1
 8001826:	f000 fd12 	bl	800224e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800182a:	bf00      	nop
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	40023800 	.word	0x40023800

08001838 <__NVIC_SystemReset>:

/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) {
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  __ASM volatile("dsb 0xF" ::: "memory");
 800183c:	f3bf 8f4f 	dsb	sy
}
 8001840:	bf00      	nop
  __DSB(); /* Ensure all outstanding memory accesses included
              buffered write are completed before reset */
  SCB->AIRCR =
      (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                 (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001842:	4b06      	ldr	r3, [pc, #24]	@ (800185c <__NVIC_SystemReset+0x24>)
 8001844:	68db      	ldr	r3, [r3, #12]
 8001846:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR =
 800184a:	4904      	ldr	r1, [pc, #16]	@ (800185c <__NVIC_SystemReset+0x24>)
      (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800184c:	4b04      	ldr	r3, [pc, #16]	@ (8001860 <__NVIC_SystemReset+0x28>)
 800184e:	4313      	orrs	r3, r2
  SCB->AIRCR =
 8001850:	60cb      	str	r3, [r1, #12]
  __ASM volatile("dsb 0xF" ::: "memory");
 8001852:	f3bf 8f4f 	dsb	sy
}
 8001856:	bf00      	nop
                 SCB_AIRCR_SYSRESETREQ_Msk); /* Keep priority group unchanged */
  __DSB(); /* Ensure completion of memory access */

  for (;;) /* wait until reset */
  {
    __NOP();
 8001858:	bf00      	nop
 800185a:	e7fd      	b.n	8001858 <__NVIC_SystemReset+0x20>
 800185c:	e000ed00 	.word	0xe000ed00
 8001860:	05fa0004 	.word	0x05fa0004

08001864 <NMI_Handler>:
/*           Cortex-M4 Processor Interruption and Exception Handlers          */
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void) {
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
	NVIC_SystemReset();
 8001868:	f7ff ffe6 	bl	8001838 <__NVIC_SystemReset>

0800186c <HardFault_Handler>:
}

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void) {
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	NVIC_SystemReset();
 8001870:	f7ff ffe2 	bl	8001838 <__NVIC_SystemReset>

08001874 <MemManage_Handler>:
}

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void) {
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
	NVIC_SystemReset();
 8001878:	f7ff ffde 	bl	8001838 <__NVIC_SystemReset>

0800187c <BusFault_Handler>:
}

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void) {
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
	NVIC_SystemReset();
 8001880:	f7ff ffda 	bl	8001838 <__NVIC_SystemReset>

08001884 <UsageFault_Handler>:
}

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void) {
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
	NVIC_SystemReset();
 8001888:	f7ff ffd6 	bl	8001838 <__NVIC_SystemReset>

0800188c <DebugMon_Handler>:
}

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void) {
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001890:	bf00      	nop
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr

0800189a <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void) {
 800189a:	b580      	push	{r7, lr}
 800189c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800189e:	f000 f955 	bl	8001b4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
#if (INCLUDE_xTaskGetSchedulerState == 1)
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
#endif /* INCLUDE_xTaskGetSchedulerState */
    xPortSysTickHandler();
 80018a2:	f00a fdf9 	bl	800c498 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState == 1)
  }
#endif /* INCLUDE_xTaskGetSchedulerState */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018a6:	bf00      	nop
 80018a8:	bd80      	pop	{r7, pc}

080018aa <EXTI4_IRQHandler>:
/******************************************************************************/

/**
 * @brief This function handles EXTI line4 interrupt.
 */
void EXTI4_IRQHandler(void) {
 80018aa:	b580      	push	{r7, lr}
 80018ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RTK_INT_Pin);
 80018ae:	2010      	movs	r0, #16
 80018b0:	f000 fed2 	bl	8002658 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80018b4:	bf00      	nop
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <EXTI9_5_IRQHandler>:

/**
 * @brief This function handles EXTI line[9:5] interrupts.
 */
void EXTI9_5_IRQHandler(void) {
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RTK2_INT_Pin);
 80018bc:	2080      	movs	r0, #128	@ 0x80
 80018be:	f000 fecb 	bl	8002658 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80018c2:	bf00      	nop
 80018c4:	bd80      	pop	{r7, pc}
	...

080018c8 <TIM1_UP_TIM10_IRQHandler>:

void TIM1_UP_TIM10_IRQHandler(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80018cc:	4802      	ldr	r0, [pc, #8]	@ (80018d8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80018ce:	f001 faff 	bl	8002ed0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80018d2:	bf00      	nop
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	200013ec 	.word	0x200013ec

080018dc <_getpid>:
char **environ = __env;

/* Functions */
void initialise_monitor_handles() {}

int _getpid(void) { return 1; }
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
 80018e0:	2301      	movs	r3, #1
 80018e2:	4618      	mov	r0, r3
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr

080018ec <_kill>:

int _kill(int pid, int sig) {
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
 80018f4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80018f6:	f00e fe49 	bl	801058c <__errno>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2216      	movs	r2, #22
 80018fe:	601a      	str	r2, [r3, #0]
  return -1;
 8001900:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001904:	4618      	mov	r0, r3
 8001906:	3708      	adds	r7, #8
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}

0800190c <_exit>:

void _exit(int status) {
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001914:	f04f 31ff 	mov.w	r1, #4294967295
 8001918:	6878      	ldr	r0, [r7, #4]
 800191a:	f7ff ffe7 	bl	80018ec <_kill>
  while (1) {
 800191e:	bf00      	nop
 8001920:	e7fd      	b.n	800191e <_exit+0x12>

08001922 <_read>:
  } /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8001922:	b580      	push	{r7, lr}
 8001924:	b086      	sub	sp, #24
 8001926:	af00      	add	r7, sp, #0
 8001928:	60f8      	str	r0, [r7, #12]
 800192a:	60b9      	str	r1, [r7, #8]
 800192c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800192e:	2300      	movs	r3, #0
 8001930:	617b      	str	r3, [r7, #20]
 8001932:	e00a      	b.n	800194a <_read+0x28>
    *ptr++ = __io_getchar();
 8001934:	f3af 8000 	nop.w
 8001938:	4601      	mov	r1, r0
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	1c5a      	adds	r2, r3, #1
 800193e:	60ba      	str	r2, [r7, #8]
 8001940:	b2ca      	uxtb	r2, r1
 8001942:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	3301      	adds	r3, #1
 8001948:	617b      	str	r3, [r7, #20]
 800194a:	697a      	ldr	r2, [r7, #20]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	429a      	cmp	r2, r3
 8001950:	dbf0      	blt.n	8001934 <_read+0x12>
  }

  return len;
 8001952:	687b      	ldr	r3, [r7, #4]
}
 8001954:	4618      	mov	r0, r3
 8001956:	3718      	adds	r7, #24
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}

0800195c <_close>:
    __io_putchar(*ptr++);
  }
  return len;
}

int _close(int file) {
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001964:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001968:	4618      	mov	r0, r3
 800196a:	370c      	adds	r7, #12
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <_fstat>:

int _fstat(int file, struct stat *st) {
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001984:	605a      	str	r2, [r3, #4]
  return 0;
 8001986:	2300      	movs	r3, #0
}
 8001988:	4618      	mov	r0, r3
 800198a:	370c      	adds	r7, #12
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr

08001994 <_isatty>:

int _isatty(int file) {
 8001994:	b480      	push	{r7}
 8001996:	b083      	sub	sp, #12
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800199c:	2301      	movs	r3, #1
}
 800199e:	4618      	mov	r0, r3
 80019a0:	370c      	adds	r7, #12
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr

080019aa <_lseek>:

int _lseek(int file, int ptr, int dir) {
 80019aa:	b480      	push	{r7}
 80019ac:	b085      	sub	sp, #20
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	60f8      	str	r0, [r7, #12]
 80019b2:	60b9      	str	r1, [r7, #8]
 80019b4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019b6:	2300      	movs	r3, #0
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	3714      	adds	r7, #20
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr

080019c4 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr) {
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b086      	sub	sp, #24
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end;             /* Symbol defined in the linker script */
  extern uint8_t _estack;          /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019cc:	4a14      	ldr	r2, [pc, #80]	@ (8001a20 <_sbrk+0x5c>)
 80019ce:	4b15      	ldr	r3, [pc, #84]	@ (8001a24 <_sbrk+0x60>)
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end) {
 80019d8:	4b13      	ldr	r3, [pc, #76]	@ (8001a28 <_sbrk+0x64>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d102      	bne.n	80019e6 <_sbrk+0x22>
    __sbrk_heap_end = &_end;
 80019e0:	4b11      	ldr	r3, [pc, #68]	@ (8001a28 <_sbrk+0x64>)
 80019e2:	4a12      	ldr	r2, [pc, #72]	@ (8001a2c <_sbrk+0x68>)
 80019e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap) {
 80019e6:	4b10      	ldr	r3, [pc, #64]	@ (8001a28 <_sbrk+0x64>)
 80019e8:	681a      	ldr	r2, [r3, #0]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	4413      	add	r3, r2
 80019ee:	693a      	ldr	r2, [r7, #16]
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d207      	bcs.n	8001a04 <_sbrk+0x40>
    errno = ENOMEM;
 80019f4:	f00e fdca 	bl	801058c <__errno>
 80019f8:	4603      	mov	r3, r0
 80019fa:	220c      	movs	r2, #12
 80019fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001a02:	e009      	b.n	8001a18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a04:	4b08      	ldr	r3, [pc, #32]	@ (8001a28 <_sbrk+0x64>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a0a:	4b07      	ldr	r3, [pc, #28]	@ (8001a28 <_sbrk+0x64>)
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	4413      	add	r3, r2
 8001a12:	4a05      	ldr	r2, [pc, #20]	@ (8001a28 <_sbrk+0x64>)
 8001a14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a16:	68fb      	ldr	r3, [r7, #12]
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3718      	adds	r7, #24
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	20020000 	.word	0x20020000
 8001a24:	00000400 	.word	0x00000400
 8001a28:	20001434 	.word	0x20001434
 8001a2c:	2001d5d0 	.word	0x2001d5d0

08001a30 <SystemInit>:
 *         Initialize the FPU setting, vector table location and External memory
 *         configuration.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |=
 8001a34:	4b06      	ldr	r3, [pc, #24]	@ (8001a50 <SystemInit+0x20>)
 8001a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a3a:	4a05      	ldr	r2, [pc, #20]	@ (8001a50 <SystemInit+0x20>)
 8001a3c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS |
              VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif                         /* USER_VECT_TAB_ADDRESS */
}
 8001a44:	bf00      	nop
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	e000ed00 	.word	0xe000ed00

08001a54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001a54:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a8c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001a58:	f7ff ffea 	bl	8001a30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a5c:	480c      	ldr	r0, [pc, #48]	@ (8001a90 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a5e:	490d      	ldr	r1, [pc, #52]	@ (8001a94 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a60:	4a0d      	ldr	r2, [pc, #52]	@ (8001a98 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a64:	e002      	b.n	8001a6c <LoopCopyDataInit>

08001a66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a6a:	3304      	adds	r3, #4

08001a6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a70:	d3f9      	bcc.n	8001a66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a72:	4a0a      	ldr	r2, [pc, #40]	@ (8001a9c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a74:	4c0a      	ldr	r4, [pc, #40]	@ (8001aa0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a78:	e001      	b.n	8001a7e <LoopFillZerobss>

08001a7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a7c:	3204      	adds	r2, #4

08001a7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a80:	d3fb      	bcc.n	8001a7a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001a82:	f00e fd89 	bl	8010598 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a86:	f7ff fde3 	bl	8001650 <main>
  bx  lr    
 8001a8a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001a8c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a94:	20000228 	.word	0x20000228
  ldr r2, =_sidata
 8001a98:	080168b0 	.word	0x080168b0
  ldr r2, =_sbss
 8001a9c:	20000228 	.word	0x20000228
  ldr r4, =_ebss
 8001aa0:	2001d5cc 	.word	0x2001d5cc

08001aa4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001aa4:	e7fe      	b.n	8001aa4 <ADC_IRQHandler>
	...

08001aa8 <HAL_Init>:
 * @note   SysTick is used as time base for the HAL_Delay() function, the
 * application need to ensure that the SysTick time base is always set to 1
 * millisecond to have correct HAL operation.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_Init(void) {
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001aac:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae8 <HAL_Init+0x40>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ae8 <HAL_Init+0x40>)
 8001ab2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ab6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ab8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ae8 <HAL_Init+0x40>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a0a      	ldr	r2, [pc, #40]	@ (8001ae8 <HAL_Init+0x40>)
 8001abe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ac2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ac4:	4b08      	ldr	r3, [pc, #32]	@ (8001ae8 <HAL_Init+0x40>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a07      	ldr	r2, [pc, #28]	@ (8001ae8 <HAL_Init+0x40>)
 8001aca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ace:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ad0:	2003      	movs	r0, #3
 8001ad2:	f000 fbb1 	bl	8002238 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after
   * Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ad6:	200f      	movs	r0, #15
 8001ad8:	f000 f808 	bl	8001aec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001adc:	f7ff fe80 	bl	80017e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	40023c00 	.word	0x40023c00

08001aec <HAL_InitTick>:
 * declared as __weak  to be overwritten  in case of other implementation  in
 * user file.
 * @param TickPriority Tick interrupt priority.
 * @retval HAL status
 */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority) {
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U) {
 8001af4:	4b12      	ldr	r3, [pc, #72]	@ (8001b40 <HAL_InitTick+0x54>)
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	4b12      	ldr	r3, [pc, #72]	@ (8001b44 <HAL_InitTick+0x58>)
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	4619      	mov	r1, r3
 8001afe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b02:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f000 fbc9 	bl	80022a2 <HAL_SYSTICK_Config>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <HAL_InitTick+0x2e>
    return HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	e00e      	b.n	8001b38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS)) {
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2b0f      	cmp	r3, #15
 8001b1e:	d80a      	bhi.n	8001b36 <HAL_InitTick+0x4a>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b20:	2200      	movs	r2, #0
 8001b22:	6879      	ldr	r1, [r7, #4]
 8001b24:	f04f 30ff 	mov.w	r0, #4294967295
 8001b28:	f000 fb91 	bl	800224e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b2c:	4a06      	ldr	r2, [pc, #24]	@ (8001b48 <HAL_InitTick+0x5c>)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6013      	str	r3, [r2, #0]
  } else {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b32:	2300      	movs	r3, #0
 8001b34:	e000      	b.n	8001b38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3708      	adds	r7, #8
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	20000000 	.word	0x20000000
 8001b44:	20000008 	.word	0x20000008
 8001b48:	20000004 	.word	0x20000004

08001b4c <HAL_IncTick>:
 *       in SysTick ISR.
 * @note This function is declared as __weak to be overwritten in case of other
 *      implementations in user file.
 * @retval None
 */
__weak void HAL_IncTick(void) { uwTick += uwTickFreq; }
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	4b06      	ldr	r3, [pc, #24]	@ (8001b6c <HAL_IncTick+0x20>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	461a      	mov	r2, r3
 8001b56:	4b06      	ldr	r3, [pc, #24]	@ (8001b70 <HAL_IncTick+0x24>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4413      	add	r3, r2
 8001b5c:	4a04      	ldr	r2, [pc, #16]	@ (8001b70 <HAL_IncTick+0x24>)
 8001b5e:	6013      	str	r3, [r2, #0]
 8001b60:	bf00      	nop
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	20000008 	.word	0x20000008
 8001b70:	20001438 	.word	0x20001438

08001b74 <HAL_GetTick>:
 * @brief Provides a tick value in millisecond.
 * @note This function is declared as __weak to be overwritten in case of other
 *       implementations in user file.
 * @retval tick value
 */
__weak uint32_t HAL_GetTick(void) { return uwTick; }
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	4b03      	ldr	r3, [pc, #12]	@ (8001b88 <HAL_GetTick+0x14>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	20001438 	.word	0x20001438

08001b8c <HAL_Delay>:
 * @note This function is declared as __weak to be overwritten in case of other
 *       implementations in user file.
 * @param Delay specifies the delay time length, in milliseconds.
 * @retval None
 */
__weak void HAL_Delay(uint32_t Delay) {
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b94:	f7ff ffee 	bl	8001b74 <HAL_GetTick>
 8001b98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY) {
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ba4:	d005      	beq.n	8001bb2 <HAL_Delay+0x26>
    wait += (uint32_t)(uwTickFreq);
 8001ba6:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd0 <HAL_Delay+0x44>)
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	461a      	mov	r2, r3
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	4413      	add	r3, r2
 8001bb0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait) {
 8001bb2:	bf00      	nop
 8001bb4:	f7ff ffde 	bl	8001b74 <HAL_GetTick>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	68fa      	ldr	r2, [r7, #12]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	d8f7      	bhi.n	8001bb4 <HAL_Delay+0x28>
  }
}
 8001bc4:	bf00      	nop
 8001bc6:	bf00      	nop
 8001bc8:	3710      	adds	r7, #16
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	20000008 	.word	0x20000008

08001bd4 <HAL_ADC_Init>:
 *
 * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
 *         the configuration information for the specified ADC.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc) {
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL) {
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d101      	bne.n	8001bea <HAL_ADC_Init+0x16>
    return HAL_ERROR;
 8001be6:	2301      	movs	r3, #1
 8001be8:	e033      	b.n	8001c52 <HAL_ADC_Init+0x7e>

  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START) {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET) {
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d109      	bne.n	8001c06 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f7ff fab6 	bl	8001164 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2200      	movs	r2, #0
 8001c02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL)) {
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0a:	f003 0310 	and.w	r3, r3, #16
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d118      	bne.n	8001c44 <HAL_ADC_Init+0x70>
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c16:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001c1a:	f023 0302 	bic.w	r3, r3, #2
 8001c1e:	f043 0202 	orr.w	r2, r3, #2
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	f000 f93a 	bl	8001ea0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL,
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c36:	f023 0303 	bic.w	r3, r3, #3
 8001c3a:	f043 0201 	orr.w	r2, r3, #1
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c42:	e001      	b.n	8001c48 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_READY);
  } else {
    tmp_hal_status = HAL_ERROR;
 8001c44:	2301      	movs	r3, #1
 8001c46:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3710      	adds	r7, #16
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
	...

08001c5c <HAL_ADC_ConfigChannel>:
 *         the configuration information for the specified ADC.
 * @param  sConfig ADC configuration structure.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc,
                                        ADC_ChannelConfTypeDef *sConfig) {
 8001c5c:	b480      	push	{r7}
 8001c5e:	b085      	sub	sp, #20
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001c66:	2300      	movs	r3, #0
 8001c68:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d101      	bne.n	8001c78 <HAL_ADC_ConfigChannel+0x1c>
 8001c74:	2302      	movs	r3, #2
 8001c76:	e105      	b.n	8001e84 <HAL_ADC_ConfigChannel+0x228>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9) {
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	2b09      	cmp	r3, #9
 8001c86:	d925      	bls.n	8001cd4 <HAL_ADC_ConfigChannel+0x78>
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	68d9      	ldr	r1, [r3, #12]
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	b29b      	uxth	r3, r3
 8001c94:	461a      	mov	r2, r3
 8001c96:	4613      	mov	r3, r2
 8001c98:	005b      	lsls	r3, r3, #1
 8001c9a:	4413      	add	r3, r2
 8001c9c:	3b1e      	subs	r3, #30
 8001c9e:	2207      	movs	r2, #7
 8001ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca4:	43da      	mvns	r2, r3
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	400a      	ands	r2, r1
 8001cac:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	68d9      	ldr	r1, [r3, #12]
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	689a      	ldr	r2, [r3, #8]
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	b29b      	uxth	r3, r3
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	005b      	lsls	r3, r3, #1
 8001cc4:	4403      	add	r3, r0
 8001cc6:	3b1e      	subs	r3, #30
 8001cc8:	409a      	lsls	r2, r3
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	430a      	orrs	r2, r1
 8001cd0:	60da      	str	r2, [r3, #12]
 8001cd2:	e022      	b.n	8001d1a <HAL_ADC_ConfigChannel+0xbe>
  } else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	6919      	ldr	r1, [r3, #16]
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	b29b      	uxth	r3, r3
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	4613      	mov	r3, r2
 8001ce4:	005b      	lsls	r3, r3, #1
 8001ce6:	4413      	add	r3, r2
 8001ce8:	2207      	movs	r2, #7
 8001cea:	fa02 f303 	lsl.w	r3, r2, r3
 8001cee:	43da      	mvns	r2, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	400a      	ands	r2, r1
 8001cf6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	6919      	ldr	r1, [r3, #16]
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	689a      	ldr	r2, [r3, #8]
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	b29b      	uxth	r3, r3
 8001d08:	4618      	mov	r0, r3
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	005b      	lsls	r3, r3, #1
 8001d0e:	4403      	add	r3, r0
 8001d10:	409a      	lsls	r2, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	430a      	orrs	r2, r1
 8001d18:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U) {
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	2b06      	cmp	r3, #6
 8001d20:	d824      	bhi.n	8001d6c <HAL_ADC_ConfigChannel+0x110>
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	685a      	ldr	r2, [r3, #4]
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	4413      	add	r3, r2
 8001d32:	3b05      	subs	r3, #5
 8001d34:	221f      	movs	r2, #31
 8001d36:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3a:	43da      	mvns	r2, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	400a      	ands	r2, r1
 8001d42:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	b29b      	uxth	r3, r3
 8001d50:	4618      	mov	r0, r3
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	685a      	ldr	r2, [r3, #4]
 8001d56:	4613      	mov	r3, r2
 8001d58:	009b      	lsls	r3, r3, #2
 8001d5a:	4413      	add	r3, r2
 8001d5c:	3b05      	subs	r3, #5
 8001d5e:	fa00 f203 	lsl.w	r2, r0, r3
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	430a      	orrs	r2, r1
 8001d68:	635a      	str	r2, [r3, #52]	@ 0x34
 8001d6a:	e04c      	b.n	8001e06 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U) {
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	2b0c      	cmp	r3, #12
 8001d72:	d824      	bhi.n	8001dbe <HAL_ADC_ConfigChannel+0x162>
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	685a      	ldr	r2, [r3, #4]
 8001d7e:	4613      	mov	r3, r2
 8001d80:	009b      	lsls	r3, r3, #2
 8001d82:	4413      	add	r3, r2
 8001d84:	3b23      	subs	r3, #35	@ 0x23
 8001d86:	221f      	movs	r2, #31
 8001d88:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8c:	43da      	mvns	r2, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	400a      	ands	r2, r1
 8001d94:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	b29b      	uxth	r3, r3
 8001da2:	4618      	mov	r0, r3
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	685a      	ldr	r2, [r3, #4]
 8001da8:	4613      	mov	r3, r2
 8001daa:	009b      	lsls	r3, r3, #2
 8001dac:	4413      	add	r3, r2
 8001dae:	3b23      	subs	r3, #35	@ 0x23
 8001db0:	fa00 f203 	lsl.w	r2, r0, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	430a      	orrs	r2, r1
 8001dba:	631a      	str	r2, [r3, #48]	@ 0x30
 8001dbc:	e023      	b.n	8001e06 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	685a      	ldr	r2, [r3, #4]
 8001dc8:	4613      	mov	r3, r2
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	4413      	add	r3, r2
 8001dce:	3b41      	subs	r3, #65	@ 0x41
 8001dd0:	221f      	movs	r2, #31
 8001dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd6:	43da      	mvns	r2, r3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	400a      	ands	r2, r1
 8001dde:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	b29b      	uxth	r3, r3
 8001dec:	4618      	mov	r0, r3
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	685a      	ldr	r2, [r3, #4]
 8001df2:	4613      	mov	r3, r2
 8001df4:	009b      	lsls	r3, r3, #2
 8001df6:	4413      	add	r3, r2
 8001df8:	3b41      	subs	r3, #65	@ 0x41
 8001dfa:	fa00 f203 	lsl.w	r2, r0, r3
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	430a      	orrs	r2, r1
 8001e04:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e06:	4b22      	ldr	r3, [pc, #136]	@ (8001e90 <HAL_ADC_ConfigChannel+0x234>)
 8001e08:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT)) {
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a21      	ldr	r2, [pc, #132]	@ (8001e94 <HAL_ADC_ConfigChannel+0x238>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d109      	bne.n	8001e28 <HAL_ADC_ConfigChannel+0x1cc>
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	2b12      	cmp	r3, #18
 8001e1a:	d105      	bne.n	8001e28 <HAL_ADC_ConfigChannel+0x1cc>
     * ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT) {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) &&
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a19      	ldr	r2, [pc, #100]	@ (8001e94 <HAL_ADC_ConfigChannel+0x238>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d123      	bne.n	8001e7a <HAL_ADC_ConfigChannel+0x21e>
      ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	681b      	ldr	r3, [r3, #0]
  if ((hadc->Instance == ADC1) &&
 8001e36:	2b10      	cmp	r3, #16
 8001e38:	d003      	beq.n	8001e42 <HAL_ADC_ConfigChannel+0x1e6>
       (sConfig->Channel == ADC_CHANNEL_VREFINT))) {
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	681b      	ldr	r3, [r3, #0]
      ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001e3e:	2b11      	cmp	r3, #17
 8001e40:	d11b      	bne.n	8001e7a <HAL_ADC_ConfigChannel+0x21e>
     * ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT) {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) {
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	2b10      	cmp	r3, #16
 8001e54:	d111      	bne.n	8001e7a <HAL_ADC_ConfigChannel+0x21e>
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001e56:	4b10      	ldr	r3, [pc, #64]	@ (8001e98 <HAL_ADC_ConfigChannel+0x23c>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a10      	ldr	r2, [pc, #64]	@ (8001e9c <HAL_ADC_ConfigChannel+0x240>)
 8001e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e60:	0c9a      	lsrs	r2, r3, #18
 8001e62:	4613      	mov	r3, r2
 8001e64:	009b      	lsls	r3, r3, #2
 8001e66:	4413      	add	r3, r2
 8001e68:	005b      	lsls	r3, r3, #1
 8001e6a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U) {
 8001e6c:	e002      	b.n	8001e74 <HAL_ADC_ConfigChannel+0x218>
        counter--;
 8001e6e:	68bb      	ldr	r3, [r7, #8]
 8001e70:	3b01      	subs	r3, #1
 8001e72:	60bb      	str	r3, [r7, #8]
      while (counter != 0U) {
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d1f9      	bne.n	8001e6e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001e82:	2300      	movs	r3, #0
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3714      	adds	r7, #20
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr
 8001e90:	40012300 	.word	0x40012300
 8001e94:	40012000 	.word	0x40012000
 8001e98:	20000000 	.word	0x20000000
 8001e9c:	431bde83 	.word	0x431bde83

08001ea0 <ADC_Init>:
 *         in the ADC_InitStruct without initializing the ADC MSP.
 * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
 *         the configuration information for the specified ADC.
 * @retval None
 */
static void ADC_Init(ADC_HandleTypeDef *hadc) {
 8001ea0:	b480      	push	{r7}
 8001ea2:	b085      	sub	sp, #20
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ea8:	4b79      	ldr	r3, [pc, #484]	@ (8002090 <ADC_Init+0x1f0>)
 8001eaa:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= hadc->Init.ClockPrescaler;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	685a      	ldr	r2, [r3, #4]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	431a      	orrs	r2, r3
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	685a      	ldr	r2, [r3, #4]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ed4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |= ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	6859      	ldr	r1, [r3, #4]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	691b      	ldr	r3, [r3, #16]
 8001ee0:	021a      	lsls	r2, r3, #8
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	430a      	orrs	r2, r1
 8001ee8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	685a      	ldr	r2, [r3, #4]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001ef8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |= hadc->Init.Resolution;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	6859      	ldr	r1, [r3, #4]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	689a      	ldr	r2, [r3, #8]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	430a      	orrs	r2, r1
 8001f0a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	689a      	ldr	r2, [r3, #8]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f1a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	6899      	ldr	r1, [r3, #8]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	68da      	ldr	r2, [r3, #12]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	430a      	orrs	r2, r1
 8001f2c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START) {
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f32:	4a58      	ldr	r2, [pc, #352]	@ (8002094 <ADC_Init+0x1f4>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d022      	beq.n	8001f7e <ADC_Init+0xde>
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	689a      	ldr	r2, [r3, #8]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001f46:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	6899      	ldr	r1, [r3, #8]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	430a      	orrs	r2, r1
 8001f58:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	689a      	ldr	r2, [r3, #8]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001f68:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	6899      	ldr	r1, [r3, #8]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	430a      	orrs	r2, r1
 8001f7a:	609a      	str	r2, [r3, #8]
 8001f7c:	e00f      	b.n	8001f9e <ADC_Init+0xfe>
  } else {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	689a      	ldr	r2, [r3, #8]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001f8c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	689a      	ldr	r2, [r3, #8]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001f9c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	689a      	ldr	r2, [r3, #8]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f022 0202 	bic.w	r2, r2, #2
 8001fac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |=
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	6899      	ldr	r1, [r3, #8]
      ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	7e1b      	ldrb	r3, [r3, #24]
 8001fb8:	005a      	lsls	r2, r3, #1
  hadc->Instance->CR2 |=
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	430a      	orrs	r2, r1
 8001fc0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE) {
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d01b      	beq.n	8002004 <ADC_Init+0x164>
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	685a      	ldr	r2, [r3, #4]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001fda:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	685a      	ldr	r2, [r3, #4]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001fea:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	6859      	ldr	r1, [r3, #4]
        ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ff6:	3b01      	subs	r3, #1
 8001ff8:	035a      	lsls	r2, r3, #13
    hadc->Instance->CR1 |=
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	430a      	orrs	r2, r1
 8002000:	605a      	str	r2, [r3, #4]
 8002002:	e007      	b.n	8002014 <ADC_Init+0x174>
  } else {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	685a      	ldr	r2, [r3, #4]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002012:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002022:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |= ADC_SQR1(hadc->Init.NbrOfConversion);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	69db      	ldr	r3, [r3, #28]
 800202e:	3b01      	subs	r3, #1
 8002030:	051a      	lsls	r2, r3, #20
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	430a      	orrs	r2, r1
 8002038:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	689a      	ldr	r2, [r3, #8]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002048:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |=
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	6899      	ldr	r1, [r3, #8]
      ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002056:	025a      	lsls	r2, r3, #9
  hadc->Instance->CR2 |=
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	430a      	orrs	r2, r1
 800205e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	689a      	ldr	r2, [r3, #8]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800206e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	6899      	ldr	r1, [r3, #8]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	695b      	ldr	r3, [r3, #20]
 800207a:	029a      	lsls	r2, r3, #10
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	430a      	orrs	r2, r1
 8002082:	609a      	str	r2, [r3, #8]
}
 8002084:	bf00      	nop
 8002086:	3714      	adds	r7, #20
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr
 8002090:	40012300 	.word	0x40012300
 8002094:	0f000001 	.word	0x0f000001

08002098 <__NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) {
 8002098:	b480      	push	{r7}
 800209a:	b085      	sub	sp, #20
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp =
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f003 0307 	and.w	r3, r3, #7
 80020a6:	60fb      	str	r3, [r7, #12]
  reg_value = SCB->AIRCR; /* read old register configuration    */
 80020a8:	4b0c      	ldr	r3, [pc, #48]	@ (80020dc <__NVIC_SetPriorityGrouping+0x44>)
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk |
 80020ae:	68ba      	ldr	r2, [r7, #8]
 80020b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80020b4:	4013      	ands	r3, r2
 80020b6:	60bb      	str	r3, [r7, #8]
        << SCB_AIRCR_PRIGROUP_Pos)); /* Insert write key and priority group */
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	021a      	lsls	r2, r3, #8
      (reg_value | ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	4313      	orrs	r3, r2
  reg_value =
 80020c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR = reg_value;
 80020ca:	4a04      	ldr	r2, [pc, #16]	@ (80020dc <__NVIC_SetPriorityGrouping+0x44>)
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	60d3      	str	r3, [r2, #12]
}
 80020d0:	bf00      	nop
 80020d2:	3714      	adds	r7, #20
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr
 80020dc:	e000ed00 	.word	0xe000ed00

080020e0 <__NVIC_GetPriorityGrouping>:
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) {
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >>
 80020e4:	4b04      	ldr	r3, [pc, #16]	@ (80020f8 <__NVIC_GetPriorityGrouping+0x18>)
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	0a1b      	lsrs	r3, r3, #8
 80020ea:	f003 0307 	and.w	r3, r3, #7
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	e000ed00 	.word	0xe000ed00

080020fc <__NVIC_EnableIRQ>:
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) {
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	4603      	mov	r3, r0
 8002104:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0) {
 8002106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210a:	2b00      	cmp	r3, #0
 800210c:	db0b      	blt.n	8002126 <__NVIC_EnableIRQ+0x2a>
        (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800210e:	79fb      	ldrb	r3, [r7, #7]
 8002110:	f003 021f 	and.w	r2, r3, #31
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] =
 8002114:	4907      	ldr	r1, [pc, #28]	@ (8002134 <__NVIC_EnableIRQ+0x38>)
 8002116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211a:	095b      	lsrs	r3, r3, #5
        (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800211c:	2001      	movs	r0, #1
 800211e:	fa00 f202 	lsl.w	r2, r0, r2
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] =
 8002122:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002126:	bf00      	nop
 8002128:	370c      	adds	r7, #12
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	e000e100 	.word	0xe000e100

08002138 <__NVIC_SetPriority>:
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) {
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	4603      	mov	r3, r0
 8002140:	6039      	str	r1, [r7, #0]
 8002142:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0) {
 8002144:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002148:	2b00      	cmp	r3, #0
 800214a:	db0a      	blt.n	8002162 <__NVIC_SetPriority+0x2a>
        (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	b2da      	uxtb	r2, r3
    NVIC->IP[((uint32_t)IRQn)] =
 8002150:	490c      	ldr	r1, [pc, #48]	@ (8002184 <__NVIC_SetPriority+0x4c>)
 8002152:	f997 3007 	ldrsb.w	r3, [r7, #7]
        (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002156:	0112      	lsls	r2, r2, #4
 8002158:	b2d2      	uxtb	r2, r2
    NVIC->IP[((uint32_t)IRQn)] =
 800215a:	440b      	add	r3, r1
 800215c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002160:	e00a      	b.n	8002178 <__NVIC_SetPriority+0x40>
        (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	b2da      	uxtb	r2, r3
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL) - 4UL] =
 8002166:	4908      	ldr	r1, [pc, #32]	@ (8002188 <__NVIC_SetPriority+0x50>)
 8002168:	79fb      	ldrb	r3, [r7, #7]
 800216a:	f003 030f 	and.w	r3, r3, #15
 800216e:	3b04      	subs	r3, #4
        (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002170:	0112      	lsls	r2, r2, #4
 8002172:	b2d2      	uxtb	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL) - 4UL] =
 8002174:	440b      	add	r3, r1
 8002176:	761a      	strb	r2, [r3, #24]
}
 8002178:	bf00      	nop
 800217a:	370c      	adds	r7, #12
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr
 8002184:	e000e100 	.word	0xe000e100
 8002188:	e000ed00 	.word	0xe000ed00

0800218c <NVIC_EncodePriority>:
                                             uint32_t SubPriority) {
 800218c:	b480      	push	{r7}
 800218e:	b089      	sub	sp, #36	@ 0x24
 8002190:	af00      	add	r7, sp, #0
 8002192:	60f8      	str	r0, [r7, #12]
 8002194:	60b9      	str	r1, [r7, #8]
 8002196:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp =
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	f003 0307 	and.w	r3, r3, #7
 800219e:	61fb      	str	r3, [r7, #28]
      ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS))
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	f1c3 0307 	rsb	r3, r3, #7
  PreemptPriorityBits =
 80021a6:	2b04      	cmp	r3, #4
 80021a8:	bf28      	it	cs
 80021aa:	2304      	movcs	r3, #4
 80021ac:	61bb      	str	r3, [r7, #24]
      ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL)
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	3304      	adds	r3, #4
          : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021b2:	2b06      	cmp	r3, #6
 80021b4:	d902      	bls.n	80021bc <NVIC_EncodePriority+0x30>
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	3b03      	subs	r3, #3
 80021ba:	e000      	b.n	80021be <NVIC_EncodePriority+0x32>
 80021bc:	2300      	movs	r3, #0
  SubPriorityBits =
 80021be:	617b      	str	r3, [r7, #20]
  return (((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL))
 80021c0:	f04f 32ff 	mov.w	r2, #4294967295
 80021c4:	69bb      	ldr	r3, [r7, #24]
 80021c6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ca:	43da      	mvns	r2, r3
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	401a      	ands	r2, r3
           << SubPriorityBits) |
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	409a      	lsls	r2, r3
          ((SubPriority & (uint32_t)((1UL << (SubPriorityBits)) - 1UL))));
 80021d4:	f04f 31ff 	mov.w	r1, #4294967295
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	fa01 f303 	lsl.w	r3, r1, r3
 80021de:	43d9      	mvns	r1, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	400b      	ands	r3, r1
           << SubPriorityBits) |
 80021e4:	4313      	orrs	r3, r2
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3724      	adds	r7, #36	@ 0x24
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr
	...

080021f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the
  file <b><i>device</i>.h</b> must contain a vendor-specific implementation of
  this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) {
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) {
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	3b01      	subs	r3, #1
 8002200:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002204:	d301      	bcc.n	800220a <SysTick_Config+0x16>
    return (1UL); /* Reload value impossible */
 8002206:	2301      	movs	r3, #1
 8002208:	e00f      	b.n	800222a <SysTick_Config+0x36>
  }

  SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */
 800220a:	4a0a      	ldr	r2, [pc, #40]	@ (8002234 <SysTick_Config+0x40>)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	3b01      	subs	r3, #1
 8002210:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority(SysTick_IRQn,
 8002212:	210f      	movs	r1, #15
 8002214:	f04f 30ff 	mov.w	r0, #4294967295
 8002218:	f7ff ff8e 	bl	8002138 <__NVIC_SetPriority>
                   (1UL << __NVIC_PRIO_BITS) -
                       1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL = 0UL;        /* Load the SysTick Counter Value */
 800221c:	4b05      	ldr	r3, [pc, #20]	@ (8002234 <SysTick_Config+0x40>)
 800221e:	2200      	movs	r2, #0
 8002220:	609a      	str	r2, [r3, #8]
  SysTick->CTRL =
 8002222:	4b04      	ldr	r3, [pc, #16]	@ (8002234 <SysTick_Config+0x40>)
 8002224:	2207      	movs	r2, #7
 8002226:	601a      	str	r2, [r3, #0]
      SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk |
      SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                /* Function successful */
 8002228:	2300      	movs	r3, #0
}
 800222a:	4618      	mov	r0, r3
 800222c:	3708      	adds	r7, #8
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	e000e010 	.word	0xe000e010

08002238 <HAL_NVIC_SetPriorityGrouping>:
 *                                    0 bits for subpriority
 * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more
 * possible. The pending IRQ priority will be managed only by the subpriority.
 * @retval None
 */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup) {
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value
   */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	f7ff ff29 	bl	8002098 <__NVIC_SetPriorityGrouping>
}
 8002246:	bf00      	nop
 8002248:	3708      	adds	r7, #8
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}

0800224e <HAL_NVIC_SetPriority>:
 *         This parameter can be a value between 0 and 15
 *         A lower priority value indicates a higher priority.
 * @retval None
 */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority,
                          uint32_t SubPriority) {
 800224e:	b580      	push	{r7, lr}
 8002250:	b086      	sub	sp, #24
 8002252:	af00      	add	r7, sp, #0
 8002254:	4603      	mov	r3, r0
 8002256:	60b9      	str	r1, [r7, #8]
 8002258:	607a      	str	r2, [r7, #4]
 800225a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800225c:	2300      	movs	r3, #0
 800225e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002260:	f7ff ff3e 	bl	80020e0 <__NVIC_GetPriorityGrouping>
 8002264:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	68b9      	ldr	r1, [r7, #8]
 800226a:	6978      	ldr	r0, [r7, #20]
 800226c:	f7ff ff8e 	bl	800218c <NVIC_EncodePriority>
 8002270:	4602      	mov	r2, r0
 8002272:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002276:	4611      	mov	r1, r2
 8002278:	4618      	mov	r0, r3
 800227a:	f7ff ff5d 	bl	8002138 <__NVIC_SetPriority>
      IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800227e:	bf00      	nop
 8002280:	3718      	adds	r7, #24
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}

08002286 <HAL_NVIC_EnableIRQ>:
 *         This parameter can be an enumerator of IRQn_Type enumeration
 *         (For the complete STM32 Devices IRQ Channels list, please refer to
 * the appropriate CMSIS device file (stm32f4xxxx.h))
 * @retval None
 */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn) {
 8002286:	b580      	push	{r7, lr}
 8002288:	b082      	sub	sp, #8
 800228a:	af00      	add	r7, sp, #0
 800228c:	4603      	mov	r3, r0
 800228e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002294:	4618      	mov	r0, r3
 8002296:	f7ff ff31 	bl	80020fc <__NVIC_EnableIRQ>
}
 800229a:	bf00      	nop
 800229c:	3708      	adds	r7, #8
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}

080022a2 <HAL_SYSTICK_Config>:
 * Tick Timer. Counter is in free running mode to generate periodic interrupts.
 * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
 * @retval status:  - 0  Function succeeded.
 *                  - 1  Function failed.
 */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb) {
 80022a2:	b580      	push	{r7, lr}
 80022a4:	b082      	sub	sp, #8
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f7ff ffa2 	bl	80021f4 <SysTick_Config>
 80022b0:	4603      	mov	r3, r0
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3708      	adds	r7, #8
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
	...

080022bc <HAL_GPIO_Init>:
 * STM32F40XX and STM32F427X devices.
 * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
 *         the configuration information for the specified GPIO peripheral.
 * @retval None
 */
void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init) {
 80022bc:	b480      	push	{r7}
 80022be:	b089      	sub	sp, #36	@ 0x24
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
 80022c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022c6:	2300      	movs	r3, #0
 80022c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022ca:	2300      	movs	r3, #0
 80022cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022ce:	2300      	movs	r3, #0
 80022d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++) {
 80022d2:	2300      	movs	r3, #0
 80022d4:	61fb      	str	r3, [r7, #28]
 80022d6:	e16b      	b.n	80025b0 <HAL_GPIO_Init+0x2f4>
    /* Get the IO position */
    ioposition = 0x01U << position;
 80022d8:	2201      	movs	r2, #1
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	fa02 f303 	lsl.w	r3, r2, r3
 80022e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	697a      	ldr	r2, [r7, #20]
 80022e8:	4013      	ands	r3, r2
 80022ea:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition) {
 80022ec:	693a      	ldr	r2, [r7, #16]
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	f040 815a 	bne.w	80025aa <HAL_GPIO_Init+0x2ee>
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	f003 0303 	and.w	r3, r3, #3
 80022fe:	2b01      	cmp	r3, #1
 8002300:	d005      	beq.n	800230e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF) {
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800230a:	2b02      	cmp	r3, #2
 800230c:	d130      	bne.n	8002370 <HAL_GPIO_Init+0xb4>
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002314:	69fb      	ldr	r3, [r7, #28]
 8002316:	005b      	lsls	r3, r3, #1
 8002318:	2203      	movs	r2, #3
 800231a:	fa02 f303 	lsl.w	r3, r2, r3
 800231e:	43db      	mvns	r3, r3
 8002320:	69ba      	ldr	r2, [r7, #24]
 8002322:	4013      	ands	r3, r2
 8002324:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	68da      	ldr	r2, [r3, #12]
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	005b      	lsls	r3, r3, #1
 800232e:	fa02 f303 	lsl.w	r3, r2, r3
 8002332:	69ba      	ldr	r2, [r7, #24]
 8002334:	4313      	orrs	r3, r2
 8002336:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	69ba      	ldr	r2, [r7, #24]
 800233c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position);
 8002344:	2201      	movs	r2, #1
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	fa02 f303 	lsl.w	r3, r2, r3
 800234c:	43db      	mvns	r3, r3
 800234e:	69ba      	ldr	r2, [r7, #24]
 8002350:	4013      	ands	r3, r2
 8002352:	61bb      	str	r3, [r7, #24]
        temp |=
            (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	091b      	lsrs	r3, r3, #4
 800235a:	f003 0201 	and.w	r2, r3, #1
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	fa02 f303 	lsl.w	r3, r2, r3
        temp |=
 8002364:	69ba      	ldr	r2, [r7, #24]
 8002366:	4313      	orrs	r3, r2
 8002368:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	69ba      	ldr	r2, [r7, #24]
 800236e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) {
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f003 0303 	and.w	r3, r3, #3
 8002378:	2b03      	cmp	r3, #3
 800237a:	d017      	beq.n	80023ac <HAL_GPIO_Init+0xf0>
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	005b      	lsls	r3, r3, #1
 8002386:	2203      	movs	r2, #3
 8002388:	fa02 f303 	lsl.w	r3, r2, r3
 800238c:	43db      	mvns	r3, r3
 800238e:	69ba      	ldr	r2, [r7, #24]
 8002390:	4013      	ands	r3, r2
 8002392:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	689a      	ldr	r2, [r3, #8]
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	005b      	lsls	r3, r3, #1
 800239c:	fa02 f303 	lsl.w	r3, r2, r3
 80023a0:	69ba      	ldr	r2, [r7, #24]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	69ba      	ldr	r2, [r7, #24]
 80023aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF) {
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f003 0303 	and.w	r3, r3, #3
 80023b4:	2b02      	cmp	r3, #2
 80023b6:	d123      	bne.n	8002400 <HAL_GPIO_Init+0x144>
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	08da      	lsrs	r2, r3, #3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	3208      	adds	r2, #8
 80023c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U));
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	f003 0307 	and.w	r3, r3, #7
 80023cc:	009b      	lsls	r3, r3, #2
 80023ce:	220f      	movs	r2, #15
 80023d0:	fa02 f303 	lsl.w	r3, r2, r3
 80023d4:	43db      	mvns	r3, r3
 80023d6:	69ba      	ldr	r2, [r7, #24]
 80023d8:	4013      	ands	r3, r2
 80023da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate)
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	691a      	ldr	r2, [r3, #16]
                 << (((uint32_t)position & 0x07U) * 4U));
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	f003 0307 	and.w	r3, r3, #7
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	fa02 f303 	lsl.w	r3, r2, r3
        temp |= ((uint32_t)(GPIO_Init->Alternate)
 80023ec:	69ba      	ldr	r2, [r7, #24]
 80023ee:	4313      	orrs	r3, r2
 80023f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023f2:	69fb      	ldr	r3, [r7, #28]
 80023f4:	08da      	lsrs	r2, r3, #3
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	3208      	adds	r2, #8
 80023fa:	69b9      	ldr	r1, [r7, #24]
 80023fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	005b      	lsls	r3, r3, #1
 800240a:	2203      	movs	r2, #3
 800240c:	fa02 f303 	lsl.w	r3, r2, r3
 8002410:	43db      	mvns	r3, r3
 8002412:	69ba      	ldr	r2, [r7, #24]
 8002414:	4013      	ands	r3, r2
 8002416:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f003 0203 	and.w	r2, r3, #3
 8002420:	69fb      	ldr	r3, [r7, #28]
 8002422:	005b      	lsls	r3, r3, #1
 8002424:	fa02 f303 	lsl.w	r3, r2, r3
 8002428:	69ba      	ldr	r2, [r7, #24]
 800242a:	4313      	orrs	r3, r2
 800242c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	69ba      	ldr	r2, [r7, #24]
 8002432:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U) {
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800243c:	2b00      	cmp	r3, #0
 800243e:	f000 80b4 	beq.w	80025aa <HAL_GPIO_Init+0x2ee>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002442:	2300      	movs	r3, #0
 8002444:	60fb      	str	r3, [r7, #12]
 8002446:	4b60      	ldr	r3, [pc, #384]	@ (80025c8 <HAL_GPIO_Init+0x30c>)
 8002448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800244a:	4a5f      	ldr	r2, [pc, #380]	@ (80025c8 <HAL_GPIO_Init+0x30c>)
 800244c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002450:	6453      	str	r3, [r2, #68]	@ 0x44
 8002452:	4b5d      	ldr	r3, [pc, #372]	@ (80025c8 <HAL_GPIO_Init+0x30c>)
 8002454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002456:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800245a:	60fb      	str	r3, [r7, #12]
 800245c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800245e:	4a5b      	ldr	r2, [pc, #364]	@ (80025cc <HAL_GPIO_Init+0x310>)
 8002460:	69fb      	ldr	r3, [r7, #28]
 8002462:	089b      	lsrs	r3, r3, #2
 8002464:	3302      	adds	r3, #2
 8002466:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800246a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800246c:	69fb      	ldr	r3, [r7, #28]
 800246e:	f003 0303 	and.w	r3, r3, #3
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	220f      	movs	r2, #15
 8002476:	fa02 f303 	lsl.w	r3, r2, r3
 800247a:	43db      	mvns	r3, r3
 800247c:	69ba      	ldr	r2, [r7, #24]
 800247e:	4013      	ands	r3, r2
 8002480:	61bb      	str	r3, [r7, #24]
        temp |=
            ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a52      	ldr	r2, [pc, #328]	@ (80025d0 <HAL_GPIO_Init+0x314>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d02b      	beq.n	80024e2 <HAL_GPIO_Init+0x226>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4a51      	ldr	r2, [pc, #324]	@ (80025d4 <HAL_GPIO_Init+0x318>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d025      	beq.n	80024de <HAL_GPIO_Init+0x222>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a50      	ldr	r2, [pc, #320]	@ (80025d8 <HAL_GPIO_Init+0x31c>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d01f      	beq.n	80024da <HAL_GPIO_Init+0x21e>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4a4f      	ldr	r2, [pc, #316]	@ (80025dc <HAL_GPIO_Init+0x320>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d019      	beq.n	80024d6 <HAL_GPIO_Init+0x21a>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	4a4e      	ldr	r2, [pc, #312]	@ (80025e0 <HAL_GPIO_Init+0x324>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d013      	beq.n	80024d2 <HAL_GPIO_Init+0x216>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	4a4d      	ldr	r2, [pc, #308]	@ (80025e4 <HAL_GPIO_Init+0x328>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d00d      	beq.n	80024ce <HAL_GPIO_Init+0x212>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4a4c      	ldr	r2, [pc, #304]	@ (80025e8 <HAL_GPIO_Init+0x32c>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d007      	beq.n	80024ca <HAL_GPIO_Init+0x20e>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4a4b      	ldr	r2, [pc, #300]	@ (80025ec <HAL_GPIO_Init+0x330>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d101      	bne.n	80024c6 <HAL_GPIO_Init+0x20a>
 80024c2:	2307      	movs	r3, #7
 80024c4:	e00e      	b.n	80024e4 <HAL_GPIO_Init+0x228>
 80024c6:	2308      	movs	r3, #8
 80024c8:	e00c      	b.n	80024e4 <HAL_GPIO_Init+0x228>
 80024ca:	2306      	movs	r3, #6
 80024cc:	e00a      	b.n	80024e4 <HAL_GPIO_Init+0x228>
 80024ce:	2305      	movs	r3, #5
 80024d0:	e008      	b.n	80024e4 <HAL_GPIO_Init+0x228>
 80024d2:	2304      	movs	r3, #4
 80024d4:	e006      	b.n	80024e4 <HAL_GPIO_Init+0x228>
 80024d6:	2303      	movs	r3, #3
 80024d8:	e004      	b.n	80024e4 <HAL_GPIO_Init+0x228>
 80024da:	2302      	movs	r3, #2
 80024dc:	e002      	b.n	80024e4 <HAL_GPIO_Init+0x228>
 80024de:	2301      	movs	r3, #1
 80024e0:	e000      	b.n	80024e4 <HAL_GPIO_Init+0x228>
 80024e2:	2300      	movs	r3, #0
 80024e4:	69fa      	ldr	r2, [r7, #28]
 80024e6:	f002 0203 	and.w	r2, r2, #3
 80024ea:	0092      	lsls	r2, r2, #2
 80024ec:	4093      	lsls	r3, r2
        temp |=
 80024ee:	69ba      	ldr	r2, [r7, #24]
 80024f0:	4313      	orrs	r3, r2
 80024f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024f4:	4935      	ldr	r1, [pc, #212]	@ (80025cc <HAL_GPIO_Init+0x310>)
 80024f6:	69fb      	ldr	r3, [r7, #28]
 80024f8:	089b      	lsrs	r3, r3, #2
 80024fa:	3302      	adds	r3, #2
 80024fc:	69ba      	ldr	r2, [r7, #24]
 80024fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002502:	4b3b      	ldr	r3, [pc, #236]	@ (80025f0 <HAL_GPIO_Init+0x334>)
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	43db      	mvns	r3, r3
 800250c:	69ba      	ldr	r2, [r7, #24]
 800250e:	4013      	ands	r3, r2
 8002510:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U) {
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800251a:	2b00      	cmp	r3, #0
 800251c:	d003      	beq.n	8002526 <HAL_GPIO_Init+0x26a>
          temp |= iocurrent;
 800251e:	69ba      	ldr	r2, [r7, #24]
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	4313      	orrs	r3, r2
 8002524:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002526:	4a32      	ldr	r2, [pc, #200]	@ (80025f0 <HAL_GPIO_Init+0x334>)
 8002528:	69bb      	ldr	r3, [r7, #24]
 800252a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800252c:	4b30      	ldr	r3, [pc, #192]	@ (80025f0 <HAL_GPIO_Init+0x334>)
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	43db      	mvns	r3, r3
 8002536:	69ba      	ldr	r2, [r7, #24]
 8002538:	4013      	ands	r3, r2
 800253a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U) {
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002544:	2b00      	cmp	r3, #0
 8002546:	d003      	beq.n	8002550 <HAL_GPIO_Init+0x294>
          temp |= iocurrent;
 8002548:	69ba      	ldr	r2, [r7, #24]
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	4313      	orrs	r3, r2
 800254e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002550:	4a27      	ldr	r2, [pc, #156]	@ (80025f0 <HAL_GPIO_Init+0x334>)
 8002552:	69bb      	ldr	r3, [r7, #24]
 8002554:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002556:	4b26      	ldr	r3, [pc, #152]	@ (80025f0 <HAL_GPIO_Init+0x334>)
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	43db      	mvns	r3, r3
 8002560:	69ba      	ldr	r2, [r7, #24]
 8002562:	4013      	ands	r3, r2
 8002564:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U) {
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d003      	beq.n	800257a <HAL_GPIO_Init+0x2be>
          temp |= iocurrent;
 8002572:	69ba      	ldr	r2, [r7, #24]
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	4313      	orrs	r3, r2
 8002578:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800257a:	4a1d      	ldr	r2, [pc, #116]	@ (80025f0 <HAL_GPIO_Init+0x334>)
 800257c:	69bb      	ldr	r3, [r7, #24]
 800257e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002580:	4b1b      	ldr	r3, [pc, #108]	@ (80025f0 <HAL_GPIO_Init+0x334>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	43db      	mvns	r3, r3
 800258a:	69ba      	ldr	r2, [r7, #24]
 800258c:	4013      	ands	r3, r2
 800258e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U) {
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002598:	2b00      	cmp	r3, #0
 800259a:	d003      	beq.n	80025a4 <HAL_GPIO_Init+0x2e8>
          temp |= iocurrent;
 800259c:	69ba      	ldr	r2, [r7, #24]
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80025a4:	4a12      	ldr	r2, [pc, #72]	@ (80025f0 <HAL_GPIO_Init+0x334>)
 80025a6:	69bb      	ldr	r3, [r7, #24]
 80025a8:	6013      	str	r3, [r2, #0]
  for (position = 0U; position < GPIO_NUMBER; position++) {
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	3301      	adds	r3, #1
 80025ae:	61fb      	str	r3, [r7, #28]
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	2b0f      	cmp	r3, #15
 80025b4:	f67f ae90 	bls.w	80022d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80025b8:	bf00      	nop
 80025ba:	bf00      	nop
 80025bc:	3724      	adds	r7, #36	@ 0x24
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	40023800 	.word	0x40023800
 80025cc:	40013800 	.word	0x40013800
 80025d0:	40020000 	.word	0x40020000
 80025d4:	40020400 	.word	0x40020400
 80025d8:	40020800 	.word	0x40020800
 80025dc:	40020c00 	.word	0x40020c00
 80025e0:	40021000 	.word	0x40021000
 80025e4:	40021400 	.word	0x40021400
 80025e8:	40021800 	.word	0x40021800
 80025ec:	40021c00 	.word	0x40021c00
 80025f0:	40013c00 	.word	0x40013c00

080025f4 <HAL_GPIO_ReadPin>:
 * STM32F40XX and STM32F427X devices.
 * @param  GPIO_Pin specifies the port bit to read.
 *         This parameter can be GPIO_PIN_x where x can be (0..15).
 * @retval The input port pin value.
 */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 80025f4:	b480      	push	{r7}
 80025f6:	b085      	sub	sp, #20
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	460b      	mov	r3, r1
 80025fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET) {
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	691a      	ldr	r2, [r3, #16]
 8002604:	887b      	ldrh	r3, [r7, #2]
 8002606:	4013      	ands	r3, r2
 8002608:	2b00      	cmp	r3, #0
 800260a:	d002      	beq.n	8002612 <HAL_GPIO_ReadPin+0x1e>
    bitstatus = GPIO_PIN_SET;
 800260c:	2301      	movs	r3, #1
 800260e:	73fb      	strb	r3, [r7, #15]
 8002610:	e001      	b.n	8002616 <HAL_GPIO_ReadPin+0x22>
  } else {
    bitstatus = GPIO_PIN_RESET;
 8002612:	2300      	movs	r3, #0
 8002614:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002616:	7bfb      	ldrb	r3, [r7, #15]
}
 8002618:	4618      	mov	r0, r3
 800261a:	3714      	adds	r7, #20
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr

08002624 <HAL_GPIO_WritePin>:
 *            @arg GPIO_PIN_RESET: to clear the port pin
 *            @arg GPIO_PIN_SET: to set the port pin
 * @retval None
 */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin,
                       GPIO_PinState PinState) {
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	460b      	mov	r3, r1
 800262e:	807b      	strh	r3, [r7, #2]
 8002630:	4613      	mov	r3, r2
 8002632:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET) {
 8002634:	787b      	ldrb	r3, [r7, #1]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d003      	beq.n	8002642 <HAL_GPIO_WritePin+0x1e>
    GPIOx->BSRR = GPIO_Pin;
 800263a:	887a      	ldrh	r2, [r7, #2]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	619a      	str	r2, [r3, #24]
  } else {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002640:	e003      	b.n	800264a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002642:	887b      	ldrh	r3, [r7, #2]
 8002644:	041a      	lsls	r2, r3, #16
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	619a      	str	r2, [r3, #24]
}
 800264a:	bf00      	nop
 800264c:	370c      	adds	r7, #12
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr
	...

08002658 <HAL_GPIO_EXTI_IRQHandler>:
/**
 * @brief  This function handles EXTI interrupt request.
 * @param  GPIO_Pin Specifies the pins connected EXTI line
 * @retval None
 */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin) {
 8002658:	b580      	push	{r7, lr}
 800265a:	b082      	sub	sp, #8
 800265c:	af00      	add	r7, sp, #0
 800265e:	4603      	mov	r3, r0
 8002660:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) {
 8002662:	4b08      	ldr	r3, [pc, #32]	@ (8002684 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002664:	695a      	ldr	r2, [r3, #20]
 8002666:	88fb      	ldrh	r3, [r7, #6]
 8002668:	4013      	ands	r3, r2
 800266a:	2b00      	cmp	r3, #0
 800266c:	d006      	beq.n	800267c <HAL_GPIO_EXTI_IRQHandler+0x24>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800266e:	4a05      	ldr	r2, [pc, #20]	@ (8002684 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002670:	88fb      	ldrh	r3, [r7, #6]
 8002672:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002674:	88fb      	ldrh	r3, [r7, #6]
 8002676:	4618      	mov	r0, r3
 8002678:	f001 fd84 	bl	8004184 <HAL_GPIO_EXTI_Callback>
  }
}
 800267c:	bf00      	nop
 800267e:	3708      	adds	r7, #8
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}
 8002684:	40013c00 	.word	0x40013c00

08002688 <HAL_RCC_OscConfig>:
 *         supported by this API. User should request a transition to HSE Off
 *         first and then HSE On or HSE Bypass.
 * @retval HAL status
 */
__weak HAL_StatusTypeDef
HAL_RCC_OscConfig(const RCC_OscInitTypeDef *RCC_OscInitStruct) {
 8002688:	b580      	push	{r7, lr}
 800268a:	b086      	sub	sp, #24
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL) {
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d101      	bne.n	800269a <HAL_RCC_OscConfig+0x12>
    return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e267      	b.n	8002b6a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) ==
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 0301 	and.w	r3, r3, #1
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d075      	beq.n	8002792 <HAL_RCC_OscConfig+0x10a>
      RCC_OSCILLATORTYPE_HSE) {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these
     * cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 80026a6:	4b88      	ldr	r3, [pc, #544]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	f003 030c 	and.w	r3, r3, #12
 80026ae:	2b04      	cmp	r3, #4
 80026b0:	d00c      	beq.n	80026cc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) &&
 80026b2:	4b85      	ldr	r3, [pc, #532]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 80026ba:	2b08      	cmp	r3, #8
 80026bc:	d112      	bne.n	80026e4 <HAL_RCC_OscConfig+0x5c>
         ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE))) {
 80026be:	4b82      	ldr	r3, [pc, #520]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) &&
 80026c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80026ca:	d10b      	bne.n	80026e4 <HAL_RCC_OscConfig+0x5c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) &&
 80026cc:	4b7e      	ldr	r3, [pc, #504]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d05b      	beq.n	8002790 <HAL_RCC_OscConfig+0x108>
          (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)) {
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	685b      	ldr	r3, [r3, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) &&
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d157      	bne.n	8002790 <HAL_RCC_OscConfig+0x108>
        return HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	e242      	b.n	8002b6a <HAL_RCC_OscConfig+0x4e2>
      }
    } else {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026ec:	d106      	bne.n	80026fc <HAL_RCC_OscConfig+0x74>
 80026ee:	4b76      	ldr	r3, [pc, #472]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a75      	ldr	r2, [pc, #468]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 80026f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026f8:	6013      	str	r3, [r2, #0]
 80026fa:	e01d      	b.n	8002738 <HAL_RCC_OscConfig+0xb0>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002704:	d10c      	bne.n	8002720 <HAL_RCC_OscConfig+0x98>
 8002706:	4b70      	ldr	r3, [pc, #448]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4a6f      	ldr	r2, [pc, #444]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 800270c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002710:	6013      	str	r3, [r2, #0]
 8002712:	4b6d      	ldr	r3, [pc, #436]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a6c      	ldr	r2, [pc, #432]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 8002718:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800271c:	6013      	str	r3, [r2, #0]
 800271e:	e00b      	b.n	8002738 <HAL_RCC_OscConfig+0xb0>
 8002720:	4b69      	ldr	r3, [pc, #420]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a68      	ldr	r2, [pc, #416]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 8002726:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800272a:	6013      	str	r3, [r2, #0]
 800272c:	4b66      	ldr	r3, [pc, #408]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a65      	ldr	r2, [pc, #404]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 8002732:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002736:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF) {
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d013      	beq.n	8002768 <HAL_RCC_OscConfig+0xe0>
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002740:	f7ff fa18 	bl	8001b74 <HAL_GetTick>
 8002744:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 8002746:	e008      	b.n	800275a <HAL_RCC_OscConfig+0xd2>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 8002748:	f7ff fa14 	bl	8001b74 <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	2b64      	cmp	r3, #100	@ 0x64
 8002754:	d901      	bls.n	800275a <HAL_RCC_OscConfig+0xd2>
            return HAL_TIMEOUT;
 8002756:	2303      	movs	r3, #3
 8002758:	e207      	b.n	8002b6a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 800275a:	4b5b      	ldr	r3, [pc, #364]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d0f0      	beq.n	8002748 <HAL_RCC_OscConfig+0xc0>
 8002766:	e014      	b.n	8002792 <HAL_RCC_OscConfig+0x10a>
          }
        }
      } else {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002768:	f7ff fa04 	bl	8001b74 <HAL_GetTick>
 800276c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 800276e:	e008      	b.n	8002782 <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 8002770:	f7ff fa00 	bl	8001b74 <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	2b64      	cmp	r3, #100	@ 0x64
 800277c:	d901      	bls.n	8002782 <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 800277e:	2303      	movs	r3, #3
 8002780:	e1f3      	b.n	8002b6a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 8002782:	4b51      	ldr	r3, [pc, #324]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d1f0      	bne.n	8002770 <HAL_RCC_OscConfig+0xe8>
 800278e:	e000      	b.n	8002792 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) &&
 8002790:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) ==
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 0302 	and.w	r3, r3, #2
 800279a:	2b00      	cmp	r3, #0
 800279c:	d063      	beq.n	8002866 <HAL_RCC_OscConfig+0x1de>
    assert_param(
        IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is
     * selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 800279e:	4b4a      	ldr	r3, [pc, #296]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	f003 030c 	and.w	r3, r3, #12
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d00b      	beq.n	80027c2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) &&
 80027aa:	4b47      	ldr	r3, [pc, #284]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 80027b2:	2b08      	cmp	r3, #8
 80027b4:	d11c      	bne.n	80027f0 <HAL_RCC_OscConfig+0x168>
         ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI))) {
 80027b6:	4b44      	ldr	r3, [pc, #272]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) &&
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d116      	bne.n	80027f0 <HAL_RCC_OscConfig+0x168>
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) &&
 80027c2:	4b41      	ldr	r3, [pc, #260]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0302 	and.w	r3, r3, #2
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d005      	beq.n	80027da <HAL_RCC_OscConfig+0x152>
          (RCC_OscInitStruct->HSIState != RCC_HSI_ON)) {
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	68db      	ldr	r3, [r3, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) &&
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d001      	beq.n	80027da <HAL_RCC_OscConfig+0x152>
        return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e1c7      	b.n	8002b6a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
 80027da:	4b3b      	ldr	r3, [pc, #236]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	691b      	ldr	r3, [r3, #16]
 80027e6:	00db      	lsls	r3, r3, #3
 80027e8:	4937      	ldr	r1, [pc, #220]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 80027ea:	4313      	orrs	r3, r2
 80027ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) &&
 80027ee:	e03a      	b.n	8002866 <HAL_RCC_OscConfig+0x1de>
            RCC_OscInitStruct->HSICalibrationValue);
      }
    } else {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF) {
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	68db      	ldr	r3, [r3, #12]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d020      	beq.n	800283a <HAL_RCC_OscConfig+0x1b2>
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027f8:	4b34      	ldr	r3, [pc, #208]	@ (80028cc <HAL_RCC_OscConfig+0x244>)
 80027fa:	2201      	movs	r2, #1
 80027fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027fe:	f7ff f9b9 	bl	8001b74 <HAL_GetTick>
 8002802:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 8002804:	e008      	b.n	8002818 <HAL_RCC_OscConfig+0x190>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) {
 8002806:	f7ff f9b5 	bl	8001b74 <HAL_GetTick>
 800280a:	4602      	mov	r2, r0
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	1ad3      	subs	r3, r2, r3
 8002810:	2b02      	cmp	r3, #2
 8002812:	d901      	bls.n	8002818 <HAL_RCC_OscConfig+0x190>
            return HAL_TIMEOUT;
 8002814:	2303      	movs	r3, #3
 8002816:	e1a8      	b.n	8002b6a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 8002818:	4b2b      	ldr	r3, [pc, #172]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 0302 	and.w	r3, r3, #2
 8002820:	2b00      	cmp	r3, #0
 8002822:	d0f0      	beq.n	8002806 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.
         */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
 8002824:	4b28      	ldr	r3, [pc, #160]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	691b      	ldr	r3, [r3, #16]
 8002830:	00db      	lsls	r3, r3, #3
 8002832:	4925      	ldr	r1, [pc, #148]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 8002834:	4313      	orrs	r3, r2
 8002836:	600b      	str	r3, [r1, #0]
 8002838:	e015      	b.n	8002866 <HAL_RCC_OscConfig+0x1de>
            RCC_OscInitStruct->HSICalibrationValue);
      } else {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800283a:	4b24      	ldr	r3, [pc, #144]	@ (80028cc <HAL_RCC_OscConfig+0x244>)
 800283c:	2200      	movs	r2, #0
 800283e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002840:	f7ff f998 	bl	8001b74 <HAL_GetTick>
 8002844:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) {
 8002846:	e008      	b.n	800285a <HAL_RCC_OscConfig+0x1d2>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) {
 8002848:	f7ff f994 	bl	8001b74 <HAL_GetTick>
 800284c:	4602      	mov	r2, r0
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	2b02      	cmp	r3, #2
 8002854:	d901      	bls.n	800285a <HAL_RCC_OscConfig+0x1d2>
            return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e187      	b.n	8002b6a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) {
 800285a:	4b1b      	ldr	r3, [pc, #108]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0302 	and.w	r3, r3, #2
 8002862:	2b00      	cmp	r3, #0
 8002864:	d1f0      	bne.n	8002848 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) ==
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 0308 	and.w	r3, r3, #8
 800286e:	2b00      	cmp	r3, #0
 8002870:	d036      	beq.n	80028e0 <HAL_RCC_OscConfig+0x258>
      RCC_OSCILLATORTYPE_LSI) {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF) {
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	695b      	ldr	r3, [r3, #20]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d016      	beq.n	80028a8 <HAL_RCC_OscConfig+0x220>
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800287a:	4b15      	ldr	r3, [pc, #84]	@ (80028d0 <HAL_RCC_OscConfig+0x248>)
 800287c:	2201      	movs	r2, #1
 800287e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002880:	f7ff f978 	bl	8001b74 <HAL_GetTick>
 8002884:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET) {
 8002886:	e008      	b.n	800289a <HAL_RCC_OscConfig+0x212>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) {
 8002888:	f7ff f974 	bl	8001b74 <HAL_GetTick>
 800288c:	4602      	mov	r2, r0
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	2b02      	cmp	r3, #2
 8002894:	d901      	bls.n	800289a <HAL_RCC_OscConfig+0x212>
          return HAL_TIMEOUT;
 8002896:	2303      	movs	r3, #3
 8002898:	e167      	b.n	8002b6a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET) {
 800289a:	4b0b      	ldr	r3, [pc, #44]	@ (80028c8 <HAL_RCC_OscConfig+0x240>)
 800289c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800289e:	f003 0302 	and.w	r3, r3, #2
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d0f0      	beq.n	8002888 <HAL_RCC_OscConfig+0x200>
 80028a6:	e01b      	b.n	80028e0 <HAL_RCC_OscConfig+0x258>
        }
      }
    } else {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028a8:	4b09      	ldr	r3, [pc, #36]	@ (80028d0 <HAL_RCC_OscConfig+0x248>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028ae:	f7ff f961 	bl	8001b74 <HAL_GetTick>
 80028b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET) {
 80028b4:	e00e      	b.n	80028d4 <HAL_RCC_OscConfig+0x24c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) {
 80028b6:	f7ff f95d 	bl	8001b74 <HAL_GetTick>
 80028ba:	4602      	mov	r2, r0
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	1ad3      	subs	r3, r2, r3
 80028c0:	2b02      	cmp	r3, #2
 80028c2:	d907      	bls.n	80028d4 <HAL_RCC_OscConfig+0x24c>
          return HAL_TIMEOUT;
 80028c4:	2303      	movs	r3, #3
 80028c6:	e150      	b.n	8002b6a <HAL_RCC_OscConfig+0x4e2>
 80028c8:	40023800 	.word	0x40023800
 80028cc:	42470000 	.word	0x42470000
 80028d0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET) {
 80028d4:	4b88      	ldr	r3, [pc, #544]	@ (8002af8 <HAL_RCC_OscConfig+0x470>)
 80028d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028d8:	f003 0302 	and.w	r3, r3, #2
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d1ea      	bne.n	80028b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) ==
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 0304 	and.w	r3, r3, #4
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	f000 8097 	beq.w	8002a1c <HAL_RCC_OscConfig+0x394>
      RCC_OSCILLATORTYPE_LSE) {
    FlagStatus pwrclkchanged = RESET;
 80028ee:	2300      	movs	r3, #0
 80028f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED()) {
 80028f2:	4b81      	ldr	r3, [pc, #516]	@ (8002af8 <HAL_RCC_OscConfig+0x470>)
 80028f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d10f      	bne.n	800291e <HAL_RCC_OscConfig+0x296>
      __HAL_RCC_PWR_CLK_ENABLE();
 80028fe:	2300      	movs	r3, #0
 8002900:	60bb      	str	r3, [r7, #8]
 8002902:	4b7d      	ldr	r3, [pc, #500]	@ (8002af8 <HAL_RCC_OscConfig+0x470>)
 8002904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002906:	4a7c      	ldr	r2, [pc, #496]	@ (8002af8 <HAL_RCC_OscConfig+0x470>)
 8002908:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800290c:	6413      	str	r3, [r2, #64]	@ 0x40
 800290e:	4b7a      	ldr	r3, [pc, #488]	@ (8002af8 <HAL_RCC_OscConfig+0x470>)
 8002910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002912:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002916:	60bb      	str	r3, [r7, #8]
 8002918:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800291a:	2301      	movs	r3, #1
 800291c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP)) {
 800291e:	4b77      	ldr	r3, [pc, #476]	@ (8002afc <HAL_RCC_OscConfig+0x474>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002926:	2b00      	cmp	r3, #0
 8002928:	d118      	bne.n	800295c <HAL_RCC_OscConfig+0x2d4>
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800292a:	4b74      	ldr	r3, [pc, #464]	@ (8002afc <HAL_RCC_OscConfig+0x474>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a73      	ldr	r2, [pc, #460]	@ (8002afc <HAL_RCC_OscConfig+0x474>)
 8002930:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002934:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002936:	f7ff f91d 	bl	8001b74 <HAL_GetTick>
 800293a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP)) {
 800293c:	e008      	b.n	8002950 <HAL_RCC_OscConfig+0x2c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE) {
 800293e:	f7ff f919 	bl	8001b74 <HAL_GetTick>
 8002942:	4602      	mov	r2, r0
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	1ad3      	subs	r3, r2, r3
 8002948:	2b02      	cmp	r3, #2
 800294a:	d901      	bls.n	8002950 <HAL_RCC_OscConfig+0x2c8>
          return HAL_TIMEOUT;
 800294c:	2303      	movs	r3, #3
 800294e:	e10c      	b.n	8002b6a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP)) {
 8002950:	4b6a      	ldr	r3, [pc, #424]	@ (8002afc <HAL_RCC_OscConfig+0x474>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002958:	2b00      	cmp	r3, #0
 800295a:	d0f0      	beq.n	800293e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	2b01      	cmp	r3, #1
 8002962:	d106      	bne.n	8002972 <HAL_RCC_OscConfig+0x2ea>
 8002964:	4b64      	ldr	r3, [pc, #400]	@ (8002af8 <HAL_RCC_OscConfig+0x470>)
 8002966:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002968:	4a63      	ldr	r2, [pc, #396]	@ (8002af8 <HAL_RCC_OscConfig+0x470>)
 800296a:	f043 0301 	orr.w	r3, r3, #1
 800296e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002970:	e01c      	b.n	80029ac <HAL_RCC_OscConfig+0x324>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	2b05      	cmp	r3, #5
 8002978:	d10c      	bne.n	8002994 <HAL_RCC_OscConfig+0x30c>
 800297a:	4b5f      	ldr	r3, [pc, #380]	@ (8002af8 <HAL_RCC_OscConfig+0x470>)
 800297c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800297e:	4a5e      	ldr	r2, [pc, #376]	@ (8002af8 <HAL_RCC_OscConfig+0x470>)
 8002980:	f043 0304 	orr.w	r3, r3, #4
 8002984:	6713      	str	r3, [r2, #112]	@ 0x70
 8002986:	4b5c      	ldr	r3, [pc, #368]	@ (8002af8 <HAL_RCC_OscConfig+0x470>)
 8002988:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800298a:	4a5b      	ldr	r2, [pc, #364]	@ (8002af8 <HAL_RCC_OscConfig+0x470>)
 800298c:	f043 0301 	orr.w	r3, r3, #1
 8002990:	6713      	str	r3, [r2, #112]	@ 0x70
 8002992:	e00b      	b.n	80029ac <HAL_RCC_OscConfig+0x324>
 8002994:	4b58      	ldr	r3, [pc, #352]	@ (8002af8 <HAL_RCC_OscConfig+0x470>)
 8002996:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002998:	4a57      	ldr	r2, [pc, #348]	@ (8002af8 <HAL_RCC_OscConfig+0x470>)
 800299a:	f023 0301 	bic.w	r3, r3, #1
 800299e:	6713      	str	r3, [r2, #112]	@ 0x70
 80029a0:	4b55      	ldr	r3, [pc, #340]	@ (8002af8 <HAL_RCC_OscConfig+0x470>)
 80029a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029a4:	4a54      	ldr	r2, [pc, #336]	@ (8002af8 <HAL_RCC_OscConfig+0x470>)
 80029a6:	f023 0304 	bic.w	r3, r3, #4
 80029aa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF) {
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d015      	beq.n	80029e0 <HAL_RCC_OscConfig+0x358>
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029b4:	f7ff f8de 	bl	8001b74 <HAL_GetTick>
 80029b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) {
 80029ba:	e00a      	b.n	80029d2 <HAL_RCC_OscConfig+0x34a>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 80029bc:	f7ff f8da 	bl	8001b74 <HAL_GetTick>
 80029c0:	4602      	mov	r2, r0
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d901      	bls.n	80029d2 <HAL_RCC_OscConfig+0x34a>
          return HAL_TIMEOUT;
 80029ce:	2303      	movs	r3, #3
 80029d0:	e0cb      	b.n	8002b6a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) {
 80029d2:	4b49      	ldr	r3, [pc, #292]	@ (8002af8 <HAL_RCC_OscConfig+0x470>)
 80029d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029d6:	f003 0302 	and.w	r3, r3, #2
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d0ee      	beq.n	80029bc <HAL_RCC_OscConfig+0x334>
 80029de:	e014      	b.n	8002a0a <HAL_RCC_OscConfig+0x382>
        }
      }
    } else {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029e0:	f7ff f8c8 	bl	8001b74 <HAL_GetTick>
 80029e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 80029e6:	e00a      	b.n	80029fe <HAL_RCC_OscConfig+0x376>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 80029e8:	f7ff f8c4 	bl	8001b74 <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d901      	bls.n	80029fe <HAL_RCC_OscConfig+0x376>
          return HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	e0b5      	b.n	8002b6a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 80029fe:	4b3e      	ldr	r3, [pc, #248]	@ (8002af8 <HAL_RCC_OscConfig+0x470>)
 8002a00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a02:	f003 0302 	and.w	r3, r3, #2
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d1ee      	bne.n	80029e8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET) {
 8002a0a:	7dfb      	ldrb	r3, [r7, #23]
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d105      	bne.n	8002a1c <HAL_RCC_OscConfig+0x394>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a10:	4b39      	ldr	r3, [pc, #228]	@ (8002af8 <HAL_RCC_OscConfig+0x470>)
 8002a12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a14:	4a38      	ldr	r2, [pc, #224]	@ (8002af8 <HAL_RCC_OscConfig+0x470>)
 8002a16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a1a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE) {
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	699b      	ldr	r3, [r3, #24]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	f000 80a1 	beq.w	8002b68 <HAL_RCC_OscConfig+0x4e0>
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL) {
 8002a26:	4b34      	ldr	r3, [pc, #208]	@ (8002af8 <HAL_RCC_OscConfig+0x470>)
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	f003 030c 	and.w	r3, r3, #12
 8002a2e:	2b08      	cmp	r3, #8
 8002a30:	d05c      	beq.n	8002aec <HAL_RCC_OscConfig+0x464>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON) {
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	699b      	ldr	r3, [r3, #24]
 8002a36:	2b02      	cmp	r3, #2
 8002a38:	d141      	bne.n	8002abe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a3a:	4b31      	ldr	r3, [pc, #196]	@ (8002b00 <HAL_RCC_OscConfig+0x478>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a40:	f7ff f898 	bl	8001b74 <HAL_GetTick>
 8002a44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8002a46:	e008      	b.n	8002a5a <HAL_RCC_OscConfig+0x3d2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 8002a48:	f7ff f894 	bl	8001b74 <HAL_GetTick>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	2b02      	cmp	r3, #2
 8002a54:	d901      	bls.n	8002a5a <HAL_RCC_OscConfig+0x3d2>
            return HAL_TIMEOUT;
 8002a56:	2303      	movs	r3, #3
 8002a58:	e087      	b.n	8002b6a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8002a5a:	4b27      	ldr	r3, [pc, #156]	@ (8002af8 <HAL_RCC_OscConfig+0x470>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d1f0      	bne.n	8002a48 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division
         * factors. */
        WRITE_REG(RCC->PLLCFGR,
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	69da      	ldr	r2, [r3, #28]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6a1b      	ldr	r3, [r3, #32]
 8002a6e:	431a      	orrs	r2, r3
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a74:	019b      	lsls	r3, r3, #6
 8002a76:	431a      	orrs	r2, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a7c:	085b      	lsrs	r3, r3, #1
 8002a7e:	3b01      	subs	r3, #1
 8002a80:	041b      	lsls	r3, r3, #16
 8002a82:	431a      	orrs	r2, r3
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a88:	061b      	lsls	r3, r3, #24
 8002a8a:	491b      	ldr	r1, [pc, #108]	@ (8002af8 <HAL_RCC_OscConfig+0x470>)
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	604b      	str	r3, [r1, #4]
                   (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos) |
                   (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)
                    << RCC_PLLCFGR_PLLP_Pos) |
                   (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a90:	4b1b      	ldr	r3, [pc, #108]	@ (8002b00 <HAL_RCC_OscConfig+0x478>)
 8002a92:	2201      	movs	r2, #1
 8002a94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a96:	f7ff f86d 	bl	8001b74 <HAL_GetTick>
 8002a9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 8002a9c:	e008      	b.n	8002ab0 <HAL_RCC_OscConfig+0x428>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 8002a9e:	f7ff f869 	bl	8001b74 <HAL_GetTick>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	1ad3      	subs	r3, r2, r3
 8002aa8:	2b02      	cmp	r3, #2
 8002aaa:	d901      	bls.n	8002ab0 <HAL_RCC_OscConfig+0x428>
            return HAL_TIMEOUT;
 8002aac:	2303      	movs	r3, #3
 8002aae:	e05c      	b.n	8002b6a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 8002ab0:	4b11      	ldr	r3, [pc, #68]	@ (8002af8 <HAL_RCC_OscConfig+0x470>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d0f0      	beq.n	8002a9e <HAL_RCC_OscConfig+0x416>
 8002abc:	e054      	b.n	8002b68 <HAL_RCC_OscConfig+0x4e0>
          }
        }
      } else {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002abe:	4b10      	ldr	r3, [pc, #64]	@ (8002b00 <HAL_RCC_OscConfig+0x478>)
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ac4:	f7ff f856 	bl	8001b74 <HAL_GetTick>
 8002ac8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8002aca:	e008      	b.n	8002ade <HAL_RCC_OscConfig+0x456>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 8002acc:	f7ff f852 	bl	8001b74 <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d901      	bls.n	8002ade <HAL_RCC_OscConfig+0x456>
            return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e045      	b.n	8002b6a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8002ade:	4b06      	ldr	r3, [pc, #24]	@ (8002af8 <HAL_RCC_OscConfig+0x470>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d1f0      	bne.n	8002acc <HAL_RCC_OscConfig+0x444>
 8002aea:	e03d      	b.n	8002b68 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    } else {
      /* Check if there is a request to disable the PLL used as System clock
       * source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) {
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	699b      	ldr	r3, [r3, #24]
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d107      	bne.n	8002b04 <HAL_RCC_OscConfig+0x47c>
        return HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	e038      	b.n	8002b6a <HAL_RCC_OscConfig+0x4e2>
 8002af8:	40023800 	.word	0x40023800
 8002afc:	40007000 	.word	0x40007000
 8002b00:	42470060 	.word	0x42470060
      } else {
        /* Do not return HAL_ERROR if request repeats the current configuration
         */
        pll_config = RCC->PLLCFGR;
 8002b04:	4b1b      	ldr	r3, [pc, #108]	@ (8002b74 <HAL_RCC_OscConfig+0x4ec>)
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) !=
             (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) !=
             (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	699b      	ldr	r3, [r3, #24]
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d028      	beq.n	8002b64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) !=
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
             RCC_OscInitStruct->PLL.PLLSource) ||
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d121      	bne.n	8002b64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) !=
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
             (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6a1b      	ldr	r3, [r3, #32]
             RCC_OscInitStruct->PLL.PLLSource) ||
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d11a      	bne.n	8002b64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) !=
 8002b2e:	68fa      	ldr	r2, [r7, #12]
 8002b30:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002b34:	4013      	ands	r3, r2
             (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002b3a:	0192      	lsls	r2, r2, #6
             (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d111      	bne.n	8002b64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) !=
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
             (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b4a:	085b      	lsrs	r3, r3, #1
 8002b4c:	3b01      	subs	r3, #1
                 << RCC_PLLCFGR_PLLP_Pos) ||
 8002b4e:	041b      	lsls	r3, r3, #16
             (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d107      	bne.n	8002b64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) !=
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
             (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b5e:	061b      	lsls	r3, r3, #24
                 << RCC_PLLCFGR_PLLP_Pos) ||
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d001      	beq.n	8002b68 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e000      	b.n	8002b6a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002b68:	2300      	movs	r3, #0
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3718      	adds	r7, #24
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	40023800 	.word	0x40023800

08002b78 <HAL_RCC_ClockConfig>:
 * "Initialization/de-initialization functions")
 * @retval None
 */
HAL_StatusTypeDef
HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef *RCC_ClkInitStruct,
                    uint32_t FLatency) {
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b084      	sub	sp, #16
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
 8002b80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL) {
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d101      	bne.n	8002b8c <HAL_RCC_ClockConfig+0x14>
    return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e0cc      	b.n	8002d26 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states
    (LATENCY) must be correctly programmed according to the frequency of the CPU
    clock (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY()) {
 8002b8c:	4b68      	ldr	r3, [pc, #416]	@ (8002d30 <HAL_RCC_ClockConfig+0x1b8>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 0307 	and.w	r3, r3, #7
 8002b94:	683a      	ldr	r2, [r7, #0]
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d90c      	bls.n	8002bb4 <HAL_RCC_ClockConfig+0x3c>
    /* Program the new number of wait states to the LATENCY bits in the
     * FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b9a:	4b65      	ldr	r3, [pc, #404]	@ (8002d30 <HAL_RCC_ClockConfig+0x1b8>)
 8002b9c:	683a      	ldr	r2, [r7, #0]
 8002b9e:	b2d2      	uxtb	r2, r2
 8002ba0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access
    the Flash memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency) {
 8002ba2:	4b63      	ldr	r3, [pc, #396]	@ (8002d30 <HAL_RCC_ClockConfig+0x1b8>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0307 	and.w	r3, r3, #7
 8002baa:	683a      	ldr	r2, [r7, #0]
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d001      	beq.n	8002bb4 <HAL_RCC_ClockConfig+0x3c>
      return HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e0b8      	b.n	8002d26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) ==
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 0302 	and.w	r3, r3, #2
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d020      	beq.n	8002c02 <HAL_RCC_ClockConfig+0x8a>
      RCC_CLOCKTYPE_HCLK) {
    /* Set the highest APBx dividers in order to ensure that we do not go
       through a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) ==
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 0304 	and.w	r3, r3, #4
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d005      	beq.n	8002bd8 <HAL_RCC_ClockConfig+0x60>
        RCC_CLOCKTYPE_PCLK1) {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002bcc:	4b59      	ldr	r3, [pc, #356]	@ (8002d34 <HAL_RCC_ClockConfig+0x1bc>)
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	4a58      	ldr	r2, [pc, #352]	@ (8002d34 <HAL_RCC_ClockConfig+0x1bc>)
 8002bd2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002bd6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) ==
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 0308 	and.w	r3, r3, #8
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d005      	beq.n	8002bf0 <HAL_RCC_ClockConfig+0x78>
        RCC_CLOCKTYPE_PCLK2) {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002be4:	4b53      	ldr	r3, [pc, #332]	@ (8002d34 <HAL_RCC_ClockConfig+0x1bc>)
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	4a52      	ldr	r2, [pc, #328]	@ (8002d34 <HAL_RCC_ClockConfig+0x1bc>)
 8002bea:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002bee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bf0:	4b50      	ldr	r3, [pc, #320]	@ (8002d34 <HAL_RCC_ClockConfig+0x1bc>)
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	494d      	ldr	r1, [pc, #308]	@ (8002d34 <HAL_RCC_ClockConfig+0x1bc>)
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) ==
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0301 	and.w	r3, r3, #1
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d044      	beq.n	8002c98 <HAL_RCC_ClockConfig+0x120>
      RCC_CLOCKTYPE_SYSCLK) {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	d107      	bne.n	8002c26 <HAL_RCC_ClockConfig+0xae>
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 8002c16:	4b47      	ldr	r3, [pc, #284]	@ (8002d34 <HAL_RCC_ClockConfig+0x1bc>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d119      	bne.n	8002c56 <HAL_RCC_ClockConfig+0xde>
        return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e07f      	b.n	8002d26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK) ||
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	d003      	beq.n	8002c36 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)) {
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK) ||
 8002c32:	2b03      	cmp	r3, #3
 8002c34:	d107      	bne.n	8002c46 <HAL_RCC_ClockConfig+0xce>
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 8002c36:	4b3f      	ldr	r3, [pc, #252]	@ (8002d34 <HAL_RCC_ClockConfig+0x1bc>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d109      	bne.n	8002c56 <HAL_RCC_ClockConfig+0xde>
        return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e06f      	b.n	8002d26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* HSI is selected as System Clock Source */
    else {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 8002c46:	4b3b      	ldr	r3, [pc, #236]	@ (8002d34 <HAL_RCC_ClockConfig+0x1bc>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d101      	bne.n	8002c56 <HAL_RCC_ClockConfig+0xde>
        return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	e067      	b.n	8002d26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c56:	4b37      	ldr	r3, [pc, #220]	@ (8002d34 <HAL_RCC_ClockConfig+0x1bc>)
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	f023 0203 	bic.w	r2, r3, #3
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	4934      	ldr	r1, [pc, #208]	@ (8002d34 <HAL_RCC_ClockConfig+0x1bc>)
 8002c64:	4313      	orrs	r3, r2
 8002c66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c68:	f7fe ff84 	bl	8001b74 <HAL_GetTick>
 8002c6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() !=
 8002c6e:	e00a      	b.n	8002c86 <HAL_RCC_ClockConfig+0x10e>
           (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)) {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 8002c70:	f7fe ff80 	bl	8001b74 <HAL_GetTick>
 8002c74:	4602      	mov	r2, r0
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d901      	bls.n	8002c86 <HAL_RCC_ClockConfig+0x10e>
        return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e04f      	b.n	8002d26 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() !=
 8002c86:	4b2b      	ldr	r3, [pc, #172]	@ (8002d34 <HAL_RCC_ClockConfig+0x1bc>)
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	f003 020c 	and.w	r2, r3, #12
           (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)) {
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	009b      	lsls	r3, r3, #2
    while (__HAL_RCC_GET_SYSCLK_SOURCE() !=
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d1eb      	bne.n	8002c70 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY()) {
 8002c98:	4b25      	ldr	r3, [pc, #148]	@ (8002d30 <HAL_RCC_ClockConfig+0x1b8>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 0307 	and.w	r3, r3, #7
 8002ca0:	683a      	ldr	r2, [r7, #0]
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	d20c      	bcs.n	8002cc0 <HAL_RCC_ClockConfig+0x148>
    /* Program the new number of wait states to the LATENCY bits in the
     * FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ca6:	4b22      	ldr	r3, [pc, #136]	@ (8002d30 <HAL_RCC_ClockConfig+0x1b8>)
 8002ca8:	683a      	ldr	r2, [r7, #0]
 8002caa:	b2d2      	uxtb	r2, r2
 8002cac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access
    the Flash memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency) {
 8002cae:	4b20      	ldr	r3, [pc, #128]	@ (8002d30 <HAL_RCC_ClockConfig+0x1b8>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f003 0307 	and.w	r3, r3, #7
 8002cb6:	683a      	ldr	r2, [r7, #0]
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d001      	beq.n	8002cc0 <HAL_RCC_ClockConfig+0x148>
      return HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e032      	b.n	8002d26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) ==
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 0304 	and.w	r3, r3, #4
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d008      	beq.n	8002cde <HAL_RCC_ClockConfig+0x166>
      RCC_CLOCKTYPE_PCLK1) {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ccc:	4b19      	ldr	r3, [pc, #100]	@ (8002d34 <HAL_RCC_ClockConfig+0x1bc>)
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	68db      	ldr	r3, [r3, #12]
 8002cd8:	4916      	ldr	r1, [pc, #88]	@ (8002d34 <HAL_RCC_ClockConfig+0x1bc>)
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) ==
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f003 0308 	and.w	r3, r3, #8
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d009      	beq.n	8002cfe <HAL_RCC_ClockConfig+0x186>
      RCC_CLOCKTYPE_PCLK2) {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2,
 8002cea:	4b12      	ldr	r3, [pc, #72]	@ (8002d34 <HAL_RCC_ClockConfig+0x1bc>)
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	691b      	ldr	r3, [r3, #16]
 8002cf6:	00db      	lsls	r3, r3, #3
 8002cf8:	490e      	ldr	r1, [pc, #56]	@ (8002d34 <HAL_RCC_ClockConfig+0x1bc>)
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	608b      	str	r3, [r1, #8]
               ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock =
      HAL_RCC_GetSysClockFreq() >>
 8002cfe:	f000 f821 	bl	8002d44 <HAL_RCC_GetSysClockFreq>
 8002d02:	4602      	mov	r2, r0
      AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d04:	4b0b      	ldr	r3, [pc, #44]	@ (8002d34 <HAL_RCC_ClockConfig+0x1bc>)
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	091b      	lsrs	r3, r3, #4
 8002d0a:	f003 030f 	and.w	r3, r3, #15
 8002d0e:	490a      	ldr	r1, [pc, #40]	@ (8002d38 <HAL_RCC_ClockConfig+0x1c0>)
 8002d10:	5ccb      	ldrb	r3, [r1, r3]
      HAL_RCC_GetSysClockFreq() >>
 8002d12:	fa22 f303 	lsr.w	r3, r2, r3
  SystemCoreClock =
 8002d16:	4a09      	ldr	r2, [pc, #36]	@ (8002d3c <HAL_RCC_ClockConfig+0x1c4>)
 8002d18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002d1a:	4b09      	ldr	r3, [pc, #36]	@ (8002d40 <HAL_RCC_ClockConfig+0x1c8>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f7fe fee4 	bl	8001aec <HAL_InitTick>

  return HAL_OK;
 8002d24:	2300      	movs	r3, #0
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3710      	adds	r7, #16
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	40023c00 	.word	0x40023c00
 8002d34:	40023800 	.word	0x40023800
 8002d38:	08015e44 	.word	0x08015e44
 8002d3c:	20000000 	.word	0x20000000
 8002d40:	20000004 	.word	0x20000004

08002d44 <HAL_RCC_GetSysClockFreq>:
 * function will be incorrect.
 *
 *
 * @retval SYSCLK frequency
 */
__weak uint32_t HAL_RCC_GetSysClockFreq(void) {
 8002d44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d48:	b090      	sub	sp, #64	@ 0x40
 8002d4a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002d50:	2300      	movs	r3, #0
 8002d52:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002d54:	2300      	movs	r3, #0
 8002d56:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS) {
 8002d5c:	4b59      	ldr	r3, [pc, #356]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f003 030c 	and.w	r3, r3, #12
 8002d64:	2b08      	cmp	r3, #8
 8002d66:	d00d      	beq.n	8002d84 <HAL_RCC_GetSysClockFreq+0x40>
 8002d68:	2b08      	cmp	r3, #8
 8002d6a:	f200 80a1 	bhi.w	8002eb0 <HAL_RCC_GetSysClockFreq+0x16c>
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d002      	beq.n	8002d78 <HAL_RCC_GetSysClockFreq+0x34>
 8002d72:	2b04      	cmp	r3, #4
 8002d74:	d003      	beq.n	8002d7e <HAL_RCC_GetSysClockFreq+0x3a>
 8002d76:	e09b      	b.n	8002eb0 <HAL_RCC_GetSysClockFreq+0x16c>
  case RCC_CFGR_SWS_HSI: /* HSI used as system clock source */
  {
    sysclockfreq = HSI_VALUE;
 8002d78:	4b53      	ldr	r3, [pc, #332]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0x184>)
 8002d7a:	63bb      	str	r3, [r7, #56]	@ 0x38
    break;
 8002d7c:	e09b      	b.n	8002eb6 <HAL_RCC_GetSysClockFreq+0x172>
  }
  case RCC_CFGR_SWS_HSE: /* HSE used as system clock  source */
  {
    sysclockfreq = HSE_VALUE;
 8002d7e:	4b53      	ldr	r3, [pc, #332]	@ (8002ecc <HAL_RCC_GetSysClockFreq+0x188>)
 8002d80:	63bb      	str	r3, [r7, #56]	@ 0x38
    break;
 8002d82:	e098      	b.n	8002eb6 <HAL_RCC_GetSysClockFreq+0x172>
  }
  case RCC_CFGR_SWS_PLL: /* PLL used as system clock  source */
  {
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLP */
    pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d84:	4b4f      	ldr	r3, [pc, #316]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d8c:	637b      	str	r3, [r7, #52]	@ 0x34
    if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI) {
 8002d8e:	4b4d      	ldr	r3, [pc, #308]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d028      	beq.n	8002dec <HAL_RCC_GetSysClockFreq+0xa8>
      /* HSE used as PLL clock source */
      pllvco = (uint32_t)((((uint64_t)HSE_VALUE *
                            ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >>
 8002d9a:	4b4a      	ldr	r3, [pc, #296]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	099b      	lsrs	r3, r3, #6
 8002da0:	2200      	movs	r2, #0
 8002da2:	623b      	str	r3, [r7, #32]
 8002da4:	627a      	str	r2, [r7, #36]	@ 0x24
 8002da6:	6a3b      	ldr	r3, [r7, #32]
 8002da8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002dac:	2100      	movs	r1, #0
      pllvco = (uint32_t)((((uint64_t)HSE_VALUE *
 8002dae:	4b47      	ldr	r3, [pc, #284]	@ (8002ecc <HAL_RCC_GetSysClockFreq+0x188>)
 8002db0:	fb03 f201 	mul.w	r2, r3, r1
 8002db4:	2300      	movs	r3, #0
 8002db6:	fb00 f303 	mul.w	r3, r0, r3
 8002dba:	4413      	add	r3, r2
 8002dbc:	4a43      	ldr	r2, [pc, #268]	@ (8002ecc <HAL_RCC_GetSysClockFreq+0x188>)
 8002dbe:	fba0 1202 	umull	r1, r2, r0, r2
 8002dc2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002dc4:	460a      	mov	r2, r1
 8002dc6:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002dc8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002dca:	4413      	add	r3, r2
 8002dcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                        RCC_PLLCFGR_PLLN_Pos)))) /
                          (uint64_t)pllm);
 8002dce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	61bb      	str	r3, [r7, #24]
 8002dd4:	61fa      	str	r2, [r7, #28]
                                        RCC_PLLCFGR_PLLN_Pos)))) /
 8002dd6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002dda:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002dde:	f7fd ffa3 	bl	8000d28 <__aeabi_uldivmod>
 8002de2:	4602      	mov	r2, r0
 8002de4:	460b      	mov	r3, r1
      pllvco = (uint32_t)((((uint64_t)HSE_VALUE *
 8002de6:	4613      	mov	r3, r2
 8002de8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002dea:	e053      	b.n	8002e94 <HAL_RCC_GetSysClockFreq+0x150>
    } else {
      /* HSI used as PLL clock source */
      pllvco = (uint32_t)((((uint64_t)HSI_VALUE *
                            ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >>
 8002dec:	4b35      	ldr	r3, [pc, #212]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	099b      	lsrs	r3, r3, #6
 8002df2:	2200      	movs	r2, #0
 8002df4:	613b      	str	r3, [r7, #16]
 8002df6:	617a      	str	r2, [r7, #20]
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002dfe:	f04f 0b00 	mov.w	fp, #0
      pllvco = (uint32_t)((((uint64_t)HSI_VALUE *
 8002e02:	4652      	mov	r2, sl
 8002e04:	465b      	mov	r3, fp
 8002e06:	f04f 0000 	mov.w	r0, #0
 8002e0a:	f04f 0100 	mov.w	r1, #0
 8002e0e:	0159      	lsls	r1, r3, #5
 8002e10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e14:	0150      	lsls	r0, r2, #5
 8002e16:	4602      	mov	r2, r0
 8002e18:	460b      	mov	r3, r1
 8002e1a:	ebb2 080a 	subs.w	r8, r2, sl
 8002e1e:	eb63 090b 	sbc.w	r9, r3, fp
 8002e22:	f04f 0200 	mov.w	r2, #0
 8002e26:	f04f 0300 	mov.w	r3, #0
 8002e2a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002e2e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002e32:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002e36:	ebb2 0408 	subs.w	r4, r2, r8
 8002e3a:	eb63 0509 	sbc.w	r5, r3, r9
 8002e3e:	f04f 0200 	mov.w	r2, #0
 8002e42:	f04f 0300 	mov.w	r3, #0
 8002e46:	00eb      	lsls	r3, r5, #3
 8002e48:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e4c:	00e2      	lsls	r2, r4, #3
 8002e4e:	4614      	mov	r4, r2
 8002e50:	461d      	mov	r5, r3
 8002e52:	eb14 030a 	adds.w	r3, r4, sl
 8002e56:	603b      	str	r3, [r7, #0]
 8002e58:	eb45 030b 	adc.w	r3, r5, fp
 8002e5c:	607b      	str	r3, [r7, #4]
 8002e5e:	f04f 0200 	mov.w	r2, #0
 8002e62:	f04f 0300 	mov.w	r3, #0
 8002e66:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e6a:	4629      	mov	r1, r5
 8002e6c:	028b      	lsls	r3, r1, #10
 8002e6e:	4621      	mov	r1, r4
 8002e70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e74:	4621      	mov	r1, r4
 8002e76:	028a      	lsls	r2, r1, #10
 8002e78:	4610      	mov	r0, r2
 8002e7a:	4619      	mov	r1, r3
                                        RCC_PLLCFGR_PLLN_Pos)))) /
                          (uint64_t)pllm);
 8002e7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e7e:	2200      	movs	r2, #0
 8002e80:	60bb      	str	r3, [r7, #8]
 8002e82:	60fa      	str	r2, [r7, #12]
                                        RCC_PLLCFGR_PLLN_Pos)))) /
 8002e84:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e88:	f7fd ff4e 	bl	8000d28 <__aeabi_uldivmod>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	460b      	mov	r3, r1
      pllvco = (uint32_t)((((uint64_t)HSI_VALUE *
 8002e90:	4613      	mov	r3, r2
 8002e92:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }
    pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *
 8002e94:	4b0b      	ldr	r3, [pc, #44]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	0c1b      	lsrs	r3, r3, #16
 8002e9a:	f003 0303 	and.w	r3, r3, #3
 8002e9e:	3301      	adds	r3, #1
 8002ea0:	005b      	lsls	r3, r3, #1
 8002ea2:	633b      	str	r3, [r7, #48]	@ 0x30
            2U);

    sysclockfreq = pllvco / pllp;
 8002ea4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ea8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eac:	63bb      	str	r3, [r7, #56]	@ 0x38
    break;
 8002eae:	e002      	b.n	8002eb6 <HAL_RCC_GetSysClockFreq+0x172>
  }
  default: {
    sysclockfreq = HSI_VALUE;
 8002eb0:	4b05      	ldr	r3, [pc, #20]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0x184>)
 8002eb2:	63bb      	str	r3, [r7, #56]	@ 0x38
    break;
 8002eb4:	bf00      	nop
  }
  }
  return sysclockfreq;
 8002eb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3740      	adds	r7, #64	@ 0x40
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ec2:	bf00      	nop
 8002ec4:	40023800 	.word	0x40023800
 8002ec8:	00f42400 	.word	0x00f42400
 8002ecc:	018cba80 	.word	0x018cba80

08002ed0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	68db      	ldr	r3, [r3, #12]
 8002ede:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	691b      	ldr	r3, [r3, #16]
 8002ee6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	f003 0302 	and.w	r3, r3, #2
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d020      	beq.n	8002f34 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	f003 0302 	and.w	r3, r3, #2
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d01b      	beq.n	8002f34 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f06f 0202 	mvn.w	r2, #2
 8002f04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2201      	movs	r2, #1
 8002f0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	699b      	ldr	r3, [r3, #24]
 8002f12:	f003 0303 	and.w	r3, r3, #3
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d003      	beq.n	8002f22 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f000 f8dc 	bl	80030d8 <HAL_TIM_IC_CaptureCallback>
 8002f20:	e005      	b.n	8002f2e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f000 f8ce 	bl	80030c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	f000 f8df 	bl	80030ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2200      	movs	r2, #0
 8002f32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	f003 0304 	and.w	r3, r3, #4
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d020      	beq.n	8002f80 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	f003 0304 	and.w	r3, r3, #4
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d01b      	beq.n	8002f80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f06f 0204 	mvn.w	r2, #4
 8002f50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2202      	movs	r2, #2
 8002f56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	699b      	ldr	r3, [r3, #24]
 8002f5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d003      	beq.n	8002f6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f66:	6878      	ldr	r0, [r7, #4]
 8002f68:	f000 f8b6 	bl	80030d8 <HAL_TIM_IC_CaptureCallback>
 8002f6c:	e005      	b.n	8002f7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	f000 f8a8 	bl	80030c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f000 f8b9 	bl	80030ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	f003 0308 	and.w	r3, r3, #8
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d020      	beq.n	8002fcc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	f003 0308 	and.w	r3, r3, #8
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d01b      	beq.n	8002fcc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f06f 0208 	mvn.w	r2, #8
 8002f9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2204      	movs	r2, #4
 8002fa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	69db      	ldr	r3, [r3, #28]
 8002faa:	f003 0303 	and.w	r3, r3, #3
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d003      	beq.n	8002fba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f000 f890 	bl	80030d8 <HAL_TIM_IC_CaptureCallback>
 8002fb8:	e005      	b.n	8002fc6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f000 f882 	bl	80030c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	f000 f893 	bl	80030ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	f003 0310 	and.w	r3, r3, #16
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d020      	beq.n	8003018 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	f003 0310 	and.w	r3, r3, #16
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d01b      	beq.n	8003018 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f06f 0210 	mvn.w	r2, #16
 8002fe8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2208      	movs	r2, #8
 8002fee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	69db      	ldr	r3, [r3, #28]
 8002ff6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d003      	beq.n	8003006 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	f000 f86a 	bl	80030d8 <HAL_TIM_IC_CaptureCallback>
 8003004:	e005      	b.n	8003012 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	f000 f85c 	bl	80030c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800300c:	6878      	ldr	r0, [r7, #4]
 800300e:	f000 f86d 	bl	80030ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2200      	movs	r2, #0
 8003016:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	f003 0301 	and.w	r3, r3, #1
 800301e:	2b00      	cmp	r3, #0
 8003020:	d00c      	beq.n	800303c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	f003 0301 	and.w	r3, r3, #1
 8003028:	2b00      	cmp	r3, #0
 800302a:	d007      	beq.n	800303c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f06f 0201 	mvn.w	r2, #1
 8003034:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f000 f83a 	bl	80030b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003042:	2b00      	cmp	r3, #0
 8003044:	d00c      	beq.n	8003060 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800304c:	2b00      	cmp	r3, #0
 800304e:	d007      	beq.n	8003060 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f000 f864 	bl	8003128 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003066:	2b00      	cmp	r3, #0
 8003068:	d00c      	beq.n	8003084 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003070:	2b00      	cmp	r3, #0
 8003072:	d007      	beq.n	8003084 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800307c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f000 f83e 	bl	8003100 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	f003 0320 	and.w	r3, r3, #32
 800308a:	2b00      	cmp	r3, #0
 800308c:	d00c      	beq.n	80030a8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f003 0320 	and.w	r3, r3, #32
 8003094:	2b00      	cmp	r3, #0
 8003096:	d007      	beq.n	80030a8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f06f 0220 	mvn.w	r2, #32
 80030a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f000 f836 	bl	8003114 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80030a8:	bf00      	nop
 80030aa:	3710      	adds	r7, #16
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}

080030b0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b083      	sub	sp, #12
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80030b8:	bf00      	nop
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80030cc:	bf00      	nop
 80030ce:	370c      	adds	r7, #12
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr

080030d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80030d8:	b480      	push	{r7}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80030e0:	bf00      	nop
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr

080030ec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80030f4:	bf00      	nop
 80030f6:	370c      	adds	r7, #12
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003108:	bf00      	nop
 800310a:	370c      	adds	r7, #12
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr

08003114 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800311c:	bf00      	nop
 800311e:	370c      	adds	r7, #12
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr

08003128 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003130:	bf00      	nop
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr

0800313c <LL_GPIO_SetPinMode>:
 *         @arg @ref LL_GPIO_MODE_ALTERNATE
 *         @arg @ref LL_GPIO_MODE_ANALOG
 * @retval None
 */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin,
                                        uint32_t Mode) {
 800313c:	b480      	push	{r7}
 800313e:	b08b      	sub	sp, #44	@ 0x2c
 8003140:	af00      	add	r7, sp, #0
 8003142:	60f8      	str	r0, [r7, #12]
 8003144:	60b9      	str	r1, [r7, #8]
 8003146:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)),
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	617b      	str	r3, [r7, #20]
  __ASM("rbit %0, %1" : "=r"(result) : "r"(value));
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	fa93 f3a3 	rbit	r3, r3
 8003156:	613b      	str	r3, [r7, #16]
  return result;
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	61bb      	str	r3, [r7, #24]
  if (value == 0U) {
 800315c:	69bb      	ldr	r3, [r7, #24]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d101      	bne.n	8003166 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8003162:	2320      	movs	r3, #32
 8003164:	e003      	b.n	800316e <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8003166:	69bb      	ldr	r3, [r7, #24]
 8003168:	fab3 f383 	clz	r3, r3
 800316c:	b2db      	uxtb	r3, r3
 800316e:	005b      	lsls	r3, r3, #1
 8003170:	2103      	movs	r1, #3
 8003172:	fa01 f303 	lsl.w	r3, r1, r3
 8003176:	43db      	mvns	r3, r3
 8003178:	401a      	ands	r2, r3
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	623b      	str	r3, [r7, #32]
  __ASM("rbit %0, %1" : "=r"(result) : "r"(value));
 800317e:	6a3b      	ldr	r3, [r7, #32]
 8003180:	fa93 f3a3 	rbit	r3, r3
 8003184:	61fb      	str	r3, [r7, #28]
  return result;
 8003186:	69fb      	ldr	r3, [r7, #28]
 8003188:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U) {
 800318a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800318c:	2b00      	cmp	r3, #0
 800318e:	d101      	bne.n	8003194 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8003190:	2320      	movs	r3, #32
 8003192:	e003      	b.n	800319c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8003194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003196:	fab3 f383 	clz	r3, r3
 800319a:	b2db      	uxtb	r3, r3
 800319c:	005b      	lsls	r3, r3, #1
 800319e:	6879      	ldr	r1, [r7, #4]
 80031a0:	fa01 f303 	lsl.w	r3, r1, r3
 80031a4:	431a      	orrs	r2, r3
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	601a      	str	r2, [r3, #0]
             (Mode << (POSITION_VAL(Pin) * 2U)));
}
 80031aa:	bf00      	nop
 80031ac:	372c      	adds	r7, #44	@ 0x2c
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr

080031b6 <LL_GPIO_SetPinOutputType>:
 *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 * @retval None
 */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx,
                                              uint32_t PinMask,
                                              uint32_t OutputType) {
 80031b6:	b480      	push	{r7}
 80031b8:	b085      	sub	sp, #20
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	60f8      	str	r0, [r7, #12]
 80031be:	60b9      	str	r1, [r7, #8]
 80031c0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	685a      	ldr	r2, [r3, #4]
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	43db      	mvns	r3, r3
 80031ca:	401a      	ands	r2, r3
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	6879      	ldr	r1, [r7, #4]
 80031d0:	fb01 f303 	mul.w	r3, r1, r3
 80031d4:	431a      	orrs	r2, r3
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	605a      	str	r2, [r3, #4]
}
 80031da:	bf00      	nop
 80031dc:	3714      	adds	r7, #20
 80031de:	46bd      	mov	sp, r7
 80031e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e4:	4770      	bx	lr

080031e6 <LL_GPIO_SetPinSpeed>:
 *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 * @retval None
 */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin,
                                         uint32_t Speed) {
 80031e6:	b480      	push	{r7}
 80031e8:	b08b      	sub	sp, #44	@ 0x2c
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	60f8      	str	r0, [r7, #12]
 80031ee:	60b9      	str	r1, [r7, #8]
 80031f0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR,
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	689a      	ldr	r2, [r3, #8]
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	617b      	str	r3, [r7, #20]
  __ASM("rbit %0, %1" : "=r"(result) : "r"(value));
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	fa93 f3a3 	rbit	r3, r3
 8003200:	613b      	str	r3, [r7, #16]
  return result;
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	61bb      	str	r3, [r7, #24]
  if (value == 0U) {
 8003206:	69bb      	ldr	r3, [r7, #24]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d101      	bne.n	8003210 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 800320c:	2320      	movs	r3, #32
 800320e:	e003      	b.n	8003218 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8003210:	69bb      	ldr	r3, [r7, #24]
 8003212:	fab3 f383 	clz	r3, r3
 8003216:	b2db      	uxtb	r3, r3
 8003218:	005b      	lsls	r3, r3, #1
 800321a:	2103      	movs	r1, #3
 800321c:	fa01 f303 	lsl.w	r3, r1, r3
 8003220:	43db      	mvns	r3, r3
 8003222:	401a      	ands	r2, r3
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	623b      	str	r3, [r7, #32]
  __ASM("rbit %0, %1" : "=r"(result) : "r"(value));
 8003228:	6a3b      	ldr	r3, [r7, #32]
 800322a:	fa93 f3a3 	rbit	r3, r3
 800322e:	61fb      	str	r3, [r7, #28]
  return result;
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U) {
 8003234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003236:	2b00      	cmp	r3, #0
 8003238:	d101      	bne.n	800323e <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800323a:	2320      	movs	r3, #32
 800323c:	e003      	b.n	8003246 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800323e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003240:	fab3 f383 	clz	r3, r3
 8003244:	b2db      	uxtb	r3, r3
 8003246:	005b      	lsls	r3, r3, #1
 8003248:	6879      	ldr	r1, [r7, #4]
 800324a:	fa01 f303 	lsl.w	r3, r1, r3
 800324e:	431a      	orrs	r2, r3
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	609a      	str	r2, [r3, #8]
             (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8003254:	bf00      	nop
 8003256:	372c      	adds	r7, #44	@ 0x2c
 8003258:	46bd      	mov	sp, r7
 800325a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325e:	4770      	bx	lr

08003260 <LL_GPIO_SetPinPull>:
 *         @arg @ref LL_GPIO_PULL_UP
 *         @arg @ref LL_GPIO_PULL_DOWN
 * @retval None
 */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin,
                                        uint32_t Pull) {
 8003260:	b480      	push	{r7}
 8003262:	b08b      	sub	sp, #44	@ 0x2c
 8003264:	af00      	add	r7, sp, #0
 8003266:	60f8      	str	r0, [r7, #12]
 8003268:	60b9      	str	r1, [r7, #8]
 800326a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)),
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	68da      	ldr	r2, [r3, #12]
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	617b      	str	r3, [r7, #20]
  __ASM("rbit %0, %1" : "=r"(result) : "r"(value));
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	fa93 f3a3 	rbit	r3, r3
 800327a:	613b      	str	r3, [r7, #16]
  return result;
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	61bb      	str	r3, [r7, #24]
  if (value == 0U) {
 8003280:	69bb      	ldr	r3, [r7, #24]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d101      	bne.n	800328a <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8003286:	2320      	movs	r3, #32
 8003288:	e003      	b.n	8003292 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800328a:	69bb      	ldr	r3, [r7, #24]
 800328c:	fab3 f383 	clz	r3, r3
 8003290:	b2db      	uxtb	r3, r3
 8003292:	005b      	lsls	r3, r3, #1
 8003294:	2103      	movs	r1, #3
 8003296:	fa01 f303 	lsl.w	r3, r1, r3
 800329a:	43db      	mvns	r3, r3
 800329c:	401a      	ands	r2, r3
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	623b      	str	r3, [r7, #32]
  __ASM("rbit %0, %1" : "=r"(result) : "r"(value));
 80032a2:	6a3b      	ldr	r3, [r7, #32]
 80032a4:	fa93 f3a3 	rbit	r3, r3
 80032a8:	61fb      	str	r3, [r7, #28]
  return result;
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U) {
 80032ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d101      	bne.n	80032b8 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80032b4:	2320      	movs	r3, #32
 80032b6:	e003      	b.n	80032c0 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80032b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ba:	fab3 f383 	clz	r3, r3
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	005b      	lsls	r3, r3, #1
 80032c2:	6879      	ldr	r1, [r7, #4]
 80032c4:	fa01 f303 	lsl.w	r3, r1, r3
 80032c8:	431a      	orrs	r2, r3
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	60da      	str	r2, [r3, #12]
             (Pull << (POSITION_VAL(Pin) * 2U)));
}
 80032ce:	bf00      	nop
 80032d0:	372c      	adds	r7, #44	@ 0x2c
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr

080032da <LL_GPIO_SetAFPin_0_7>:
 *         @arg @ref LL_GPIO_AF_14
 *         @arg @ref LL_GPIO_AF_15
 * @retval None
 */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin,
                                          uint32_t Alternate) {
 80032da:	b480      	push	{r7}
 80032dc:	b08b      	sub	sp, #44	@ 0x2c
 80032de:	af00      	add	r7, sp, #0
 80032e0:	60f8      	str	r0, [r7, #12]
 80032e2:	60b9      	str	r1, [r7, #8]
 80032e4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	6a1a      	ldr	r2, [r3, #32]
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	617b      	str	r3, [r7, #20]
  __ASM("rbit %0, %1" : "=r"(result) : "r"(value));
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	fa93 f3a3 	rbit	r3, r3
 80032f4:	613b      	str	r3, [r7, #16]
  return result;
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	61bb      	str	r3, [r7, #24]
  if (value == 0U) {
 80032fa:	69bb      	ldr	r3, [r7, #24]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d101      	bne.n	8003304 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8003300:	2320      	movs	r3, #32
 8003302:	e003      	b.n	800330c <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8003304:	69bb      	ldr	r3, [r7, #24]
 8003306:	fab3 f383 	clz	r3, r3
 800330a:	b2db      	uxtb	r3, r3
 800330c:	009b      	lsls	r3, r3, #2
 800330e:	210f      	movs	r1, #15
 8003310:	fa01 f303 	lsl.w	r3, r1, r3
 8003314:	43db      	mvns	r3, r3
 8003316:	401a      	ands	r2, r3
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	623b      	str	r3, [r7, #32]
  __ASM("rbit %0, %1" : "=r"(result) : "r"(value));
 800331c:	6a3b      	ldr	r3, [r7, #32]
 800331e:	fa93 f3a3 	rbit	r3, r3
 8003322:	61fb      	str	r3, [r7, #28]
  return result;
 8003324:	69fb      	ldr	r3, [r7, #28]
 8003326:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U) {
 8003328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800332a:	2b00      	cmp	r3, #0
 800332c:	d101      	bne.n	8003332 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800332e:	2320      	movs	r3, #32
 8003330:	e003      	b.n	800333a <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8003332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003334:	fab3 f383 	clz	r3, r3
 8003338:	b2db      	uxtb	r3, r3
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	6879      	ldr	r1, [r7, #4]
 800333e:	fa01 f303 	lsl.w	r3, r1, r3
 8003342:	431a      	orrs	r2, r3
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8003348:	bf00      	nop
 800334a:	372c      	adds	r7, #44	@ 0x2c
 800334c:	46bd      	mov	sp, r7
 800334e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003352:	4770      	bx	lr

08003354 <LL_GPIO_SetAFPin_8_15>:
 *         @arg @ref LL_GPIO_AF_14
 *         @arg @ref LL_GPIO_AF_15
 * @retval None
 */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin,
                                           uint32_t Alternate) {
 8003354:	b480      	push	{r7}
 8003356:	b08b      	sub	sp, #44	@ 0x2c
 8003358:	af00      	add	r7, sp, #0
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	60b9      	str	r1, [r7, #8]
 800335e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1],
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	0a1b      	lsrs	r3, r3, #8
 8003368:	617b      	str	r3, [r7, #20]
  __ASM("rbit %0, %1" : "=r"(result) : "r"(value));
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	fa93 f3a3 	rbit	r3, r3
 8003370:	613b      	str	r3, [r7, #16]
  return result;
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	61bb      	str	r3, [r7, #24]
  if (value == 0U) {
 8003376:	69bb      	ldr	r3, [r7, #24]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d101      	bne.n	8003380 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800337c:	2320      	movs	r3, #32
 800337e:	e003      	b.n	8003388 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8003380:	69bb      	ldr	r3, [r7, #24]
 8003382:	fab3 f383 	clz	r3, r3
 8003386:	b2db      	uxtb	r3, r3
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	210f      	movs	r1, #15
 800338c:	fa01 f303 	lsl.w	r3, r1, r3
 8003390:	43db      	mvns	r3, r3
 8003392:	401a      	ands	r2, r3
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	0a1b      	lsrs	r3, r3, #8
 8003398:	623b      	str	r3, [r7, #32]
  __ASM("rbit %0, %1" : "=r"(result) : "r"(value));
 800339a:	6a3b      	ldr	r3, [r7, #32]
 800339c:	fa93 f3a3 	rbit	r3, r3
 80033a0:	61fb      	str	r3, [r7, #28]
  return result;
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U) {
 80033a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d101      	bne.n	80033b0 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80033ac:	2320      	movs	r3, #32
 80033ae:	e003      	b.n	80033b8 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 80033b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b2:	fab3 f383 	clz	r3, r3
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	009b      	lsls	r3, r3, #2
 80033ba:	6879      	ldr	r1, [r7, #4]
 80033bc:	fa01 f303 	lsl.w	r3, r1, r3
 80033c0:	431a      	orrs	r2, r3
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	625a      	str	r2, [r3, #36]	@ 0x24
             (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 80033c6:	bf00      	nop
 80033c8:	372c      	adds	r7, #44	@ 0x2c
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr

080033d2 <LL_GPIO_Init>:
 *          - SUCCESS: GPIO registers are initialized according to
 * GPIO_InitStruct content
 *          - ERROR:   Not applicable
 */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx,
                         LL_GPIO_InitTypeDef *GPIO_InitStruct) {
 80033d2:	b580      	push	{r7, lr}
 80033d4:	b08a      	sub	sp, #40	@ 0x28
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	6078      	str	r0, [r7, #4]
 80033da:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00000000U;
 80033dc:	2300      	movs	r3, #0
 80033de:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 80033e0:	2300      	movs	r3, #0
 80033e2:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	61bb      	str	r3, [r7, #24]
  __ASM("rbit %0, %1" : "=r"(result) : "r"(value));
 80033ea:	69bb      	ldr	r3, [r7, #24]
 80033ec:	fa93 f3a3 	rbit	r3, r3
 80033f0:	617b      	str	r3, [r7, #20]
  return result;
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	61fb      	str	r3, [r7, #28]
  if (value == 0U) {
 80033f6:	69fb      	ldr	r3, [r7, #28]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d101      	bne.n	8003400 <LL_GPIO_Init+0x2e>
    return 32U;
 80033fc:	2320      	movs	r3, #32
 80033fe:	e003      	b.n	8003408 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	fab3 f383 	clz	r3, r3
 8003406:	b2db      	uxtb	r3, r3
 8003408:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U) {
 800340a:	e057      	b.n	80034bc <LL_GPIO_Init+0xea>
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	2101      	movs	r1, #1
 8003412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003414:	fa01 f303 	lsl.w	r3, r1, r3
 8003418:	4013      	ands	r3, r2
 800341a:	623b      	str	r3, [r7, #32]

    if (currentpin) {
 800341c:	6a3b      	ldr	r3, [r7, #32]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d049      	beq.n	80034b6 <LL_GPIO_Init+0xe4>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) ||
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	2b01      	cmp	r3, #1
 8003428:	d003      	beq.n	8003432 <LL_GPIO_Init+0x60>
          (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)) {
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) ||
 800342e:	2b02      	cmp	r3, #2
 8003430:	d10d      	bne.n	800344e <LL_GPIO_Init+0x7c>
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	461a      	mov	r2, r3
 8003438:	6a39      	ldr	r1, [r7, #32]
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f7ff fed3 	bl	80031e6 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin,
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	68db      	ldr	r3, [r3, #12]
 8003444:	461a      	mov	r2, r3
 8003446:	6a39      	ldr	r1, [r7, #32]
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f7ff feb4 	bl	80031b6 <LL_GPIO_SetPinOutputType>
                                 GPIO_InitStruct->OutputType);
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	691b      	ldr	r3, [r3, #16]
 8003452:	461a      	mov	r2, r3
 8003454:	6a39      	ldr	r1, [r7, #32]
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	f7ff ff02 	bl	8003260 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE) {
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	2b02      	cmp	r3, #2
 8003462:	d121      	bne.n	80034a8 <LL_GPIO_Init+0xd6>
 8003464:	6a3b      	ldr	r3, [r7, #32]
 8003466:	60fb      	str	r3, [r7, #12]
  __ASM("rbit %0, %1" : "=r"(result) : "r"(value));
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	fa93 f3a3 	rbit	r3, r3
 800346e:	60bb      	str	r3, [r7, #8]
  return result;
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	613b      	str	r3, [r7, #16]
  if (value == 0U) {
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d101      	bne.n	800347e <LL_GPIO_Init+0xac>
    return 32U;
 800347a:	2320      	movs	r3, #32
 800347c:	e003      	b.n	8003486 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	fab3 f383 	clz	r3, r3
 8003484:	b2db      	uxtb	r3, r3
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U) {
 8003486:	2b07      	cmp	r3, #7
 8003488:	d807      	bhi.n	800349a <LL_GPIO_Init+0xc8>
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	695b      	ldr	r3, [r3, #20]
 800348e:	461a      	mov	r2, r3
 8003490:	6a39      	ldr	r1, [r7, #32]
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f7ff ff21 	bl	80032da <LL_GPIO_SetAFPin_0_7>
 8003498:	e006      	b.n	80034a8 <LL_GPIO_Init+0xd6>
        } else {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	695b      	ldr	r3, [r3, #20]
 800349e:	461a      	mov	r2, r3
 80034a0:	6a39      	ldr	r1, [r7, #32]
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f7ff ff56 	bl	8003354 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	461a      	mov	r2, r3
 80034ae:	6a39      	ldr	r1, [r7, #32]
 80034b0:	6878      	ldr	r0, [r7, #4]
 80034b2:	f7ff fe43 	bl	800313c <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80034b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b8:	3301      	adds	r3, #1
 80034ba:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U) {
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	681a      	ldr	r2, [r3, #0]
 80034c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c2:	fa22 f303 	lsr.w	r3, r2, r3
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d1a0      	bne.n	800340c <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 80034ca:	2300      	movs	r3, #0
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	3728      	adds	r7, #40	@ 0x28
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}

080034d4 <LL_RCC_GetSysClkSource>:
 *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
 *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
 *
 *         (*) value not defined in all devices.
 */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void) {
 80034d4:	b480      	push	{r7}
 80034d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80034d8:	4b04      	ldr	r3, [pc, #16]	@ (80034ec <LL_RCC_GetSysClkSource+0x18>)
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	f003 030c 	and.w	r3, r3, #12
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr
 80034ea:	bf00      	nop
 80034ec:	40023800 	.word	0x40023800

080034f0 <LL_RCC_GetAHBPrescaler>:
 *         @arg @ref LL_RCC_SYSCLK_DIV_64
 *         @arg @ref LL_RCC_SYSCLK_DIV_128
 *         @arg @ref LL_RCC_SYSCLK_DIV_256
 *         @arg @ref LL_RCC_SYSCLK_DIV_512
 */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void) {
 80034f0:	b480      	push	{r7}
 80034f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80034f4:	4b04      	ldr	r3, [pc, #16]	@ (8003508 <LL_RCC_GetAHBPrescaler+0x18>)
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr
 8003506:	bf00      	nop
 8003508:	40023800 	.word	0x40023800

0800350c <LL_RCC_GetAPB1Prescaler>:
 *         @arg @ref LL_RCC_APB1_DIV_2
 *         @arg @ref LL_RCC_APB1_DIV_4
 *         @arg @ref LL_RCC_APB1_DIV_8
 *         @arg @ref LL_RCC_APB1_DIV_16
 */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void) {
 800350c:	b480      	push	{r7}
 800350e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003510:	4b04      	ldr	r3, [pc, #16]	@ (8003524 <LL_RCC_GetAPB1Prescaler+0x18>)
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 8003518:	4618      	mov	r0, r3
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop
 8003524:	40023800 	.word	0x40023800

08003528 <LL_RCC_GetAPB2Prescaler>:
 *         @arg @ref LL_RCC_APB2_DIV_2
 *         @arg @ref LL_RCC_APB2_DIV_4
 *         @arg @ref LL_RCC_APB2_DIV_8
 *         @arg @ref LL_RCC_APB2_DIV_16
 */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void) {
 8003528:	b480      	push	{r7}
 800352a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800352c:	4b04      	ldr	r3, [pc, #16]	@ (8003540 <LL_RCC_GetAPB2Prescaler+0x18>)
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8003534:	4618      	mov	r0, r3
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	40023800 	.word	0x40023800

08003544 <LL_RCC_PLL_GetMainSource>:
 * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_GetMainSource
 * @retval Returned value can be one of the following values:
 *         @arg @ref LL_RCC_PLLSOURCE_HSI
 *         @arg @ref LL_RCC_PLLSOURCE_HSE
 */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void) {
 8003544:	b480      	push	{r7}
 8003546:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003548:	4b04      	ldr	r3, [pc, #16]	@ (800355c <LL_RCC_PLL_GetMainSource+0x18>)
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 8003550:	4618      	mov	r0, r3
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr
 800355a:	bf00      	nop
 800355c:	40023800 	.word	0x40023800

08003560 <LL_RCC_PLL_GetN>:
 * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
 * @retval Between 50/192(*) and 432
 *
 *         (*) value not defined in all devices.
 */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void) {
 8003560:	b480      	push	{r7}
 8003562:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>
 8003564:	4b04      	ldr	r3, [pc, #16]	@ (8003578 <LL_RCC_PLL_GetN+0x18>)
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	099b      	lsrs	r3, r3, #6
 800356a:	f3c3 0308 	ubfx	r3, r3, #0, #9
                    RCC_PLLCFGR_PLLN_Pos);
}
 800356e:	4618      	mov	r0, r3
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr
 8003578:	40023800 	.word	0x40023800

0800357c <LL_RCC_PLL_GetP>:
 *         @arg @ref LL_RCC_PLLP_DIV_2
 *         @arg @ref LL_RCC_PLLP_DIV_4
 *         @arg @ref LL_RCC_PLLP_DIV_6
 *         @arg @ref LL_RCC_PLLP_DIV_8
 */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void) {
 800357c:	b480      	push	{r7}
 800357e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8003580:	4b04      	ldr	r3, [pc, #16]	@ (8003594 <LL_RCC_PLL_GetP+0x18>)
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8003588:	4618      	mov	r0, r3
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr
 8003592:	bf00      	nop
 8003594:	40023800 	.word	0x40023800

08003598 <LL_RCC_PLL_GetDivider>:
 *         @arg @ref LL_RCC_PLLM_DIV_60
 *         @arg @ref LL_RCC_PLLM_DIV_61
 *         @arg @ref LL_RCC_PLLM_DIV_62
 *         @arg @ref LL_RCC_PLLM_DIV_63
 */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void) {
 8003598:	b480      	push	{r7}
 800359a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800359c:	4b04      	ldr	r3, [pc, #16]	@ (80035b0 <LL_RCC_PLL_GetDivider+0x18>)
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	40023800 	.word	0x40023800

080035b4 <LL_RCC_GetSystemClocksFreq>:
 *         configuration based on this function will be incorrect.
 * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which
 * will hold the clocks frequencies
 * @retval None
 */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks) {
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80035bc:	f000 f820 	bl	8003600 <RCC_GetSystemClockFreq>
 80035c0:	4602      	mov	r2, r0
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency =
      RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4618      	mov	r0, r3
 80035cc:	f000 f840 	bl	8003650 <RCC_GetHCLKClockFreq>
 80035d0:	4602      	mov	r2, r0
  RCC_Clocks->HCLK_Frequency =
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency =
      RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	4618      	mov	r0, r3
 80035dc:	f000 f84e 	bl	800367c <RCC_GetPCLK1ClockFreq>
 80035e0:	4602      	mov	r2, r0
  RCC_Clocks->PCLK1_Frequency =
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency =
      RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	4618      	mov	r0, r3
 80035ec:	f000 f85a 	bl	80036a4 <RCC_GetPCLK2ClockFreq>
 80035f0:	4602      	mov	r2, r0
  RCC_Clocks->PCLK2_Frequency =
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	60da      	str	r2, [r3, #12]
}
 80035f6:	bf00      	nop
 80035f8:	3708      	adds	r7, #8
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
	...

08003600 <RCC_GetSystemClockFreq>:

/**
 * @brief  Return SYSTEM clock frequency
 * @retval SYSTEM clock frequency (in Hz)
 */
uint32_t RCC_GetSystemClockFreq(void) {
 8003600:	b580      	push	{r7, lr}
 8003602:	b082      	sub	sp, #8
 8003604:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8003606:	2300      	movs	r3, #0
 8003608:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource()) {
 800360a:	f7ff ff63 	bl	80034d4 <LL_RCC_GetSysClkSource>
 800360e:	4603      	mov	r3, r0
 8003610:	2b08      	cmp	r3, #8
 8003612:	d00c      	beq.n	800362e <RCC_GetSystemClockFreq+0x2e>
 8003614:	2b08      	cmp	r3, #8
 8003616:	d80f      	bhi.n	8003638 <RCC_GetSystemClockFreq+0x38>
 8003618:	2b00      	cmp	r3, #0
 800361a:	d002      	beq.n	8003622 <RCC_GetSystemClockFreq+0x22>
 800361c:	2b04      	cmp	r3, #4
 800361e:	d003      	beq.n	8003628 <RCC_GetSystemClockFreq+0x28>
 8003620:	e00a      	b.n	8003638 <RCC_GetSystemClockFreq+0x38>
  case LL_RCC_SYS_CLKSOURCE_STATUS_HSI: /* HSI used as system clock  source */
    frequency = HSI_VALUE;
 8003622:	4b09      	ldr	r3, [pc, #36]	@ (8003648 <RCC_GetSystemClockFreq+0x48>)
 8003624:	607b      	str	r3, [r7, #4]
    break;
 8003626:	e00a      	b.n	800363e <RCC_GetSystemClockFreq+0x3e>

  case LL_RCC_SYS_CLKSOURCE_STATUS_HSE: /* HSE used as system clock  source */
    frequency = HSE_VALUE;
 8003628:	4b08      	ldr	r3, [pc, #32]	@ (800364c <RCC_GetSystemClockFreq+0x4c>)
 800362a:	607b      	str	r3, [r7, #4]
    break;
 800362c:	e007      	b.n	800363e <RCC_GetSystemClockFreq+0x3e>

  case LL_RCC_SYS_CLKSOURCE_STATUS_PLL: /* PLL used as system clock  source */
    frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 800362e:	2008      	movs	r0, #8
 8003630:	f000 f84c 	bl	80036cc <RCC_PLL_GetFreqDomain_SYS>
 8003634:	6078      	str	r0, [r7, #4]
    break;
 8003636:	e002      	b.n	800363e <RCC_GetSystemClockFreq+0x3e>
    frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
    break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  default:
    frequency = HSI_VALUE;
 8003638:	4b03      	ldr	r3, [pc, #12]	@ (8003648 <RCC_GetSystemClockFreq+0x48>)
 800363a:	607b      	str	r3, [r7, #4]
    break;
 800363c:	bf00      	nop
  }

  return frequency;
 800363e:	687b      	ldr	r3, [r7, #4]
}
 8003640:	4618      	mov	r0, r3
 8003642:	3708      	adds	r7, #8
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}
 8003648:	00f42400 	.word	0x00f42400
 800364c:	018cba80 	.word	0x018cba80

08003650 <RCC_GetHCLKClockFreq>:
/**
 * @brief  Return HCLK clock frequency
 * @param  SYSCLK_Frequency SYSCLK clock frequency
 * @retval HCLK clock frequency (in Hz)
 */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency) {
 8003650:	b580      	push	{r7, lr}
 8003652:	b082      	sub	sp, #8
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8003658:	f7ff ff4a 	bl	80034f0 <LL_RCC_GetAHBPrescaler>
 800365c:	4603      	mov	r3, r0
 800365e:	091b      	lsrs	r3, r3, #4
 8003660:	f003 030f 	and.w	r3, r3, #15
 8003664:	4a04      	ldr	r2, [pc, #16]	@ (8003678 <RCC_GetHCLKClockFreq+0x28>)
 8003666:	5cd3      	ldrb	r3, [r2, r3]
 8003668:	461a      	mov	r2, r3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	40d3      	lsrs	r3, r2
}
 800366e:	4618      	mov	r0, r3
 8003670:	3708      	adds	r7, #8
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}
 8003676:	bf00      	nop
 8003678:	08015e44 	.word	0x08015e44

0800367c <RCC_GetPCLK1ClockFreq>:
/**
 * @brief  Return PCLK1 clock frequency
 * @param  HCLK_Frequency HCLK clock frequency
 * @retval PCLK1 clock frequency (in Hz)
 */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency) {
 800367c:	b580      	push	{r7, lr}
 800367e:	b082      	sub	sp, #8
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8003684:	f7ff ff42 	bl	800350c <LL_RCC_GetAPB1Prescaler>
 8003688:	4603      	mov	r3, r0
 800368a:	0a9b      	lsrs	r3, r3, #10
 800368c:	4a04      	ldr	r2, [pc, #16]	@ (80036a0 <RCC_GetPCLK1ClockFreq+0x24>)
 800368e:	5cd3      	ldrb	r3, [r2, r3]
 8003690:	461a      	mov	r2, r3
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	40d3      	lsrs	r3, r2
}
 8003696:	4618      	mov	r0, r3
 8003698:	3708      	adds	r7, #8
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
 800369e:	bf00      	nop
 80036a0:	08015e54 	.word	0x08015e54

080036a4 <RCC_GetPCLK2ClockFreq>:
/**
 * @brief  Return PCLK2 clock frequency
 * @param  HCLK_Frequency HCLK clock frequency
 * @retval PCLK2 clock frequency (in Hz)
 */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency) {
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80036ac:	f7ff ff3c 	bl	8003528 <LL_RCC_GetAPB2Prescaler>
 80036b0:	4603      	mov	r3, r0
 80036b2:	0b5b      	lsrs	r3, r3, #13
 80036b4:	4a04      	ldr	r2, [pc, #16]	@ (80036c8 <RCC_GetPCLK2ClockFreq+0x24>)
 80036b6:	5cd3      	ldrb	r3, [r2, r3]
 80036b8:	461a      	mov	r2, r3
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	40d3      	lsrs	r3, r2
}
 80036be:	4618      	mov	r0, r3
 80036c0:	3708      	adds	r7, #8
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	bf00      	nop
 80036c8:	08015e54 	.word	0x08015e54

080036cc <RCC_PLL_GetFreqDomain_SYS>:
/**
 * @brief  Return PLL clock frequency used for system domain
 * @param  SYSCLK_Source System clock source
 * @retval PLL clock frequency (in Hz)
 */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source) {
 80036cc:	b590      	push	{r4, r7, lr}
 80036ce:	b087      	sub	sp, #28
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 80036d4:	2300      	movs	r3, #0
 80036d6:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 80036d8:	2300      	movs	r3, #0
 80036da:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 80036dc:	2300      	movs	r3, #0
 80036de:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80036e0:	f7ff ff30 	bl	8003544 <LL_RCC_PLL_GetMainSource>
 80036e4:	60f8      	str	r0, [r7, #12]

  switch (pllsource) {
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d004      	beq.n	80036f6 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036f2:	d003      	beq.n	80036fc <RCC_PLL_GetFreqDomain_SYS+0x30>
 80036f4:	e005      	b.n	8003702 <RCC_PLL_GetFreqDomain_SYS+0x36>
  case LL_RCC_PLLSOURCE_HSI: /* HSI used as PLL clock source */
    pllinputfreq = HSI_VALUE;
 80036f6:	4b12      	ldr	r3, [pc, #72]	@ (8003740 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80036f8:	617b      	str	r3, [r7, #20]
    break;
 80036fa:	e005      	b.n	8003708 <RCC_PLL_GetFreqDomain_SYS+0x3c>

  case LL_RCC_PLLSOURCE_HSE: /* HSE used as PLL clock source */
    pllinputfreq = HSE_VALUE;
 80036fc:	4b11      	ldr	r3, [pc, #68]	@ (8003744 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 80036fe:	617b      	str	r3, [r7, #20]
    break;
 8003700:	e002      	b.n	8003708 <RCC_PLL_GetFreqDomain_SYS+0x3c>

  default:
    pllinputfreq = HSI_VALUE;
 8003702:	4b0f      	ldr	r3, [pc, #60]	@ (8003740 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8003704:	617b      	str	r3, [r7, #20]
    break;
 8003706:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL) {
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2b08      	cmp	r3, #8
 800370c:	d113      	bne.n	8003736 <RCC_PLL_GetFreqDomain_SYS+0x6a>
    plloutputfreq =
        __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800370e:	f7ff ff43 	bl	8003598 <LL_RCC_PLL_GetDivider>
 8003712:	4602      	mov	r2, r0
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	fbb3 f4f2 	udiv	r4, r3, r2
 800371a:	f7ff ff21 	bl	8003560 <LL_RCC_PLL_GetN>
 800371e:	4603      	mov	r3, r0
 8003720:	fb03 f404 	mul.w	r4, r3, r4
 8003724:	f7ff ff2a 	bl	800357c <LL_RCC_PLL_GetP>
 8003728:	4603      	mov	r3, r0
 800372a:	0c1b      	lsrs	r3, r3, #16
 800372c:	3301      	adds	r3, #1
 800372e:	005b      	lsls	r3, r3, #1
    plloutputfreq =
 8003730:	fbb4 f3f3 	udiv	r3, r4, r3
 8003734:	613b      	str	r3, [r7, #16]
        __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8003736:	693b      	ldr	r3, [r7, #16]
}
 8003738:	4618      	mov	r0, r3
 800373a:	371c      	adds	r7, #28
 800373c:	46bd      	mov	sp, r7
 800373e:	bd90      	pop	{r4, r7, pc}
 8003740:	00f42400 	.word	0x00f42400
 8003744:	018cba80 	.word	0x018cba80

08003748 <LL_USART_IsEnabled>:
 * @brief  Indicate if USART is enabled
 * @rmtoll CR1          UE            LL_USART_IsEnabled
 * @param  USARTx USART Instance
 * @retval State of bit (1 or 0).
 */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(const USART_TypeDef *USARTx) {
 8003748:	b480      	push	{r7}
 800374a:	b083      	sub	sp, #12
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003758:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800375c:	bf0c      	ite	eq
 800375e:	2301      	moveq	r3, #1
 8003760:	2300      	movne	r3, #0
 8003762:	b2db      	uxtb	r3, r3
}
 8003764:	4618      	mov	r0, r3
 8003766:	370c      	adds	r7, #12
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr

08003770 <LL_USART_SetStopBitsLength>:
 *         @arg @ref LL_USART_STOPBITS_1_5
 *         @arg @ref LL_USART_STOPBITS_2
 * @retval None
 */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx,
                                                uint32_t StopBits) {
 8003770:	b480      	push	{r7}
 8003772:	b083      	sub	sp, #12
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
 8003778:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	691b      	ldr	r3, [r3, #16]
 800377e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	431a      	orrs	r2, r3
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	611a      	str	r2, [r3, #16]
}
 800378a:	bf00      	nop
 800378c:	370c      	adds	r7, #12
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr

08003796 <LL_USART_SetHWFlowCtrl>:
 *         @arg @ref LL_USART_HWCONTROL_CTS
 *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
 * @retval None
 */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx,
                                            uint32_t HardwareFlowControl) {
 8003796:	b480      	push	{r7}
 8003798:	b083      	sub	sp, #12
 800379a:	af00      	add	r7, sp, #0
 800379c:	6078      	str	r0, [r7, #4]
 800379e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	695b      	ldr	r3, [r3, #20]
 80037a4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	431a      	orrs	r2, r3
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	615a      	str	r2, [r3, #20]
}
 80037b0:	bf00      	nop
 80037b2:	370c      	adds	r7, #12
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr

080037bc <LL_USART_SetBaudRate>:
 * @retval None
 */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx,
                                          uint32_t PeriphClk,
                                          uint32_t OverSampling,
                                          uint32_t BaudRate) {
 80037bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037c0:	b0c0      	sub	sp, #256	@ 0x100
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80037c8:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 80037cc:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 80037d0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8) {
 80037d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037dc:	f040 810c 	bne.w	80039f8 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80037e0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80037e4:	2200      	movs	r2, #0
 80037e6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80037ea:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80037ee:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80037f2:	4622      	mov	r2, r4
 80037f4:	462b      	mov	r3, r5
 80037f6:	1891      	adds	r1, r2, r2
 80037f8:	6639      	str	r1, [r7, #96]	@ 0x60
 80037fa:	415b      	adcs	r3, r3
 80037fc:	667b      	str	r3, [r7, #100]	@ 0x64
 80037fe:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8003802:	4621      	mov	r1, r4
 8003804:	eb12 0801 	adds.w	r8, r2, r1
 8003808:	4629      	mov	r1, r5
 800380a:	eb43 0901 	adc.w	r9, r3, r1
 800380e:	f04f 0200 	mov.w	r2, #0
 8003812:	f04f 0300 	mov.w	r3, #0
 8003816:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800381a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800381e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003822:	4690      	mov	r8, r2
 8003824:	4699      	mov	r9, r3
 8003826:	4623      	mov	r3, r4
 8003828:	eb18 0303 	adds.w	r3, r8, r3
 800382c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003830:	462b      	mov	r3, r5
 8003832:	eb49 0303 	adc.w	r3, r9, r3
 8003836:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800383a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800383e:	2200      	movs	r2, #0
 8003840:	469a      	mov	sl, r3
 8003842:	4693      	mov	fp, r2
 8003844:	eb1a 030a 	adds.w	r3, sl, sl
 8003848:	65bb      	str	r3, [r7, #88]	@ 0x58
 800384a:	eb4b 030b 	adc.w	r3, fp, fp
 800384e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003850:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003854:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003858:	f7fd fa66 	bl	8000d28 <__aeabi_uldivmod>
 800385c:	4602      	mov	r2, r0
 800385e:	460b      	mov	r3, r1
 8003860:	4b64      	ldr	r3, [pc, #400]	@ (80039f4 <LL_USART_SetBaudRate+0x238>)
 8003862:	fba3 2302 	umull	r2, r3, r3, r2
 8003866:	095b      	lsrs	r3, r3, #5
 8003868:	b29b      	uxth	r3, r3
 800386a:	011b      	lsls	r3, r3, #4
 800386c:	b29c      	uxth	r4, r3
 800386e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003872:	2200      	movs	r2, #0
 8003874:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003878:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800387c:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 8003880:	4642      	mov	r2, r8
 8003882:	464b      	mov	r3, r9
 8003884:	1891      	adds	r1, r2, r2
 8003886:	6539      	str	r1, [r7, #80]	@ 0x50
 8003888:	415b      	adcs	r3, r3
 800388a:	657b      	str	r3, [r7, #84]	@ 0x54
 800388c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003890:	4641      	mov	r1, r8
 8003892:	1851      	adds	r1, r2, r1
 8003894:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003896:	4649      	mov	r1, r9
 8003898:	414b      	adcs	r3, r1
 800389a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800389c:	f04f 0200 	mov.w	r2, #0
 80038a0:	f04f 0300 	mov.w	r3, #0
 80038a4:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 80038a8:	4659      	mov	r1, fp
 80038aa:	00cb      	lsls	r3, r1, #3
 80038ac:	4651      	mov	r1, sl
 80038ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80038b2:	4651      	mov	r1, sl
 80038b4:	00ca      	lsls	r2, r1, #3
 80038b6:	4610      	mov	r0, r2
 80038b8:	4619      	mov	r1, r3
 80038ba:	4603      	mov	r3, r0
 80038bc:	4642      	mov	r2, r8
 80038be:	189b      	adds	r3, r3, r2
 80038c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80038c4:	464b      	mov	r3, r9
 80038c6:	460a      	mov	r2, r1
 80038c8:	eb42 0303 	adc.w	r3, r2, r3
 80038cc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80038d0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80038d4:	2200      	movs	r2, #0
 80038d6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80038da:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 80038de:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80038e2:	460b      	mov	r3, r1
 80038e4:	18db      	adds	r3, r3, r3
 80038e6:	643b      	str	r3, [r7, #64]	@ 0x40
 80038e8:	4613      	mov	r3, r2
 80038ea:	eb42 0303 	adc.w	r3, r2, r3
 80038ee:	647b      	str	r3, [r7, #68]	@ 0x44
 80038f0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80038f4:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 80038f8:	f7fd fa16 	bl	8000d28 <__aeabi_uldivmod>
 80038fc:	4602      	mov	r2, r0
 80038fe:	460b      	mov	r3, r1
 8003900:	4611      	mov	r1, r2
 8003902:	4b3c      	ldr	r3, [pc, #240]	@ (80039f4 <LL_USART_SetBaudRate+0x238>)
 8003904:	fba3 2301 	umull	r2, r3, r3, r1
 8003908:	095b      	lsrs	r3, r3, #5
 800390a:	2264      	movs	r2, #100	@ 0x64
 800390c:	fb02 f303 	mul.w	r3, r2, r3
 8003910:	1acb      	subs	r3, r1, r3
 8003912:	00db      	lsls	r3, r3, #3
 8003914:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003918:	4b36      	ldr	r3, [pc, #216]	@ (80039f4 <LL_USART_SetBaudRate+0x238>)
 800391a:	fba3 2302 	umull	r2, r3, r3, r2
 800391e:	095b      	lsrs	r3, r3, #5
 8003920:	b29b      	uxth	r3, r3
 8003922:	005b      	lsls	r3, r3, #1
 8003924:	b29b      	uxth	r3, r3
 8003926:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800392a:	b29b      	uxth	r3, r3
 800392c:	4423      	add	r3, r4
 800392e:	b29c      	uxth	r4, r3
 8003930:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003934:	2200      	movs	r2, #0
 8003936:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800393a:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800393e:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 8003942:	4642      	mov	r2, r8
 8003944:	464b      	mov	r3, r9
 8003946:	1891      	adds	r1, r2, r2
 8003948:	63b9      	str	r1, [r7, #56]	@ 0x38
 800394a:	415b      	adcs	r3, r3
 800394c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800394e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003952:	4641      	mov	r1, r8
 8003954:	1851      	adds	r1, r2, r1
 8003956:	6339      	str	r1, [r7, #48]	@ 0x30
 8003958:	4649      	mov	r1, r9
 800395a:	414b      	adcs	r3, r1
 800395c:	637b      	str	r3, [r7, #52]	@ 0x34
 800395e:	f04f 0200 	mov.w	r2, #0
 8003962:	f04f 0300 	mov.w	r3, #0
 8003966:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800396a:	4659      	mov	r1, fp
 800396c:	00cb      	lsls	r3, r1, #3
 800396e:	4651      	mov	r1, sl
 8003970:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003974:	4651      	mov	r1, sl
 8003976:	00ca      	lsls	r2, r1, #3
 8003978:	4610      	mov	r0, r2
 800397a:	4619      	mov	r1, r3
 800397c:	4603      	mov	r3, r0
 800397e:	4642      	mov	r2, r8
 8003980:	189b      	adds	r3, r3, r2
 8003982:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003986:	464b      	mov	r3, r9
 8003988:	460a      	mov	r2, r1
 800398a:	eb42 0303 	adc.w	r3, r2, r3
 800398e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003992:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8003996:	2200      	movs	r2, #0
 8003998:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800399c:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80039a0:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80039a4:	460b      	mov	r3, r1
 80039a6:	18db      	adds	r3, r3, r3
 80039a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80039aa:	4613      	mov	r3, r2
 80039ac:	eb42 0303 	adc.w	r3, r2, r3
 80039b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80039b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80039b6:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 80039ba:	f7fd f9b5 	bl	8000d28 <__aeabi_uldivmod>
 80039be:	4602      	mov	r2, r0
 80039c0:	460b      	mov	r3, r1
 80039c2:	4b0c      	ldr	r3, [pc, #48]	@ (80039f4 <LL_USART_SetBaudRate+0x238>)
 80039c4:	fba3 1302 	umull	r1, r3, r3, r2
 80039c8:	095b      	lsrs	r3, r3, #5
 80039ca:	2164      	movs	r1, #100	@ 0x64
 80039cc:	fb01 f303 	mul.w	r3, r1, r3
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	00db      	lsls	r3, r3, #3
 80039d4:	3332      	adds	r3, #50	@ 0x32
 80039d6:	4a07      	ldr	r2, [pc, #28]	@ (80039f4 <LL_USART_SetBaudRate+0x238>)
 80039d8:	fba2 2303 	umull	r2, r3, r2, r3
 80039dc:	095b      	lsrs	r3, r3, #5
 80039de:	b29b      	uxth	r3, r3
 80039e0:	f003 0307 	and.w	r3, r3, #7
 80039e4:	b29b      	uxth	r3, r3
 80039e6:	4423      	add	r3, r4
 80039e8:	b29b      	uxth	r3, r3
 80039ea:	461a      	mov	r2, r3
 80039ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039f0:	609a      	str	r2, [r3, #8]
  } else {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
  }
}
 80039f2:	e108      	b.n	8003c06 <LL_USART_SetBaudRate+0x44a>
 80039f4:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80039f8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80039fc:	2200      	movs	r2, #0
 80039fe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003a02:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003a06:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8003a0a:	4642      	mov	r2, r8
 8003a0c:	464b      	mov	r3, r9
 8003a0e:	1891      	adds	r1, r2, r2
 8003a10:	6239      	str	r1, [r7, #32]
 8003a12:	415b      	adcs	r3, r3
 8003a14:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a16:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003a1a:	4641      	mov	r1, r8
 8003a1c:	1854      	adds	r4, r2, r1
 8003a1e:	4649      	mov	r1, r9
 8003a20:	eb43 0501 	adc.w	r5, r3, r1
 8003a24:	f04f 0200 	mov.w	r2, #0
 8003a28:	f04f 0300 	mov.w	r3, #0
 8003a2c:	00eb      	lsls	r3, r5, #3
 8003a2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a32:	00e2      	lsls	r2, r4, #3
 8003a34:	4614      	mov	r4, r2
 8003a36:	461d      	mov	r5, r3
 8003a38:	4643      	mov	r3, r8
 8003a3a:	18e3      	adds	r3, r4, r3
 8003a3c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003a40:	464b      	mov	r3, r9
 8003a42:	eb45 0303 	adc.w	r3, r5, r3
 8003a46:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003a4a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8003a4e:	2200      	movs	r2, #0
 8003a50:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003a54:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003a58:	f04f 0200 	mov.w	r2, #0
 8003a5c:	f04f 0300 	mov.w	r3, #0
 8003a60:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8003a64:	4629      	mov	r1, r5
 8003a66:	008b      	lsls	r3, r1, #2
 8003a68:	4621      	mov	r1, r4
 8003a6a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a6e:	4621      	mov	r1, r4
 8003a70:	008a      	lsls	r2, r1, #2
 8003a72:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8003a76:	f7fd f957 	bl	8000d28 <__aeabi_uldivmod>
 8003a7a:	4602      	mov	r2, r0
 8003a7c:	460b      	mov	r3, r1
 8003a7e:	4b65      	ldr	r3, [pc, #404]	@ (8003c14 <LL_USART_SetBaudRate+0x458>)
 8003a80:	fba3 2302 	umull	r2, r3, r3, r2
 8003a84:	095b      	lsrs	r3, r3, #5
 8003a86:	b29b      	uxth	r3, r3
 8003a88:	011b      	lsls	r3, r3, #4
 8003a8a:	b29c      	uxth	r4, r3
 8003a8c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003a90:	2200      	movs	r2, #0
 8003a92:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003a96:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003a9a:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8003a9e:	4642      	mov	r2, r8
 8003aa0:	464b      	mov	r3, r9
 8003aa2:	1891      	adds	r1, r2, r2
 8003aa4:	61b9      	str	r1, [r7, #24]
 8003aa6:	415b      	adcs	r3, r3
 8003aa8:	61fb      	str	r3, [r7, #28]
 8003aaa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003aae:	4641      	mov	r1, r8
 8003ab0:	1851      	adds	r1, r2, r1
 8003ab2:	6139      	str	r1, [r7, #16]
 8003ab4:	4649      	mov	r1, r9
 8003ab6:	414b      	adcs	r3, r1
 8003ab8:	617b      	str	r3, [r7, #20]
 8003aba:	f04f 0200 	mov.w	r2, #0
 8003abe:	f04f 0300 	mov.w	r3, #0
 8003ac2:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ac6:	4659      	mov	r1, fp
 8003ac8:	00cb      	lsls	r3, r1, #3
 8003aca:	4651      	mov	r1, sl
 8003acc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ad0:	4651      	mov	r1, sl
 8003ad2:	00ca      	lsls	r2, r1, #3
 8003ad4:	4610      	mov	r0, r2
 8003ad6:	4619      	mov	r1, r3
 8003ad8:	4603      	mov	r3, r0
 8003ada:	4642      	mov	r2, r8
 8003adc:	189b      	adds	r3, r3, r2
 8003ade:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003ae2:	464b      	mov	r3, r9
 8003ae4:	460a      	mov	r2, r1
 8003ae6:	eb42 0303 	adc.w	r3, r2, r3
 8003aea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003aee:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8003af2:	2200      	movs	r2, #0
 8003af4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003af8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003afc:	f04f 0200 	mov.w	r2, #0
 8003b00:	f04f 0300 	mov.w	r3, #0
 8003b04:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 8003b08:	4649      	mov	r1, r9
 8003b0a:	008b      	lsls	r3, r1, #2
 8003b0c:	4641      	mov	r1, r8
 8003b0e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b12:	4641      	mov	r1, r8
 8003b14:	008a      	lsls	r2, r1, #2
 8003b16:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8003b1a:	f7fd f905 	bl	8000d28 <__aeabi_uldivmod>
 8003b1e:	4602      	mov	r2, r0
 8003b20:	460b      	mov	r3, r1
 8003b22:	4611      	mov	r1, r2
 8003b24:	4b3b      	ldr	r3, [pc, #236]	@ (8003c14 <LL_USART_SetBaudRate+0x458>)
 8003b26:	fba3 2301 	umull	r2, r3, r3, r1
 8003b2a:	095b      	lsrs	r3, r3, #5
 8003b2c:	2264      	movs	r2, #100	@ 0x64
 8003b2e:	fb02 f303 	mul.w	r3, r2, r3
 8003b32:	1acb      	subs	r3, r1, r3
 8003b34:	011b      	lsls	r3, r3, #4
 8003b36:	3332      	adds	r3, #50	@ 0x32
 8003b38:	4a36      	ldr	r2, [pc, #216]	@ (8003c14 <LL_USART_SetBaudRate+0x458>)
 8003b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b3e:	095b      	lsrs	r3, r3, #5
 8003b40:	b29b      	uxth	r3, r3
 8003b42:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b46:	b29b      	uxth	r3, r3
 8003b48:	4423      	add	r3, r4
 8003b4a:	b29c      	uxth	r4, r3
 8003b4c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003b50:	2200      	movs	r2, #0
 8003b52:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003b54:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003b56:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003b5a:	4642      	mov	r2, r8
 8003b5c:	464b      	mov	r3, r9
 8003b5e:	1891      	adds	r1, r2, r2
 8003b60:	60b9      	str	r1, [r7, #8]
 8003b62:	415b      	adcs	r3, r3
 8003b64:	60fb      	str	r3, [r7, #12]
 8003b66:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003b6a:	4641      	mov	r1, r8
 8003b6c:	1851      	adds	r1, r2, r1
 8003b6e:	6039      	str	r1, [r7, #0]
 8003b70:	4649      	mov	r1, r9
 8003b72:	414b      	adcs	r3, r1
 8003b74:	607b      	str	r3, [r7, #4]
 8003b76:	f04f 0200 	mov.w	r2, #0
 8003b7a:	f04f 0300 	mov.w	r3, #0
 8003b7e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003b82:	4659      	mov	r1, fp
 8003b84:	00cb      	lsls	r3, r1, #3
 8003b86:	4651      	mov	r1, sl
 8003b88:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b8c:	4651      	mov	r1, sl
 8003b8e:	00ca      	lsls	r2, r1, #3
 8003b90:	4610      	mov	r0, r2
 8003b92:	4619      	mov	r1, r3
 8003b94:	4603      	mov	r3, r0
 8003b96:	4642      	mov	r2, r8
 8003b98:	189b      	adds	r3, r3, r2
 8003b9a:	673b      	str	r3, [r7, #112]	@ 0x70
 8003b9c:	464b      	mov	r3, r9
 8003b9e:	460a      	mov	r2, r1
 8003ba0:	eb42 0303 	adc.w	r3, r2, r3
 8003ba4:	677b      	str	r3, [r7, #116]	@ 0x74
 8003ba6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8003baa:	2200      	movs	r2, #0
 8003bac:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003bae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003bb0:	f04f 0200 	mov.w	r2, #0
 8003bb4:	f04f 0300 	mov.w	r3, #0
 8003bb8:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 8003bbc:	4649      	mov	r1, r9
 8003bbe:	008b      	lsls	r3, r1, #2
 8003bc0:	4641      	mov	r1, r8
 8003bc2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003bc6:	4641      	mov	r1, r8
 8003bc8:	008a      	lsls	r2, r1, #2
 8003bca:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8003bce:	f7fd f8ab 	bl	8000d28 <__aeabi_uldivmod>
 8003bd2:	4602      	mov	r2, r0
 8003bd4:	460b      	mov	r3, r1
 8003bd6:	4b0f      	ldr	r3, [pc, #60]	@ (8003c14 <LL_USART_SetBaudRate+0x458>)
 8003bd8:	fba3 1302 	umull	r1, r3, r3, r2
 8003bdc:	095b      	lsrs	r3, r3, #5
 8003bde:	2164      	movs	r1, #100	@ 0x64
 8003be0:	fb01 f303 	mul.w	r3, r1, r3
 8003be4:	1ad3      	subs	r3, r2, r3
 8003be6:	011b      	lsls	r3, r3, #4
 8003be8:	3332      	adds	r3, #50	@ 0x32
 8003bea:	4a0a      	ldr	r2, [pc, #40]	@ (8003c14 <LL_USART_SetBaudRate+0x458>)
 8003bec:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf0:	095b      	lsrs	r3, r3, #5
 8003bf2:	b29b      	uxth	r3, r3
 8003bf4:	f003 030f 	and.w	r3, r3, #15
 8003bf8:	b29b      	uxth	r3, r3
 8003bfa:	4423      	add	r3, r4
 8003bfc:	b29b      	uxth	r3, r3
 8003bfe:	461a      	mov	r2, r3
 8003c00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c04:	609a      	str	r2, [r3, #8]
}
 8003c06:	bf00      	nop
 8003c08:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c12:	bf00      	nop
 8003c14:	51eb851f 	.word	0x51eb851f

08003c18 <LL_USART_Init>:
 *          - SUCCESS: USART registers are initialized according to
 * USART_InitStruct content
 *          - ERROR: Problem occurred during USART Registers initialization
 */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx,
                          const LL_USART_InitTypeDef *USART_InitStruct) {
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b088      	sub	sp, #32
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
 8003c20:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8003c26:	2300      	movs	r3, #0
 8003c28:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some
     bits in CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U) {
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f7ff fd8c 	bl	8003748 <LL_USART_IsEnabled>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d15e      	bne.n	8003cf4 <LL_USART_Init+0xdc>
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to
     * USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to
     * USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	68db      	ldr	r3, [r3, #12]
 8003c3a:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8003c3e:	f023 030c 	bic.w	r3, r3, #12
 8003c42:	683a      	ldr	r2, [r7, #0]
 8003c44:	6851      	ldr	r1, [r2, #4]
 8003c46:	683a      	ldr	r2, [r7, #0]
 8003c48:	68d2      	ldr	r2, [r2, #12]
 8003c4a:	4311      	orrs	r1, r2
 8003c4c:	683a      	ldr	r2, [r7, #0]
 8003c4e:	6912      	ldr	r2, [r2, #16]
 8003c50:	4311      	orrs	r1, r2
 8003c52:	683a      	ldr	r2, [r7, #0]
 8003c54:	6992      	ldr	r2, [r2, #24]
 8003c56:	430a      	orrs	r2, r1
 8003c58:	431a      	orrs	r2, r3
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	60da      	str	r2, [r3, #12]
     * - Stop Bits:          USART_CR2_STOP bits according to
     * USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using
     * LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	4619      	mov	r1, r3
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f7ff fd83 	bl	8003770 <LL_USART_SetStopBitsLength>
     * ----------------------- Configure USARTx CR3 (Hardware Flow Control) with
     * parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     * USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	695b      	ldr	r3, [r3, #20]
 8003c6e:	4619      	mov	r1, r3
 8003c70:	6878      	ldr	r0, [r7, #4]
 8003c72:	f7ff fd90 	bl	8003796 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration
     * ----------------------- Retrieve Clock frequency used for USART
     * Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8003c76:	f107 0308 	add.w	r3, r7, #8
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f7ff fc9a 	bl	80035b4 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1) {
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	4a1f      	ldr	r2, [pc, #124]	@ (8003d00 <LL_USART_Init+0xe8>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d102      	bne.n	8003c8e <LL_USART_Init+0x76>
      periphclk = rcc_clocks.PCLK2_Frequency;
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	61bb      	str	r3, [r7, #24]
 8003c8c:	e021      	b.n	8003cd2 <LL_USART_Init+0xba>
    } else if (USARTx == USART2) {
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	4a1c      	ldr	r2, [pc, #112]	@ (8003d04 <LL_USART_Init+0xec>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d102      	bne.n	8003c9c <LL_USART_Init+0x84>
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	61bb      	str	r3, [r7, #24]
 8003c9a:	e01a      	b.n	8003cd2 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3) {
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	4a1a      	ldr	r2, [pc, #104]	@ (8003d08 <LL_USART_Init+0xf0>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d102      	bne.n	8003caa <LL_USART_Init+0x92>
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003ca4:	693b      	ldr	r3, [r7, #16]
 8003ca6:	61bb      	str	r3, [r7, #24]
 8003ca8:	e013      	b.n	8003cd2 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6) {
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	4a17      	ldr	r2, [pc, #92]	@ (8003d0c <LL_USART_Init+0xf4>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d102      	bne.n	8003cb8 <LL_USART_Init+0xa0>
      periphclk = rcc_clocks.PCLK2_Frequency;
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	61bb      	str	r3, [r7, #24]
 8003cb6:	e00c      	b.n	8003cd2 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4) {
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	4a15      	ldr	r2, [pc, #84]	@ (8003d10 <LL_USART_Init+0xf8>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d102      	bne.n	8003cc6 <LL_USART_Init+0xae>
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	61bb      	str	r3, [r7, #24]
 8003cc4:	e005      	b.n	8003cd2 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5) {
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	4a12      	ldr	r2, [pc, #72]	@ (8003d14 <LL_USART_Init+0xfc>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d101      	bne.n	8003cd2 <LL_USART_Init+0xba>
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	61bb      	str	r3, [r7, #24]
    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different
       from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO) &&
 8003cd2:	69bb      	ldr	r3, [r7, #24]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d00d      	beq.n	8003cf4 <LL_USART_Init+0xdc>
        (USART_InitStruct->BaudRate != 0U)) {
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	681b      	ldr	r3, [r3, #0]
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO) &&
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d009      	beq.n	8003cf4 <LL_USART_Init+0xdc>
      status = SUCCESS;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx, periphclk, USART_InitStruct->OverSampling,
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx, periphclk, USART_InitStruct->OverSampling,
 8003cec:	69b9      	ldr	r1, [r7, #24]
 8003cee:	6878      	ldr	r0, [r7, #4]
 8003cf0:	f7ff fd64 	bl	80037bc <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8003cf4:	7ffb      	ldrb	r3, [r7, #31]
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3720      	adds	r7, #32
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	40011000 	.word	0x40011000
 8003d04:	40004400 	.word	0x40004400
 8003d08:	40004800 	.word	0x40004800
 8003d0c:	40011400 	.word	0x40011400
 8003d10:	40004c00 	.word	0x40004c00
 8003d14:	40005000 	.word	0x40005000

08003d18 <ble_app_set_conn_state>:
    }
    return ble_get_conn_state(&ble_instance.ble);
}

void ble_app_set_conn_state(ble_conn_state_t state)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b082      	sub	sp, #8
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	4603      	mov	r3, r0
 8003d20:	71fb      	strb	r3, [r7, #7]
    if (!ble_instance.enabled) {
 8003d22:	4b13      	ldr	r3, [pc, #76]	@ (8003d70 <ble_app_set_conn_state+0x58>)
 8003d24:	f893 376c 	ldrb.w	r3, [r3, #1900]	@ 0x76c
 8003d28:	f083 0301 	eor.w	r3, r3, #1
 8003d2c:	b2db      	uxtb	r3, r3
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d119      	bne.n	8003d66 <ble_app_set_conn_state+0x4e>
        return;
    }

    ble_set_conn_state(&ble_instance.ble, state);
 8003d32:	79fb      	ldrb	r3, [r7, #7]
 8003d34:	4619      	mov	r1, r3
 8003d36:	480e      	ldr	r0, [pc, #56]	@ (8003d70 <ble_app_set_conn_state+0x58>)
 8003d38:	f002 fa6f 	bl	800621a <ble_set_conn_state>

    if (state == BLE_CONN_CONNECTED) {
 8003d3c:	79fb      	ldrb	r3, [r7, #7]
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d108      	bne.n	8003d54 <ble_app_set_conn_state+0x3c>
        LOG_INFO("BLE Connected");
 8003d42:	f7fd ff17 	bl	8001b74 <HAL_GetTick>
 8003d46:	4603      	mov	r3, r0
 8003d48:	4a0a      	ldr	r2, [pc, #40]	@ (8003d74 <ble_app_set_conn_state+0x5c>)
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	480a      	ldr	r0, [pc, #40]	@ (8003d78 <ble_app_set_conn_state+0x60>)
 8003d4e:	f00c f971 	bl	8010034 <iprintf>
 8003d52:	e009      	b.n	8003d68 <ble_app_set_conn_state+0x50>
    } else {
        LOG_INFO("BLE Disconnected");
 8003d54:	f7fd ff0e 	bl	8001b74 <HAL_GetTick>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	4a06      	ldr	r2, [pc, #24]	@ (8003d74 <ble_app_set_conn_state+0x5c>)
 8003d5c:	4619      	mov	r1, r3
 8003d5e:	4807      	ldr	r0, [pc, #28]	@ (8003d7c <ble_app_set_conn_state+0x64>)
 8003d60:	f00c f968 	bl	8010034 <iprintf>
 8003d64:	e000      	b.n	8003d68 <ble_app_set_conn_state+0x50>
        return;
 8003d66:	bf00      	nop
    }
}
 8003d68:	3708      	adds	r7, #8
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	2000143c 	.word	0x2000143c
 8003d74:	08012ea0 	.word	0x08012ea0
 8003d78:	080131bc 	.word	0x080131bc
 8003d7c:	080131d8 	.word	0x080131d8

08003d80 <LL_DMA_GetDataLength>:
 *         @arg @ref LL_DMA_STREAM_6
 *         @arg @ref LL_DMA_STREAM_7
 * @retval Between 0 to 0xFFFFFFFF
 */
__STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx,
                                              uint32_t Stream) {
 8003d80:	b480      	push	{r7}
 8003d82:	b083      	sub	sp, #12
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Stream_TypeDef *)((
 8003d8a:	4a07      	ldr	r2, [pc, #28]	@ (8003da8 <LL_DMA_GetDataLength+0x28>)
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	4413      	add	r3, r2
 8003d90:	781b      	ldrb	r3, [r3, #0]
 8003d92:	461a      	mov	r2, r3
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	4413      	add	r3, r2
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	b29b      	uxth	r3, r3
                        uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))
                       ->NDTR,
                   DMA_SxNDT));
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	370c      	adds	r7, #12
 8003da0:	46bd      	mov	sp, r7
 8003da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da6:	4770      	bx	lr
 8003da8:	08015e5c 	.word	0x08015e5c

08003dac <LL_DMA_IsActiveFlag_TE0>:
 * @brief Get Stream 0 transfer error flag.
 * @rmtoll LISR  TEIF0    LL_DMA_IsActiveFlag_TE0
 * @param  DMAx DMAx Instance
 * @retval State of bit (1 or 0).
 */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE0(DMA_TypeDef *DMAx) {
 8003dac:	b480      	push	{r7}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->LISR, DMA_LISR_TEIF0) == (DMA_LISR_TEIF0));
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f003 0308 	and.w	r3, r3, #8
 8003dbc:	2b08      	cmp	r3, #8
 8003dbe:	bf0c      	ite	eq
 8003dc0:	2301      	moveq	r3, #1
 8003dc2:	2300      	movne	r3, #0
 8003dc4:	b2db      	uxtb	r3, r3
}
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	370c      	adds	r7, #12
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr

08003dd2 <LL_DMA_IsActiveFlag_DME0>:
 * @brief Get Stream 0 direct mode error flag.
 * @rmtoll LISR  DMEIF0    LL_DMA_IsActiveFlag_DME0
 * @param  DMAx DMAx Instance
 * @retval State of bit (1 or 0).
 */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME0(DMA_TypeDef *DMAx) {
 8003dd2:	b480      	push	{r7}
 8003dd4:	b083      	sub	sp, #12
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->LISR, DMA_LISR_DMEIF0) == (DMA_LISR_DMEIF0));
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0304 	and.w	r3, r3, #4
 8003de2:	2b04      	cmp	r3, #4
 8003de4:	bf0c      	ite	eq
 8003de6:	2301      	moveq	r3, #1
 8003de8:	2300      	movne	r3, #0
 8003dea:	b2db      	uxtb	r3, r3
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	370c      	adds	r7, #12
 8003df0:	46bd      	mov	sp, r7
 8003df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df6:	4770      	bx	lr

08003df8 <LL_DMA_IsActiveFlag_FE0>:
 * @brief Get Stream 0 FIFO error flag.
 * @rmtoll LISR  FEIF0    LL_DMA_IsActiveFlag_FE0
 * @param  DMAx DMAx Instance
 * @retval State of bit (1 or 0).
 */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE0(DMA_TypeDef *DMAx) {
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->LISR, DMA_LISR_FEIF0) == (DMA_LISR_FEIF0));
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f003 0301 	and.w	r3, r3, #1
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	bf0c      	ite	eq
 8003e0c:	2301      	moveq	r3, #1
 8003e0e:	2300      	movne	r3, #0
 8003e10:	b2db      	uxtb	r3, r3
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	370c      	adds	r7, #12
 8003e16:	46bd      	mov	sp, r7
 8003e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1c:	4770      	bx	lr

08003e1e <LL_DMA_ClearFlag_TE0>:
 * @brief Clear Stream 0 transfer error flag.
 * @rmtoll LIFCR  CTEIF0    LL_DMA_ClearFlag_TE0
 * @param  DMAx DMAx Instance
 * @retval None
 */
__STATIC_INLINE void LL_DMA_ClearFlag_TE0(DMA_TypeDef *DMAx) {
 8003e1e:	b480      	push	{r7}
 8003e20:	b083      	sub	sp, #12
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTEIF0);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2208      	movs	r2, #8
 8003e2a:	609a      	str	r2, [r3, #8]
}
 8003e2c:	bf00      	nop
 8003e2e:	370c      	adds	r7, #12
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr

08003e38 <LL_DMA_ClearFlag_DME0>:
 * @brief Clear Stream 0 direct mode error flag.
 * @rmtoll LIFCR  CDMEIF0    LL_DMA_ClearFlag_DME0
 * @param  DMAx DMAx Instance
 * @retval None
 */
__STATIC_INLINE void LL_DMA_ClearFlag_DME0(DMA_TypeDef *DMAx) {
 8003e38:	b480      	push	{r7}
 8003e3a:	b083      	sub	sp, #12
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CDMEIF0);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2204      	movs	r2, #4
 8003e44:	609a      	str	r2, [r3, #8]
}
 8003e46:	bf00      	nop
 8003e48:	370c      	adds	r7, #12
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr

08003e52 <LL_DMA_ClearFlag_FE0>:
 * @brief Clear Stream 0 FIFO error flag.
 * @rmtoll LIFCR  CFEIF0    LL_DMA_ClearFlag_FE0
 * @param  DMAx DMAx Instance
 * @retval None
 */
__STATIC_INLINE void LL_DMA_ClearFlag_FE0(DMA_TypeDef *DMAx) {
 8003e52:	b480      	push	{r7}
 8003e54:	b083      	sub	sp, #12
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CFEIF0);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2201      	movs	r2, #1
 8003e5e:	609a      	str	r2, [r3, #8]
}
 8003e60:	bf00      	nop
 8003e62:	370c      	adds	r7, #12
 8003e64:	46bd      	mov	sp, r7
 8003e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6a:	4770      	bx	lr

08003e6c <LL_USART_IsActiveFlag_PE>:
 * @brief  Check if the USART Parity Error Flag is set or not
 * @rmtoll SR           PE            LL_USART_IsActiveFlag_PE
 * @param  USARTx USART Instance
 * @retval State of bit (1 or 0).
 */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_PE(const USART_TypeDef *USARTx) {
 8003e6c:	b480      	push	{r7}
 8003e6e:	b083      	sub	sp, #12
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_PE) == (USART_SR_PE));
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 0301 	and.w	r3, r3, #1
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	bf0c      	ite	eq
 8003e80:	2301      	moveq	r3, #1
 8003e82:	2300      	movne	r3, #0
 8003e84:	b2db      	uxtb	r3, r3
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	370c      	adds	r7, #12
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr

08003e92 <LL_USART_IsActiveFlag_FE>:
 * @brief  Check if the USART Framing Error Flag is set or not
 * @rmtoll SR           FE            LL_USART_IsActiveFlag_FE
 * @param  USARTx USART Instance
 * @retval State of bit (1 or 0).
 */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_FE(const USART_TypeDef *USARTx) {
 8003e92:	b480      	push	{r7}
 8003e94:	b083      	sub	sp, #12
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_FE) == (USART_SR_FE));
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 0302 	and.w	r3, r3, #2
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	bf0c      	ite	eq
 8003ea6:	2301      	moveq	r3, #1
 8003ea8:	2300      	movne	r3, #0
 8003eaa:	b2db      	uxtb	r3, r3
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	370c      	adds	r7, #12
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr

08003eb8 <LL_USART_IsActiveFlag_NE>:
 * @brief  Check if the USART Noise error detected Flag is set or not
 * @rmtoll SR           NF            LL_USART_IsActiveFlag_NE
 * @param  USARTx USART Instance
 * @retval State of bit (1 or 0).
 */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_NE(const USART_TypeDef *USARTx) {
 8003eb8:	b480      	push	{r7}
 8003eba:	b083      	sub	sp, #12
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_NE) == (USART_SR_NE));
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 0304 	and.w	r3, r3, #4
 8003ec8:	2b04      	cmp	r3, #4
 8003eca:	bf0c      	ite	eq
 8003ecc:	2301      	moveq	r3, #1
 8003ece:	2300      	movne	r3, #0
 8003ed0:	b2db      	uxtb	r3, r3
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	370c      	adds	r7, #12
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr

08003ede <LL_USART_IsActiveFlag_ORE>:
 * @rmtoll SR           ORE           LL_USART_IsActiveFlag_ORE
 * @param  USARTx USART Instance
 * @retval State of bit (1 or 0).
 */
__STATIC_INLINE uint32_t
LL_USART_IsActiveFlag_ORE(const USART_TypeDef *USARTx) {
 8003ede:	b480      	push	{r7}
 8003ee0:	b083      	sub	sp, #12
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f003 0308 	and.w	r3, r3, #8
 8003eee:	2b08      	cmp	r3, #8
 8003ef0:	bf0c      	ite	eq
 8003ef2:	2301      	moveq	r3, #1
 8003ef4:	2300      	movne	r3, #0
 8003ef6:	b2db      	uxtb	r3, r3
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	370c      	adds	r7, #12
 8003efc:	46bd      	mov	sp, r7
 8003efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f02:	4770      	bx	lr

08003f04 <LL_USART_IsActiveFlag_IDLE>:
 * @rmtoll SR           IDLE          LL_USART_IsActiveFlag_IDLE
 * @param  USARTx USART Instance
 * @retval State of bit (1 or 0).
 */
__STATIC_INLINE uint32_t
LL_USART_IsActiveFlag_IDLE(const USART_TypeDef *USARTx) {
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_IDLE) == (USART_SR_IDLE));
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 0310 	and.w	r3, r3, #16
 8003f14:	2b10      	cmp	r3, #16
 8003f16:	bf0c      	ite	eq
 8003f18:	2301      	moveq	r3, #1
 8003f1a:	2300      	movne	r3, #0
 8003f1c:	b2db      	uxtb	r3, r3
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	370c      	adds	r7, #12
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr

08003f2a <LL_USART_ClearFlag_PE>:
 *         NE, FE, ORE, IDLE would also be cleared.
 * @rmtoll SR           PE            LL_USART_ClearFlag_PE
 * @param  USARTx USART Instance
 * @retval None
 */
__STATIC_INLINE void LL_USART_ClearFlag_PE(USART_TypeDef *USARTx) {
 8003f2a:	b480      	push	{r7}
 8003f2c:	b085      	sub	sp, #20
 8003f2e:	af00      	add	r7, sp, #0
 8003f30:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = USARTx->SR;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003f38:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003f40:	68fb      	ldr	r3, [r7, #12]
}
 8003f42:	bf00      	nop
 8003f44:	3714      	adds	r7, #20
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr

08003f4e <LL_USART_ClearFlag_FE>:
 *         PE, NE, ORE, IDLE would also be cleared.
 * @rmtoll SR           FE            LL_USART_ClearFlag_FE
 * @param  USARTx USART Instance
 * @retval None
 */
__STATIC_INLINE void LL_USART_ClearFlag_FE(USART_TypeDef *USARTx) {
 8003f4e:	b480      	push	{r7}
 8003f50:	b085      	sub	sp, #20
 8003f52:	af00      	add	r7, sp, #0
 8003f54:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = USARTx->SR;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003f64:	68fb      	ldr	r3, [r7, #12]
}
 8003f66:	bf00      	nop
 8003f68:	3714      	adds	r7, #20
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr

08003f72 <LL_USART_ClearFlag_NE>:
 *         PE, FE, ORE, IDLE would also be cleared.
 * @rmtoll SR           NF            LL_USART_ClearFlag_NE
 * @param  USARTx USART Instance
 * @retval None
 */
__STATIC_INLINE void LL_USART_ClearFlag_NE(USART_TypeDef *USARTx) {
 8003f72:	b480      	push	{r7}
 8003f74:	b085      	sub	sp, #20
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = USARTx->SR;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003f80:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003f88:	68fb      	ldr	r3, [r7, #12]
}
 8003f8a:	bf00      	nop
 8003f8c:	3714      	adds	r7, #20
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr

08003f96 <LL_USART_ClearFlag_ORE>:
 *         PE, NE, FE, IDLE would also be cleared.
 * @rmtoll SR           ORE           LL_USART_ClearFlag_ORE
 * @param  USARTx USART Instance
 * @retval None
 */
__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx) {
 8003f96:	b480      	push	{r7}
 8003f98:	b085      	sub	sp, #20
 8003f9a:	af00      	add	r7, sp, #0
 8003f9c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = USARTx->SR;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003fac:	68fb      	ldr	r3, [r7, #12]
}
 8003fae:	bf00      	nop
 8003fb0:	3714      	adds	r7, #20
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb8:	4770      	bx	lr

08003fba <LL_USART_ClearFlag_IDLE>:
 *         PE, NE, FE, ORE would also be cleared.
 * @rmtoll SR           IDLE          LL_USART_ClearFlag_IDLE
 * @param  USARTx USART Instance
 * @retval None
 */
__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx) {
 8003fba:	b480      	push	{r7}
 8003fbc:	b085      	sub	sp, #20
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = USARTx->SR;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
}
 8003fd2:	bf00      	nop
 8003fd4:	3714      	adds	r7, #20
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fdc:	4770      	bx	lr
	...

08003fe0 <UART5_IRQHandler>:
 *===========================================================================*/

#if defined(BOARD_TYPE_BASE_UNICORE) || defined(BOARD_TYPE_BASE_UBLOX)

void UART5_IRQHandler(void)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b086      	sub	sp, #24
 8003fe4:	af00      	add	r7, sp, #0
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	60bb      	str	r3, [r7, #8]

    if (LL_USART_IsActiveFlag_IDLE(UART5)) {
 8003fea:	4848      	ldr	r0, [pc, #288]	@ (800410c <UART5_IRQHandler+0x12c>)
 8003fec:	f7ff ff8a 	bl	8003f04 <LL_USART_IsActiveFlag_IDLE>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d052      	beq.n	800409c <UART5_IRQHandler+0xbc>
        LL_USART_ClearFlag_IDLE(UART5);
 8003ff6:	4845      	ldr	r0, [pc, #276]	@ (800410c <UART5_IRQHandler+0x12c>)
 8003ff8:	f7ff ffdf 	bl	8003fba <LL_USART_ClearFlag_IDLE>

        if (ble_handle != NULL) {
 8003ffc:	4b44      	ldr	r3, [pc, #272]	@ (8004110 <UART5_IRQHandler+0x130>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d03d      	beq.n	8004080 <UART5_IRQHandler+0xa0>
            /* DMA    */
            size_t pos = sizeof(ble_recv_buf) - LL_DMA_GetDataLength(BLE_PORT_UART_DMA, BLE_PORT_UART_DMA_STREAM);
 8004004:	2100      	movs	r1, #0
 8004006:	4843      	ldr	r0, [pc, #268]	@ (8004114 <UART5_IRQHandler+0x134>)
 8004008:	f7ff feba 	bl	8003d80 <LL_DMA_GetDataLength>
 800400c:	4603      	mov	r3, r0
 800400e:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8004012:	617b      	str	r3, [r7, #20]

            if (pos != ble_rx_old_pos) {
 8004014:	4b40      	ldr	r3, [pc, #256]	@ (8004118 <UART5_IRQHandler+0x138>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	697a      	ldr	r2, [r7, #20]
 800401a:	429a      	cmp	r2, r3
 800401c:	d030      	beq.n	8004080 <UART5_IRQHandler+0xa0>
                if (pos > ble_rx_old_pos) {
 800401e:	4b3e      	ldr	r3, [pc, #248]	@ (8004118 <UART5_IRQHandler+0x138>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	697a      	ldr	r2, [r7, #20]
 8004024:	429a      	cmp	r2, r3
 8004026:	d90f      	bls.n	8004048 <UART5_IRQHandler+0x68>
                    /*   */
                    size_t len = pos - ble_rx_old_pos;
 8004028:	4b3b      	ldr	r3, [pc, #236]	@ (8004118 <UART5_IRQHandler+0x138>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	697a      	ldr	r2, [r7, #20]
 800402e:	1ad3      	subs	r3, r2, r3
 8004030:	60fb      	str	r3, [r7, #12]
                    ble_rx_write(ble_handle, (const uint8_t *)&ble_recv_buf[ble_rx_old_pos], len);
 8004032:	4b37      	ldr	r3, [pc, #220]	@ (8004110 <UART5_IRQHandler+0x130>)
 8004034:	6818      	ldr	r0, [r3, #0]
 8004036:	4b38      	ldr	r3, [pc, #224]	@ (8004118 <UART5_IRQHandler+0x138>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a38      	ldr	r2, [pc, #224]	@ (800411c <UART5_IRQHandler+0x13c>)
 800403c:	4413      	add	r3, r2
 800403e:	68fa      	ldr	r2, [r7, #12]
 8004040:	4619      	mov	r1, r3
 8004042:	f002 f8cf 	bl	80061e4 <ble_rx_write>
 8004046:	e018      	b.n	800407a <UART5_IRQHandler+0x9a>
                } else {
                    /*   (circular buffer wrap-around) */
                    size_t len1 = sizeof(ble_recv_buf) - ble_rx_old_pos;
 8004048:	4b33      	ldr	r3, [pc, #204]	@ (8004118 <UART5_IRQHandler+0x138>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8004050:	613b      	str	r3, [r7, #16]
                    ble_rx_write(ble_handle, (const uint8_t *)&ble_recv_buf[ble_rx_old_pos], len1);
 8004052:	4b2f      	ldr	r3, [pc, #188]	@ (8004110 <UART5_IRQHandler+0x130>)
 8004054:	6818      	ldr	r0, [r3, #0]
 8004056:	4b30      	ldr	r3, [pc, #192]	@ (8004118 <UART5_IRQHandler+0x138>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a30      	ldr	r2, [pc, #192]	@ (800411c <UART5_IRQHandler+0x13c>)
 800405c:	4413      	add	r3, r2
 800405e:	693a      	ldr	r2, [r7, #16]
 8004060:	4619      	mov	r1, r3
 8004062:	f002 f8bf 	bl	80061e4 <ble_rx_write>

                    if (pos > 0) {
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d006      	beq.n	800407a <UART5_IRQHandler+0x9a>
                        ble_rx_write(ble_handle, (const uint8_t *)ble_recv_buf, pos);
 800406c:	4b28      	ldr	r3, [pc, #160]	@ (8004110 <UART5_IRQHandler+0x130>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	697a      	ldr	r2, [r7, #20]
 8004072:	492a      	ldr	r1, [pc, #168]	@ (800411c <UART5_IRQHandler+0x13c>)
 8004074:	4618      	mov	r0, r3
 8004076:	f002 f8b5 	bl	80061e4 <ble_rx_write>
                    }
                }

                ble_rx_old_pos = pos;
 800407a:	4a27      	ldr	r2, [pc, #156]	@ (8004118 <UART5_IRQHandler+0x138>)
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	6013      	str	r3, [r2, #0]
            }
        }

        /*     */
        if (ble_rx_queue != NULL) {
 8004080:	4b27      	ldr	r3, [pc, #156]	@ (8004120 <UART5_IRQHandler+0x140>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d009      	beq.n	800409c <UART5_IRQHandler+0xbc>
            uint8_t dummy = 0;
 8004088:	2300      	movs	r3, #0
 800408a:	71fb      	strb	r3, [r7, #7]
            xQueueSendFromISR(ble_rx_queue, &dummy, &xHigherPriorityTaskWoken);
 800408c:	4b24      	ldr	r3, [pc, #144]	@ (8004120 <UART5_IRQHandler+0x140>)
 800408e:	6818      	ldr	r0, [r3, #0]
 8004090:	f107 0208 	add.w	r2, r7, #8
 8004094:	1df9      	adds	r1, r7, #7
 8004096:	2300      	movs	r3, #0
 8004098:	f005 f900 	bl	800929c <xQueueGenericSendFromISR>
        }
    }

    if (LL_USART_IsActiveFlag_PE(UART5)) {
 800409c:	481b      	ldr	r0, [pc, #108]	@ (800410c <UART5_IRQHandler+0x12c>)
 800409e:	f7ff fee5 	bl	8003e6c <LL_USART_IsActiveFlag_PE>
 80040a2:	4603      	mov	r3, r0
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d002      	beq.n	80040ae <UART5_IRQHandler+0xce>
        LL_USART_ClearFlag_PE(UART5);
 80040a8:	4818      	ldr	r0, [pc, #96]	@ (800410c <UART5_IRQHandler+0x12c>)
 80040aa:	f7ff ff3e 	bl	8003f2a <LL_USART_ClearFlag_PE>
    }
    if (LL_USART_IsActiveFlag_FE(UART5)) {
 80040ae:	4817      	ldr	r0, [pc, #92]	@ (800410c <UART5_IRQHandler+0x12c>)
 80040b0:	f7ff feef 	bl	8003e92 <LL_USART_IsActiveFlag_FE>
 80040b4:	4603      	mov	r3, r0
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d002      	beq.n	80040c0 <UART5_IRQHandler+0xe0>
        LL_USART_ClearFlag_FE(UART5);
 80040ba:	4814      	ldr	r0, [pc, #80]	@ (800410c <UART5_IRQHandler+0x12c>)
 80040bc:	f7ff ff47 	bl	8003f4e <LL_USART_ClearFlag_FE>
    }
    if (LL_USART_IsActiveFlag_ORE(UART5)) {
 80040c0:	4812      	ldr	r0, [pc, #72]	@ (800410c <UART5_IRQHandler+0x12c>)
 80040c2:	f7ff ff0c 	bl	8003ede <LL_USART_IsActiveFlag_ORE>
 80040c6:	4603      	mov	r3, r0
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d002      	beq.n	80040d2 <UART5_IRQHandler+0xf2>
        LL_USART_ClearFlag_ORE(UART5);
 80040cc:	480f      	ldr	r0, [pc, #60]	@ (800410c <UART5_IRQHandler+0x12c>)
 80040ce:	f7ff ff62 	bl	8003f96 <LL_USART_ClearFlag_ORE>
    }
    if (LL_USART_IsActiveFlag_NE(UART5)) {
 80040d2:	480e      	ldr	r0, [pc, #56]	@ (800410c <UART5_IRQHandler+0x12c>)
 80040d4:	f7ff fef0 	bl	8003eb8 <LL_USART_IsActiveFlag_NE>
 80040d8:	4603      	mov	r3, r0
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d002      	beq.n	80040e4 <UART5_IRQHandler+0x104>
        LL_USART_ClearFlag_NE(UART5);
 80040de:	480b      	ldr	r0, [pc, #44]	@ (800410c <UART5_IRQHandler+0x12c>)
 80040e0:	f7ff ff47 	bl	8003f72 <LL_USART_ClearFlag_NE>
    }

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d00a      	beq.n	8004100 <UART5_IRQHandler+0x120>
 80040ea:	f009 fc69 	bl	800d9c0 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
 80040ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004124 <UART5_IRQHandler+0x144>)
 80040f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040f4:	601a      	str	r2, [r3, #0]
 80040f6:	f3bf 8f4f 	dsb	sy
 80040fa:	f3bf 8f6f 	isb	sy
}
 80040fe:	e001      	b.n	8004104 <UART5_IRQHandler+0x124>
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8004100:	f009 fc42 	bl	800d988 <SEGGER_SYSVIEW_RecordExitISR>
}
 8004104:	bf00      	nop
 8004106:	3718      	adds	r7, #24
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}
 800410c:	40005000 	.word	0x40005000
 8004110:	20001fb0 	.word	0x20001fb0
 8004114:	40026000 	.word	0x40026000
 8004118:	20001fb4 	.word	0x20001fb4
 800411c:	20001bac 	.word	0x20001bac
 8004120:	20001fac 	.word	0x20001fac
 8004124:	e000ed04 	.word	0xe000ed04

08004128 <DMA1_Stream0_IRQHandler>:

void DMA1_Stream0_IRQHandler(void)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	af00      	add	r7, sp, #0
    if (LL_DMA_IsActiveFlag_TE0(DMA1)) {
 800412c:	4812      	ldr	r0, [pc, #72]	@ (8004178 <DMA1_Stream0_IRQHandler+0x50>)
 800412e:	f7ff fe3d 	bl	8003dac <LL_DMA_IsActiveFlag_TE0>
 8004132:	4603      	mov	r3, r0
 8004134:	2b00      	cmp	r3, #0
 8004136:	d00a      	beq.n	800414e <DMA1_Stream0_IRQHandler+0x26>
        LL_DMA_ClearFlag_TE0(DMA1);
 8004138:	480f      	ldr	r0, [pc, #60]	@ (8004178 <DMA1_Stream0_IRQHandler+0x50>)
 800413a:	f7ff fe70 	bl	8003e1e <LL_DMA_ClearFlag_TE0>
        LOG_ERR("DMA Transfer Error");
 800413e:	f7fd fd19 	bl	8001b74 <HAL_GetTick>
 8004142:	4603      	mov	r3, r0
 8004144:	4a0d      	ldr	r2, [pc, #52]	@ (800417c <DMA1_Stream0_IRQHandler+0x54>)
 8004146:	4619      	mov	r1, r3
 8004148:	480d      	ldr	r0, [pc, #52]	@ (8004180 <DMA1_Stream0_IRQHandler+0x58>)
 800414a:	f00b ff73 	bl	8010034 <iprintf>
    }
    if (LL_DMA_IsActiveFlag_FE0(DMA1)) {
 800414e:	480a      	ldr	r0, [pc, #40]	@ (8004178 <DMA1_Stream0_IRQHandler+0x50>)
 8004150:	f7ff fe52 	bl	8003df8 <LL_DMA_IsActiveFlag_FE0>
 8004154:	4603      	mov	r3, r0
 8004156:	2b00      	cmp	r3, #0
 8004158:	d002      	beq.n	8004160 <DMA1_Stream0_IRQHandler+0x38>
        LL_DMA_ClearFlag_FE0(DMA1);
 800415a:	4807      	ldr	r0, [pc, #28]	@ (8004178 <DMA1_Stream0_IRQHandler+0x50>)
 800415c:	f7ff fe79 	bl	8003e52 <LL_DMA_ClearFlag_FE0>
    }
    if (LL_DMA_IsActiveFlag_DME0(DMA1)) {
 8004160:	4805      	ldr	r0, [pc, #20]	@ (8004178 <DMA1_Stream0_IRQHandler+0x50>)
 8004162:	f7ff fe36 	bl	8003dd2 <LL_DMA_IsActiveFlag_DME0>
 8004166:	4603      	mov	r3, r0
 8004168:	2b00      	cmp	r3, #0
 800416a:	d002      	beq.n	8004172 <DMA1_Stream0_IRQHandler+0x4a>
        LL_DMA_ClearFlag_DME0(DMA1);
 800416c:	4802      	ldr	r0, [pc, #8]	@ (8004178 <DMA1_Stream0_IRQHandler+0x50>)
 800416e:	f7ff fe63 	bl	8003e38 <LL_DMA_ClearFlag_DME0>
    }
}
 8004172:	bf00      	nop
 8004174:	bd80      	pop	{r7, pc}
 8004176:	bf00      	nop
 8004178:	40026000 	.word	0x40026000
 800417c:	08013314 	.word	0x08013314
 8004180:	080136f8 	.word	0x080136f8

08004184 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b084      	sub	sp, #16
 8004188:	af00      	add	r7, sp, #0
 800418a:	4603      	mov	r3, r0
 800418c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_11) {
 800418e:	88fb      	ldrh	r3, [r7, #6]
 8004190:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004194:	d110      	bne.n	80041b8 <HAL_GPIO_EXTI_Callback+0x34>
        GPIO_PinState pin_state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_11);
 8004196:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800419a:	4809      	ldr	r0, [pc, #36]	@ (80041c0 <HAL_GPIO_EXTI_Callback+0x3c>)
 800419c:	f7fe fa2a 	bl	80025f4 <HAL_GPIO_ReadPin>
 80041a0:	4603      	mov	r3, r0
 80041a2:	73fb      	strb	r3, [r7, #15]

        if (pin_state == GPIO_PIN_RESET) {
 80041a4:	7bfb      	ldrb	r3, [r7, #15]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d103      	bne.n	80041b2 <HAL_GPIO_EXTI_Callback+0x2e>
            ble_app_set_conn_state(BLE_CONN_DISCONNECTED);
 80041aa:	2000      	movs	r0, #0
 80041ac:	f7ff fdb4 	bl	8003d18 <ble_app_set_conn_state>
        } else {
            ble_app_set_conn_state(BLE_CONN_CONNECTED);
        }
    }
}
 80041b0:	e002      	b.n	80041b8 <HAL_GPIO_EXTI_Callback+0x34>
            ble_app_set_conn_state(BLE_CONN_CONNECTED);
 80041b2:	2001      	movs	r0, #1
 80041b4:	f7ff fdb0 	bl	8003d18 <ble_app_set_conn_state>
}
 80041b8:	bf00      	nop
 80041ba:	3710      	adds	r7, #16
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	40020800 	.word	0x40020800

080041c4 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80041c8:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80041cc:	f7fe fa44 	bl	8002658 <HAL_GPIO_EXTI_IRQHandler>
}
 80041d0:	bf00      	nop
 80041d2:	bd80      	pop	{r7, pc}

080041d4 <gps_app_evt_handler>:

/*===========================================================================
 * GPS  
 *===========================================================================*/

static void gps_app_evt_handler(gps_t *gps, const gps_event_t *event) {
 80041d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041d6:	b08f      	sub	sp, #60	@ 0x3c
 80041d8:	af08      	add	r7, sp, #32
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]
  gps_instance_t *inst = NULL;
 80041de:	2300      	movs	r3, #0
 80041e0:	617b      	str	r3, [r7, #20]
  const board_config_t *config = board_get_config();
 80041e2:	f001 fff5 	bl	80061d0 <board_get_config>
 80041e6:	60f8      	str	r0, [r7, #12]

  //  GPS  
  for (uint8_t i = 0; i < GPS_CNT; i++) {
 80041e8:	2300      	movs	r3, #0
 80041ea:	74fb      	strb	r3, [r7, #19]
 80041ec:	e022      	b.n	8004234 <gps_app_evt_handler+0x60>
    if (gps_instances[i].enabled && &gps_instances[i].gps == gps) {
 80041ee:	7cfb      	ldrb	r3, [r7, #19]
 80041f0:	4a48      	ldr	r2, [pc, #288]	@ (8004314 <gps_app_evt_handler+0x140>)
 80041f2:	f641 11f8 	movw	r1, #6648	@ 0x19f8
 80041f6:	fb01 f303 	mul.w	r3, r1, r3
 80041fa:	4413      	add	r3, r2
 80041fc:	f503 53cf 	add.w	r3, r3, #6624	@ 0x19e0
 8004200:	3316      	adds	r3, #22
 8004202:	781b      	ldrb	r3, [r3, #0]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d012      	beq.n	800422e <gps_app_evt_handler+0x5a>
 8004208:	7cfb      	ldrb	r3, [r7, #19]
 800420a:	f641 12f8 	movw	r2, #6648	@ 0x19f8
 800420e:	fb02 f303 	mul.w	r3, r2, r3
 8004212:	4a40      	ldr	r2, [pc, #256]	@ (8004314 <gps_app_evt_handler+0x140>)
 8004214:	4413      	add	r3, r2
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	429a      	cmp	r2, r3
 800421a:	d108      	bne.n	800422e <gps_app_evt_handler+0x5a>
      inst = &gps_instances[i];
 800421c:	7cfb      	ldrb	r3, [r7, #19]
 800421e:	f641 12f8 	movw	r2, #6648	@ 0x19f8
 8004222:	fb02 f303 	mul.w	r3, r2, r3
 8004226:	4a3b      	ldr	r2, [pc, #236]	@ (8004314 <gps_app_evt_handler+0x140>)
 8004228:	4413      	add	r3, r2
 800422a:	617b      	str	r3, [r7, #20]
      break;
 800422c:	e005      	b.n	800423a <gps_app_evt_handler+0x66>
  for (uint8_t i = 0; i < GPS_CNT; i++) {
 800422e:	7cfb      	ldrb	r3, [r7, #19]
 8004230:	3301      	adds	r3, #1
 8004232:	74fb      	strb	r3, [r7, #19]
 8004234:	7cfb      	ldrb	r3, [r7, #19]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d0d9      	beq.n	80041ee <gps_app_evt_handler+0x1a>
    }
  }

  if (!inst)
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d05f      	beq.n	8004300 <gps_app_evt_handler+0x12c>
    return;

  //   
  switch (event->type) {
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	781b      	ldrb	r3, [r3, #0]
 8004244:	2b05      	cmp	r3, #5
 8004246:	d053      	beq.n	80042f0 <gps_app_evt_handler+0x11c>
 8004248:	2b05      	cmp	r3, #5
 800424a:	dc5b      	bgt.n	8004304 <gps_app_evt_handler+0x130>
 800424c:	2b01      	cmp	r3, #1
 800424e:	d002      	beq.n	8004256 <gps_app_evt_handler+0x82>
 8004250:	2b02      	cmp	r3, #2
 8004252:	d039      	beq.n	80042c8 <gps_app_evt_handler+0xf4>
      rtcm_send_to_lora(gps);
    }
    break;

  default:
    break;
 8004254:	e056      	b.n	8004304 <gps_app_evt_handler+0x130>
    LOG_DEBUG("GPS[%d] Position: lat=%.6f, lon=%.6f, alt=%.2f, fix=%d",
 8004256:	f7fd fc8d 	bl	8001b74 <HAL_GetTick>
 800425a:	4684      	mov	ip, r0
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004262:	f893 39f5 	ldrb.w	r3, [r3, #2549]	@ 0x9f5
 8004266:	469e      	mov	lr, r3
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800426e:	6839      	ldr	r1, [r7, #0]
 8004270:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 8004274:	683c      	ldr	r4, [r7, #0]
 8004276:	e9d4 4506 	ldrd	r4, r5, [r4, #24]
 800427a:	683e      	ldr	r6, [r7, #0]
 800427c:	f896 6020 	ldrb.w	r6, [r6, #32]
 8004280:	9606      	str	r6, [sp, #24]
 8004282:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8004286:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800428a:	e9cd 2300 	strd	r2, r3, [sp]
 800428e:	4673      	mov	r3, lr
 8004290:	4a21      	ldr	r2, [pc, #132]	@ (8004318 <gps_app_evt_handler+0x144>)
 8004292:	4661      	mov	r1, ip
 8004294:	4821      	ldr	r0, [pc, #132]	@ (800431c <gps_app_evt_handler+0x148>)
 8004296:	f00b fecd 	bl	8010034 <iprintf>
    if (config->board == BOARD_TYPE_BASE_UM982) {
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	781b      	ldrb	r3, [r3, #0]
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d132      	bne.n	8004308 <gps_app_evt_handler+0x134>
      if (event->data.position.fix_type != inst->last_fix) {
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	f893 2020 	ldrb.w	r2, [r3, #32]
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80042ae:	f893 39f7 	ldrb.w	r3, [r3, #2551]	@ 0x9f7
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d028      	beq.n	8004308 <gps_app_evt_handler+0x134>
        inst->last_fix = event->data.position.fix_type;
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	f893 2020 	ldrb.w	r2, [r3, #32]
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80042c2:	f883 29f7 	strb.w	r2, [r3, #2551]	@ 0x9f7
    break;
 80042c6:	e01f      	b.n	8004308 <gps_app_evt_handler+0x134>
    LOG_DEBUG("GPS[%d] Heading: %.2f deg", inst->id, event->data.heading.heading);
 80042c8:	f7fd fc54 	bl	8001b74 <HAL_GetTick>
 80042cc:	4601      	mov	r1, r0
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80042d4:	f893 39f5 	ldrb.w	r3, [r3, #2549]	@ 0x9f5
 80042d8:	4618      	mov	r0, r3
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80042e0:	e9cd 2300 	strd	r2, r3, [sp]
 80042e4:	4603      	mov	r3, r0
 80042e6:	4a0c      	ldr	r2, [pc, #48]	@ (8004318 <gps_app_evt_handler+0x144>)
 80042e8:	480d      	ldr	r0, [pc, #52]	@ (8004320 <gps_app_evt_handler+0x14c>)
 80042ea:	f00b fea3 	bl	8010034 <iprintf>
    break;
 80042ee:	e00e      	b.n	800430e <gps_app_evt_handler+0x13a>
    if (config->lora_mode == LORA_MODE_BASE) {
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	791b      	ldrb	r3, [r3, #4]
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d109      	bne.n	800430c <gps_app_evt_handler+0x138>
      rtcm_send_to_lora(gps);
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	f003 fdbf 	bl	8007e7c <rtcm_send_to_lora>
    break;
 80042fe:	e005      	b.n	800430c <gps_app_evt_handler+0x138>
    return;
 8004300:	bf00      	nop
 8004302:	e004      	b.n	800430e <gps_app_evt_handler+0x13a>
    break;
 8004304:	bf00      	nop
 8004306:	e002      	b.n	800430e <gps_app_evt_handler+0x13a>
    break;
 8004308:	bf00      	nop
 800430a:	e000      	b.n	800430e <gps_app_evt_handler+0x13a>
    break;
 800430c:	bf00      	nop
  }
}
 800430e:	371c      	adds	r7, #28
 8004310:	46bd      	mov	sp, r7
 8004312:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004314:	20001fb8 	.word	0x20001fb8
 8004318:	08013824 	.word	0x08013824
 800431c:	0801382c 	.word	0x0801382c
 8004320:	0801387c 	.word	0x0801387c

08004324 <gps_send_um982_cmds>:

/*===========================================================================
 * UM982  
 *===========================================================================*/

static bool gps_send_um982_cmds(gps_t *gps, const char **cmds, size_t count) {
 8004324:	b580      	push	{r7, lr}
 8004326:	b08a      	sub	sp, #40	@ 0x28
 8004328:	af02      	add	r7, sp, #8
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	60b9      	str	r1, [r7, #8]
 800432e:	607a      	str	r2, [r7, #4]
  bool all_ok = true;
 8004330:	2301      	movs	r3, #1
 8004332:	77fb      	strb	r3, [r7, #31]

  for (size_t i = 0; i < count; i++) {
 8004334:	2300      	movs	r3, #0
 8004336:	61bb      	str	r3, [r7, #24]
 8004338:	e042      	b.n	80043c0 <gps_send_um982_cmds+0x9c>
    LOG_INFO("[%d/%d] UM982 -> %s", i + 1, count, cmds[i]);
 800433a:	f7fd fc1b 	bl	8001b74 <HAL_GetTick>
 800433e:	69bb      	ldr	r3, [r7, #24]
 8004340:	1c59      	adds	r1, r3, #1
 8004342:	69bb      	ldr	r3, [r7, #24]
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	68ba      	ldr	r2, [r7, #8]
 8004348:	4413      	add	r3, r2
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	9301      	str	r3, [sp, #4]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	9300      	str	r3, [sp, #0]
 8004352:	460b      	mov	r3, r1
 8004354:	4a1f      	ldr	r2, [pc, #124]	@ (80043d4 <gps_send_um982_cmds+0xb0>)
 8004356:	4601      	mov	r1, r0
 8004358:	481f      	ldr	r0, [pc, #124]	@ (80043d8 <gps_send_um982_cmds+0xb4>)
 800435a:	f00b fe6b 	bl	8010034 <iprintf>

    bool result = gps_send_cmd_sync(gps, cmds[i], 2000);
 800435e:	69bb      	ldr	r3, [r7, #24]
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	68ba      	ldr	r2, [r7, #8]
 8004364:	4413      	add	r3, r2
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800436c:	4619      	mov	r1, r3
 800436e:	68f8      	ldr	r0, [r7, #12]
 8004370:	f002 f850 	bl	8006414 <gps_send_cmd_sync>
 8004374:	4603      	mov	r3, r0
 8004376:	75fb      	strb	r3, [r7, #23]

    if (result) {
 8004378:	7dfb      	ldrb	r3, [r7, #23]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d00c      	beq.n	8004398 <gps_send_um982_cmds+0x74>
      LOG_INFO("[%d/%d] ", i + 1, count);
 800437e:	f7fd fbf9 	bl	8001b74 <HAL_GetTick>
 8004382:	4601      	mov	r1, r0
 8004384:	69bb      	ldr	r3, [r7, #24]
 8004386:	1c5a      	adds	r2, r3, #1
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	9300      	str	r3, [sp, #0]
 800438c:	4613      	mov	r3, r2
 800438e:	4a11      	ldr	r2, [pc, #68]	@ (80043d4 <gps_send_um982_cmds+0xb0>)
 8004390:	4812      	ldr	r0, [pc, #72]	@ (80043dc <gps_send_um982_cmds+0xb8>)
 8004392:	f00b fe4f 	bl	8010034 <iprintf>
 8004396:	e00d      	b.n	80043b4 <gps_send_um982_cmds+0x90>
    } else {
      LOG_ERR("[%d/%d]  (ERROR  TIMEOUT)", i + 1, count);
 8004398:	f7fd fbec 	bl	8001b74 <HAL_GetTick>
 800439c:	4601      	mov	r1, r0
 800439e:	69bb      	ldr	r3, [r7, #24]
 80043a0:	1c5a      	adds	r2, r3, #1
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	9300      	str	r3, [sp, #0]
 80043a6:	4613      	mov	r3, r2
 80043a8:	4a0a      	ldr	r2, [pc, #40]	@ (80043d4 <gps_send_um982_cmds+0xb0>)
 80043aa:	480d      	ldr	r0, [pc, #52]	@ (80043e0 <gps_send_um982_cmds+0xbc>)
 80043ac:	f00b fe42 	bl	8010034 <iprintf>
      all_ok = false;
 80043b0:	2300      	movs	r3, #0
 80043b2:	77fb      	strb	r3, [r7, #31]
    }

    vTaskDelay(pdMS_TO_TICKS(100));
 80043b4:	2064      	movs	r0, #100	@ 0x64
 80043b6:	f005 ff33 	bl	800a220 <vTaskDelay>
  for (size_t i = 0; i < count; i++) {
 80043ba:	69bb      	ldr	r3, [r7, #24]
 80043bc:	3301      	adds	r3, #1
 80043be:	61bb      	str	r3, [r7, #24]
 80043c0:	69ba      	ldr	r2, [r7, #24]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d3b8      	bcc.n	800433a <gps_send_um982_cmds+0x16>
  }

  return all_ok;
 80043c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3720      	adds	r7, #32
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop
 80043d4:	08013824 	.word	0x08013824
 80043d8:	080138ac 	.word	0x080138ac
 80043dc:	080138d0 	.word	0x080138d0
 80043e0:	080138ec 	.word	0x080138ec

080043e4 <gps_init_um982_base>:

static bool gps_init_um982_base(gps_t *gps) {
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b084      	sub	sp, #16
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  size_t cmd_count = sizeof(um982_base_cmds) / sizeof(um982_base_cmds[0]);
 80043ec:	230b      	movs	r3, #11
 80043ee:	60fb      	str	r3, [r7, #12]
  LOG_INFO("UM982 Base   (%d  )", cmd_count);
 80043f0:	f7fd fbc0 	bl	8001b74 <HAL_GetTick>
 80043f4:	4601      	mov	r1, r0
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	4a11      	ldr	r2, [pc, #68]	@ (8004440 <gps_init_um982_base+0x5c>)
 80043fa:	4812      	ldr	r0, [pc, #72]	@ (8004444 <gps_init_um982_base+0x60>)
 80043fc:	f00b fe1a 	bl	8010034 <iprintf>

  bool result = gps_send_um982_cmds(gps, um982_base_cmds, cmd_count);
 8004400:	68fa      	ldr	r2, [r7, #12]
 8004402:	4911      	ldr	r1, [pc, #68]	@ (8004448 <gps_init_um982_base+0x64>)
 8004404:	6878      	ldr	r0, [r7, #4]
 8004406:	f7ff ff8d 	bl	8004324 <gps_send_um982_cmds>
 800440a:	4603      	mov	r3, r0
 800440c:	72fb      	strb	r3, [r7, #11]

  if (result) {
 800440e:	7afb      	ldrb	r3, [r7, #11]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d008      	beq.n	8004426 <gps_init_um982_base+0x42>
    LOG_INFO("UM982 Base  ");
 8004414:	f7fd fbae 	bl	8001b74 <HAL_GetTick>
 8004418:	4603      	mov	r3, r0
 800441a:	4a09      	ldr	r2, [pc, #36]	@ (8004440 <gps_init_um982_base+0x5c>)
 800441c:	4619      	mov	r1, r3
 800441e:	480b      	ldr	r0, [pc, #44]	@ (800444c <gps_init_um982_base+0x68>)
 8004420:	f00b fe08 	bl	8010034 <iprintf>
 8004424:	e007      	b.n	8004436 <gps_init_um982_base+0x52>
  } else {
    LOG_ERR("UM982 Base   (  )");
 8004426:	f7fd fba5 	bl	8001b74 <HAL_GetTick>
 800442a:	4603      	mov	r3, r0
 800442c:	4a04      	ldr	r2, [pc, #16]	@ (8004440 <gps_init_um982_base+0x5c>)
 800442e:	4619      	mov	r1, r3
 8004430:	4807      	ldr	r0, [pc, #28]	@ (8004450 <gps_init_um982_base+0x6c>)
 8004432:	f00b fdff 	bl	8010034 <iprintf>
  }

  return result;
 8004436:	7afb      	ldrb	r3, [r7, #11]
}
 8004438:	4618      	mov	r0, r3
 800443a:	3710      	adds	r7, #16
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}
 8004440:	08013824 	.word	0x08013824
 8004444:	08013928 	.word	0x08013928
 8004448:	2000000c 	.word	0x2000000c
 800444c:	08013964 	.word	0x08013964
 8004450:	08013990 	.word	0x08013990

08004454 <gps_init_um982_rover>:

static bool gps_init_um982_rover(gps_t *gps) {
 8004454:	b580      	push	{r7, lr}
 8004456:	b084      	sub	sp, #16
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  size_t cmd_count = sizeof(um982_rover_cmds) / sizeof(um982_rover_cmds[0]);
 800445c:	2309      	movs	r3, #9
 800445e:	60fb      	str	r3, [r7, #12]
  LOG_INFO("UM982 Rover   (%d  )", cmd_count);
 8004460:	f7fd fb88 	bl	8001b74 <HAL_GetTick>
 8004464:	4601      	mov	r1, r0
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	4a11      	ldr	r2, [pc, #68]	@ (80044b0 <gps_init_um982_rover+0x5c>)
 800446a:	4812      	ldr	r0, [pc, #72]	@ (80044b4 <gps_init_um982_rover+0x60>)
 800446c:	f00b fde2 	bl	8010034 <iprintf>

  bool result = gps_send_um982_cmds(gps, um982_rover_cmds, cmd_count);
 8004470:	68fa      	ldr	r2, [r7, #12]
 8004472:	4911      	ldr	r1, [pc, #68]	@ (80044b8 <gps_init_um982_rover+0x64>)
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f7ff ff55 	bl	8004324 <gps_send_um982_cmds>
 800447a:	4603      	mov	r3, r0
 800447c:	72fb      	strb	r3, [r7, #11]

  if (result) {
 800447e:	7afb      	ldrb	r3, [r7, #11]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d008      	beq.n	8004496 <gps_init_um982_rover+0x42>
    LOG_INFO("UM982 Rover  ");
 8004484:	f7fd fb76 	bl	8001b74 <HAL_GetTick>
 8004488:	4603      	mov	r3, r0
 800448a:	4a09      	ldr	r2, [pc, #36]	@ (80044b0 <gps_init_um982_rover+0x5c>)
 800448c:	4619      	mov	r1, r3
 800448e:	480b      	ldr	r0, [pc, #44]	@ (80044bc <gps_init_um982_rover+0x68>)
 8004490:	f00b fdd0 	bl	8010034 <iprintf>
 8004494:	e007      	b.n	80044a6 <gps_init_um982_rover+0x52>
  } else {
    LOG_ERR("UM982 Rover   (  )");
 8004496:	f7fd fb6d 	bl	8001b74 <HAL_GetTick>
 800449a:	4603      	mov	r3, r0
 800449c:	4a04      	ldr	r2, [pc, #16]	@ (80044b0 <gps_init_um982_rover+0x5c>)
 800449e:	4619      	mov	r1, r3
 80044a0:	4807      	ldr	r0, [pc, #28]	@ (80044c0 <gps_init_um982_rover+0x6c>)
 80044a2:	f00b fdc7 	bl	8010034 <iprintf>
  }

  return result;
 80044a6:	7afb      	ldrb	r3, [r7, #11]
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	3710      	adds	r7, #16
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}
 80044b0:	08013824 	.word	0x08013824
 80044b4:	080139dc 	.word	0x080139dc
 80044b8:	20000038 	.word	0x20000038
 80044bc:	08013a18 	.word	0x08013a18
 80044c0:	08013a44 	.word	0x08013a44

080044c4 <gps_app_task>:

/*===========================================================================
 * GPS  
 *===========================================================================*/

static void gps_app_task(void *pvParameter) {
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b086      	sub	sp, #24
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  gps_id_t id = (gps_id_t)(uintptr_t)pvParameter;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	75fb      	strb	r3, [r7, #23]
  gps_instance_t *inst = &gps_instances[id];
 80044d0:	7dfb      	ldrb	r3, [r7, #23]
 80044d2:	f641 12f8 	movw	r2, #6648	@ 0x19f8
 80044d6:	fb02 f303 	mul.w	r3, r2, r3
 80044da:	4a40      	ldr	r2, [pc, #256]	@ (80045dc <gps_app_task+0x118>)
 80044dc:	4413      	add	r3, r2
 80044de:	613b      	str	r3, [r7, #16]
  const board_config_t *config = board_get_config();
 80044e0:	f001 fe76 	bl	80061d0 <board_get_config>
 80044e4:	60f8      	str	r0, [r7, #12]

  LOG_INFO("GPS  [%d] ", id);
 80044e6:	f7fd fb45 	bl	8001b74 <HAL_GetTick>
 80044ea:	4601      	mov	r1, r0
 80044ec:	7dfb      	ldrb	r3, [r7, #23]
 80044ee:	4a3c      	ldr	r2, [pc, #240]	@ (80045e0 <gps_app_task+0x11c>)
 80044f0:	483c      	ldr	r0, [pc, #240]	@ (80045e4 <gps_app_task+0x120>)
 80044f2:	f00b fd9f 	bl	8010034 <iprintf>

  // GPS  
  if (!gps_init(&inst->gps)) {
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	4618      	mov	r0, r3
 80044fa:	f001 fea3 	bl	8006244 <gps_init>
 80044fe:	4603      	mov	r3, r0
 8004500:	f083 0301 	eor.w	r3, r3, #1
 8004504:	b2db      	uxtb	r3, r3
 8004506:	2b00      	cmp	r3, #0
 8004508:	d011      	beq.n	800452e <gps_app_task+0x6a>
    LOG_ERR("GPS[%d]   ", id);
 800450a:	f7fd fb33 	bl	8001b74 <HAL_GetTick>
 800450e:	4601      	mov	r1, r0
 8004510:	7dfb      	ldrb	r3, [r7, #23]
 8004512:	4a33      	ldr	r2, [pc, #204]	@ (80045e0 <gps_app_task+0x11c>)
 8004514:	4834      	ldr	r0, [pc, #208]	@ (80045e8 <gps_app_task+0x124>)
 8004516:	f00b fd8d 	bl	8010034 <iprintf>
    inst->enabled = false;
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004520:	2200      	movs	r2, #0
 8004522:	f883 29f6 	strb.w	r2, [r3, #2550]	@ 0x9f6
    vTaskDelete(NULL);
 8004526:	2000      	movs	r0, #0
 8004528:	f005 fdd8 	bl	800a0dc <vTaskDelete>
    return;
 800452c:	e052      	b.n	80045d4 <gps_app_task+0x110>
  }

  //   
  gps_set_evt_handler(&inst->gps, gps_app_evt_handler);
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	492e      	ldr	r1, [pc, #184]	@ (80045ec <gps_app_task+0x128>)
 8004532:	4618      	mov	r0, r3
 8004534:	f001 ff56 	bl	80063e4 <gps_set_evt_handler>

  //  
  if (gps_port_init(&inst->gps) != 0) {
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	4618      	mov	r0, r3
 800453c:	f001 f918 	bl	8005770 <gps_port_init>
 8004540:	4603      	mov	r3, r0
 8004542:	2b00      	cmp	r3, #0
 8004544:	d011      	beq.n	800456a <gps_app_task+0xa6>
    LOG_ERR("GPS[%d]   ", id);
 8004546:	f7fd fb15 	bl	8001b74 <HAL_GetTick>
 800454a:	4601      	mov	r1, r0
 800454c:	7dfb      	ldrb	r3, [r7, #23]
 800454e:	4a24      	ldr	r2, [pc, #144]	@ (80045e0 <gps_app_task+0x11c>)
 8004550:	4827      	ldr	r0, [pc, #156]	@ (80045f0 <gps_app_task+0x12c>)
 8004552:	f00b fd6f 	bl	8010034 <iprintf>
    inst->enabled = false;
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800455c:	2200      	movs	r2, #0
 800455e:	f883 29f6 	strb.w	r2, [r3, #2550]	@ 0x9f6
    vTaskDelete(NULL);
 8004562:	2000      	movs	r0, #0
 8004564:	f005 fdba 	bl	800a0dc <vTaskDelete>
    return;
 8004568:	e034      	b.n	80045d4 <gps_app_task+0x110>
  }

  // GPS  
  gps_port_start(&inst->gps);
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	4618      	mov	r0, r3
 800456e:	f001 f929 	bl	80057c4 <gps_port_start>
  LOG_INFO("GPS[%d]   ", id);
 8004572:	f7fd faff 	bl	8001b74 <HAL_GetTick>
 8004576:	4601      	mov	r1, r0
 8004578:	7dfb      	ldrb	r3, [r7, #23]
 800457a:	4a19      	ldr	r2, [pc, #100]	@ (80045e0 <gps_app_task+0x11c>)
 800457c:	481d      	ldr	r0, [pc, #116]	@ (80045f4 <gps_app_task+0x130>)
 800457e:	f00b fd59 	bl	8010034 <iprintf>

  //  
  vTaskDelay(pdMS_TO_TICKS(1000));
 8004582:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004586:	f005 fe4b 	bl	800a220 <vTaskDelay>

  // UM982   
  if (inst->type == GPS_TYPE_UM982) {
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004590:	f893 39f4 	ldrb.w	r3, [r3, #2548]	@ 0x9f4
 8004594:	2b02      	cmp	r3, #2
 8004596:	d110      	bne.n	80045ba <gps_app_task+0xf6>
    if (config->lora_mode == LORA_MODE_BASE) {
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	791b      	ldrb	r3, [r3, #4]
 800459c:	2b01      	cmp	r3, #1
 800459e:	d104      	bne.n	80045aa <gps_app_task+0xe6>
      gps_init_um982_base(&inst->gps);
 80045a0:	693b      	ldr	r3, [r7, #16]
 80045a2:	4618      	mov	r0, r3
 80045a4:	f7ff ff1e 	bl	80043e4 <gps_init_um982_base>
 80045a8:	e007      	b.n	80045ba <gps_app_task+0xf6>
    } else if (config->lora_mode == LORA_MODE_ROVER) {
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	791b      	ldrb	r3, [r3, #4]
 80045ae:	2b02      	cmp	r3, #2
 80045b0:	d103      	bne.n	80045ba <gps_app_task+0xf6>
      gps_init_um982_rover(&inst->gps);
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	4618      	mov	r0, r3
 80045b6:	f7ff ff4d 	bl	8004454 <gps_init_um982_rover>
    }
  }

  LOG_INFO("GPS[%d]  ,   ", id);
 80045ba:	f7fd fadb 	bl	8001b74 <HAL_GetTick>
 80045be:	4601      	mov	r1, r0
 80045c0:	7dfb      	ldrb	r3, [r7, #23]
 80045c2:	4a07      	ldr	r2, [pc, #28]	@ (80045e0 <gps_app_task+0x11c>)
 80045c4:	480c      	ldr	r0, [pc, #48]	@ (80045f8 <gps_app_task+0x134>)
 80045c6:	f00b fd35 	bl	8010034 <iprintf>

  //   (   )
  while (1) {
    vTaskDelay(pdMS_TO_TICKS(1000));
 80045ca:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80045ce:	f005 fe27 	bl	800a220 <vTaskDelay>
 80045d2:	e7fa      	b.n	80045ca <gps_app_task+0x106>
    //      
    // ( gps_process_task   )
  }

  vTaskDelete(NULL);
}
 80045d4:	3718      	adds	r7, #24
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop
 80045dc:	20001fb8 	.word	0x20001fb8
 80045e0:	08013824 	.word	0x08013824
 80045e4:	08013a90 	.word	0x08013a90
 80045e8:	08013abc 	.word	0x08013abc
 80045ec:	080041d5 	.word	0x080041d5
 80045f0:	08013afc 	.word	0x08013afc
 80045f4:	08013b38 	.word	0x08013b38
 80045f8:	08013b6c 	.word	0x08013b6c

080045fc <gps_app_create>:
 *===========================================================================*/

/**
 * @brief  GPS   
 */
static bool gps_app_create(gps_id_t id) {
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b08c      	sub	sp, #48	@ 0x30
 8004600:	af02      	add	r7, sp, #8
 8004602:	4603      	mov	r3, r0
 8004604:	71fb      	strb	r3, [r7, #7]
  const board_config_t *config = board_get_config();
 8004606:	f001 fde3 	bl	80061d0 <board_get_config>
 800460a:	6278      	str	r0, [r7, #36]	@ 0x24

  if (id >= GPS_ID_MAX || id >= config->gps_cnt) {
 800460c:	79fb      	ldrb	r3, [r7, #7]
 800460e:	2b01      	cmp	r3, #1
 8004610:	d804      	bhi.n	800461c <gps_app_create+0x20>
 8004612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004614:	78db      	ldrb	r3, [r3, #3]
 8004616:	79fa      	ldrb	r2, [r7, #7]
 8004618:	429a      	cmp	r2, r3
 800461a:	d309      	bcc.n	8004630 <gps_app_create+0x34>
    LOG_ERR("GPS[%d]  ID", id);
 800461c:	f7fd faaa 	bl	8001b74 <HAL_GetTick>
 8004620:	4601      	mov	r1, r0
 8004622:	79fb      	ldrb	r3, [r7, #7]
 8004624:	4a54      	ldr	r2, [pc, #336]	@ (8004778 <gps_app_create+0x17c>)
 8004626:	4855      	ldr	r0, [pc, #340]	@ (800477c <gps_app_create+0x180>)
 8004628:	f00b fd04 	bl	8010034 <iprintf>
    return false;
 800462c:	2300      	movs	r3, #0
 800462e:	e09f      	b.n	8004770 <gps_app_create+0x174>
  }

  if (gps_instances[id].enabled) {
 8004630:	79fb      	ldrb	r3, [r7, #7]
 8004632:	4a53      	ldr	r2, [pc, #332]	@ (8004780 <gps_app_create+0x184>)
 8004634:	f641 11f8 	movw	r1, #6648	@ 0x19f8
 8004638:	fb01 f303 	mul.w	r3, r1, r3
 800463c:	4413      	add	r3, r2
 800463e:	f503 53cf 	add.w	r3, r3, #6624	@ 0x19e0
 8004642:	3316      	adds	r3, #22
 8004644:	781b      	ldrb	r3, [r3, #0]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d009      	beq.n	800465e <gps_app_create+0x62>
    LOG_WARN("GPS[%d]   ", id);
 800464a:	f7fd fa93 	bl	8001b74 <HAL_GetTick>
 800464e:	4601      	mov	r1, r0
 8004650:	79fb      	ldrb	r3, [r7, #7]
 8004652:	4a49      	ldr	r2, [pc, #292]	@ (8004778 <gps_app_create+0x17c>)
 8004654:	484b      	ldr	r0, [pc, #300]	@ (8004784 <gps_app_create+0x188>)
 8004656:	f00b fced 	bl	8010034 <iprintf>
    return false;
 800465a:	2300      	movs	r3, #0
 800465c:	e088      	b.n	8004770 <gps_app_create+0x174>
  }

  gps_type_t type = config->gps[id];
 800465e:	79fb      	ldrb	r3, [r7, #7]
 8004660:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004662:	4413      	add	r3, r2
 8004664:	785b      	ldrb	r3, [r3, #1]
 8004666:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  LOG_INFO("GPS[%d]   (: %s)", id,
 800466a:	f7fd fa83 	bl	8001b74 <HAL_GetTick>
 800466e:	4601      	mov	r1, r0
 8004670:	79fa      	ldrb	r2, [r7, #7]
 8004672:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004676:	2b02      	cmp	r3, #2
 8004678:	d101      	bne.n	800467e <gps_app_create+0x82>
 800467a:	4b43      	ldr	r3, [pc, #268]	@ (8004788 <gps_app_create+0x18c>)
 800467c:	e000      	b.n	8004680 <gps_app_create+0x84>
 800467e:	4b43      	ldr	r3, [pc, #268]	@ (800478c <gps_app_create+0x190>)
 8004680:	9300      	str	r3, [sp, #0]
 8004682:	4613      	mov	r3, r2
 8004684:	4a3c      	ldr	r2, [pc, #240]	@ (8004778 <gps_app_create+0x17c>)
 8004686:	4842      	ldr	r0, [pc, #264]	@ (8004790 <gps_app_create+0x194>)
 8004688:	f00b fcd4 	bl	8010034 <iprintf>
           type == GPS_TYPE_UM982 ? "UM982" : "UNKNOWN");

  gps_instances[id].type = type;
 800468c:	79fb      	ldrb	r3, [r7, #7]
 800468e:	4a3c      	ldr	r2, [pc, #240]	@ (8004780 <gps_app_create+0x184>)
 8004690:	f641 11f8 	movw	r1, #6648	@ 0x19f8
 8004694:	fb01 f303 	mul.w	r3, r1, r3
 8004698:	4413      	add	r3, r2
 800469a:	f503 53cf 	add.w	r3, r3, #6624	@ 0x19e0
 800469e:	3314      	adds	r3, #20
 80046a0:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80046a4:	701a      	strb	r2, [r3, #0]
  gps_instances[id].id = id;
 80046a6:	79fb      	ldrb	r3, [r7, #7]
 80046a8:	4a35      	ldr	r2, [pc, #212]	@ (8004780 <gps_app_create+0x184>)
 80046aa:	f641 11f8 	movw	r1, #6648	@ 0x19f8
 80046ae:	fb01 f303 	mul.w	r3, r1, r3
 80046b2:	4413      	add	r3, r2
 80046b4:	f503 53cf 	add.w	r3, r3, #6624	@ 0x19e0
 80046b8:	3315      	adds	r3, #21
 80046ba:	79fa      	ldrb	r2, [r7, #7]
 80046bc:	701a      	strb	r2, [r3, #0]
  gps_instances[id].enabled = true;
 80046be:	79fb      	ldrb	r3, [r7, #7]
 80046c0:	4a2f      	ldr	r2, [pc, #188]	@ (8004780 <gps_app_create+0x184>)
 80046c2:	f641 11f8 	movw	r1, #6648	@ 0x19f8
 80046c6:	fb01 f303 	mul.w	r3, r1, r3
 80046ca:	4413      	add	r3, r2
 80046cc:	f503 53cf 	add.w	r3, r3, #6624	@ 0x19e0
 80046d0:	3316      	adds	r3, #22
 80046d2:	2201      	movs	r2, #1
 80046d4:	701a      	strb	r2, [r3, #0]
  gps_instances[id].last_fix = GPS_FIX_INVALID;
 80046d6:	79fb      	ldrb	r3, [r7, #7]
 80046d8:	4a29      	ldr	r2, [pc, #164]	@ (8004780 <gps_app_create+0x184>)
 80046da:	f641 11f8 	movw	r1, #6648	@ 0x19f8
 80046de:	fb01 f303 	mul.w	r3, r1, r3
 80046e2:	4413      	add	r3, r2
 80046e4:	f503 53cf 	add.w	r3, r3, #6624	@ 0x19e0
 80046e8:	3317      	adds	r3, #23
 80046ea:	2200      	movs	r2, #0
 80046ec:	701a      	strb	r2, [r3, #0]

  char task_name[16];
  snprintf(task_name, sizeof(task_name), "gps_app_%d", id);
 80046ee:	79fb      	ldrb	r3, [r7, #7]
 80046f0:	f107 000c 	add.w	r0, r7, #12
 80046f4:	4a27      	ldr	r2, [pc, #156]	@ (8004794 <gps_app_create+0x198>)
 80046f6:	2110      	movs	r1, #16
 80046f8:	f00b fd14 	bl	8010124 <sniprintf>

  BaseType_t ret = xTaskCreate(
      gps_app_task,
      task_name,
      2048,
      (void *)(uintptr_t)id,
 80046fc:	79fb      	ldrb	r3, [r7, #7]
  BaseType_t ret = xTaskCreate(
 80046fe:	4618      	mov	r0, r3
      tskIDLE_PRIORITY + 2,
      &gps_instances[id].task
 8004700:	79fb      	ldrb	r3, [r7, #7]
  BaseType_t ret = xTaskCreate(
 8004702:	f641 12f8 	movw	r2, #6648	@ 0x19f8
 8004706:	fb02 f303 	mul.w	r3, r2, r3
 800470a:	f503 53cf 	add.w	r3, r3, #6624	@ 0x19e0
 800470e:	3310      	adds	r3, #16
 8004710:	4a1b      	ldr	r2, [pc, #108]	@ (8004780 <gps_app_create+0x184>)
 8004712:	4413      	add	r3, r2
 8004714:	f107 010c 	add.w	r1, r7, #12
 8004718:	9301      	str	r3, [sp, #4]
 800471a:	2302      	movs	r3, #2
 800471c:	9300      	str	r3, [sp, #0]
 800471e:	4603      	mov	r3, r0
 8004720:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004724:	481c      	ldr	r0, [pc, #112]	@ (8004798 <gps_app_create+0x19c>)
 8004726:	f005 fb4e 	bl	8009dc6 <xTaskCreate>
 800472a:	61f8      	str	r0, [r7, #28]
  );

  if (ret != pdPASS) {
 800472c:	69fb      	ldr	r3, [r7, #28]
 800472e:	2b01      	cmp	r3, #1
 8004730:	d015      	beq.n	800475e <gps_app_create+0x162>
    LOG_ERR("GPS[%d]   ", id);
 8004732:	f7fd fa1f 	bl	8001b74 <HAL_GetTick>
 8004736:	4601      	mov	r1, r0
 8004738:	79fb      	ldrb	r3, [r7, #7]
 800473a:	4a0f      	ldr	r2, [pc, #60]	@ (8004778 <gps_app_create+0x17c>)
 800473c:	4817      	ldr	r0, [pc, #92]	@ (800479c <gps_app_create+0x1a0>)
 800473e:	f00b fc79 	bl	8010034 <iprintf>
    gps_instances[id].enabled = false;
 8004742:	79fb      	ldrb	r3, [r7, #7]
 8004744:	4a0e      	ldr	r2, [pc, #56]	@ (8004780 <gps_app_create+0x184>)
 8004746:	f641 11f8 	movw	r1, #6648	@ 0x19f8
 800474a:	fb01 f303 	mul.w	r3, r1, r3
 800474e:	4413      	add	r3, r2
 8004750:	f503 53cf 	add.w	r3, r3, #6624	@ 0x19e0
 8004754:	3316      	adds	r3, #22
 8004756:	2200      	movs	r2, #0
 8004758:	701a      	strb	r2, [r3, #0]
    return false;
 800475a:	2300      	movs	r3, #0
 800475c:	e008      	b.n	8004770 <gps_app_create+0x174>
  }

  LOG_INFO("GPS[%d]   ", id);
 800475e:	f7fd fa09 	bl	8001b74 <HAL_GetTick>
 8004762:	4601      	mov	r1, r0
 8004764:	79fb      	ldrb	r3, [r7, #7]
 8004766:	4a04      	ldr	r2, [pc, #16]	@ (8004778 <gps_app_create+0x17c>)
 8004768:	480d      	ldr	r0, [pc, #52]	@ (80047a0 <gps_app_create+0x1a4>)
 800476a:	f00b fc63 	bl	8010034 <iprintf>
  return true;
 800476e:	2301      	movs	r3, #1
}
 8004770:	4618      	mov	r0, r3
 8004772:	3728      	adds	r7, #40	@ 0x28
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}
 8004778:	08013824 	.word	0x08013824
 800477c:	08013ba8 	.word	0x08013ba8
 8004780:	20001fb8 	.word	0x20001fb8
 8004784:	08013bd4 	.word	0x08013bd4
 8004788:	08013c04 	.word	0x08013c04
 800478c:	08013c0c 	.word	0x08013c0c
 8004790:	08013c14 	.word	0x08013c14
 8004794:	08013c44 	.word	0x08013c44
 8004798:	080044c5 	.word	0x080044c5
 800479c:	08013c50 	.word	0x08013c50
 80047a0:	08013c88 	.word	0x08013c88

080047a4 <gps_app_start>:
}

/**
 * @brief GPS  
 */
void gps_app_start(void) {
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b082      	sub	sp, #8
 80047a8:	af00      	add	r7, sp, #0
  const board_config_t *config = board_get_config();
 80047aa:	f001 fd11 	bl	80061d0 <board_get_config>
 80047ae:	6038      	str	r0, [r7, #0]

  LOG_INFO("GPS  ");
 80047b0:	f7fd f9e0 	bl	8001b74 <HAL_GetTick>
 80047b4:	4603      	mov	r3, r0
 80047b6:	4a11      	ldr	r2, [pc, #68]	@ (80047fc <gps_app_start+0x58>)
 80047b8:	4619      	mov	r1, r3
 80047ba:	4811      	ldr	r0, [pc, #68]	@ (8004800 <gps_app_start+0x5c>)
 80047bc:	f00b fc3a 	bl	8010034 <iprintf>

  for (uint8_t i = 0; i < config->gps_cnt && i < GPS_ID_MAX; i++) {
 80047c0:	2300      	movs	r3, #0
 80047c2:	71fb      	strb	r3, [r7, #7]
 80047c4:	e006      	b.n	80047d4 <gps_app_start+0x30>
    gps_app_create((gps_id_t)i);
 80047c6:	79fb      	ldrb	r3, [r7, #7]
 80047c8:	4618      	mov	r0, r3
 80047ca:	f7ff ff17 	bl	80045fc <gps_app_create>
  for (uint8_t i = 0; i < config->gps_cnt && i < GPS_ID_MAX; i++) {
 80047ce:	79fb      	ldrb	r3, [r7, #7]
 80047d0:	3301      	adds	r3, #1
 80047d2:	71fb      	strb	r3, [r7, #7]
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	78db      	ldrb	r3, [r3, #3]
 80047d8:	79fa      	ldrb	r2, [r7, #7]
 80047da:	429a      	cmp	r2, r3
 80047dc:	d202      	bcs.n	80047e4 <gps_app_start+0x40>
 80047de:	79fb      	ldrb	r3, [r7, #7]
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	d9f0      	bls.n	80047c6 <gps_app_start+0x22>
  }

  LOG_INFO("GPS   ");
 80047e4:	f7fd f9c6 	bl	8001b74 <HAL_GetTick>
 80047e8:	4603      	mov	r3, r0
 80047ea:	4a04      	ldr	r2, [pc, #16]	@ (80047fc <gps_app_start+0x58>)
 80047ec:	4619      	mov	r1, r3
 80047ee:	4805      	ldr	r0, [pc, #20]	@ (8004804 <gps_app_start+0x60>)
 80047f0:	f00b fc20 	bl	8010034 <iprintf>
  //     } else {
  //       LOG_ERR("Base Auto-Fix  ");
  //     }
  //   }
  // }
}
 80047f4:	bf00      	nop
 80047f6:	3708      	adds	r7, #8
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}
 80047fc:	08013824 	.word	0x08013824
 8004800:	08013d34 	.word	0x08013d34
 8004804:	08013d50 	.word	0x08013d50

08004808 <__NVIC_GetPriorityGrouping>:
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) {
 8004808:	b480      	push	{r7}
 800480a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >>
 800480c:	4b04      	ldr	r3, [pc, #16]	@ (8004820 <__NVIC_GetPriorityGrouping+0x18>)
 800480e:	68db      	ldr	r3, [r3, #12]
 8004810:	0a1b      	lsrs	r3, r3, #8
 8004812:	f003 0307 	and.w	r3, r3, #7
}
 8004816:	4618      	mov	r0, r3
 8004818:	46bd      	mov	sp, r7
 800481a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481e:	4770      	bx	lr
 8004820:	e000ed00 	.word	0xe000ed00

08004824 <__NVIC_EnableIRQ>:
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) {
 8004824:	b480      	push	{r7}
 8004826:	b083      	sub	sp, #12
 8004828:	af00      	add	r7, sp, #0
 800482a:	4603      	mov	r3, r0
 800482c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0) {
 800482e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004832:	2b00      	cmp	r3, #0
 8004834:	db0b      	blt.n	800484e <__NVIC_EnableIRQ+0x2a>
        (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004836:	79fb      	ldrb	r3, [r7, #7]
 8004838:	f003 021f 	and.w	r2, r3, #31
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] =
 800483c:	4907      	ldr	r1, [pc, #28]	@ (800485c <__NVIC_EnableIRQ+0x38>)
 800483e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004842:	095b      	lsrs	r3, r3, #5
        (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004844:	2001      	movs	r0, #1
 8004846:	fa00 f202 	lsl.w	r2, r0, r2
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] =
 800484a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800484e:	bf00      	nop
 8004850:	370c      	adds	r7, #12
 8004852:	46bd      	mov	sp, r7
 8004854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004858:	4770      	bx	lr
 800485a:	bf00      	nop
 800485c:	e000e100 	.word	0xe000e100

08004860 <__NVIC_SetPriority>:
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) {
 8004860:	b480      	push	{r7}
 8004862:	b083      	sub	sp, #12
 8004864:	af00      	add	r7, sp, #0
 8004866:	4603      	mov	r3, r0
 8004868:	6039      	str	r1, [r7, #0]
 800486a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0) {
 800486c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004870:	2b00      	cmp	r3, #0
 8004872:	db0a      	blt.n	800488a <__NVIC_SetPriority+0x2a>
        (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	b2da      	uxtb	r2, r3
    NVIC->IP[((uint32_t)IRQn)] =
 8004878:	490c      	ldr	r1, [pc, #48]	@ (80048ac <__NVIC_SetPriority+0x4c>)
 800487a:	f997 3007 	ldrsb.w	r3, [r7, #7]
        (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800487e:	0112      	lsls	r2, r2, #4
 8004880:	b2d2      	uxtb	r2, r2
    NVIC->IP[((uint32_t)IRQn)] =
 8004882:	440b      	add	r3, r1
 8004884:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004888:	e00a      	b.n	80048a0 <__NVIC_SetPriority+0x40>
        (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	b2da      	uxtb	r2, r3
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL) - 4UL] =
 800488e:	4908      	ldr	r1, [pc, #32]	@ (80048b0 <__NVIC_SetPriority+0x50>)
 8004890:	79fb      	ldrb	r3, [r7, #7]
 8004892:	f003 030f 	and.w	r3, r3, #15
 8004896:	3b04      	subs	r3, #4
        (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004898:	0112      	lsls	r2, r2, #4
 800489a:	b2d2      	uxtb	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL) - 4UL] =
 800489c:	440b      	add	r3, r1
 800489e:	761a      	strb	r2, [r3, #24]
}
 80048a0:	bf00      	nop
 80048a2:	370c      	adds	r7, #12
 80048a4:	46bd      	mov	sp, r7
 80048a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048aa:	4770      	bx	lr
 80048ac:	e000e100 	.word	0xe000e100
 80048b0:	e000ed00 	.word	0xe000ed00

080048b4 <NVIC_EncodePriority>:
                                             uint32_t SubPriority) {
 80048b4:	b480      	push	{r7}
 80048b6:	b089      	sub	sp, #36	@ 0x24
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	60f8      	str	r0, [r7, #12]
 80048bc:	60b9      	str	r1, [r7, #8]
 80048be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp =
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f003 0307 	and.w	r3, r3, #7
 80048c6:	61fb      	str	r3, [r7, #28]
      ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS))
 80048c8:	69fb      	ldr	r3, [r7, #28]
 80048ca:	f1c3 0307 	rsb	r3, r3, #7
  PreemptPriorityBits =
 80048ce:	2b04      	cmp	r3, #4
 80048d0:	bf28      	it	cs
 80048d2:	2304      	movcs	r3, #4
 80048d4:	61bb      	str	r3, [r7, #24]
      ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL)
 80048d6:	69fb      	ldr	r3, [r7, #28]
 80048d8:	3304      	adds	r3, #4
          : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80048da:	2b06      	cmp	r3, #6
 80048dc:	d902      	bls.n	80048e4 <NVIC_EncodePriority+0x30>
 80048de:	69fb      	ldr	r3, [r7, #28]
 80048e0:	3b03      	subs	r3, #3
 80048e2:	e000      	b.n	80048e6 <NVIC_EncodePriority+0x32>
 80048e4:	2300      	movs	r3, #0
  SubPriorityBits =
 80048e6:	617b      	str	r3, [r7, #20]
  return (((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL))
 80048e8:	f04f 32ff 	mov.w	r2, #4294967295
 80048ec:	69bb      	ldr	r3, [r7, #24]
 80048ee:	fa02 f303 	lsl.w	r3, r2, r3
 80048f2:	43da      	mvns	r2, r3
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	401a      	ands	r2, r3
           << SubPriorityBits) |
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	409a      	lsls	r2, r3
          ((SubPriority & (uint32_t)((1UL << (SubPriorityBits)) - 1UL))));
 80048fc:	f04f 31ff 	mov.w	r1, #4294967295
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	fa01 f303 	lsl.w	r3, r1, r3
 8004906:	43d9      	mvns	r1, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	400b      	ands	r3, r1
           << SubPriorityBits) |
 800490c:	4313      	orrs	r3, r2
}
 800490e:	4618      	mov	r0, r3
 8004910:	3724      	adds	r7, #36	@ 0x24
 8004912:	46bd      	mov	sp, r7
 8004914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004918:	4770      	bx	lr
	...

0800491c <LL_AHB1_GRP1_EnableClock>:
 *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHSULPI (*)
 *
 *         (*) value not defined in all devices.
 * @retval None
 */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs) {
 800491c:	b480      	push	{r7}
 800491e:	b085      	sub	sp, #20
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8004924:	4b08      	ldr	r3, [pc, #32]	@ (8004948 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8004926:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004928:	4907      	ldr	r1, [pc, #28]	@ (8004948 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	4313      	orrs	r3, r2
 800492e:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8004930:	4b05      	ldr	r3, [pc, #20]	@ (8004948 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8004932:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	4013      	ands	r3, r2
 8004938:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800493a:	68fb      	ldr	r3, [r7, #12]
}
 800493c:	bf00      	nop
 800493e:	3714      	adds	r7, #20
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr
 8004948:	40023800 	.word	0x40023800

0800494c <LL_APB1_GRP1_EnableClock>:
 *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*)
 *
 *         (*) value not defined in all devices.
 * @retval None
 */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs) {
 800494c:	b480      	push	{r7}
 800494e:	b085      	sub	sp, #20
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8004954:	4b08      	ldr	r3, [pc, #32]	@ (8004978 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004956:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004958:	4907      	ldr	r1, [pc, #28]	@ (8004978 <LL_APB1_GRP1_EnableClock+0x2c>)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	4313      	orrs	r3, r2
 800495e:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8004960:	4b05      	ldr	r3, [pc, #20]	@ (8004978 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004962:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	4013      	ands	r3, r2
 8004968:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800496a:	68fb      	ldr	r3, [r7, #12]
}
 800496c:	bf00      	nop
 800496e:	3714      	adds	r7, #20
 8004970:	46bd      	mov	sp, r7
 8004972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004976:	4770      	bx	lr
 8004978:	40023800 	.word	0x40023800

0800497c <LL_DMA_EnableStream>:
__STATIC_INLINE void LL_DMA_EnableStream(DMA_TypeDef *DMAx, uint32_t Stream) {
 800497c:	b480      	push	{r7}
 800497e:	b083      	sub	sp, #12
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
 8004984:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx +
 8004986:	4a0c      	ldr	r2, [pc, #48]	@ (80049b8 <LL_DMA_EnableStream+0x3c>)
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	4413      	add	r3, r2
 800498c:	781b      	ldrb	r3, [r3, #0]
 800498e:	461a      	mov	r2, r3
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	4413      	add	r3, r2
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4908      	ldr	r1, [pc, #32]	@ (80049b8 <LL_DMA_EnableStream+0x3c>)
 8004998:	683a      	ldr	r2, [r7, #0]
 800499a:	440a      	add	r2, r1
 800499c:	7812      	ldrb	r2, [r2, #0]
 800499e:	4611      	mov	r1, r2
 80049a0:	687a      	ldr	r2, [r7, #4]
 80049a2:	440a      	add	r2, r1
 80049a4:	f043 0301 	orr.w	r3, r3, #1
 80049a8:	6013      	str	r3, [r2, #0]
}
 80049aa:	bf00      	nop
 80049ac:	370c      	adds	r7, #12
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr
 80049b6:	bf00      	nop
 80049b8:	08015e64 	.word	0x08015e64

080049bc <LL_DMA_SetDataTransferDirection>:
                                                     uint32_t Direction) {
 80049bc:	b480      	push	{r7}
 80049be:	b085      	sub	sp, #20
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	60f8      	str	r0, [r7, #12]
 80049c4:	60b9      	str	r1, [r7, #8]
 80049c6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx +
 80049c8:	4a0d      	ldr	r2, [pc, #52]	@ (8004a00 <LL_DMA_SetDataTransferDirection+0x44>)
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	4413      	add	r3, r2
 80049ce:	781b      	ldrb	r3, [r3, #0]
 80049d0:	461a      	mov	r2, r3
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	4413      	add	r3, r2
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80049dc:	4908      	ldr	r1, [pc, #32]	@ (8004a00 <LL_DMA_SetDataTransferDirection+0x44>)
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	440b      	add	r3, r1
 80049e2:	781b      	ldrb	r3, [r3, #0]
 80049e4:	4619      	mov	r1, r3
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	440b      	add	r3, r1
 80049ea:	4619      	mov	r1, r3
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	4313      	orrs	r3, r2
 80049f0:	600b      	str	r3, [r1, #0]
}
 80049f2:	bf00      	nop
 80049f4:	3714      	adds	r7, #20
 80049f6:	46bd      	mov	sp, r7
 80049f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fc:	4770      	bx	lr
 80049fe:	bf00      	nop
 8004a00:	08015e64 	.word	0x08015e64

08004a04 <LL_DMA_SetMode>:
                                    uint32_t Mode) {
 8004a04:	b480      	push	{r7}
 8004a06:	b085      	sub	sp, #20
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	60f8      	str	r0, [r7, #12]
 8004a0c:	60b9      	str	r1, [r7, #8]
 8004a0e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx +
 8004a10:	4a0d      	ldr	r2, [pc, #52]	@ (8004a48 <LL_DMA_SetMode+0x44>)
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	4413      	add	r3, r2
 8004a16:	781b      	ldrb	r3, [r3, #0]
 8004a18:	461a      	mov	r2, r3
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	4413      	add	r3, r2
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f423 7290 	bic.w	r2, r3, #288	@ 0x120
 8004a24:	4908      	ldr	r1, [pc, #32]	@ (8004a48 <LL_DMA_SetMode+0x44>)
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	440b      	add	r3, r1
 8004a2a:	781b      	ldrb	r3, [r3, #0]
 8004a2c:	4619      	mov	r1, r3
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	440b      	add	r3, r1
 8004a32:	4619      	mov	r1, r3
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	4313      	orrs	r3, r2
 8004a38:	600b      	str	r3, [r1, #0]
}
 8004a3a:	bf00      	nop
 8004a3c:	3714      	adds	r7, #20
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr
 8004a46:	bf00      	nop
 8004a48:	08015e64 	.word	0x08015e64

08004a4c <LL_DMA_SetPeriphIncMode>:
                                             uint32_t IncrementMode) {
 8004a4c:	b480      	push	{r7}
 8004a4e:	b085      	sub	sp, #20
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	60f8      	str	r0, [r7, #12]
 8004a54:	60b9      	str	r1, [r7, #8]
 8004a56:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx +
 8004a58:	4a0d      	ldr	r2, [pc, #52]	@ (8004a90 <LL_DMA_SetPeriphIncMode+0x44>)
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	4413      	add	r3, r2
 8004a5e:	781b      	ldrb	r3, [r3, #0]
 8004a60:	461a      	mov	r2, r3
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	4413      	add	r3, r2
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004a6c:	4908      	ldr	r1, [pc, #32]	@ (8004a90 <LL_DMA_SetPeriphIncMode+0x44>)
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	440b      	add	r3, r1
 8004a72:	781b      	ldrb	r3, [r3, #0]
 8004a74:	4619      	mov	r1, r3
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	440b      	add	r3, r1
 8004a7a:	4619      	mov	r1, r3
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	600b      	str	r3, [r1, #0]
}
 8004a82:	bf00      	nop
 8004a84:	3714      	adds	r7, #20
 8004a86:	46bd      	mov	sp, r7
 8004a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8c:	4770      	bx	lr
 8004a8e:	bf00      	nop
 8004a90:	08015e64 	.word	0x08015e64

08004a94 <LL_DMA_SetMemoryIncMode>:
                                             uint32_t IncrementMode) {
 8004a94:	b480      	push	{r7}
 8004a96:	b085      	sub	sp, #20
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	60f8      	str	r0, [r7, #12]
 8004a9c:	60b9      	str	r1, [r7, #8]
 8004a9e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx +
 8004aa0:	4a0d      	ldr	r2, [pc, #52]	@ (8004ad8 <LL_DMA_SetMemoryIncMode+0x44>)
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	4413      	add	r3, r2
 8004aa6:	781b      	ldrb	r3, [r3, #0]
 8004aa8:	461a      	mov	r2, r3
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	4413      	add	r3, r2
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004ab4:	4908      	ldr	r1, [pc, #32]	@ (8004ad8 <LL_DMA_SetMemoryIncMode+0x44>)
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	440b      	add	r3, r1
 8004aba:	781b      	ldrb	r3, [r3, #0]
 8004abc:	4619      	mov	r1, r3
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	440b      	add	r3, r1
 8004ac2:	4619      	mov	r1, r3
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	600b      	str	r3, [r1, #0]
}
 8004aca:	bf00      	nop
 8004acc:	3714      	adds	r7, #20
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad4:	4770      	bx	lr
 8004ad6:	bf00      	nop
 8004ad8:	08015e64 	.word	0x08015e64

08004adc <LL_DMA_SetPeriphSize>:
                                          uint32_t Size) {
 8004adc:	b480      	push	{r7}
 8004ade:	b085      	sub	sp, #20
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	60f8      	str	r0, [r7, #12]
 8004ae4:	60b9      	str	r1, [r7, #8]
 8004ae6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx +
 8004ae8:	4a0d      	ldr	r2, [pc, #52]	@ (8004b20 <LL_DMA_SetPeriphSize+0x44>)
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	4413      	add	r3, r2
 8004aee:	781b      	ldrb	r3, [r3, #0]
 8004af0:	461a      	mov	r2, r3
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	4413      	add	r3, r2
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8004afc:	4908      	ldr	r1, [pc, #32]	@ (8004b20 <LL_DMA_SetPeriphSize+0x44>)
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	440b      	add	r3, r1
 8004b02:	781b      	ldrb	r3, [r3, #0]
 8004b04:	4619      	mov	r1, r3
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	440b      	add	r3, r1
 8004b0a:	4619      	mov	r1, r3
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	600b      	str	r3, [r1, #0]
}
 8004b12:	bf00      	nop
 8004b14:	3714      	adds	r7, #20
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr
 8004b1e:	bf00      	nop
 8004b20:	08015e64 	.word	0x08015e64

08004b24 <LL_DMA_SetMemorySize>:
                                          uint32_t Size) {
 8004b24:	b480      	push	{r7}
 8004b26:	b085      	sub	sp, #20
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	60f8      	str	r0, [r7, #12]
 8004b2c:	60b9      	str	r1, [r7, #8]
 8004b2e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx +
 8004b30:	4a0d      	ldr	r2, [pc, #52]	@ (8004b68 <LL_DMA_SetMemorySize+0x44>)
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	4413      	add	r3, r2
 8004b36:	781b      	ldrb	r3, [r3, #0]
 8004b38:	461a      	mov	r2, r3
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	4413      	add	r3, r2
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f423 42c0 	bic.w	r2, r3, #24576	@ 0x6000
 8004b44:	4908      	ldr	r1, [pc, #32]	@ (8004b68 <LL_DMA_SetMemorySize+0x44>)
 8004b46:	68bb      	ldr	r3, [r7, #8]
 8004b48:	440b      	add	r3, r1
 8004b4a:	781b      	ldrb	r3, [r3, #0]
 8004b4c:	4619      	mov	r1, r3
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	440b      	add	r3, r1
 8004b52:	4619      	mov	r1, r3
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	4313      	orrs	r3, r2
 8004b58:	600b      	str	r3, [r1, #0]
}
 8004b5a:	bf00      	nop
 8004b5c:	3714      	adds	r7, #20
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr
 8004b66:	bf00      	nop
 8004b68:	08015e64 	.word	0x08015e64

08004b6c <LL_DMA_SetStreamPriorityLevel>:
                                                   uint32_t Priority) {
 8004b6c:	b480      	push	{r7}
 8004b6e:	b085      	sub	sp, #20
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	60f8      	str	r0, [r7, #12]
 8004b74:	60b9      	str	r1, [r7, #8]
 8004b76:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx +
 8004b78:	4a0d      	ldr	r2, [pc, #52]	@ (8004bb0 <LL_DMA_SetStreamPriorityLevel+0x44>)
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	4413      	add	r3, r2
 8004b7e:	781b      	ldrb	r3, [r3, #0]
 8004b80:	461a      	mov	r2, r3
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	4413      	add	r3, r2
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004b8c:	4908      	ldr	r1, [pc, #32]	@ (8004bb0 <LL_DMA_SetStreamPriorityLevel+0x44>)
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	440b      	add	r3, r1
 8004b92:	781b      	ldrb	r3, [r3, #0]
 8004b94:	4619      	mov	r1, r3
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	440b      	add	r3, r1
 8004b9a:	4619      	mov	r1, r3
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	600b      	str	r3, [r1, #0]
}
 8004ba2:	bf00      	nop
 8004ba4:	3714      	adds	r7, #20
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr
 8004bae:	bf00      	nop
 8004bb0:	08015e64 	.word	0x08015e64

08004bb4 <LL_DMA_SetDataLength>:
                                          uint32_t NbData) {
 8004bb4:	b480      	push	{r7}
 8004bb6:	b085      	sub	sp, #20
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	60f8      	str	r0, [r7, #12]
 8004bbc:	60b9      	str	r1, [r7, #8]
 8004bbe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx +
 8004bc0:	4a0d      	ldr	r2, [pc, #52]	@ (8004bf8 <LL_DMA_SetDataLength+0x44>)
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	4413      	add	r3, r2
 8004bc6:	781b      	ldrb	r3, [r3, #0]
 8004bc8:	461a      	mov	r2, r3
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	4413      	add	r3, r2
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	0c1b      	lsrs	r3, r3, #16
 8004bd2:	041b      	lsls	r3, r3, #16
 8004bd4:	4908      	ldr	r1, [pc, #32]	@ (8004bf8 <LL_DMA_SetDataLength+0x44>)
 8004bd6:	68ba      	ldr	r2, [r7, #8]
 8004bd8:	440a      	add	r2, r1
 8004bda:	7812      	ldrb	r2, [r2, #0]
 8004bdc:	4611      	mov	r1, r2
 8004bde:	68fa      	ldr	r2, [r7, #12]
 8004be0:	440a      	add	r2, r1
 8004be2:	4611      	mov	r1, r2
 8004be4:	687a      	ldr	r2, [r7, #4]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	604b      	str	r3, [r1, #4]
}
 8004bea:	bf00      	nop
 8004bec:	3714      	adds	r7, #20
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf4:	4770      	bx	lr
 8004bf6:	bf00      	nop
 8004bf8:	08015e64 	.word	0x08015e64

08004bfc <LL_DMA_GetDataLength>:
                                              uint32_t Stream) {
 8004bfc:	b480      	push	{r7}
 8004bfe:	b083      	sub	sp, #12
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Stream_TypeDef *)((
 8004c06:	4a07      	ldr	r2, [pc, #28]	@ (8004c24 <LL_DMA_GetDataLength+0x28>)
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	4413      	add	r3, r2
 8004c0c:	781b      	ldrb	r3, [r3, #0]
 8004c0e:	461a      	mov	r2, r3
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	4413      	add	r3, r2
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	b29b      	uxth	r3, r3
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	370c      	adds	r7, #12
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c22:	4770      	bx	lr
 8004c24:	08015e64 	.word	0x08015e64

08004c28 <LL_DMA_SetChannelSelection>:
                                                uint32_t Channel) {
 8004c28:	b480      	push	{r7}
 8004c2a:	b085      	sub	sp, #20
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	60f8      	str	r0, [r7, #12]
 8004c30:	60b9      	str	r1, [r7, #8]
 8004c32:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx +
 8004c34:	4a0d      	ldr	r2, [pc, #52]	@ (8004c6c <LL_DMA_SetChannelSelection+0x44>)
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	4413      	add	r3, r2
 8004c3a:	781b      	ldrb	r3, [r3, #0]
 8004c3c:	461a      	mov	r2, r3
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	4413      	add	r3, r2
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8004c48:	4908      	ldr	r1, [pc, #32]	@ (8004c6c <LL_DMA_SetChannelSelection+0x44>)
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	440b      	add	r3, r1
 8004c4e:	781b      	ldrb	r3, [r3, #0]
 8004c50:	4619      	mov	r1, r3
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	440b      	add	r3, r1
 8004c56:	4619      	mov	r1, r3
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	600b      	str	r3, [r1, #0]
}
 8004c5e:	bf00      	nop
 8004c60:	3714      	adds	r7, #20
 8004c62:	46bd      	mov	sp, r7
 8004c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c68:	4770      	bx	lr
 8004c6a:	bf00      	nop
 8004c6c:	08015e64 	.word	0x08015e64

08004c70 <LL_DMA_DisableFifoMode>:
                                            uint32_t Stream) {
 8004c70:	b480      	push	{r7}
 8004c72:	b083      	sub	sp, #12
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
 8004c78:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx +
 8004c7a:	4a0c      	ldr	r2, [pc, #48]	@ (8004cac <LL_DMA_DisableFifoMode+0x3c>)
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	4413      	add	r3, r2
 8004c80:	781b      	ldrb	r3, [r3, #0]
 8004c82:	461a      	mov	r2, r3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	4413      	add	r3, r2
 8004c88:	695b      	ldr	r3, [r3, #20]
 8004c8a:	4908      	ldr	r1, [pc, #32]	@ (8004cac <LL_DMA_DisableFifoMode+0x3c>)
 8004c8c:	683a      	ldr	r2, [r7, #0]
 8004c8e:	440a      	add	r2, r1
 8004c90:	7812      	ldrb	r2, [r2, #0]
 8004c92:	4611      	mov	r1, r2
 8004c94:	687a      	ldr	r2, [r7, #4]
 8004c96:	440a      	add	r2, r1
 8004c98:	f023 0304 	bic.w	r3, r3, #4
 8004c9c:	6153      	str	r3, [r2, #20]
}
 8004c9e:	bf00      	nop
 8004ca0:	370c      	adds	r7, #12
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca8:	4770      	bx	lr
 8004caa:	bf00      	nop
 8004cac:	08015e64 	.word	0x08015e64

08004cb0 <LL_DMA_SetMemoryAddress>:
                                             uint32_t MemoryAddress) {
 8004cb0:	b480      	push	{r7}
 8004cb2:	b085      	sub	sp, #20
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	60f8      	str	r0, [r7, #12]
 8004cb8:	60b9      	str	r1, [r7, #8]
 8004cba:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx +
 8004cbc:	4a07      	ldr	r2, [pc, #28]	@ (8004cdc <LL_DMA_SetMemoryAddress+0x2c>)
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	4413      	add	r3, r2
 8004cc2:	781b      	ldrb	r3, [r3, #0]
 8004cc4:	461a      	mov	r2, r3
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	4413      	add	r3, r2
 8004cca:	461a      	mov	r2, r3
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	60d3      	str	r3, [r2, #12]
}
 8004cd0:	bf00      	nop
 8004cd2:	3714      	adds	r7, #20
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cda:	4770      	bx	lr
 8004cdc:	08015e64 	.word	0x08015e64

08004ce0 <LL_DMA_SetPeriphAddress>:
                                             uint32_t PeriphAddress) {
 8004ce0:	b480      	push	{r7}
 8004ce2:	b085      	sub	sp, #20
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	60f8      	str	r0, [r7, #12]
 8004ce8:	60b9      	str	r1, [r7, #8]
 8004cea:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx +
 8004cec:	4a07      	ldr	r2, [pc, #28]	@ (8004d0c <LL_DMA_SetPeriphAddress+0x2c>)
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	4413      	add	r3, r2
 8004cf2:	781b      	ldrb	r3, [r3, #0]
 8004cf4:	461a      	mov	r2, r3
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	4413      	add	r3, r2
 8004cfa:	461a      	mov	r2, r3
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6093      	str	r3, [r2, #8]
}
 8004d00:	bf00      	nop
 8004d02:	3714      	adds	r7, #20
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr
 8004d0c:	08015e64 	.word	0x08015e64

08004d10 <LL_DMA_IsActiveFlag_HT5>:
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5(DMA_TypeDef *DMAx) {
 8004d10:	b480      	push	{r7}
 8004d12:	b083      	sub	sp, #12
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR, DMA_HISR_HTIF5) == (DMA_HISR_HTIF5));
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	685b      	ldr	r3, [r3, #4]
 8004d1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d24:	bf0c      	ite	eq
 8004d26:	2301      	moveq	r3, #1
 8004d28:	2300      	movne	r3, #0
 8004d2a:	b2db      	uxtb	r3, r3
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	370c      	adds	r7, #12
 8004d30:	46bd      	mov	sp, r7
 8004d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d36:	4770      	bx	lr

08004d38 <LL_DMA_IsActiveFlag_TC5>:
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(DMA_TypeDef *DMAx) {
 8004d38:	b480      	push	{r7}
 8004d3a:	b083      	sub	sp, #12
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR, DMA_HISR_TCIF5) == (DMA_HISR_TCIF5));
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d4c:	bf0c      	ite	eq
 8004d4e:	2301      	moveq	r3, #1
 8004d50:	2300      	movne	r3, #0
 8004d52:	b2db      	uxtb	r3, r3
}
 8004d54:	4618      	mov	r0, r3
 8004d56:	370c      	adds	r7, #12
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5e:	4770      	bx	lr

08004d60 <LL_DMA_IsActiveFlag_TE5>:
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(DMA_TypeDef *DMAx) {
 8004d60:	b480      	push	{r7}
 8004d62:	b083      	sub	sp, #12
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR, DMA_HISR_TEIF5) == (DMA_HISR_TEIF5));
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d74:	bf0c      	ite	eq
 8004d76:	2301      	moveq	r3, #1
 8004d78:	2300      	movne	r3, #0
 8004d7a:	b2db      	uxtb	r3, r3
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	370c      	adds	r7, #12
 8004d80:	46bd      	mov	sp, r7
 8004d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d86:	4770      	bx	lr

08004d88 <LL_DMA_IsActiveFlag_DME5>:
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME5(DMA_TypeDef *DMAx) {
 8004d88:	b480      	push	{r7}
 8004d8a:	b083      	sub	sp, #12
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR, DMA_HISR_DMEIF5) == (DMA_HISR_DMEIF5));
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d9c:	bf0c      	ite	eq
 8004d9e:	2301      	moveq	r3, #1
 8004da0:	2300      	movne	r3, #0
 8004da2:	b2db      	uxtb	r3, r3
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	370c      	adds	r7, #12
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr

08004db0 <LL_DMA_IsActiveFlag_FE5>:
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE5(DMA_TypeDef *DMAx) {
 8004db0:	b480      	push	{r7}
 8004db2:	b083      	sub	sp, #12
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR, DMA_HISR_FEIF5) == (DMA_HISR_FEIF5));
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dc0:	2b40      	cmp	r3, #64	@ 0x40
 8004dc2:	bf0c      	ite	eq
 8004dc4:	2301      	moveq	r3, #1
 8004dc6:	2300      	movne	r3, #0
 8004dc8:	b2db      	uxtb	r3, r3
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	370c      	adds	r7, #12
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd4:	4770      	bx	lr

08004dd6 <LL_DMA_ClearFlag_HT5>:
__STATIC_INLINE void LL_DMA_ClearFlag_HT5(DMA_TypeDef *DMAx) {
 8004dd6:	b480      	push	{r7}
 8004dd8:	b083      	sub	sp, #12
 8004dda:	af00      	add	r7, sp, #0
 8004ddc:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CHTIF5);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004de4:	60da      	str	r2, [r3, #12]
}
 8004de6:	bf00      	nop
 8004de8:	370c      	adds	r7, #12
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr

08004df2 <LL_DMA_ClearFlag_TC5>:
__STATIC_INLINE void LL_DMA_ClearFlag_TC5(DMA_TypeDef *DMAx) {
 8004df2:	b480      	push	{r7}
 8004df4:	b083      	sub	sp, #12
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CTCIF5);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004e00:	60da      	str	r2, [r3, #12]
}
 8004e02:	bf00      	nop
 8004e04:	370c      	adds	r7, #12
 8004e06:	46bd      	mov	sp, r7
 8004e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0c:	4770      	bx	lr

08004e0e <LL_DMA_ClearFlag_TE5>:
__STATIC_INLINE void LL_DMA_ClearFlag_TE5(DMA_TypeDef *DMAx) {
 8004e0e:	b480      	push	{r7}
 8004e10:	b083      	sub	sp, #12
 8004e12:	af00      	add	r7, sp, #0
 8004e14:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CTEIF5);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004e1c:	60da      	str	r2, [r3, #12]
}
 8004e1e:	bf00      	nop
 8004e20:	370c      	adds	r7, #12
 8004e22:	46bd      	mov	sp, r7
 8004e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e28:	4770      	bx	lr

08004e2a <LL_DMA_ClearFlag_DME5>:
__STATIC_INLINE void LL_DMA_ClearFlag_DME5(DMA_TypeDef *DMAx) {
 8004e2a:	b480      	push	{r7}
 8004e2c:	b083      	sub	sp, #12
 8004e2e:	af00      	add	r7, sp, #0
 8004e30:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CDMEIF5);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004e38:	60da      	str	r2, [r3, #12]
}
 8004e3a:	bf00      	nop
 8004e3c:	370c      	adds	r7, #12
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr

08004e46 <LL_DMA_ClearFlag_FE5>:
 * @brief Clear Stream 5 FIFO error flag.
 * @rmtoll HIFCR  CFEIF5    LL_DMA_ClearFlag_FE5
 * @param  DMAx DMAx Instance
 * @retval None
 */
__STATIC_INLINE void LL_DMA_ClearFlag_FE5(DMA_TypeDef *DMAx) {
 8004e46:	b480      	push	{r7}
 8004e48:	b083      	sub	sp, #12
 8004e4a:	af00      	add	r7, sp, #0
 8004e4c:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR, DMA_HIFCR_CFEIF5);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2240      	movs	r2, #64	@ 0x40
 8004e52:	60da      	str	r2, [r3, #12]
}
 8004e54:	bf00      	nop
 8004e56:	370c      	adds	r7, #12
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr

08004e60 <LL_DMA_EnableIT_HT>:
 *         @arg @ref LL_DMA_STREAM_5
 *         @arg @ref LL_DMA_STREAM_6
 *         @arg @ref LL_DMA_STREAM_7
 * @retval None
 */
__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Stream) {
 8004e60:	b480      	push	{r7}
 8004e62:	b083      	sub	sp, #12
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
 8004e68:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx +
 8004e6a:	4a0c      	ldr	r2, [pc, #48]	@ (8004e9c <LL_DMA_EnableIT_HT+0x3c>)
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	4413      	add	r3, r2
 8004e70:	781b      	ldrb	r3, [r3, #0]
 8004e72:	461a      	mov	r2, r3
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	4413      	add	r3, r2
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4908      	ldr	r1, [pc, #32]	@ (8004e9c <LL_DMA_EnableIT_HT+0x3c>)
 8004e7c:	683a      	ldr	r2, [r7, #0]
 8004e7e:	440a      	add	r2, r1
 8004e80:	7812      	ldrb	r2, [r2, #0]
 8004e82:	4611      	mov	r1, r2
 8004e84:	687a      	ldr	r2, [r7, #4]
 8004e86:	440a      	add	r2, r1
 8004e88:	f043 0308 	orr.w	r3, r3, #8
 8004e8c:	6013      	str	r3, [r2, #0]
                                             STREAM_OFFSET_TAB[Stream])))
              ->CR,
          DMA_SxCR_HTIE);
}
 8004e8e:	bf00      	nop
 8004e90:	370c      	adds	r7, #12
 8004e92:	46bd      	mov	sp, r7
 8004e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e98:	4770      	bx	lr
 8004e9a:	bf00      	nop
 8004e9c:	08015e64 	.word	0x08015e64

08004ea0 <LL_DMA_EnableIT_TE>:
 *         @arg @ref LL_DMA_STREAM_5
 *         @arg @ref LL_DMA_STREAM_6
 *         @arg @ref LL_DMA_STREAM_7
 * @retval None
 */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Stream) {
 8004ea0:	b480      	push	{r7}
 8004ea2:	b083      	sub	sp, #12
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
 8004ea8:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx +
 8004eaa:	4a0c      	ldr	r2, [pc, #48]	@ (8004edc <LL_DMA_EnableIT_TE+0x3c>)
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	4413      	add	r3, r2
 8004eb0:	781b      	ldrb	r3, [r3, #0]
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	4413      	add	r3, r2
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4908      	ldr	r1, [pc, #32]	@ (8004edc <LL_DMA_EnableIT_TE+0x3c>)
 8004ebc:	683a      	ldr	r2, [r7, #0]
 8004ebe:	440a      	add	r2, r1
 8004ec0:	7812      	ldrb	r2, [r2, #0]
 8004ec2:	4611      	mov	r1, r2
 8004ec4:	687a      	ldr	r2, [r7, #4]
 8004ec6:	440a      	add	r2, r1
 8004ec8:	f043 0304 	orr.w	r3, r3, #4
 8004ecc:	6013      	str	r3, [r2, #0]
                                             STREAM_OFFSET_TAB[Stream])))
              ->CR,
          DMA_SxCR_TEIE);
}
 8004ece:	bf00      	nop
 8004ed0:	370c      	adds	r7, #12
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr
 8004eda:	bf00      	nop
 8004edc:	08015e64 	.word	0x08015e64

08004ee0 <LL_DMA_EnableIT_TC>:
 *         @arg @ref LL_DMA_STREAM_5
 *         @arg @ref LL_DMA_STREAM_6
 *         @arg @ref LL_DMA_STREAM_7
 * @retval None
 */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Stream) {
 8004ee0:	b480      	push	{r7}
 8004ee2:	b083      	sub	sp, #12
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
 8004ee8:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx +
 8004eea:	4a0c      	ldr	r2, [pc, #48]	@ (8004f1c <LL_DMA_EnableIT_TC+0x3c>)
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	4413      	add	r3, r2
 8004ef0:	781b      	ldrb	r3, [r3, #0]
 8004ef2:	461a      	mov	r2, r3
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	4413      	add	r3, r2
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4908      	ldr	r1, [pc, #32]	@ (8004f1c <LL_DMA_EnableIT_TC+0x3c>)
 8004efc:	683a      	ldr	r2, [r7, #0]
 8004efe:	440a      	add	r2, r1
 8004f00:	7812      	ldrb	r2, [r2, #0]
 8004f02:	4611      	mov	r1, r2
 8004f04:	687a      	ldr	r2, [r7, #4]
 8004f06:	440a      	add	r2, r1
 8004f08:	f043 0310 	orr.w	r3, r3, #16
 8004f0c:	6013      	str	r3, [r2, #0]
                                             STREAM_OFFSET_TAB[Stream])))
              ->CR,
          DMA_SxCR_TCIE);
}
 8004f0e:	bf00      	nop
 8004f10:	370c      	adds	r7, #12
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr
 8004f1a:	bf00      	nop
 8004f1c:	08015e64 	.word	0x08015e64

08004f20 <LL_DMA_EnableIT_DME>:
 *         @arg @ref LL_DMA_STREAM_5
 *         @arg @ref LL_DMA_STREAM_6
 *         @arg @ref LL_DMA_STREAM_7
 * @retval None
 */
__STATIC_INLINE void LL_DMA_EnableIT_DME(DMA_TypeDef *DMAx, uint32_t Stream) {
 8004f20:	b480      	push	{r7}
 8004f22:	b083      	sub	sp, #12
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
 8004f28:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx +
 8004f2a:	4a0c      	ldr	r2, [pc, #48]	@ (8004f5c <LL_DMA_EnableIT_DME+0x3c>)
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	4413      	add	r3, r2
 8004f30:	781b      	ldrb	r3, [r3, #0]
 8004f32:	461a      	mov	r2, r3
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	4413      	add	r3, r2
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4908      	ldr	r1, [pc, #32]	@ (8004f5c <LL_DMA_EnableIT_DME+0x3c>)
 8004f3c:	683a      	ldr	r2, [r7, #0]
 8004f3e:	440a      	add	r2, r1
 8004f40:	7812      	ldrb	r2, [r2, #0]
 8004f42:	4611      	mov	r1, r2
 8004f44:	687a      	ldr	r2, [r7, #4]
 8004f46:	440a      	add	r2, r1
 8004f48:	f043 0302 	orr.w	r3, r3, #2
 8004f4c:	6013      	str	r3, [r2, #0]
                                             STREAM_OFFSET_TAB[Stream])))
              ->CR,
          DMA_SxCR_DMEIE);
}
 8004f4e:	bf00      	nop
 8004f50:	370c      	adds	r7, #12
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr
 8004f5a:	bf00      	nop
 8004f5c:	08015e64 	.word	0x08015e64

08004f60 <LL_DMA_EnableIT_FE>:
 *         @arg @ref LL_DMA_STREAM_5
 *         @arg @ref LL_DMA_STREAM_6
 *         @arg @ref LL_DMA_STREAM_7
 * @retval None
 */
__STATIC_INLINE void LL_DMA_EnableIT_FE(DMA_TypeDef *DMAx, uint32_t Stream) {
 8004f60:	b480      	push	{r7}
 8004f62:	b083      	sub	sp, #12
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
 8004f68:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx +
 8004f6a:	4a0c      	ldr	r2, [pc, #48]	@ (8004f9c <LL_DMA_EnableIT_FE+0x3c>)
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	4413      	add	r3, r2
 8004f70:	781b      	ldrb	r3, [r3, #0]
 8004f72:	461a      	mov	r2, r3
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	4413      	add	r3, r2
 8004f78:	695b      	ldr	r3, [r3, #20]
 8004f7a:	4908      	ldr	r1, [pc, #32]	@ (8004f9c <LL_DMA_EnableIT_FE+0x3c>)
 8004f7c:	683a      	ldr	r2, [r7, #0]
 8004f7e:	440a      	add	r2, r1
 8004f80:	7812      	ldrb	r2, [r2, #0]
 8004f82:	4611      	mov	r1, r2
 8004f84:	687a      	ldr	r2, [r7, #4]
 8004f86:	440a      	add	r2, r1
 8004f88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f8c:	6153      	str	r3, [r2, #20]
                                             STREAM_OFFSET_TAB[Stream])))
              ->FCR,
          DMA_SxFCR_FEIE);
}
 8004f8e:	bf00      	nop
 8004f90:	370c      	adds	r7, #12
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr
 8004f9a:	bf00      	nop
 8004f9c:	08015e64 	.word	0x08015e64

08004fa0 <LL_USART_Enable>:
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx) {
 8004fa0:	b480      	push	{r7}
 8004fa2:	b083      	sub	sp, #12
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	60da      	str	r2, [r3, #12]
}
 8004fb4:	bf00      	nop
 8004fb6:	370c      	adds	r7, #12
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr

08004fc0 <LL_USART_ConfigAsyncMode>:
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx) {
 8004fc0:	b480      	push	{r7}
 8004fc2:	b083      	sub	sp, #12
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	691b      	ldr	r3, [r3, #16]
 8004fcc:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	695b      	ldr	r3, [r3, #20]
 8004fd8:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	615a      	str	r2, [r3, #20]
}
 8004fe0:	bf00      	nop
 8004fe2:	370c      	adds	r7, #12
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr

08004fec <LL_USART_IsActiveFlag_PE>:
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_PE(const USART_TypeDef *USARTx) {
 8004fec:	b480      	push	{r7}
 8004fee:	b083      	sub	sp, #12
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_PE) == (USART_SR_PE));
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f003 0301 	and.w	r3, r3, #1
 8004ffc:	2b01      	cmp	r3, #1
 8004ffe:	bf0c      	ite	eq
 8005000:	2301      	moveq	r3, #1
 8005002:	2300      	movne	r3, #0
 8005004:	b2db      	uxtb	r3, r3
}
 8005006:	4618      	mov	r0, r3
 8005008:	370c      	adds	r7, #12
 800500a:	46bd      	mov	sp, r7
 800500c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005010:	4770      	bx	lr

08005012 <LL_USART_IsActiveFlag_FE>:
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_FE(const USART_TypeDef *USARTx) {
 8005012:	b480      	push	{r7}
 8005014:	b083      	sub	sp, #12
 8005016:	af00      	add	r7, sp, #0
 8005018:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_FE) == (USART_SR_FE));
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f003 0302 	and.w	r3, r3, #2
 8005022:	2b02      	cmp	r3, #2
 8005024:	bf0c      	ite	eq
 8005026:	2301      	moveq	r3, #1
 8005028:	2300      	movne	r3, #0
 800502a:	b2db      	uxtb	r3, r3
}
 800502c:	4618      	mov	r0, r3
 800502e:	370c      	adds	r7, #12
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr

08005038 <LL_USART_IsActiveFlag_NE>:
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_NE(const USART_TypeDef *USARTx) {
 8005038:	b480      	push	{r7}
 800503a:	b083      	sub	sp, #12
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_NE) == (USART_SR_NE));
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 0304 	and.w	r3, r3, #4
 8005048:	2b04      	cmp	r3, #4
 800504a:	bf0c      	ite	eq
 800504c:	2301      	moveq	r3, #1
 800504e:	2300      	movne	r3, #0
 8005050:	b2db      	uxtb	r3, r3
}
 8005052:	4618      	mov	r0, r3
 8005054:	370c      	adds	r7, #12
 8005056:	46bd      	mov	sp, r7
 8005058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505c:	4770      	bx	lr

0800505e <LL_USART_IsActiveFlag_ORE>:
LL_USART_IsActiveFlag_ORE(const USART_TypeDef *USARTx) {
 800505e:	b480      	push	{r7}
 8005060:	b083      	sub	sp, #12
 8005062:	af00      	add	r7, sp, #0
 8005064:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f003 0308 	and.w	r3, r3, #8
 800506e:	2b08      	cmp	r3, #8
 8005070:	bf0c      	ite	eq
 8005072:	2301      	moveq	r3, #1
 8005074:	2300      	movne	r3, #0
 8005076:	b2db      	uxtb	r3, r3
}
 8005078:	4618      	mov	r0, r3
 800507a:	370c      	adds	r7, #12
 800507c:	46bd      	mov	sp, r7
 800507e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005082:	4770      	bx	lr

08005084 <LL_USART_IsActiveFlag_IDLE>:
LL_USART_IsActiveFlag_IDLE(const USART_TypeDef *USARTx) {
 8005084:	b480      	push	{r7}
 8005086:	b083      	sub	sp, #12
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_IDLE) == (USART_SR_IDLE));
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f003 0310 	and.w	r3, r3, #16
 8005094:	2b10      	cmp	r3, #16
 8005096:	bf0c      	ite	eq
 8005098:	2301      	moveq	r3, #1
 800509a:	2300      	movne	r3, #0
 800509c:	b2db      	uxtb	r3, r3
}
 800509e:	4618      	mov	r0, r3
 80050a0:	370c      	adds	r7, #12
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr

080050aa <LL_USART_IsActiveFlag_TC>:
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx) {
 80050aa:	b480      	push	{r7}
 80050ac:	b083      	sub	sp, #12
 80050ae:	af00      	add	r7, sp, #0
 80050b0:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050ba:	2b40      	cmp	r3, #64	@ 0x40
 80050bc:	bf0c      	ite	eq
 80050be:	2301      	moveq	r3, #1
 80050c0:	2300      	movne	r3, #0
 80050c2:	b2db      	uxtb	r3, r3
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	370c      	adds	r7, #12
 80050c8:	46bd      	mov	sp, r7
 80050ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ce:	4770      	bx	lr

080050d0 <LL_USART_IsActiveFlag_TXE>:
LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx) {
 80050d0:	b480      	push	{r7}
 80050d2:	b083      	sub	sp, #12
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050e0:	2b80      	cmp	r3, #128	@ 0x80
 80050e2:	bf0c      	ite	eq
 80050e4:	2301      	moveq	r3, #1
 80050e6:	2300      	movne	r3, #0
 80050e8:	b2db      	uxtb	r3, r3
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	370c      	adds	r7, #12
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr

080050f6 <LL_USART_ClearFlag_PE>:
__STATIC_INLINE void LL_USART_ClearFlag_PE(USART_TypeDef *USARTx) {
 80050f6:	b480      	push	{r7}
 80050f8:	b085      	sub	sp, #20
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	6078      	str	r0, [r7, #4]
  tmpreg = USARTx->SR;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005104:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800510c:	68fb      	ldr	r3, [r7, #12]
}
 800510e:	bf00      	nop
 8005110:	3714      	adds	r7, #20
 8005112:	46bd      	mov	sp, r7
 8005114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005118:	4770      	bx	lr

0800511a <LL_USART_ClearFlag_FE>:
__STATIC_INLINE void LL_USART_ClearFlag_FE(USART_TypeDef *USARTx) {
 800511a:	b480      	push	{r7}
 800511c:	b085      	sub	sp, #20
 800511e:	af00      	add	r7, sp, #0
 8005120:	6078      	str	r0, [r7, #4]
  tmpreg = USARTx->SR;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005128:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005130:	68fb      	ldr	r3, [r7, #12]
}
 8005132:	bf00      	nop
 8005134:	3714      	adds	r7, #20
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr

0800513e <LL_USART_ClearFlag_NE>:
__STATIC_INLINE void LL_USART_ClearFlag_NE(USART_TypeDef *USARTx) {
 800513e:	b480      	push	{r7}
 8005140:	b085      	sub	sp, #20
 8005142:	af00      	add	r7, sp, #0
 8005144:	6078      	str	r0, [r7, #4]
  tmpreg = USARTx->SR;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800514c:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005154:	68fb      	ldr	r3, [r7, #12]
}
 8005156:	bf00      	nop
 8005158:	3714      	adds	r7, #20
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr

08005162 <LL_USART_ClearFlag_ORE>:
__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx) {
 8005162:	b480      	push	{r7}
 8005164:	b085      	sub	sp, #20
 8005166:	af00      	add	r7, sp, #0
 8005168:	6078      	str	r0, [r7, #4]
  tmpreg = USARTx->SR;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005170:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005178:	68fb      	ldr	r3, [r7, #12]
}
 800517a:	bf00      	nop
 800517c:	3714      	adds	r7, #20
 800517e:	46bd      	mov	sp, r7
 8005180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005184:	4770      	bx	lr

08005186 <LL_USART_ClearFlag_IDLE>:
__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx) {
 8005186:	b480      	push	{r7}
 8005188:	b085      	sub	sp, #20
 800518a:	af00      	add	r7, sp, #0
 800518c:	6078      	str	r0, [r7, #4]
  tmpreg = USARTx->SR;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005194:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800519c:	68fb      	ldr	r3, [r7, #12]
}
 800519e:	bf00      	nop
 80051a0:	3714      	adds	r7, #20
 80051a2:	46bd      	mov	sp, r7
 80051a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a8:	4770      	bx	lr

080051aa <LL_USART_EnableIT_IDLE>:
 * @brief  Enable IDLE Interrupt
 * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
 * @param  USARTx USART Instance
 * @retval None
 */
__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx) {
 80051aa:	b480      	push	{r7}
 80051ac:	b089      	sub	sp, #36	@ 0x24
 80051ae:	af00      	add	r7, sp, #0
 80051b0:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	330c      	adds	r3, #12
 80051b6:	60fb      	str	r3, [r7, #12]
  __ASM volatile("ldrex %0, %1" : "=r"(result) : "Q"(*addr));
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	e853 3f00 	ldrex	r3, [r3]
 80051be:	60bb      	str	r3, [r7, #8]
  return (result);
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	f043 0310 	orr.w	r3, r3, #16
 80051c6:	61fb      	str	r3, [r7, #28]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	330c      	adds	r3, #12
 80051cc:	69fa      	ldr	r2, [r7, #28]
 80051ce:	61ba      	str	r2, [r7, #24]
 80051d0:	617b      	str	r3, [r7, #20]
  __ASM volatile("strex %0, %2, %1" : "=&r"(result), "=Q"(*addr) : "r"(value));
 80051d2:	6979      	ldr	r1, [r7, #20]
 80051d4:	69ba      	ldr	r2, [r7, #24]
 80051d6:	e841 2300 	strex	r3, r2, [r1]
 80051da:	613b      	str	r3, [r7, #16]
  return (result);
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d1e7      	bne.n	80051b2 <LL_USART_EnableIT_IDLE+0x8>
}
 80051e2:	bf00      	nop
 80051e4:	bf00      	nop
 80051e6:	3724      	adds	r7, #36	@ 0x24
 80051e8:	46bd      	mov	sp, r7
 80051ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ee:	4770      	bx	lr

080051f0 <LL_USART_EnableIT_PE>:
 * @brief  Enable Parity Error Interrupt
 * @rmtoll CR1          PEIE          LL_USART_EnableIT_PE
 * @param  USARTx USART Instance
 * @retval None
 */
__STATIC_INLINE void LL_USART_EnableIT_PE(USART_TypeDef *USARTx) {
 80051f0:	b480      	push	{r7}
 80051f2:	b089      	sub	sp, #36	@ 0x24
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_PEIE);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	330c      	adds	r3, #12
 80051fc:	60fb      	str	r3, [r7, #12]
  __ASM volatile("ldrex %0, %1" : "=r"(result) : "Q"(*addr));
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	e853 3f00 	ldrex	r3, [r3]
 8005204:	60bb      	str	r3, [r7, #8]
  return (result);
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800520c:	61fb      	str	r3, [r7, #28]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	330c      	adds	r3, #12
 8005212:	69fa      	ldr	r2, [r7, #28]
 8005214:	61ba      	str	r2, [r7, #24]
 8005216:	617b      	str	r3, [r7, #20]
  __ASM volatile("strex %0, %2, %1" : "=&r"(result), "=Q"(*addr) : "r"(value));
 8005218:	6979      	ldr	r1, [r7, #20]
 800521a:	69ba      	ldr	r2, [r7, #24]
 800521c:	e841 2300 	strex	r3, r2, [r1]
 8005220:	613b      	str	r3, [r7, #16]
  return (result);
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d1e7      	bne.n	80051f8 <LL_USART_EnableIT_PE+0x8>
}
 8005228:	bf00      	nop
 800522a:	bf00      	nop
 800522c:	3724      	adds	r7, #36	@ 0x24
 800522e:	46bd      	mov	sp, r7
 8005230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005234:	4770      	bx	lr

08005236 <LL_USART_EnableIT_ERROR>:
 * generated when FE=1 or ORE=1 or NF=1 in the USARTx_SR register.
 * @rmtoll CR3          EIE           LL_USART_EnableIT_ERROR
 * @param  USARTx USART Instance
 * @retval None
 */
__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx) {
 8005236:	b480      	push	{r7}
 8005238:	b089      	sub	sp, #36	@ 0x24
 800523a:	af00      	add	r7, sp, #0
 800523c:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	3314      	adds	r3, #20
 8005242:	60fb      	str	r3, [r7, #12]
  __ASM volatile("ldrex %0, %1" : "=r"(result) : "Q"(*addr));
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	e853 3f00 	ldrex	r3, [r3]
 800524a:	60bb      	str	r3, [r7, #8]
  return (result);
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	f043 0301 	orr.w	r3, r3, #1
 8005252:	61fb      	str	r3, [r7, #28]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	3314      	adds	r3, #20
 8005258:	69fa      	ldr	r2, [r7, #28]
 800525a:	61ba      	str	r2, [r7, #24]
 800525c:	617b      	str	r3, [r7, #20]
  __ASM volatile("strex %0, %2, %1" : "=&r"(result), "=Q"(*addr) : "r"(value));
 800525e:	6979      	ldr	r1, [r7, #20]
 8005260:	69ba      	ldr	r2, [r7, #24]
 8005262:	e841 2300 	strex	r3, r2, [r1]
 8005266:	613b      	str	r3, [r7, #16]
  return (result);
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d1e7      	bne.n	800523e <LL_USART_EnableIT_ERROR+0x8>
}
 800526e:	bf00      	nop
 8005270:	bf00      	nop
 8005272:	3724      	adds	r7, #36	@ 0x24
 8005274:	46bd      	mov	sp, r7
 8005276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527a:	4770      	bx	lr

0800527c <LL_USART_EnableDMAReq_RX>:
 * @brief  Enable DMA Mode for reception
 * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
 * @param  USARTx USART Instance
 * @retval None
 */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx) {
 800527c:	b480      	push	{r7}
 800527e:	b089      	sub	sp, #36	@ 0x24
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	3314      	adds	r3, #20
 8005288:	60fb      	str	r3, [r7, #12]
  __ASM volatile("ldrex %0, %1" : "=r"(result) : "Q"(*addr));
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	e853 3f00 	ldrex	r3, [r3]
 8005290:	60bb      	str	r3, [r7, #8]
  return (result);
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005298:	61fb      	str	r3, [r7, #28]
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	3314      	adds	r3, #20
 800529e:	69fa      	ldr	r2, [r7, #28]
 80052a0:	61ba      	str	r2, [r7, #24]
 80052a2:	617b      	str	r3, [r7, #20]
  __ASM volatile("strex %0, %2, %1" : "=&r"(result), "=Q"(*addr) : "r"(value));
 80052a4:	6979      	ldr	r1, [r7, #20]
 80052a6:	69ba      	ldr	r2, [r7, #24]
 80052a8:	e841 2300 	strex	r3, r2, [r1]
 80052ac:	613b      	str	r3, [r7, #16]
  return (result);
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d1e7      	bne.n	8005284 <LL_USART_EnableDMAReq_RX+0x8>
}
 80052b4:	bf00      	nop
 80052b6:	bf00      	nop
 80052b8:	3724      	adds	r7, #36	@ 0x24
 80052ba:	46bd      	mov	sp, r7
 80052bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c0:	4770      	bx	lr

080052c2 <LL_USART_TransmitData8>:
 * @param  USARTx USART Instance
 * @param  Value between Min_Data=0x00 and Max_Data=0xFF
 * @retval None
 */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx,
                                            uint8_t Value) {
 80052c2:	b480      	push	{r7}
 80052c4:	b083      	sub	sp, #12
 80052c6:	af00      	add	r7, sp, #0
 80052c8:	6078      	str	r0, [r7, #4]
 80052ca:	460b      	mov	r3, r1
 80052cc:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 80052ce:	78fa      	ldrb	r2, [r7, #3]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	605a      	str	r2, [r3, #4]
}
 80052d4:	bf00      	nop
 80052d6:	370c      	adds	r7, #12
 80052d8:	46bd      	mov	sp, r7
 80052da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052de:	4770      	bx	lr

080052e0 <gps_dma_process_data>:
static char gps_rb_buffer[2048];
static gps_t *g_gps_instance = NULL;
static volatile size_t gps_dma_old_pos = 0;

static void gps_dma_process_data(void)
{
 80052e0:	b590      	push	{r4, r7, lr}
 80052e2:	b085      	sub	sp, #20
 80052e4:	af00      	add	r7, sp, #0
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80052e6:	2300      	movs	r3, #0
 80052e8:	60bb      	str	r3, [r7, #8]
  uint8_t dummy = 0;
 80052ea:	2300      	movs	r3, #0
 80052ec:	71fb      	strb	r3, [r7, #7]

  if (!g_gps_instance || !g_gps_instance->pkt_queue)
 80052ee:	4b36      	ldr	r3, [pc, #216]	@ (80053c8 <gps_dma_process_data+0xe8>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d064      	beq.n	80053c0 <gps_dma_process_data+0xe0>
 80052f6:	4b34      	ldr	r3, [pc, #208]	@ (80053c8 <gps_dma_process_data+0xe8>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d05f      	beq.n	80053c0 <gps_dma_process_data+0xe0>
    return;

  //  DMA  
  size_t pos = sizeof(gps_recv_buf) - LL_DMA_GetDataLength(DMA1, LL_DMA_STREAM_5);
 8005300:	2105      	movs	r1, #5
 8005302:	4832      	ldr	r0, [pc, #200]	@ (80053cc <gps_dma_process_data+0xec>)
 8005304:	f7ff fc7a 	bl	8004bfc <LL_DMA_GetDataLength>
 8005308:	4603      	mov	r3, r0
 800530a:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 800530e:	60fb      	str	r3, [r7, #12]

  if (pos != gps_dma_old_pos)
 8005310:	4b2f      	ldr	r3, [pc, #188]	@ (80053d0 <gps_dma_process_data+0xf0>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	68fa      	ldr	r2, [r7, #12]
 8005316:	429a      	cmp	r2, r3
 8005318:	d041      	beq.n	800539e <gps_dma_process_data+0xbe>
  {
    if (pos > gps_dma_old_pos)
 800531a:	4b2d      	ldr	r3, [pc, #180]	@ (80053d0 <gps_dma_process_data+0xf0>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	68fa      	ldr	r2, [r7, #12]
 8005320:	429a      	cmp	r2, r3
 8005322:	d90f      	bls.n	8005344 <gps_dma_process_data+0x64>
    {
      // : old_pos ~ pos
      ringbuffer_write(&g_gps_instance->rx_buf, &gps_recv_buf[gps_dma_old_pos], pos - gps_dma_old_pos);
 8005324:	4b28      	ldr	r3, [pc, #160]	@ (80053c8 <gps_dma_process_data+0xe8>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f103 0010 	add.w	r0, r3, #16
 800532c:	4b28      	ldr	r3, [pc, #160]	@ (80053d0 <gps_dma_process_data+0xf0>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a28      	ldr	r2, [pc, #160]	@ (80053d4 <gps_dma_process_data+0xf4>)
 8005332:	1899      	adds	r1, r3, r2
 8005334:	4b26      	ldr	r3, [pc, #152]	@ (80053d0 <gps_dma_process_data+0xf0>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	68fa      	ldr	r2, [r7, #12]
 800533a:	1ad3      	subs	r3, r2, r3
 800533c:	461a      	mov	r2, r3
 800533e:	f003 fa61 	bl	8008804 <ringbuffer_write>
 8005342:	e019      	b.n	8005378 <gps_dma_process_data+0x98>
    }
    else
    {
      // : old_pos ~ , 0 ~ pos
      ringbuffer_write(&g_gps_instance->rx_buf, &gps_recv_buf[gps_dma_old_pos], sizeof(gps_recv_buf) - gps_dma_old_pos);
 8005344:	4b20      	ldr	r3, [pc, #128]	@ (80053c8 <gps_dma_process_data+0xe8>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f103 0010 	add.w	r0, r3, #16
 800534c:	4b20      	ldr	r3, [pc, #128]	@ (80053d0 <gps_dma_process_data+0xf0>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4a20      	ldr	r2, [pc, #128]	@ (80053d4 <gps_dma_process_data+0xf4>)
 8005352:	1899      	adds	r1, r3, r2
 8005354:	4b1e      	ldr	r3, [pc, #120]	@ (80053d0 <gps_dma_process_data+0xf0>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 800535c:	461a      	mov	r2, r3
 800535e:	f003 fa51 	bl	8008804 <ringbuffer_write>
      if (pos > 0)
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d007      	beq.n	8005378 <gps_dma_process_data+0x98>
      {
        ringbuffer_write(&g_gps_instance->rx_buf, gps_recv_buf, pos);
 8005368:	4b17      	ldr	r3, [pc, #92]	@ (80053c8 <gps_dma_process_data+0xe8>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	3310      	adds	r3, #16
 800536e:	68fa      	ldr	r2, [r7, #12]
 8005370:	4918      	ldr	r1, [pc, #96]	@ (80053d4 <gps_dma_process_data+0xf4>)
 8005372:	4618      	mov	r0, r3
 8005374:	f003 fa46 	bl	8008804 <ringbuffer_write>
      }
    }

    gps_dma_old_pos = pos;
 8005378:	4a15      	ldr	r2, [pc, #84]	@ (80053d0 <gps_dma_process_data+0xf0>)
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6013      	str	r3, [r2, #0]
    g_gps_instance->parser_ctx.stats.last_rx_tick = xTaskGetTickCountFromISR();
 800537e:	4b12      	ldr	r3, [pc, #72]	@ (80053c8 <gps_dma_process_data+0xe8>)
 8005380:	681c      	ldr	r4, [r3, #0]
 8005382:	f005 f97f 	bl	800a684 <xTaskGetTickCountFromISR>
 8005386:	4603      	mov	r3, r0
 8005388:	f8c4 384c 	str.w	r3, [r4, #2124]	@ 0x84c
    xQueueSendFromISR(g_gps_instance->pkt_queue, &dummy, &xHigherPriorityTaskWoken);
 800538c:	4b0e      	ldr	r3, [pc, #56]	@ (80053c8 <gps_dma_process_data+0xe8>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	6898      	ldr	r0, [r3, #8]
 8005392:	f107 0208 	add.w	r2, r7, #8
 8005396:	1df9      	adds	r1, r7, #7
 8005398:	2300      	movs	r3, #0
 800539a:	f003 ff7f 	bl	800929c <xQueueGenericSendFromISR>
  }

  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d00a      	beq.n	80053ba <gps_dma_process_data+0xda>
 80053a4:	f008 fb0c 	bl	800d9c0 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
 80053a8:	4b0b      	ldr	r3, [pc, #44]	@ (80053d8 <gps_dma_process_data+0xf8>)
 80053aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053ae:	601a      	str	r2, [r3, #0]
 80053b0:	f3bf 8f4f 	dsb	sy
 80053b4:	f3bf 8f6f 	isb	sy
 80053b8:	e003      	b.n	80053c2 <gps_dma_process_data+0xe2>
 80053ba:	f008 fae5 	bl	800d988 <SEGGER_SYSVIEW_RecordExitISR>
 80053be:	e000      	b.n	80053c2 <gps_dma_process_data+0xe2>
    return;
 80053c0:	bf00      	nop
}
 80053c2:	3714      	adds	r7, #20
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd90      	pop	{r4, r7, pc}
 80053c8:	200063a8 	.word	0x200063a8
 80053cc:	40026000 	.word	0x40026000
 80053d0:	200063ac 	.word	0x200063ac
 80053d4:	200053a8 	.word	0x200053a8
 80053d8:	e000ed04 	.word	0xe000ed04

080053dc <gps_uart2_init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void gps_uart2_init(void)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b08e      	sub	sp, #56	@ 0x38
 80053e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_Init 0 */
  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80053e2:	f107 031c 	add.w	r3, r7, #28
 80053e6:	2200      	movs	r2, #0
 80053e8:	601a      	str	r2, [r3, #0]
 80053ea:	605a      	str	r2, [r3, #4]
 80053ec:	609a      	str	r2, [r3, #8]
 80053ee:	60da      	str	r2, [r3, #12]
 80053f0:	611a      	str	r2, [r3, #16]
 80053f2:	615a      	str	r2, [r3, #20]
 80053f4:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053f6:	1d3b      	adds	r3, r7, #4
 80053f8:	2200      	movs	r2, #0
 80053fa:	601a      	str	r2, [r3, #0]
 80053fc:	605a      	str	r2, [r3, #4]
 80053fe:	609a      	str	r2, [r3, #8]
 8005400:	60da      	str	r2, [r3, #12]
 8005402:	611a      	str	r2, [r3, #16]
 8005404:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8005406:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800540a:	f7ff fa9f 	bl	800494c <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800540e:	2001      	movs	r0, #1
 8005410:	f7ff fa84 	bl	800491c <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2 | LL_GPIO_PIN_3;
 8005414:	230c      	movs	r3, #12
 8005416:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005418:	2302      	movs	r3, #2
 800541a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800541c:	2303      	movs	r3, #3
 800541e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005420:	2300      	movs	r3, #0
 8005422:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005424:	2300      	movs	r3, #0
 8005426:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8005428:	2307      	movs	r3, #7
 800542a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800542c:	1d3b      	adds	r3, r7, #4
 800542e:	4619      	mov	r1, r3
 8005430:	482e      	ldr	r0, [pc, #184]	@ (80054ec <gps_uart2_init+0x110>)
 8005432:	f7fd ffce 	bl	80033d2 <LL_GPIO_Init>

  /* USART2 DMA Init */

  /* USART2_RX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_5, LL_DMA_CHANNEL_4);
 8005436:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800543a:	2105      	movs	r1, #5
 800543c:	482c      	ldr	r0, [pc, #176]	@ (80054f0 <gps_uart2_init+0x114>)
 800543e:	f7ff fbf3 	bl	8004c28 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_5,
 8005442:	2200      	movs	r2, #0
 8005444:	2105      	movs	r1, #5
 8005446:	482a      	ldr	r0, [pc, #168]	@ (80054f0 <gps_uart2_init+0x114>)
 8005448:	f7ff fab8 	bl	80049bc <LL_DMA_SetDataTransferDirection>
                                  LL_DMA_DIRECTION_PERIPH_TO_MEMORY);

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_5, LL_DMA_PRIORITY_LOW);
 800544c:	2200      	movs	r2, #0
 800544e:	2105      	movs	r1, #5
 8005450:	4827      	ldr	r0, [pc, #156]	@ (80054f0 <gps_uart2_init+0x114>)
 8005452:	f7ff fb8b 	bl	8004b6c <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_5, LL_DMA_MODE_CIRCULAR);
 8005456:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800545a:	2105      	movs	r1, #5
 800545c:	4824      	ldr	r0, [pc, #144]	@ (80054f0 <gps_uart2_init+0x114>)
 800545e:	f7ff fad1 	bl	8004a04 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_5, LL_DMA_PERIPH_NOINCREMENT);
 8005462:	2200      	movs	r2, #0
 8005464:	2105      	movs	r1, #5
 8005466:	4822      	ldr	r0, [pc, #136]	@ (80054f0 <gps_uart2_init+0x114>)
 8005468:	f7ff faf0 	bl	8004a4c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_5, LL_DMA_MEMORY_INCREMENT);
 800546c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005470:	2105      	movs	r1, #5
 8005472:	481f      	ldr	r0, [pc, #124]	@ (80054f0 <gps_uart2_init+0x114>)
 8005474:	f7ff fb0e 	bl	8004a94 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_5, LL_DMA_PDATAALIGN_BYTE);
 8005478:	2200      	movs	r2, #0
 800547a:	2105      	movs	r1, #5
 800547c:	481c      	ldr	r0, [pc, #112]	@ (80054f0 <gps_uart2_init+0x114>)
 800547e:	f7ff fb2d 	bl	8004adc <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_5, LL_DMA_MDATAALIGN_BYTE);
 8005482:	2200      	movs	r2, #0
 8005484:	2105      	movs	r1, #5
 8005486:	481a      	ldr	r0, [pc, #104]	@ (80054f0 <gps_uart2_init+0x114>)
 8005488:	f7ff fb4c 	bl	8004b24 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_5);
 800548c:	2105      	movs	r1, #5
 800548e:	4818      	ldr	r0, [pc, #96]	@ (80054f0 <gps_uart2_init+0x114>)
 8005490:	f7ff fbee 	bl	8004c70 <LL_DMA_DisableFifoMode>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn,
 8005494:	f7ff f9b8 	bl	8004808 <__NVIC_GetPriorityGrouping>
 8005498:	4603      	mov	r3, r0
 800549a:	2200      	movs	r2, #0
 800549c:	2105      	movs	r1, #5
 800549e:	4618      	mov	r0, r3
 80054a0:	f7ff fa08 	bl	80048b4 <NVIC_EncodePriority>
 80054a4:	4603      	mov	r3, r0
 80054a6:	4619      	mov	r1, r3
 80054a8:	2026      	movs	r0, #38	@ 0x26
 80054aa:	f7ff f9d9 	bl	8004860 <__NVIC_SetPriority>
                   NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 5, 0));
  NVIC_EnableIRQ(USART2_IRQn);
 80054ae:	2026      	movs	r0, #38	@ 0x26
 80054b0:	f7ff f9b8 	bl	8004824 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 80054b4:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80054b8:	61fb      	str	r3, [r7, #28]

  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80054ba:	2300      	movs	r3, #0
 80054bc:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80054be:	2300      	movs	r3, #0
 80054c0:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80054c2:	2300      	movs	r3, #0
 80054c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80054c6:	230c      	movs	r3, #12
 80054c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80054ca:	2300      	movs	r3, #0
 80054cc:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80054ce:	2300      	movs	r3, #0
 80054d0:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 80054d2:	f107 031c 	add.w	r3, r7, #28
 80054d6:	4619      	mov	r1, r3
 80054d8:	4806      	ldr	r0, [pc, #24]	@ (80054f4 <gps_uart2_init+0x118>)
 80054da:	f7fe fb9d 	bl	8003c18 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 80054de:	4805      	ldr	r0, [pc, #20]	@ (80054f4 <gps_uart2_init+0x118>)
 80054e0:	f7ff fd6e 	bl	8004fc0 <LL_USART_ConfigAsyncMode>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */
}
 80054e4:	bf00      	nop
 80054e6:	3738      	adds	r7, #56	@ 0x38
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}
 80054ec:	40020000 	.word	0x40020000
 80054f0:	40026000 	.word	0x40026000
 80054f4:	40004400 	.word	0x40004400

080054f8 <gps_uart2_dma_init>:

/**
 * Enable DMA controller clock
 */
static void gps_uart2_dma_init(void)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b082      	sub	sp, #8
 80054fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80054fe:	2300      	movs	r3, #0
 8005500:	607b      	str	r3, [r7, #4]
 8005502:	4b10      	ldr	r3, [pc, #64]	@ (8005544 <gps_uart2_dma_init+0x4c>)
 8005504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005506:	4a0f      	ldr	r2, [pc, #60]	@ (8005544 <gps_uart2_dma_init+0x4c>)
 8005508:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800550c:	6313      	str	r3, [r2, #48]	@ 0x30
 800550e:	4b0d      	ldr	r3, [pc, #52]	@ (8005544 <gps_uart2_dma_init+0x4c>)
 8005510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005512:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005516:	607b      	str	r3, [r7, #4]
 8005518:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream5_IRQn,
 800551a:	f7ff f975 	bl	8004808 <__NVIC_GetPriorityGrouping>
 800551e:	4603      	mov	r3, r0
 8005520:	2200      	movs	r2, #0
 8005522:	2105      	movs	r1, #5
 8005524:	4618      	mov	r0, r3
 8005526:	f7ff f9c5 	bl	80048b4 <NVIC_EncodePriority>
 800552a:	4603      	mov	r3, r0
 800552c:	4619      	mov	r1, r3
 800552e:	2010      	movs	r0, #16
 8005530:	f7ff f996 	bl	8004860 <__NVIC_SetPriority>
                   NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 5, 0));
  NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8005534:	2010      	movs	r0, #16
 8005536:	f7ff f975 	bl	8004824 <__NVIC_EnableIRQ>
}
 800553a:	bf00      	nop
 800553c:	3708      	adds	r7, #8
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}
 8005542:	bf00      	nop
 8005544:	40023800 	.word	0x40023800

08005548 <gps_rtk_uart2_init>:
/**
 * @brief GPS  
 *
 */
int gps_rtk_uart2_init(void)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	af00      	add	r7, sp, #0
  gps_uart2_dma_init();
 800554c:	f7ff ffd4 	bl	80054f8 <gps_uart2_dma_init>
  gps_uart2_init();
 8005550:	f7ff ff44 	bl	80053dc <gps_uart2_init>

  return 0;
 8005554:	2300      	movs	r3, #0
}
 8005556:	4618      	mov	r0, r3
 8005558:	bd80      	pop	{r7, pc}
	...

0800555c <gps_uart2_comm_start>:
/**
 * @brief GPS  
 *
 */
void gps_uart2_comm_start(void)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	af00      	add	r7, sp, #0
  LL_DMA_SetPeriphAddress(DMA1, LL_DMA_STREAM_5, (uint32_t)&USART2->DR);
 8005560:	4a1c      	ldr	r2, [pc, #112]	@ (80055d4 <gps_uart2_comm_start+0x78>)
 8005562:	2105      	movs	r1, #5
 8005564:	481c      	ldr	r0, [pc, #112]	@ (80055d8 <gps_uart2_comm_start+0x7c>)
 8005566:	f7ff fbbb 	bl	8004ce0 <LL_DMA_SetPeriphAddress>
  LL_DMA_SetMemoryAddress(DMA1, LL_DMA_STREAM_5,
 800556a:	4b1c      	ldr	r3, [pc, #112]	@ (80055dc <gps_uart2_comm_start+0x80>)
 800556c:	461a      	mov	r2, r3
 800556e:	2105      	movs	r1, #5
 8005570:	4819      	ldr	r0, [pc, #100]	@ (80055d8 <gps_uart2_comm_start+0x7c>)
 8005572:	f7ff fb9d 	bl	8004cb0 <LL_DMA_SetMemoryAddress>
                          (uint32_t)&gps_recv_buf);
  LL_DMA_SetDataLength(DMA1, LL_DMA_STREAM_5,
 8005576:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800557a:	2105      	movs	r1, #5
 800557c:	4816      	ldr	r0, [pc, #88]	@ (80055d8 <gps_uart2_comm_start+0x7c>)
 800557e:	f7ff fb19 	bl	8004bb4 <LL_DMA_SetDataLength>
                       sizeof(gps_recv_buf));
  LL_DMA_EnableIT_HT(DMA1, LL_DMA_STREAM_5);
 8005582:	2105      	movs	r1, #5
 8005584:	4814      	ldr	r0, [pc, #80]	@ (80055d8 <gps_uart2_comm_start+0x7c>)
 8005586:	f7ff fc6b 	bl	8004e60 <LL_DMA_EnableIT_HT>
  LL_DMA_EnableIT_TC(DMA1, LL_DMA_STREAM_5);
 800558a:	2105      	movs	r1, #5
 800558c:	4812      	ldr	r0, [pc, #72]	@ (80055d8 <gps_uart2_comm_start+0x7c>)
 800558e:	f7ff fca7 	bl	8004ee0 <LL_DMA_EnableIT_TC>
  LL_DMA_EnableIT_TE(DMA1, LL_DMA_STREAM_5);
 8005592:	2105      	movs	r1, #5
 8005594:	4810      	ldr	r0, [pc, #64]	@ (80055d8 <gps_uart2_comm_start+0x7c>)
 8005596:	f7ff fc83 	bl	8004ea0 <LL_DMA_EnableIT_TE>
  LL_DMA_EnableIT_FE(DMA1, LL_DMA_STREAM_5);
 800559a:	2105      	movs	r1, #5
 800559c:	480e      	ldr	r0, [pc, #56]	@ (80055d8 <gps_uart2_comm_start+0x7c>)
 800559e:	f7ff fcdf 	bl	8004f60 <LL_DMA_EnableIT_FE>
  LL_DMA_EnableIT_DME(DMA1, LL_DMA_STREAM_5);
 80055a2:	2105      	movs	r1, #5
 80055a4:	480c      	ldr	r0, [pc, #48]	@ (80055d8 <gps_uart2_comm_start+0x7c>)
 80055a6:	f7ff fcbb 	bl	8004f20 <LL_DMA_EnableIT_DME>

  LL_USART_EnableIT_IDLE(USART2);
 80055aa:	480d      	ldr	r0, [pc, #52]	@ (80055e0 <gps_uart2_comm_start+0x84>)
 80055ac:	f7ff fdfd 	bl	80051aa <LL_USART_EnableIT_IDLE>
  LL_USART_EnableIT_PE(USART2);
 80055b0:	480b      	ldr	r0, [pc, #44]	@ (80055e0 <gps_uart2_comm_start+0x84>)
 80055b2:	f7ff fe1d 	bl	80051f0 <LL_USART_EnableIT_PE>
  LL_USART_EnableIT_ERROR(USART2);
 80055b6:	480a      	ldr	r0, [pc, #40]	@ (80055e0 <gps_uart2_comm_start+0x84>)
 80055b8:	f7ff fe3d 	bl	8005236 <LL_USART_EnableIT_ERROR>
  LL_USART_EnableDMAReq_RX(USART2);
 80055bc:	4808      	ldr	r0, [pc, #32]	@ (80055e0 <gps_uart2_comm_start+0x84>)
 80055be:	f7ff fe5d 	bl	800527c <LL_USART_EnableDMAReq_RX>

  LL_DMA_EnableStream(DMA1, LL_DMA_STREAM_5);
 80055c2:	2105      	movs	r1, #5
 80055c4:	4804      	ldr	r0, [pc, #16]	@ (80055d8 <gps_uart2_comm_start+0x7c>)
 80055c6:	f7ff f9d9 	bl	800497c <LL_DMA_EnableStream>
  LL_USART_Enable(USART2);
 80055ca:	4805      	ldr	r0, [pc, #20]	@ (80055e0 <gps_uart2_comm_start+0x84>)
 80055cc:	f7ff fce8 	bl	8004fa0 <LL_USART_Enable>
}
 80055d0:	bf00      	nop
 80055d2:	bd80      	pop	{r7, pc}
 80055d4:	40004404 	.word	0x40004404
 80055d8:	40026000 	.word	0x40026000
 80055dc:	200053a8 	.word	0x200053a8
 80055e0:	40004400 	.word	0x40004400

080055e4 <gps_rtk_gpio_start>:
/**
 * @brief GPS GPIO  
 *
 */
void gps_rtk_gpio_start(void)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET); // RTK Reset pin
 80055e8:	2201      	movs	r2, #1
 80055ea:	2120      	movs	r1, #32
 80055ec:	4802      	ldr	r0, [pc, #8]	@ (80055f8 <gps_rtk_gpio_start+0x14>)
 80055ee:	f7fd f819 	bl	8002624 <HAL_GPIO_WritePin>
  //  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET); // RTK WAKEUP pin
}
 80055f2:	bf00      	nop
 80055f4:	bd80      	pop	{r7, pc}
 80055f6:	bf00      	nop
 80055f8:	40020000 	.word	0x40020000

080055fc <gps_rtk_reset>:

int gps_rtk_reset(void)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8005600:	2200      	movs	r2, #0
 8005602:	2120      	movs	r1, #32
 8005604:	4807      	ldr	r0, [pc, #28]	@ (8005624 <gps_rtk_reset+0x28>)
 8005606:	f7fd f80d 	bl	8002624 <HAL_GPIO_WritePin>
  HAL_Delay(500);
 800560a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800560e:	f7fc fabd 	bl	8001b8c <HAL_Delay>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8005612:	2201      	movs	r2, #1
 8005614:	2120      	movs	r1, #32
 8005616:	4803      	ldr	r0, [pc, #12]	@ (8005624 <gps_rtk_reset+0x28>)
 8005618:	f7fd f804 	bl	8002624 <HAL_GPIO_WritePin>

  return 0;
 800561c:	2300      	movs	r3, #0
}
 800561e:	4618      	mov	r0, r3
 8005620:	bd80      	pop	{r7, pc}
 8005622:	bf00      	nop
 8005624:	40020000 	.word	0x40020000

08005628 <gps_rtk_start>:
/**
 * @brief GPS enable
 *
 */
int gps_rtk_start(void)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	af00      	add	r7, sp, #0
  gps_uart2_comm_start();
 800562c:	f7ff ff96 	bl	800555c <gps_uart2_comm_start>
  gps_rtk_gpio_start();
 8005630:	f7ff ffd8 	bl	80055e4 <gps_rtk_gpio_start>

  return 0;
 8005634:	2300      	movs	r3, #0
}
 8005636:	4618      	mov	r0, r3
 8005638:	bd80      	pop	{r7, pc}
	...

0800563c <gps_uart2_send>:

int gps_uart2_send(const char *data, size_t len)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b084      	sub	sp, #16
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
 8005644:	6039      	str	r1, [r7, #0]
  for (int i = 0; i < len; i++)
 8005646:	2300      	movs	r3, #0
 8005648:	60fb      	str	r3, [r7, #12]
 800564a:	e011      	b.n	8005670 <gps_uart2_send+0x34>
  {
    while (!LL_USART_IsActiveFlag_TXE(USART2))
 800564c:	bf00      	nop
 800564e:	4810      	ldr	r0, [pc, #64]	@ (8005690 <gps_uart2_send+0x54>)
 8005650:	f7ff fd3e 	bl	80050d0 <LL_USART_IsActiveFlag_TXE>
 8005654:	4603      	mov	r3, r0
 8005656:	2b00      	cmp	r3, #0
 8005658:	d0f9      	beq.n	800564e <gps_uart2_send+0x12>
      ;
    LL_USART_TransmitData8(USART2, *(data + i));
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	687a      	ldr	r2, [r7, #4]
 800565e:	4413      	add	r3, r2
 8005660:	781b      	ldrb	r3, [r3, #0]
 8005662:	4619      	mov	r1, r3
 8005664:	480a      	ldr	r0, [pc, #40]	@ (8005690 <gps_uart2_send+0x54>)
 8005666:	f7ff fe2c 	bl	80052c2 <LL_USART_TransmitData8>
  for (int i = 0; i < len; i++)
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	3301      	adds	r3, #1
 800566e:	60fb      	str	r3, [r7, #12]
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	683a      	ldr	r2, [r7, #0]
 8005674:	429a      	cmp	r2, r3
 8005676:	d8e9      	bhi.n	800564c <gps_uart2_send+0x10>
  }

  while (!LL_USART_IsActiveFlag_TC(USART2))
 8005678:	bf00      	nop
 800567a:	4805      	ldr	r0, [pc, #20]	@ (8005690 <gps_uart2_send+0x54>)
 800567c:	f7ff fd15 	bl	80050aa <LL_USART_IsActiveFlag_TC>
 8005680:	4603      	mov	r3, r0
 8005682:	2b00      	cmp	r3, #0
 8005684:	d0f9      	beq.n	800567a <gps_uart2_send+0x3e>
    ;

  return 0;
 8005686:	2300      	movs	r3, #0
}
 8005688:	4618      	mov	r0, r3
 800568a:	3710      	adds	r7, #16
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}
 8005690:	40004400 	.word	0x40004400

08005694 <USART2_IRQHandler>:

/**
 * @brief This function handles USART2 global interrupt.
 */
void USART2_IRQHandler(void)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	af00      	add	r7, sp, #0
  if (LL_USART_IsActiveFlag_IDLE(USART2))
 8005698:	4818      	ldr	r0, [pc, #96]	@ (80056fc <USART2_IRQHandler+0x68>)
 800569a:	f7ff fcf3 	bl	8005084 <LL_USART_IsActiveFlag_IDLE>
 800569e:	4603      	mov	r3, r0
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d004      	beq.n	80056ae <USART2_IRQHandler+0x1a>
  {
    LL_USART_ClearFlag_IDLE(USART2);
 80056a4:	4815      	ldr	r0, [pc, #84]	@ (80056fc <USART2_IRQHandler+0x68>)
 80056a6:	f7ff fd6e 	bl	8005186 <LL_USART_ClearFlag_IDLE>
    gps_dma_process_data();
 80056aa:	f7ff fe19 	bl	80052e0 <gps_dma_process_data>
  }
  if (LL_USART_IsActiveFlag_PE(USART2))
 80056ae:	4813      	ldr	r0, [pc, #76]	@ (80056fc <USART2_IRQHandler+0x68>)
 80056b0:	f7ff fc9c 	bl	8004fec <LL_USART_IsActiveFlag_PE>
 80056b4:	4603      	mov	r3, r0
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d002      	beq.n	80056c0 <USART2_IRQHandler+0x2c>
  {
    LL_USART_ClearFlag_PE(USART2);
 80056ba:	4810      	ldr	r0, [pc, #64]	@ (80056fc <USART2_IRQHandler+0x68>)
 80056bc:	f7ff fd1b 	bl	80050f6 <LL_USART_ClearFlag_PE>
  }
  if (LL_USART_IsActiveFlag_FE(USART2))
 80056c0:	480e      	ldr	r0, [pc, #56]	@ (80056fc <USART2_IRQHandler+0x68>)
 80056c2:	f7ff fca6 	bl	8005012 <LL_USART_IsActiveFlag_FE>
 80056c6:	4603      	mov	r3, r0
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d002      	beq.n	80056d2 <USART2_IRQHandler+0x3e>
  {
    LL_USART_ClearFlag_FE(USART2);
 80056cc:	480b      	ldr	r0, [pc, #44]	@ (80056fc <USART2_IRQHandler+0x68>)
 80056ce:	f7ff fd24 	bl	800511a <LL_USART_ClearFlag_FE>
  }
  if (LL_USART_IsActiveFlag_ORE(USART2))
 80056d2:	480a      	ldr	r0, [pc, #40]	@ (80056fc <USART2_IRQHandler+0x68>)
 80056d4:	f7ff fcc3 	bl	800505e <LL_USART_IsActiveFlag_ORE>
 80056d8:	4603      	mov	r3, r0
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d002      	beq.n	80056e4 <USART2_IRQHandler+0x50>
  {
    LL_USART_ClearFlag_ORE(USART2);
 80056de:	4807      	ldr	r0, [pc, #28]	@ (80056fc <USART2_IRQHandler+0x68>)
 80056e0:	f7ff fd3f 	bl	8005162 <LL_USART_ClearFlag_ORE>
  }
  if (LL_USART_IsActiveFlag_NE(USART2))
 80056e4:	4805      	ldr	r0, [pc, #20]	@ (80056fc <USART2_IRQHandler+0x68>)
 80056e6:	f7ff fca7 	bl	8005038 <LL_USART_IsActiveFlag_NE>
 80056ea:	4603      	mov	r3, r0
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d002      	beq.n	80056f6 <USART2_IRQHandler+0x62>
  {
    LL_USART_ClearFlag_NE(USART2);
 80056f0:	4802      	ldr	r0, [pc, #8]	@ (80056fc <USART2_IRQHandler+0x68>)
 80056f2:	f7ff fd24 	bl	800513e <LL_USART_ClearFlag_NE>
  }
}
 80056f6:	bf00      	nop
 80056f8:	bd80      	pop	{r7, pc}
 80056fa:	bf00      	nop
 80056fc:	40004400 	.word	0x40004400

08005700 <DMA1_Stream5_IRQHandler>:

/**
 * @brief This function handles DMA1 stream5 global interrupt.
 */
void DMA1_Stream5_IRQHandler(void)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	af00      	add	r7, sp, #0
	if (LL_DMA_IsActiveFlag_HT5(DMA1))
 8005704:	4819      	ldr	r0, [pc, #100]	@ (800576c <DMA1_Stream5_IRQHandler+0x6c>)
 8005706:	f7ff fb03 	bl	8004d10 <LL_DMA_IsActiveFlag_HT5>
 800570a:	4603      	mov	r3, r0
 800570c:	2b00      	cmp	r3, #0
 800570e:	d004      	beq.n	800571a <DMA1_Stream5_IRQHandler+0x1a>
	{
		LL_DMA_ClearFlag_HT5(DMA1);
 8005710:	4816      	ldr	r0, [pc, #88]	@ (800576c <DMA1_Stream5_IRQHandler+0x6c>)
 8005712:	f7ff fb60 	bl	8004dd6 <LL_DMA_ClearFlag_HT5>
		gps_dma_process_data();
 8005716:	f7ff fde3 	bl	80052e0 <gps_dma_process_data>
	}

	if (LL_DMA_IsActiveFlag_TC5(DMA1))
 800571a:	4814      	ldr	r0, [pc, #80]	@ (800576c <DMA1_Stream5_IRQHandler+0x6c>)
 800571c:	f7ff fb0c 	bl	8004d38 <LL_DMA_IsActiveFlag_TC5>
 8005720:	4603      	mov	r3, r0
 8005722:	2b00      	cmp	r3, #0
 8005724:	d004      	beq.n	8005730 <DMA1_Stream5_IRQHandler+0x30>
	{
		LL_DMA_ClearFlag_TC5(DMA1);
 8005726:	4811      	ldr	r0, [pc, #68]	@ (800576c <DMA1_Stream5_IRQHandler+0x6c>)
 8005728:	f7ff fb63 	bl	8004df2 <LL_DMA_ClearFlag_TC5>
	    gps_dma_process_data();
 800572c:	f7ff fdd8 	bl	80052e0 <gps_dma_process_data>
	}

	  if (LL_DMA_IsActiveFlag_TE5(DMA1))
 8005730:	480e      	ldr	r0, [pc, #56]	@ (800576c <DMA1_Stream5_IRQHandler+0x6c>)
 8005732:	f7ff fb15 	bl	8004d60 <LL_DMA_IsActiveFlag_TE5>
 8005736:	4603      	mov	r3, r0
 8005738:	2b00      	cmp	r3, #0
 800573a:	d002      	beq.n	8005742 <DMA1_Stream5_IRQHandler+0x42>
	  {
	    LL_DMA_ClearFlag_TE5(DMA1);
 800573c:	480b      	ldr	r0, [pc, #44]	@ (800576c <DMA1_Stream5_IRQHandler+0x6c>)
 800573e:	f7ff fb66 	bl	8004e0e <LL_DMA_ClearFlag_TE5>
	  }

	  // FIFO Error
	  if (LL_DMA_IsActiveFlag_FE5(DMA1))
 8005742:	480a      	ldr	r0, [pc, #40]	@ (800576c <DMA1_Stream5_IRQHandler+0x6c>)
 8005744:	f7ff fb34 	bl	8004db0 <LL_DMA_IsActiveFlag_FE5>
 8005748:	4603      	mov	r3, r0
 800574a:	2b00      	cmp	r3, #0
 800574c:	d002      	beq.n	8005754 <DMA1_Stream5_IRQHandler+0x54>
	  {
	    LL_DMA_ClearFlag_FE5(DMA1);
 800574e:	4807      	ldr	r0, [pc, #28]	@ (800576c <DMA1_Stream5_IRQHandler+0x6c>)
 8005750:	f7ff fb79 	bl	8004e46 <LL_DMA_ClearFlag_FE5>
	  }

	  // Direct Mode Error
	  if (LL_DMA_IsActiveFlag_DME5(DMA1))
 8005754:	4805      	ldr	r0, [pc, #20]	@ (800576c <DMA1_Stream5_IRQHandler+0x6c>)
 8005756:	f7ff fb17 	bl	8004d88 <LL_DMA_IsActiveFlag_DME5>
 800575a:	4603      	mov	r3, r0
 800575c:	2b00      	cmp	r3, #0
 800575e:	d002      	beq.n	8005766 <DMA1_Stream5_IRQHandler+0x66>
	  {
	    LL_DMA_ClearFlag_DME5(DMA1);
 8005760:	4802      	ldr	r0, [pc, #8]	@ (800576c <DMA1_Stream5_IRQHandler+0x6c>)
 8005762:	f7ff fb62 	bl	8004e2a <LL_DMA_ClearFlag_DME5>
	  }
}
 8005766:	bf00      	nop
 8005768:	bd80      	pop	{r7, pc}
 800576a:	bf00      	nop
 800576c:	40026000 	.word	0x40026000

08005770 <gps_port_init>:

int gps_port_init(gps_t *gps_handle)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b082      	sub	sp, #8
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
  if(gps_handle)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d002      	beq.n	8005784 <gps_port_init+0x14>
  {
    g_gps_instance = gps_handle;
 800577e:	4a0e      	ldr	r2, [pc, #56]	@ (80057b8 <gps_port_init+0x48>)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6013      	str	r3, [r2, #0]
  }

  ringbuffer_init(&gps_handle->rx_buf, gps_rb_buffer, sizeof(gps_rb_buffer));
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	3310      	adds	r3, #16
 8005788:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800578c:	490b      	ldr	r1, [pc, #44]	@ (80057bc <gps_port_init+0x4c>)
 800578e:	4618      	mov	r0, r3
 8005790:	f002 ff40 	bl	8008614 <ringbuffer_init>

  gps_handle->ops = &gps_rtk_uart2_ops;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	4a0a      	ldr	r2, [pc, #40]	@ (80057c0 <gps_port_init+0x50>)
 8005798:	60da      	str	r2, [r3, #12]
  if (gps_handle->ops->init)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	68db      	ldr	r3, [r3, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d003      	beq.n	80057ac <gps_port_init+0x3c>
  {
    gps_handle->ops->init();
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	68db      	ldr	r3, [r3, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4798      	blx	r3
  }
 
  return 0;
 80057ac:	2300      	movs	r3, #0
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	3708      	adds	r7, #8
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bd80      	pop	{r7, pc}
 80057b6:	bf00      	nop
 80057b8:	200063a8 	.word	0x200063a8
 80057bc:	20005ba8 	.word	0x20005ba8
 80057c0:	08015e6c 	.word	0x08015e6c

080057c4 <gps_port_start>:

/**
 * @brief GPS  
 */
void gps_port_start(gps_t *gps_handle)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b082      	sub	sp, #8
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  if (!gps_handle || !gps_handle->ops || !gps_handle->ops->start)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d008      	beq.n	80057e4 <gps_port_start+0x20>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	68db      	ldr	r3, [r3, #12]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d004      	beq.n	80057e4 <gps_port_start+0x20>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	68db      	ldr	r3, [r3, #12]
 80057de:	685b      	ldr	r3, [r3, #4]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d108      	bne.n	80057f6 <gps_port_start+0x32>
  {
    LOG_ERR("GPS start failed: invalid handle or ops");
 80057e4:	f7fc f9c6 	bl	8001b74 <HAL_GetTick>
 80057e8:	4603      	mov	r3, r0
 80057ea:	4a06      	ldr	r2, [pc, #24]	@ (8005804 <gps_port_start+0x40>)
 80057ec:	4619      	mov	r1, r3
 80057ee:	4806      	ldr	r0, [pc, #24]	@ (8005808 <gps_port_start+0x44>)
 80057f0:	f00a fc20 	bl	8010034 <iprintf>
    return;
 80057f4:	e003      	b.n	80057fe <gps_port_start+0x3a>
  }

  gps_handle->ops->start();
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	68db      	ldr	r3, [r3, #12]
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	4798      	blx	r3
}
 80057fe:	3708      	adds	r7, #8
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}
 8005804:	08013db4 	.word	0x08013db4
 8005808:	08013dc0 	.word	0x08013dc0

0800580c <LL_DMA_ClearFlag_HT2>:
__STATIC_INLINE void LL_DMA_ClearFlag_HT2(DMA_TypeDef *DMAx) {
 800580c:	b480      	push	{r7}
 800580e:	b083      	sub	sp, #12
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CHTIF2);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800581a:	609a      	str	r2, [r3, #8]
}
 800581c:	bf00      	nop
 800581e:	370c      	adds	r7, #12
 8005820:	46bd      	mov	sp, r7
 8005822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005826:	4770      	bx	lr

08005828 <LL_DMA_ClearFlag_TC2>:
__STATIC_INLINE void LL_DMA_ClearFlag_TC2(DMA_TypeDef *DMAx) {
 8005828:	b480      	push	{r7}
 800582a:	b083      	sub	sp, #12
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTCIF2);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8005836:	609a      	str	r2, [r3, #8]
}
 8005838:	bf00      	nop
 800583a:	370c      	adds	r7, #12
 800583c:	46bd      	mov	sp, r7
 800583e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005842:	4770      	bx	lr

08005844 <LL_USART_IsActiveFlag_PE>:
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_PE(const USART_TypeDef *USARTx) {
 8005844:	b480      	push	{r7}
 8005846:	b083      	sub	sp, #12
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_PE) == (USART_SR_PE));
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f003 0301 	and.w	r3, r3, #1
 8005854:	2b01      	cmp	r3, #1
 8005856:	bf0c      	ite	eq
 8005858:	2301      	moveq	r3, #1
 800585a:	2300      	movne	r3, #0
 800585c:	b2db      	uxtb	r3, r3
}
 800585e:	4618      	mov	r0, r3
 8005860:	370c      	adds	r7, #12
 8005862:	46bd      	mov	sp, r7
 8005864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005868:	4770      	bx	lr

0800586a <LL_USART_IsActiveFlag_FE>:
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_FE(const USART_TypeDef *USARTx) {
 800586a:	b480      	push	{r7}
 800586c:	b083      	sub	sp, #12
 800586e:	af00      	add	r7, sp, #0
 8005870:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_FE) == (USART_SR_FE));
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f003 0302 	and.w	r3, r3, #2
 800587a:	2b02      	cmp	r3, #2
 800587c:	bf0c      	ite	eq
 800587e:	2301      	moveq	r3, #1
 8005880:	2300      	movne	r3, #0
 8005882:	b2db      	uxtb	r3, r3
}
 8005884:	4618      	mov	r0, r3
 8005886:	370c      	adds	r7, #12
 8005888:	46bd      	mov	sp, r7
 800588a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588e:	4770      	bx	lr

08005890 <LL_USART_IsActiveFlag_NE>:
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_NE(const USART_TypeDef *USARTx) {
 8005890:	b480      	push	{r7}
 8005892:	b083      	sub	sp, #12
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_NE) == (USART_SR_NE));
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f003 0304 	and.w	r3, r3, #4
 80058a0:	2b04      	cmp	r3, #4
 80058a2:	bf0c      	ite	eq
 80058a4:	2301      	moveq	r3, #1
 80058a6:	2300      	movne	r3, #0
 80058a8:	b2db      	uxtb	r3, r3
}
 80058aa:	4618      	mov	r0, r3
 80058ac:	370c      	adds	r7, #12
 80058ae:	46bd      	mov	sp, r7
 80058b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b4:	4770      	bx	lr

080058b6 <LL_USART_IsActiveFlag_ORE>:
LL_USART_IsActiveFlag_ORE(const USART_TypeDef *USARTx) {
 80058b6:	b480      	push	{r7}
 80058b8:	b083      	sub	sp, #12
 80058ba:	af00      	add	r7, sp, #0
 80058bc:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f003 0308 	and.w	r3, r3, #8
 80058c6:	2b08      	cmp	r3, #8
 80058c8:	bf0c      	ite	eq
 80058ca:	2301      	moveq	r3, #1
 80058cc:	2300      	movne	r3, #0
 80058ce:	b2db      	uxtb	r3, r3
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	370c      	adds	r7, #12
 80058d4:	46bd      	mov	sp, r7
 80058d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058da:	4770      	bx	lr

080058dc <LL_USART_IsActiveFlag_IDLE>:
LL_USART_IsActiveFlag_IDLE(const USART_TypeDef *USARTx) {
 80058dc:	b480      	push	{r7}
 80058de:	b083      	sub	sp, #12
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_IDLE) == (USART_SR_IDLE));
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f003 0310 	and.w	r3, r3, #16
 80058ec:	2b10      	cmp	r3, #16
 80058ee:	bf0c      	ite	eq
 80058f0:	2301      	moveq	r3, #1
 80058f2:	2300      	movne	r3, #0
 80058f4:	b2db      	uxtb	r3, r3
}
 80058f6:	4618      	mov	r0, r3
 80058f8:	370c      	adds	r7, #12
 80058fa:	46bd      	mov	sp, r7
 80058fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005900:	4770      	bx	lr

08005902 <LL_USART_ClearFlag_PE>:
__STATIC_INLINE void LL_USART_ClearFlag_PE(USART_TypeDef *USARTx) {
 8005902:	b480      	push	{r7}
 8005904:	b085      	sub	sp, #20
 8005906:	af00      	add	r7, sp, #0
 8005908:	6078      	str	r0, [r7, #4]
  tmpreg = USARTx->SR;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005910:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005918:	68fb      	ldr	r3, [r7, #12]
}
 800591a:	bf00      	nop
 800591c:	3714      	adds	r7, #20
 800591e:	46bd      	mov	sp, r7
 8005920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005924:	4770      	bx	lr

08005926 <LL_USART_ClearFlag_FE>:
__STATIC_INLINE void LL_USART_ClearFlag_FE(USART_TypeDef *USARTx) {
 8005926:	b480      	push	{r7}
 8005928:	b085      	sub	sp, #20
 800592a:	af00      	add	r7, sp, #0
 800592c:	6078      	str	r0, [r7, #4]
  tmpreg = USARTx->SR;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005934:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800593c:	68fb      	ldr	r3, [r7, #12]
}
 800593e:	bf00      	nop
 8005940:	3714      	adds	r7, #20
 8005942:	46bd      	mov	sp, r7
 8005944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005948:	4770      	bx	lr

0800594a <LL_USART_ClearFlag_NE>:
__STATIC_INLINE void LL_USART_ClearFlag_NE(USART_TypeDef *USARTx) {
 800594a:	b480      	push	{r7}
 800594c:	b085      	sub	sp, #20
 800594e:	af00      	add	r7, sp, #0
 8005950:	6078      	str	r0, [r7, #4]
  tmpreg = USARTx->SR;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005958:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005960:	68fb      	ldr	r3, [r7, #12]
}
 8005962:	bf00      	nop
 8005964:	3714      	adds	r7, #20
 8005966:	46bd      	mov	sp, r7
 8005968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596c:	4770      	bx	lr

0800596e <LL_USART_ClearFlag_ORE>:
__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx) {
 800596e:	b480      	push	{r7}
 8005970:	b085      	sub	sp, #20
 8005972:	af00      	add	r7, sp, #0
 8005974:	6078      	str	r0, [r7, #4]
  tmpreg = USARTx->SR;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800597c:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005984:	68fb      	ldr	r3, [r7, #12]
}
 8005986:	bf00      	nop
 8005988:	3714      	adds	r7, #20
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr

08005992 <LL_USART_ClearFlag_IDLE>:
__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx) {
 8005992:	b480      	push	{r7}
 8005994:	b085      	sub	sp, #20
 8005996:	af00      	add	r7, sp, #0
 8005998:	6078      	str	r0, [r7, #4]
  tmpreg = USARTx->SR;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80059a0:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80059a8:	68fb      	ldr	r3, [r7, #12]
}
 80059aa:	bf00      	nop
 80059ac:	3714      	adds	r7, #20
 80059ae:	46bd      	mov	sp, r7
 80059b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b4:	4770      	bx	lr
	...

080059b8 <USART1_IRQHandler>:
}

/**
 * @brief This function handles USART1 global interrupt.
 */
void USART1_IRQHandler(void) {
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b082      	sub	sp, #8
 80059bc:	af00      	add	r7, sp, #0
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80059be:	2300      	movs	r3, #0
 80059c0:	607b      	str	r3, [r7, #4]

  if (LL_USART_IsActiveFlag_IDLE(GSM_PORT_UART)) {
 80059c2:	4827      	ldr	r0, [pc, #156]	@ (8005a60 <USART1_IRQHandler+0xa8>)
 80059c4:	f7ff ff8a 	bl	80058dc <LL_USART_IsActiveFlag_IDLE>
 80059c8:	4603      	mov	r3, r0
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d00f      	beq.n	80059ee <USART1_IRQHandler+0x36>
    if (gsm_queue != NULL) {
 80059ce:	4b25      	ldr	r3, [pc, #148]	@ (8005a64 <USART1_IRQHandler+0xac>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d008      	beq.n	80059e8 <USART1_IRQHandler+0x30>
      uint8_t dummy = 0;
 80059d6:	2300      	movs	r3, #0
 80059d8:	70fb      	strb	r3, [r7, #3]
      xQueueSendFromISR(gsm_queue, &dummy, &xHigherPriorityTaskWoken);
 80059da:	4b22      	ldr	r3, [pc, #136]	@ (8005a64 <USART1_IRQHandler+0xac>)
 80059dc:	6818      	ldr	r0, [r3, #0]
 80059de:	1d3a      	adds	r2, r7, #4
 80059e0:	1cf9      	adds	r1, r7, #3
 80059e2:	2300      	movs	r3, #0
 80059e4:	f003 fc5a 	bl	800929c <xQueueGenericSendFromISR>
    }
    LL_USART_ClearFlag_IDLE(GSM_PORT_UART);
 80059e8:	481d      	ldr	r0, [pc, #116]	@ (8005a60 <USART1_IRQHandler+0xa8>)
 80059ea:	f7ff ffd2 	bl	8005992 <LL_USART_ClearFlag_IDLE>
  }
  /* USER CODE BEGIN USART1_IRQn 0 */

  if (LL_USART_IsActiveFlag_PE(GSM_PORT_UART)) {
 80059ee:	481c      	ldr	r0, [pc, #112]	@ (8005a60 <USART1_IRQHandler+0xa8>)
 80059f0:	f7ff ff28 	bl	8005844 <LL_USART_IsActiveFlag_PE>
 80059f4:	4603      	mov	r3, r0
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d002      	beq.n	8005a00 <USART1_IRQHandler+0x48>
    LL_USART_ClearFlag_PE(GSM_PORT_UART);
 80059fa:	4819      	ldr	r0, [pc, #100]	@ (8005a60 <USART1_IRQHandler+0xa8>)
 80059fc:	f7ff ff81 	bl	8005902 <LL_USART_ClearFlag_PE>
  }
  if (LL_USART_IsActiveFlag_FE(GSM_PORT_UART)) {
 8005a00:	4817      	ldr	r0, [pc, #92]	@ (8005a60 <USART1_IRQHandler+0xa8>)
 8005a02:	f7ff ff32 	bl	800586a <LL_USART_IsActiveFlag_FE>
 8005a06:	4603      	mov	r3, r0
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d002      	beq.n	8005a12 <USART1_IRQHandler+0x5a>
    LL_USART_ClearFlag_FE(GSM_PORT_UART);
 8005a0c:	4814      	ldr	r0, [pc, #80]	@ (8005a60 <USART1_IRQHandler+0xa8>)
 8005a0e:	f7ff ff8a 	bl	8005926 <LL_USART_ClearFlag_FE>
  }
  if (LL_USART_IsActiveFlag_ORE(GSM_PORT_UART)) {
 8005a12:	4813      	ldr	r0, [pc, #76]	@ (8005a60 <USART1_IRQHandler+0xa8>)
 8005a14:	f7ff ff4f 	bl	80058b6 <LL_USART_IsActiveFlag_ORE>
 8005a18:	4603      	mov	r3, r0
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d002      	beq.n	8005a24 <USART1_IRQHandler+0x6c>
    LL_USART_ClearFlag_ORE(GSM_PORT_UART);
 8005a1e:	4810      	ldr	r0, [pc, #64]	@ (8005a60 <USART1_IRQHandler+0xa8>)
 8005a20:	f7ff ffa5 	bl	800596e <LL_USART_ClearFlag_ORE>
  }
  if (LL_USART_IsActiveFlag_NE(GSM_PORT_UART)) {
 8005a24:	480e      	ldr	r0, [pc, #56]	@ (8005a60 <USART1_IRQHandler+0xa8>)
 8005a26:	f7ff ff33 	bl	8005890 <LL_USART_IsActiveFlag_NE>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d002      	beq.n	8005a36 <USART1_IRQHandler+0x7e>
    LL_USART_ClearFlag_NE(GSM_PORT_UART);
 8005a30:	480b      	ldr	r0, [pc, #44]	@ (8005a60 <USART1_IRQHandler+0xa8>)
 8005a32:	f7ff ff8a 	bl	800594a <LL_USART_ClearFlag_NE>
  }

  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d00a      	beq.n	8005a52 <USART1_IRQHandler+0x9a>
 8005a3c:	f007 ffc0 	bl	800d9c0 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
 8005a40:	4b09      	ldr	r3, [pc, #36]	@ (8005a68 <USART1_IRQHandler+0xb0>)
 8005a42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a46:	601a      	str	r2, [r3, #0]
 8005a48:	f3bf 8f4f 	dsb	sy
 8005a4c:	f3bf 8f6f 	isb	sy
  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005a50:	e001      	b.n	8005a56 <USART1_IRQHandler+0x9e>
  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8005a52:	f007 ff99 	bl	800d988 <SEGGER_SYSVIEW_RecordExitISR>
}
 8005a56:	bf00      	nop
 8005a58:	3708      	adds	r7, #8
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}
 8005a5e:	bf00      	nop
 8005a60:	40011000 	.word	0x40011000
 8005a64:	200063b0 	.word	0x200063b0
 8005a68:	e000ed04 	.word	0xe000ed04

08005a6c <DMA2_Stream2_IRQHandler>:

/**
 * @brief This function handles DMA2 stream2 global interrupt.
 */
void DMA2_Stream2_IRQHandler(void) {
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b082      	sub	sp, #8
 8005a70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */
  LL_DMA_ClearFlag_TC2(GSM_PORT_UART_DMA);
 8005a72:	4814      	ldr	r0, [pc, #80]	@ (8005ac4 <DMA2_Stream2_IRQHandler+0x58>)
 8005a74:	f7ff fed8 	bl	8005828 <LL_DMA_ClearFlag_TC2>
  LL_DMA_ClearFlag_HT2(GSM_PORT_UART_DMA);
 8005a78:	4812      	ldr	r0, [pc, #72]	@ (8005ac4 <DMA2_Stream2_IRQHandler+0x58>)
 8005a7a:	f7ff fec7 	bl	800580c <LL_DMA_ClearFlag_HT2>

  if (gsm_queue != NULL) {
 8005a7e:	4b12      	ldr	r3, [pc, #72]	@ (8005ac8 <DMA2_Stream2_IRQHandler+0x5c>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d01a      	beq.n	8005abc <DMA2_Stream2_IRQHandler+0x50>
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8005a86:	2300      	movs	r3, #0
 8005a88:	607b      	str	r3, [r7, #4]
    uint8_t dummy = 0;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	70fb      	strb	r3, [r7, #3]
    xQueueSendFromISR(gsm_queue, &dummy, &xHigherPriorityTaskWoken);
 8005a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8005ac8 <DMA2_Stream2_IRQHandler+0x5c>)
 8005a90:	6818      	ldr	r0, [r3, #0]
 8005a92:	1d3a      	adds	r2, r7, #4
 8005a94:	1cf9      	adds	r1, r7, #3
 8005a96:	2300      	movs	r3, #0
 8005a98:	f003 fc00 	bl	800929c <xQueueGenericSendFromISR>
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d00a      	beq.n	8005ab8 <DMA2_Stream2_IRQHandler+0x4c>
 8005aa2:	f007 ff8d 	bl	800d9c0 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
 8005aa6:	4b09      	ldr	r3, [pc, #36]	@ (8005acc <DMA2_Stream2_IRQHandler+0x60>)
 8005aa8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005aac:	601a      	str	r2, [r3, #0]
 8005aae:	f3bf 8f4f 	dsb	sy
 8005ab2:	f3bf 8f6f 	isb	sy
  }
  /* USER CODE END DMA2_Stream2_IRQn 0 */
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8005ab6:	e001      	b.n	8005abc <DMA2_Stream2_IRQHandler+0x50>
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8005ab8:	f007 ff66 	bl	800d988 <SEGGER_SYSVIEW_RecordExitISR>
}
 8005abc:	bf00      	nop
 8005abe:	3708      	adds	r7, #8
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}
 8005ac4:	40026400 	.word	0x40026400
 8005ac8:	200063b0 	.word	0x200063b0
 8005acc:	e000ed04 	.word	0xe000ed04

08005ad0 <lora_send_command_async>:
}

bool lora_send_command_async(const char *cmd, uint32_t timeout_ms, uint32_t toa_ms,
                             lora_command_callback_t callback, void *user_data,
                             bool skip_response)
{
 8005ad0:	b590      	push	{r4, r7, lr}
 8005ad2:	b0cf      	sub	sp, #316	@ 0x13c
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	f507 749c 	add.w	r4, r7, #312	@ 0x138
 8005ada:	f5a4 7496 	sub.w	r4, r4, #300	@ 0x12c
 8005ade:	6020      	str	r0, [r4, #0]
 8005ae0:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 8005ae4:	f5a0 7098 	sub.w	r0, r0, #304	@ 0x130
 8005ae8:	6001      	str	r1, [r0, #0]
 8005aea:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8005aee:	f5a1 719a 	sub.w	r1, r1, #308	@ 0x134
 8005af2:	600a      	str	r2, [r1, #0]
 8005af4:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8005af8:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 8005afc:	6013      	str	r3, [r2, #0]
  if (!instance.initialized)
 8005afe:	4b61      	ldr	r3, [pc, #388]	@ (8005c84 <lora_send_command_async+0x1b4>)
 8005b00:	7e1b      	ldrb	r3, [r3, #24]
 8005b02:	f083 0301 	eor.w	r3, r3, #1
 8005b06:	b2db      	uxtb	r3, r3
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d009      	beq.n	8005b20 <lora_send_command_async+0x50>
  {
    LOG_ERR("LoRa not initialized");
 8005b0c:	f7fc f832 	bl	8001b74 <HAL_GetTick>
 8005b10:	4603      	mov	r3, r0
 8005b12:	4a5d      	ldr	r2, [pc, #372]	@ (8005c88 <lora_send_command_async+0x1b8>)
 8005b14:	4619      	mov	r1, r3
 8005b16:	485d      	ldr	r0, [pc, #372]	@ (8005c8c <lora_send_command_async+0x1bc>)
 8005b18:	f00a fa8c 	bl	8010034 <iprintf>
    return false;
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	e0ac      	b.n	8005c7a <lora_send_command_async+0x1aa>
  }

  if (!cmd || strlen(cmd) == 0)
 8005b20:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8005b24:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d007      	beq.n	8005b3e <lora_send_command_async+0x6e>
 8005b2e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8005b32:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	781b      	ldrb	r3, [r3, #0]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d109      	bne.n	8005b52 <lora_send_command_async+0x82>
  {
    LOG_ERR("Empty command");
 8005b3e:	f7fc f819 	bl	8001b74 <HAL_GetTick>
 8005b42:	4603      	mov	r3, r0
 8005b44:	4a50      	ldr	r2, [pc, #320]	@ (8005c88 <lora_send_command_async+0x1b8>)
 8005b46:	4619      	mov	r1, r3
 8005b48:	4851      	ldr	r0, [pc, #324]	@ (8005c90 <lora_send_command_async+0x1c0>)
 8005b4a:	f00a fa73 	bl	8010034 <iprintf>
    return false;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	e093      	b.n	8005c7a <lora_send_command_async+0x1aa>
  }

  //   (TX Task   )
  SemaphoreHandle_t response_sem = xSemaphoreCreateBinary();
 8005b52:	2203      	movs	r2, #3
 8005b54:	2100      	movs	r1, #0
 8005b56:	2001      	movs	r0, #1
 8005b58:	f003 f9d8 	bl	8008f0c <xQueueGenericCreate>
 8005b5c:	f8c7 0134 	str.w	r0, [r7, #308]	@ 0x134
  if (response_sem == NULL)
 8005b60:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d109      	bne.n	8005b7c <lora_send_command_async+0xac>
  {
    LOG_ERR("Failed to create semaphore");
 8005b68:	f7fc f804 	bl	8001b74 <HAL_GetTick>
 8005b6c:	4603      	mov	r3, r0
 8005b6e:	4a46      	ldr	r2, [pc, #280]	@ (8005c88 <lora_send_command_async+0x1b8>)
 8005b70:	4619      	mov	r1, r3
 8005b72:	4848      	ldr	r0, [pc, #288]	@ (8005c94 <lora_send_command_async+0x1c4>)
 8005b74:	f00a fa5e 	bl	8010034 <iprintf>
    return false;
 8005b78:	2300      	movs	r3, #0
 8005b7a:	e07e      	b.n	8005c7a <lora_send_command_async+0x1aa>
  }

  //     ( )
  lora_cmd_request_t cmd_req = {
 8005b7c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8005b80:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8005b84:	4618      	mov	r0, r3
 8005b86:	f44f 7390 	mov.w	r3, #288	@ 0x120
 8005b8a:	461a      	mov	r2, r3
 8005b8c:	2100      	movs	r1, #0
 8005b8e:	f00a fc23 	bl	80103d8 <memset>
 8005b92:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8005b96:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8005b9a:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8005b9e:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 8005ba2:	6812      	ldr	r2, [r2, #0]
 8005ba4:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8005ba8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8005bac:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8005bb0:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8005bb4:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 8005bb8:	6812      	ldr	r2, [r2, #0]
 8005bba:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
 8005bbe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8005bc2:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
 8005bcc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8005bd0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8005bd4:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8005bd8:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
 8005bdc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8005be0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8005be4:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8005be8:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
 8005bec:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8005bf0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8005bf4:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8005bf8:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 8005bfc:	6812      	ldr	r2, [r2, #0]
 8005bfe:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 8005c02:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8005c06:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8005c0a:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8005c0e:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
      .callback = callback,
      .user_data = user_data,
      .async_result = false,
  };

  strncpy(cmd_req.cmd, cmd, sizeof(cmd_req.cmd) - 1);
 8005c12:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8005c16:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8005c1a:	f107 0014 	add.w	r0, r7, #20
 8005c1e:	22ff      	movs	r2, #255	@ 0xff
 8005c20:	6819      	ldr	r1, [r3, #0]
 8005c22:	f00a fbf3 	bl	801040c <strncpy>
  cmd_req.cmd[sizeof(cmd_req.cmd) - 1] = '\0';
 8005c26:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8005c2a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8005c2e:	2200      	movs	r2, #0
 8005c30:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff

  // TX    
  if (xQueueSend(instance.cmd_queue, &cmd_req, pdMS_TO_TICKS(1000)) != pdTRUE)
 8005c34:	4b13      	ldr	r3, [pc, #76]	@ (8005c84 <lora_send_command_async+0x1b4>)
 8005c36:	6898      	ldr	r0, [r3, #8]
 8005c38:	f107 0114 	add.w	r1, r7, #20
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005c42:	f003 fa1d 	bl	8009080 <xQueueGenericSend>
 8005c46:	4603      	mov	r3, r0
 8005c48:	2b01      	cmp	r3, #1
 8005c4a:	d00d      	beq.n	8005c68 <lora_send_command_async+0x198>
  {
    LOG_ERR("Failed to send command to TX task");
 8005c4c:	f7fb ff92 	bl	8001b74 <HAL_GetTick>
 8005c50:	4603      	mov	r3, r0
 8005c52:	4a0d      	ldr	r2, [pc, #52]	@ (8005c88 <lora_send_command_async+0x1b8>)
 8005c54:	4619      	mov	r1, r3
 8005c56:	4810      	ldr	r0, [pc, #64]	@ (8005c98 <lora_send_command_async+0x1c8>)
 8005c58:	f00a f9ec 	bl	8010034 <iprintf>
    vSemaphoreDelete(response_sem);
 8005c5c:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 8005c60:	f003 fdd2 	bl	8009808 <vQueueDelete>
    return false;
 8005c64:	2300      	movs	r3, #0
 8005c66:	e008      	b.n	8005c7a <lora_send_command_async+0x1aa>
  }

  //   (non-blocking)
  LOG_INFO("Async command queued");
 8005c68:	f7fb ff84 	bl	8001b74 <HAL_GetTick>
 8005c6c:	4603      	mov	r3, r0
 8005c6e:	4a06      	ldr	r2, [pc, #24]	@ (8005c88 <lora_send_command_async+0x1b8>)
 8005c70:	4619      	mov	r1, r3
 8005c72:	480a      	ldr	r0, [pc, #40]	@ (8005c9c <lora_send_command_async+0x1cc>)
 8005c74:	f00a f9de 	bl	8010034 <iprintf>
  return true;
 8005c78:	2301      	movs	r3, #1
}
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd90      	pop	{r4, r7, pc}
 8005c84:	200063b4 	.word	0x200063b4
 8005c88:	08013ef8 	.word	0x08013ef8
 8005c8c:	08014be0 	.word	0x08014be0
 8005c90:	08014c0c 	.word	0x08014c0c
 8005c94:	08014c30 	.word	0x08014c30
 8005c98:	08014c64 	.word	0x08014c64
 8005c9c:	08014ccc 	.word	0x08014ccc

08005ca0 <lora_send_p2p_raw_async>:
  return lora_send_command_sync(cmd, timeout_ms);
}

bool lora_send_p2p_raw_async(const uint8_t *data, size_t len, uint32_t timeout_ms,
                              lora_command_callback_t callback, void *user_data)
{
 8005ca0:	b590      	push	{r4, r7, lr}
 8005ca2:	f5ad 7d21 	sub.w	sp, sp, #644	@ 0x284
 8005ca6:	af04      	add	r7, sp, #16
 8005ca8:	f507 741c 	add.w	r4, r7, #624	@ 0x270
 8005cac:	f5a4 7419 	sub.w	r4, r4, #612	@ 0x264
 8005cb0:	6020      	str	r0, [r4, #0]
 8005cb2:	f507 701c 	add.w	r0, r7, #624	@ 0x270
 8005cb6:	f5a0 701a 	sub.w	r0, r0, #616	@ 0x268
 8005cba:	6001      	str	r1, [r0, #0]
 8005cbc:	f507 711c 	add.w	r1, r7, #624	@ 0x270
 8005cc0:	f5a1 711b 	sub.w	r1, r1, #620	@ 0x26c
 8005cc4:	600a      	str	r2, [r1, #0]
 8005cc6:	f507 721c 	add.w	r2, r7, #624	@ 0x270
 8005cca:	f5a2 721c 	sub.w	r2, r2, #624	@ 0x270
 8005cce:	6013      	str	r3, [r2, #0]
  if (!instance.initialized)
 8005cd0:	4b75      	ldr	r3, [pc, #468]	@ (8005ea8 <lora_send_p2p_raw_async+0x208>)
 8005cd2:	7e1b      	ldrb	r3, [r3, #24]
 8005cd4:	f083 0301 	eor.w	r3, r3, #1
 8005cd8:	b2db      	uxtb	r3, r3
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d009      	beq.n	8005cf2 <lora_send_p2p_raw_async+0x52>
  {
    LOG_ERR("LoRa not initialized");
 8005cde:	f7fb ff49 	bl	8001b74 <HAL_GetTick>
 8005ce2:	4603      	mov	r3, r0
 8005ce4:	4a71      	ldr	r2, [pc, #452]	@ (8005eac <lora_send_p2p_raw_async+0x20c>)
 8005ce6:	4619      	mov	r1, r3
 8005ce8:	4871      	ldr	r0, [pc, #452]	@ (8005eb0 <lora_send_p2p_raw_async+0x210>)
 8005cea:	f00a f9a3 	bl	8010034 <iprintf>
    return false;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	e0d5      	b.n	8005e9e <lora_send_p2p_raw_async+0x1fe>
  }

  if (!data || len == 0)
 8005cf2:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8005cf6:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d006      	beq.n	8005d0e <lora_send_p2p_raw_async+0x6e>
 8005d00:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8005d04:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d109      	bne.n	8005d22 <lora_send_p2p_raw_async+0x82>
  {
    LOG_ERR("NULL data or zero length");
 8005d0e:	f7fb ff31 	bl	8001b74 <HAL_GetTick>
 8005d12:	4603      	mov	r3, r0
 8005d14:	4a65      	ldr	r2, [pc, #404]	@ (8005eac <lora_send_p2p_raw_async+0x20c>)
 8005d16:	4619      	mov	r1, r3
 8005d18:	4866      	ldr	r0, [pc, #408]	@ (8005eb4 <lora_send_p2p_raw_async+0x214>)
 8005d1a:	f00a f98b 	bl	8010034 <iprintf>
    return false;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	e0bd      	b.n	8005e9e <lora_send_p2p_raw_async+0x1fe>
  }

  // HEX conversion doubles the size, so max binary is 118 bytes (-> 236 HEX chars)
  if (len > 118)
 8005d22:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8005d26:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	2b76      	cmp	r3, #118	@ 0x76
 8005d2e:	d90d      	bls.n	8005d4c <lora_send_p2p_raw_async+0xac>
  {
    LOG_ERR("Data too large: %d > 118 (max binary for HEX ASCII)", len);
 8005d30:	f7fb ff20 	bl	8001b74 <HAL_GetTick>
 8005d34:	4601      	mov	r1, r0
 8005d36:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8005d3a:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4a5a      	ldr	r2, [pc, #360]	@ (8005eac <lora_send_p2p_raw_async+0x20c>)
 8005d42:	485d      	ldr	r0, [pc, #372]	@ (8005eb8 <lora_send_p2p_raw_async+0x218>)
 8005d44:	f00a f976 	bl	8010034 <iprintf>
    return false;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	e0a8      	b.n	8005e9e <lora_send_p2p_raw_async+0x1fe>
  }

  // Convert binary data to HEX ASCII string
  // Each byte becomes 2 HEX characters, plus null terminator
  char hex_string[300];  // 118 * 2 + 1 = 237 bytes max
  if (len * 2 >= sizeof(hex_string))
 8005d4c:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8005d50:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	005b      	lsls	r3, r3, #1
 8005d58:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8005d5c:	d309      	bcc.n	8005d72 <lora_send_p2p_raw_async+0xd2>
  {
    LOG_ERR("HEX string buffer too small");
 8005d5e:	f7fb ff09 	bl	8001b74 <HAL_GetTick>
 8005d62:	4603      	mov	r3, r0
 8005d64:	4a51      	ldr	r2, [pc, #324]	@ (8005eac <lora_send_p2p_raw_async+0x20c>)
 8005d66:	4619      	mov	r1, r3
 8005d68:	4854      	ldr	r0, [pc, #336]	@ (8005ebc <lora_send_p2p_raw_async+0x21c>)
 8005d6a:	f00a f963 	bl	8010034 <iprintf>
    return false;
 8005d6e:	2300      	movs	r3, #0
 8005d70:	e095      	b.n	8005e9e <lora_send_p2p_raw_async+0x1fe>
  }

  for (size_t i = 0; i < len; i++)
 8005d72:	2300      	movs	r3, #0
 8005d74:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
 8005d78:	e017      	b.n	8005daa <lora_send_p2p_raw_async+0x10a>
  {
    snprintf(&hex_string[i * 2], 3, "%02X", data[i]);
 8005d7a:	f8d7 326c 	ldr.w	r3, [r7, #620]	@ 0x26c
 8005d7e:	005b      	lsls	r3, r3, #1
 8005d80:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8005d84:	18d0      	adds	r0, r2, r3
 8005d86:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8005d8a:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 8005d8e:	681a      	ldr	r2, [r3, #0]
 8005d90:	f8d7 326c 	ldr.w	r3, [r7, #620]	@ 0x26c
 8005d94:	4413      	add	r3, r2
 8005d96:	781b      	ldrb	r3, [r3, #0]
 8005d98:	4a49      	ldr	r2, [pc, #292]	@ (8005ec0 <lora_send_p2p_raw_async+0x220>)
 8005d9a:	2103      	movs	r1, #3
 8005d9c:	f00a f9c2 	bl	8010124 <sniprintf>
  for (size_t i = 0; i < len; i++)
 8005da0:	f8d7 326c 	ldr.w	r3, [r7, #620]	@ 0x26c
 8005da4:	3301      	adds	r3, #1
 8005da6:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
 8005daa:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8005dae:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 8005db2:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d3de      	bcc.n	8005d7a <lora_send_p2p_raw_async+0xda>
  }
  hex_string[len * 2] = '\0';
 8005dbc:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8005dc0:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	005b      	lsls	r3, r3, #1
 8005dc8:	f507 721c 	add.w	r2, r7, #624	@ 0x270
 8005dcc:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 8005dd0:	2100      	movs	r1, #0
 8005dd2:	54d1      	strb	r1, [r2, r3]

  LOG_INFO("Sending raw P2P data (async): %d bytes -> %d HEX chars", len, len * 2);
 8005dd4:	f7fb fece 	bl	8001b74 <HAL_GetTick>
 8005dd8:	4601      	mov	r1, r0
 8005dda:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8005dde:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	005a      	lsls	r2, r3, #1
 8005de6:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8005dea:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 8005dee:	9200      	str	r2, [sp, #0]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4a2e      	ldr	r2, [pc, #184]	@ (8005eac <lora_send_p2p_raw_async+0x20c>)
 8005df4:	4833      	ldr	r0, [pc, #204]	@ (8005ec4 <lora_send_p2p_raw_async+0x224>)
 8005df6:	f00a f91d 	bl	8010034 <iprintf>
  if (len >= 4) {
 8005dfa:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8005dfe:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	2b03      	cmp	r3, #3
 8005e06:	d928      	bls.n	8005e5a <lora_send_p2p_raw_async+0x1ba>
    LOG_INFO("First 4 bytes (binary): %02X %02X %02X %02X", data[0], data[1], data[2], data[3]);
 8005e08:	f7fb feb4 	bl	8001b74 <HAL_GetTick>
 8005e0c:	4601      	mov	r1, r0
 8005e0e:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8005e12:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	781b      	ldrb	r3, [r3, #0]
 8005e1a:	461c      	mov	r4, r3
 8005e1c:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8005e20:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	3301      	adds	r3, #1
 8005e28:	781b      	ldrb	r3, [r3, #0]
 8005e2a:	461a      	mov	r2, r3
 8005e2c:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8005e30:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	3302      	adds	r3, #2
 8005e38:	781b      	ldrb	r3, [r3, #0]
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8005e40:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	3303      	adds	r3, #3
 8005e48:	781b      	ldrb	r3, [r3, #0]
 8005e4a:	9302      	str	r3, [sp, #8]
 8005e4c:	9001      	str	r0, [sp, #4]
 8005e4e:	9200      	str	r2, [sp, #0]
 8005e50:	4623      	mov	r3, r4
 8005e52:	4a16      	ldr	r2, [pc, #88]	@ (8005eac <lora_send_p2p_raw_async+0x20c>)
 8005e54:	481c      	ldr	r0, [pc, #112]	@ (8005ec8 <lora_send_p2p_raw_async+0x228>)
 8005e56:	f00a f8ed 	bl	8010034 <iprintf>
  // toa_ms = toa_ms * 12 / 10;  // Add 20% margin (x1.2)
  // if (toa_ms < 60) {
  //   toa_ms = 60;  // Minimum ToA
  // }

  uint32_t toa_ms = 0;
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268

  // Create AT command: at+send=lorap2p:<HEX_STRING>\r\n
  char cmd[300];
  snprintf(cmd, sizeof(cmd), "at+send=lorap2p:%s\r\n", hex_string);
 8005e60:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 8005e64:	f107 0010 	add.w	r0, r7, #16
 8005e68:	4a18      	ldr	r2, [pc, #96]	@ (8005ecc <lora_send_p2p_raw_async+0x22c>)
 8005e6a:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8005e6e:	f00a f959 	bl	8010124 <sniprintf>

  // Use async command sending mechanism
  return lora_send_command_async(cmd, timeout_ms, toa_ms, callback, user_data, false);
 8005e72:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8005e76:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 8005e7a:	f507 721c 	add.w	r2, r7, #624	@ 0x270
 8005e7e:	f5a2 711b 	sub.w	r1, r2, #620	@ 0x26c
 8005e82:	f107 0010 	add.w	r0, r7, #16
 8005e86:	2200      	movs	r2, #0
 8005e88:	9201      	str	r2, [sp, #4]
 8005e8a:	f8d7 2280 	ldr.w	r2, [r7, #640]	@ 0x280
 8005e8e:	9200      	str	r2, [sp, #0]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f8d7 2268 	ldr.w	r2, [r7, #616]	@ 0x268
 8005e96:	6809      	ldr	r1, [r1, #0]
 8005e98:	f7ff fe1a 	bl	8005ad0 <lora_send_command_async>
 8005e9c:	4603      	mov	r3, r0
}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	f507 771d 	add.w	r7, r7, #628	@ 0x274
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bd90      	pop	{r4, r7, pc}
 8005ea8:	200063b4 	.word	0x200063b4
 8005eac:	08013ef8 	.word	0x08013ef8
 8005eb0:	08014be0 	.word	0x08014be0
 8005eb4:	08014da4 	.word	0x08014da4
 8005eb8:	08014dd4 	.word	0x08014dd4
 8005ebc:	08014e20 	.word	0x08014e20
 8005ec0:	08014e54 	.word	0x08014e54
 8005ec4:	08014efc 	.word	0x08014efc
 8005ec8:	08014e98 	.word	0x08014e98
 8005ecc:	08014d8c 	.word	0x08014d8c

08005ed0 <LL_USART_IsActiveFlag_PE>:
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_PE(const USART_TypeDef *USARTx) {
 8005ed0:	b480      	push	{r7}
 8005ed2:	b083      	sub	sp, #12
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_PE) == (USART_SR_PE));
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f003 0301 	and.w	r3, r3, #1
 8005ee0:	2b01      	cmp	r3, #1
 8005ee2:	bf0c      	ite	eq
 8005ee4:	2301      	moveq	r3, #1
 8005ee6:	2300      	movne	r3, #0
 8005ee8:	b2db      	uxtb	r3, r3
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	370c      	adds	r7, #12
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef4:	4770      	bx	lr

08005ef6 <LL_USART_IsActiveFlag_FE>:
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_FE(const USART_TypeDef *USARTx) {
 8005ef6:	b480      	push	{r7}
 8005ef8:	b083      	sub	sp, #12
 8005efa:	af00      	add	r7, sp, #0
 8005efc:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_FE) == (USART_SR_FE));
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f003 0302 	and.w	r3, r3, #2
 8005f06:	2b02      	cmp	r3, #2
 8005f08:	bf0c      	ite	eq
 8005f0a:	2301      	moveq	r3, #1
 8005f0c:	2300      	movne	r3, #0
 8005f0e:	b2db      	uxtb	r3, r3
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	370c      	adds	r7, #12
 8005f14:	46bd      	mov	sp, r7
 8005f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1a:	4770      	bx	lr

08005f1c <LL_USART_IsActiveFlag_NE>:
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_NE(const USART_TypeDef *USARTx) {
 8005f1c:	b480      	push	{r7}
 8005f1e:	b083      	sub	sp, #12
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_NE) == (USART_SR_NE));
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f003 0304 	and.w	r3, r3, #4
 8005f2c:	2b04      	cmp	r3, #4
 8005f2e:	bf0c      	ite	eq
 8005f30:	2301      	moveq	r3, #1
 8005f32:	2300      	movne	r3, #0
 8005f34:	b2db      	uxtb	r3, r3
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	370c      	adds	r7, #12
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f40:	4770      	bx	lr

08005f42 <LL_USART_IsActiveFlag_ORE>:
LL_USART_IsActiveFlag_ORE(const USART_TypeDef *USARTx) {
 8005f42:	b480      	push	{r7}
 8005f44:	b083      	sub	sp, #12
 8005f46:	af00      	add	r7, sp, #0
 8005f48:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f003 0308 	and.w	r3, r3, #8
 8005f52:	2b08      	cmp	r3, #8
 8005f54:	bf0c      	ite	eq
 8005f56:	2301      	moveq	r3, #1
 8005f58:	2300      	movne	r3, #0
 8005f5a:	b2db      	uxtb	r3, r3
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	370c      	adds	r7, #12
 8005f60:	46bd      	mov	sp, r7
 8005f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f66:	4770      	bx	lr

08005f68 <LL_USART_IsActiveFlag_IDLE>:
LL_USART_IsActiveFlag_IDLE(const USART_TypeDef *USARTx) {
 8005f68:	b480      	push	{r7}
 8005f6a:	b083      	sub	sp, #12
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_IDLE) == (USART_SR_IDLE));
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 0310 	and.w	r3, r3, #16
 8005f78:	2b10      	cmp	r3, #16
 8005f7a:	bf0c      	ite	eq
 8005f7c:	2301      	moveq	r3, #1
 8005f7e:	2300      	movne	r3, #0
 8005f80:	b2db      	uxtb	r3, r3
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	370c      	adds	r7, #12
 8005f86:	46bd      	mov	sp, r7
 8005f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8c:	4770      	bx	lr

08005f8e <LL_USART_ClearFlag_PE>:
__STATIC_INLINE void LL_USART_ClearFlag_PE(USART_TypeDef *USARTx) {
 8005f8e:	b480      	push	{r7}
 8005f90:	b085      	sub	sp, #20
 8005f92:	af00      	add	r7, sp, #0
 8005f94:	6078      	str	r0, [r7, #4]
  tmpreg = USARTx->SR;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	685b      	ldr	r3, [r3, #4]
 8005fa2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
}
 8005fa6:	bf00      	nop
 8005fa8:	3714      	adds	r7, #20
 8005faa:	46bd      	mov	sp, r7
 8005fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb0:	4770      	bx	lr

08005fb2 <LL_USART_ClearFlag_FE>:
__STATIC_INLINE void LL_USART_ClearFlag_FE(USART_TypeDef *USARTx) {
 8005fb2:	b480      	push	{r7}
 8005fb4:	b085      	sub	sp, #20
 8005fb6:	af00      	add	r7, sp, #0
 8005fb8:	6078      	str	r0, [r7, #4]
  tmpreg = USARTx->SR;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
}
 8005fca:	bf00      	nop
 8005fcc:	3714      	adds	r7, #20
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd4:	4770      	bx	lr

08005fd6 <LL_USART_ClearFlag_NE>:
__STATIC_INLINE void LL_USART_ClearFlag_NE(USART_TypeDef *USARTx) {
 8005fd6:	b480      	push	{r7}
 8005fd8:	b085      	sub	sp, #20
 8005fda:	af00      	add	r7, sp, #0
 8005fdc:	6078      	str	r0, [r7, #4]
  tmpreg = USARTx->SR;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005fec:	68fb      	ldr	r3, [r7, #12]
}
 8005fee:	bf00      	nop
 8005ff0:	3714      	adds	r7, #20
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr

08005ffa <LL_USART_ClearFlag_ORE>:
__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx) {
 8005ffa:	b480      	push	{r7}
 8005ffc:	b085      	sub	sp, #20
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	6078      	str	r0, [r7, #4]
  tmpreg = USARTx->SR;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006008:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006010:	68fb      	ldr	r3, [r7, #12]
}
 8006012:	bf00      	nop
 8006014:	3714      	adds	r7, #20
 8006016:	46bd      	mov	sp, r7
 8006018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601c:	4770      	bx	lr

0800601e <LL_USART_ClearFlag_IDLE>:
__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx) {
 800601e:	b480      	push	{r7}
 8006020:	b085      	sub	sp, #20
 8006022:	af00      	add	r7, sp, #0
 8006024:	6078      	str	r0, [r7, #4]
  tmpreg = USARTx->SR;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800602c:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006034:	68fb      	ldr	r3, [r7, #12]
}
 8006036:	bf00      	nop
 8006038:	3714      	adds	r7, #20
 800603a:	46bd      	mov	sp, r7
 800603c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006040:	4770      	bx	lr
	...

08006044 <USART3_IRQHandler>:


/**
 * @brief This function handles USART3 global interrupt.
 */
void USART3_IRQHandler(void) {
 8006044:	b580      	push	{r7, lr}
 8006046:	b082      	sub	sp, #8
 8006048:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN USART3_IRQn 0 */
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800604a:	2300      	movs	r3, #0
 800604c:	607b      	str	r3, [r7, #4]

  if (LL_USART_IsActiveFlag_IDLE(LORA_PORT_UART)) {
 800604e:	4827      	ldr	r0, [pc, #156]	@ (80060ec <USART3_IRQHandler+0xa8>)
 8006050:	f7ff ff8a 	bl	8005f68 <LL_USART_IsActiveFlag_IDLE>
 8006054:	4603      	mov	r3, r0
 8006056:	2b00      	cmp	r3, #0
 8006058:	d00f      	beq.n	800607a <USART3_IRQHandler+0x36>
    if (lora_queues[0] != NULL) {
 800605a:	4b25      	ldr	r3, [pc, #148]	@ (80060f0 <USART3_IRQHandler+0xac>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d008      	beq.n	8006074 <USART3_IRQHandler+0x30>
      uint8_t dummy = 0;
 8006062:	2300      	movs	r3, #0
 8006064:	70fb      	strb	r3, [r7, #3]
      xQueueSendFromISR(lora_queues[0], &dummy, &xHigherPriorityTaskWoken);
 8006066:	4b22      	ldr	r3, [pc, #136]	@ (80060f0 <USART3_IRQHandler+0xac>)
 8006068:	6818      	ldr	r0, [r3, #0]
 800606a:	1d3a      	adds	r2, r7, #4
 800606c:	1cf9      	adds	r1, r7, #3
 800606e:	2300      	movs	r3, #0
 8006070:	f003 f914 	bl	800929c <xQueueGenericSendFromISR>
    }
    LL_USART_ClearFlag_IDLE(LORA_PORT_UART);
 8006074:	481d      	ldr	r0, [pc, #116]	@ (80060ec <USART3_IRQHandler+0xa8>)
 8006076:	f7ff ffd2 	bl	800601e <LL_USART_ClearFlag_IDLE>
  }


  if (LL_USART_IsActiveFlag_PE(LORA_PORT_UART)) {
 800607a:	481c      	ldr	r0, [pc, #112]	@ (80060ec <USART3_IRQHandler+0xa8>)
 800607c:	f7ff ff28 	bl	8005ed0 <LL_USART_IsActiveFlag_PE>
 8006080:	4603      	mov	r3, r0
 8006082:	2b00      	cmp	r3, #0
 8006084:	d002      	beq.n	800608c <USART3_IRQHandler+0x48>
    LL_USART_ClearFlag_PE(LORA_PORT_UART);
 8006086:	4819      	ldr	r0, [pc, #100]	@ (80060ec <USART3_IRQHandler+0xa8>)
 8006088:	f7ff ff81 	bl	8005f8e <LL_USART_ClearFlag_PE>
  }
  if (LL_USART_IsActiveFlag_FE(LORA_PORT_UART)) {
 800608c:	4817      	ldr	r0, [pc, #92]	@ (80060ec <USART3_IRQHandler+0xa8>)
 800608e:	f7ff ff32 	bl	8005ef6 <LL_USART_IsActiveFlag_FE>
 8006092:	4603      	mov	r3, r0
 8006094:	2b00      	cmp	r3, #0
 8006096:	d002      	beq.n	800609e <USART3_IRQHandler+0x5a>
    LL_USART_ClearFlag_FE(LORA_PORT_UART);
 8006098:	4814      	ldr	r0, [pc, #80]	@ (80060ec <USART3_IRQHandler+0xa8>)
 800609a:	f7ff ff8a 	bl	8005fb2 <LL_USART_ClearFlag_FE>
  }
  if (LL_USART_IsActiveFlag_ORE(LORA_PORT_UART)) {
 800609e:	4813      	ldr	r0, [pc, #76]	@ (80060ec <USART3_IRQHandler+0xa8>)
 80060a0:	f7ff ff4f 	bl	8005f42 <LL_USART_IsActiveFlag_ORE>
 80060a4:	4603      	mov	r3, r0
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d002      	beq.n	80060b0 <USART3_IRQHandler+0x6c>
    LL_USART_ClearFlag_ORE(LORA_PORT_UART);
 80060aa:	4810      	ldr	r0, [pc, #64]	@ (80060ec <USART3_IRQHandler+0xa8>)
 80060ac:	f7ff ffa5 	bl	8005ffa <LL_USART_ClearFlag_ORE>
  }
  if (LL_USART_IsActiveFlag_NE(LORA_PORT_UART)) {
 80060b0:	480e      	ldr	r0, [pc, #56]	@ (80060ec <USART3_IRQHandler+0xa8>)
 80060b2:	f7ff ff33 	bl	8005f1c <LL_USART_IsActiveFlag_NE>
 80060b6:	4603      	mov	r3, r0
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d002      	beq.n	80060c2 <USART3_IRQHandler+0x7e>
    LL_USART_ClearFlag_NE(LORA_PORT_UART);
 80060bc:	480b      	ldr	r0, [pc, #44]	@ (80060ec <USART3_IRQHandler+0xa8>)
 80060be:	f7ff ff8a 	bl	8005fd6 <LL_USART_ClearFlag_NE>
  }

  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d00a      	beq.n	80060de <USART3_IRQHandler+0x9a>
 80060c8:	f007 fc7a 	bl	800d9c0 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
 80060cc:	4b09      	ldr	r3, [pc, #36]	@ (80060f4 <USART3_IRQHandler+0xb0>)
 80060ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060d2:	601a      	str	r2, [r3, #0]
 80060d4:	f3bf 8f4f 	dsb	sy
 80060d8:	f3bf 8f6f 	isb	sy
  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80060dc:	e001      	b.n	80060e2 <USART3_IRQHandler+0x9e>
  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80060de:	f007 fc53 	bl	800d988 <SEGGER_SYSVIEW_RecordExitISR>
}
 80060e2:	bf00      	nop
 80060e4:	3708      	adds	r7, #8
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bd80      	pop	{r7, pc}
 80060ea:	bf00      	nop
 80060ec:	40004800 	.word	0x40004800
 80060f0:	200065e8 	.word	0x200065e8
 80060f4:	e000ed04 	.word	0xe000ed04

080060f8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80060f8:	b480      	push	{r7}
 80060fa:	af00      	add	r7, sp, #0
//   }
  /* USER CODE END DMA1_Stream1_IRQn 0 */
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80060fc:	bf00      	nop
 80060fe:	46bd      	mov	sp, r7
 8006100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006104:	4770      	bx	lr
	...

08006108 <flash_params_read>:
    HAL_FLASH_Lock();
    return HAL_OK;
}

HAL_StatusTypeDef flash_params_read(user_params_t *params)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b084      	sub	sp, #16
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
    if (params == NULL) {
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d109      	bne.n	800612a <flash_params_read+0x22>
        LOG_ERR("Invalid parameter: NULL pointer");
 8006116:	f7fb fd2d 	bl	8001b74 <HAL_GetTick>
 800611a:	4603      	mov	r3, r0
 800611c:	4a1b      	ldr	r2, [pc, #108]	@ (800618c <flash_params_read+0x84>)
 800611e:	4619      	mov	r1, r3
 8006120:	481b      	ldr	r0, [pc, #108]	@ (8006190 <flash_params_read+0x88>)
 8006122:	f009 ff87 	bl	8010034 <iprintf>
        return HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	e02c      	b.n	8006184 <flash_params_read+0x7c>
    }

    uint32_t magic_number = *(uint32_t*)FLASH_USER_START_ADDR;
 800612a:	4b1a      	ldr	r3, [pc, #104]	@ (8006194 <flash_params_read+0x8c>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	60fb      	str	r3, [r7, #12]

    if(magic_number != FLASH_MAGIC_NUMBER)
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	4a19      	ldr	r2, [pc, #100]	@ (8006198 <flash_params_read+0x90>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d00f      	beq.n	8006158 <flash_params_read+0x50>
    {
        LOG_WARN("Flash params not initialized, loading default params");
 8006138:	f7fb fd1c 	bl	8001b74 <HAL_GetTick>
 800613c:	4603      	mov	r3, r0
 800613e:	4a13      	ldr	r2, [pc, #76]	@ (800618c <flash_params_read+0x84>)
 8006140:	4619      	mov	r1, r3
 8006142:	4816      	ldr	r0, [pc, #88]	@ (800619c <flash_params_read+0x94>)
 8006144:	f009 ff76 	bl	8010034 <iprintf>
        memcpy(params, &user_default_params, sizeof(user_params_t));
 8006148:	f44f 7288 	mov.w	r2, #272	@ 0x110
 800614c:	4914      	ldr	r1, [pc, #80]	@ (80061a0 <flash_params_read+0x98>)
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f00a fa49 	bl	80105e6 <memcpy>
        return HAL_OK;
 8006154:	2300      	movs	r3, #0
 8006156:	e015      	b.n	8006184 <flash_params_read+0x7c>
    }

    // Flash   
    memcpy(params, (void*)FLASH_USER_START_ADDR, sizeof(user_params_t));
 8006158:	f44f 7288 	mov.w	r2, #272	@ 0x110
 800615c:	490d      	ldr	r1, [pc, #52]	@ (8006194 <flash_params_read+0x8c>)
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	f00a fa41 	bl	80105e6 <memcpy>

    if (params->magic != FLASH_MAGIC_NUMBER) {
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4a0b      	ldr	r2, [pc, #44]	@ (8006198 <flash_params_read+0x90>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d009      	beq.n	8006182 <flash_params_read+0x7a>
         LOG_WARN("Flash params not initialized or corrupted");
 800616e:	f7fb fd01 	bl	8001b74 <HAL_GetTick>
 8006172:	4603      	mov	r3, r0
 8006174:	4a05      	ldr	r2, [pc, #20]	@ (800618c <flash_params_read+0x84>)
 8006176:	4619      	mov	r1, r3
 8006178:	480a      	ldr	r0, [pc, #40]	@ (80061a4 <flash_params_read+0x9c>)
 800617a:	f009 ff5b 	bl	8010034 <iprintf>
         return HAL_ERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	e000      	b.n	8006184 <flash_params_read+0x7c>
    }

    return HAL_OK;
 8006182:	2300      	movs	r3, #0
}
 8006184:	4618      	mov	r0, r3
 8006186:	3710      	adds	r7, #16
 8006188:	46bd      	mov	sp, r7
 800618a:	bd80      	pop	{r7, pc}
 800618c:	0801514c 	.word	0x0801514c
 8006190:	08015198 	.word	0x08015198
 8006194:	080e0000 	.word	0x080e0000
 8006198:	aa55aa55 	.word	0xaa55aa55
 800619c:	080151d0 	.word	0x080151d0
 80061a0:	08015e84 	.word	0x08015e84
 80061a4:	0801521c 	.word	0x0801521c

080061a8 <flash_params_get_current>:
  
  return HAL_OK;
}

user_params_t* flash_params_get_current(void)
{
 80061a8:	b480      	push	{r7}
 80061aa:	af00      	add	r7, sp, #0
    return &current_params;
 80061ac:	4b02      	ldr	r3, [pc, #8]	@ (80061b8 <flash_params_get_current+0x10>)
}
 80061ae:	4618      	mov	r0, r3
 80061b0:	46bd      	mov	sp, r7
 80061b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b6:	4770      	bx	lr
 80061b8:	200065ec 	.word	0x200065ec

080061bc <flash_params_init>:
    
    return HAL_OK;
}

HAL_StatusTypeDef flash_params_init(void)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	af00      	add	r7, sp, #0
    return flash_params_read(&current_params);
 80061c0:	4802      	ldr	r0, [pc, #8]	@ (80061cc <flash_params_init+0x10>)
 80061c2:	f7ff ffa1 	bl	8006108 <flash_params_read>
 80061c6:	4603      	mov	r3, r0
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	bd80      	pop	{r7, pc}
 80061cc:	200065ec 	.word	0x200065ec

080061d0 <board_get_config>:
    .lora_mode = LORA_MODE,
    .use_ble = (USE_BLE ? 1 : 0),
    .use_rs485 = (USE_RS485 ? 1 : 0),
    .use_gsm = (USE_GSM ? 1 : 0)};

 80061d0:	b480      	push	{r7}
 80061d2:	af00      	add	r7, sp, #0
 80061d4:	4b02      	ldr	r3, [pc, #8]	@ (80061e0 <board_get_config+0x10>)
 80061d6:	4618      	mov	r0, r3
 80061d8:	46bd      	mov	sp, r7
 80061da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061de:	4770      	bx	lr
 80061e0:	08015f94 	.word	0x08015f94

080061e4 <ble_rx_write>:
/*===========================================================================
 *  API
 *===========================================================================*/

void ble_rx_write(ble_t *ble, const uint8_t *data, size_t len)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b084      	sub	sp, #16
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	60f8      	str	r0, [r7, #12]
 80061ec:	60b9      	str	r1, [r7, #8]
 80061ee:	607a      	str	r2, [r7, #4]
    if (!ble || !data || len == 0) {
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d00d      	beq.n	8006212 <ble_rx_write+0x2e>
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d00a      	beq.n	8006212 <ble_rx_write+0x2e>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d007      	beq.n	8006212 <ble_rx_write+0x2e>
        return;
    }

    ringbuffer_write(&ble->rx_buf, (const char *)data, len);
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	3304      	adds	r3, #4
 8006206:	687a      	ldr	r2, [r7, #4]
 8006208:	68b9      	ldr	r1, [r7, #8]
 800620a:	4618      	mov	r0, r3
 800620c:	f002 fafa 	bl	8008804 <ringbuffer_write>
 8006210:	e000      	b.n	8006214 <ble_rx_write+0x30>
        return;
 8006212:	bf00      	nop
}
 8006214:	3710      	adds	r7, #16
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}

0800621a <ble_set_conn_state>:
    if (!ble) return BLE_CONN_DISCONNECTED;
    return ble->conn_state;
}

void ble_set_conn_state(ble_t *ble, ble_conn_state_t state)
{
 800621a:	b480      	push	{r7}
 800621c:	b083      	sub	sp, #12
 800621e:	af00      	add	r7, sp, #0
 8006220:	6078      	str	r0, [r7, #4]
 8006222:	460b      	mov	r3, r1
 8006224:	70fb      	strb	r3, [r7, #3]
    if (!ble) return;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d004      	beq.n	8006236 <ble_set_conn_state+0x1c>
    ble->conn_state = state;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	78fa      	ldrb	r2, [r7, #3]
 8006230:	f883 2625 	strb.w	r2, [r3, #1573]	@ 0x625
 8006234:	e000      	b.n	8006238 <ble_set_conn_state+0x1e>
    if (!ble) return;
 8006236:	bf00      	nop
}
 8006238:	370c      	adds	r7, #12
 800623a:	46bd      	mov	sp, r7
 800623c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006240:	4770      	bx	lr
	...

08006244 <gps_init>:

/*===========================================================================
 * GPS 
 *===========================================================================*/

bool gps_init(gps_t *gps) {
 8006244:	b580      	push	{r7, lr}
 8006246:	b086      	sub	sp, #24
 8006248:	af02      	add	r7, sp, #8
 800624a:	6078      	str	r0, [r7, #4]
    if (!gps) {
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d109      	bne.n	8006266 <gps_init+0x22>
        LOG_ERR("GPS handle is NULL");
 8006252:	f7fb fc8f 	bl	8001b74 <HAL_GetTick>
 8006256:	4603      	mov	r3, r0
 8006258:	4a58      	ldr	r2, [pc, #352]	@ (80063bc <gps_init+0x178>)
 800625a:	4619      	mov	r1, r3
 800625c:	4858      	ldr	r0, [pc, #352]	@ (80063c0 <gps_init+0x17c>)
 800625e:	f009 fee9 	bl	8010034 <iprintf>
        return false;
 8006262:	2300      	movs	r3, #0
 8006264:	e0a5      	b.n	80063b2 <gps_init+0x16e>
    }

    memset(gps, 0, sizeof(gps_t));
 8006266:	f641 12f0 	movw	r2, #6640	@ 0x19f0
 800626a:	2100      	movs	r1, #0
 800626c:	6878      	ldr	r0, [r7, #4]
 800626e:	f00a f8b3 	bl	80103d8 <memset>

    /* RX   */
    ringbuffer_init(&gps->rx_buf, gps->rx_buf_mem, sizeof(gps->rx_buf_mem));
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	f103 0010 	add.w	r0, r3, #16
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	3328      	adds	r3, #40	@ 0x28
 800627c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006280:	4619      	mov	r1, r3
 8006282:	f002 f9c7 	bl	8008614 <ringbuffer_init>

    /* RTCM   */
    ringbuffer_init(&gps->rtcm_data.rb, gps->rtcm_data.rb_mem, sizeof(gps->rtcm_data.rb_mem));
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	f503 601c 	add.w	r0, r3, #2496	@ 0x9c0
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	f603 13d8 	addw	r3, r3, #2520	@ 0x9d8
 8006292:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8006296:	4619      	mov	r1, r3
 8006298:	f002 f9bc 	bl	8008614 <ringbuffer_init>

    /*   */
    gps_parser_init(gps);
 800629c:	6878      	ldr	r0, [r7, #4]
 800629e:	f001 f845 	bl	800732c <gps_parser_init>

    /* OS   */
    gps->pkt_queue = xQueueCreate(10, sizeof(uint8_t));
 80062a2:	2200      	movs	r2, #0
 80062a4:	2101      	movs	r1, #1
 80062a6:	200a      	movs	r0, #10
 80062a8:	f002 fe30 	bl	8008f0c <xQueueGenericCreate>
 80062ac:	4602      	mov	r2, r0
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	609a      	str	r2, [r3, #8]
    if (!gps->pkt_queue) {
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	689b      	ldr	r3, [r3, #8]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d109      	bne.n	80062ce <gps_init+0x8a>
        LOG_ERR("Failed to create pkt_queue");
 80062ba:	f7fb fc5b 	bl	8001b74 <HAL_GetTick>
 80062be:	4603      	mov	r3, r0
 80062c0:	4a3e      	ldr	r2, [pc, #248]	@ (80063bc <gps_init+0x178>)
 80062c2:	4619      	mov	r1, r3
 80062c4:	483f      	ldr	r0, [pc, #252]	@ (80063c4 <gps_init+0x180>)
 80062c6:	f009 feb5 	bl	8010034 <iprintf>
        return false;
 80062ca:	2300      	movs	r3, #0
 80062cc:	e071      	b.n	80063b2 <gps_init+0x16e>
    }

    gps->mutex = xSemaphoreCreateMutex();
 80062ce:	2001      	movs	r0, #1
 80062d0:	f002 feb5 	bl	800903e <xQueueCreateMutex>
 80062d4:	4602      	mov	r2, r0
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	605a      	str	r2, [r3, #4]
    if (!gps->mutex) {
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d109      	bne.n	80062f6 <gps_init+0xb2>
        LOG_ERR("Failed to create mutex");
 80062e2:	f7fb fc47 	bl	8001b74 <HAL_GetTick>
 80062e6:	4603      	mov	r3, r0
 80062e8:	4a34      	ldr	r2, [pc, #208]	@ (80063bc <gps_init+0x178>)
 80062ea:	4619      	mov	r1, r3
 80062ec:	4836      	ldr	r0, [pc, #216]	@ (80063c8 <gps_init+0x184>)
 80062ee:	f009 fea1 	bl	8010034 <iprintf>
        return false;
 80062f2:	2300      	movs	r3, #0
 80062f4:	e05d      	b.n	80063b2 <gps_init+0x16e>
    }

    gps->cmd_sem = xSemaphoreCreateBinary();
 80062f6:	2203      	movs	r2, #3
 80062f8:	2100      	movs	r1, #0
 80062fa:	2001      	movs	r0, #1
 80062fc:	f002 fe06 	bl	8008f0c <xQueueGenericCreate>
 8006300:	4602      	mov	r2, r0
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006308:	f8c3 29e0 	str.w	r2, [r3, #2528]	@ 0x9e0
    if (!gps->cmd_sem) {
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006312:	f8d3 39e0 	ldr.w	r3, [r3, #2528]	@ 0x9e0
 8006316:	2b00      	cmp	r3, #0
 8006318:	d109      	bne.n	800632e <gps_init+0xea>
        LOG_ERR("Failed to create cmd_sem");
 800631a:	f7fb fc2b 	bl	8001b74 <HAL_GetTick>
 800631e:	4603      	mov	r3, r0
 8006320:	4a26      	ldr	r2, [pc, #152]	@ (80063bc <gps_init+0x178>)
 8006322:	4619      	mov	r1, r3
 8006324:	4829      	ldr	r0, [pc, #164]	@ (80063cc <gps_init+0x188>)
 8006326:	f009 fe85 	bl	8010034 <iprintf>
        return false;
 800632a:	2300      	movs	r3, #0
 800632c:	e041      	b.n	80063b2 <gps_init+0x16e>
    }

    /* RTCM  mutex  */
    gps->rtcm_data.mutex = xSemaphoreCreateMutex();
 800632e:	2001      	movs	r0, #1
 8006330:	f002 fe85 	bl	800903e <xQueueCreateMutex>
 8006334:	4602      	mov	r2, r0
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800633c:	f8c3 29d8 	str.w	r2, [r3, #2520]	@ 0x9d8
    if (!gps->rtcm_data.mutex) {
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006346:	f8d3 39d8 	ldr.w	r3, [r3, #2520]	@ 0x9d8
 800634a:	2b00      	cmp	r3, #0
 800634c:	d109      	bne.n	8006362 <gps_init+0x11e>
        LOG_ERR("Failed to create rtcm_mutex");
 800634e:	f7fb fc11 	bl	8001b74 <HAL_GetTick>
 8006352:	4603      	mov	r3, r0
 8006354:	4a19      	ldr	r2, [pc, #100]	@ (80063bc <gps_init+0x178>)
 8006356:	4619      	mov	r1, r3
 8006358:	481d      	ldr	r0, [pc, #116]	@ (80063d0 <gps_init+0x18c>)
 800635a:	f009 fe6b 	bl	8010034 <iprintf>
        return false;
 800635e:	2300      	movs	r3, #0
 8006360:	e027      	b.n	80063b2 <gps_init+0x16e>
    }

    /* RX   */
    BaseType_t ret = xTaskCreate(
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	9301      	str	r3, [sp, #4]
 8006366:	2301      	movs	r3, #1
 8006368:	9300      	str	r3, [sp, #0]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006370:	4918      	ldr	r1, [pc, #96]	@ (80063d4 <gps_init+0x190>)
 8006372:	4819      	ldr	r0, [pc, #100]	@ (80063d8 <gps_init+0x194>)
 8006374:	f003 fd27 	bl	8009dc6 <xTaskCreate>
 8006378:	60f8      	str	r0, [r7, #12]
        (void*)gps,
        tskIDLE_PRIORITY + 1,
        &gps->pkt_task
    );

    if (ret != pdPASS) {
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2b01      	cmp	r3, #1
 800637e:	d009      	beq.n	8006394 <gps_init+0x150>
        LOG_ERR("Failed to create gps_process_task");
 8006380:	f7fb fbf8 	bl	8001b74 <HAL_GetTick>
 8006384:	4603      	mov	r3, r0
 8006386:	4a0d      	ldr	r2, [pc, #52]	@ (80063bc <gps_init+0x178>)
 8006388:	4619      	mov	r1, r3
 800638a:	4814      	ldr	r0, [pc, #80]	@ (80063dc <gps_init+0x198>)
 800638c:	f009 fe52 	bl	8010034 <iprintf>
        return false;
 8006390:	2300      	movs	r3, #0
 8006392:	e00e      	b.n	80063b2 <gps_init+0x16e>
    }

    gps->is_running = true;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800639a:	2201      	movs	r2, #1
 800639c:	f883 29e5 	strb.w	r2, [r3, #2533]	@ 0x9e5
    LOG_INFO("GPS initialized");
 80063a0:	f7fb fbe8 	bl	8001b74 <HAL_GetTick>
 80063a4:	4603      	mov	r3, r0
 80063a6:	4a05      	ldr	r2, [pc, #20]	@ (80063bc <gps_init+0x178>)
 80063a8:	4619      	mov	r1, r3
 80063aa:	480d      	ldr	r0, [pc, #52]	@ (80063e0 <gps_init+0x19c>)
 80063ac:	f009 fe42 	bl	8010034 <iprintf>

    return true;
 80063b0:	2301      	movs	r3, #1
}
 80063b2:	4618      	mov	r0, r3
 80063b4:	3710      	adds	r7, #16
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}
 80063ba:	bf00      	nop
 80063bc:	080152c4 	.word	0x080152c4
 80063c0:	080152c8 	.word	0x080152c8
 80063c4:	080152f4 	.word	0x080152f4
 80063c8:	08015328 	.word	0x08015328
 80063cc:	08015358 	.word	0x08015358
 80063d0:	08015388 	.word	0x08015388
 80063d4:	080153bc 	.word	0x080153bc
 80063d8:	08006681 	.word	0x08006681
 80063dc:	080153c4 	.word	0x080153c4
 80063e0:	080153fc 	.word	0x080153fc

080063e4 <gps_set_evt_handler>:

/*===========================================================================
 *   
 *===========================================================================*/

void gps_set_evt_handler(gps_t *gps, gps_evt_handler handler) {
 80063e4:	b480      	push	{r7}
 80063e6:	b083      	sub	sp, #12
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
 80063ec:	6039      	str	r1, [r7, #0]
    if (gps && handler) {
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d009      	beq.n	8006408 <gps_set_evt_handler+0x24>
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d006      	beq.n	8006408 <gps_set_evt_handler+0x24>
        gps->handler = handler;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006400:	461a      	mov	r2, r3
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	f8c2 39e8 	str.w	r3, [r2, #2536]	@ 0x9e8
    }
}
 8006408:	bf00      	nop
 800640a:	370c      	adds	r7, #12
 800640c:	46bd      	mov	sp, r7
 800640e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006412:	4770      	bx	lr

08006414 <gps_send_cmd_sync>:
 * -     
 * - mutex     
 * - RX Task mutex   ( )
 *===========================================================================*/

bool gps_send_cmd_sync(gps_t *gps, const char *cmd, uint32_t timeout_ms) {
 8006414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006418:	b08f      	sub	sp, #60	@ 0x3c
 800641a:	af00      	add	r7, sp, #0
 800641c:	6278      	str	r0, [r7, #36]	@ 0x24
 800641e:	6239      	str	r1, [r7, #32]
 8006420:	61fa      	str	r2, [r7, #28]
    if (!gps || !cmd || !gps->ops || !gps->ops->send) {
 8006422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006424:	2b00      	cmp	r3, #0
 8006426:	d00b      	beq.n	8006440 <gps_send_cmd_sync+0x2c>
 8006428:	6a3b      	ldr	r3, [r7, #32]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d008      	beq.n	8006440 <gps_send_cmd_sync+0x2c>
 800642e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006430:	68db      	ldr	r3, [r3, #12]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d004      	beq.n	8006440 <gps_send_cmd_sync+0x2c>
 8006436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006438:	68db      	ldr	r3, [r3, #12]
 800643a:	691b      	ldr	r3, [r3, #16]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d109      	bne.n	8006454 <gps_send_cmd_sync+0x40>
        LOG_ERR("Invalid parameters");
 8006440:	f7fb fb98 	bl	8001b74 <HAL_GetTick>
 8006444:	4603      	mov	r3, r0
 8006446:	4a85      	ldr	r2, [pc, #532]	@ (800665c <gps_send_cmd_sync+0x248>)
 8006448:	4619      	mov	r1, r3
 800644a:	4885      	ldr	r0, [pc, #532]	@ (8006660 <gps_send_cmd_sync+0x24c>)
 800644c:	f009 fdf2 	bl	8010034 <iprintf>
        return false;
 8006450:	2300      	movs	r3, #0
 8006452:	e0fe      	b.n	8006652 <gps_send_cmd_sync+0x23e>
    }

    /*  mutex  (   ) */
    if (xSemaphoreTake(gps->mutex, pdMS_TO_TICKS(timeout_ms)) != pdTRUE) {
 8006454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006456:	685e      	ldr	r6, [r3, #4]
 8006458:	69fb      	ldr	r3, [r7, #28]
 800645a:	2200      	movs	r2, #0
 800645c:	613b      	str	r3, [r7, #16]
 800645e:	617a      	str	r2, [r7, #20]
 8006460:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006464:	f04f 0000 	mov.w	r0, #0
 8006468:	f04f 0100 	mov.w	r1, #0
 800646c:	0159      	lsls	r1, r3, #5
 800646e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006472:	0150      	lsls	r0, r2, #5
 8006474:	4602      	mov	r2, r0
 8006476:	460b      	mov	r3, r1
 8006478:	6939      	ldr	r1, [r7, #16]
 800647a:	1a54      	subs	r4, r2, r1
 800647c:	6979      	ldr	r1, [r7, #20]
 800647e:	eb63 0501 	sbc.w	r5, r3, r1
 8006482:	f04f 0200 	mov.w	r2, #0
 8006486:	f04f 0300 	mov.w	r3, #0
 800648a:	00ab      	lsls	r3, r5, #2
 800648c:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8006490:	00a2      	lsls	r2, r4, #2
 8006492:	4614      	mov	r4, r2
 8006494:	461d      	mov	r5, r3
 8006496:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800649a:	460b      	mov	r3, r1
 800649c:	18e3      	adds	r3, r4, r3
 800649e:	60bb      	str	r3, [r7, #8]
 80064a0:	4613      	mov	r3, r2
 80064a2:	eb45 0303 	adc.w	r3, r5, r3
 80064a6:	60fb      	str	r3, [r7, #12]
 80064a8:	f04f 0200 	mov.w	r2, #0
 80064ac:	f04f 0300 	mov.w	r3, #0
 80064b0:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80064b4:	4629      	mov	r1, r5
 80064b6:	00cb      	lsls	r3, r1, #3
 80064b8:	4621      	mov	r1, r4
 80064ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80064be:	4621      	mov	r1, r4
 80064c0:	00ca      	lsls	r2, r1, #3
 80064c2:	4610      	mov	r0, r2
 80064c4:	4619      	mov	r1, r3
 80064c6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80064ca:	f04f 0300 	mov.w	r3, #0
 80064ce:	f7fa fc2b 	bl	8000d28 <__aeabi_uldivmod>
 80064d2:	4602      	mov	r2, r0
 80064d4:	460b      	mov	r3, r1
 80064d6:	4613      	mov	r3, r2
 80064d8:	4619      	mov	r1, r3
 80064da:	4630      	mov	r0, r6
 80064dc:	f003 f888 	bl	80095f0 <xQueueSemaphoreTake>
 80064e0:	4603      	mov	r3, r0
 80064e2:	2b01      	cmp	r3, #1
 80064e4:	d009      	beq.n	80064fa <gps_send_cmd_sync+0xe6>
        LOG_ERR("Failed to acquire mutex for cmd: %s", cmd);
 80064e6:	f7fb fb45 	bl	8001b74 <HAL_GetTick>
 80064ea:	4601      	mov	r1, r0
 80064ec:	6a3b      	ldr	r3, [r7, #32]
 80064ee:	4a5b      	ldr	r2, [pc, #364]	@ (800665c <gps_send_cmd_sync+0x248>)
 80064f0:	485c      	ldr	r0, [pc, #368]	@ (8006664 <gps_send_cmd_sync+0x250>)
 80064f2:	f009 fd9f 	bl	8010034 <iprintf>
        return false;
 80064f6:	2300      	movs	r3, #0
 80064f8:	e0ab      	b.n	8006652 <gps_send_cmd_sync+0x23e>
    }

    /*   (   ) */
    xSemaphoreTake(gps->cmd_sem, 0);
 80064fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006500:	f8d3 39e0 	ldr.w	r3, [r3, #2528]	@ 0x9e0
 8006504:	2100      	movs	r1, #0
 8006506:	4618      	mov	r0, r3
 8006508:	f003 f872 	bl	80095f0 <xQueueSemaphoreTake>

    /*     */
    gps->parser_ctx.cmd_ctx.waiting = true;
 800650c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800650e:	2201      	movs	r2, #1
 8006510:	f883 2828 	strb.w	r2, [r3, #2088]	@ 0x828
    gps->parser_ctx.cmd_ctx.result_ok = false;
 8006514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006516:	2200      	movs	r2, #0
 8006518:	f883 2829 	strb.w	r2, [r3, #2089]	@ 0x829

    /*   */
    size_t cmd_len = strlen(cmd);
 800651c:	6a38      	ldr	r0, [r7, #32]
 800651e:	f7f9 fef7 	bl	8000310 <strlen>
 8006522:	6378      	str	r0, [r7, #52]	@ 0x34
    gps->ops->send(cmd, cmd_len);
 8006524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006526:	68db      	ldr	r3, [r3, #12]
 8006528:	691b      	ldr	r3, [r3, #16]
 800652a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800652c:	6a38      	ldr	r0, [r7, #32]
 800652e:	4798      	blx	r3
    gps->ops->send("\r\n", 2);
 8006530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006532:	68db      	ldr	r3, [r3, #12]
 8006534:	691b      	ldr	r3, [r3, #16]
 8006536:	2102      	movs	r1, #2
 8006538:	484b      	ldr	r0, [pc, #300]	@ (8006668 <gps_send_cmd_sync+0x254>)
 800653a:	4798      	blx	r3

    LOG_DEBUG("CMD TX: %s", cmd);
 800653c:	f7fb fb1a 	bl	8001b74 <HAL_GetTick>
 8006540:	4601      	mov	r1, r0
 8006542:	6a3b      	ldr	r3, [r7, #32]
 8006544:	4a45      	ldr	r2, [pc, #276]	@ (800665c <gps_send_cmd_sync+0x248>)
 8006546:	4849      	ldr	r0, [pc, #292]	@ (800666c <gps_send_cmd_sync+0x258>)
 8006548:	f009 fd74 	bl	8010034 <iprintf>

    /*   (RX Task    ) */
    BaseType_t got = xSemaphoreTake(gps->cmd_sem, pdMS_TO_TICKS(timeout_ms));
 800654c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800654e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006552:	f8d3 49e0 	ldr.w	r4, [r3, #2528]	@ 0x9e0
 8006556:	69fb      	ldr	r3, [r7, #28]
 8006558:	2200      	movs	r2, #0
 800655a:	469a      	mov	sl, r3
 800655c:	4693      	mov	fp, r2
 800655e:	4652      	mov	r2, sl
 8006560:	465b      	mov	r3, fp
 8006562:	f04f 0000 	mov.w	r0, #0
 8006566:	f04f 0100 	mov.w	r1, #0
 800656a:	0159      	lsls	r1, r3, #5
 800656c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006570:	0150      	lsls	r0, r2, #5
 8006572:	4602      	mov	r2, r0
 8006574:	460b      	mov	r3, r1
 8006576:	ebb2 080a 	subs.w	r8, r2, sl
 800657a:	eb63 090b 	sbc.w	r9, r3, fp
 800657e:	f04f 0200 	mov.w	r2, #0
 8006582:	f04f 0300 	mov.w	r3, #0
 8006586:	ea4f 0389 	mov.w	r3, r9, lsl #2
 800658a:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
 800658e:	ea4f 0288 	mov.w	r2, r8, lsl #2
 8006592:	4690      	mov	r8, r2
 8006594:	4699      	mov	r9, r3
 8006596:	eb18 030a 	adds.w	r3, r8, sl
 800659a:	603b      	str	r3, [r7, #0]
 800659c:	eb49 030b 	adc.w	r3, r9, fp
 80065a0:	607b      	str	r3, [r7, #4]
 80065a2:	f04f 0200 	mov.w	r2, #0
 80065a6:	f04f 0300 	mov.w	r3, #0
 80065aa:	e9d7 5600 	ldrd	r5, r6, [r7]
 80065ae:	4631      	mov	r1, r6
 80065b0:	00cb      	lsls	r3, r1, #3
 80065b2:	4629      	mov	r1, r5
 80065b4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80065b8:	4629      	mov	r1, r5
 80065ba:	00ca      	lsls	r2, r1, #3
 80065bc:	4610      	mov	r0, r2
 80065be:	4619      	mov	r1, r3
 80065c0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80065c4:	f04f 0300 	mov.w	r3, #0
 80065c8:	f7fa fbae 	bl	8000d28 <__aeabi_uldivmod>
 80065cc:	4602      	mov	r2, r0
 80065ce:	460b      	mov	r3, r1
 80065d0:	4613      	mov	r3, r2
 80065d2:	4619      	mov	r1, r3
 80065d4:	4620      	mov	r0, r4
 80065d6:	f003 f80b 	bl	80095f0 <xQueueSemaphoreTake>
 80065da:	6338      	str	r0, [r7, #48]	@ 0x30

    /*  */
    gps->parser_ctx.cmd_ctx.waiting = false;
 80065dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065de:	2200      	movs	r2, #0
 80065e0:	f883 2828 	strb.w	r2, [r3, #2088]	@ 0x828

    bool result = (got == pdTRUE) && gps->parser_ctx.cmd_ctx.result_ok;
 80065e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065e6:	2b01      	cmp	r3, #1
 80065e8:	d106      	bne.n	80065f8 <gps_send_cmd_sync+0x1e4>
 80065ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ec:	f893 3829 	ldrb.w	r3, [r3, #2089]	@ 0x829
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d001      	beq.n	80065f8 <gps_send_cmd_sync+0x1e4>
 80065f4:	2301      	movs	r3, #1
 80065f6:	e000      	b.n	80065fa <gps_send_cmd_sync+0x1e6>
 80065f8:	2300      	movs	r3, #0
 80065fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80065fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006602:	f003 0301 	and.w	r3, r3, #1
 8006606:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Mutex  */
    xSemaphoreGive(gps->mutex);
 800660a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800660c:	6858      	ldr	r0, [r3, #4]
 800660e:	2300      	movs	r3, #0
 8006610:	2200      	movs	r2, #0
 8006612:	2100      	movs	r1, #0
 8006614:	f002 fd34 	bl	8009080 <xQueueGenericSend>

    if (!got) {
 8006618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800661a:	2b00      	cmp	r3, #0
 800661c:	d109      	bne.n	8006632 <gps_send_cmd_sync+0x21e>
        LOG_WARN("CMD timeout: %s", cmd);
 800661e:	f7fb faa9 	bl	8001b74 <HAL_GetTick>
 8006622:	4601      	mov	r1, r0
 8006624:	6a3b      	ldr	r3, [r7, #32]
 8006626:	4a0d      	ldr	r2, [pc, #52]	@ (800665c <gps_send_cmd_sync+0x248>)
 8006628:	4811      	ldr	r0, [pc, #68]	@ (8006670 <gps_send_cmd_sync+0x25c>)
 800662a:	f009 fd03 	bl	8010034 <iprintf>
        return false;
 800662e:	2300      	movs	r3, #0
 8006630:	e00f      	b.n	8006652 <gps_send_cmd_sync+0x23e>
    }

    LOG_DEBUG("CMD response: %s", result ? "OK" : "ERROR");
 8006632:	f7fb fa9f 	bl	8001b74 <HAL_GetTick>
 8006636:	4601      	mov	r1, r0
 8006638:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800663c:	2b00      	cmp	r3, #0
 800663e:	d001      	beq.n	8006644 <gps_send_cmd_sync+0x230>
 8006640:	4b0c      	ldr	r3, [pc, #48]	@ (8006674 <gps_send_cmd_sync+0x260>)
 8006642:	e000      	b.n	8006646 <gps_send_cmd_sync+0x232>
 8006644:	4b0c      	ldr	r3, [pc, #48]	@ (8006678 <gps_send_cmd_sync+0x264>)
 8006646:	4a05      	ldr	r2, [pc, #20]	@ (800665c <gps_send_cmd_sync+0x248>)
 8006648:	480c      	ldr	r0, [pc, #48]	@ (800667c <gps_send_cmd_sync+0x268>)
 800664a:	f009 fcf3 	bl	8010034 <iprintf>
    return result;
 800664e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006652:	4618      	mov	r0, r3
 8006654:	373c      	adds	r7, #60	@ 0x3c
 8006656:	46bd      	mov	sp, r7
 8006658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800665c:	080152c4 	.word	0x080152c4
 8006660:	0801541c 	.word	0x0801541c
 8006664:	08015448 	.word	0x08015448
 8006668:	08015484 	.word	0x08015484
 800666c:	08015488 	.word	0x08015488
 8006670:	080154ac 	.word	0x080154ac
 8006674:	080154d4 	.word	0x080154d4
 8006678:	080154d8 	.word	0x080154d8
 800667c:	080154e0 	.word	0x080154e0

08006680 <gps_process_task>:

/*===========================================================================
 * GPS   
 *===========================================================================*/

static void gps_process_task(void *pvParameter) {
 8006680:	b580      	push	{r7, lr}
 8006682:	b088      	sub	sp, #32
 8006684:	af02      	add	r7, sp, #8
 8006686:	6078      	str	r0, [r7, #4]
    gps_t *gps = (gps_t *)pvParameter;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	613b      	str	r3, [r7, #16]
    uint8_t dummy;

    gps->is_alive = true;
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006692:	2201      	movs	r2, #1
 8006694:	f883 29e4 	strb.w	r2, [r3, #2532]	@ 0x9e4
    LOG_INFO("GPS process task started");
 8006698:	f7fb fa6c 	bl	8001b74 <HAL_GetTick>
 800669c:	4603      	mov	r3, r0
 800669e:	4a41      	ldr	r2, [pc, #260]	@ (80067a4 <gps_process_task+0x124>)
 80066a0:	4619      	mov	r1, r3
 80066a2:	4841      	ldr	r0, [pc, #260]	@ (80067a8 <gps_process_task+0x128>)
 80066a4:	f009 fcc6 	bl	8010034 <iprintf>

    while (gps->is_running) {
 80066a8:	e060      	b.n	800676c <gps_process_task+0xec>
        /* RX   (UART ISR queue send) */
        if (xQueueReceive(gps->pkt_queue, &dummy, portMAX_DELAY) == pdTRUE) {
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	689b      	ldr	r3, [r3, #8]
 80066ae:	f107 010a 	add.w	r1, r7, #10
 80066b2:	f04f 32ff 	mov.w	r2, #4294967295
 80066b6:	4618      	mov	r0, r3
 80066b8:	f002 feac 	bl	8009414 <xQueueReceive>
 80066bc:	4603      	mov	r3, r0
 80066be:	2b01      	cmp	r3, #1
 80066c0:	d154      	bne.n	800676c <gps_process_task+0xec>
            /*     */
            static char buf[2048];
            size_t len = ringbuffer_size(&gps->rx_buf);
 80066c2:	693b      	ldr	r3, [r7, #16]
 80066c4:	3310      	adds	r3, #16
 80066c6:	4618      	mov	r0, r3
 80066c8:	f002 f844 	bl	8008754 <ringbuffer_size>
 80066cc:	60f8      	str	r0, [r7, #12]
            if (len > 0) {
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d048      	beq.n	8006766 <gps_process_task+0xe6>
                len = (len > sizeof(buf)) ? sizeof(buf) : len;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80066da:	bf28      	it	cs
 80066dc:	f44f 6300 	movcs.w	r3, #2048	@ 0x800
 80066e0:	60fb      	str	r3, [r7, #12]
                ringbuffer_peek(&gps->rx_buf, buf, len, 0);
 80066e2:	693b      	ldr	r3, [r7, #16]
 80066e4:	f103 0010 	add.w	r0, r3, #16
 80066e8:	2300      	movs	r3, #0
 80066ea:	68fa      	ldr	r2, [r7, #12]
 80066ec:	492f      	ldr	r1, [pc, #188]	@ (80067ac <gps_process_task+0x12c>)
 80066ee:	f002 f993 	bl	8008a18 <ringbuffer_peek>
                LOG_DEBUG_RAW("", buf, len);
 80066f2:	f7fb fa3f 	bl	8001b74 <HAL_GetTick>
 80066f6:	4601      	mov	r1, r0
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	9300      	str	r3, [sp, #0]
 80066fc:	4b2c      	ldr	r3, [pc, #176]	@ (80067b0 <gps_process_task+0x130>)
 80066fe:	4a29      	ldr	r2, [pc, #164]	@ (80067a4 <gps_process_task+0x124>)
 8006700:	482c      	ldr	r0, [pc, #176]	@ (80067b4 <gps_process_task+0x134>)
 8006702:	f009 fc97 	bl	8010034 <iprintf>
 8006706:	2300      	movs	r3, #0
 8006708:	617b      	str	r3, [r7, #20]
 800670a:	e025      	b.n	8006758 <gps_process_task+0xd8>
 800670c:	697b      	ldr	r3, [r7, #20]
 800670e:	4a27      	ldr	r2, [pc, #156]	@ (80067ac <gps_process_task+0x12c>)
 8006710:	4413      	add	r3, r2
 8006712:	781b      	ldrb	r3, [r3, #0]
 8006714:	72fb      	strb	r3, [r7, #11]
 8006716:	7afb      	ldrb	r3, [r7, #11]
 8006718:	2b0d      	cmp	r3, #13
 800671a:	d103      	bne.n	8006724 <gps_process_task+0xa4>
 800671c:	200d      	movs	r0, #13
 800671e:	f009 fc9b 	bl	8010058 <putchar>
 8006722:	e016      	b.n	8006752 <gps_process_task+0xd2>
 8006724:	7afb      	ldrb	r3, [r7, #11]
 8006726:	2b0a      	cmp	r3, #10
 8006728:	d103      	bne.n	8006732 <gps_process_task+0xb2>
 800672a:	200a      	movs	r0, #10
 800672c:	f009 fc94 	bl	8010058 <putchar>
 8006730:	e00f      	b.n	8006752 <gps_process_task+0xd2>
 8006732:	7afb      	ldrb	r3, [r7, #11]
 8006734:	2b1f      	cmp	r3, #31
 8006736:	d907      	bls.n	8006748 <gps_process_task+0xc8>
 8006738:	7afb      	ldrb	r3, [r7, #11]
 800673a:	2b7e      	cmp	r3, #126	@ 0x7e
 800673c:	d804      	bhi.n	8006748 <gps_process_task+0xc8>
 800673e:	7afb      	ldrb	r3, [r7, #11]
 8006740:	4618      	mov	r0, r3
 8006742:	f009 fc89 	bl	8010058 <putchar>
 8006746:	e004      	b.n	8006752 <gps_process_task+0xd2>
 8006748:	7afb      	ldrb	r3, [r7, #11]
 800674a:	4619      	mov	r1, r3
 800674c:	481a      	ldr	r0, [pc, #104]	@ (80067b8 <gps_process_task+0x138>)
 800674e:	f009 fc71 	bl	8010034 <iprintf>
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	3301      	adds	r3, #1
 8006756:	617b      	str	r3, [r7, #20]
 8006758:	697a      	ldr	r2, [r7, #20]
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	429a      	cmp	r2, r3
 800675e:	d3d5      	bcc.n	800670c <gps_process_task+0x8c>
 8006760:	4816      	ldr	r0, [pc, #88]	@ (80067bc <gps_process_task+0x13c>)
 8006762:	f009 fcd7 	bl	8010114 <puts>
            }

            gps_parser_process(gps);
 8006766:	6938      	ldr	r0, [r7, #16]
 8006768:	f000 fe00 	bl	800736c <gps_parser_process>
    while (gps->is_running) {
 800676c:	693b      	ldr	r3, [r7, #16]
 800676e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006772:	f893 39e5 	ldrb.w	r3, [r3, #2533]	@ 0x9e5
 8006776:	2b00      	cmp	r3, #0
 8006778:	d197      	bne.n	80066aa <gps_process_task+0x2a>

        /*    (optional) */
        /*         */
    }

    gps->is_alive = false;
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006780:	2200      	movs	r2, #0
 8006782:	f883 29e4 	strb.w	r2, [r3, #2532]	@ 0x9e4
    LOG_INFO("GPS process task stopped");
 8006786:	f7fb f9f5 	bl	8001b74 <HAL_GetTick>
 800678a:	4603      	mov	r3, r0
 800678c:	4a05      	ldr	r2, [pc, #20]	@ (80067a4 <gps_process_task+0x124>)
 800678e:	4619      	mov	r1, r3
 8006790:	480b      	ldr	r0, [pc, #44]	@ (80067c0 <gps_process_task+0x140>)
 8006792:	f009 fc4f 	bl	8010034 <iprintf>
    vTaskDelete(NULL);
 8006796:	2000      	movs	r0, #0
 8006798:	f003 fca0 	bl	800a0dc <vTaskDelete>
}
 800679c:	bf00      	nop
 800679e:	3718      	adds	r7, #24
 80067a0:	46bd      	mov	sp, r7
 80067a2:	bd80      	pop	{r7, pc}
 80067a4:	080152c4 	.word	0x080152c4
 80067a8:	08015508 	.word	0x08015508
 80067ac:	200066fc 	.word	0x200066fc
 80067b0:	08015530 	.word	0x08015530
 80067b4:	08015534 	.word	0x08015534
 80067b8:	0801554c 	.word	0x0801554c
 80067bc:	08015554 	.word	0x08015554
 80067c0:	0801555c 	.word	0x0801555c

080067c4 <nmea_msg_to_str>:
#define NMEA_MSG_TABLE_SIZE (sizeof(nmea_msg_table) / sizeof(nmea_msg_table[0]))

/*===========================================================================
 * X-Macro    
 *===========================================================================*/
static const char* nmea_msg_to_str(gps_nmea_msg_t msg_id) {
 80067c4:	b480      	push	{r7}
 80067c6:	b083      	sub	sp, #12
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	4603      	mov	r3, r0
 80067cc:	71fb      	strb	r3, [r7, #7]
    if (msg_id == GPS_NMEA_MSG_NONE) return "NONE";
 80067ce:	79fb      	ldrb	r3, [r7, #7]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d101      	bne.n	80067d8 <nmea_msg_to_str+0x14>
 80067d4:	4b18      	ldr	r3, [pc, #96]	@ (8006838 <nmea_msg_to_str+0x74>)
 80067d6:	e028      	b.n	800682a <nmea_msg_to_str+0x66>
    if (msg_id == GPS_NMEA_MSG_INVALID) return "INVALID";
 80067d8:	79fb      	ldrb	r3, [r7, #7]
 80067da:	2bff      	cmp	r3, #255	@ 0xff
 80067dc:	d101      	bne.n	80067e2 <nmea_msg_to_str+0x1e>
 80067de:	4b17      	ldr	r3, [pc, #92]	@ (800683c <nmea_msg_to_str+0x78>)
 80067e0:	e023      	b.n	800682a <nmea_msg_to_str+0x66>

    switch (msg_id) {
 80067e2:	79fb      	ldrb	r3, [r7, #7]
 80067e4:	3b01      	subs	r3, #1
 80067e6:	2b06      	cmp	r3, #6
 80067e8:	d81e      	bhi.n	8006828 <nmea_msg_to_str+0x64>
 80067ea:	a201      	add	r2, pc, #4	@ (adr r2, 80067f0 <nmea_msg_to_str+0x2c>)
 80067ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067f0:	0800680d 	.word	0x0800680d
 80067f4:	08006811 	.word	0x08006811
 80067f8:	08006815 	.word	0x08006815
 80067fc:	08006819 	.word	0x08006819
 8006800:	0800681d 	.word	0x0800681d
 8006804:	08006821 	.word	0x08006821
 8006808:	08006825 	.word	0x08006825
#define X(name, str, handler, field_count, is_urc) \
        case GPS_NMEA_MSG_##name: return str;
        NMEA_MSG_TABLE(X)
 800680c:	4b0c      	ldr	r3, [pc, #48]	@ (8006840 <nmea_msg_to_str+0x7c>)
 800680e:	e00c      	b.n	800682a <nmea_msg_to_str+0x66>
 8006810:	4b0c      	ldr	r3, [pc, #48]	@ (8006844 <nmea_msg_to_str+0x80>)
 8006812:	e00a      	b.n	800682a <nmea_msg_to_str+0x66>
 8006814:	4b0c      	ldr	r3, [pc, #48]	@ (8006848 <nmea_msg_to_str+0x84>)
 8006816:	e008      	b.n	800682a <nmea_msg_to_str+0x66>
 8006818:	4b0c      	ldr	r3, [pc, #48]	@ (800684c <nmea_msg_to_str+0x88>)
 800681a:	e006      	b.n	800682a <nmea_msg_to_str+0x66>
 800681c:	4b0c      	ldr	r3, [pc, #48]	@ (8006850 <nmea_msg_to_str+0x8c>)
 800681e:	e004      	b.n	800682a <nmea_msg_to_str+0x66>
 8006820:	4b0c      	ldr	r3, [pc, #48]	@ (8006854 <nmea_msg_to_str+0x90>)
 8006822:	e002      	b.n	800682a <nmea_msg_to_str+0x66>
 8006824:	4b0c      	ldr	r3, [pc, #48]	@ (8006858 <nmea_msg_to_str+0x94>)
 8006826:	e000      	b.n	800682a <nmea_msg_to_str+0x66>
#undef X
        default: return "UNKNOWN";
 8006828:	4b0c      	ldr	r3, [pc, #48]	@ (800685c <nmea_msg_to_str+0x98>)
    }
}
 800682a:	4618      	mov	r0, r3
 800682c:	370c      	adds	r7, #12
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr
 8006836:	bf00      	nop
 8006838:	080155fc 	.word	0x080155fc
 800683c:	08015604 	.word	0x08015604
 8006840:	080155e0 	.word	0x080155e0
 8006844:	080155e4 	.word	0x080155e4
 8006848:	080155e8 	.word	0x080155e8
 800684c:	080155ec 	.word	0x080155ec
 8006850:	080155f0 	.word	0x080155f0
 8006854:	080155f4 	.word	0x080155f4
 8006858:	080155f8 	.word	0x080155f8
 800685c:	0801560c 	.word	0x0801560c

08006860 <nmea_try_parse>:

/*===========================================================================
 * NMEA   (Chain )
 *===========================================================================*/

parse_result_t nmea_try_parse(gps_t *gps, ringbuffer_t *rb) {
 8006860:	b590      	push	{r4, r7, lr}
 8006862:	b0bd      	sub	sp, #244	@ 0xf4
 8006864:	af02      	add	r7, sp, #8
 8006866:	6078      	str	r0, [r7, #4]
 8006868:	6039      	str	r1, [r7, #0]
    /* 1.    - '$'  NOT_MINE */
    char first;
    if (!ringbuffer_peek(rb, &first, 1, 0)) {
 800686a:	f107 01cb 	add.w	r1, r7, #203	@ 0xcb
 800686e:	2300      	movs	r3, #0
 8006870:	2201      	movs	r2, #1
 8006872:	6838      	ldr	r0, [r7, #0]
 8006874:	f002 f8d0 	bl	8008a18 <ringbuffer_peek>
 8006878:	4603      	mov	r3, r0
 800687a:	f083 0301 	eor.w	r3, r3, #1
 800687e:	b2db      	uxtb	r3, r3
 8006880:	2b00      	cmp	r3, #0
 8006882:	d001      	beq.n	8006888 <nmea_try_parse+0x28>
        return PARSE_NEED_MORE;
 8006884:	2301      	movs	r3, #1
 8006886:	e25b      	b.n	8006d40 <nmea_try_parse+0x4e0>
    }
    if (first != '$') {
 8006888:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 800688c:	2b24      	cmp	r3, #36	@ 0x24
 800688e:	d001      	beq.n	8006894 <nmea_try_parse+0x34>
        return PARSE_NOT_MINE;
 8006890:	2300      	movs	r3, #0
 8006892:	e255      	b.n	8006d40 <nmea_try_parse+0x4e0>
    }

    /* 2.    (6: $GPGGA ) */
    char prefix[7];
    if (!ringbuffer_peek(rb, prefix, 6, 0)) {
 8006894:	f107 01c4 	add.w	r1, r7, #196	@ 0xc4
 8006898:	2300      	movs	r3, #0
 800689a:	2206      	movs	r2, #6
 800689c:	6838      	ldr	r0, [r7, #0]
 800689e:	f002 f8bb 	bl	8008a18 <ringbuffer_peek>
 80068a2:	4603      	mov	r3, r0
 80068a4:	f083 0301 	eor.w	r3, r3, #1
 80068a8:	b2db      	uxtb	r3, r3
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d001      	beq.n	80068b2 <nmea_try_parse+0x52>
        return PARSE_NEED_MORE;
 80068ae:	2301      	movs	r3, #1
 80068b0:	e246      	b.n	8006d40 <nmea_try_parse+0x4e0>
    }
    prefix[6] = '\0';
 80068b2:	2300      	movs	r3, #0
 80068b4:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca

    /* 3. NMEA   (GP, GN, GL, GA, GB ) */
    const char *talker = &prefix[1];  /* $  */
 80068b8:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80068bc:	3301      	adds	r3, #1
 80068be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    if (!(talker[0] == 'G' && (talker[1] == 'P' || talker[1] == 'N' ||
 80068c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068c6:	781b      	ldrb	r3, [r3, #0]
 80068c8:	2b47      	cmp	r3, #71	@ 0x47
 80068ca:	d11d      	bne.n	8006908 <nmea_try_parse+0xa8>
 80068cc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068d0:	3301      	adds	r3, #1
 80068d2:	781b      	ldrb	r3, [r3, #0]
 80068d4:	2b50      	cmp	r3, #80	@ 0x50
 80068d6:	d019      	beq.n	800690c <nmea_try_parse+0xac>
 80068d8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068dc:	3301      	adds	r3, #1
 80068de:	781b      	ldrb	r3, [r3, #0]
 80068e0:	2b4e      	cmp	r3, #78	@ 0x4e
 80068e2:	d013      	beq.n	800690c <nmea_try_parse+0xac>
                               talker[1] == 'L' || talker[1] == 'A' ||
 80068e4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068e8:	3301      	adds	r3, #1
 80068ea:	781b      	ldrb	r3, [r3, #0]
    if (!(talker[0] == 'G' && (talker[1] == 'P' || talker[1] == 'N' ||
 80068ec:	2b4c      	cmp	r3, #76	@ 0x4c
 80068ee:	d00d      	beq.n	800690c <nmea_try_parse+0xac>
                               talker[1] == 'L' || talker[1] == 'A' ||
 80068f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068f4:	3301      	adds	r3, #1
 80068f6:	781b      	ldrb	r3, [r3, #0]
 80068f8:	2b41      	cmp	r3, #65	@ 0x41
 80068fa:	d007      	beq.n	800690c <nmea_try_parse+0xac>
                               talker[1] == 'B'))) {
 80068fc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006900:	3301      	adds	r3, #1
 8006902:	781b      	ldrb	r3, [r3, #0]
                               talker[1] == 'L' || talker[1] == 'A' ||
 8006904:	2b42      	cmp	r3, #66	@ 0x42
 8006906:	d001      	beq.n	800690c <nmea_try_parse+0xac>
        return PARSE_NOT_MINE;  /* Unicore ASCII   ($command,...) */
 8006908:	2300      	movs	r3, #0
 800690a:	e219      	b.n	8006d40 <nmea_try_parse+0x4e0>
    }

    /* 4.    (GGA, RMC, THS ) */
    const char *msg_type = &prefix[3];  /*  ID  */
 800690c:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8006910:	3303      	adds	r3, #3
 8006912:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    gps_nmea_msg_t msg_id = GPS_NMEA_MSG_NONE;
 8006916:	2300      	movs	r3, #0
 8006918:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
    int msg_idx = -1;
 800691c:	f04f 33ff 	mov.w	r3, #4294967295
 8006920:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

    for (size_t i = 0; i < NMEA_MSG_TABLE_SIZE; i++) {
 8006924:	2300      	movs	r3, #0
 8006926:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800692a:	e030      	b.n	800698e <nmea_try_parse+0x12e>
        DEV_ASSERT(nmea_msg_table[i].str != NULL);
 800692c:	4a85      	ldr	r2, [pc, #532]	@ (8006b44 <nmea_try_parse+0x2e4>)
 800692e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006932:	011b      	lsls	r3, r3, #4
 8006934:	4413      	add	r3, r2
 8006936:	3304      	adds	r3, #4
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d105      	bne.n	800694a <nmea_try_parse+0xea>
 800693e:	2300      	movs	r3, #0
 8006940:	4a81      	ldr	r2, [pc, #516]	@ (8006b48 <nmea_try_parse+0x2e8>)
 8006942:	2165      	movs	r1, #101	@ 0x65
 8006944:	4881      	ldr	r0, [pc, #516]	@ (8006b4c <nmea_try_parse+0x2ec>)
 8006946:	f001 fe41 	bl	80085cc <dev_assert_failed>
        if (strncmp(msg_type, nmea_msg_table[i].str, 3) == 0) {
 800694a:	4a7e      	ldr	r2, [pc, #504]	@ (8006b44 <nmea_try_parse+0x2e4>)
 800694c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006950:	011b      	lsls	r3, r3, #4
 8006952:	4413      	add	r3, r2
 8006954:	3304      	adds	r3, #4
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	2203      	movs	r2, #3
 800695a:	4619      	mov	r1, r3
 800695c:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 8006960:	f009 fd42 	bl	80103e8 <strncmp>
 8006964:	4603      	mov	r3, r0
 8006966:	2b00      	cmp	r3, #0
 8006968:	d10c      	bne.n	8006984 <nmea_try_parse+0x124>
            msg_id = nmea_msg_table[i].msg_id;  /*    */
 800696a:	4a76      	ldr	r2, [pc, #472]	@ (8006b44 <nmea_try_parse+0x2e4>)
 800696c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006970:	011b      	lsls	r3, r3, #4
 8006972:	4413      	add	r3, r2
 8006974:	781b      	ldrb	r3, [r3, #0]
 8006976:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
            msg_idx = i;
 800697a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800697e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
            break;
 8006982:	e008      	b.n	8006996 <nmea_try_parse+0x136>
    for (size_t i = 0; i < NMEA_MSG_TABLE_SIZE; i++) {
 8006984:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006988:	3301      	adds	r3, #1
 800698a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800698e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006992:	2b06      	cmp	r3, #6
 8006994:	d9ca      	bls.n	800692c <nmea_try_parse+0xcc>
        }
    }

    if (msg_id == GPS_NMEA_MSG_NONE) {
 8006996:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 800699a:	2b00      	cmp	r3, #0
 800699c:	d101      	bne.n	80069a2 <nmea_try_parse+0x142>
        return PARSE_NOT_MINE;  /*    NMEA  */
 800699e:	2300      	movs	r3, #0
 80069a0:	e1ce      	b.n	8006d40 <nmea_try_parse+0x4e0>
    }

    /*   enum    */
    DEV_ASSERT(msg_idx >= 0 && msg_idx < (int)NMEA_MSG_TABLE_SIZE);
 80069a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	db03      	blt.n	80069b2 <nmea_try_parse+0x152>
 80069aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069ae:	2b06      	cmp	r3, #6
 80069b0:	dd05      	ble.n	80069be <nmea_try_parse+0x15e>
 80069b2:	2300      	movs	r3, #0
 80069b4:	4a66      	ldr	r2, [pc, #408]	@ (8006b50 <nmea_try_parse+0x2f0>)
 80069b6:	2172      	movs	r1, #114	@ 0x72
 80069b8:	4864      	ldr	r0, [pc, #400]	@ (8006b4c <nmea_try_parse+0x2ec>)
 80069ba:	f001 fe07 	bl	80085cc <dev_assert_failed>
    DEV_ASSERT(nmea_msg_table[msg_idx].msg_id == msg_id);
 80069be:	4a61      	ldr	r2, [pc, #388]	@ (8006b44 <nmea_try_parse+0x2e4>)
 80069c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069c4:	011b      	lsls	r3, r3, #4
 80069c6:	4413      	add	r3, r2
 80069c8:	781b      	ldrb	r3, [r3, #0]
 80069ca:	f897 20e7 	ldrb.w	r2, [r7, #231]	@ 0xe7
 80069ce:	429a      	cmp	r2, r3
 80069d0:	d005      	beq.n	80069de <nmea_try_parse+0x17e>
 80069d2:	2300      	movs	r3, #0
 80069d4:	4a5f      	ldr	r2, [pc, #380]	@ (8006b54 <nmea_try_parse+0x2f4>)
 80069d6:	2173      	movs	r1, #115	@ 0x73
 80069d8:	485c      	ldr	r0, [pc, #368]	@ (8006b4c <nmea_try_parse+0x2ec>)
 80069da:	f001 fdf7 	bl	80085cc <dev_assert_failed>

    /* 5. '\r'  ( ) */
    size_t cr_pos;
    if (!ringbuffer_find_char(rb, '\r', GPS_NMEA_MAX_LEN, &cr_pos)) {
 80069de:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80069e2:	2278      	movs	r2, #120	@ 0x78
 80069e4:	210d      	movs	r1, #13
 80069e6:	6838      	ldr	r0, [r7, #0]
 80069e8:	f000 fc20 	bl	800722c <ringbuffer_find_char>
 80069ec:	4603      	mov	r3, r0
 80069ee:	f083 0301 	eor.w	r3, r3, #1
 80069f2:	b2db      	uxtb	r3, r3
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d011      	beq.n	8006a1c <nmea_try_parse+0x1bc>
        /* '\r'  -    INVALID */
        if (ringbuffer_size(rb) >= GPS_NMEA_MAX_LEN) {
 80069f8:	6838      	ldr	r0, [r7, #0]
 80069fa:	f001 feab 	bl	8008754 <ringbuffer_size>
 80069fe:	4603      	mov	r3, r0
 8006a00:	2b77      	cmp	r3, #119	@ 0x77
 8006a02:	d909      	bls.n	8006a18 <nmea_try_parse+0x1b8>
            LOG_WARN("NMEA packet too long without \\r, dropping");
 8006a04:	f7fb f8b6 	bl	8001b74 <HAL_GetTick>
 8006a08:	4603      	mov	r3, r0
 8006a0a:	4a53      	ldr	r2, [pc, #332]	@ (8006b58 <nmea_try_parse+0x2f8>)
 8006a0c:	4619      	mov	r1, r3
 8006a0e:	4853      	ldr	r0, [pc, #332]	@ (8006b5c <nmea_try_parse+0x2fc>)
 8006a10:	f009 fb10 	bl	8010034 <iprintf>
            return PARSE_INVALID;
 8006a14:	2303      	movs	r3, #3
 8006a16:	e193      	b.n	8006d40 <nmea_try_parse+0x4e0>
        }
        /*  ,   */
        return PARSE_NEED_MORE;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	e191      	b.n	8006d40 <nmea_try_parse+0x4e0>
    }

    /* 6.   peek */
    size_t pkt_len = cr_pos + 1;  /* '\r'  */
 8006a1c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006a20:	3301      	adds	r3, #1
 8006a22:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8

    /* '\n'   */
    char next_char;
    if (ringbuffer_peek(rb, &next_char, 1, cr_pos + 1) && next_char == '\n') {
 8006a26:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006a2a:	3301      	adds	r3, #1
 8006a2c:	f107 01bf 	add.w	r1, r7, #191	@ 0xbf
 8006a30:	2201      	movs	r2, #1
 8006a32:	6838      	ldr	r0, [r7, #0]
 8006a34:	f001 fff0 	bl	8008a18 <ringbuffer_peek>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d008      	beq.n	8006a50 <nmea_try_parse+0x1f0>
 8006a3e:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8006a42:	2b0a      	cmp	r3, #10
 8006a44:	d104      	bne.n	8006a50 <nmea_try_parse+0x1f0>
        pkt_len++;
 8006a46:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006a4a:	3301      	adds	r3, #1
 8006a4c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    }

    char buf[GPS_NMEA_MAX_LEN + 1];
    if (!ringbuffer_peek(rb, buf, cr_pos, 0)) {
 8006a50:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006a54:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8006a58:	2300      	movs	r3, #0
 8006a5a:	6838      	ldr	r0, [r7, #0]
 8006a5c:	f001 ffdc 	bl	8008a18 <ringbuffer_peek>
 8006a60:	4603      	mov	r3, r0
 8006a62:	f083 0301 	eor.w	r3, r3, #1
 8006a66:	b2db      	uxtb	r3, r3
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d001      	beq.n	8006a70 <nmea_try_parse+0x210>
        return PARSE_NEED_MORE;
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	e167      	b.n	8006d40 <nmea_try_parse+0x4e0>
    }
    buf[cr_pos] = '\0';
 8006a70:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006a74:	33e8      	adds	r3, #232	@ 0xe8
 8006a76:	443b      	add	r3, r7
 8006a78:	2200      	movs	r2, #0
 8006a7a:	f803 2ca4 	strb.w	r2, [r3, #-164]

    /* 7. Field count  */
    size_t field_count = nmea_count_fields(buf, cr_pos);
 8006a7e:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006a82:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8006a86:	4611      	mov	r1, r2
 8006a88:	4618      	mov	r0, r3
 8006a8a:	f000 f9a2 	bl	8006dd2 <nmea_count_fields>
 8006a8e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    DEV_ASSERT(nmea_msg_table[msg_idx].field_count > 0);
 8006a92:	4a2c      	ldr	r2, [pc, #176]	@ (8006b44 <nmea_try_parse+0x2e4>)
 8006a94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a98:	011b      	lsls	r3, r3, #4
 8006a9a:	4413      	add	r3, r2
 8006a9c:	330c      	adds	r3, #12
 8006a9e:	781b      	ldrb	r3, [r3, #0]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d105      	bne.n	8006ab0 <nmea_try_parse+0x250>
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	4a2e      	ldr	r2, [pc, #184]	@ (8006b60 <nmea_try_parse+0x300>)
 8006aa8:	2192      	movs	r1, #146	@ 0x92
 8006aaa:	4828      	ldr	r0, [pc, #160]	@ (8006b4c <nmea_try_parse+0x2ec>)
 8006aac:	f001 fd8e 	bl	80085cc <dev_assert_failed>
    if (field_count < nmea_msg_table[msg_idx].field_count) {
 8006ab0:	4a24      	ldr	r2, [pc, #144]	@ (8006b44 <nmea_try_parse+0x2e4>)
 8006ab2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ab6:	011b      	lsls	r3, r3, #4
 8006ab8:	4413      	add	r3, r2
 8006aba:	330c      	adds	r3, #12
 8006abc:	781b      	ldrb	r3, [r3, #0]
 8006abe:	461a      	mov	r2, r3
 8006ac0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d220      	bcs.n	8006b0a <nmea_try_parse+0x2aa>
        /*    -   */
        LOG_WARN("NMEA %s field count mismatch: got %zu, expected %d",
 8006ac8:	f7fb f854 	bl	8001b74 <HAL_GetTick>
 8006acc:	4604      	mov	r4, r0
 8006ace:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f7ff fe76 	bl	80067c4 <nmea_msg_to_str>
 8006ad8:	4602      	mov	r2, r0
 8006ada:	491a      	ldr	r1, [pc, #104]	@ (8006b44 <nmea_try_parse+0x2e4>)
 8006adc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ae0:	011b      	lsls	r3, r3, #4
 8006ae2:	440b      	add	r3, r1
 8006ae4:	330c      	adds	r3, #12
 8006ae6:	781b      	ldrb	r3, [r3, #0]
 8006ae8:	9301      	str	r3, [sp, #4]
 8006aea:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006aee:	9300      	str	r3, [sp, #0]
 8006af0:	4613      	mov	r3, r2
 8006af2:	4a19      	ldr	r2, [pc, #100]	@ (8006b58 <nmea_try_parse+0x2f8>)
 8006af4:	4621      	mov	r1, r4
 8006af6:	481b      	ldr	r0, [pc, #108]	@ (8006b64 <nmea_try_parse+0x304>)
 8006af8:	f009 fa9c 	bl	8010034 <iprintf>
                 nmea_msg_to_str(msg_id), field_count,
                 nmea_msg_table[msg_idx].field_count);
        ringbuffer_advance(rb, pkt_len);
 8006afc:	f8d7 10d8 	ldr.w	r1, [r7, #216]	@ 0xd8
 8006b00:	6838      	ldr	r0, [r7, #0]
 8006b02:	f002 f801 	bl	8008b08 <ringbuffer_advance>
        return PARSE_INVALID;
 8006b06:	2303      	movs	r3, #3
 8006b08:	e11a      	b.n	8006d40 <nmea_try_parse+0x4e0>
    }

    /* 8. CRC  */
    size_t star_pos;
    if (!nmea_verify_crc(buf, cr_pos, &star_pos)) {
 8006b0a:	f8d7 10c0 	ldr.w	r1, [r7, #192]	@ 0xc0
 8006b0e:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8006b12:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8006b16:	4618      	mov	r0, r3
 8006b18:	f000 f918 	bl	8006d4c <nmea_verify_crc>
 8006b1c:	4603      	mov	r3, r0
 8006b1e:	f083 0301 	eor.w	r3, r3, #1
 8006b22:	b2db      	uxtb	r3, r3
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d01f      	beq.n	8006b68 <nmea_try_parse+0x308>
        gps->parser_ctx.stats.crc_errors++;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	f8d3 3840 	ldr.w	r3, [r3, #2112]	@ 0x840
 8006b2e:	1c5a      	adds	r2, r3, #1
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f8c3 2840 	str.w	r2, [r3, #2112]	@ 0x840
        ringbuffer_advance(rb, pkt_len);
 8006b36:	f8d7 10d8 	ldr.w	r1, [r7, #216]	@ 0xd8
 8006b3a:	6838      	ldr	r0, [r7, #0]
 8006b3c:	f001 ffe4 	bl	8008b08 <ringbuffer_advance>
        return PARSE_INVALID;
 8006b40:	2303      	movs	r3, #3
 8006b42:	e0fd      	b.n	8006d40 <nmea_try_parse+0x4e0>
 8006b44:	08015f9c 	.word	0x08015f9c
 8006b48:	08015614 	.word	0x08015614
 8006b4c:	08015634 	.word	0x08015634
 8006b50:	0801564c 	.word	0x0801564c
 8006b54:	08015680 	.word	0x08015680
 8006b58:	080156ac 	.word	0x080156ac
 8006b5c:	080156b8 	.word	0x080156b8
 8006b60:	080156f8 	.word	0x080156f8
 8006b64:	08015720 	.word	0x08015720
    }

    /* 9.   */
    if (nmea_msg_table[msg_idx].handler) {
 8006b68:	4a77      	ldr	r2, [pc, #476]	@ (8006d48 <nmea_try_parse+0x4e8>)
 8006b6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b6e:	011b      	lsls	r3, r3, #4
 8006b70:	4413      	add	r3, r2
 8006b72:	3308      	adds	r3, #8
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d00b      	beq.n	8006b92 <nmea_try_parse+0x332>
        nmea_msg_table[msg_idx].handler(gps, buf, star_pos);
 8006b7a:	4a73      	ldr	r2, [pc, #460]	@ (8006d48 <nmea_try_parse+0x4e8>)
 8006b7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b80:	011b      	lsls	r3, r3, #4
 8006b82:	4413      	add	r3, r2
 8006b84:	3308      	adds	r3, #8
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006b8a:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8006b8e:	6878      	ldr	r0, [r7, #4]
 8006b90:	4798      	blx	r3
    }

    /* 10. advance   */
    ringbuffer_advance(rb, pkt_len);
 8006b92:	f8d7 10d8 	ldr.w	r1, [r7, #216]	@ 0xd8
 8006b96:	6838      	ldr	r0, [r7, #0]
 8006b98:	f001 ffb6 	bl	8008b08 <ringbuffer_advance>
    gps->parser_ctx.stats.nmea_packets++;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	f8d3 3830 	ldr.w	r3, [r3, #2096]	@ 0x830
 8006ba2:	1c5a      	adds	r2, r3, #1
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	f8c3 2830 	str.w	r2, [r3, #2096]	@ 0x830
    gps->parser_ctx.stats.last_nmea_tick = xTaskGetTickCount();
 8006baa:	f003 fd59 	bl	800a660 <xTaskGetTickCount>
 8006bae:	4602      	mov	r2, r0
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f8c3 2850 	str.w	r2, [r3, #2128]	@ 0x850

    /* URC     */
    if (nmea_msg_table[msg_idx].is_urc && gps->handler) {
 8006bb6:	4a64      	ldr	r2, [pc, #400]	@ (8006d48 <nmea_try_parse+0x4e8>)
 8006bb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006bbc:	011b      	lsls	r3, r3, #4
 8006bbe:	4413      	add	r3, r2
 8006bc0:	330d      	adds	r3, #13
 8006bc2:	781b      	ldrb	r3, [r3, #0]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	f000 8085 	beq.w	8006cd4 <nmea_try_parse+0x474>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006bd0:	f8d3 39e8 	ldr.w	r3, [r3, #2536]	@ 0x9e8
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d07d      	beq.n	8006cd4 <nmea_try_parse+0x474>
        gps_event_t event = {
 8006bd8:	f107 0308 	add.w	r3, r7, #8
 8006bdc:	2238      	movs	r2, #56	@ 0x38
 8006bde:	2100      	movs	r1, #0
 8006be0:	4618      	mov	r0, r3
 8006be2:	f009 fbf9 	bl	80103d8 <memset>
 8006be6:	2301      	movs	r3, #1
 8006be8:	727b      	strb	r3, [r7, #9]
            .protocol = GPS_PROTOCOL_NMEA,
            .timestamp_ms = xTaskGetTickCount(),
 8006bea:	f003 fd39 	bl	800a660 <xTaskGetTickCount>
 8006bee:	4603      	mov	r3, r0
        gps_event_t event = {
 8006bf0:	60fb      	str	r3, [r7, #12]
 8006bf2:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 8006bf6:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
            .source.nmea_msg_id = msg_id
        };

        /*      */
        if (msg_id == GPS_NMEA_MSG_GGA) {
 8006bfa:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 8006bfe:	2b01      	cmp	r3, #1
 8006c00:	d132      	bne.n	8006c68 <nmea_try_parse+0x408>
            /*    */
            event.type = GPS_EVENT_POSITION_UPDATED;
 8006c02:	2301      	movs	r3, #1
 8006c04:	723b      	strb	r3, [r7, #8]
            event.data.position.latitude = gps->nmea_data.gga.lat;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f503 6306 	add.w	r3, r3, #2144	@ 0x860
 8006c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c10:	e9c7 2304 	strd	r2, r3, [r7, #16]
            event.data.position.longitude = gps->nmea_data.gga.lon;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	f503 6307 	add.w	r3, r3, #2160	@ 0x870
 8006c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c1e:	e9c7 2306 	strd	r2, r3, [r7, #24]
            event.data.position.altitude = gps->nmea_data.gga.alt;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	f503 6309 	add.w	r3, r3, #2192	@ 0x890
 8006c28:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006c2c:	e9c7 2308 	strd	r2, r3, [r7, #32]
            event.data.position.fix_type = gps->nmea_data.gga.fix;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f893 3879 	ldrb.w	r3, [r3, #2169]	@ 0x879
 8006c36:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            event.data.position.sat_count = gps->nmea_data.gga.sat_num;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	f893 387a 	ldrb.w	r3, [r3, #2170]	@ 0x87a
 8006c40:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
            event.data.position.hdop = gps->nmea_data.gga.hdop;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	f503 6308 	add.w	r3, r3, #2176	@ 0x880
 8006c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c4e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
            gps->handler(gps, &event);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c58:	f8d3 39e8 	ldr.w	r3, [r3, #2536]	@ 0x9e8
 8006c5c:	f107 0208 	add.w	r2, r7, #8
 8006c60:	4611      	mov	r1, r2
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	4798      	blx	r3
 8006c66:	e035      	b.n	8006cd4 <nmea_try_parse+0x474>
        } else if (msg_id == GPS_NMEA_MSG_THS) {
 8006c68:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 8006c6c:	2b03      	cmp	r3, #3
 8006c6e:	d121      	bne.n	8006cb4 <nmea_try_parse+0x454>
            /*    */
            event.type = GPS_EVENT_HEADING_UPDATED;
 8006c70:	2302      	movs	r3, #2
 8006c72:	723b      	strb	r3, [r7, #8]
            event.data.heading.heading = gps->nmea_data.ths.heading;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	f503 6312 	add.w	r3, r3, #2336	@ 0x920
 8006c7a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006c7e:	e9c7 2304 	strd	r2, r3, [r7, #16]
            event.data.heading.pitch = 0.0;  /* THS pitch  */
 8006c82:	f04f 0200 	mov.w	r2, #0
 8006c86:	f04f 0300 	mov.w	r3, #0
 8006c8a:	e9c7 2306 	strd	r2, r3, [r7, #24]
            event.data.heading.heading_std = 0.0f;
 8006c8e:	f04f 0300 	mov.w	r3, #0
 8006c92:	623b      	str	r3, [r7, #32]
            event.data.heading.status = gps->nmea_data.ths.mode;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	f893 3920 	ldrb.w	r3, [r3, #2336]	@ 0x920
 8006c9a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            gps->handler(gps, &event);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006ca4:	f8d3 39e8 	ldr.w	r3, [r3, #2536]	@ 0x9e8
 8006ca8:	f107 0208 	add.w	r2, r7, #8
 8006cac:	4611      	mov	r1, r2
 8006cae:	6878      	ldr	r0, [r7, #4]
 8006cb0:	4798      	blx	r3
 8006cb2:	e00f      	b.n	8006cd4 <nmea_try_parse+0x474>
        } else if (msg_id == GPS_NMEA_MSG_RMC) {
 8006cb4:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 8006cb8:	2b02      	cmp	r3, #2
 8006cba:	d10b      	bne.n	8006cd4 <nmea_try_parse+0x474>
            /*    (RMC  ) */
            event.type = GPS_EVENT_VELOCITY_UPDATED;
 8006cbc:	2303      	movs	r3, #3
 8006cbe:	723b      	strb	r3, [r7, #8]
            /* TODO: RMC      */
            gps->handler(gps, &event);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006cc6:	f8d3 39e8 	ldr.w	r3, [r3, #2536]	@ 0x9e8
 8006cca:	f107 0208 	add.w	r2, r7, #8
 8006cce:	4611      	mov	r1, r2
 8006cd0:	6878      	ldr	r0, [r7, #4]
 8006cd2:	4798      	blx	r3
        }
    }

#if defined(USE_STORE_RAW_GGA)
    /* GGA raw   */
    if (msg_id == GPS_NMEA_MSG_GGA && cr_pos < sizeof(gps->nmea_data.gga_raw) - 2) {
 8006cd4:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 8006cd8:	2b01      	cmp	r3, #1
 8006cda:	d130      	bne.n	8006d3e <nmea_try_parse+0x4de>
 8006cdc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006ce0:	2b75      	cmp	r3, #117	@ 0x75
 8006ce2:	d82c      	bhi.n	8006d3e <nmea_try_parse+0x4de>
        memcpy(gps->nmea_data.gga_raw, buf, cr_pos);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	f603 0398 	addw	r3, r3, #2200	@ 0x898
 8006cea:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006cee:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	f009 fc77 	bl	80105e6 <memcpy>
        gps->nmea_data.gga_raw[cr_pos] = '\r';
 8006cf8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006cfc:	687a      	ldr	r2, [r7, #4]
 8006cfe:	4413      	add	r3, r2
 8006d00:	220d      	movs	r2, #13
 8006d02:	f883 2898 	strb.w	r2, [r3, #2200]	@ 0x898
        gps->nmea_data.gga_raw[cr_pos + 1] = '\n';
 8006d06:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006d0a:	3301      	adds	r3, #1
 8006d0c:	687a      	ldr	r2, [r7, #4]
 8006d0e:	4413      	add	r3, r2
 8006d10:	220a      	movs	r2, #10
 8006d12:	f883 2898 	strb.w	r2, [r3, #2200]	@ 0x898
        gps->nmea_data.gga_raw[cr_pos + 2] = '\0';
 8006d16:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006d1a:	3302      	adds	r3, #2
 8006d1c:	687a      	ldr	r2, [r7, #4]
 8006d1e:	4413      	add	r3, r2
 8006d20:	2200      	movs	r2, #0
 8006d22:	f883 2898 	strb.w	r2, [r3, #2200]	@ 0x898
        gps->nmea_data.gga_raw_pos = cr_pos + 2;
 8006d26:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006d2a:	b2db      	uxtb	r3, r3
 8006d2c:	3302      	adds	r3, #2
 8006d2e:	b2da      	uxtb	r2, r3
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	f883 2910 	strb.w	r2, [r3, #2320]	@ 0x910
        gps->nmea_data.gga_is_rdy = true;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2201      	movs	r2, #1
 8006d3a:	f883 2911 	strb.w	r2, [r3, #2321]	@ 0x911
    }
#endif

    return PARSE_OK;
 8006d3e:	2302      	movs	r3, #2
}
 8006d40:	4618      	mov	r0, r3
 8006d42:	37ec      	adds	r7, #236	@ 0xec
 8006d44:	46bd      	mov	sp, r7
 8006d46:	bd90      	pop	{r4, r7, pc}
 8006d48:	08015f9c 	.word	0x08015f9c

08006d4c <nmea_verify_crc>:
 *===========================================================================*/

/**
 * @brief NMEA CRC 
 */
static bool nmea_verify_crc(const char *buf, size_t len, size_t *star_pos) {
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b088      	sub	sp, #32
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	60f8      	str	r0, [r7, #12]
 8006d54:	60b9      	str	r1, [r7, #8]
 8006d56:	607a      	str	r2, [r7, #4]
    /* '*'  */
    const char *star = memchr(buf, '*', len);
 8006d58:	68ba      	ldr	r2, [r7, #8]
 8006d5a:	212a      	movs	r1, #42	@ 0x2a
 8006d5c:	68f8      	ldr	r0, [r7, #12]
 8006d5e:	f7f9 fa87 	bl	8000270 <memchr>
 8006d62:	6178      	str	r0, [r7, #20]
    if (!star || (size_t)(star - buf + 3) > len) {
 8006d64:	697b      	ldr	r3, [r7, #20]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d007      	beq.n	8006d7a <nmea_verify_crc+0x2e>
 8006d6a:	697a      	ldr	r2, [r7, #20]
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	1ad3      	subs	r3, r2, r3
 8006d70:	3303      	adds	r3, #3
 8006d72:	461a      	mov	r2, r3
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d201      	bcs.n	8006d7e <nmea_verify_crc+0x32>
        return false;  /* checksum   */
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	e025      	b.n	8006dca <nmea_verify_crc+0x7e>
    }

    *star_pos = star - buf;
 8006d7e:	697a      	ldr	r2, [r7, #20]
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	1ad3      	subs	r3, r2, r3
 8006d84:	461a      	mov	r2, r3
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	601a      	str	r2, [r3, #0]

    /* CRC  ($  * ) */
    uint8_t calc_crc = 0;
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	77fb      	strb	r3, [r7, #31]
    for (const char *p = buf + 1; p < star; p++) {
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	3301      	adds	r3, #1
 8006d92:	61bb      	str	r3, [r7, #24]
 8006d94:	e007      	b.n	8006da6 <nmea_verify_crc+0x5a>
        calc_crc ^= (uint8_t)*p;
 8006d96:	69bb      	ldr	r3, [r7, #24]
 8006d98:	781a      	ldrb	r2, [r3, #0]
 8006d9a:	7ffb      	ldrb	r3, [r7, #31]
 8006d9c:	4053      	eors	r3, r2
 8006d9e:	77fb      	strb	r3, [r7, #31]
    for (const char *p = buf + 1; p < star; p++) {
 8006da0:	69bb      	ldr	r3, [r7, #24]
 8006da2:	3301      	adds	r3, #1
 8006da4:	61bb      	str	r3, [r7, #24]
 8006da6:	69ba      	ldr	r2, [r7, #24]
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	429a      	cmp	r2, r3
 8006dac:	d3f3      	bcc.n	8006d96 <nmea_verify_crc+0x4a>
    }

    /*  CRC */
    uint8_t recv_crc = hex_to_byte(star + 1);
 8006dae:	697b      	ldr	r3, [r7, #20]
 8006db0:	3301      	adds	r3, #1
 8006db2:	4618      	mov	r0, r3
 8006db4:	f000 fa9d 	bl	80072f2 <hex_to_byte>
 8006db8:	4603      	mov	r3, r0
 8006dba:	74fb      	strb	r3, [r7, #19]

    return (calc_crc == recv_crc);
 8006dbc:	7ffa      	ldrb	r2, [r7, #31]
 8006dbe:	7cfb      	ldrb	r3, [r7, #19]
 8006dc0:	429a      	cmp	r2, r3
 8006dc2:	bf0c      	ite	eq
 8006dc4:	2301      	moveq	r3, #1
 8006dc6:	2300      	movne	r3, #0
 8006dc8:	b2db      	uxtb	r3, r3
}
 8006dca:	4618      	mov	r0, r3
 8006dcc:	3720      	adds	r7, #32
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	bd80      	pop	{r7, pc}

08006dd2 <nmea_count_fields>:

/**
 * @brief NMEA   
 */
static size_t nmea_count_fields(const char *buf, size_t len) {
 8006dd2:	b480      	push	{r7}
 8006dd4:	b085      	sub	sp, #20
 8006dd6:	af00      	add	r7, sp, #0
 8006dd8:	6078      	str	r0, [r7, #4]
 8006dda:	6039      	str	r1, [r7, #0]
    size_t count = 1;  /*  1  */
 8006ddc:	2301      	movs	r3, #1
 8006dde:	60fb      	str	r3, [r7, #12]
    for (size_t i = 0; i < len; i++) {
 8006de0:	2300      	movs	r3, #0
 8006de2:	60bb      	str	r3, [r7, #8]
 8006de4:	e011      	b.n	8006e0a <nmea_count_fields+0x38>
        if (buf[i] == ',') count++;
 8006de6:	687a      	ldr	r2, [r7, #4]
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	4413      	add	r3, r2
 8006dec:	781b      	ldrb	r3, [r3, #0]
 8006dee:	2b2c      	cmp	r3, #44	@ 0x2c
 8006df0:	d102      	bne.n	8006df8 <nmea_count_fields+0x26>
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	3301      	adds	r3, #1
 8006df6:	60fb      	str	r3, [r7, #12]
        if (buf[i] == '*') break;
 8006df8:	687a      	ldr	r2, [r7, #4]
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	4413      	add	r3, r2
 8006dfe:	781b      	ldrb	r3, [r3, #0]
 8006e00:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e02:	d007      	beq.n	8006e14 <nmea_count_fields+0x42>
    for (size_t i = 0; i < len; i++) {
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	3301      	adds	r3, #1
 8006e08:	60bb      	str	r3, [r7, #8]
 8006e0a:	68ba      	ldr	r2, [r7, #8]
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	429a      	cmp	r2, r3
 8006e10:	d3e9      	bcc.n	8006de6 <nmea_count_fields+0x14>
 8006e12:	e000      	b.n	8006e16 <nmea_count_fields+0x44>
        if (buf[i] == '*') break;
 8006e14:	bf00      	nop
    }
    return count;
 8006e16:	68fb      	ldr	r3, [r7, #12]
}
 8006e18:	4618      	mov	r0, r3
 8006e1a:	3714      	adds	r7, #20
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e22:	4770      	bx	lr

08006e24 <parse_lat_lon_str>:

/**
 * @brief /  (DDMM.MMMM )
 */
static double parse_lat_lon_str(const char *str) {
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b088      	sub	sp, #32
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
    if (!str || *str == ',' || *str == '*') return 0.0;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d007      	beq.n	8006e42 <parse_lat_lon_str+0x1e>
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	781b      	ldrb	r3, [r3, #0]
 8006e36:	2b2c      	cmp	r3, #44	@ 0x2c
 8006e38:	d003      	beq.n	8006e42 <parse_lat_lon_str+0x1e>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	781b      	ldrb	r3, [r3, #0]
 8006e3e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e40:	d104      	bne.n	8006e4c <parse_lat_lon_str+0x28>
 8006e42:	f04f 0200 	mov.w	r2, #0
 8006e46:	f04f 0300 	mov.w	r3, #0
 8006e4a:	e03b      	b.n	8006ec4 <parse_lat_lon_str+0xa0>
    double val = atof(str);
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	f007 fb29 	bl	800e4a4 <atof>
 8006e52:	ed87 0b06 	vstr	d0, [r7, #24]
    double deg = (double)((int)(val / 100));
 8006e56:	f04f 0200 	mov.w	r2, #0
 8006e5a:	4b1f      	ldr	r3, [pc, #124]	@ (8006ed8 <parse_lat_lon_str+0xb4>)
 8006e5c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006e60:	f7f9 fd44 	bl	80008ec <__aeabi_ddiv>
 8006e64:	4602      	mov	r2, r0
 8006e66:	460b      	mov	r3, r1
 8006e68:	4610      	mov	r0, r2
 8006e6a:	4619      	mov	r1, r3
 8006e6c:	f7f9 fec4 	bl	8000bf8 <__aeabi_d2iz>
 8006e70:	4603      	mov	r3, r0
 8006e72:	4618      	mov	r0, r3
 8006e74:	f7f9 fba6 	bl	80005c4 <__aeabi_i2d>
 8006e78:	4602      	mov	r2, r0
 8006e7a:	460b      	mov	r3, r1
 8006e7c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    double min = val - (deg * 100);
 8006e80:	f04f 0200 	mov.w	r2, #0
 8006e84:	4b14      	ldr	r3, [pc, #80]	@ (8006ed8 <parse_lat_lon_str+0xb4>)
 8006e86:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006e8a:	f7f9 fc05 	bl	8000698 <__aeabi_dmul>
 8006e8e:	4602      	mov	r2, r0
 8006e90:	460b      	mov	r3, r1
 8006e92:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006e96:	f7f9 fa47 	bl	8000328 <__aeabi_dsub>
 8006e9a:	4602      	mov	r2, r0
 8006e9c:	460b      	mov	r3, r1
 8006e9e:	e9c7 2302 	strd	r2, r3, [r7, #8]
    return deg + (min / 60.0);
 8006ea2:	f04f 0200 	mov.w	r2, #0
 8006ea6:	4b0d      	ldr	r3, [pc, #52]	@ (8006edc <parse_lat_lon_str+0xb8>)
 8006ea8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006eac:	f7f9 fd1e 	bl	80008ec <__aeabi_ddiv>
 8006eb0:	4602      	mov	r2, r0
 8006eb2:	460b      	mov	r3, r1
 8006eb4:	4610      	mov	r0, r2
 8006eb6:	4619      	mov	r1, r3
 8006eb8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006ebc:	f7f9 fa36 	bl	800032c <__adddf3>
 8006ec0:	4602      	mov	r2, r0
 8006ec2:	460b      	mov	r3, r1
}
 8006ec4:	ec43 2b17 	vmov	d7, r2, r3
 8006ec8:	eeb0 0a47 	vmov.f32	s0, s14
 8006ecc:	eef0 0a67 	vmov.f32	s1, s15
 8006ed0:	3720      	adds	r7, #32
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	bd80      	pop	{r7, pc}
 8006ed6:	bf00      	nop
 8006ed8:	40590000 	.word	0x40590000
 8006edc:	404e0000 	.word	0x404e0000

08006ee0 <get_field>:

/**
 * @brief      
 */
static const char* get_field(const char *buf, size_t len, int field_num) {
 8006ee0:	b480      	push	{r7}
 8006ee2:	b089      	sub	sp, #36	@ 0x24
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	60f8      	str	r0, [r7, #12]
 8006ee8:	60b9      	str	r1, [r7, #8]
 8006eea:	607a      	str	r2, [r7, #4]
    int current = 0;
 8006eec:	2300      	movs	r3, #0
 8006eee:	61fb      	str	r3, [r7, #28]
    const char *p = buf;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	61bb      	str	r3, [r7, #24]
    const char *end = buf + len;
 8006ef4:	68fa      	ldr	r2, [r7, #12]
 8006ef6:	68bb      	ldr	r3, [r7, #8]
 8006ef8:	4413      	add	r3, r2
 8006efa:	617b      	str	r3, [r7, #20]

    while (p < end && current < field_num) {
 8006efc:	e009      	b.n	8006f12 <get_field+0x32>
        if (*p == ',') current++;
 8006efe:	69bb      	ldr	r3, [r7, #24]
 8006f00:	781b      	ldrb	r3, [r3, #0]
 8006f02:	2b2c      	cmp	r3, #44	@ 0x2c
 8006f04:	d102      	bne.n	8006f0c <get_field+0x2c>
 8006f06:	69fb      	ldr	r3, [r7, #28]
 8006f08:	3301      	adds	r3, #1
 8006f0a:	61fb      	str	r3, [r7, #28]
        p++;
 8006f0c:	69bb      	ldr	r3, [r7, #24]
 8006f0e:	3301      	adds	r3, #1
 8006f10:	61bb      	str	r3, [r7, #24]
    while (p < end && current < field_num) {
 8006f12:	69ba      	ldr	r2, [r7, #24]
 8006f14:	697b      	ldr	r3, [r7, #20]
 8006f16:	429a      	cmp	r2, r3
 8006f18:	d203      	bcs.n	8006f22 <get_field+0x42>
 8006f1a:	69fa      	ldr	r2, [r7, #28]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	429a      	cmp	r2, r3
 8006f20:	dbed      	blt.n	8006efe <get_field+0x1e>
    }

    return (current == field_num) ? p : NULL;
 8006f22:	69fa      	ldr	r2, [r7, #28]
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	429a      	cmp	r2, r3
 8006f28:	d101      	bne.n	8006f2e <get_field+0x4e>
 8006f2a:	69bb      	ldr	r3, [r7, #24]
 8006f2c:	e000      	b.n	8006f30 <get_field+0x50>
 8006f2e:	2300      	movs	r3, #0
}
 8006f30:	4618      	mov	r0, r3
 8006f32:	3724      	adds	r7, #36	@ 0x24
 8006f34:	46bd      	mov	sp, r7
 8006f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3a:	4770      	bx	lr
 8006f3c:	0000      	movs	r0, r0
	...

08006f40 <parse_field_double>:

/**
 * @brief   double 
 */
static double parse_field_double(const char *field) {
 8006f40:	b580      	push	{r7, lr}
 8006f42:	b082      	sub	sp, #8
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
    if (!field || *field == ',' || *field == '*') return 0.0;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d007      	beq.n	8006f5e <parse_field_double+0x1e>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	781b      	ldrb	r3, [r3, #0]
 8006f52:	2b2c      	cmp	r3, #44	@ 0x2c
 8006f54:	d003      	beq.n	8006f5e <parse_field_double+0x1e>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	781b      	ldrb	r3, [r3, #0]
 8006f5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f5c:	d102      	bne.n	8006f64 <parse_field_double+0x24>
 8006f5e:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 8006f80 <parse_field_double+0x40>
 8006f62:	e006      	b.n	8006f72 <parse_field_double+0x32>
    return atof(field);
 8006f64:	6878      	ldr	r0, [r7, #4]
 8006f66:	f007 fa9d 	bl	800e4a4 <atof>
 8006f6a:	eeb0 7a40 	vmov.f32	s14, s0
 8006f6e:	eef0 7a60 	vmov.f32	s15, s1
}
 8006f72:	eeb0 0a47 	vmov.f32	s0, s14
 8006f76:	eef0 0a67 	vmov.f32	s1, s15
 8006f7a:	3708      	adds	r7, #8
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	bd80      	pop	{r7, pc}
	...

08006f88 <parse_field_int>:

/**
 * @brief   int 
 */
static int parse_field_int(const char *field) {
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b082      	sub	sp, #8
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
    if (!field || *field == ',' || *field == '*') return 0;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d007      	beq.n	8006fa6 <parse_field_int+0x1e>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	781b      	ldrb	r3, [r3, #0]
 8006f9a:	2b2c      	cmp	r3, #44	@ 0x2c
 8006f9c:	d003      	beq.n	8006fa6 <parse_field_int+0x1e>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	781b      	ldrb	r3, [r3, #0]
 8006fa2:	2b2a      	cmp	r3, #42	@ 0x2a
 8006fa4:	d101      	bne.n	8006faa <parse_field_int+0x22>
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	e003      	b.n	8006fb2 <parse_field_int+0x2a>
    return atoi(field);
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f007 fa7d 	bl	800e4aa <atoi>
 8006fb0:	4603      	mov	r3, r0
}
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	3708      	adds	r7, #8
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bd80      	pop	{r7, pc}

08006fba <parse_field_char>:

/**
 * @brief   char 
 */
static char parse_field_char(const char *field) {
 8006fba:	b480      	push	{r7}
 8006fbc:	b083      	sub	sp, #12
 8006fbe:	af00      	add	r7, sp, #0
 8006fc0:	6078      	str	r0, [r7, #4]
    if (!field || *field == ',' || *field == '*') return '\0';
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d007      	beq.n	8006fd8 <parse_field_char+0x1e>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	781b      	ldrb	r3, [r3, #0]
 8006fcc:	2b2c      	cmp	r3, #44	@ 0x2c
 8006fce:	d003      	beq.n	8006fd8 <parse_field_char+0x1e>
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	781b      	ldrb	r3, [r3, #0]
 8006fd4:	2b2a      	cmp	r3, #42	@ 0x2a
 8006fd6:	d101      	bne.n	8006fdc <parse_field_char+0x22>
 8006fd8:	2300      	movs	r3, #0
 8006fda:	e001      	b.n	8006fe0 <parse_field_char+0x26>
    return *field;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	781b      	ldrb	r3, [r3, #0]
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	370c      	adds	r7, #12
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fea:	4770      	bx	lr

08006fec <nmea_parse_gga>:

/*===========================================================================
 * GGA 
 *===========================================================================*/
static void nmea_parse_gga(gps_t *gps, const char *buf, size_t len) {
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b086      	sub	sp, #24
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	60f8      	str	r0, [r7, #12]
 8006ff4:	60b9      	str	r1, [r7, #8]
 8006ff6:	607a      	str	r2, [r7, #4]
    const char *field;

    /* Field 1: Time (HHMMSS.ss) */
    field = get_field(buf, len, 1);
 8006ff8:	2201      	movs	r2, #1
 8006ffa:	6879      	ldr	r1, [r7, #4]
 8006ffc:	68b8      	ldr	r0, [r7, #8]
 8006ffe:	f7ff ff6f 	bl	8006ee0 <get_field>
 8007002:	6178      	str	r0, [r7, #20]
    if (field && *field != ',') {
 8007004:	697b      	ldr	r3, [r7, #20]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d03e      	beq.n	8007088 <nmea_parse_gga+0x9c>
 800700a:	697b      	ldr	r3, [r7, #20]
 800700c:	781b      	ldrb	r3, [r3, #0]
 800700e:	2b2c      	cmp	r3, #44	@ 0x2c
 8007010:	d03a      	beq.n	8007088 <nmea_parse_gga+0x9c>
        gps->nmea_data.gga.hour = (field[0] - '0') * 10 + (field[1] - '0');
 8007012:	697b      	ldr	r3, [r7, #20]
 8007014:	781b      	ldrb	r3, [r3, #0]
 8007016:	3b30      	subs	r3, #48	@ 0x30
 8007018:	b2db      	uxtb	r3, r3
 800701a:	461a      	mov	r2, r3
 800701c:	0092      	lsls	r2, r2, #2
 800701e:	4413      	add	r3, r2
 8007020:	005b      	lsls	r3, r3, #1
 8007022:	b2da      	uxtb	r2, r3
 8007024:	697b      	ldr	r3, [r7, #20]
 8007026:	3301      	adds	r3, #1
 8007028:	781b      	ldrb	r3, [r3, #0]
 800702a:	4413      	add	r3, r2
 800702c:	b2db      	uxtb	r3, r3
 800702e:	3b30      	subs	r3, #48	@ 0x30
 8007030:	b2da      	uxtb	r2, r3
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	f883 2858 	strb.w	r2, [r3, #2136]	@ 0x858
        gps->nmea_data.gga.min = (field[2] - '0') * 10 + (field[3] - '0');
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	3302      	adds	r3, #2
 800703c:	781b      	ldrb	r3, [r3, #0]
 800703e:	3b30      	subs	r3, #48	@ 0x30
 8007040:	b2db      	uxtb	r3, r3
 8007042:	461a      	mov	r2, r3
 8007044:	0092      	lsls	r2, r2, #2
 8007046:	4413      	add	r3, r2
 8007048:	005b      	lsls	r3, r3, #1
 800704a:	b2da      	uxtb	r2, r3
 800704c:	697b      	ldr	r3, [r7, #20]
 800704e:	3303      	adds	r3, #3
 8007050:	781b      	ldrb	r3, [r3, #0]
 8007052:	4413      	add	r3, r2
 8007054:	b2db      	uxtb	r3, r3
 8007056:	3b30      	subs	r3, #48	@ 0x30
 8007058:	b2da      	uxtb	r2, r3
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	f883 2859 	strb.w	r2, [r3, #2137]	@ 0x859
        gps->nmea_data.gga.sec = (field[4] - '0') * 10 + (field[5] - '0');
 8007060:	697b      	ldr	r3, [r7, #20]
 8007062:	3304      	adds	r3, #4
 8007064:	781b      	ldrb	r3, [r3, #0]
 8007066:	3b30      	subs	r3, #48	@ 0x30
 8007068:	b2db      	uxtb	r3, r3
 800706a:	461a      	mov	r2, r3
 800706c:	0092      	lsls	r2, r2, #2
 800706e:	4413      	add	r3, r2
 8007070:	005b      	lsls	r3, r3, #1
 8007072:	b2da      	uxtb	r2, r3
 8007074:	697b      	ldr	r3, [r7, #20]
 8007076:	3305      	adds	r3, #5
 8007078:	781b      	ldrb	r3, [r3, #0]
 800707a:	4413      	add	r3, r2
 800707c:	b2db      	uxtb	r3, r3
 800707e:	3b30      	subs	r3, #48	@ 0x30
 8007080:	b2da      	uxtb	r2, r3
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	f883 285a 	strb.w	r2, [r3, #2138]	@ 0x85a
    }

    /* Field 2: Latitude */
    field = get_field(buf, len, 2);
 8007088:	2202      	movs	r2, #2
 800708a:	6879      	ldr	r1, [r7, #4]
 800708c:	68b8      	ldr	r0, [r7, #8]
 800708e:	f7ff ff27 	bl	8006ee0 <get_field>
 8007092:	6178      	str	r0, [r7, #20]
    if (field) gps->nmea_data.gga.lat = parse_lat_lon_str(field);
 8007094:	697b      	ldr	r3, [r7, #20]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d00b      	beq.n	80070b2 <nmea_parse_gga+0xc6>
 800709a:	6978      	ldr	r0, [r7, #20]
 800709c:	f7ff fec2 	bl	8006e24 <parse_lat_lon_str>
 80070a0:	eeb0 7a40 	vmov.f32	s14, s0
 80070a4:	eef0 7a60 	vmov.f32	s15, s1
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	f503 6306 	add.w	r3, r3, #2144	@ 0x860
 80070ae:	ed83 7b00 	vstr	d7, [r3]

    /* Field 3: N/S */
    field = get_field(buf, len, 3);
 80070b2:	2203      	movs	r2, #3
 80070b4:	6879      	ldr	r1, [r7, #4]
 80070b6:	68b8      	ldr	r0, [r7, #8]
 80070b8:	f7ff ff12 	bl	8006ee0 <get_field>
 80070bc:	6178      	str	r0, [r7, #20]
    gps->nmea_data.gga.ns = parse_field_char(field);
 80070be:	6978      	ldr	r0, [r7, #20]
 80070c0:	f7ff ff7b 	bl	8006fba <parse_field_char>
 80070c4:	4603      	mov	r3, r0
 80070c6:	461a      	mov	r2, r3
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	f883 2868 	strb.w	r2, [r3, #2152]	@ 0x868

    /* Field 4: Longitude */
    field = get_field(buf, len, 4);
 80070ce:	2204      	movs	r2, #4
 80070d0:	6879      	ldr	r1, [r7, #4]
 80070d2:	68b8      	ldr	r0, [r7, #8]
 80070d4:	f7ff ff04 	bl	8006ee0 <get_field>
 80070d8:	6178      	str	r0, [r7, #20]
    if (field) gps->nmea_data.gga.lon = parse_lat_lon_str(field);
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d00b      	beq.n	80070f8 <nmea_parse_gga+0x10c>
 80070e0:	6978      	ldr	r0, [r7, #20]
 80070e2:	f7ff fe9f 	bl	8006e24 <parse_lat_lon_str>
 80070e6:	eeb0 7a40 	vmov.f32	s14, s0
 80070ea:	eef0 7a60 	vmov.f32	s15, s1
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	f503 6307 	add.w	r3, r3, #2160	@ 0x870
 80070f4:	ed83 7b00 	vstr	d7, [r3]

    /* Field 5: E/W */
    field = get_field(buf, len, 5);
 80070f8:	2205      	movs	r2, #5
 80070fa:	6879      	ldr	r1, [r7, #4]
 80070fc:	68b8      	ldr	r0, [r7, #8]
 80070fe:	f7ff feef 	bl	8006ee0 <get_field>
 8007102:	6178      	str	r0, [r7, #20]
    gps->nmea_data.gga.ew = parse_field_char(field);
 8007104:	6978      	ldr	r0, [r7, #20]
 8007106:	f7ff ff58 	bl	8006fba <parse_field_char>
 800710a:	4603      	mov	r3, r0
 800710c:	461a      	mov	r2, r3
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	f883 2878 	strb.w	r2, [r3, #2168]	@ 0x878

    /* Field 6: Fix quality */
    field = get_field(buf, len, 6);
 8007114:	2206      	movs	r2, #6
 8007116:	6879      	ldr	r1, [r7, #4]
 8007118:	68b8      	ldr	r0, [r7, #8]
 800711a:	f7ff fee1 	bl	8006ee0 <get_field>
 800711e:	6178      	str	r0, [r7, #20]
    gps->nmea_data.gga.fix = (gps_fix_t)parse_field_int(field);
 8007120:	6978      	ldr	r0, [r7, #20]
 8007122:	f7ff ff31 	bl	8006f88 <parse_field_int>
 8007126:	4603      	mov	r3, r0
 8007128:	b2da      	uxtb	r2, r3
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	f883 2879 	strb.w	r2, [r3, #2169]	@ 0x879

    /* Field 7: Number of satellites */
    field = get_field(buf, len, 7);
 8007130:	2207      	movs	r2, #7
 8007132:	6879      	ldr	r1, [r7, #4]
 8007134:	68b8      	ldr	r0, [r7, #8]
 8007136:	f7ff fed3 	bl	8006ee0 <get_field>
 800713a:	6178      	str	r0, [r7, #20]
    gps->nmea_data.gga.sat_num = parse_field_int(field);
 800713c:	6978      	ldr	r0, [r7, #20]
 800713e:	f7ff ff23 	bl	8006f88 <parse_field_int>
 8007142:	4603      	mov	r3, r0
 8007144:	b2da      	uxtb	r2, r3
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	f883 287a 	strb.w	r2, [r3, #2170]	@ 0x87a

    /* Field 8: HDOP */
    field = get_field(buf, len, 8);
 800714c:	2208      	movs	r2, #8
 800714e:	6879      	ldr	r1, [r7, #4]
 8007150:	68b8      	ldr	r0, [r7, #8]
 8007152:	f7ff fec5 	bl	8006ee0 <get_field>
 8007156:	6178      	str	r0, [r7, #20]
    gps->nmea_data.gga.hdop = parse_field_double(field);
 8007158:	6978      	ldr	r0, [r7, #20]
 800715a:	f7ff fef1 	bl	8006f40 <parse_field_double>
 800715e:	eeb0 7a40 	vmov.f32	s14, s0
 8007162:	eef0 7a60 	vmov.f32	s15, s1
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	f503 6308 	add.w	r3, r3, #2176	@ 0x880
 800716c:	ed83 7b00 	vstr	d7, [r3]

    /* Field 9: Altitude */
    field = get_field(buf, len, 9);
 8007170:	2209      	movs	r2, #9
 8007172:	6879      	ldr	r1, [r7, #4]
 8007174:	68b8      	ldr	r0, [r7, #8]
 8007176:	f7ff feb3 	bl	8006ee0 <get_field>
 800717a:	6178      	str	r0, [r7, #20]
    gps->nmea_data.gga.alt = parse_field_double(field);
 800717c:	6978      	ldr	r0, [r7, #20]
 800717e:	f7ff fedf 	bl	8006f40 <parse_field_double>
 8007182:	eeb0 7a40 	vmov.f32	s14, s0
 8007186:	eef0 7a60 	vmov.f32	s15, s1
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	f503 6309 	add.w	r3, r3, #2192	@ 0x890
 8007190:	ed03 7b02 	vstr	d7, [r3, #-8]

    /* Field 11: Geoid separation */
    field = get_field(buf, len, 11);
 8007194:	220b      	movs	r2, #11
 8007196:	6879      	ldr	r1, [r7, #4]
 8007198:	68b8      	ldr	r0, [r7, #8]
 800719a:	f7ff fea1 	bl	8006ee0 <get_field>
 800719e:	6178      	str	r0, [r7, #20]
    gps->nmea_data.gga.geo_sep = parse_field_double(field);
 80071a0:	6978      	ldr	r0, [r7, #20]
 80071a2:	f7ff fecd 	bl	8006f40 <parse_field_double>
 80071a6:	eeb0 7a40 	vmov.f32	s14, s0
 80071aa:	eef0 7a60 	vmov.f32	s15, s1
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	f503 6309 	add.w	r3, r3, #2192	@ 0x890
 80071b4:	ed83 7b00 	vstr	d7, [r3]
}
 80071b8:	bf00      	nop
 80071ba:	3718      	adds	r7, #24
 80071bc:	46bd      	mov	sp, r7
 80071be:	bd80      	pop	{r7, pc}

080071c0 <nmea_parse_rmc>:

/*===========================================================================
 * RMC  ( -  )
 *===========================================================================*/
static void nmea_parse_rmc(gps_t *gps, const char *buf, size_t len) {
 80071c0:	b480      	push	{r7}
 80071c2:	b085      	sub	sp, #20
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	60f8      	str	r0, [r7, #12]
 80071c8:	60b9      	str	r1, [r7, #8]
 80071ca:	607a      	str	r2, [r7, #4]
    /* RMC     */
    (void)gps;
    (void)buf;
    (void)len;
}
 80071cc:	bf00      	nop
 80071ce:	3714      	adds	r7, #20
 80071d0:	46bd      	mov	sp, r7
 80071d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d6:	4770      	bx	lr

080071d8 <nmea_parse_ths>:

/*===========================================================================
 * THS  (Heading)
 *===========================================================================*/
static void nmea_parse_ths(gps_t *gps, const char *buf, size_t len) {
 80071d8:	b580      	push	{r7, lr}
 80071da:	b086      	sub	sp, #24
 80071dc:	af00      	add	r7, sp, #0
 80071de:	60f8      	str	r0, [r7, #12]
 80071e0:	60b9      	str	r1, [r7, #8]
 80071e2:	607a      	str	r2, [r7, #4]
    const char *field;

    /* Field 1: Heading */
    field = get_field(buf, len, 1);
 80071e4:	2201      	movs	r2, #1
 80071e6:	6879      	ldr	r1, [r7, #4]
 80071e8:	68b8      	ldr	r0, [r7, #8]
 80071ea:	f7ff fe79 	bl	8006ee0 <get_field>
 80071ee:	6178      	str	r0, [r7, #20]
    gps->nmea_data.ths.heading = parse_field_double(field);
 80071f0:	6978      	ldr	r0, [r7, #20]
 80071f2:	f7ff fea5 	bl	8006f40 <parse_field_double>
 80071f6:	eeb0 7a40 	vmov.f32	s14, s0
 80071fa:	eef0 7a60 	vmov.f32	s15, s1
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	f503 6312 	add.w	r3, r3, #2336	@ 0x920
 8007204:	ed03 7b02 	vstr	d7, [r3, #-8]

    /* Field 2: Mode */
    field = get_field(buf, len, 2);
 8007208:	2202      	movs	r2, #2
 800720a:	6879      	ldr	r1, [r7, #4]
 800720c:	68b8      	ldr	r0, [r7, #8]
 800720e:	f7ff fe67 	bl	8006ee0 <get_field>
 8007212:	6178      	str	r0, [r7, #20]
    gps->nmea_data.ths.mode = (gps_ths_mode_t)parse_field_char(field);
 8007214:	6978      	ldr	r0, [r7, #20]
 8007216:	f7ff fed0 	bl	8006fba <parse_field_char>
 800721a:	4603      	mov	r3, r0
 800721c:	461a      	mov	r2, r3
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	f883 2920 	strb.w	r2, [r3, #2336]	@ 0x920
}
 8007224:	bf00      	nop
 8007226:	3718      	adds	r7, #24
 8007228:	46bd      	mov	sp, r7
 800722a:	bd80      	pop	{r7, pc}

0800722c <ringbuffer_find_char>:

/*===========================================================================
 *   
 *===========================================================================*/

bool ringbuffer_find_char(ringbuffer_t *rb, char ch, size_t max_search, size_t *pos) {
 800722c:	b580      	push	{r7, lr}
 800722e:	b088      	sub	sp, #32
 8007230:	af00      	add	r7, sp, #0
 8007232:	60f8      	str	r0, [r7, #12]
 8007234:	607a      	str	r2, [r7, #4]
 8007236:	603b      	str	r3, [r7, #0]
 8007238:	460b      	mov	r3, r1
 800723a:	72fb      	strb	r3, [r7, #11]
    size_t available = ringbuffer_size(rb);
 800723c:	68f8      	ldr	r0, [r7, #12]
 800723e:	f001 fa89 	bl	8008754 <ringbuffer_size>
 8007242:	61b8      	str	r0, [r7, #24]
    size_t search_len = (max_search < available) ? max_search : available;
 8007244:	69ba      	ldr	r2, [r7, #24]
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	4293      	cmp	r3, r2
 800724a:	bf28      	it	cs
 800724c:	4613      	movcs	r3, r2
 800724e:	617b      	str	r3, [r7, #20]

    for (size_t i = 0; i < search_len; i++) {
 8007250:	2300      	movs	r3, #0
 8007252:	61fb      	str	r3, [r7, #28]
 8007254:	e01a      	b.n	800728c <ringbuffer_find_char+0x60>
        char c;
        if (!ringbuffer_peek(rb, &c, 1, i)) {
 8007256:	f107 0113 	add.w	r1, r7, #19
 800725a:	69fb      	ldr	r3, [r7, #28]
 800725c:	2201      	movs	r2, #1
 800725e:	68f8      	ldr	r0, [r7, #12]
 8007260:	f001 fbda 	bl	8008a18 <ringbuffer_peek>
 8007264:	4603      	mov	r3, r0
 8007266:	f083 0301 	eor.w	r3, r3, #1
 800726a:	b2db      	uxtb	r3, r3
 800726c:	2b00      	cmp	r3, #0
 800726e:	d001      	beq.n	8007274 <ringbuffer_find_char+0x48>
            return false;
 8007270:	2300      	movs	r3, #0
 8007272:	e010      	b.n	8007296 <ringbuffer_find_char+0x6a>
        }
        if (c == ch) {
 8007274:	7cfb      	ldrb	r3, [r7, #19]
 8007276:	7afa      	ldrb	r2, [r7, #11]
 8007278:	429a      	cmp	r2, r3
 800727a:	d104      	bne.n	8007286 <ringbuffer_find_char+0x5a>
            *pos = i;
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	69fa      	ldr	r2, [r7, #28]
 8007280:	601a      	str	r2, [r3, #0]
            return true;
 8007282:	2301      	movs	r3, #1
 8007284:	e007      	b.n	8007296 <ringbuffer_find_char+0x6a>
    for (size_t i = 0; i < search_len; i++) {
 8007286:	69fb      	ldr	r3, [r7, #28]
 8007288:	3301      	adds	r3, #1
 800728a:	61fb      	str	r3, [r7, #28]
 800728c:	69fa      	ldr	r2, [r7, #28]
 800728e:	697b      	ldr	r3, [r7, #20]
 8007290:	429a      	cmp	r2, r3
 8007292:	d3e0      	bcc.n	8007256 <ringbuffer_find_char+0x2a>
        }
    }
    return false;
 8007294:	2300      	movs	r3, #0
}
 8007296:	4618      	mov	r0, r3
 8007298:	3720      	adds	r7, #32
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}

0800729e <hex_char_to_num>:

uint8_t hex_char_to_num(char ch) {
 800729e:	b480      	push	{r7}
 80072a0:	b083      	sub	sp, #12
 80072a2:	af00      	add	r7, sp, #0
 80072a4:	4603      	mov	r3, r0
 80072a6:	71fb      	strb	r3, [r7, #7]
    if (ch >= '0' && ch <= '9') return ch - '0';
 80072a8:	79fb      	ldrb	r3, [r7, #7]
 80072aa:	2b2f      	cmp	r3, #47	@ 0x2f
 80072ac:	d906      	bls.n	80072bc <hex_char_to_num+0x1e>
 80072ae:	79fb      	ldrb	r3, [r7, #7]
 80072b0:	2b39      	cmp	r3, #57	@ 0x39
 80072b2:	d803      	bhi.n	80072bc <hex_char_to_num+0x1e>
 80072b4:	79fb      	ldrb	r3, [r7, #7]
 80072b6:	3b30      	subs	r3, #48	@ 0x30
 80072b8:	b2db      	uxtb	r3, r3
 80072ba:	e014      	b.n	80072e6 <hex_char_to_num+0x48>
    if (ch >= 'A' && ch <= 'F') return ch - 'A' + 10;
 80072bc:	79fb      	ldrb	r3, [r7, #7]
 80072be:	2b40      	cmp	r3, #64	@ 0x40
 80072c0:	d906      	bls.n	80072d0 <hex_char_to_num+0x32>
 80072c2:	79fb      	ldrb	r3, [r7, #7]
 80072c4:	2b46      	cmp	r3, #70	@ 0x46
 80072c6:	d803      	bhi.n	80072d0 <hex_char_to_num+0x32>
 80072c8:	79fb      	ldrb	r3, [r7, #7]
 80072ca:	3b37      	subs	r3, #55	@ 0x37
 80072cc:	b2db      	uxtb	r3, r3
 80072ce:	e00a      	b.n	80072e6 <hex_char_to_num+0x48>
    if (ch >= 'a' && ch <= 'f') return ch - 'a' + 10;
 80072d0:	79fb      	ldrb	r3, [r7, #7]
 80072d2:	2b60      	cmp	r3, #96	@ 0x60
 80072d4:	d906      	bls.n	80072e4 <hex_char_to_num+0x46>
 80072d6:	79fb      	ldrb	r3, [r7, #7]
 80072d8:	2b66      	cmp	r3, #102	@ 0x66
 80072da:	d803      	bhi.n	80072e4 <hex_char_to_num+0x46>
 80072dc:	79fb      	ldrb	r3, [r7, #7]
 80072de:	3b57      	subs	r3, #87	@ 0x57
 80072e0:	b2db      	uxtb	r3, r3
 80072e2:	e000      	b.n	80072e6 <hex_char_to_num+0x48>
    return 0;
 80072e4:	2300      	movs	r3, #0
}
 80072e6:	4618      	mov	r0, r3
 80072e8:	370c      	adds	r7, #12
 80072ea:	46bd      	mov	sp, r7
 80072ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f0:	4770      	bx	lr

080072f2 <hex_to_byte>:

uint8_t hex_to_byte(const char *hex) {
 80072f2:	b590      	push	{r4, r7, lr}
 80072f4:	b083      	sub	sp, #12
 80072f6:	af00      	add	r7, sp, #0
 80072f8:	6078      	str	r0, [r7, #4]
    return (hex_char_to_num(hex[0]) << 4) | hex_char_to_num(hex[1]);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	781b      	ldrb	r3, [r3, #0]
 80072fe:	4618      	mov	r0, r3
 8007300:	f7ff ffcd 	bl	800729e <hex_char_to_num>
 8007304:	4603      	mov	r3, r0
 8007306:	b25b      	sxtb	r3, r3
 8007308:	011b      	lsls	r3, r3, #4
 800730a:	b25c      	sxtb	r4, r3
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	3301      	adds	r3, #1
 8007310:	781b      	ldrb	r3, [r3, #0]
 8007312:	4618      	mov	r0, r3
 8007314:	f7ff ffc3 	bl	800729e <hex_char_to_num>
 8007318:	4603      	mov	r3, r0
 800731a:	b25b      	sxtb	r3, r3
 800731c:	4323      	orrs	r3, r4
 800731e:	b25b      	sxtb	r3, r3
 8007320:	b2db      	uxtb	r3, r3
}
 8007322:	4618      	mov	r0, r3
 8007324:	370c      	adds	r7, #12
 8007326:	46bd      	mov	sp, r7
 8007328:	bd90      	pop	{r4, r7, pc}
	...

0800732c <gps_parser_init>:

/*===========================================================================
 *  
 *===========================================================================*/

void gps_parser_init(gps_t *gps) {
 800732c:	b580      	push	{r7, lr}
 800732e:	b082      	sub	sp, #8
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
    if (!gps) return;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d010      	beq.n	800735c <gps_parser_init+0x30>

    memset(&gps->parser_ctx, 0, sizeof(gps_parser_ctx_t));
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	f603 0328 	addw	r3, r3, #2088	@ 0x828
 8007340:	2230      	movs	r2, #48	@ 0x30
 8007342:	2100      	movs	r1, #0
 8007344:	4618      	mov	r0, r3
 8007346:	f009 f847 	bl	80103d8 <memset>
    LOG_INFO("GPS parser initialized");
 800734a:	f7fa fc13 	bl	8001b74 <HAL_GetTick>
 800734e:	4603      	mov	r3, r0
 8007350:	4a04      	ldr	r2, [pc, #16]	@ (8007364 <gps_parser_init+0x38>)
 8007352:	4619      	mov	r1, r3
 8007354:	4804      	ldr	r0, [pc, #16]	@ (8007368 <gps_parser_init+0x3c>)
 8007356:	f008 fe6d 	bl	8010034 <iprintf>
 800735a:	e000      	b.n	800735e <gps_parser_init+0x32>
    if (!gps) return;
 800735c:	bf00      	nop
}
 800735e:	3708      	adds	r7, #8
 8007360:	46bd      	mov	sp, r7
 8007362:	bd80      	pop	{r7, pc}
 8007364:	0801576c 	.word	0x0801576c
 8007368:	08015778 	.word	0x08015778

0800736c <gps_parser_process>:

/*===========================================================================
 *    (Chain )
 *===========================================================================*/

parse_result_t gps_parser_process(gps_t *gps) {
 800736c:	b580      	push	{r7, lr}
 800736e:	b084      	sub	sp, #16
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
    if (!gps) return PARSE_INVALID;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d101      	bne.n	800737e <gps_parser_process+0x12>
 800737a:	2303      	movs	r3, #3
 800737c:	e05d      	b.n	800743a <gps_parser_process+0xce>

    ringbuffer_t *rb = &gps->rx_buf;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	3310      	adds	r3, #16
 8007382:	60bb      	str	r3, [r7, #8]
    parse_result_t result = PARSE_NEED_MORE;
 8007384:	2301      	movs	r3, #1
 8007386:	73fb      	strb	r3, [r7, #15]

    while (ringbuffer_size(rb) > 0) {
 8007388:	e050      	b.n	800742c <gps_parser_process+0xc0>
         * Chain :   " " 
         * NOT_MINE    
         */

        /* 1. NMEA  ($GPxxx, $GNxxx ) */
        result = nmea_try_parse(gps, rb);
 800738a:	68b9      	ldr	r1, [r7, #8]
 800738c:	6878      	ldr	r0, [r7, #4]
 800738e:	f7ff fa67 	bl	8006860 <nmea_try_parse>
 8007392:	4603      	mov	r3, r0
 8007394:	73fb      	strb	r3, [r7, #15]

        /* 2. NMEA  Unicore ASCII  ($command,response:...) */
        if (result == PARSE_NOT_MINE) {
 8007396:	7bfb      	ldrb	r3, [r7, #15]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d105      	bne.n	80073a8 <gps_parser_process+0x3c>
            result = unicore_ascii_try_parse(gps, rb);
 800739c:	68b9      	ldr	r1, [r7, #8]
 800739e:	6878      	ldr	r0, [r7, #4]
 80073a0:	f000 f890 	bl	80074c4 <unicore_ascii_try_parse>
 80073a4:	4603      	mov	r3, r0
 80073a6:	73fb      	strb	r3, [r7, #15]
        }

        /* 3. Unicore ASCII  Unicore Binary  (0xAA 0x44 0xB5) */
        if (result == PARSE_NOT_MINE) {
 80073a8:	7bfb      	ldrb	r3, [r7, #15]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d105      	bne.n	80073ba <gps_parser_process+0x4e>
            result = unicore_bin_try_parse(gps, rb);
 80073ae:	68b9      	ldr	r1, [r7, #8]
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f000 f9d1 	bl	8007758 <unicore_bin_try_parse>
 80073b6:	4603      	mov	r3, r0
 80073b8:	73fb      	strb	r3, [r7, #15]
        }

        /* 4. RTCM  (0xD3) */
        if (result == PARSE_NOT_MINE) {
 80073ba:	7bfb      	ldrb	r3, [r7, #15]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d105      	bne.n	80073cc <gps_parser_process+0x60>
            result = rtcm_try_parse(gps, rb);
 80073c0:	68b9      	ldr	r1, [r7, #8]
 80073c2:	6878      	ldr	r0, [r7, #4]
 80073c4:	f000 ff38 	bl	8008238 <rtcm_try_parse>
 80073c8:	4603      	mov	r3, r0
 80073ca:	73fb      	strb	r3, [r7, #15]
        }

        /*   */
        switch (result) {
 80073cc:	7bfb      	ldrb	r3, [r7, #15]
 80073ce:	2b03      	cmp	r3, #3
 80073d0:	d82c      	bhi.n	800742c <gps_parser_process+0xc0>
 80073d2:	a201      	add	r2, pc, #4	@ (adr r2, 80073d8 <gps_parser_process+0x6c>)
 80073d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073d8:	08007415 	.word	0x08007415
 80073dc:	080073f9 	.word	0x080073f9
 80073e0:	080073e9 	.word	0x080073e9
 80073e4:	080073fd 	.word	0x080073fd
            case PARSE_OK:
                /*  , advance    */
                gps->parser_ctx.stats.rx_packets++;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	f8d3 382c 	ldr.w	r3, [r3, #2092]	@ 0x82c
 80073ee:	1c5a      	adds	r2, r3, #1
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	f8c3 282c 	str.w	r2, [r3, #2092]	@ 0x82c
                continue;  /*    */
 80073f6:	e019      	b.n	800742c <gps_parser_process+0xc0>

            case PARSE_NEED_MORE:
                /*  ,   */
                return result;
 80073f8:	7bfb      	ldrb	r3, [r7, #15]
 80073fa:	e01e      	b.n	800743a <gps_parser_process+0xce>

            case PARSE_INVALID:
                /* CRC  , 1 skip   */
                gps->parser_ctx.stats.invalid_packets++;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	f8d3 3844 	ldr.w	r3, [r3, #2116]	@ 0x844
 8007402:	1c5a      	adds	r2, r3, #1
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	f8c3 2844 	str.w	r2, [r3, #2116]	@ 0x844
                ringbuffer_advance(rb, 1);
 800740a:	2101      	movs	r1, #1
 800740c:	68b8      	ldr	r0, [r7, #8]
 800740e:	f001 fb7b 	bl	8008b08 <ringbuffer_advance>
                continue;
 8007412:	e00b      	b.n	800742c <gps_parser_process+0xc0>

            case PARSE_NOT_MINE:
                /*   ,     skip */
                gps->parser_ctx.stats.unknown_packets++;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	f8d3 3848 	ldr.w	r3, [r3, #2120]	@ 0x848
 800741a:	1c5a      	adds	r2, r3, #1
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	f8c3 2848 	str.w	r2, [r3, #2120]	@ 0x848
                ringbuffer_advance(rb, 1);
 8007422:	2101      	movs	r1, #1
 8007424:	68b8      	ldr	r0, [r7, #8]
 8007426:	f001 fb6f 	bl	8008b08 <ringbuffer_advance>
                continue;
 800742a:	bf00      	nop
    while (ringbuffer_size(rb) > 0) {
 800742c:	68b8      	ldr	r0, [r7, #8]
 800742e:	f001 f991 	bl	8008754 <ringbuffer_size>
 8007432:	4603      	mov	r3, r0
 8007434:	2b00      	cmp	r3, #0
 8007436:	d1a8      	bne.n	800738a <gps_parser_process+0x1e>
        }
    }

    return PARSE_NEED_MORE;
 8007438:	2301      	movs	r3, #1
}
 800743a:	4618      	mov	r0, r3
 800743c:	3710      	adds	r7, #16
 800743e:	46bd      	mov	sp, r7
 8007440:	bd80      	pop	{r7, pc}
 8007442:	bf00      	nop

08007444 <unicore_bin_msg_to_str>:
/*===========================================================================
 * X-Macro    
 *===========================================================================*/

/* Unicore Binary  ID   */
static const char* unicore_bin_msg_to_str(uint16_t msg_id) {
 8007444:	b480      	push	{r7}
 8007446:	b083      	sub	sp, #12
 8007448:	af00      	add	r7, sp, #0
 800744a:	4603      	mov	r3, r0
 800744c:	80fb      	strh	r3, [r7, #6]
    switch (msg_id) {
 800744e:	88fb      	ldrh	r3, [r7, #6]
 8007450:	f640 024a 	movw	r2, #2122	@ 0x84a
 8007454:	4293      	cmp	r3, r2
 8007456:	d01c      	beq.n	8007492 <unicore_bin_msg_to_str+0x4e>
 8007458:	f640 024a 	movw	r2, #2122	@ 0x84a
 800745c:	4293      	cmp	r3, r2
 800745e:	dc1e      	bgt.n	800749e <unicore_bin_msg_to_str+0x5a>
 8007460:	f640 0248 	movw	r2, #2120	@ 0x848
 8007464:	4293      	cmp	r3, r2
 8007466:	d012      	beq.n	800748e <unicore_bin_msg_to_str+0x4a>
 8007468:	f640 0248 	movw	r2, #2120	@ 0x848
 800746c:	4293      	cmp	r3, r2
 800746e:	dc16      	bgt.n	800749e <unicore_bin_msg_to_str+0x5a>
 8007470:	f640 0246 	movw	r2, #2118	@ 0x846
 8007474:	4293      	cmp	r3, r2
 8007476:	d008      	beq.n	800748a <unicore_bin_msg_to_str+0x46>
 8007478:	f640 0246 	movw	r2, #2118	@ 0x846
 800747c:	4293      	cmp	r3, r2
 800747e:	dc0e      	bgt.n	800749e <unicore_bin_msg_to_str+0x5a>
 8007480:	2b2a      	cmp	r3, #42	@ 0x2a
 8007482:	d008      	beq.n	8007496 <unicore_bin_msg_to_str+0x52>
 8007484:	2b63      	cmp	r3, #99	@ 0x63
 8007486:	d008      	beq.n	800749a <unicore_bin_msg_to_str+0x56>
 8007488:	e009      	b.n	800749e <unicore_bin_msg_to_str+0x5a>
#define X(name, id, handler, is_urc) case id: return #name;
        UNICORE_BIN_MSG_TABLE(X)
 800748a:	4b08      	ldr	r3, [pc, #32]	@ (80074ac <unicore_bin_msg_to_str+0x68>)
 800748c:	e008      	b.n	80074a0 <unicore_bin_msg_to_str+0x5c>
 800748e:	4b08      	ldr	r3, [pc, #32]	@ (80074b0 <unicore_bin_msg_to_str+0x6c>)
 8007490:	e006      	b.n	80074a0 <unicore_bin_msg_to_str+0x5c>
 8007492:	4b08      	ldr	r3, [pc, #32]	@ (80074b4 <unicore_bin_msg_to_str+0x70>)
 8007494:	e004      	b.n	80074a0 <unicore_bin_msg_to_str+0x5c>
 8007496:	4b08      	ldr	r3, [pc, #32]	@ (80074b8 <unicore_bin_msg_to_str+0x74>)
 8007498:	e002      	b.n	80074a0 <unicore_bin_msg_to_str+0x5c>
 800749a:	4b08      	ldr	r3, [pc, #32]	@ (80074bc <unicore_bin_msg_to_str+0x78>)
 800749c:	e000      	b.n	80074a0 <unicore_bin_msg_to_str+0x5c>
#undef X
        default: return "UNKNOWN";
 800749e:	4b08      	ldr	r3, [pc, #32]	@ (80074c0 <unicore_bin_msg_to_str+0x7c>)
    }
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	370c      	adds	r7, #12
 80074a4:	46bd      	mov	sp, r7
 80074a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074aa:	4770      	bx	lr
 80074ac:	0801579c 	.word	0x0801579c
 80074b0:	080157a4 	.word	0x080157a4
 80074b4:	080157b0 	.word	0x080157b0
 80074b8:	080157b8 	.word	0x080157b8
 80074bc:	080157c0 	.word	0x080157c0
 80074c0:	080157c8 	.word	0x080157c8

080074c4 <unicore_ascii_try_parse>:

/*===========================================================================
 * Unicore ASCII  ($command,response:OK*XX)
 *===========================================================================*/

parse_result_t unicore_ascii_try_parse(gps_t *gps, ringbuffer_t *rb) {
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b0ba      	sub	sp, #232	@ 0xe8
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
 80074cc:	6039      	str	r1, [r7, #0]
    /* 1.    - '$'  NOT_MINE */
    char first;
    if (!ringbuffer_peek(rb, &first, 1, 0)) {
 80074ce:	f107 01db 	add.w	r1, r7, #219	@ 0xdb
 80074d2:	2300      	movs	r3, #0
 80074d4:	2201      	movs	r2, #1
 80074d6:	6838      	ldr	r0, [r7, #0]
 80074d8:	f001 fa9e 	bl	8008a18 <ringbuffer_peek>
 80074dc:	4603      	mov	r3, r0
 80074de:	f083 0301 	eor.w	r3, r3, #1
 80074e2:	b2db      	uxtb	r3, r3
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d001      	beq.n	80074ec <unicore_ascii_try_parse+0x28>
        return PARSE_NEED_MORE;
 80074e8:	2301      	movs	r3, #1
 80074ea:	e124      	b.n	8007736 <unicore_ascii_try_parse+0x272>
    }
    if (first != '$') {
 80074ec:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80074f0:	2b24      	cmp	r3, #36	@ 0x24
 80074f2:	d001      	beq.n	80074f8 <unicore_ascii_try_parse+0x34>
        return PARSE_NOT_MINE;
 80074f4:	2300      	movs	r3, #0
 80074f6:	e11e      	b.n	8007736 <unicore_ascii_try_parse+0x272>
    }

    /* 2. "$command,"   (9) */
    char prefix[10];
    if (!ringbuffer_peek(rb, prefix, 9, 0)) {
 80074f8:	f107 01d0 	add.w	r1, r7, #208	@ 0xd0
 80074fc:	2300      	movs	r3, #0
 80074fe:	2209      	movs	r2, #9
 8007500:	6838      	ldr	r0, [r7, #0]
 8007502:	f001 fa89 	bl	8008a18 <ringbuffer_peek>
 8007506:	4603      	mov	r3, r0
 8007508:	f083 0301 	eor.w	r3, r3, #1
 800750c:	b2db      	uxtb	r3, r3
 800750e:	2b00      	cmp	r3, #0
 8007510:	d001      	beq.n	8007516 <unicore_ascii_try_parse+0x52>
        return PARSE_NEED_MORE;
 8007512:	2301      	movs	r3, #1
 8007514:	e10f      	b.n	8007736 <unicore_ascii_try_parse+0x272>
    }
    prefix[9] = '\0';
 8007516:	2300      	movs	r3, #0
 8007518:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9

    if (strncmp(prefix + 1, "command,", 8) != 0) {
 800751c:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8007520:	3301      	adds	r3, #1
 8007522:	2208      	movs	r2, #8
 8007524:	4986      	ldr	r1, [pc, #536]	@ (8007740 <unicore_ascii_try_parse+0x27c>)
 8007526:	4618      	mov	r0, r3
 8007528:	f008 ff5e 	bl	80103e8 <strncmp>
 800752c:	4603      	mov	r3, r0
 800752e:	2b00      	cmp	r3, #0
 8007530:	d001      	beq.n	8007536 <unicore_ascii_try_parse+0x72>
        return PARSE_NOT_MINE;  /* NMEA   */
 8007532:	2300      	movs	r3, #0
 8007534:	e0ff      	b.n	8007736 <unicore_ascii_try_parse+0x272>
    }

    /* 3. '\r'  ( ) */
    size_t cr_pos;
    if (!ringbuffer_find_char(rb, '\r', GPS_UNICORE_ASCII_MAX, &cr_pos)) {
 8007536:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800753a:	2280      	movs	r2, #128	@ 0x80
 800753c:	210d      	movs	r1, #13
 800753e:	6838      	ldr	r0, [r7, #0]
 8007540:	f7ff fe74 	bl	800722c <ringbuffer_find_char>
 8007544:	4603      	mov	r3, r0
 8007546:	f083 0301 	eor.w	r3, r3, #1
 800754a:	b2db      	uxtb	r3, r3
 800754c:	2b00      	cmp	r3, #0
 800754e:	d009      	beq.n	8007564 <unicore_ascii_try_parse+0xa0>
        if (ringbuffer_size(rb) >= GPS_UNICORE_ASCII_MAX) {
 8007550:	6838      	ldr	r0, [r7, #0]
 8007552:	f001 f8ff 	bl	8008754 <ringbuffer_size>
 8007556:	4603      	mov	r3, r0
 8007558:	2b7f      	cmp	r3, #127	@ 0x7f
 800755a:	d901      	bls.n	8007560 <unicore_ascii_try_parse+0x9c>
            return PARSE_INVALID;
 800755c:	2303      	movs	r3, #3
 800755e:	e0ea      	b.n	8007736 <unicore_ascii_try_parse+0x272>
        }
        return PARSE_NEED_MORE;
 8007560:	2301      	movs	r3, #1
 8007562:	e0e8      	b.n	8007736 <unicore_ascii_try_parse+0x272>
    }

    /* 4.   peek */
    size_t pkt_len = cr_pos + 1;
 8007564:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007568:	3301      	adds	r3, #1
 800756a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    char next_char;
    if (ringbuffer_peek(rb, &next_char, 1, cr_pos + 1) && next_char == '\n') {
 800756e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007572:	3301      	adds	r3, #1
 8007574:	f107 01cb 	add.w	r1, r7, #203	@ 0xcb
 8007578:	2201      	movs	r2, #1
 800757a:	6838      	ldr	r0, [r7, #0]
 800757c:	f001 fa4c 	bl	8008a18 <ringbuffer_peek>
 8007580:	4603      	mov	r3, r0
 8007582:	2b00      	cmp	r3, #0
 8007584:	d008      	beq.n	8007598 <unicore_ascii_try_parse+0xd4>
 8007586:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 800758a:	2b0a      	cmp	r3, #10
 800758c:	d104      	bne.n	8007598 <unicore_ascii_try_parse+0xd4>
        pkt_len++;
 800758e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007592:	3301      	adds	r3, #1
 8007594:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    }

    char buf[GPS_UNICORE_ASCII_MAX + 1];
    if (!ringbuffer_peek(rb, buf, cr_pos, 0)) {
 8007598:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 800759c:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 80075a0:	2300      	movs	r3, #0
 80075a2:	6838      	ldr	r0, [r7, #0]
 80075a4:	f001 fa38 	bl	8008a18 <ringbuffer_peek>
 80075a8:	4603      	mov	r3, r0
 80075aa:	f083 0301 	eor.w	r3, r3, #1
 80075ae:	b2db      	uxtb	r3, r3
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d001      	beq.n	80075b8 <unicore_ascii_try_parse+0xf4>
        return PARSE_NEED_MORE;
 80075b4:	2301      	movs	r3, #1
 80075b6:	e0be      	b.n	8007736 <unicore_ascii_try_parse+0x272>
    }
    buf[cr_pos] = '\0';
 80075b8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80075bc:	33e8      	adds	r3, #232	@ 0xe8
 80075be:	443b      	add	r3, r7
 80075c0:	2200      	movs	r2, #0
 80075c2:	f803 2ca0 	strb.w	r2, [r3, #-160]

    /* 5. CRC  */
    size_t star_pos;
    if (!unicore_ascii_verify_crc(buf, cr_pos, &star_pos)) {
 80075c6:	f8d7 10cc 	ldr.w	r1, [r7, #204]	@ 0xcc
 80075ca:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 80075ce:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80075d2:	4618      	mov	r0, r3
 80075d4:	f000 fb46 	bl	8007c64 <unicore_ascii_verify_crc>
 80075d8:	4603      	mov	r3, r0
 80075da:	f083 0301 	eor.w	r3, r3, #1
 80075de:	b2db      	uxtb	r3, r3
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d00d      	beq.n	8007600 <unicore_ascii_try_parse+0x13c>
        gps->parser_ctx.stats.crc_errors++;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f8d3 3840 	ldr.w	r3, [r3, #2112]	@ 0x840
 80075ea:	1c5a      	adds	r2, r3, #1
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	f8c3 2840 	str.w	r2, [r3, #2112]	@ 0x840
        ringbuffer_advance(rb, pkt_len);
 80075f2:	f8d7 10e4 	ldr.w	r1, [r7, #228]	@ 0xe4
 80075f6:	6838      	ldr	r0, [r7, #0]
 80075f8:	f001 fa86 	bl	8008b08 <ringbuffer_advance>
        return PARSE_INVALID;
 80075fc:	2303      	movs	r3, #3
 80075fe:	e09a      	b.n	8007736 <unicore_ascii_try_parse+0x272>
    }

    /* 6. Response  ("response:OK"  "response:ERROR") */
    gps_unicore_resp_t resp = GPS_UNICORE_RESP_UNKNOWN;
 8007600:	2303      	movs	r3, #3
 8007602:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
    const char *resp_str = strstr(buf, "response:");
 8007606:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800760a:	494e      	ldr	r1, [pc, #312]	@ (8007744 <unicore_ascii_try_parse+0x280>)
 800760c:	4618      	mov	r0, r3
 800760e:	f008 ff10 	bl	8010432 <strstr>
 8007612:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
    if (resp_str) {
 8007616:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800761a:	2b00      	cmp	r3, #0
 800761c:	d036      	beq.n	800768c <unicore_ascii_try_parse+0x1c8>
        resp_str += 9;  /* "response:"  */
 800761e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007622:	3309      	adds	r3, #9
 8007624:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

        while(*resp_str == ' ' || *resp_str == '\t')
 8007628:	e004      	b.n	8007634 <unicore_ascii_try_parse+0x170>
        {
        	resp_str++;
 800762a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800762e:	3301      	adds	r3, #1
 8007630:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
        while(*resp_str == ' ' || *resp_str == '\t')
 8007634:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007638:	781b      	ldrb	r3, [r3, #0]
 800763a:	2b20      	cmp	r3, #32
 800763c:	d0f5      	beq.n	800762a <unicore_ascii_try_parse+0x166>
 800763e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007642:	781b      	ldrb	r3, [r3, #0]
 8007644:	2b09      	cmp	r3, #9
 8007646:	d0f0      	beq.n	800762a <unicore_ascii_try_parse+0x166>
        }
        /*      (   ) */
        LOG_INFO("UM982 <- %s", resp_str);
 8007648:	f7fa fa94 	bl	8001b74 <HAL_GetTick>
 800764c:	4601      	mov	r1, r0
 800764e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007652:	4a3d      	ldr	r2, [pc, #244]	@ (8007748 <unicore_ascii_try_parse+0x284>)
 8007654:	483d      	ldr	r0, [pc, #244]	@ (800774c <unicore_ascii_try_parse+0x288>)
 8007656:	f008 fced 	bl	8010034 <iprintf>

        if (strncmp(resp_str, "OK", 2) == 0) {
 800765a:	2202      	movs	r2, #2
 800765c:	493c      	ldr	r1, [pc, #240]	@ (8007750 <unicore_ascii_try_parse+0x28c>)
 800765e:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 8007662:	f008 fec1 	bl	80103e8 <strncmp>
 8007666:	4603      	mov	r3, r0
 8007668:	2b00      	cmp	r3, #0
 800766a:	d103      	bne.n	8007674 <unicore_ascii_try_parse+0x1b0>
            resp = GPS_UNICORE_RESP_OK;
 800766c:	2301      	movs	r3, #1
 800766e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
 8007672:	e00b      	b.n	800768c <unicore_ascii_try_parse+0x1c8>
        } else if (strncmp(resp_str, "ERROR", 5) == 0) {
 8007674:	2205      	movs	r2, #5
 8007676:	4937      	ldr	r1, [pc, #220]	@ (8007754 <unicore_ascii_try_parse+0x290>)
 8007678:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 800767c:	f008 feb4 	bl	80103e8 <strncmp>
 8007680:	4603      	mov	r3, r0
 8007682:	2b00      	cmp	r3, #0
 8007684:	d102      	bne.n	800768c <unicore_ascii_try_parse+0x1c8>
            resp = GPS_UNICORE_RESP_ERROR;
 8007686:	2302      	movs	r3, #2
 8007688:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        }
    }

    /* 7. advance */
    ringbuffer_advance(rb, pkt_len);
 800768c:	f8d7 10e4 	ldr.w	r1, [r7, #228]	@ 0xe4
 8007690:	6838      	ldr	r0, [r7, #0]
 8007692:	f001 fa39 	bl	8008b08 <ringbuffer_advance>
    gps->parser_ctx.stats.unicore_cmd_packets++;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
 800769c:	1c5a      	adds	r2, r3, #1
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834

    /* 8.       */
    if (gps->parser_ctx.cmd_ctx.waiting) {
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f893 3828 	ldrb.w	r3, [r3, #2088]	@ 0x828
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d01a      	beq.n	80076e4 <unicore_ascii_try_parse+0x220>
        gps->parser_ctx.cmd_ctx.result_ok = (resp == GPS_UNICORE_RESP_OK);
 80076ae:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80076b2:	2b01      	cmp	r3, #1
 80076b4:	bf0c      	ite	eq
 80076b6:	2301      	moveq	r3, #1
 80076b8:	2300      	movne	r3, #0
 80076ba:	b2da      	uxtb	r2, r3
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	f883 2829 	strb.w	r2, [r3, #2089]	@ 0x829
        if (gps->cmd_sem) {
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80076c8:	f8d3 39e0 	ldr.w	r3, [r3, #2528]	@ 0x9e0
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d009      	beq.n	80076e4 <unicore_ascii_try_parse+0x220>
            xSemaphoreGive(gps->cmd_sem);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80076d6:	f8d3 09e0 	ldr.w	r0, [r3, #2528]	@ 0x9e0
 80076da:	2300      	movs	r3, #0
 80076dc:	2200      	movs	r2, #0
 80076de:	2100      	movs	r1, #0
 80076e0:	f001 fcce 	bl	8009080 <xQueueGenericSend>
        }
    }

    /* 9.      */
    if (gps->handler) {
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80076ea:	f8d3 39e8 	ldr.w	r3, [r3, #2536]	@ 0x9e8
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d020      	beq.n	8007734 <unicore_ascii_try_parse+0x270>
        gps_event_t event = {
 80076f2:	f107 0308 	add.w	r3, r7, #8
 80076f6:	2238      	movs	r2, #56	@ 0x38
 80076f8:	2100      	movs	r1, #0
 80076fa:	4618      	mov	r0, r3
 80076fc:	f008 fe6c 	bl	80103d8 <memset>
 8007700:	2306      	movs	r3, #6
 8007702:	723b      	strb	r3, [r7, #8]
 8007704:	2302      	movs	r3, #2
 8007706:	727b      	strb	r3, [r7, #9]
            .type = GPS_EVENT_CMD_RESPONSE,
            .protocol = GPS_PROTOCOL_UNICORE_CMD,
            .timestamp_ms = xTaskGetTickCount(),
 8007708:	f002 ffaa 	bl	800a660 <xTaskGetTickCount>
 800770c:	4603      	mov	r3, r0
        gps_event_t event = {
 800770e:	60fb      	str	r3, [r7, #12]
            .data.cmd_response.success = (resp == GPS_UNICORE_RESP_OK)
 8007710:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007714:	2b01      	cmp	r3, #1
 8007716:	bf0c      	ite	eq
 8007718:	2301      	moveq	r3, #1
 800771a:	2300      	movne	r3, #0
 800771c:	b2db      	uxtb	r3, r3
        gps_event_t event = {
 800771e:	743b      	strb	r3, [r7, #16]
        };
        gps->handler(gps, &event);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007726:	f8d3 39e8 	ldr.w	r3, [r3, #2536]	@ 0x9e8
 800772a:	f107 0208 	add.w	r2, r7, #8
 800772e:	4611      	mov	r1, r2
 8007730:	6878      	ldr	r0, [r7, #4]
 8007732:	4798      	blx	r3
    }

    return PARSE_OK;
 8007734:	2302      	movs	r3, #2
}
 8007736:	4618      	mov	r0, r3
 8007738:	37e8      	adds	r7, #232	@ 0xe8
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}
 800773e:	bf00      	nop
 8007740:	080157e8 	.word	0x080157e8
 8007744:	080157f4 	.word	0x080157f4
 8007748:	08015800 	.word	0x08015800
 800774c:	0801580c 	.word	0x0801580c
 8007750:	080157d8 	.word	0x080157d8
 8007754:	080157dc 	.word	0x080157dc

08007758 <unicore_bin_try_parse>:

/*===========================================================================
 * Unicore Binary  (0xAA 0x44 0xB5)
 *===========================================================================*/

parse_result_t unicore_bin_try_parse(gps_t *gps, ringbuffer_t *rb) {
 8007758:	b590      	push	{r4, r7, lr}
 800775a:	f5ad 7d21 	sub.w	sp, sp, #644	@ 0x284
 800775e:	af02      	add	r7, sp, #8
 8007760:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8007764:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8007768:	6018      	str	r0, [r3, #0]
 800776a:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800776e:	f5a3 731e 	sub.w	r3, r3, #632	@ 0x278
 8007772:	6019      	str	r1, [r3, #0]
    /* 1.    */
    uint8_t first;
    if (!ringbuffer_peek(rb, (char*)&first, 1, 0)) {
 8007774:	f207 215f 	addw	r1, r7, #607	@ 0x25f
 8007778:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800777c:	f5a3 701e 	sub.w	r0, r3, #632	@ 0x278
 8007780:	2300      	movs	r3, #0
 8007782:	2201      	movs	r2, #1
 8007784:	6800      	ldr	r0, [r0, #0]
 8007786:	f001 f947 	bl	8008a18 <ringbuffer_peek>
 800778a:	4603      	mov	r3, r0
 800778c:	f083 0301 	eor.w	r3, r3, #1
 8007790:	b2db      	uxtb	r3, r3
 8007792:	2b00      	cmp	r3, #0
 8007794:	d001      	beq.n	800779a <unicore_bin_try_parse+0x42>
        return PARSE_NEED_MORE;
 8007796:	2301      	movs	r3, #1
 8007798:	e22f      	b.n	8007bfa <unicore_bin_try_parse+0x4a2>
    }
    if (first != GPS_UNICORE_BIN_SYNC_1) {  /* 0xAA */
 800779a:	f897 325f 	ldrb.w	r3, [r7, #607]	@ 0x25f
 800779e:	2baa      	cmp	r3, #170	@ 0xaa
 80077a0:	d001      	beq.n	80077a6 <unicore_bin_try_parse+0x4e>
        return PARSE_NOT_MINE;
 80077a2:	2300      	movs	r3, #0
 80077a4:	e229      	b.n	8007bfa <unicore_bin_try_parse+0x4a2>
    }

    /* 2. Sync   (3: 0xAA 0x44 0xB5) */
    uint8_t sync[3];
    if (!ringbuffer_peek(rb, (char*)sync, 3, 0)) {
 80077a6:	f507 7117 	add.w	r1, r7, #604	@ 0x25c
 80077aa:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80077ae:	f5a3 701e 	sub.w	r0, r3, #632	@ 0x278
 80077b2:	2300      	movs	r3, #0
 80077b4:	2203      	movs	r2, #3
 80077b6:	6800      	ldr	r0, [r0, #0]
 80077b8:	f001 f92e 	bl	8008a18 <ringbuffer_peek>
 80077bc:	4603      	mov	r3, r0
 80077be:	f083 0301 	eor.w	r3, r3, #1
 80077c2:	b2db      	uxtb	r3, r3
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d001      	beq.n	80077cc <unicore_bin_try_parse+0x74>
        return PARSE_NEED_MORE;
 80077c8:	2301      	movs	r3, #1
 80077ca:	e216      	b.n	8007bfa <unicore_bin_try_parse+0x4a2>
    }
    if (sync[1] != GPS_UNICORE_BIN_SYNC_2 || sync[2] != GPS_UNICORE_BIN_SYNC_3) {
 80077cc:	f897 325d 	ldrb.w	r3, [r7, #605]	@ 0x25d
 80077d0:	2b44      	cmp	r3, #68	@ 0x44
 80077d2:	d103      	bne.n	80077dc <unicore_bin_try_parse+0x84>
 80077d4:	f897 325e 	ldrb.w	r3, [r7, #606]	@ 0x25e
 80077d8:	2bb5      	cmp	r3, #181	@ 0xb5
 80077da:	d001      	beq.n	80077e0 <unicore_bin_try_parse+0x88>
        return PARSE_NOT_MINE;  /* 0xAA  Unicore binary  */
 80077dc:	2300      	movs	r3, #0
 80077de:	e20c      	b.n	8007bfa <unicore_bin_try_parse+0x4a2>
    }

    /* 3.   peek (24) */
    if (ringbuffer_size(rb) < GPS_UNICORE_BIN_HEADER_SIZE) {
 80077e0:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80077e4:	f5a3 731e 	sub.w	r3, r3, #632	@ 0x278
 80077e8:	6818      	ldr	r0, [r3, #0]
 80077ea:	f000 ffb3 	bl	8008754 <ringbuffer_size>
 80077ee:	4603      	mov	r3, r0
 80077f0:	2b17      	cmp	r3, #23
 80077f2:	d801      	bhi.n	80077f8 <unicore_bin_try_parse+0xa0>
        return PARSE_NEED_MORE;
 80077f4:	2301      	movs	r3, #1
 80077f6:	e200      	b.n	8007bfa <unicore_bin_try_parse+0x4a2>
    }

    uint8_t header[GPS_UNICORE_BIN_HEADER_SIZE];
    if (!ringbuffer_peek(rb, (char*)header, GPS_UNICORE_BIN_HEADER_SIZE, 0)) {
 80077f8:	f507 7111 	add.w	r1, r7, #580	@ 0x244
 80077fc:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8007800:	f5a3 701e 	sub.w	r0, r3, #632	@ 0x278
 8007804:	2300      	movs	r3, #0
 8007806:	2218      	movs	r2, #24
 8007808:	6800      	ldr	r0, [r0, #0]
 800780a:	f001 f905 	bl	8008a18 <ringbuffer_peek>
 800780e:	4603      	mov	r3, r0
 8007810:	f083 0301 	eor.w	r3, r3, #1
 8007814:	b2db      	uxtb	r3, r3
 8007816:	2b00      	cmp	r3, #0
 8007818:	d001      	beq.n	800781e <unicore_bin_try_parse+0xc6>
        return PARSE_NEED_MORE;
 800781a:	2301      	movs	r3, #1
 800781c:	e1ed      	b.n	8007bfa <unicore_bin_try_parse+0x4a2>
    }

    /* 4.    (offset 6-7, little endian) */
    uint16_t msg_len = header[6] | (header[7] << 8);
 800781e:	f897 324a 	ldrb.w	r3, [r7, #586]	@ 0x24a
 8007822:	b21a      	sxth	r2, r3
 8007824:	f897 324b 	ldrb.w	r3, [r7, #587]	@ 0x24b
 8007828:	b21b      	sxth	r3, r3
 800782a:	021b      	lsls	r3, r3, #8
 800782c:	b21b      	sxth	r3, r3
 800782e:	4313      	orrs	r3, r2
 8007830:	b21b      	sxth	r3, r3
 8007832:	f8a7 3272 	strh.w	r3, [r7, #626]	@ 0x272
    uint16_t msg_id = header[4] | (header[5] << 8);
 8007836:	f897 3248 	ldrb.w	r3, [r7, #584]	@ 0x248
 800783a:	b21a      	sxth	r2, r3
 800783c:	f897 3249 	ldrb.w	r3, [r7, #585]	@ 0x249
 8007840:	b21b      	sxth	r3, r3
 8007842:	021b      	lsls	r3, r3, #8
 8007844:	b21b      	sxth	r3, r3
 8007846:	4313      	orrs	r3, r2
 8007848:	b21b      	sxth	r3, r3
 800784a:	f8a7 3270 	strh.w	r3, [r7, #624]	@ 0x270

    /* 5.    = (24) +  + CRC(4) */
    size_t total_len = GPS_UNICORE_BIN_HEADER_SIZE + msg_len + 4;
 800784e:	f8b7 3272 	ldrh.w	r3, [r7, #626]	@ 0x272
 8007852:	331c      	adds	r3, #28
 8007854:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c

    if (total_len > GPS_MAX_PACKET_LEN) {
 8007858:	f8d7 326c 	ldr.w	r3, [r7, #620]	@ 0x26c
 800785c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007860:	d901      	bls.n	8007866 <unicore_bin_try_parse+0x10e>
        /*    */
        return PARSE_INVALID;
 8007862:	2303      	movs	r3, #3
 8007864:	e1c9      	b.n	8007bfa <unicore_bin_try_parse+0x4a2>
    }

    if (ringbuffer_size(rb) < total_len) {
 8007866:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800786a:	f5a3 731e 	sub.w	r3, r3, #632	@ 0x278
 800786e:	6818      	ldr	r0, [r3, #0]
 8007870:	f000 ff70 	bl	8008754 <ringbuffer_size>
 8007874:	4602      	mov	r2, r0
 8007876:	f8d7 326c 	ldr.w	r3, [r7, #620]	@ 0x26c
 800787a:	4293      	cmp	r3, r2
 800787c:	d901      	bls.n	8007882 <unicore_bin_try_parse+0x12a>
        return PARSE_NEED_MORE;
 800787e:	2301      	movs	r3, #1
 8007880:	e1bb      	b.n	8007bfa <unicore_bin_try_parse+0x4a2>
    }

    /* 6.   peek */
    uint8_t packet[GPS_MAX_PACKET_LEN];
    if (!ringbuffer_peek(rb, (char*)packet, total_len, 0)) {
 8007882:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8007886:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800788a:	f5a3 701e 	sub.w	r0, r3, #632	@ 0x278
 800788e:	2300      	movs	r3, #0
 8007890:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 8007894:	6800      	ldr	r0, [r0, #0]
 8007896:	f001 f8bf 	bl	8008a18 <ringbuffer_peek>
 800789a:	4603      	mov	r3, r0
 800789c:	f083 0301 	eor.w	r3, r3, #1
 80078a0:	b2db      	uxtb	r3, r3
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d001      	beq.n	80078aa <unicore_bin_try_parse+0x152>
        return PARSE_NEED_MORE;
 80078a6:	2301      	movs	r3, #1
 80078a8:	e1a7      	b.n	8007bfa <unicore_bin_try_parse+0x4a2>
    }

    /* 7. CRC32  */
    uint32_t calc_crc = calc_crc32(packet, GPS_UNICORE_BIN_HEADER_SIZE + msg_len);
 80078aa:	f8b7 3272 	ldrh.w	r3, [r7, #626]	@ 0x272
 80078ae:	3318      	adds	r3, #24
 80078b0:	461a      	mov	r2, r3
 80078b2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80078b6:	4611      	mov	r1, r2
 80078b8:	4618      	mov	r0, r3
 80078ba:	f000 f9a9 	bl	8007c10 <calc_crc32>
 80078be:	f8c7 0268 	str.w	r0, [r7, #616]	@ 0x268
    uint32_t recv_crc;
    memcpy(&recv_crc, &packet[GPS_UNICORE_BIN_HEADER_SIZE + msg_len], 4);
 80078c2:	f8b7 3272 	ldrh.w	r3, [r7, #626]	@ 0x272
 80078c6:	3318      	adds	r3, #24
 80078c8:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 80078cc:	4413      	add	r3, r2
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	461a      	mov	r2, r3
 80078d2:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80078d6:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80078da:	601a      	str	r2, [r3, #0]

    if (calc_crc != recv_crc) {
 80078dc:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80078e0:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f8d7 2268 	ldr.w	r2, [r7, #616]	@ 0x268
 80078ea:	429a      	cmp	r2, r3
 80078ec:	d019      	beq.n	8007922 <unicore_bin_try_parse+0x1ca>
        gps->parser_ctx.stats.crc_errors++;
 80078ee:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80078f2:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	f8d3 3840 	ldr.w	r3, [r3, #2112]	@ 0x840
 80078fc:	1c5a      	adds	r2, r3, #1
 80078fe:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8007902:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f8c3 2840 	str.w	r2, [r3, #2112]	@ 0x840
        ringbuffer_advance(rb, total_len);
 800790c:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8007910:	f5a3 731e 	sub.w	r3, r3, #632	@ 0x278
 8007914:	f8d7 126c 	ldr.w	r1, [r7, #620]	@ 0x26c
 8007918:	6818      	ldr	r0, [r3, #0]
 800791a:	f001 f8f5 	bl	8008b08 <ringbuffer_advance>
        return PARSE_INVALID;
 800791e:	2303      	movs	r3, #3
 8007920:	e16b      	b.n	8007bfa <unicore_bin_try_parse+0x4a2>
    }

    /* 8.    ( ) */
    const uint8_t *payload = &packet[GPS_UNICORE_BIN_HEADER_SIZE];
 8007922:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8007926:	3318      	adds	r3, #24
 8007928:	f8c7 3264 	str.w	r3, [r7, #612]	@ 0x264

    for (size_t i = 0; i < UNICORE_BIN_MSG_TABLE_SIZE; i++) {
 800792c:	2300      	movs	r3, #0
 800792e:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 8007932:	e032      	b.n	800799a <unicore_bin_try_parse+0x242>
        if (unicore_bin_msg_table[i].msg_id == msg_id) {
 8007934:	49b3      	ldr	r1, [pc, #716]	@ (8007c04 <unicore_bin_try_parse+0x4ac>)
 8007936:	f8d7 2274 	ldr.w	r2, [r7, #628]	@ 0x274
 800793a:	4613      	mov	r3, r2
 800793c:	005b      	lsls	r3, r3, #1
 800793e:	4413      	add	r3, r2
 8007940:	009b      	lsls	r3, r3, #2
 8007942:	440b      	add	r3, r1
 8007944:	881b      	ldrh	r3, [r3, #0]
 8007946:	f8b7 2270 	ldrh.w	r2, [r7, #624]	@ 0x270
 800794a:	429a      	cmp	r2, r3
 800794c:	d120      	bne.n	8007990 <unicore_bin_try_parse+0x238>
            if (unicore_bin_msg_table[i].handler) {
 800794e:	49ad      	ldr	r1, [pc, #692]	@ (8007c04 <unicore_bin_try_parse+0x4ac>)
 8007950:	f8d7 2274 	ldr.w	r2, [r7, #628]	@ 0x274
 8007954:	4613      	mov	r3, r2
 8007956:	005b      	lsls	r3, r3, #1
 8007958:	4413      	add	r3, r2
 800795a:	009b      	lsls	r3, r3, #2
 800795c:	440b      	add	r3, r1
 800795e:	3304      	adds	r3, #4
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d01e      	beq.n	80079a4 <unicore_bin_try_parse+0x24c>
                unicore_bin_msg_table[i].handler(gps, payload, msg_len);
 8007966:	49a7      	ldr	r1, [pc, #668]	@ (8007c04 <unicore_bin_try_parse+0x4ac>)
 8007968:	f8d7 2274 	ldr.w	r2, [r7, #628]	@ 0x274
 800796c:	4613      	mov	r3, r2
 800796e:	005b      	lsls	r3, r3, #1
 8007970:	4413      	add	r3, r2
 8007972:	009b      	lsls	r3, r3, #2
 8007974:	440b      	add	r3, r1
 8007976:	3304      	adds	r3, #4
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f8b7 2272 	ldrh.w	r2, [r7, #626]	@ 0x272
 800797e:	f507 711e 	add.w	r1, r7, #632	@ 0x278
 8007982:	f5a1 701d 	sub.w	r0, r1, #628	@ 0x274
 8007986:	f8d7 1264 	ldr.w	r1, [r7, #612]	@ 0x264
 800798a:	6800      	ldr	r0, [r0, #0]
 800798c:	4798      	blx	r3
            }
            break;
 800798e:	e009      	b.n	80079a4 <unicore_bin_try_parse+0x24c>
    for (size_t i = 0; i < UNICORE_BIN_MSG_TABLE_SIZE; i++) {
 8007990:	f8d7 3274 	ldr.w	r3, [r7, #628]	@ 0x274
 8007994:	3301      	adds	r3, #1
 8007996:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
 800799a:	f8d7 3274 	ldr.w	r3, [r7, #628]	@ 0x274
 800799e:	2b04      	cmp	r3, #4
 80079a0:	d9c8      	bls.n	8007934 <unicore_bin_try_parse+0x1dc>
 80079a2:	e000      	b.n	80079a6 <unicore_bin_try_parse+0x24e>
            break;
 80079a4:	bf00      	nop
        }
    }

    /* 9.    */
    const gps_unicore_bin_header_t *hdr = (const gps_unicore_bin_header_t *)header;
 80079a6:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 80079aa:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
    gps->unicore_bin_data.last_msg_id = msg_id;
 80079ae:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80079b2:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f8b7 2270 	ldrh.w	r2, [r7, #624]	@ 0x270
 80079bc:	f8a3 2928 	strh.w	r2, [r3, #2344]	@ 0x928
    gps->unicore_bin_data.gps_week = hdr->wm;
 80079c0:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 80079c4:	895b      	ldrh	r3, [r3, #10]
 80079c6:	b29b      	uxth	r3, r3
 80079c8:	461a      	mov	r2, r3
 80079ca:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80079ce:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f8c3 292c 	str.w	r2, [r3, #2348]	@ 0x92c
    gps->unicore_bin_data.gps_ms = hdr->ms;
 80079d8:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 80079dc:	68da      	ldr	r2, [r3, #12]
 80079de:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80079e2:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f8c3 2930 	str.w	r2, [r3, #2352]	@ 0x930
    gps->unicore_bin_data.timestamp_ms = xTaskGetTickCount();
 80079ec:	f002 fe38 	bl	800a660 <xTaskGetTickCount>
 80079f0:	4602      	mov	r2, r0
 80079f2:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 80079f6:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f8c3 2934 	str.w	r2, [r3, #2356]	@ 0x934

    /* 10. advance */
    ringbuffer_advance(rb, total_len);
 8007a00:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8007a04:	f5a3 731e 	sub.w	r3, r3, #632	@ 0x278
 8007a08:	f8d7 126c 	ldr.w	r1, [r7, #620]	@ 0x26c
 8007a0c:	6818      	ldr	r0, [r3, #0]
 8007a0e:	f001 f87b 	bl	8008b08 <ringbuffer_advance>
    gps->parser_ctx.stats.unicore_bin_packets++;
 8007a12:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8007a16:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f8d3 3838 	ldr.w	r3, [r3, #2104]	@ 0x838
 8007a20:	1c5a      	adds	r2, r3, #1
 8007a22:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8007a26:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f8c3 2838 	str.w	r2, [r3, #2104]	@ 0x838

    LOG_DEBUG("Unicore Binary: %s (ID=%d, len=%d)",
 8007a30:	f7fa f8a0 	bl	8001b74 <HAL_GetTick>
 8007a34:	4604      	mov	r4, r0
 8007a36:	f8b7 3270 	ldrh.w	r3, [r7, #624]	@ 0x270
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	f7ff fd02 	bl	8007444 <unicore_bin_msg_to_str>
 8007a40:	4601      	mov	r1, r0
 8007a42:	f8b7 3270 	ldrh.w	r3, [r7, #624]	@ 0x270
 8007a46:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 8007a4a:	9201      	str	r2, [sp, #4]
 8007a4c:	9300      	str	r3, [sp, #0]
 8007a4e:	460b      	mov	r3, r1
 8007a50:	4a6d      	ldr	r2, [pc, #436]	@ (8007c08 <unicore_bin_try_parse+0x4b0>)
 8007a52:	4621      	mov	r1, r4
 8007a54:	486d      	ldr	r0, [pc, #436]	@ (8007c0c <unicore_bin_try_parse+0x4b4>)
 8007a56:	f008 faed 	bl	8010034 <iprintf>
              unicore_bin_msg_to_str(msg_id), msg_id, total_len);

    /* 11.     (URC) */
    if (gps->handler) {
 8007a5a:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8007a5e:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007a68:	f8d3 39e8 	ldr.w	r3, [r3, #2536]	@ 0x9e8
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	f000 80c3 	beq.w	8007bf8 <unicore_bin_try_parse+0x4a0>
        gps_event_t event = {
 8007a72:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8007a76:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	2338      	movs	r3, #56	@ 0x38
 8007a7e:	461a      	mov	r2, r3
 8007a80:	2100      	movs	r1, #0
 8007a82:	f008 fca9 	bl	80103d8 <memset>
 8007a86:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8007a8a:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 8007a8e:	2203      	movs	r2, #3
 8007a90:	705a      	strb	r2, [r3, #1]
            .protocol = GPS_PROTOCOL_UNICORE_BIN,
            .timestamp_ms = xTaskGetTickCount(),
 8007a92:	f002 fde5 	bl	800a660 <xTaskGetTickCount>
 8007a96:	4602      	mov	r2, r0
        gps_event_t event = {
 8007a98:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8007a9c:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 8007aa0:	605a      	str	r2, [r3, #4]
 8007aa2:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8007aa6:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 8007aaa:	f8b7 2270 	ldrh.w	r2, [r7, #624]	@ 0x270
 8007aae:	861a      	strh	r2, [r3, #48]	@ 0x30
            .source.unicore_bin_msg_id = msg_id
        };

        /*      */
        if (msg_id == GPS_UNICORE_BIN_MSG_BESTNAV) {
 8007ab0:	f8b7 3270 	ldrh.w	r3, [r7, #624]	@ 0x270
 8007ab4:	f640 0246 	movw	r2, #2118	@ 0x846
 8007ab8:	4293      	cmp	r3, r2
 8007aba:	f040 809d 	bne.w	8007bf8 <unicore_bin_try_parse+0x4a0>
            /*  +    */
            event.type = GPS_EVENT_POSITION_UPDATED;
 8007abe:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8007ac2:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 8007ac6:	2201      	movs	r2, #1
 8007ac8:	701a      	strb	r2, [r3, #0]
            event.data.position.latitude = gps->unicore_bin_data.position.latitude;
 8007aca:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8007ace:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f503 6314 	add.w	r3, r3, #2368	@ 0x940
 8007ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007adc:	f507 711e 	add.w	r1, r7, #632	@ 0x278
 8007ae0:	f5a1 711c 	sub.w	r1, r1, #624	@ 0x270
 8007ae4:	e9c1 2302 	strd	r2, r3, [r1, #8]
            event.data.position.longitude = gps->unicore_bin_data.position.longitude;
 8007ae8:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8007aec:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f503 6315 	add.w	r3, r3, #2384	@ 0x950
 8007af6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007afa:	f507 711e 	add.w	r1, r7, #632	@ 0x278
 8007afe:	f5a1 711c 	sub.w	r1, r1, #624	@ 0x270
 8007b02:	e9c1 2304 	strd	r2, r3, [r1, #16]
            event.data.position.altitude = gps->unicore_bin_data.position.altitude;
 8007b06:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8007b0a:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f503 6315 	add.w	r3, r3, #2384	@ 0x950
 8007b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b18:	f507 711e 	add.w	r1, r7, #632	@ 0x278
 8007b1c:	f5a1 711c 	sub.w	r1, r1, #624	@ 0x270
 8007b20:	e9c1 2306 	strd	r2, r3, [r1, #24]
            event.data.position.fix_type = gps->unicore_bin_data.position.pos_type;
 8007b24:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8007b28:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f893 2958 	ldrb.w	r2, [r3, #2392]	@ 0x958
 8007b32:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8007b36:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 8007b3a:	f883 2020 	strb.w	r2, [r3, #32]
            event.data.position.sat_count = 0;  /* BESTNAV    */
 8007b3e:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8007b42:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 8007b46:	2200      	movs	r2, #0
 8007b48:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            event.data.position.hdop = 0.0;
 8007b4c:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8007b50:	f5a3 711c 	sub.w	r1, r3, #624	@ 0x270
 8007b54:	f04f 0200 	mov.w	r2, #0
 8007b58:	f04f 0300 	mov.w	r3, #0
 8007b5c:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
            gps->handler(gps, &event);
 8007b60:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8007b64:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b6e:	f8d3 39e8 	ldr.w	r3, [r3, #2536]	@ 0x9e8
 8007b72:	f107 0108 	add.w	r1, r7, #8
 8007b76:	f507 721e 	add.w	r2, r7, #632	@ 0x278
 8007b7a:	f5a2 721d 	sub.w	r2, r2, #628	@ 0x274
 8007b7e:	6810      	ldr	r0, [r2, #0]
 8007b80:	4798      	blx	r3

            /*    */
            event.type = GPS_EVENT_VELOCITY_UPDATED;
 8007b82:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8007b86:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 8007b8a:	2203      	movs	r2, #3
 8007b8c:	701a      	strb	r2, [r3, #0]
            event.data.velocity.speed = gps->unicore_bin_data.velocity.hor_speed;
 8007b8e:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8007b92:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f503 631a 	add.w	r3, r3, #2464	@ 0x9a0
 8007b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ba0:	f507 711e 	add.w	r1, r7, #632	@ 0x278
 8007ba4:	f5a1 711c 	sub.w	r1, r1, #624	@ 0x270
 8007ba8:	e9c1 2302 	strd	r2, r3, [r1, #8]
            event.data.velocity.track = gps->unicore_bin_data.velocity.trk_gnd;
 8007bac:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8007bb0:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f503 631b 	add.w	r3, r3, #2480	@ 0x9b0
 8007bba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007bbe:	f507 711e 	add.w	r1, r7, #632	@ 0x278
 8007bc2:	f5a1 711c 	sub.w	r1, r1, #624	@ 0x270
 8007bc6:	e9c1 2304 	strd	r2, r3, [r1, #16]
            event.data.velocity.mode = 0;
 8007bca:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8007bce:	f5a3 731c 	sub.w	r3, r3, #624	@ 0x270
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	761a      	strb	r2, [r3, #24]
            gps->handler(gps, &event);
 8007bd6:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8007bda:	f5a3 731d 	sub.w	r3, r3, #628	@ 0x274
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007be4:	f8d3 39e8 	ldr.w	r3, [r3, #2536]	@ 0x9e8
 8007be8:	f107 0108 	add.w	r1, r7, #8
 8007bec:	f507 721e 	add.w	r2, r7, #632	@ 0x278
 8007bf0:	f5a2 721d 	sub.w	r2, r2, #628	@ 0x274
 8007bf4:	6810      	ldr	r0, [r2, #0]
 8007bf6:	4798      	blx	r3
        }
        /* TODO: HEADING2, BESTPOS, BESTVEL     */
    }

    return PARSE_OK;
 8007bf8:	2302      	movs	r3, #2
}
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	f507 771f 	add.w	r7, r7, #636	@ 0x27c
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bd90      	pop	{r4, r7, pc}
 8007c04:	0801640c 	.word	0x0801640c
 8007c08:	08015800 	.word	0x08015800
 8007c0c:	08015828 	.word	0x08015828

08007c10 <calc_crc32>:
 *===========================================================================*/

/**
 * @brief CRC32  (Unicore Binary)
 */
static uint32_t calc_crc32(const uint8_t *buf, size_t len) {
 8007c10:	b480      	push	{r7}
 8007c12:	b085      	sub	sp, #20
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
 8007c18:	6039      	str	r1, [r7, #0]
    uint32_t crc32 = 0;
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	60fb      	str	r3, [r7, #12]
    for (size_t i = 0; i < len; i++) {
 8007c1e:	2300      	movs	r3, #0
 8007c20:	60bb      	str	r3, [r7, #8]
 8007c22:	e011      	b.n	8007c48 <calc_crc32+0x38>
        crc32 = crc_table[(crc32 ^ buf[i]) & 0xFF] ^ (crc32 >> 8);
 8007c24:	687a      	ldr	r2, [r7, #4]
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	4413      	add	r3, r2
 8007c2a:	781b      	ldrb	r3, [r3, #0]
 8007c2c:	461a      	mov	r2, r3
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	4053      	eors	r3, r2
 8007c32:	b2db      	uxtb	r3, r3
 8007c34:	4a0a      	ldr	r2, [pc, #40]	@ (8007c60 <calc_crc32+0x50>)
 8007c36:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	0a1b      	lsrs	r3, r3, #8
 8007c3e:	4053      	eors	r3, r2
 8007c40:	60fb      	str	r3, [r7, #12]
    for (size_t i = 0; i < len; i++) {
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	3301      	adds	r3, #1
 8007c46:	60bb      	str	r3, [r7, #8]
 8007c48:	68ba      	ldr	r2, [r7, #8]
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	429a      	cmp	r2, r3
 8007c4e:	d3e9      	bcc.n	8007c24 <calc_crc32+0x14>
    }
    return crc32;
 8007c50:	68fb      	ldr	r3, [r7, #12]
}
 8007c52:	4618      	mov	r0, r3
 8007c54:	3714      	adds	r7, #20
 8007c56:	46bd      	mov	sp, r7
 8007c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5c:	4770      	bx	lr
 8007c5e:	bf00      	nop
 8007c60:	0801600c 	.word	0x0801600c

08007c64 <unicore_ascii_verify_crc>:
/**
 * @brief Unicore ASCII CRC 
 * : $command,response:OK*XX (XOR checksum, $  * )
 * , ':'  CRC  
 */
static bool unicore_ascii_verify_crc(const char *buf, size_t len, size_t *star_pos) {
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b08a      	sub	sp, #40	@ 0x28
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	60f8      	str	r0, [r7, #12]
 8007c6c:	60b9      	str	r1, [r7, #8]
 8007c6e:	607a      	str	r2, [r7, #4]
    const char *star = memchr(buf, '*', len);
 8007c70:	68ba      	ldr	r2, [r7, #8]
 8007c72:	212a      	movs	r1, #42	@ 0x2a
 8007c74:	68f8      	ldr	r0, [r7, #12]
 8007c76:	f7f8 fafb 	bl	8000270 <memchr>
 8007c7a:	61f8      	str	r0, [r7, #28]
    if (!star || (size_t)(star - buf + 3) > len) {
 8007c7c:	69fb      	ldr	r3, [r7, #28]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d007      	beq.n	8007c92 <unicore_ascii_verify_crc+0x2e>
 8007c82:	69fa      	ldr	r2, [r7, #28]
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	1ad3      	subs	r3, r2, r3
 8007c88:	3303      	adds	r3, #3
 8007c8a:	461a      	mov	r2, r3
 8007c8c:	68bb      	ldr	r3, [r7, #8]
 8007c8e:	4293      	cmp	r3, r2
 8007c90:	d201      	bcs.n	8007c96 <unicore_ascii_verify_crc+0x32>
        return false;
 8007c92:	2300      	movs	r3, #0
 8007c94:	e037      	b.n	8007d06 <unicore_ascii_verify_crc+0xa2>
    }

    *star_pos = star - buf;
 8007c96:	69fa      	ldr	r2, [r7, #28]
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	1ad3      	subs	r3, r2, r3
 8007c9c:	461a      	mov	r2, r3
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	601a      	str	r2, [r3, #0]

    /* ':'   */
    const char *colon = memchr(buf, ':', len);
 8007ca2:	68ba      	ldr	r2, [r7, #8]
 8007ca4:	213a      	movs	r1, #58	@ 0x3a
 8007ca6:	68f8      	ldr	r0, [r7, #12]
 8007ca8:	f7f8 fae2 	bl	8000270 <memchr>
 8007cac:	61b8      	str	r0, [r7, #24]
    const char *crc_end = colon ? (colon + 1) : star;
 8007cae:	69bb      	ldr	r3, [r7, #24]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d002      	beq.n	8007cba <unicore_ascii_verify_crc+0x56>
 8007cb4:	69bb      	ldr	r3, [r7, #24]
 8007cb6:	3301      	adds	r3, #1
 8007cb8:	e000      	b.n	8007cbc <unicore_ascii_verify_crc+0x58>
 8007cba:	69fb      	ldr	r3, [r7, #28]
 8007cbc:	617b      	str	r3, [r7, #20]

    /* CRC  ($  :  * ) */
    uint8_t calc_crc = 0;
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    for (const char *p = buf + 1; p < crc_end; p++) {
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	3301      	adds	r3, #1
 8007cc8:	623b      	str	r3, [r7, #32]
 8007cca:	e009      	b.n	8007ce0 <unicore_ascii_verify_crc+0x7c>
        calc_crc ^= (uint8_t)*p;
 8007ccc:	6a3b      	ldr	r3, [r7, #32]
 8007cce:	781a      	ldrb	r2, [r3, #0]
 8007cd0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007cd4:	4053      	eors	r3, r2
 8007cd6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    for (const char *p = buf + 1; p < crc_end; p++) {
 8007cda:	6a3b      	ldr	r3, [r7, #32]
 8007cdc:	3301      	adds	r3, #1
 8007cde:	623b      	str	r3, [r7, #32]
 8007ce0:	6a3a      	ldr	r2, [r7, #32]
 8007ce2:	697b      	ldr	r3, [r7, #20]
 8007ce4:	429a      	cmp	r2, r3
 8007ce6:	d3f1      	bcc.n	8007ccc <unicore_ascii_verify_crc+0x68>
    }

    uint8_t recv_crc = hex_to_byte(star + 1);
 8007ce8:	69fb      	ldr	r3, [r7, #28]
 8007cea:	3301      	adds	r3, #1
 8007cec:	4618      	mov	r0, r3
 8007cee:	f7ff fb00 	bl	80072f2 <hex_to_byte>
 8007cf2:	4603      	mov	r3, r0
 8007cf4:	74fb      	strb	r3, [r7, #19]
    return (calc_crc == recv_crc);
 8007cf6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8007cfa:	7cfb      	ldrb	r3, [r7, #19]
 8007cfc:	429a      	cmp	r2, r3
 8007cfe:	bf0c      	ite	eq
 8007d00:	2301      	moveq	r3, #1
 8007d02:	2300      	movne	r3, #0
 8007d04:	b2db      	uxtb	r3, r3
}
 8007d06:	4618      	mov	r0, r3
 8007d08:	3728      	adds	r7, #40	@ 0x28
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bd80      	pop	{r7, pc}

08007d0e <unicore_bin_parse_bestnav>:

/**
 * @brief BESTNAV  
 */
static void unicore_bin_parse_bestnav(gps_t *gps, const uint8_t *payload, size_t len) {
 8007d0e:	b580      	push	{r7, lr}
 8007d10:	b0a2      	sub	sp, #136	@ 0x88
 8007d12:	af00      	add	r7, sp, #0
 8007d14:	60f8      	str	r0, [r7, #12]
 8007d16:	60b9      	str	r1, [r7, #8]
 8007d18:	607a      	str	r2, [r7, #4]
    if (len < sizeof(hpd_unicore_bestnavb_t)) {
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	2b77      	cmp	r3, #119	@ 0x77
 8007d1e:	d958      	bls.n	8007dd2 <unicore_bin_parse_bestnav+0xc4>
        return;
    }

    /*    */
    hpd_unicore_bestnavb_t nav;
    memcpy(&nav, payload, sizeof(hpd_unicore_bestnavb_t));
 8007d20:	68ba      	ldr	r2, [r7, #8]
 8007d22:	f107 0310 	add.w	r3, r7, #16
 8007d26:	4611      	mov	r1, r2
 8007d28:	2278      	movs	r2, #120	@ 0x78
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	f008 fc5b 	bl	80105e6 <memcpy>

    /*     */
    gps->unicore_bin_data.position.valid = true;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	2201      	movs	r2, #1
 8007d34:	f883 2938 	strb.w	r2, [r3, #2360]	@ 0x938
    gps->unicore_bin_data.position.latitude = nav.lat;
 8007d38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007d3c:	68f9      	ldr	r1, [r7, #12]
 8007d3e:	f501 6114 	add.w	r1, r1, #2368	@ 0x940
 8007d42:	e9c1 2300 	strd	r2, r3, [r1]
    gps->unicore_bin_data.position.longitude = nav.lon;
 8007d46:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007d4a:	68f9      	ldr	r1, [r7, #12]
 8007d4c:	f501 6115 	add.w	r1, r1, #2384	@ 0x950
 8007d50:	e941 2302 	strd	r2, r3, [r1, #-8]
    gps->unicore_bin_data.position.altitude = nav.height;
 8007d54:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007d58:	68f9      	ldr	r1, [r7, #12]
 8007d5a:	f501 6115 	add.w	r1, r1, #2384	@ 0x950
 8007d5e:	e9c1 2300 	strd	r2, r3, [r1]
    gps->unicore_bin_data.position.pos_type = nav.pos_type;
 8007d62:	697b      	ldr	r3, [r7, #20]
 8007d64:	b2da      	uxtb	r2, r3
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	f883 2958 	strb.w	r2, [r3, #2392]	@ 0x958
    gps->unicore_bin_data.position.lat_std = nav.lat_dev;
 8007d6c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	f603 135c 	addw	r3, r3, #2396	@ 0x95c
 8007d74:	601a      	str	r2, [r3, #0]
    gps->unicore_bin_data.position.lon_std = nav.lon_dev;
 8007d76:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	f503 6316 	add.w	r3, r3, #2400	@ 0x960
 8007d7e:	601a      	str	r2, [r3, #0]
    gps->unicore_bin_data.position.alt_std = nav.height_dev;
 8007d80:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	f603 1364 	addw	r3, r3, #2404	@ 0x964
 8007d88:	601a      	str	r2, [r3, #0]
    gps->unicore_bin_data.position.source_msg = 2118;  /* BESTNAV */
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	f640 0246 	movw	r2, #2118	@ 0x846
 8007d90:	f8a3 2968 	strh.w	r2, [r3, #2408]	@ 0x968

    /*     */
    gps->unicore_bin_data.velocity.valid = true;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	2201      	movs	r2, #1
 8007d98:	f883 2998 	strb.w	r2, [r3, #2456]	@ 0x998
    gps->unicore_bin_data.velocity.hor_speed = nav.hor_speed;
 8007d9c:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8007da0:	68f9      	ldr	r1, [r7, #12]
 8007da2:	f501 611a 	add.w	r1, r1, #2464	@ 0x9a0
 8007da6:	e9c1 2300 	strd	r2, r3, [r1]
    gps->unicore_bin_data.velocity.trk_gnd = nav.trk_gnd;
 8007daa:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8007dae:	68f9      	ldr	r1, [r7, #12]
 8007db0:	f501 611b 	add.w	r1, r1, #2480	@ 0x9b0
 8007db4:	e941 2302 	strd	r2, r3, [r1, #-8]
    gps->unicore_bin_data.velocity.ver_speed = nav.vert_speed;
 8007db8:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8007dbc:	68f9      	ldr	r1, [r7, #12]
 8007dbe:	f501 611b 	add.w	r1, r1, #2480	@ 0x9b0
 8007dc2:	e9c1 2300 	strd	r2, r3, [r1]
    gps->unicore_bin_data.velocity.source_msg = 2118;  /* BESTNAV */
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	f640 0246 	movw	r2, #2118	@ 0x846
 8007dcc:	f8a3 29b8 	strh.w	r2, [r3, #2488]	@ 0x9b8
 8007dd0:	e000      	b.n	8007dd4 <unicore_bin_parse_bestnav+0xc6>
        return;
 8007dd2:	bf00      	nop
}
 8007dd4:	3788      	adds	r7, #136	@ 0x88
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}
	...

08007ddc <calculate_lora_toa>:
 * Formula: ToA = (bytes / 118) * 350ms * 1.2
 *
 * @param binary_bytes Binary payload size (before HEX conversion)
 * @return Time on Air in milliseconds (with 20% margin)
 */
static uint32_t calculate_lora_toa(size_t binary_bytes) {
 8007ddc:	b480      	push	{r7}
 8007dde:	b085      	sub	sp, #20
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
  // ToA(ms) = (bytes / 118) * 350 * 1.2
  uint32_t toa_ms = (binary_bytes * LORA_TOA_MAX_MS / RTCM_MAX_BINARY_BYTES);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8007dea:	fb02 f303 	mul.w	r3, r2, r3
 8007dee:	4a0e      	ldr	r2, [pc, #56]	@ (8007e28 <calculate_lora_toa+0x4c>)
 8007df0:	fba2 2303 	umull	r2, r3, r2, r3
 8007df4:	091b      	lsrs	r3, r3, #4
 8007df6:	60fb      	str	r3, [r7, #12]
  toa_ms = toa_ms * (100 + LORA_TOA_MARGIN_PERCENT) / 100;
 8007df8:	68fa      	ldr	r2, [r7, #12]
 8007dfa:	4613      	mov	r3, r2
 8007dfc:	011b      	lsls	r3, r3, #4
 8007dfe:	1a9b      	subs	r3, r3, r2
 8007e00:	00db      	lsls	r3, r3, #3
 8007e02:	461a      	mov	r2, r3
 8007e04:	4b09      	ldr	r3, [pc, #36]	@ (8007e2c <calculate_lora_toa+0x50>)
 8007e06:	fba3 2302 	umull	r2, r3, r3, r2
 8007e0a:	095b      	lsrs	r3, r3, #5
 8007e0c:	60fb      	str	r3, [r7, #12]

  // Minimum ToA
  if (toa_ms < 60) {
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	2b3b      	cmp	r3, #59	@ 0x3b
 8007e12:	d801      	bhi.n	8007e18 <calculate_lora_toa+0x3c>
    toa_ms = 60;  //  60ms (20% margin )
 8007e14:	233c      	movs	r3, #60	@ 0x3c
 8007e16:	60fb      	str	r3, [r7, #12]
  }

  return toa_ms;
 8007e18:	68fb      	ldr	r3, [r7, #12]
}
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	3714      	adds	r7, #20
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e24:	4770      	bx	lr
 8007e26:	bf00      	nop
 8007e28:	22b63cbf 	.word	0x22b63cbf
 8007e2c:	51eb851f 	.word	0x51eb851f

08007e30 <rtcm_last_fragment_callback>:

/**
 * @brief Callback for last fragment transmission completion
 */
static void rtcm_last_fragment_callback(bool success, void *user_data) {
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b084      	sub	sp, #16
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	4603      	mov	r3, r0
 8007e38:	6039      	str	r1, [r7, #0]
 8007e3a:	71fb      	strb	r3, [r7, #7]
  uint16_t msg_type = (uint16_t)(uintptr_t)user_data;
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	81fb      	strh	r3, [r7, #14]

  if (success) {
 8007e40:	79fb      	ldrb	r3, [r7, #7]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d008      	beq.n	8007e58 <rtcm_last_fragment_callback+0x28>
    LOG_INFO("RTCM transmission complete (type=%d)", msg_type);
 8007e46:	f7f9 fe95 	bl	8001b74 <HAL_GetTick>
 8007e4a:	4601      	mov	r1, r0
 8007e4c:	89fb      	ldrh	r3, [r7, #14]
 8007e4e:	4a08      	ldr	r2, [pc, #32]	@ (8007e70 <rtcm_last_fragment_callback+0x40>)
 8007e50:	4808      	ldr	r0, [pc, #32]	@ (8007e74 <rtcm_last_fragment_callback+0x44>)
 8007e52:	f008 f8ef 	bl	8010034 <iprintf>
  } else {
    LOG_ERR("RTCM last fragment transmission failed (type=%d)", msg_type);
  }
}
 8007e56:	e007      	b.n	8007e68 <rtcm_last_fragment_callback+0x38>
    LOG_ERR("RTCM last fragment transmission failed (type=%d)", msg_type);
 8007e58:	f7f9 fe8c 	bl	8001b74 <HAL_GetTick>
 8007e5c:	4601      	mov	r1, r0
 8007e5e:	89fb      	ldrh	r3, [r7, #14]
 8007e60:	4a03      	ldr	r2, [pc, #12]	@ (8007e70 <rtcm_last_fragment_callback+0x40>)
 8007e62:	4805      	ldr	r0, [pc, #20]	@ (8007e78 <rtcm_last_fragment_callback+0x48>)
 8007e64:	f008 f8e6 	bl	8010034 <iprintf>
}
 8007e68:	bf00      	nop
 8007e6a:	3710      	adds	r7, #16
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bd80      	pop	{r7, pc}
 8007e70:	080158f8 	.word	0x080158f8
 8007e74:	08015900 	.word	0x08015900
 8007e78:	08015934 	.word	0x08015934

08007e7c <rtcm_send_to_lora>:
 *  RTCM      .
 *
 * @param gps GPS 
 * @return true: , false: 
 */
bool rtcm_send_to_lora(gps_t *gps) {
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	f5ad 7d0e 	sub.w	sp, sp, #568	@ 0x238
 8007e82:	af02      	add	r7, sp, #8
 8007e84:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8007e88:	f5a3 730b 	sub.w	r3, r3, #556	@ 0x22c
 8007e8c:	6018      	str	r0, [r3, #0]
    if (!gps) {
 8007e8e:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8007e92:	f5a3 730b 	sub.w	r3, r3, #556	@ 0x22c
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d109      	bne.n	8007eb0 <rtcm_send_to_lora+0x34>
        LOG_ERR("GPS handle is NULL");
 8007e9c:	f7f9 fe6a 	bl	8001b74 <HAL_GetTick>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	4abf      	ldr	r2, [pc, #764]	@ (80081a0 <rtcm_send_to_lora+0x324>)
 8007ea4:	4619      	mov	r1, r3
 8007ea6:	48bf      	ldr	r0, [pc, #764]	@ (80081a4 <rtcm_send_to_lora+0x328>)
 8007ea8:	f008 f8c4 	bl	8010034 <iprintf>
        return false;
 8007eac:	2300      	movs	r3, #0
 8007eae:	e172      	b.n	8008196 <rtcm_send_to_lora+0x31a>
    }

    /* RTCM    */
    uint8_t packet[GPS_MAX_PACKET_LEN];
    size_t rtcm_len = 0;
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228

    if (xSemaphoreTake(gps->rtcm_data.mutex, pdMS_TO_TICKS(100)) != pdTRUE) {
 8007eb6:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8007eba:	f5a3 730b 	sub.w	r3, r3, #556	@ 0x22c
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007ec4:	f8d3 39d8 	ldr.w	r3, [r3, #2520]	@ 0x9d8
 8007ec8:	2164      	movs	r1, #100	@ 0x64
 8007eca:	4618      	mov	r0, r3
 8007ecc:	f001 fb90 	bl	80095f0 <xQueueSemaphoreTake>
 8007ed0:	4603      	mov	r3, r0
 8007ed2:	2b01      	cmp	r3, #1
 8007ed4:	d009      	beq.n	8007eea <rtcm_send_to_lora+0x6e>
        LOG_ERR("Failed to acquire RTCM mutex");
 8007ed6:	f7f9 fe4d 	bl	8001b74 <HAL_GetTick>
 8007eda:	4603      	mov	r3, r0
 8007edc:	4ab0      	ldr	r2, [pc, #704]	@ (80081a0 <rtcm_send_to_lora+0x324>)
 8007ede:	4619      	mov	r1, r3
 8007ee0:	48b1      	ldr	r0, [pc, #708]	@ (80081a8 <rtcm_send_to_lora+0x32c>)
 8007ee2:	f008 f8a7 	bl	8010034 <iprintf>
        return false;
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	e155      	b.n	8008196 <rtcm_send_to_lora+0x31a>
    }

    /*    */
    if (ringbuffer_size(&gps->rtcm_data.rb) < RTCM_MIN_PACKET) {
 8007eea:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8007eee:	f5a3 730b 	sub.w	r3, r3, #556	@ 0x22c
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f503 631c 	add.w	r3, r3, #2496	@ 0x9c0
 8007ef8:	4618      	mov	r0, r3
 8007efa:	f000 fc2b 	bl	8008754 <ringbuffer_size>
 8007efe:	4603      	mov	r3, r0
 8007f00:	2b05      	cmp	r3, #5
 8007f02:	d80f      	bhi.n	8007f24 <rtcm_send_to_lora+0xa8>
        xSemaphoreGive(gps->rtcm_data.mutex);
 8007f04:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8007f08:	f5a3 730b 	sub.w	r3, r3, #556	@ 0x22c
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f12:	f8d3 09d8 	ldr.w	r0, [r3, #2520]	@ 0x9d8
 8007f16:	2300      	movs	r3, #0
 8007f18:	2200      	movs	r2, #0
 8007f1a:	2100      	movs	r1, #0
 8007f1c:	f001 f8b0 	bl	8009080 <xQueueGenericSend>
        return false;  /*   */
 8007f20:	2300      	movs	r3, #0
 8007f22:	e138      	b.n	8008196 <rtcm_send_to_lora+0x31a>
    }

    /*  peek (preamble + length) */
    uint8_t header[RTCM_HEADER_SIZE];
    if (!ringbuffer_peek(&gps->rtcm_data.rb, (char*)header, RTCM_HEADER_SIZE, 0)) {
 8007f24:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8007f28:	f5a3 730b 	sub.w	r3, r3, #556	@ 0x22c
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	f503 601c 	add.w	r0, r3, #2496	@ 0x9c0
 8007f32:	f107 0108 	add.w	r1, r7, #8
 8007f36:	2300      	movs	r3, #0
 8007f38:	2203      	movs	r2, #3
 8007f3a:	f000 fd6d 	bl	8008a18 <ringbuffer_peek>
 8007f3e:	4603      	mov	r3, r0
 8007f40:	f083 0301 	eor.w	r3, r3, #1
 8007f44:	b2db      	uxtb	r3, r3
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d00f      	beq.n	8007f6a <rtcm_send_to_lora+0xee>
        xSemaphoreGive(gps->rtcm_data.mutex);
 8007f4a:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8007f4e:	f5a3 730b 	sub.w	r3, r3, #556	@ 0x22c
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f58:	f8d3 09d8 	ldr.w	r0, [r3, #2520]	@ 0x9d8
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	2200      	movs	r2, #0
 8007f60:	2100      	movs	r1, #0
 8007f62:	f001 f88d 	bl	8009080 <xQueueGenericSend>
        return false;
 8007f66:	2300      	movs	r3, #0
 8007f68:	e115      	b.n	8008196 <rtcm_send_to_lora+0x31a>
    }

    /*    */
    uint16_t payload_len = ((header[1] & 0x03) << 8) | header[2];
 8007f6a:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8007f6e:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 8007f72:	785b      	ldrb	r3, [r3, #1]
 8007f74:	b21b      	sxth	r3, r3
 8007f76:	021b      	lsls	r3, r3, #8
 8007f78:	b21b      	sxth	r3, r3
 8007f7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f7e:	b21a      	sxth	r2, r3
 8007f80:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8007f84:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 8007f88:	789b      	ldrb	r3, [r3, #2]
 8007f8a:	b21b      	sxth	r3, r3
 8007f8c:	4313      	orrs	r3, r2
 8007f8e:	b21b      	sxth	r3, r3
 8007f90:	f8a7 3226 	strh.w	r3, [r7, #550]	@ 0x226
    rtcm_len = RTCM_HEADER_SIZE + payload_len + RTCM_CRC_SIZE;
 8007f94:	f8b7 3226 	ldrh.w	r3, [r7, #550]	@ 0x226
 8007f98:	3306      	adds	r3, #6
 8007f9a:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228

    /*    */
    if (ringbuffer_size(&gps->rtcm_data.rb) < rtcm_len || rtcm_len > GPS_MAX_PACKET_LEN) {
 8007f9e:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8007fa2:	f5a3 730b 	sub.w	r3, r3, #556	@ 0x22c
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f503 631c 	add.w	r3, r3, #2496	@ 0x9c0
 8007fac:	4618      	mov	r0, r3
 8007fae:	f000 fbd1 	bl	8008754 <ringbuffer_size>
 8007fb2:	4602      	mov	r2, r0
 8007fb4:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d804      	bhi.n	8007fc6 <rtcm_send_to_lora+0x14a>
 8007fbc:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 8007fc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fc4:	d90f      	bls.n	8007fe6 <rtcm_send_to_lora+0x16a>
        xSemaphoreGive(gps->rtcm_data.mutex);
 8007fc6:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8007fca:	f5a3 730b 	sub.w	r3, r3, #556	@ 0x22c
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007fd4:	f8d3 09d8 	ldr.w	r0, [r3, #2520]	@ 0x9d8
 8007fd8:	2300      	movs	r3, #0
 8007fda:	2200      	movs	r2, #0
 8007fdc:	2100      	movs	r1, #0
 8007fde:	f001 f84f 	bl	8009080 <xQueueGenericSend>
        return false;
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	e0d7      	b.n	8008196 <rtcm_send_to_lora+0x31a>
    }

    ringbuffer_read(&gps->rtcm_data.rb, (char*)packet, rtcm_len);
 8007fe6:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8007fea:	f5a3 730b 	sub.w	r3, r3, #556	@ 0x22c
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f503 631c 	add.w	r3, r3, #2496	@ 0x9c0
 8007ff4:	f107 010c 	add.w	r1, r7, #12
 8007ff8:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	f000 fc8f 	bl	8008920 <ringbuffer_read>
    xSemaphoreGive(gps->rtcm_data.mutex);
 8008002:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8008006:	f5a3 730b 	sub.w	r3, r3, #556	@ 0x22c
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008010:	f8d3 09d8 	ldr.w	r0, [r3, #2520]	@ 0x9d8
 8008014:	2300      	movs	r3, #0
 8008016:	2200      	movs	r2, #0
 8008018:	2100      	movs	r1, #0
 800801a:	f001 f831 	bl	8009080 <xQueueGenericSend>

    /*    */
    uint16_t msg_type = 0;
 800801e:	2300      	movs	r3, #0
 8008020:	f8a7 322e 	strh.w	r3, [r7, #558]	@ 0x22e
    if (payload_len >= 2) {
 8008024:	f8b7 3226 	ldrh.w	r3, [r7, #550]	@ 0x226
 8008028:	2b01      	cmp	r3, #1
 800802a:	d916      	bls.n	800805a <rtcm_send_to_lora+0x1de>
        msg_type = (packet[3] << 4) | ((packet[4] >> 4) & 0x0F);
 800802c:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8008030:	f5a3 7309 	sub.w	r3, r3, #548	@ 0x224
 8008034:	78db      	ldrb	r3, [r3, #3]
 8008036:	b21b      	sxth	r3, r3
 8008038:	011b      	lsls	r3, r3, #4
 800803a:	b21a      	sxth	r2, r3
 800803c:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8008040:	f5a3 7309 	sub.w	r3, r3, #548	@ 0x224
 8008044:	791b      	ldrb	r3, [r3, #4]
 8008046:	091b      	lsrs	r3, r3, #4
 8008048:	b2db      	uxtb	r3, r3
 800804a:	b21b      	sxth	r3, r3
 800804c:	f003 030f 	and.w	r3, r3, #15
 8008050:	b21b      	sxth	r3, r3
 8008052:	4313      	orrs	r3, r2
 8008054:	b21b      	sxth	r3, r3
 8008056:	f8a7 322e 	strh.w	r3, [r7, #558]	@ 0x22e
    }

    /* Fragment    */
    uint8_t total_fragments = (rtcm_len + RTCM_MAX_FRAGMENT_SIZE - 1) / RTCM_MAX_FRAGMENT_SIZE;
 800805a:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 800805e:	3375      	adds	r3, #117	@ 0x75
 8008060:	4a52      	ldr	r2, [pc, #328]	@ (80081ac <rtcm_send_to_lora+0x330>)
 8008062:	fba2 2303 	umull	r2, r3, r2, r3
 8008066:	091b      	lsrs	r3, r3, #4
 8008068:	f887 3225 	strb.w	r3, [r7, #549]	@ 0x225

    LOG_INFO("RTCM TX: type=%d, len=%d, fragments=%d", msg_type, rtcm_len, total_fragments);
 800806c:	f7f9 fd82 	bl	8001b74 <HAL_GetTick>
 8008070:	4601      	mov	r1, r0
 8008072:	f8b7 222e 	ldrh.w	r2, [r7, #558]	@ 0x22e
 8008076:	f897 3225 	ldrb.w	r3, [r7, #549]	@ 0x225
 800807a:	9301      	str	r3, [sp, #4]
 800807c:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 8008080:	9300      	str	r3, [sp, #0]
 8008082:	4613      	mov	r3, r2
 8008084:	4a46      	ldr	r2, [pc, #280]	@ (80081a0 <rtcm_send_to_lora+0x324>)
 8008086:	484a      	ldr	r0, [pc, #296]	@ (80081b0 <rtcm_send_to_lora+0x334>)
 8008088:	f007 ffd4 	bl	8010034 <iprintf>

    for (uint8_t i = 0; i < total_fragments; i++) {
 800808c:	2300      	movs	r3, #0
 800808e:	f887 322d 	strb.w	r3, [r7, #557]	@ 0x22d
 8008092:	e070      	b.n	8008176 <rtcm_send_to_lora+0x2fa>
        size_t offset = i * RTCM_MAX_FRAGMENT_SIZE;
 8008094:	f897 322d 	ldrb.w	r3, [r7, #557]	@ 0x22d
 8008098:	2276      	movs	r2, #118	@ 0x76
 800809a:	fb02 f303 	mul.w	r3, r2, r3
 800809e:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
        size_t fragment_len = (rtcm_len - offset > RTCM_MAX_FRAGMENT_SIZE)
 80080a2:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 80080a6:	f8d7 3220 	ldr.w	r3, [r7, #544]	@ 0x220
 80080aa:	1ad3      	subs	r3, r2, r3
 80080ac:	2b76      	cmp	r3, #118	@ 0x76
 80080ae:	bf28      	it	cs
 80080b0:	2376      	movcs	r3, #118	@ 0x76
 80080b2:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
                              ? RTCM_MAX_FRAGMENT_SIZE
                              : (rtcm_len - offset);

        uint32_t toa_ms = calculate_lora_toa(fragment_len);
 80080b6:	f8d7 021c 	ldr.w	r0, [r7, #540]	@ 0x21c
 80080ba:	f7ff fe8f 	bl	8007ddc <calculate_lora_toa>
 80080be:	f8c7 0218 	str.w	r0, [r7, #536]	@ 0x218

        LOG_DEBUG("Queueing fragment %d/%d: %d bytes", i + 1, total_fragments, fragment_len);
 80080c2:	f7f9 fd57 	bl	8001b74 <HAL_GetTick>
 80080c6:	f897 322d 	ldrb.w	r3, [r7, #557]	@ 0x22d
 80080ca:	1c59      	adds	r1, r3, #1
 80080cc:	f897 3225 	ldrb.w	r3, [r7, #549]	@ 0x225
 80080d0:	f8d7 221c 	ldr.w	r2, [r7, #540]	@ 0x21c
 80080d4:	9201      	str	r2, [sp, #4]
 80080d6:	9300      	str	r3, [sp, #0]
 80080d8:	460b      	mov	r3, r1
 80080da:	4a31      	ldr	r2, [pc, #196]	@ (80081a0 <rtcm_send_to_lora+0x324>)
 80080dc:	4601      	mov	r1, r0
 80080de:	4835      	ldr	r0, [pc, #212]	@ (80081b4 <rtcm_send_to_lora+0x338>)
 80080e0:	f007 ffa8 	bl	8010034 <iprintf>

        bool is_last = (i == total_fragments - 1);
 80080e4:	f897 222d 	ldrb.w	r2, [r7, #557]	@ 0x22d
 80080e8:	f897 3225 	ldrb.w	r3, [r7, #549]	@ 0x225
 80080ec:	3b01      	subs	r3, #1
 80080ee:	429a      	cmp	r2, r3
 80080f0:	bf0c      	ite	eq
 80080f2:	2301      	moveq	r3, #1
 80080f4:	2300      	movne	r3, #0
 80080f6:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
        lora_command_callback_t callback = is_last ? rtcm_last_fragment_callback : NULL;
 80080fa:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d001      	beq.n	8008106 <rtcm_send_to_lora+0x28a>
 8008102:	4b2d      	ldr	r3, [pc, #180]	@ (80081b8 <rtcm_send_to_lora+0x33c>)
 8008104:	e000      	b.n	8008108 <rtcm_send_to_lora+0x28c>
 8008106:	2300      	movs	r3, #0
 8008108:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
        void *user_data = is_last ? (void*)(uintptr_t)msg_type : NULL;
 800810c:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 8008110:	2b00      	cmp	r3, #0
 8008112:	d002      	beq.n	800811a <rtcm_send_to_lora+0x29e>
 8008114:	f8b7 322e 	ldrh.w	r3, [r7, #558]	@ 0x22e
 8008118:	e000      	b.n	800811c <rtcm_send_to_lora+0x2a0>
 800811a:	2300      	movs	r3, #0
 800811c:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c

        if (!lora_send_p2p_raw_async(&packet[offset], fragment_len, toa_ms, callback, user_data)) {
 8008120:	f107 020c 	add.w	r2, r7, #12
 8008124:	f8d7 3220 	ldr.w	r3, [r7, #544]	@ 0x220
 8008128:	18d0      	adds	r0, r2, r3
 800812a:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 800812e:	9300      	str	r3, [sp, #0]
 8008130:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8008134:	f8d7 2218 	ldr.w	r2, [r7, #536]	@ 0x218
 8008138:	f8d7 121c 	ldr.w	r1, [r7, #540]	@ 0x21c
 800813c:	f7fd fdb0 	bl	8005ca0 <lora_send_p2p_raw_async>
 8008140:	4603      	mov	r3, r0
 8008142:	f083 0301 	eor.w	r3, r3, #1
 8008146:	b2db      	uxtb	r3, r3
 8008148:	2b00      	cmp	r3, #0
 800814a:	d00f      	beq.n	800816c <rtcm_send_to_lora+0x2f0>
            LOG_ERR("Failed to queue fragment %d/%d - LoRa TX queue full?", i + 1, total_fragments);
 800814c:	f7f9 fd12 	bl	8001b74 <HAL_GetTick>
 8008150:	4601      	mov	r1, r0
 8008152:	f897 322d 	ldrb.w	r3, [r7, #557]	@ 0x22d
 8008156:	1c5a      	adds	r2, r3, #1
 8008158:	f897 3225 	ldrb.w	r3, [r7, #549]	@ 0x225
 800815c:	9300      	str	r3, [sp, #0]
 800815e:	4613      	mov	r3, r2
 8008160:	4a0f      	ldr	r2, [pc, #60]	@ (80081a0 <rtcm_send_to_lora+0x324>)
 8008162:	4816      	ldr	r0, [pc, #88]	@ (80081bc <rtcm_send_to_lora+0x340>)
 8008164:	f007 ff66 	bl	8010034 <iprintf>
            return false;
 8008168:	2300      	movs	r3, #0
 800816a:	e014      	b.n	8008196 <rtcm_send_to_lora+0x31a>
    for (uint8_t i = 0; i < total_fragments; i++) {
 800816c:	f897 322d 	ldrb.w	r3, [r7, #557]	@ 0x22d
 8008170:	3301      	adds	r3, #1
 8008172:	f887 322d 	strb.w	r3, [r7, #557]	@ 0x22d
 8008176:	f897 222d 	ldrb.w	r2, [r7, #557]	@ 0x22d
 800817a:	f897 3225 	ldrb.w	r3, [r7, #549]	@ 0x225
 800817e:	429a      	cmp	r2, r3
 8008180:	d388      	bcc.n	8008094 <rtcm_send_to_lora+0x218>
        }
    }

    LOG_INFO("All %d fragments queued to LoRa TX task", total_fragments);
 8008182:	f7f9 fcf7 	bl	8001b74 <HAL_GetTick>
 8008186:	4601      	mov	r1, r0
 8008188:	f897 3225 	ldrb.w	r3, [r7, #549]	@ 0x225
 800818c:	4a04      	ldr	r2, [pc, #16]	@ (80081a0 <rtcm_send_to_lora+0x324>)
 800818e:	480c      	ldr	r0, [pc, #48]	@ (80081c0 <rtcm_send_to_lora+0x344>)
 8008190:	f007 ff50 	bl	8010034 <iprintf>
    return true;
 8008194:	2301      	movs	r3, #1
}
 8008196:	4618      	mov	r0, r3
 8008198:	f507 770c 	add.w	r7, r7, #560	@ 0x230
 800819c:	46bd      	mov	sp, r7
 800819e:	bd80      	pop	{r7, pc}
 80081a0:	080158f8 	.word	0x080158f8
 80081a4:	080159b8 	.word	0x080159b8
 80081a8:	080159e4 	.word	0x080159e4
 80081ac:	22b63cbf 	.word	0x22b63cbf
 80081b0:	08015a18 	.word	0x08015a18
 80081b4:	08015a4c 	.word	0x08015a4c
 80081b8:	08007e31 	.word	0x08007e31
 80081bc:	08015a84 	.word	0x08015a84
 80081c0:	08015ad0 	.word	0x08015ad0

080081c4 <rtcm_calc_crc>:
 * @param buffer  
 * @param len   (CRC )
 * @return 24-bit CRC 
 */
uint32_t rtcm_calc_crc(const uint8_t *buffer, size_t len)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b087      	sub	sp, #28
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
 80081cc:	6039      	str	r1, [r7, #0]
  // CRC24Q polynomial: 0x1864CFB
  uint32_t crc = 0;
 80081ce:	2300      	movs	r3, #0
 80081d0:	617b      	str	r3, [r7, #20]

  for (size_t i = 0; i < len; i++)
 80081d2:	2300      	movs	r3, #0
 80081d4:	613b      	str	r3, [r7, #16]
 80081d6:	e01f      	b.n	8008218 <rtcm_calc_crc+0x54>
  {
    crc ^= ((uint32_t)buffer[i]) << 16;
 80081d8:	687a      	ldr	r2, [r7, #4]
 80081da:	693b      	ldr	r3, [r7, #16]
 80081dc:	4413      	add	r3, r2
 80081de:	781b      	ldrb	r3, [r3, #0]
 80081e0:	041b      	lsls	r3, r3, #16
 80081e2:	697a      	ldr	r2, [r7, #20]
 80081e4:	4053      	eors	r3, r2
 80081e6:	617b      	str	r3, [r7, #20]

    for (int j = 0; j < 8; j++)
 80081e8:	2300      	movs	r3, #0
 80081ea:	60fb      	str	r3, [r7, #12]
 80081ec:	e00e      	b.n	800820c <rtcm_calc_crc+0x48>
    {
      crc <<= 1;
 80081ee:	697b      	ldr	r3, [r7, #20]
 80081f0:	005b      	lsls	r3, r3, #1
 80081f2:	617b      	str	r3, [r7, #20]
      if (crc & 0x1000000)
 80081f4:	697b      	ldr	r3, [r7, #20]
 80081f6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d003      	beq.n	8008206 <rtcm_calc_crc+0x42>
      {
        crc ^= 0x1864CFB;
 80081fe:	697a      	ldr	r2, [r7, #20]
 8008200:	4b0c      	ldr	r3, [pc, #48]	@ (8008234 <rtcm_calc_crc+0x70>)
 8008202:	4053      	eors	r3, r2
 8008204:	617b      	str	r3, [r7, #20]
    for (int j = 0; j < 8; j++)
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	3301      	adds	r3, #1
 800820a:	60fb      	str	r3, [r7, #12]
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	2b07      	cmp	r3, #7
 8008210:	dded      	ble.n	80081ee <rtcm_calc_crc+0x2a>
  for (size_t i = 0; i < len; i++)
 8008212:	693b      	ldr	r3, [r7, #16]
 8008214:	3301      	adds	r3, #1
 8008216:	613b      	str	r3, [r7, #16]
 8008218:	693a      	ldr	r2, [r7, #16]
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	429a      	cmp	r2, r3
 800821e:	d3db      	bcc.n	80081d8 <rtcm_calc_crc+0x14>
      }
    }
  }

  return crc & 0xFFFFFF;
 8008220:	697b      	ldr	r3, [r7, #20]
 8008222:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
 8008226:	4618      	mov	r0, r3
 8008228:	371c      	adds	r7, #28
 800822a:	46bd      	mov	sp, r7
 800822c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008230:	4770      	bx	lr
 8008232:	bf00      	nop
 8008234:	01864cfb 	.word	0x01864cfb

08008238 <rtcm_try_parse>:

/*===========================================================================
 * RTCM   (Chain )
 *===========================================================================*/

parse_result_t rtcm_try_parse(gps_t *gps, ringbuffer_t *rb) {
 8008238:	b580      	push	{r7, lr}
 800823a:	f5ad 7d16 	sub.w	sp, sp, #600	@ 0x258
 800823e:	af00      	add	r7, sp, #0
 8008240:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8008244:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8008248:	6018      	str	r0, [r3, #0]
 800824a:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800824e:	f5a3 7316 	sub.w	r3, r3, #600	@ 0x258
 8008252:	6019      	str	r1, [r3, #0]
    /* 1.    - 0xD3  NOT_MINE */
    uint8_t first;
    if (!ringbuffer_peek(rb, (char*)&first, 1, 0)) {
 8008254:	f207 2147 	addw	r1, r7, #583	@ 0x247
 8008258:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800825c:	f5a3 7016 	sub.w	r0, r3, #600	@ 0x258
 8008260:	2300      	movs	r3, #0
 8008262:	2201      	movs	r2, #1
 8008264:	6800      	ldr	r0, [r0, #0]
 8008266:	f000 fbd7 	bl	8008a18 <ringbuffer_peek>
 800826a:	4603      	mov	r3, r0
 800826c:	f083 0301 	eor.w	r3, r3, #1
 8008270:	b2db      	uxtb	r3, r3
 8008272:	2b00      	cmp	r3, #0
 8008274:	d001      	beq.n	800827a <rtcm_try_parse+0x42>
        return PARSE_NEED_MORE;
 8008276:	2301      	movs	r3, #1
 8008278:	e19c      	b.n	80085b4 <rtcm_try_parse+0x37c>
    }
    if (first != RTCM_PREAMBLE) {
 800827a:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 800827e:	2bd3      	cmp	r3, #211	@ 0xd3
 8008280:	d001      	beq.n	8008286 <rtcm_try_parse+0x4e>
        return PARSE_NOT_MINE;
 8008282:	2300      	movs	r3, #0
 8008284:	e196      	b.n	80085b4 <rtcm_try_parse+0x37c>
    }

    /* 2.  (3) peek */
    if (ringbuffer_size(rb) < RTCM_HEADER_SIZE) {
 8008286:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800828a:	f5a3 7316 	sub.w	r3, r3, #600	@ 0x258
 800828e:	6818      	ldr	r0, [r3, #0]
 8008290:	f000 fa60 	bl	8008754 <ringbuffer_size>
 8008294:	4603      	mov	r3, r0
 8008296:	2b02      	cmp	r3, #2
 8008298:	d801      	bhi.n	800829e <rtcm_try_parse+0x66>
        return PARSE_NEED_MORE;
 800829a:	2301      	movs	r3, #1
 800829c:	e18a      	b.n	80085b4 <rtcm_try_parse+0x37c>
    }

    uint8_t header[RTCM_HEADER_SIZE];
    if (!ringbuffer_peek(rb, (char*)header, RTCM_HEADER_SIZE, 0)) {
 800829e:	f507 7111 	add.w	r1, r7, #580	@ 0x244
 80082a2:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80082a6:	f5a3 7016 	sub.w	r0, r3, #600	@ 0x258
 80082aa:	2300      	movs	r3, #0
 80082ac:	2203      	movs	r2, #3
 80082ae:	6800      	ldr	r0, [r0, #0]
 80082b0:	f000 fbb2 	bl	8008a18 <ringbuffer_peek>
 80082b4:	4603      	mov	r3, r0
 80082b6:	f083 0301 	eor.w	r3, r3, #1
 80082ba:	b2db      	uxtb	r3, r3
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d001      	beq.n	80082c4 <rtcm_try_parse+0x8c>
        return PARSE_NEED_MORE;
 80082c0:	2301      	movs	r3, #1
 80082c2:	e177      	b.n	80085b4 <rtcm_try_parse+0x37c>
    }

    /* 3.    (10-bit) */
    uint16_t payload_len = ((header[1] & 0x03) << 8) | header[2];
 80082c4:	f897 3245 	ldrb.w	r3, [r7, #581]	@ 0x245
 80082c8:	b21b      	sxth	r3, r3
 80082ca:	021b      	lsls	r3, r3, #8
 80082cc:	b21b      	sxth	r3, r3
 80082ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80082d2:	b21a      	sxth	r2, r3
 80082d4:	f897 3246 	ldrb.w	r3, [r7, #582]	@ 0x246
 80082d8:	b21b      	sxth	r3, r3
 80082da:	4313      	orrs	r3, r2
 80082dc:	b21b      	sxth	r3, r3
 80082de:	f8a7 3254 	strh.w	r3, [r7, #596]	@ 0x254

    if (payload_len > RTCM_MAX_PAYLOAD) {
 80082e2:	f8b7 3254 	ldrh.w	r3, [r7, #596]	@ 0x254
 80082e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80082ea:	d301      	bcc.n	80082f0 <rtcm_try_parse+0xb8>
        /*   */
        return PARSE_INVALID;
 80082ec:	2303      	movs	r3, #3
 80082ee:	e161      	b.n	80085b4 <rtcm_try_parse+0x37c>
    }

    /* 4.    = (3) +  + CRC(3) */
    size_t total_len = RTCM_HEADER_SIZE + payload_len + RTCM_CRC_SIZE;
 80082f0:	f8b7 3254 	ldrh.w	r3, [r7, #596]	@ 0x254
 80082f4:	3306      	adds	r3, #6
 80082f6:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250

    if (ringbuffer_size(rb) < total_len) {
 80082fa:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80082fe:	f5a3 7316 	sub.w	r3, r3, #600	@ 0x258
 8008302:	6818      	ldr	r0, [r3, #0]
 8008304:	f000 fa26 	bl	8008754 <ringbuffer_size>
 8008308:	4602      	mov	r2, r0
 800830a:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800830e:	4293      	cmp	r3, r2
 8008310:	d901      	bls.n	8008316 <rtcm_try_parse+0xde>
        return PARSE_NEED_MORE;
 8008312:	2301      	movs	r3, #1
 8008314:	e14e      	b.n	80085b4 <rtcm_try_parse+0x37c>
    }

    /* 5.   peek */
    uint8_t packet[GPS_MAX_PACKET_LEN];
    if (total_len > GPS_MAX_PACKET_LEN) {
 8008316:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800831a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800831e:	d901      	bls.n	8008324 <rtcm_try_parse+0xec>
        return PARSE_INVALID;
 8008320:	2303      	movs	r3, #3
 8008322:	e147      	b.n	80085b4 <rtcm_try_parse+0x37c>
    }

    if (!ringbuffer_peek(rb, (char*)packet, total_len, 0)) {
 8008324:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8008328:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800832c:	f5a3 7016 	sub.w	r0, r3, #600	@ 0x258
 8008330:	2300      	movs	r3, #0
 8008332:	f8d7 2250 	ldr.w	r2, [r7, #592]	@ 0x250
 8008336:	6800      	ldr	r0, [r0, #0]
 8008338:	f000 fb6e 	bl	8008a18 <ringbuffer_peek>
 800833c:	4603      	mov	r3, r0
 800833e:	f083 0301 	eor.w	r3, r3, #1
 8008342:	b2db      	uxtb	r3, r3
 8008344:	2b00      	cmp	r3, #0
 8008346:	d001      	beq.n	800834c <rtcm_try_parse+0x114>
        return PARSE_NEED_MORE;
 8008348:	2301      	movs	r3, #1
 800834a:	e133      	b.n	80085b4 <rtcm_try_parse+0x37c>
    }

    /* 6. CRC24Q  */
    uint32_t calc_crc = rtcm_calc_crc(packet, total_len - RTCM_CRC_SIZE);
 800834c:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8008350:	1eda      	subs	r2, r3, #3
 8008352:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8008356:	4611      	mov	r1, r2
 8008358:	4618      	mov	r0, r3
 800835a:	f7ff ff33 	bl	80081c4 <rtcm_calc_crc>
 800835e:	f8c7 024c 	str.w	r0, [r7, #588]	@ 0x24c
    uint32_t recv_crc = ((uint32_t)packet[total_len - 3] << 16) |
 8008362:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8008366:	3b03      	subs	r3, #3
 8008368:	f507 7216 	add.w	r2, r7, #600	@ 0x258
 800836c:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 8008370:	5cd3      	ldrb	r3, [r2, r3]
 8008372:	041a      	lsls	r2, r3, #16
                        ((uint32_t)packet[total_len - 2] << 8) |
 8008374:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8008378:	3b02      	subs	r3, #2
 800837a:	f507 7116 	add.w	r1, r7, #600	@ 0x258
 800837e:	f5a1 7105 	sub.w	r1, r1, #532	@ 0x214
 8008382:	5ccb      	ldrb	r3, [r1, r3]
 8008384:	021b      	lsls	r3, r3, #8
    uint32_t recv_crc = ((uint32_t)packet[total_len - 3] << 16) |
 8008386:	4313      	orrs	r3, r2
                        packet[total_len - 1];
 8008388:	f8d7 2250 	ldr.w	r2, [r7, #592]	@ 0x250
 800838c:	3a01      	subs	r2, #1
 800838e:	f507 7116 	add.w	r1, r7, #600	@ 0x258
 8008392:	f5a1 7105 	sub.w	r1, r1, #532	@ 0x214
 8008396:	5c8a      	ldrb	r2, [r1, r2]
    uint32_t recv_crc = ((uint32_t)packet[total_len - 3] << 16) |
 8008398:	4313      	orrs	r3, r2
 800839a:	f8c7 3248 	str.w	r3, [r7, #584]	@ 0x248

    if (calc_crc != recv_crc) {
 800839e:	f8d7 224c 	ldr.w	r2, [r7, #588]	@ 0x24c
 80083a2:	f8d7 3248 	ldr.w	r3, [r7, #584]	@ 0x248
 80083a6:	429a      	cmp	r2, r3
 80083a8:	d019      	beq.n	80083de <rtcm_try_parse+0x1a6>
        gps->parser_ctx.stats.crc_errors++;
 80083aa:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80083ae:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f8d3 3840 	ldr.w	r3, [r3, #2112]	@ 0x840
 80083b8:	1c5a      	adds	r2, r3, #1
 80083ba:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80083be:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f8c3 2840 	str.w	r2, [r3, #2112]	@ 0x840
        ringbuffer_advance(rb, total_len);
 80083c8:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80083cc:	f5a3 7316 	sub.w	r3, r3, #600	@ 0x258
 80083d0:	f8d7 1250 	ldr.w	r1, [r7, #592]	@ 0x250
 80083d4:	6818      	ldr	r0, [r3, #0]
 80083d6:	f000 fb97 	bl	8008b08 <ringbuffer_advance>
        return PARSE_INVALID;
 80083da:	2303      	movs	r3, #3
 80083dc:	e0ea      	b.n	80085b4 <rtcm_try_parse+0x37c>
    }

    /* 7.    (12-bit,   12) */
    uint16_t msg_type = 0;
 80083de:	2300      	movs	r3, #0
 80083e0:	f8a7 3256 	strh.w	r3, [r7, #598]	@ 0x256
    if (payload_len >= 2) {
 80083e4:	f8b7 3254 	ldrh.w	r3, [r7, #596]	@ 0x254
 80083e8:	2b01      	cmp	r3, #1
 80083ea:	d916      	bls.n	800841a <rtcm_try_parse+0x1e2>
        msg_type = (packet[3] << 4) | ((packet[4] >> 4) & 0x0F);
 80083ec:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80083f0:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80083f4:	78db      	ldrb	r3, [r3, #3]
 80083f6:	b21b      	sxth	r3, r3
 80083f8:	011b      	lsls	r3, r3, #4
 80083fa:	b21a      	sxth	r2, r3
 80083fc:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8008400:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8008404:	791b      	ldrb	r3, [r3, #4]
 8008406:	091b      	lsrs	r3, r3, #4
 8008408:	b2db      	uxtb	r3, r3
 800840a:	b21b      	sxth	r3, r3
 800840c:	f003 030f 	and.w	r3, r3, #15
 8008410:	b21b      	sxth	r3, r3
 8008412:	4313      	orrs	r3, r2
 8008414:	b21b      	sxth	r3, r3
 8008416:	f8a7 3256 	strh.w	r3, [r7, #598]	@ 0x256
    }

    /* 8. RTCM    (LoRa ) */
    if (xSemaphoreTake(gps->rtcm_data.mutex, pdMS_TO_TICKS(10)) == pdTRUE) {
 800841a:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800841e:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008428:	f8d3 39d8 	ldr.w	r3, [r3, #2520]	@ 0x9d8
 800842c:	210a      	movs	r1, #10
 800842e:	4618      	mov	r0, r3
 8008430:	f001 f8de 	bl	80095f0 <xQueueSemaphoreTake>
 8008434:	4603      	mov	r3, r0
 8008436:	2b01      	cmp	r3, #1
 8008438:	d141      	bne.n	80084be <rtcm_try_parse+0x286>
        /*      */
        if (ringbuffer_free_size(&gps->rtcm_data.rb) >= total_len) {
 800843a:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800843e:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	f503 631c 	add.w	r3, r3, #2496	@ 0x9c0
 8008448:	4618      	mov	r0, r3
 800844a:	f000 f9bd 	bl	80087c8 <ringbuffer_free_size>
 800844e:	4602      	mov	r2, r0
 8008450:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8008454:	4293      	cmp	r3, r2
 8008456:	d81a      	bhi.n	800848e <rtcm_try_parse+0x256>
            ringbuffer_write(&gps->rtcm_data.rb, (char*)packet, total_len);
 8008458:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800845c:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	f503 631c 	add.w	r3, r3, #2496	@ 0x9c0
 8008466:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 800846a:	f8d7 2250 	ldr.w	r2, [r7, #592]	@ 0x250
 800846e:	4618      	mov	r0, r3
 8008470:	f000 f9c8 	bl	8008804 <ringbuffer_write>
            gps->rtcm_data.last_msg_type = msg_type;
 8008474:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8008478:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008482:	461a      	mov	r2, r3
 8008484:	f8b7 3256 	ldrh.w	r3, [r7, #598]	@ 0x256
 8008488:	f8a2 39dc 	strh.w	r3, [r2, #2524]	@ 0x9dc
 800848c:	e008      	b.n	80084a0 <rtcm_try_parse+0x268>
        } else {
            LOG_WARN("RTCM buffer full, dropped msg_type=%d", msg_type);
 800848e:	f7f9 fb71 	bl	8001b74 <HAL_GetTick>
 8008492:	4601      	mov	r1, r0
 8008494:	f8b7 3256 	ldrh.w	r3, [r7, #598]	@ 0x256
 8008498:	4a49      	ldr	r2, [pc, #292]	@ (80085c0 <rtcm_try_parse+0x388>)
 800849a:	484a      	ldr	r0, [pc, #296]	@ (80085c4 <rtcm_try_parse+0x38c>)
 800849c:	f007 fdca 	bl	8010034 <iprintf>
        }
        xSemaphoreGive(gps->rtcm_data.mutex);
 80084a0:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80084a4:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80084ae:	f8d3 09d8 	ldr.w	r0, [r3, #2520]	@ 0x9d8
 80084b2:	2300      	movs	r3, #0
 80084b4:	2200      	movs	r2, #0
 80084b6:	2100      	movs	r1, #0
 80084b8:	f000 fde2 	bl	8009080 <xQueueGenericSend>
 80084bc:	e007      	b.n	80084ce <rtcm_try_parse+0x296>
    } else {
        LOG_ERR("Failed to acquire RTCM mutex");
 80084be:	f7f9 fb59 	bl	8001b74 <HAL_GetTick>
 80084c2:	4603      	mov	r3, r0
 80084c4:	4a3e      	ldr	r2, [pc, #248]	@ (80085c0 <rtcm_try_parse+0x388>)
 80084c6:	4619      	mov	r1, r3
 80084c8:	483f      	ldr	r0, [pc, #252]	@ (80085c8 <rtcm_try_parse+0x390>)
 80084ca:	f007 fdb3 	bl	8010034 <iprintf>
    }

    /* 9. advance */
    ringbuffer_advance(rb, total_len);
 80084ce:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80084d2:	f5a3 7316 	sub.w	r3, r3, #600	@ 0x258
 80084d6:	f8d7 1250 	ldr.w	r1, [r7, #592]	@ 0x250
 80084da:	6818      	ldr	r0, [r3, #0]
 80084dc:	f000 fb14 	bl	8008b08 <ringbuffer_advance>
    gps->parser_ctx.stats.rtcm_packets++;
 80084e0:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80084e4:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f8d3 383c 	ldr.w	r3, [r3, #2108]	@ 0x83c
 80084ee:	1c5a      	adds	r2, r3, #1
 80084f0:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 80084f4:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	f8c3 283c 	str.w	r2, [r3, #2108]	@ 0x83c
    gps->parser_ctx.stats.last_rtcm_tick = xTaskGetTickCount();
 80084fe:	f002 f8af 	bl	800a660 <xTaskGetTickCount>
 8008502:	4602      	mov	r2, r0
 8008504:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8008508:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f8c3 2854 	str.w	r2, [r3, #2132]	@ 0x854

    /* 10. RTCM     */
    if (gps->handler) {
 8008512:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8008516:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008520:	f8d3 39e8 	ldr.w	r3, [r3, #2536]	@ 0x9e8
 8008524:	2b00      	cmp	r3, #0
 8008526:	d044      	beq.n	80085b2 <rtcm_try_parse+0x37a>
        gps_event_t event = {
 8008528:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800852c:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8008530:	4618      	mov	r0, r3
 8008532:	2338      	movs	r3, #56	@ 0x38
 8008534:	461a      	mov	r2, r3
 8008536:	2100      	movs	r1, #0
 8008538:	f007 ff4e 	bl	80103d8 <memset>
 800853c:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8008540:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8008544:	2205      	movs	r2, #5
 8008546:	701a      	strb	r2, [r3, #0]
 8008548:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800854c:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8008550:	2204      	movs	r2, #4
 8008552:	705a      	strb	r2, [r3, #1]
            .type = GPS_EVENT_RTCM_RECEIVED,
            .protocol = GPS_PROTOCOL_RTCM,
            .timestamp_ms = xTaskGetTickCount(),
 8008554:	f002 f884 	bl	800a660 <xTaskGetTickCount>
 8008558:	4602      	mov	r2, r0
        gps_event_t event = {
 800855a:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800855e:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8008562:	605a      	str	r2, [r3, #4]
 8008564:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8008568:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 800856c:	f8b7 2256 	ldrh.w	r2, [r7, #598]	@ 0x256
 8008570:	811a      	strh	r2, [r3, #8]
 8008572:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8008576:	b29a      	uxth	r2, r3
 8008578:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 800857c:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8008580:	815a      	strh	r2, [r3, #10]
 8008582:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8008586:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 800858a:	f8b7 2256 	ldrh.w	r2, [r7, #598]	@ 0x256
 800858e:	861a      	strh	r2, [r3, #48]	@ 0x30
            .data.rtcm.msg_type = msg_type,
            .data.rtcm.length = total_len,
            .source.rtcm_msg_type = msg_type
        };
        gps->handler(gps, &event);
 8008590:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8008594:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800859e:	f8d3 39e8 	ldr.w	r3, [r3, #2536]	@ 0x9e8
 80085a2:	f107 0108 	add.w	r1, r7, #8
 80085a6:	f507 7216 	add.w	r2, r7, #600	@ 0x258
 80085aa:	f5a2 7215 	sub.w	r2, r2, #596	@ 0x254
 80085ae:	6810      	ldr	r0, [r2, #0]
 80085b0:	4798      	blx	r3
    }

    return PARSE_OK;
 80085b2:	2302      	movs	r3, #2
}
 80085b4:	4618      	mov	r0, r3
 80085b6:	f507 7716 	add.w	r7, r7, #600	@ 0x258
 80085ba:	46bd      	mov	sp, r7
 80085bc:	bd80      	pop	{r7, pc}
 80085be:	bf00      	nop
 80085c0:	080158f8 	.word	0x080158f8
 80085c4:	08015c60 	.word	0x08015c60
 80085c8:	080159e4 	.word	0x080159e4

080085cc <dev_assert_failed>:
#include "assert.h"
#include "cmsis_compiler.h"
#include <stdio.h>

void dev_assert_failed(const char *file, int line, const char *expr, const char *msg)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b084      	sub	sp, #16
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	60f8      	str	r0, [r7, #12]
 80085d4:	60b9      	str	r1, [r7, #8]
 80085d6:	607a      	str	r2, [r7, #4]
 80085d8:	603b      	str	r3, [r7, #0]
  __ASM volatile("cpsid i" : : : "memory");
 80085da:	b672      	cpsid	i
}
 80085dc:	bf00      	nop
    __disable_irq();

    printf("\r\n[ASSERT] %s:%d\r\n", file, line);
 80085de:	68ba      	ldr	r2, [r7, #8]
 80085e0:	68f9      	ldr	r1, [r7, #12]
 80085e2:	4809      	ldr	r0, [pc, #36]	@ (8008608 <dev_assert_failed+0x3c>)
 80085e4:	f007 fd26 	bl	8010034 <iprintf>
    if (expr) printf("  expr: %s\r\n", expr);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d003      	beq.n	80085f6 <dev_assert_failed+0x2a>
 80085ee:	6879      	ldr	r1, [r7, #4]
 80085f0:	4806      	ldr	r0, [pc, #24]	@ (800860c <dev_assert_failed+0x40>)
 80085f2:	f007 fd1f 	bl	8010034 <iprintf>
    if (msg)  printf("  msg:  %s\r\n", msg);
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d003      	beq.n	8008604 <dev_assert_failed+0x38>
 80085fc:	6839      	ldr	r1, [r7, #0]
 80085fe:	4804      	ldr	r0, [pc, #16]	@ (8008610 <dev_assert_failed+0x44>)
 8008600:	f007 fd18 	bl	8010034 <iprintf>

    while (1) {
        __NOP();
 8008604:	bf00      	nop
 8008606:	e7fd      	b.n	8008604 <dev_assert_failed+0x38>
 8008608:	08015c9c 	.word	0x08015c9c
 800860c:	08015cb0 	.word	0x08015cb0
 8008610:	08015cc0 	.word	0x08015cc0

08008614 <ringbuffer_init>:
    #define TAG "ringbuffer"
#endif

#include "log.h"

void ringbuffer_init(ringbuffer_t *rb, char *buffer, size_t size) {
 8008614:	b580      	push	{r7, lr}
 8008616:	b084      	sub	sp, #16
 8008618:	af00      	add	r7, sp, #0
 800861a:	60f8      	str	r0, [r7, #12]
 800861c:	60b9      	str	r1, [r7, #8]
 800861e:	607a      	str	r2, [r7, #4]
    DEV_ASSERT(rb != NULL);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d105      	bne.n	8008632 <ringbuffer_init+0x1e>
 8008626:	2300      	movs	r3, #0
 8008628:	4a16      	ldr	r2, [pc, #88]	@ (8008684 <ringbuffer_init+0x70>)
 800862a:	210c      	movs	r1, #12
 800862c:	4816      	ldr	r0, [pc, #88]	@ (8008688 <ringbuffer_init+0x74>)
 800862e:	f7ff ffcd 	bl	80085cc <dev_assert_failed>
    DEV_ASSERT(buffer != NULL);
 8008632:	68bb      	ldr	r3, [r7, #8]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d105      	bne.n	8008644 <ringbuffer_init+0x30>
 8008638:	2300      	movs	r3, #0
 800863a:	4a14      	ldr	r2, [pc, #80]	@ (800868c <ringbuffer_init+0x78>)
 800863c:	210d      	movs	r1, #13
 800863e:	4812      	ldr	r0, [pc, #72]	@ (8008688 <ringbuffer_init+0x74>)
 8008640:	f7ff ffc4 	bl	80085cc <dev_assert_failed>
    DEV_ASSERT(size > 0);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d105      	bne.n	8008656 <ringbuffer_init+0x42>
 800864a:	2300      	movs	r3, #0
 800864c:	4a10      	ldr	r2, [pc, #64]	@ (8008690 <ringbuffer_init+0x7c>)
 800864e:	210e      	movs	r1, #14
 8008650:	480d      	ldr	r0, [pc, #52]	@ (8008688 <ringbuffer_init+0x74>)
 8008652:	f7ff ffbb 	bl	80085cc <dev_assert_failed>

    rb->buffer = buffer;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	68ba      	ldr	r2, [r7, #8]
 800865a:	601a      	str	r2, [r3, #0]
    rb->size = size;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	687a      	ldr	r2, [r7, #4]
 8008660:	60da      	str	r2, [r3, #12]
    rb->head = 0;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	2200      	movs	r2, #0
 8008666:	605a      	str	r2, [r3, #4]
    rb->tail = 0;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	2200      	movs	r2, #0
 800866c:	609a      	str	r2, [r3, #8]
    rb->is_overflow = false;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	2200      	movs	r2, #0
 8008672:	741a      	strb	r2, [r3, #16]
    rb->overflow_cnt = 0;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	2200      	movs	r2, #0
 8008678:	615a      	str	r2, [r3, #20]
}
 800867a:	bf00      	nop
 800867c:	3710      	adds	r7, #16
 800867e:	46bd      	mov	sp, r7
 8008680:	bd80      	pop	{r7, pc}
 8008682:	bf00      	nop
 8008684:	08015cd0 	.word	0x08015cd0
 8008688:	08015cdc 	.word	0x08015cdc
 800868c:	08015cfc 	.word	0x08015cfc
 8008690:	08015d0c 	.word	0x08015d0c

08008694 <ringbuffer_reset>:
    DEV_ASSERT(rb != NULL);

    memset(rb, 0, sizeof(ringbuffer_t));
}

void ringbuffer_reset(ringbuffer_t *rb) {
 8008694:	b580      	push	{r7, lr}
 8008696:	b082      	sub	sp, #8
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
    DEV_ASSERT(rb != NULL);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d105      	bne.n	80086ae <ringbuffer_reset+0x1a>
 80086a2:	2300      	movs	r3, #0
 80086a4:	4a0a      	ldr	r2, [pc, #40]	@ (80086d0 <ringbuffer_reset+0x3c>)
 80086a6:	211f      	movs	r1, #31
 80086a8:	480a      	ldr	r0, [pc, #40]	@ (80086d4 <ringbuffer_reset+0x40>)
 80086aa:	f7ff ff8f 	bl	80085cc <dev_assert_failed>

    rb->head = 0;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	2200      	movs	r2, #0
 80086b2:	605a      	str	r2, [r3, #4]
    rb->tail = 0;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2200      	movs	r2, #0
 80086b8:	609a      	str	r2, [r3, #8]
    rb->is_overflow = false;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2200      	movs	r2, #0
 80086be:	741a      	strb	r2, [r3, #16]
    rb->overflow_cnt = 0;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2200      	movs	r2, #0
 80086c4:	615a      	str	r2, [r3, #20]
}
 80086c6:	bf00      	nop
 80086c8:	3708      	adds	r7, #8
 80086ca:	46bd      	mov	sp, r7
 80086cc:	bd80      	pop	{r7, pc}
 80086ce:	bf00      	nop
 80086d0:	08015cd0 	.word	0x08015cd0
 80086d4:	08015cdc 	.word	0x08015cdc

080086d8 <ringbuffer_is_full>:
    DEV_ASSERT(rb != NULL);

    return ((rb->head == rb->tail));
}

bool ringbuffer_is_full(ringbuffer_t *rb) {
 80086d8:	b580      	push	{r7, lr}
 80086da:	b082      	sub	sp, #8
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
    DEV_ASSERT(rb != NULL);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d105      	bne.n	80086f2 <ringbuffer_is_full+0x1a>
 80086e6:	2300      	movs	r3, #0
 80086e8:	4a0c      	ldr	r2, [pc, #48]	@ (800871c <ringbuffer_is_full+0x44>)
 80086ea:	212e      	movs	r1, #46	@ 0x2e
 80086ec:	480c      	ldr	r0, [pc, #48]	@ (8008720 <ringbuffer_is_full+0x48>)
 80086ee:	f7ff ff6d 	bl	80085cc <dev_assert_failed>

    return ((rb->head + 1) % rb->size) == rb->tail;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	685b      	ldr	r3, [r3, #4]
 80086f6:	3301      	adds	r3, #1
 80086f8:	687a      	ldr	r2, [r7, #4]
 80086fa:	68d2      	ldr	r2, [r2, #12]
 80086fc:	fbb3 f1f2 	udiv	r1, r3, r2
 8008700:	fb01 f202 	mul.w	r2, r1, r2
 8008704:	1a9a      	subs	r2, r3, r2
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	689b      	ldr	r3, [r3, #8]
 800870a:	429a      	cmp	r2, r3
 800870c:	bf0c      	ite	eq
 800870e:	2301      	moveq	r3, #1
 8008710:	2300      	movne	r3, #0
 8008712:	b2db      	uxtb	r3, r3
}
 8008714:	4618      	mov	r0, r3
 8008716:	3708      	adds	r7, #8
 8008718:	46bd      	mov	sp, r7
 800871a:	bd80      	pop	{r7, pc}
 800871c:	08015cd0 	.word	0x08015cd0
 8008720:	08015cdc 	.word	0x08015cdc

08008724 <ringbuffer_capacity>:
    DEV_ASSERT(rb != NULL);

    return rb->overflow_cnt;
}

size_t ringbuffer_capacity(ringbuffer_t *rb) {
 8008724:	b580      	push	{r7, lr}
 8008726:	b082      	sub	sp, #8
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
    DEV_ASSERT(rb != NULL);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d105      	bne.n	800873e <ringbuffer_capacity+0x1a>
 8008732:	2300      	movs	r3, #0
 8008734:	4a05      	ldr	r2, [pc, #20]	@ (800874c <ringbuffer_capacity+0x28>)
 8008736:	2140      	movs	r1, #64	@ 0x40
 8008738:	4805      	ldr	r0, [pc, #20]	@ (8008750 <ringbuffer_capacity+0x2c>)
 800873a:	f7ff ff47 	bl	80085cc <dev_assert_failed>

    return rb->size;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	68db      	ldr	r3, [r3, #12]
}
 8008742:	4618      	mov	r0, r3
 8008744:	3708      	adds	r7, #8
 8008746:	46bd      	mov	sp, r7
 8008748:	bd80      	pop	{r7, pc}
 800874a:	bf00      	nop
 800874c:	08015cd0 	.word	0x08015cd0
 8008750:	08015cdc 	.word	0x08015cdc

08008754 <ringbuffer_size>:

size_t ringbuffer_size(ringbuffer_t *rb) {
 8008754:	b580      	push	{r7, lr}
 8008756:	b084      	sub	sp, #16
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
    DEV_ASSERT(rb != NULL);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d105      	bne.n	800876e <ringbuffer_size+0x1a>
 8008762:	2300      	movs	r3, #0
 8008764:	4a16      	ldr	r2, [pc, #88]	@ (80087c0 <ringbuffer_size+0x6c>)
 8008766:	2146      	movs	r1, #70	@ 0x46
 8008768:	4816      	ldr	r0, [pc, #88]	@ (80087c4 <ringbuffer_size+0x70>)
 800876a:	f7ff ff2f 	bl	80085cc <dev_assert_failed>

    size_t size = rb->size - 1;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	68db      	ldr	r3, [r3, #12]
 8008772:	3b01      	subs	r3, #1
 8008774:	60fb      	str	r3, [r7, #12]

    if (!ringbuffer_is_full(rb)) {
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f7ff ffae 	bl	80086d8 <ringbuffer_is_full>
 800877c:	4603      	mov	r3, r0
 800877e:	f083 0301 	eor.w	r3, r3, #1
 8008782:	b2db      	uxtb	r3, r3
 8008784:	2b00      	cmp	r3, #0
 8008786:	d015      	beq.n	80087b4 <ringbuffer_size+0x60>
        if (rb->head >= rb->tail) {
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	685a      	ldr	r2, [r3, #4]
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	689b      	ldr	r3, [r3, #8]
 8008790:	429a      	cmp	r2, r3
 8008792:	d306      	bcc.n	80087a2 <ringbuffer_size+0x4e>
            size = rb->head - rb->tail;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	685a      	ldr	r2, [r3, #4]
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	689b      	ldr	r3, [r3, #8]
 800879c:	1ad3      	subs	r3, r2, r3
 800879e:	60fb      	str	r3, [r7, #12]
 80087a0:	e008      	b.n	80087b4 <ringbuffer_size+0x60>
        } else {
            size = rb->size + rb->head - rb->tail;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	68da      	ldr	r2, [r3, #12]
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	685b      	ldr	r3, [r3, #4]
 80087aa:	441a      	add	r2, r3
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	689b      	ldr	r3, [r3, #8]
 80087b0:	1ad3      	subs	r3, r2, r3
 80087b2:	60fb      	str	r3, [r7, #12]
        }
    }

    return size;
 80087b4:	68fb      	ldr	r3, [r7, #12]
}
 80087b6:	4618      	mov	r0, r3
 80087b8:	3710      	adds	r7, #16
 80087ba:	46bd      	mov	sp, r7
 80087bc:	bd80      	pop	{r7, pc}
 80087be:	bf00      	nop
 80087c0:	08015cd0 	.word	0x08015cd0
 80087c4:	08015cdc 	.word	0x08015cdc

080087c8 <ringbuffer_free_size>:

size_t ringbuffer_free_size(ringbuffer_t *rb) {
 80087c8:	b590      	push	{r4, r7, lr}
 80087ca:	b083      	sub	sp, #12
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	6078      	str	r0, [r7, #4]
    DEV_ASSERT(rb != NULL);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d105      	bne.n	80087e2 <ringbuffer_free_size+0x1a>
 80087d6:	2300      	movs	r3, #0
 80087d8:	4a08      	ldr	r2, [pc, #32]	@ (80087fc <ringbuffer_free_size+0x34>)
 80087da:	2156      	movs	r1, #86	@ 0x56
 80087dc:	4808      	ldr	r0, [pc, #32]	@ (8008800 <ringbuffer_free_size+0x38>)
 80087de:	f7ff fef5 	bl	80085cc <dev_assert_failed>

    return rb->size - ringbuffer_size(rb) - 1;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	68dc      	ldr	r4, [r3, #12]
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	f7ff ffb4 	bl	8008754 <ringbuffer_size>
 80087ec:	4603      	mov	r3, r0
 80087ee:	1ae3      	subs	r3, r4, r3
 80087f0:	3b01      	subs	r3, #1
}
 80087f2:	4618      	mov	r0, r3
 80087f4:	370c      	adds	r7, #12
 80087f6:	46bd      	mov	sp, r7
 80087f8:	bd90      	pop	{r4, r7, pc}
 80087fa:	bf00      	nop
 80087fc:	08015cd0 	.word	0x08015cd0
 8008800:	08015cdc 	.word	0x08015cdc

08008804 <ringbuffer_write>:

void ringbuffer_write(ringbuffer_t *rb, const char *data, size_t len) {
 8008804:	b580      	push	{r7, lr}
 8008806:	b088      	sub	sp, #32
 8008808:	af00      	add	r7, sp, #0
 800880a:	60f8      	str	r0, [r7, #12]
 800880c:	60b9      	str	r1, [r7, #8]
 800880e:	607a      	str	r2, [r7, #4]
    DEV_ASSERT(rb != NULL);
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d105      	bne.n	8008822 <ringbuffer_write+0x1e>
 8008816:	2300      	movs	r3, #0
 8008818:	4a3d      	ldr	r2, [pc, #244]	@ (8008910 <ringbuffer_write+0x10c>)
 800881a:	215c      	movs	r1, #92	@ 0x5c
 800881c:	483d      	ldr	r0, [pc, #244]	@ (8008914 <ringbuffer_write+0x110>)
 800881e:	f7ff fed5 	bl	80085cc <dev_assert_failed>
    DEV_ASSERT(data != NULL);
 8008822:	68bb      	ldr	r3, [r7, #8]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d105      	bne.n	8008834 <ringbuffer_write+0x30>
 8008828:	2300      	movs	r3, #0
 800882a:	4a3b      	ldr	r2, [pc, #236]	@ (8008918 <ringbuffer_write+0x114>)
 800882c:	215d      	movs	r1, #93	@ 0x5d
 800882e:	4839      	ldr	r0, [pc, #228]	@ (8008914 <ringbuffer_write+0x110>)
 8008830:	f7ff fecc 	bl	80085cc <dev_assert_failed>
    DEV_ASSERT(len != 0 && len < ringbuffer_capacity(rb));
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2b00      	cmp	r3, #0
 8008838:	d006      	beq.n	8008848 <ringbuffer_write+0x44>
 800883a:	68f8      	ldr	r0, [r7, #12]
 800883c:	f7ff ff72 	bl	8008724 <ringbuffer_capacity>
 8008840:	4602      	mov	r2, r0
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	4293      	cmp	r3, r2
 8008846:	d305      	bcc.n	8008854 <ringbuffer_write+0x50>
 8008848:	2300      	movs	r3, #0
 800884a:	4a34      	ldr	r2, [pc, #208]	@ (800891c <ringbuffer_write+0x118>)
 800884c:	215e      	movs	r1, #94	@ 0x5e
 800884e:	4831      	ldr	r0, [pc, #196]	@ (8008914 <ringbuffer_write+0x110>)
 8008850:	f7ff febc 	bl	80085cc <dev_assert_failed>
    
    size_t free_space = ringbuffer_free_size(rb);
 8008854:	68f8      	ldr	r0, [r7, #12]
 8008856:	f7ff ffb7 	bl	80087c8 <ringbuffer_free_size>
 800885a:	61f8      	str	r0, [r7, #28]
    
    if(len > free_space)
 800885c:	687a      	ldr	r2, [r7, #4]
 800885e:	69fb      	ldr	r3, [r7, #28]
 8008860:	429a      	cmp	r2, r3
 8008862:	d919      	bls.n	8008898 <ringbuffer_write+0x94>
    {
        size_t overflow_len = len - free_space;
 8008864:	687a      	ldr	r2, [r7, #4]
 8008866:	69fb      	ldr	r3, [r7, #28]
 8008868:	1ad3      	subs	r3, r2, r3
 800886a:	61bb      	str	r3, [r7, #24]
        rb->tail = (rb->tail + overflow_len) %  rb->size;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	689a      	ldr	r2, [r3, #8]
 8008870:	69bb      	ldr	r3, [r7, #24]
 8008872:	4413      	add	r3, r2
 8008874:	68fa      	ldr	r2, [r7, #12]
 8008876:	68d2      	ldr	r2, [r2, #12]
 8008878:	fbb3 f1f2 	udiv	r1, r3, r2
 800887c:	fb01 f202 	mul.w	r2, r1, r2
 8008880:	1a9a      	subs	r2, r3, r2
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	609a      	str	r2, [r3, #8]
        rb->is_overflow = true;
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	2201      	movs	r2, #1
 800888a:	741a      	strb	r2, [r3, #16]
        rb->overflow_cnt += overflow_len;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	695a      	ldr	r2, [r3, #20]
 8008890:	69bb      	ldr	r3, [r7, #24]
 8008892:	441a      	add	r2, r3
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	615a      	str	r2, [r3, #20]
    }

    size_t first_chunk = rb->size - rb->head;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	68da      	ldr	r2, [r3, #12]
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	685b      	ldr	r3, [r3, #4]
 80088a0:	1ad3      	subs	r3, r2, r3
 80088a2:	617b      	str	r3, [r7, #20]

    if(first_chunk >= len)
 80088a4:	697a      	ldr	r2, [r7, #20]
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	429a      	cmp	r2, r3
 80088aa:	d30a      	bcc.n	80088c2 <ringbuffer_write+0xbe>
    {
        memcpy(&rb->buffer[rb->head], data, len);
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	681a      	ldr	r2, [r3, #0]
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	685b      	ldr	r3, [r3, #4]
 80088b4:	4413      	add	r3, r2
 80088b6:	687a      	ldr	r2, [r7, #4]
 80088b8:	68b9      	ldr	r1, [r7, #8]
 80088ba:	4618      	mov	r0, r3
 80088bc:	f007 fe93 	bl	80105e6 <memcpy>
 80088c0:	e014      	b.n	80088ec <ringbuffer_write+0xe8>
    }
    else
    {
        memcpy(&rb->buffer[rb->head], data, first_chunk);
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	681a      	ldr	r2, [r3, #0]
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	685b      	ldr	r3, [r3, #4]
 80088ca:	4413      	add	r3, r2
 80088cc:	697a      	ldr	r2, [r7, #20]
 80088ce:	68b9      	ldr	r1, [r7, #8]
 80088d0:	4618      	mov	r0, r3
 80088d2:	f007 fe88 	bl	80105e6 <memcpy>
        memcpy(&rb->buffer[0], data + first_chunk, len - first_chunk);
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	6818      	ldr	r0, [r3, #0]
 80088da:	68ba      	ldr	r2, [r7, #8]
 80088dc:	697b      	ldr	r3, [r7, #20]
 80088de:	18d1      	adds	r1, r2, r3
 80088e0:	687a      	ldr	r2, [r7, #4]
 80088e2:	697b      	ldr	r3, [r7, #20]
 80088e4:	1ad3      	subs	r3, r2, r3
 80088e6:	461a      	mov	r2, r3
 80088e8:	f007 fe7d 	bl	80105e6 <memcpy>
    }

    rb->head = (rb->head + len) % rb->size;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	685a      	ldr	r2, [r3, #4]
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	4413      	add	r3, r2
 80088f4:	68fa      	ldr	r2, [r7, #12]
 80088f6:	68d2      	ldr	r2, [r2, #12]
 80088f8:	fbb3 f1f2 	udiv	r1, r3, r2
 80088fc:	fb01 f202 	mul.w	r2, r1, r2
 8008900:	1a9a      	subs	r2, r3, r2
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	605a      	str	r2, [r3, #4]
}
 8008906:	bf00      	nop
 8008908:	3720      	adds	r7, #32
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}
 800890e:	bf00      	nop
 8008910:	08015cd0 	.word	0x08015cd0
 8008914:	08015cdc 	.word	0x08015cdc
 8008918:	08015d18 	.word	0x08015d18
 800891c:	08015d28 	.word	0x08015d28

08008920 <ringbuffer_read>:
        rb->overflow_cnt++;
    }
}

size_t ringbuffer_read(ringbuffer_t *rb, char *data, size_t len)
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b088      	sub	sp, #32
 8008924:	af00      	add	r7, sp, #0
 8008926:	60f8      	str	r0, [r7, #12]
 8008928:	60b9      	str	r1, [r7, #8]
 800892a:	607a      	str	r2, [r7, #4]
    DEV_ASSERT(rb != NULL);
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d105      	bne.n	800893e <ringbuffer_read+0x1e>
 8008932:	2300      	movs	r3, #0
 8008934:	4a34      	ldr	r2, [pc, #208]	@ (8008a08 <ringbuffer_read+0xe8>)
 8008936:	218a      	movs	r1, #138	@ 0x8a
 8008938:	4834      	ldr	r0, [pc, #208]	@ (8008a0c <ringbuffer_read+0xec>)
 800893a:	f7ff fe47 	bl	80085cc <dev_assert_failed>
    DEV_ASSERT(data != NULL);
 800893e:	68bb      	ldr	r3, [r7, #8]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d105      	bne.n	8008950 <ringbuffer_read+0x30>
 8008944:	2300      	movs	r3, #0
 8008946:	4a32      	ldr	r2, [pc, #200]	@ (8008a10 <ringbuffer_read+0xf0>)
 8008948:	218b      	movs	r1, #139	@ 0x8b
 800894a:	4830      	ldr	r0, [pc, #192]	@ (8008a0c <ringbuffer_read+0xec>)
 800894c:	f7ff fe3e 	bl	80085cc <dev_assert_failed>
    DEV_ASSERT(len != 0 && len < ringbuffer_capacity(rb));
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d006      	beq.n	8008964 <ringbuffer_read+0x44>
 8008956:	68f8      	ldr	r0, [r7, #12]
 8008958:	f7ff fee4 	bl	8008724 <ringbuffer_capacity>
 800895c:	4602      	mov	r2, r0
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	4293      	cmp	r3, r2
 8008962:	d305      	bcc.n	8008970 <ringbuffer_read+0x50>
 8008964:	2300      	movs	r3, #0
 8008966:	4a2b      	ldr	r2, [pc, #172]	@ (8008a14 <ringbuffer_read+0xf4>)
 8008968:	218c      	movs	r1, #140	@ 0x8c
 800896a:	4828      	ldr	r0, [pc, #160]	@ (8008a0c <ringbuffer_read+0xec>)
 800896c:	f7ff fe2e 	bl	80085cc <dev_assert_failed>

    size_t available = ringbuffer_size(rb);
 8008970:	68f8      	ldr	r0, [r7, #12]
 8008972:	f7ff feef 	bl	8008754 <ringbuffer_size>
 8008976:	61f8      	str	r0, [r7, #28]
    size_t read_len = (len <= available) ? len : available;
 8008978:	687a      	ldr	r2, [r7, #4]
 800897a:	69fb      	ldr	r3, [r7, #28]
 800897c:	4293      	cmp	r3, r2
 800897e:	bf28      	it	cs
 8008980:	4613      	movcs	r3, r2
 8008982:	61bb      	str	r3, [r7, #24]

    if (read_len == 0) {
 8008984:	69bb      	ldr	r3, [r7, #24]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d101      	bne.n	800898e <ringbuffer_read+0x6e>
        return 0;
 800898a:	2300      	movs	r3, #0
 800898c:	e037      	b.n	80089fe <ringbuffer_read+0xde>
    }

    size_t first_chunk = rb->size - rb->tail;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	68da      	ldr	r2, [r3, #12]
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	689b      	ldr	r3, [r3, #8]
 8008996:	1ad3      	subs	r3, r2, r3
 8008998:	617b      	str	r3, [r7, #20]

    if (first_chunk >= read_len) {
 800899a:	697a      	ldr	r2, [r7, #20]
 800899c:	69bb      	ldr	r3, [r7, #24]
 800899e:	429a      	cmp	r2, r3
 80089a0:	d30a      	bcc.n	80089b8 <ringbuffer_read+0x98>
        memcpy(data, &rb->buffer[rb->tail], read_len);
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681a      	ldr	r2, [r3, #0]
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	689b      	ldr	r3, [r3, #8]
 80089aa:	4413      	add	r3, r2
 80089ac:	69ba      	ldr	r2, [r7, #24]
 80089ae:	4619      	mov	r1, r3
 80089b0:	68b8      	ldr	r0, [r7, #8]
 80089b2:	f007 fe18 	bl	80105e6 <memcpy>
 80089b6:	e014      	b.n	80089e2 <ringbuffer_read+0xc2>
    } else {
        memcpy(data, &rb->buffer[rb->tail], first_chunk);
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	681a      	ldr	r2, [r3, #0]
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	689b      	ldr	r3, [r3, #8]
 80089c0:	4413      	add	r3, r2
 80089c2:	697a      	ldr	r2, [r7, #20]
 80089c4:	4619      	mov	r1, r3
 80089c6:	68b8      	ldr	r0, [r7, #8]
 80089c8:	f007 fe0d 	bl	80105e6 <memcpy>
        memcpy(data + first_chunk, &rb->buffer[0], read_len - first_chunk);
 80089cc:	68ba      	ldr	r2, [r7, #8]
 80089ce:	697b      	ldr	r3, [r7, #20]
 80089d0:	18d0      	adds	r0, r2, r3
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	6819      	ldr	r1, [r3, #0]
 80089d6:	69ba      	ldr	r2, [r7, #24]
 80089d8:	697b      	ldr	r3, [r7, #20]
 80089da:	1ad3      	subs	r3, r2, r3
 80089dc:	461a      	mov	r2, r3
 80089de:	f007 fe02 	bl	80105e6 <memcpy>
    }

    rb->tail = (rb->tail + read_len) % rb->size;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	689a      	ldr	r2, [r3, #8]
 80089e6:	69bb      	ldr	r3, [r7, #24]
 80089e8:	4413      	add	r3, r2
 80089ea:	68fa      	ldr	r2, [r7, #12]
 80089ec:	68d2      	ldr	r2, [r2, #12]
 80089ee:	fbb3 f1f2 	udiv	r1, r3, r2
 80089f2:	fb01 f202 	mul.w	r2, r1, r2
 80089f6:	1a9a      	subs	r2, r3, r2
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	609a      	str	r2, [r3, #8]

    return read_len;
 80089fc:	69bb      	ldr	r3, [r7, #24]
}
 80089fe:	4618      	mov	r0, r3
 8008a00:	3720      	adds	r7, #32
 8008a02:	46bd      	mov	sp, r7
 8008a04:	bd80      	pop	{r7, pc}
 8008a06:	bf00      	nop
 8008a08:	08015cd0 	.word	0x08015cd0
 8008a0c:	08015cdc 	.word	0x08015cdc
 8008a10:	08015d18 	.word	0x08015d18
 8008a14:	08015d28 	.word	0x08015d28

08008a18 <ringbuffer_peek>:
    rb->tail = (rb->tail + 1) % rb->size;

    return true;
}

bool ringbuffer_peek(ringbuffer_t *rb, char *data, size_t len, size_t offset) {
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b08a      	sub	sp, #40	@ 0x28
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	60f8      	str	r0, [r7, #12]
 8008a20:	60b9      	str	r1, [r7, #8]
 8008a22:	607a      	str	r2, [r7, #4]
 8008a24:	603b      	str	r3, [r7, #0]
    DEV_ASSERT(rb != NULL);
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d105      	bne.n	8008a38 <ringbuffer_peek+0x20>
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	4a33      	ldr	r2, [pc, #204]	@ (8008afc <ringbuffer_peek+0xe4>)
 8008a30:	21b2      	movs	r1, #178	@ 0xb2
 8008a32:	4833      	ldr	r0, [pc, #204]	@ (8008b00 <ringbuffer_peek+0xe8>)
 8008a34:	f7ff fdca 	bl	80085cc <dev_assert_failed>
    DEV_ASSERT(data != NULL);
 8008a38:	68bb      	ldr	r3, [r7, #8]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d105      	bne.n	8008a4a <ringbuffer_peek+0x32>
 8008a3e:	2300      	movs	r3, #0
 8008a40:	4a30      	ldr	r2, [pc, #192]	@ (8008b04 <ringbuffer_peek+0xec>)
 8008a42:	21b3      	movs	r1, #179	@ 0xb3
 8008a44:	482e      	ldr	r0, [pc, #184]	@ (8008b00 <ringbuffer_peek+0xe8>)
 8008a46:	f7ff fdc1 	bl	80085cc <dev_assert_failed>

    // len == 0   
    if (len == 0) {
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d101      	bne.n	8008a54 <ringbuffer_peek+0x3c>
        return true;
 8008a50:	2301      	movs	r3, #1
 8008a52:	e04f      	b.n	8008af4 <ringbuffer_peek+0xdc>
    }

    size_t current_size = ringbuffer_size(rb);
 8008a54:	68f8      	ldr	r0, [r7, #12]
 8008a56:	f7ff fe7d 	bl	8008754 <ringbuffer_size>
 8008a5a:	6278      	str	r0, [r7, #36]	@ 0x24

    //   false  (assert  )
    if (offset >= current_size || len > (current_size - offset)) {
 8008a5c:	683a      	ldr	r2, [r7, #0]
 8008a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a60:	429a      	cmp	r2, r3
 8008a62:	d205      	bcs.n	8008a70 <ringbuffer_peek+0x58>
 8008a64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	1ad3      	subs	r3, r2, r3
 8008a6a:	687a      	ldr	r2, [r7, #4]
 8008a6c:	429a      	cmp	r2, r3
 8008a6e:	d901      	bls.n	8008a74 <ringbuffer_peek+0x5c>
        return false;
 8008a70:	2300      	movs	r3, #0
 8008a72:	e03f      	b.n	8008af4 <ringbuffer_peek+0xdc>
    }

    size_t peek_start_idx = (rb->tail + offset) % rb->size;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	689a      	ldr	r2, [r3, #8]
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	4413      	add	r3, r2
 8008a7c:	68fa      	ldr	r2, [r7, #12]
 8008a7e:	68d2      	ldr	r2, [r2, #12]
 8008a80:	fbb3 f1f2 	udiv	r1, r3, r2
 8008a84:	fb01 f202 	mul.w	r2, r1, r2
 8008a88:	1a9b      	subs	r3, r3, r2
 8008a8a:	623b      	str	r3, [r7, #32]
    size_t need_wrap = rb->size - peek_start_idx < len;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	68da      	ldr	r2, [r3, #12]
 8008a90:	6a3b      	ldr	r3, [r7, #32]
 8008a92:	1ad3      	subs	r3, r2, r3
 8008a94:	687a      	ldr	r2, [r7, #4]
 8008a96:	429a      	cmp	r2, r3
 8008a98:	bf8c      	ite	hi
 8008a9a:	2301      	movhi	r3, #1
 8008a9c:	2300      	movls	r3, #0
 8008a9e:	b2db      	uxtb	r3, r3
 8008aa0:	61fb      	str	r3, [r7, #28]

    if (!need_wrap) {
 8008aa2:	69fb      	ldr	r3, [r7, #28]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d109      	bne.n	8008abc <ringbuffer_peek+0xa4>
        memcpy(data, &rb->buffer[peek_start_idx], len);
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681a      	ldr	r2, [r3, #0]
 8008aac:	6a3b      	ldr	r3, [r7, #32]
 8008aae:	4413      	add	r3, r2
 8008ab0:	687a      	ldr	r2, [r7, #4]
 8008ab2:	4619      	mov	r1, r3
 8008ab4:	68b8      	ldr	r0, [r7, #8]
 8008ab6:	f007 fd96 	bl	80105e6 <memcpy>
 8008aba:	e01a      	b.n	8008af2 <ringbuffer_peek+0xda>
    } else {
        size_t first_chunk = rb->size - peek_start_idx;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	68da      	ldr	r2, [r3, #12]
 8008ac0:	6a3b      	ldr	r3, [r7, #32]
 8008ac2:	1ad3      	subs	r3, r2, r3
 8008ac4:	61bb      	str	r3, [r7, #24]
        size_t second_chunk = len - first_chunk;
 8008ac6:	687a      	ldr	r2, [r7, #4]
 8008ac8:	69bb      	ldr	r3, [r7, #24]
 8008aca:	1ad3      	subs	r3, r2, r3
 8008acc:	617b      	str	r3, [r7, #20]
        memcpy(data, &rb->buffer[peek_start_idx], first_chunk);
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	681a      	ldr	r2, [r3, #0]
 8008ad2:	6a3b      	ldr	r3, [r7, #32]
 8008ad4:	4413      	add	r3, r2
 8008ad6:	69ba      	ldr	r2, [r7, #24]
 8008ad8:	4619      	mov	r1, r3
 8008ada:	68b8      	ldr	r0, [r7, #8]
 8008adc:	f007 fd83 	bl	80105e6 <memcpy>
        memcpy(data + first_chunk, &rb->buffer[0], second_chunk);
 8008ae0:	68ba      	ldr	r2, [r7, #8]
 8008ae2:	69bb      	ldr	r3, [r7, #24]
 8008ae4:	18d0      	adds	r0, r2, r3
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	697a      	ldr	r2, [r7, #20]
 8008aec:	4619      	mov	r1, r3
 8008aee:	f007 fd7a 	bl	80105e6 <memcpy>
    }

    return true;
 8008af2:	2301      	movs	r3, #1
}
 8008af4:	4618      	mov	r0, r3
 8008af6:	3728      	adds	r7, #40	@ 0x28
 8008af8:	46bd      	mov	sp, r7
 8008afa:	bd80      	pop	{r7, pc}
 8008afc:	08015cd0 	.word	0x08015cd0
 8008b00:	08015cdc 	.word	0x08015cdc
 8008b04:	08015d18 	.word	0x08015d18

08008b08 <ringbuffer_advance>:
    *data = rb->buffer[rb->tail];
    return true;
}

bool ringbuffer_advance(ringbuffer_t *rb, size_t len)
{
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	b084      	sub	sp, #16
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
 8008b10:	6039      	str	r1, [r7, #0]
    DEV_ASSERT(rb != NULL);
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d105      	bne.n	8008b24 <ringbuffer_advance+0x1c>
 8008b18:	2300      	movs	r3, #0
 8008b1a:	4a18      	ldr	r2, [pc, #96]	@ (8008b7c <ringbuffer_advance+0x74>)
 8008b1c:	21de      	movs	r1, #222	@ 0xde
 8008b1e:	4818      	ldr	r0, [pc, #96]	@ (8008b80 <ringbuffer_advance+0x78>)
 8008b20:	f7ff fd54 	bl	80085cc <dev_assert_failed>
    DEV_ASSERT(len < ringbuffer_capacity(rb));
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	f7ff fdfd 	bl	8008724 <ringbuffer_capacity>
 8008b2a:	4602      	mov	r2, r0
 8008b2c:	683b      	ldr	r3, [r7, #0]
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d305      	bcc.n	8008b3e <ringbuffer_advance+0x36>
 8008b32:	2300      	movs	r3, #0
 8008b34:	4a13      	ldr	r2, [pc, #76]	@ (8008b84 <ringbuffer_advance+0x7c>)
 8008b36:	21df      	movs	r1, #223	@ 0xdf
 8008b38:	4811      	ldr	r0, [pc, #68]	@ (8008b80 <ringbuffer_advance+0x78>)
 8008b3a:	f7ff fd47 	bl	80085cc <dev_assert_failed>

    size_t available = ringbuffer_size(rb);
 8008b3e:	6878      	ldr	r0, [r7, #4]
 8008b40:	f7ff fe08 	bl	8008754 <ringbuffer_size>
 8008b44:	60f8      	str	r0, [r7, #12]
    
    if(len > available)
 8008b46:	683a      	ldr	r2, [r7, #0]
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	429a      	cmp	r2, r3
 8008b4c:	d904      	bls.n	8008b58 <ringbuffer_advance+0x50>
    {
        ringbuffer_reset(rb);
 8008b4e:	6878      	ldr	r0, [r7, #4]
 8008b50:	f7ff fda0 	bl	8008694 <ringbuffer_reset>
        return false;
 8008b54:	2300      	movs	r3, #0
 8008b56:	e00d      	b.n	8008b74 <ringbuffer_advance+0x6c>
    }

    rb->tail = (rb->tail + len) % rb->size;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	689a      	ldr	r2, [r3, #8]
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	4413      	add	r3, r2
 8008b60:	687a      	ldr	r2, [r7, #4]
 8008b62:	68d2      	ldr	r2, [r2, #12]
 8008b64:	fbb3 f1f2 	udiv	r1, r3, r2
 8008b68:	fb01 f202 	mul.w	r2, r1, r2
 8008b6c:	1a9a      	subs	r2, r3, r2
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	609a      	str	r2, [r3, #8]
    return true;
 8008b72:	2301      	movs	r3, #1
}
 8008b74:	4618      	mov	r0, r3
 8008b76:	3710      	adds	r7, #16
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	bd80      	pop	{r7, pc}
 8008b7c:	08015cd0 	.word	0x08015cd0
 8008b80:	08015cdc 	.word	0x08015cdc
 8008b84:	08015d54 	.word	0x08015d54

08008b88 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b082      	sub	sp, #8
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	f103 0208 	add.w	r2, r3, #8
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8008ba0:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	f103 0208 	add.w	r2, r3, #8
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	f103 0208 	add.w	r2, r3, #8
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	2200      	movs	r2, #0
 8008bba:	601a      	str	r2, [r3, #0]
    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
 8008bbc:	f240 1019 	movw	r0, #281	@ 0x119
 8008bc0:	f004 ff1a 	bl	800d9f8 <SEGGER_SYSVIEW_RecordEndCall>
}
 8008bc4:	bf00      	nop
 8008bc6:	3708      	adds	r7, #8
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	bd80      	pop	{r7, pc}

08008bcc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b082      	sub	sp, #8
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	611a      	str	r2, [r3, #16]
    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
 8008bda:	f44f 708d 	mov.w	r0, #282	@ 0x11a
 8008bde:	f004 ff0b 	bl	800d9f8 <SEGGER_SYSVIEW_RecordEndCall>
}
 8008be2:	bf00      	nop
 8008be4:	3708      	adds	r7, #8
 8008be6:	46bd      	mov	sp, r7
 8008be8:	bd80      	pop	{r7, pc}

08008bea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8008bea:	b580      	push	{r7, lr}
 8008bec:	b084      	sub	sp, #16
 8008bee:	af00      	add	r7, sp, #0
 8008bf0:	6078      	str	r0, [r7, #4]
 8008bf2:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	685b      	ldr	r3, [r3, #4]
 8008bf8:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	68fa      	ldr	r2, [r7, #12]
 8008bfe:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	689a      	ldr	r2, [r3, #8]
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	689b      	ldr	r3, [r3, #8]
 8008c0c:	683a      	ldr	r2, [r7, #0]
 8008c0e:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	683a      	ldr	r2, [r7, #0]
 8008c14:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8008c16:	683b      	ldr	r3, [r7, #0]
 8008c18:	687a      	ldr	r2, [r7, #4]
 8008c1a:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	1c5a      	adds	r2, r3, #1
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsertEnd();
 8008c26:	f240 101b 	movw	r0, #283	@ 0x11b
 8008c2a:	f004 fee5 	bl	800d9f8 <SEGGER_SYSVIEW_RecordEndCall>
}
 8008c2e:	bf00      	nop
 8008c30:	3710      	adds	r7, #16
 8008c32:	46bd      	mov	sp, r7
 8008c34:	bd80      	pop	{r7, pc}

08008c36 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8008c36:	b580      	push	{r7, lr}
 8008c38:	b084      	sub	sp, #16
 8008c3a:	af00      	add	r7, sp, #0
 8008c3c:	6078      	str	r0, [r7, #4]
 8008c3e:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8008c46:	68bb      	ldr	r3, [r7, #8]
 8008c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c4c:	d103      	bne.n	8008c56 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	691b      	ldr	r3, [r3, #16]
 8008c52:	60fb      	str	r3, [r7, #12]
 8008c54:	e00c      	b.n	8008c70 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	3308      	adds	r3, #8
 8008c5a:	60fb      	str	r3, [r7, #12]
 8008c5c:	e002      	b.n	8008c64 <vListInsert+0x2e>
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	685b      	ldr	r3, [r3, #4]
 8008c62:	60fb      	str	r3, [r7, #12]
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	685b      	ldr	r3, [r3, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	68ba      	ldr	r2, [r7, #8]
 8008c6c:	429a      	cmp	r2, r3
 8008c6e:	d2f6      	bcs.n	8008c5e <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	685a      	ldr	r2, [r3, #4]
 8008c74:	683b      	ldr	r3, [r7, #0]
 8008c76:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	685b      	ldr	r3, [r3, #4]
 8008c7c:	683a      	ldr	r2, [r7, #0]
 8008c7e:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	68fa      	ldr	r2, [r7, #12]
 8008c84:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	683a      	ldr	r2, [r7, #0]
 8008c8a:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8008c8c:	683b      	ldr	r3, [r7, #0]
 8008c8e:	687a      	ldr	r2, [r7, #4]
 8008c90:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	1c5a      	adds	r2, r3, #1
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
 8008c9c:	f44f 708e 	mov.w	r0, #284	@ 0x11c
 8008ca0:	f004 feaa 	bl	800d9f8 <SEGGER_SYSVIEW_RecordEndCall>
}
 8008ca4:	bf00      	nop
 8008ca6:	3710      	adds	r7, #16
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	bd80      	pop	{r7, pc}

08008cac <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b084      	sub	sp, #16
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	691b      	ldr	r3, [r3, #16]
 8008cb8:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	685b      	ldr	r3, [r3, #4]
 8008cbe:	687a      	ldr	r2, [r7, #4]
 8008cc0:	6892      	ldr	r2, [r2, #8]
 8008cc2:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	689b      	ldr	r3, [r3, #8]
 8008cc8:	687a      	ldr	r2, [r7, #4]
 8008cca:	6852      	ldr	r2, [r2, #4]
 8008ccc:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	685b      	ldr	r3, [r3, #4]
 8008cd2:	687a      	ldr	r2, [r7, #4]
 8008cd4:	429a      	cmp	r2, r3
 8008cd6:	d103      	bne.n	8008ce0 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	689a      	ldr	r2, [r3, #8]
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	1e5a      	subs	r2, r3, #1
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	4619      	mov	r1, r3
 8008cf6:	f240 101d 	movw	r0, #285	@ 0x11d
 8008cfa:	f004 feb9 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

    return pxList->uxNumberOfItems;
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
}
 8008d02:	4618      	mov	r0, r3
 8008d04:	3710      	adds	r7, #16
 8008d06:	46bd      	mov	sp, r7
 8008d08:	bd80      	pop	{r7, pc}
	...

08008d0c <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b086      	sub	sp, #24
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
 8008d14:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8008d16:	2301      	movs	r3, #1
 8008d18:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 8008d1e:	693b      	ldr	r3, [r7, #16]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d10b      	bne.n	8008d3c <xQueueGenericReset+0x30>
    __asm volatile
 8008d24:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8008d28:	f383 8811 	msr	BASEPRI, r3
 8008d2c:	f3bf 8f6f 	isb	sy
 8008d30:	f3bf 8f4f 	dsb	sy
 8008d34:	60fb      	str	r3, [r7, #12]
}
 8008d36:	bf00      	nop
 8008d38:	bf00      	nop
 8008d3a:	e7fd      	b.n	8008d38 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8008d3c:	693b      	ldr	r3, [r7, #16]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d05d      	beq.n	8008dfe <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 8008d42:	693b      	ldr	r3, [r7, #16]
 8008d44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d059      	beq.n	8008dfe <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8008d4a:	693b      	ldr	r3, [r7, #16]
 8008d4c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008d4e:	693b      	ldr	r3, [r7, #16]
 8008d50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d52:	2100      	movs	r1, #0
 8008d54:	fba3 2302 	umull	r2, r3, r3, r2
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d000      	beq.n	8008d5e <xQueueGenericReset+0x52>
 8008d5c:	2101      	movs	r1, #1
 8008d5e:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d14c      	bne.n	8008dfe <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8008d64:	f003 fb06 	bl	800c374 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8008d68:	693b      	ldr	r3, [r7, #16]
 8008d6a:	681a      	ldr	r2, [r3, #0]
 8008d6c:	693b      	ldr	r3, [r7, #16]
 8008d6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d70:	6939      	ldr	r1, [r7, #16]
 8008d72:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008d74:	fb01 f303 	mul.w	r3, r1, r3
 8008d78:	441a      	add	r2, r3
 8008d7a:	693b      	ldr	r3, [r7, #16]
 8008d7c:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008d7e:	693b      	ldr	r3, [r7, #16]
 8008d80:	2200      	movs	r2, #0
 8008d82:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8008d84:	693b      	ldr	r3, [r7, #16]
 8008d86:	681a      	ldr	r2, [r3, #0]
 8008d88:	693b      	ldr	r3, [r7, #16]
 8008d8a:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8008d8c:	693b      	ldr	r3, [r7, #16]
 8008d8e:	681a      	ldr	r2, [r3, #0]
 8008d90:	693b      	ldr	r3, [r7, #16]
 8008d92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d94:	3b01      	subs	r3, #1
 8008d96:	6939      	ldr	r1, [r7, #16]
 8008d98:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008d9a:	fb01 f303 	mul.w	r3, r1, r3
 8008d9e:	441a      	add	r2, r3
 8008da0:	693b      	ldr	r3, [r7, #16]
 8008da2:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8008da4:	693b      	ldr	r3, [r7, #16]
 8008da6:	22ff      	movs	r2, #255	@ 0xff
 8008da8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8008dac:	693b      	ldr	r3, [r7, #16]
 8008dae:	22ff      	movs	r2, #255	@ 0xff
 8008db0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d114      	bne.n	8008de4 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008dba:	693b      	ldr	r3, [r7, #16]
 8008dbc:	691b      	ldr	r3, [r3, #16]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d01a      	beq.n	8008df8 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008dc2:	693b      	ldr	r3, [r7, #16]
 8008dc4:	3310      	adds	r3, #16
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	f001 feba 	bl	800ab40 <xTaskRemoveFromEventList>
 8008dcc:	4603      	mov	r3, r0
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d012      	beq.n	8008df8 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8008dd2:	4b18      	ldr	r3, [pc, #96]	@ (8008e34 <xQueueGenericReset+0x128>)
 8008dd4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008dd8:	601a      	str	r2, [r3, #0]
 8008dda:	f3bf 8f4f 	dsb	sy
 8008dde:	f3bf 8f6f 	isb	sy
 8008de2:	e009      	b.n	8008df8 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008de4:	693b      	ldr	r3, [r7, #16]
 8008de6:	3310      	adds	r3, #16
 8008de8:	4618      	mov	r0, r3
 8008dea:	f7ff fecd 	bl	8008b88 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008dee:	693b      	ldr	r3, [r7, #16]
 8008df0:	3324      	adds	r3, #36	@ 0x24
 8008df2:	4618      	mov	r0, r3
 8008df4:	f7ff fec8 	bl	8008b88 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8008df8:	f003 faee 	bl	800c3d8 <vPortExitCritical>
 8008dfc:	e001      	b.n	8008e02 <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 8008dfe:	2300      	movs	r3, #0
 8008e00:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8008e02:	697b      	ldr	r3, [r7, #20]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d10b      	bne.n	8008e20 <xQueueGenericReset+0x114>
    __asm volatile
 8008e08:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8008e0c:	f383 8811 	msr	BASEPRI, r3
 8008e10:	f3bf 8f6f 	isb	sy
 8008e14:	f3bf 8f4f 	dsb	sy
 8008e18:	60bb      	str	r3, [r7, #8]
}
 8008e1a:	bf00      	nop
 8008e1c:	bf00      	nop
 8008e1e:	e7fd      	b.n	8008e1c <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );
 8008e20:	697b      	ldr	r3, [r7, #20]
 8008e22:	4619      	mov	r1, r3
 8008e24:	2096      	movs	r0, #150	@ 0x96
 8008e26:	f004 fe23 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8008e2a:	697b      	ldr	r3, [r7, #20]
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	3718      	adds	r7, #24
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd80      	pop	{r7, pc}
 8008e34:	e000ed04 	.word	0xe000ed04

08008e38 <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b08c      	sub	sp, #48	@ 0x30
 8008e3c:	af02      	add	r7, sp, #8
 8008e3e:	60f8      	str	r0, [r7, #12]
 8008e40:	60b9      	str	r1, [r7, #8]
 8008e42:	607a      	str	r2, [r7, #4]
 8008e44:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 8008e46:	2300      	movs	r3, #0
 8008e48:	627b      	str	r3, [r7, #36]	@ 0x24

        traceENTER_xQueueGenericCreateStatic( uxQueueLength, uxItemSize, pucQueueStorage, pxStaticQueue, ucQueueType );

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 8008e4a:	683b      	ldr	r3, [r7, #0]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d10b      	bne.n	8008e68 <xQueueGenericCreateStatic+0x30>
    __asm volatile
 8008e50:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8008e54:	f383 8811 	msr	BASEPRI, r3
 8008e58:	f3bf 8f6f 	isb	sy
 8008e5c:	f3bf 8f4f 	dsb	sy
 8008e60:	623b      	str	r3, [r7, #32]
}
 8008e62:	bf00      	nop
 8008e64:	bf00      	nop
 8008e66:	e7fd      	b.n	8008e64 <xQueueGenericCreateStatic+0x2c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d031      	beq.n	8008ed2 <xQueueGenericCreateStatic+0x9a>
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d02e      	beq.n	8008ed2 <xQueueGenericCreateStatic+0x9a>
            ( pxStaticQueue != NULL ) &&
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d002      	beq.n	8008e80 <xQueueGenericCreateStatic+0x48>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0U ) ) ) &&
 8008e7a:	68bb      	ldr	r3, [r7, #8]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d028      	beq.n	8008ed2 <xQueueGenericCreateStatic+0x9a>
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d102      	bne.n	8008e8c <xQueueGenericCreateStatic+0x54>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0U ) ) ) )
 8008e86:	68bb      	ldr	r3, [r7, #8]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d122      	bne.n	8008ed2 <xQueueGenericCreateStatic+0x9a>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 8008e8c:	2350      	movs	r3, #80	@ 0x50
 8008e8e:	617b      	str	r3, [r7, #20]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 8008e90:	697b      	ldr	r3, [r7, #20]
 8008e92:	2b50      	cmp	r3, #80	@ 0x50
 8008e94:	d00b      	beq.n	8008eae <xQueueGenericCreateStatic+0x76>
    __asm volatile
 8008e96:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8008e9a:	f383 8811 	msr	BASEPRI, r3
 8008e9e:	f3bf 8f6f 	isb	sy
 8008ea2:	f3bf 8f4f 	dsb	sy
 8008ea6:	61fb      	str	r3, [r7, #28]
}
 8008ea8:	bf00      	nop
 8008eaa:	bf00      	nop
 8008eac:	e7fd      	b.n	8008eaa <xQueueGenericCreateStatic+0x72>
                ( void ) xSize;                             /* Prevent unused variable warning when configASSERT() is not defined. */
 8008eae:	697b      	ldr	r3, [r7, #20]
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewQueue = ( Queue_t * ) pxStaticQueue;
 8008eb0:	683b      	ldr	r3, [r7, #0]
 8008eb2:	627b      	str	r3, [r7, #36]	@ 0x24
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eb6:	2201      	movs	r2, #1
 8008eb8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008ebc:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8008ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ec2:	9300      	str	r3, [sp, #0]
 8008ec4:	4613      	mov	r3, r2
 8008ec6:	687a      	ldr	r2, [r7, #4]
 8008ec8:	68b9      	ldr	r1, [r7, #8]
 8008eca:	68f8      	ldr	r0, [r7, #12]
 8008ecc:	f000 f87a 	bl	8008fc4 <prvInitialiseNewQueue>
 8008ed0:	e00e      	b.n	8008ef0 <xQueueGenericCreateStatic+0xb8>
        }
        else
        {
            configASSERT( pxNewQueue );
 8008ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d10b      	bne.n	8008ef0 <xQueueGenericCreateStatic+0xb8>
    __asm volatile
 8008ed8:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8008edc:	f383 8811 	msr	BASEPRI, r3
 8008ee0:	f3bf 8f6f 	isb	sy
 8008ee4:	f3bf 8f4f 	dsb	sy
 8008ee8:	61bb      	str	r3, [r7, #24]
}
 8008eea:	bf00      	nop
 8008eec:	bf00      	nop
 8008eee:	e7fd      	b.n	8008eec <xQueueGenericCreateStatic+0xb4>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreateStatic( pxNewQueue );
 8008ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	f004 ff56 	bl	800dda4 <SEGGER_SYSVIEW_ShrinkId>
 8008ef8:	4603      	mov	r3, r0
 8008efa:	4619      	mov	r1, r3
 8008efc:	2097      	movs	r0, #151	@ 0x97
 8008efe:	f004 fdb7 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxNewQueue;
 8008f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8008f04:	4618      	mov	r0, r3
 8008f06:	3728      	adds	r7, #40	@ 0x28
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	bd80      	pop	{r7, pc}

08008f0c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b08a      	sub	sp, #40	@ 0x28
 8008f10:	af02      	add	r7, sp, #8
 8008f12:	60f8      	str	r0, [r7, #12]
 8008f14:	60b9      	str	r1, [r7, #8]
 8008f16:	4613      	mov	r3, r2
 8008f18:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d032      	beq.n	8008f8a <xQueueGenericCreate+0x7e>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8008f24:	2100      	movs	r1, #0
 8008f26:	68ba      	ldr	r2, [r7, #8]
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	fba3 2302 	umull	r2, r3, r3, r2
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d000      	beq.n	8008f34 <xQueueGenericCreate+0x28>
 8008f32:	2101      	movs	r1, #1
 8008f34:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d127      	bne.n	8008f8a <xQueueGenericCreate+0x7e>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	68ba      	ldr	r2, [r7, #8]
 8008f3e:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8008f42:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8008f46:	d820      	bhi.n	8008f8a <xQueueGenericCreate+0x7e>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	68ba      	ldr	r2, [r7, #8]
 8008f4c:	fb02 f303 	mul.w	r3, r2, r3
 8008f50:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8008f52:	69bb      	ldr	r3, [r7, #24]
 8008f54:	3350      	adds	r3, #80	@ 0x50
 8008f56:	4618      	mov	r0, r3
 8008f58:	f002 fdfe 	bl	800bb58 <pvPortMalloc>
 8008f5c:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8008f5e:	69fb      	ldr	r3, [r7, #28]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d021      	beq.n	8008fa8 <xQueueGenericCreate+0x9c>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008f64:	69fb      	ldr	r3, [r7, #28]
 8008f66:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 8008f68:	697b      	ldr	r3, [r7, #20]
 8008f6a:	3350      	adds	r3, #80	@ 0x50
 8008f6c:	617b      	str	r3, [r7, #20]
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    /* Queues can be created either statically or dynamically, so
                     * note this task was created dynamically in case it is later
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008f6e:	69fb      	ldr	r3, [r7, #28]
 8008f70:	2200      	movs	r2, #0
 8008f72:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008f76:	79fa      	ldrb	r2, [r7, #7]
 8008f78:	69fb      	ldr	r3, [r7, #28]
 8008f7a:	9300      	str	r3, [sp, #0]
 8008f7c:	4613      	mov	r3, r2
 8008f7e:	697a      	ldr	r2, [r7, #20]
 8008f80:	68b9      	ldr	r1, [r7, #8]
 8008f82:	68f8      	ldr	r0, [r7, #12]
 8008f84:	f000 f81e 	bl	8008fc4 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8008f88:	e00e      	b.n	8008fa8 <xQueueGenericCreate+0x9c>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8008f8a:	69fb      	ldr	r3, [r7, #28]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d10b      	bne.n	8008fa8 <xQueueGenericCreate+0x9c>
    __asm volatile
 8008f90:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8008f94:	f383 8811 	msr	BASEPRI, r3
 8008f98:	f3bf 8f6f 	isb	sy
 8008f9c:	f3bf 8f4f 	dsb	sy
 8008fa0:	613b      	str	r3, [r7, #16]
}
 8008fa2:	bf00      	nop
 8008fa4:	bf00      	nop
 8008fa6:	e7fd      	b.n	8008fa4 <xQueueGenericCreate+0x98>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );
 8008fa8:	69fb      	ldr	r3, [r7, #28]
 8008faa:	4618      	mov	r0, r3
 8008fac:	f004 fefa 	bl	800dda4 <SEGGER_SYSVIEW_ShrinkId>
 8008fb0:	4603      	mov	r3, r0
 8008fb2:	4619      	mov	r1, r3
 8008fb4:	2098      	movs	r0, #152	@ 0x98
 8008fb6:	f004 fd5b 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxNewQueue;
 8008fba:	69fb      	ldr	r3, [r7, #28]
    }
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	3720      	adds	r7, #32
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	bd80      	pop	{r7, pc}

08008fc4 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b084      	sub	sp, #16
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	60f8      	str	r0, [r7, #12]
 8008fcc:	60b9      	str	r1, [r7, #8]
 8008fce:	607a      	str	r2, [r7, #4]
 8008fd0:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8008fd2:	68bb      	ldr	r3, [r7, #8]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d103      	bne.n	8008fe0 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008fd8:	69bb      	ldr	r3, [r7, #24]
 8008fda:	69ba      	ldr	r2, [r7, #24]
 8008fdc:	601a      	str	r2, [r3, #0]
 8008fde:	e002      	b.n	8008fe6 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008fe0:	69bb      	ldr	r3, [r7, #24]
 8008fe2:	687a      	ldr	r2, [r7, #4]
 8008fe4:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8008fe6:	69bb      	ldr	r3, [r7, #24]
 8008fe8:	68fa      	ldr	r2, [r7, #12]
 8008fea:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8008fec:	69bb      	ldr	r3, [r7, #24]
 8008fee:	68ba      	ldr	r2, [r7, #8]
 8008ff0:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008ff2:	2101      	movs	r1, #1
 8008ff4:	69b8      	ldr	r0, [r7, #24]
 8008ff6:	f7ff fe89 	bl	8008d0c <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8008ffa:	69bb      	ldr	r3, [r7, #24]
 8008ffc:	78fa      	ldrb	r2, [r7, #3]
 8008ffe:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8009002:	bf00      	nop
 8009004:	3710      	adds	r7, #16
 8009006:	46bd      	mov	sp, r7
 8009008:	bd80      	pop	{r7, pc}

0800900a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static void prvInitialiseMutex( Queue_t * pxNewQueue )
    {
 800900a:	b580      	push	{r7, lr}
 800900c:	b082      	sub	sp, #8
 800900e:	af00      	add	r7, sp, #0
 8009010:	6078      	str	r0, [r7, #4]
        if( pxNewQueue != NULL )
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	2b00      	cmp	r3, #0
 8009016:	d00e      	beq.n	8009036 <prvInitialiseMutex+0x2c>
        {
            /* The queue create function will set all the queue structure members
            * correctly for a generic queue, but this function is creating a
            * mutex.  Overwrite those members that need to be set differently -
            * in particular the information required for priority inheritance. */
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2200      	movs	r2, #0
 800901c:	609a      	str	r2, [r3, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	2200      	movs	r2, #0
 8009022:	601a      	str	r2, [r3, #0]

            /* In case this is a recursive mutex. */
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2200      	movs	r2, #0
 8009028:	60da      	str	r2, [r3, #12]

            traceCREATE_MUTEX( pxNewQueue );

            /* Start with the semaphore in the expected state. */
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800902a:	2300      	movs	r3, #0
 800902c:	2200      	movs	r2, #0
 800902e:	2100      	movs	r1, #0
 8009030:	6878      	ldr	r0, [r7, #4]
 8009032:	f000 f825 	bl	8009080 <xQueueGenericSend>
        }
        else
        {
            traceCREATE_MUTEX_FAILED();
        }
    }
 8009036:	bf00      	nop
 8009038:	3708      	adds	r7, #8
 800903a:	46bd      	mov	sp, r7
 800903c:	bd80      	pop	{r7, pc}

0800903e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
    {
 800903e:	b580      	push	{r7, lr}
 8009040:	b086      	sub	sp, #24
 8009042:	af00      	add	r7, sp, #0
 8009044:	4603      	mov	r3, r0
 8009046:	71fb      	strb	r3, [r7, #7]
        QueueHandle_t xNewQueue;
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009048:	2301      	movs	r3, #1
 800904a:	617b      	str	r3, [r7, #20]
 800904c:	2300      	movs	r3, #0
 800904e:	613b      	str	r3, [r7, #16]

        traceENTER_xQueueCreateMutex( ucQueueType );

        xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8009050:	79fb      	ldrb	r3, [r7, #7]
 8009052:	461a      	mov	r2, r3
 8009054:	6939      	ldr	r1, [r7, #16]
 8009056:	6978      	ldr	r0, [r7, #20]
 8009058:	f7ff ff58 	bl	8008f0c <xQueueGenericCreate>
 800905c:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800905e:	68f8      	ldr	r0, [r7, #12]
 8009060:	f7ff ffd3 	bl	800900a <prvInitialiseMutex>

        traceRETURN_xQueueCreateMutex( xNewQueue );
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	4618      	mov	r0, r3
 8009068:	f004 fe9c 	bl	800dda4 <SEGGER_SYSVIEW_ShrinkId>
 800906c:	4603      	mov	r3, r0
 800906e:	4619      	mov	r1, r3
 8009070:	2099      	movs	r0, #153	@ 0x99
 8009072:	f004 fcfd 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xNewQueue;
 8009076:	68fb      	ldr	r3, [r7, #12]
    }
 8009078:	4618      	mov	r0, r3
 800907a:	3718      	adds	r7, #24
 800907c:	46bd      	mov	sp, r7
 800907e:	bd80      	pop	{r7, pc}

08009080 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8009080:	b580      	push	{r7, lr}
 8009082:	b08e      	sub	sp, #56	@ 0x38
 8009084:	af00      	add	r7, sp, #0
 8009086:	60f8      	str	r0, [r7, #12]
 8009088:	60b9      	str	r1, [r7, #8]
 800908a:	607a      	str	r2, [r7, #4]
 800908c:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800908e:	2300      	movs	r3, #0
 8009090:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );

    configASSERT( pxQueue );
 8009096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009098:	2b00      	cmp	r3, #0
 800909a:	d10b      	bne.n	80090b4 <xQueueGenericSend+0x34>
    __asm volatile
 800909c:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80090a0:	f383 8811 	msr	BASEPRI, r3
 80090a4:	f3bf 8f6f 	isb	sy
 80090a8:	f3bf 8f4f 	dsb	sy
 80090ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80090ae:	bf00      	nop
 80090b0:	bf00      	nop
 80090b2:	e7fd      	b.n	80090b0 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d103      	bne.n	80090c2 <xQueueGenericSend+0x42>
 80090ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d101      	bne.n	80090c6 <xQueueGenericSend+0x46>
 80090c2:	2301      	movs	r3, #1
 80090c4:	e000      	b.n	80090c8 <xQueueGenericSend+0x48>
 80090c6:	2300      	movs	r3, #0
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d10b      	bne.n	80090e4 <xQueueGenericSend+0x64>
    __asm volatile
 80090cc:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80090d0:	f383 8811 	msr	BASEPRI, r3
 80090d4:	f3bf 8f6f 	isb	sy
 80090d8:	f3bf 8f4f 	dsb	sy
 80090dc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80090de:	bf00      	nop
 80090e0:	bf00      	nop
 80090e2:	e7fd      	b.n	80090e0 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	2b02      	cmp	r3, #2
 80090e8:	d103      	bne.n	80090f2 <xQueueGenericSend+0x72>
 80090ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80090ee:	2b01      	cmp	r3, #1
 80090f0:	d101      	bne.n	80090f6 <xQueueGenericSend+0x76>
 80090f2:	2301      	movs	r3, #1
 80090f4:	e000      	b.n	80090f8 <xQueueGenericSend+0x78>
 80090f6:	2300      	movs	r3, #0
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d10b      	bne.n	8009114 <xQueueGenericSend+0x94>
    __asm volatile
 80090fc:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8009100:	f383 8811 	msr	BASEPRI, r3
 8009104:	f3bf 8f6f 	isb	sy
 8009108:	f3bf 8f4f 	dsb	sy
 800910c:	623b      	str	r3, [r7, #32]
}
 800910e:	bf00      	nop
 8009110:	bf00      	nop
 8009112:	e7fd      	b.n	8009110 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009114:	f001 ff9a 	bl	800b04c <xTaskGetSchedulerState>
 8009118:	4603      	mov	r3, r0
 800911a:	2b00      	cmp	r3, #0
 800911c:	d102      	bne.n	8009124 <xQueueGenericSend+0xa4>
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	2b00      	cmp	r3, #0
 8009122:	d101      	bne.n	8009128 <xQueueGenericSend+0xa8>
 8009124:	2301      	movs	r3, #1
 8009126:	e000      	b.n	800912a <xQueueGenericSend+0xaa>
 8009128:	2300      	movs	r3, #0
 800912a:	2b00      	cmp	r3, #0
 800912c:	d10b      	bne.n	8009146 <xQueueGenericSend+0xc6>
    __asm volatile
 800912e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8009132:	f383 8811 	msr	BASEPRI, r3
 8009136:	f3bf 8f6f 	isb	sy
 800913a:	f3bf 8f4f 	dsb	sy
 800913e:	61fb      	str	r3, [r7, #28]
}
 8009140:	bf00      	nop
 8009142:	bf00      	nop
 8009144:	e7fd      	b.n	8009142 <xQueueGenericSend+0xc2>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8009146:	f003 f915 	bl	800c374 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800914a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800914c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800914e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009150:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009152:	429a      	cmp	r2, r3
 8009154:	d302      	bcc.n	800915c <xQueueGenericSend+0xdc>
 8009156:	683b      	ldr	r3, [r7, #0]
 8009158:	2b02      	cmp	r3, #2
 800915a:	d12d      	bne.n	80091b8 <xQueueGenericSend+0x138>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800915c:	683a      	ldr	r2, [r7, #0]
 800915e:	68b9      	ldr	r1, [r7, #8]
 8009160:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009162:	f000 fb90 	bl	8009886 <prvCopyDataToQueue>
 8009166:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800916a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800916c:	2b00      	cmp	r3, #0
 800916e:	d010      	beq.n	8009192 <xQueueGenericSend+0x112>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009172:	3324      	adds	r3, #36	@ 0x24
 8009174:	4618      	mov	r0, r3
 8009176:	f001 fce3 	bl	800ab40 <xTaskRemoveFromEventList>
 800917a:	4603      	mov	r3, r0
 800917c:	2b00      	cmp	r3, #0
 800917e:	d013      	beq.n	80091a8 <xQueueGenericSend+0x128>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8009180:	4b45      	ldr	r3, [pc, #276]	@ (8009298 <xQueueGenericSend+0x218>)
 8009182:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009186:	601a      	str	r2, [r3, #0]
 8009188:	f3bf 8f4f 	dsb	sy
 800918c:	f3bf 8f6f 	isb	sy
 8009190:	e00a      	b.n	80091a8 <xQueueGenericSend+0x128>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8009192:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009194:	2b00      	cmp	r3, #0
 8009196:	d007      	beq.n	80091a8 <xQueueGenericSend+0x128>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 8009198:	4b3f      	ldr	r3, [pc, #252]	@ (8009298 <xQueueGenericSend+0x218>)
 800919a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800919e:	601a      	str	r2, [r3, #0]
 80091a0:	f3bf 8f4f 	dsb	sy
 80091a4:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 80091a8:	f003 f916 	bl	800c3d8 <vPortExitCritical>

                traceRETURN_xQueueGenericSend( pdPASS );
 80091ac:	2101      	movs	r1, #1
 80091ae:	20a1      	movs	r0, #161	@ 0xa1
 80091b0:	f004 fc5e 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 80091b4:	2301      	movs	r3, #1
 80091b6:	e06b      	b.n	8009290 <xQueueGenericSend+0x210>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d107      	bne.n	80091ce <xQueueGenericSend+0x14e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80091be:	f003 f90b 	bl	800c3d8 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    traceRETURN_xQueueGenericSend( errQUEUE_FULL );
 80091c2:	2100      	movs	r1, #0
 80091c4:	20a1      	movs	r0, #161	@ 0xa1
 80091c6:	f004 fc53 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_FULL;
 80091ca:	2300      	movs	r3, #0
 80091cc:	e060      	b.n	8009290 <xQueueGenericSend+0x210>
                }
                else if( xEntryTimeSet == pdFALSE )
 80091ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d106      	bne.n	80091e2 <xQueueGenericSend+0x162>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80091d4:	f107 0314 	add.w	r3, r7, #20
 80091d8:	4618      	mov	r0, r3
 80091da:	f001 fd93 	bl	800ad04 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80091de:	2301      	movs	r3, #1
 80091e0:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80091e2:	f003 f8f9 	bl	800c3d8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80091e6:	f001 f91b 	bl	800a420 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80091ea:	f003 f8c3 	bl	800c374 <vPortEnterCritical>
 80091ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091f0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80091f4:	b25b      	sxtb	r3, r3
 80091f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091fa:	d103      	bne.n	8009204 <xQueueGenericSend+0x184>
 80091fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091fe:	2200      	movs	r2, #0
 8009200:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009206:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800920a:	b25b      	sxtb	r3, r3
 800920c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009210:	d103      	bne.n	800921a <xQueueGenericSend+0x19a>
 8009212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009214:	2200      	movs	r2, #0
 8009216:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800921a:	f003 f8dd 	bl	800c3d8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800921e:	1d3a      	adds	r2, r7, #4
 8009220:	f107 0314 	add.w	r3, r7, #20
 8009224:	4611      	mov	r1, r2
 8009226:	4618      	mov	r0, r3
 8009228:	f001 fd84 	bl	800ad34 <xTaskCheckForTimeOut>
 800922c:	4603      	mov	r3, r0
 800922e:	2b00      	cmp	r3, #0
 8009230:	d124      	bne.n	800927c <xQueueGenericSend+0x1fc>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009232:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009234:	f000 fc1f 	bl	8009a76 <prvIsQueueFull>
 8009238:	4603      	mov	r3, r0
 800923a:	2b00      	cmp	r3, #0
 800923c:	d018      	beq.n	8009270 <xQueueGenericSend+0x1f0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800923e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009240:	3310      	adds	r3, #16
 8009242:	687a      	ldr	r2, [r7, #4]
 8009244:	4611      	mov	r1, r2
 8009246:	4618      	mov	r0, r3
 8009248:	f001 fc08 	bl	800aa5c <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 800924c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800924e:	f000 fbaa 	bl	80099a6 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8009252:	f001 f8f3 	bl	800a43c <xTaskResumeAll>
 8009256:	4603      	mov	r3, r0
 8009258:	2b00      	cmp	r3, #0
 800925a:	f47f af74 	bne.w	8009146 <xQueueGenericSend+0xc6>
                {
                    taskYIELD_WITHIN_API();
 800925e:	4b0e      	ldr	r3, [pc, #56]	@ (8009298 <xQueueGenericSend+0x218>)
 8009260:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009264:	601a      	str	r2, [r3, #0]
 8009266:	f3bf 8f4f 	dsb	sy
 800926a:	f3bf 8f6f 	isb	sy
 800926e:	e76a      	b.n	8009146 <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8009270:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009272:	f000 fb98 	bl	80099a6 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8009276:	f001 f8e1 	bl	800a43c <xTaskResumeAll>
 800927a:	e764      	b.n	8009146 <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 800927c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800927e:	f000 fb92 	bl	80099a6 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8009282:	f001 f8db 	bl	800a43c <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            traceRETURN_xQueueGenericSend( errQUEUE_FULL );
 8009286:	2100      	movs	r1, #0
 8009288:	20a1      	movs	r0, #161	@ 0xa1
 800928a:	f004 fbf1 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

            return errQUEUE_FULL;
 800928e:	2300      	movs	r3, #0
        }
    }
}
 8009290:	4618      	mov	r0, r3
 8009292:	3738      	adds	r7, #56	@ 0x38
 8009294:	46bd      	mov	sp, r7
 8009296:	bd80      	pop	{r7, pc}
 8009298:	e000ed04 	.word	0xe000ed04

0800929c <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b092      	sub	sp, #72	@ 0x48
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	60f8      	str	r0, [r7, #12]
 80092a4:	60b9      	str	r1, [r7, #8]
 80092a6:	607a      	str	r2, [r7, #4]
 80092a8:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	643b      	str	r3, [r7, #64]	@ 0x40

    traceENTER_xQueueGenericSendFromISR( xQueue, pvItemToQueue, pxHigherPriorityTaskWoken, xCopyPosition );

    configASSERT( pxQueue );
 80092ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d10b      	bne.n	80092cc <xQueueGenericSendFromISR+0x30>
    __asm volatile
 80092b4:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80092b8:	f383 8811 	msr	BASEPRI, r3
 80092bc:	f3bf 8f6f 	isb	sy
 80092c0:	f3bf 8f4f 	dsb	sy
 80092c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
 80092c6:	bf00      	nop
 80092c8:	bf00      	nop
 80092ca:	e7fd      	b.n	80092c8 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80092cc:	68bb      	ldr	r3, [r7, #8]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d103      	bne.n	80092da <xQueueGenericSendFromISR+0x3e>
 80092d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80092d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d101      	bne.n	80092de <xQueueGenericSendFromISR+0x42>
 80092da:	2301      	movs	r3, #1
 80092dc:	e000      	b.n	80092e0 <xQueueGenericSendFromISR+0x44>
 80092de:	2300      	movs	r3, #0
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d10b      	bne.n	80092fc <xQueueGenericSendFromISR+0x60>
    __asm volatile
 80092e4:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80092e8:	f383 8811 	msr	BASEPRI, r3
 80092ec:	f3bf 8f6f 	isb	sy
 80092f0:	f3bf 8f4f 	dsb	sy
 80092f4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80092f6:	bf00      	nop
 80092f8:	bf00      	nop
 80092fa:	e7fd      	b.n	80092f8 <xQueueGenericSendFromISR+0x5c>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80092fc:	683b      	ldr	r3, [r7, #0]
 80092fe:	2b02      	cmp	r3, #2
 8009300:	d103      	bne.n	800930a <xQueueGenericSendFromISR+0x6e>
 8009302:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009304:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009306:	2b01      	cmp	r3, #1
 8009308:	d101      	bne.n	800930e <xQueueGenericSendFromISR+0x72>
 800930a:	2301      	movs	r3, #1
 800930c:	e000      	b.n	8009310 <xQueueGenericSendFromISR+0x74>
 800930e:	2300      	movs	r3, #0
 8009310:	2b00      	cmp	r3, #0
 8009312:	d10b      	bne.n	800932c <xQueueGenericSendFromISR+0x90>
    __asm volatile
 8009314:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8009318:	f383 8811 	msr	BASEPRI, r3
 800931c:	f3bf 8f6f 	isb	sy
 8009320:	f3bf 8f4f 	dsb	sy
 8009324:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009326:	bf00      	nop
 8009328:	bf00      	nop
 800932a:	e7fd      	b.n	8009328 <xQueueGenericSendFromISR+0x8c>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800932c:	f003 f90e 	bl	800c54c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
    uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

    __asm volatile
 8009330:	f3ef 8211 	mrs	r2, BASEPRI
 8009334:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8009338:	f383 8811 	msr	BASEPRI, r3
 800933c:	f3bf 8f6f 	isb	sy
 8009340:	f3bf 8f4f 	dsb	sy
 8009344:	623a      	str	r2, [r7, #32]
 8009346:	61fb      	str	r3, [r7, #28]
        : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );

    /* This return will not be reached but is necessary to prevent compiler
     * warnings. */
    return ulOriginalBASEPRI;
 8009348:	6a3b      	ldr	r3, [r7, #32]
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    /* MISRA Ref 4.7.1 [Return value shall be checked] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
    /* coverity[misra_c_2012_directive_4_7_violation] */
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 800934a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800934c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800934e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009350:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009352:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009354:	429a      	cmp	r2, r3
 8009356:	d302      	bcc.n	800935e <xQueueGenericSendFromISR+0xc2>
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	2b02      	cmp	r3, #2
 800935c:	d147      	bne.n	80093ee <xQueueGenericSendFromISR+0x152>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 800935e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009360:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009364:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009368:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800936a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800936c:	637b      	str	r3, [r7, #52]	@ 0x34
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800936e:	683a      	ldr	r2, [r7, #0]
 8009370:	68b9      	ldr	r1, [r7, #8]
 8009372:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8009374:	f000 fa87 	bl	8009886 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8009378:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 800937c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009380:	d112      	bne.n	80093a8 <xQueueGenericSendFromISR+0x10c>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009382:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009386:	2b00      	cmp	r3, #0
 8009388:	d02e      	beq.n	80093e8 <xQueueGenericSendFromISR+0x14c>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800938a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800938c:	3324      	adds	r3, #36	@ 0x24
 800938e:	4618      	mov	r0, r3
 8009390:	f001 fbd6 	bl	800ab40 <xTaskRemoveFromEventList>
 8009394:	4603      	mov	r3, r0
 8009396:	2b00      	cmp	r3, #0
 8009398:	d026      	beq.n	80093e8 <xQueueGenericSendFromISR+0x14c>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	2b00      	cmp	r3, #0
 800939e:	d023      	beq.n	80093e8 <xQueueGenericSendFromISR+0x14c>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2201      	movs	r2, #1
 80093a4:	601a      	str	r2, [r3, #0]
 80093a6:	e01f      	b.n	80093e8 <xQueueGenericSendFromISR+0x14c>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 80093a8:	f001 f982 	bl	800a6b0 <uxTaskGetNumberOfTasks>
 80093ac:	6338      	str	r0, [r7, #48]	@ 0x30
 80093ae:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 80093b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80093b4:	429a      	cmp	r2, r3
 80093b6:	d917      	bls.n	80093e8 <xQueueGenericSendFromISR+0x14c>
 80093b8:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 80093bc:	2b7f      	cmp	r3, #127	@ 0x7f
 80093be:	d10b      	bne.n	80093d8 <xQueueGenericSendFromISR+0x13c>
    __asm volatile
 80093c0:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80093c4:	f383 8811 	msr	BASEPRI, r3
 80093c8:	f3bf 8f6f 	isb	sy
 80093cc:	f3bf 8f4f 	dsb	sy
 80093d0:	61bb      	str	r3, [r7, #24]
}
 80093d2:	bf00      	nop
 80093d4:	bf00      	nop
 80093d6:	e7fd      	b.n	80093d4 <xQueueGenericSendFromISR+0x138>
 80093d8:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80093dc:	3301      	adds	r3, #1
 80093de:	b2db      	uxtb	r3, r3
 80093e0:	b25a      	sxtb	r2, r3
 80093e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 80093e8:	2301      	movs	r3, #1
 80093ea:	647b      	str	r3, [r7, #68]	@ 0x44
        {
 80093ec:	e001      	b.n	80093f2 <xQueueGenericSendFromISR+0x156>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 80093ee:	2300      	movs	r3, #0
 80093f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80093f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093f4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 80093f6:	697b      	ldr	r3, [r7, #20]
 80093f8:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 80093fc:	bf00      	nop
        }
    }
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xQueueGenericSendFromISR( xReturn );
 80093fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009400:	4619      	mov	r1, r3
 8009402:	20a2      	movs	r0, #162	@ 0xa2
 8009404:	f004 fb34 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8009408:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800940a:	4618      	mov	r0, r3
 800940c:	3748      	adds	r7, #72	@ 0x48
 800940e:	46bd      	mov	sp, r7
 8009410:	bd80      	pop	{r7, pc}
	...

08009414 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8009414:	b580      	push	{r7, lr}
 8009416:	b08c      	sub	sp, #48	@ 0x30
 8009418:	af00      	add	r7, sp, #0
 800941a:	60f8      	str	r0, [r7, #12]
 800941c:	60b9      	str	r1, [r7, #8]
 800941e:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8009420:	2300      	movs	r3, #0
 8009422:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8009428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800942a:	2b00      	cmp	r3, #0
 800942c:	d10b      	bne.n	8009446 <xQueueReceive+0x32>
    __asm volatile
 800942e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8009432:	f383 8811 	msr	BASEPRI, r3
 8009436:	f3bf 8f6f 	isb	sy
 800943a:	f3bf 8f4f 	dsb	sy
 800943e:	623b      	str	r3, [r7, #32]
}
 8009440:	bf00      	nop
 8009442:	bf00      	nop
 8009444:	e7fd      	b.n	8009442 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009446:	68bb      	ldr	r3, [r7, #8]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d103      	bne.n	8009454 <xQueueReceive+0x40>
 800944c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800944e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009450:	2b00      	cmp	r3, #0
 8009452:	d101      	bne.n	8009458 <xQueueReceive+0x44>
 8009454:	2301      	movs	r3, #1
 8009456:	e000      	b.n	800945a <xQueueReceive+0x46>
 8009458:	2300      	movs	r3, #0
 800945a:	2b00      	cmp	r3, #0
 800945c:	d10b      	bne.n	8009476 <xQueueReceive+0x62>
    __asm volatile
 800945e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8009462:	f383 8811 	msr	BASEPRI, r3
 8009466:	f3bf 8f6f 	isb	sy
 800946a:	f3bf 8f4f 	dsb	sy
 800946e:	61fb      	str	r3, [r7, #28]
}
 8009470:	bf00      	nop
 8009472:	bf00      	nop
 8009474:	e7fd      	b.n	8009472 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009476:	f001 fde9 	bl	800b04c <xTaskGetSchedulerState>
 800947a:	4603      	mov	r3, r0
 800947c:	2b00      	cmp	r3, #0
 800947e:	d102      	bne.n	8009486 <xQueueReceive+0x72>
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d101      	bne.n	800948a <xQueueReceive+0x76>
 8009486:	2301      	movs	r3, #1
 8009488:	e000      	b.n	800948c <xQueueReceive+0x78>
 800948a:	2300      	movs	r3, #0
 800948c:	2b00      	cmp	r3, #0
 800948e:	d10b      	bne.n	80094a8 <xQueueReceive+0x94>
    __asm volatile
 8009490:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8009494:	f383 8811 	msr	BASEPRI, r3
 8009498:	f3bf 8f6f 	isb	sy
 800949c:	f3bf 8f4f 	dsb	sy
 80094a0:	61bb      	str	r3, [r7, #24]
}
 80094a2:	bf00      	nop
 80094a4:	bf00      	nop
 80094a6:	e7fd      	b.n	80094a4 <xQueueReceive+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 80094a8:	f002 ff64 	bl	800c374 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80094ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094b0:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80094b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d023      	beq.n	8009500 <xQueueReceive+0xec>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80094b8:	68b9      	ldr	r1, [r7, #8]
 80094ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80094bc:	f000 fa4d 	bl	800995a <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 80094c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094c2:	1e5a      	subs	r2, r3, #1
 80094c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094c6:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80094c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094ca:	691b      	ldr	r3, [r3, #16]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d00f      	beq.n	80094f0 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80094d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094d2:	3310      	adds	r3, #16
 80094d4:	4618      	mov	r0, r3
 80094d6:	f001 fb33 	bl	800ab40 <xTaskRemoveFromEventList>
 80094da:	4603      	mov	r3, r0
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d007      	beq.n	80094f0 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80094e0:	4b42      	ldr	r3, [pc, #264]	@ (80095ec <xQueueReceive+0x1d8>)
 80094e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80094e6:	601a      	str	r2, [r3, #0]
 80094e8:	f3bf 8f4f 	dsb	sy
 80094ec:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80094f0:	f002 ff72 	bl	800c3d8 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );
 80094f4:	2101      	movs	r1, #1
 80094f6:	20a4      	movs	r0, #164	@ 0xa4
 80094f8:	f004 faba 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 80094fc:	2301      	movs	r3, #1
 80094fe:	e071      	b.n	80095e4 <xQueueReceive+0x1d0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d107      	bne.n	8009516 <xQueueReceive+0x102>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8009506:	f002 ff67 	bl	800c3d8 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 800950a:	2100      	movs	r1, #0
 800950c:	20a4      	movs	r0, #164	@ 0xa4
 800950e:	f004 faaf 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 8009512:	2300      	movs	r3, #0
 8009514:	e066      	b.n	80095e4 <xQueueReceive+0x1d0>
                }
                else if( xEntryTimeSet == pdFALSE )
 8009516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009518:	2b00      	cmp	r3, #0
 800951a:	d106      	bne.n	800952a <xQueueReceive+0x116>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800951c:	f107 0310 	add.w	r3, r7, #16
 8009520:	4618      	mov	r0, r3
 8009522:	f001 fbef 	bl	800ad04 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8009526:	2301      	movs	r3, #1
 8009528:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800952a:	f002 ff55 	bl	800c3d8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800952e:	f000 ff77 	bl	800a420 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8009532:	f002 ff1f 	bl	800c374 <vPortEnterCritical>
 8009536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009538:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800953c:	b25b      	sxtb	r3, r3
 800953e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009542:	d103      	bne.n	800954c <xQueueReceive+0x138>
 8009544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009546:	2200      	movs	r2, #0
 8009548:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800954c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800954e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009552:	b25b      	sxtb	r3, r3
 8009554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009558:	d103      	bne.n	8009562 <xQueueReceive+0x14e>
 800955a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800955c:	2200      	movs	r2, #0
 800955e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009562:	f002 ff39 	bl	800c3d8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009566:	1d3a      	adds	r2, r7, #4
 8009568:	f107 0310 	add.w	r3, r7, #16
 800956c:	4611      	mov	r1, r2
 800956e:	4618      	mov	r0, r3
 8009570:	f001 fbe0 	bl	800ad34 <xTaskCheckForTimeOut>
 8009574:	4603      	mov	r3, r0
 8009576:	2b00      	cmp	r3, #0
 8009578:	d123      	bne.n	80095c2 <xQueueReceive+0x1ae>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800957a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800957c:	f000 fa65 	bl	8009a4a <prvIsQueueEmpty>
 8009580:	4603      	mov	r3, r0
 8009582:	2b00      	cmp	r3, #0
 8009584:	d017      	beq.n	80095b6 <xQueueReceive+0x1a2>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009588:	3324      	adds	r3, #36	@ 0x24
 800958a:	687a      	ldr	r2, [r7, #4]
 800958c:	4611      	mov	r1, r2
 800958e:	4618      	mov	r0, r3
 8009590:	f001 fa64 	bl	800aa5c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8009594:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009596:	f000 fa06 	bl	80099a6 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800959a:	f000 ff4f 	bl	800a43c <xTaskResumeAll>
 800959e:	4603      	mov	r3, r0
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d181      	bne.n	80094a8 <xQueueReceive+0x94>
                {
                    taskYIELD_WITHIN_API();
 80095a4:	4b11      	ldr	r3, [pc, #68]	@ (80095ec <xQueueReceive+0x1d8>)
 80095a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80095aa:	601a      	str	r2, [r3, #0]
 80095ac:	f3bf 8f4f 	dsb	sy
 80095b0:	f3bf 8f6f 	isb	sy
 80095b4:	e778      	b.n	80094a8 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80095b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80095b8:	f000 f9f5 	bl	80099a6 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80095bc:	f000 ff3e 	bl	800a43c <xTaskResumeAll>
 80095c0:	e772      	b.n	80094a8 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80095c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80095c4:	f000 f9ef 	bl	80099a6 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80095c8:	f000 ff38 	bl	800a43c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80095cc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80095ce:	f000 fa3c 	bl	8009a4a <prvIsQueueEmpty>
 80095d2:	4603      	mov	r3, r0
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	f43f af67 	beq.w	80094a8 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 80095da:	2100      	movs	r1, #0
 80095dc:	20a4      	movs	r0, #164	@ 0xa4
 80095de:	f004 fa47 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 80095e2:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 80095e4:	4618      	mov	r0, r3
 80095e6:	3730      	adds	r7, #48	@ 0x30
 80095e8:	46bd      	mov	sp, r7
 80095ea:	bd80      	pop	{r7, pc}
 80095ec:	e000ed04 	.word	0xe000ed04

080095f0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b08c      	sub	sp, #48	@ 0x30
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
 80095f8:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 80095fa:	2300      	movs	r3, #0
 80095fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	627b      	str	r3, [r7, #36]	@ 0x24

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8009602:	2300      	movs	r3, #0
 8009604:	62bb      	str	r3, [r7, #40]	@ 0x28
    #endif

    traceENTER_xQueueSemaphoreTake( xQueue, xTicksToWait );

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8009606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009608:	2b00      	cmp	r3, #0
 800960a:	d10b      	bne.n	8009624 <xQueueSemaphoreTake+0x34>
    __asm volatile
 800960c:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8009610:	f383 8811 	msr	BASEPRI, r3
 8009614:	f3bf 8f6f 	isb	sy
 8009618:	f3bf 8f4f 	dsb	sy
 800961c:	61bb      	str	r3, [r7, #24]
}
 800961e:	bf00      	nop
 8009620:	bf00      	nop
 8009622:	e7fd      	b.n	8009620 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8009624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009628:	2b00      	cmp	r3, #0
 800962a:	d00b      	beq.n	8009644 <xQueueSemaphoreTake+0x54>
    __asm volatile
 800962c:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8009630:	f383 8811 	msr	BASEPRI, r3
 8009634:	f3bf 8f6f 	isb	sy
 8009638:	f3bf 8f4f 	dsb	sy
 800963c:	617b      	str	r3, [r7, #20]
}
 800963e:	bf00      	nop
 8009640:	bf00      	nop
 8009642:	e7fd      	b.n	8009640 <xQueueSemaphoreTake+0x50>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009644:	f001 fd02 	bl	800b04c <xTaskGetSchedulerState>
 8009648:	4603      	mov	r3, r0
 800964a:	2b00      	cmp	r3, #0
 800964c:	d102      	bne.n	8009654 <xQueueSemaphoreTake+0x64>
 800964e:	683b      	ldr	r3, [r7, #0]
 8009650:	2b00      	cmp	r3, #0
 8009652:	d101      	bne.n	8009658 <xQueueSemaphoreTake+0x68>
 8009654:	2301      	movs	r3, #1
 8009656:	e000      	b.n	800965a <xQueueSemaphoreTake+0x6a>
 8009658:	2300      	movs	r3, #0
 800965a:	2b00      	cmp	r3, #0
 800965c:	d10b      	bne.n	8009676 <xQueueSemaphoreTake+0x86>
    __asm volatile
 800965e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8009662:	f383 8811 	msr	BASEPRI, r3
 8009666:	f3bf 8f6f 	isb	sy
 800966a:	f3bf 8f4f 	dsb	sy
 800966e:	613b      	str	r3, [r7, #16]
}
 8009670:	bf00      	nop
 8009672:	bf00      	nop
 8009674:	e7fd      	b.n	8009672 <xQueueSemaphoreTake+0x82>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8009676:	f002 fe7d 	bl	800c374 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800967a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800967c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800967e:	623b      	str	r3, [r7, #32]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009680:	6a3b      	ldr	r3, [r7, #32]
 8009682:	2b00      	cmp	r3, #0
 8009684:	d028      	beq.n	80096d8 <xQueueSemaphoreTake+0xe8>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxSemaphoreCount - ( UBaseType_t ) 1 );
 8009686:	6a3b      	ldr	r3, [r7, #32]
 8009688:	1e5a      	subs	r2, r3, #1
 800968a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800968c:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800968e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d104      	bne.n	80096a0 <xQueueSemaphoreTake+0xb0>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009696:	f001 fef1 	bl	800b47c <pvTaskIncrementMutexHeldCount>
 800969a:	4602      	mov	r2, r0
 800969c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800969e:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80096a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096a2:	691b      	ldr	r3, [r3, #16]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d00f      	beq.n	80096c8 <xQueueSemaphoreTake+0xd8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80096a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096aa:	3310      	adds	r3, #16
 80096ac:	4618      	mov	r0, r3
 80096ae:	f001 fa47 	bl	800ab40 <xTaskRemoveFromEventList>
 80096b2:	4603      	mov	r3, r0
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d007      	beq.n	80096c8 <xQueueSemaphoreTake+0xd8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80096b8:	4b52      	ldr	r3, [pc, #328]	@ (8009804 <xQueueSemaphoreTake+0x214>)
 80096ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80096be:	601a      	str	r2, [r3, #0]
 80096c0:	f3bf 8f4f 	dsb	sy
 80096c4:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80096c8:	f002 fe86 	bl	800c3d8 <vPortExitCritical>

                traceRETURN_xQueueSemaphoreTake( pdPASS );
 80096cc:	2101      	movs	r1, #1
 80096ce:	20a5      	movs	r0, #165	@ 0xa5
 80096d0:	f004 f9ce 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 80096d4:	2301      	movs	r3, #1
 80096d6:	e091      	b.n	80097fc <xQueueSemaphoreTake+0x20c>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80096d8:	683b      	ldr	r3, [r7, #0]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d107      	bne.n	80096ee <xQueueSemaphoreTake+0xfe>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 80096de:	f002 fe7b 	bl	800c3d8 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );
 80096e2:	2100      	movs	r1, #0
 80096e4:	20a5      	movs	r0, #165	@ 0xa5
 80096e6:	f004 f9c3 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 80096ea:	2300      	movs	r3, #0
 80096ec:	e086      	b.n	80097fc <xQueueSemaphoreTake+0x20c>
                }
                else if( xEntryTimeSet == pdFALSE )
 80096ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d106      	bne.n	8009702 <xQueueSemaphoreTake+0x112>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80096f4:	f107 0308 	add.w	r3, r7, #8
 80096f8:	4618      	mov	r0, r3
 80096fa:	f001 fb03 	bl	800ad04 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80096fe:	2301      	movs	r3, #1
 8009700:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8009702:	f002 fe69 	bl	800c3d8 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8009706:	f000 fe8b 	bl	800a420 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800970a:	f002 fe33 	bl	800c374 <vPortEnterCritical>
 800970e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009710:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009714:	b25b      	sxtb	r3, r3
 8009716:	f1b3 3fff 	cmp.w	r3, #4294967295
 800971a:	d103      	bne.n	8009724 <xQueueSemaphoreTake+0x134>
 800971c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800971e:	2200      	movs	r2, #0
 8009720:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009726:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800972a:	b25b      	sxtb	r3, r3
 800972c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009730:	d103      	bne.n	800973a <xQueueSemaphoreTake+0x14a>
 8009732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009734:	2200      	movs	r2, #0
 8009736:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800973a:	f002 fe4d 	bl	800c3d8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800973e:	463a      	mov	r2, r7
 8009740:	f107 0308 	add.w	r3, r7, #8
 8009744:	4611      	mov	r1, r2
 8009746:	4618      	mov	r0, r3
 8009748:	f001 faf4 	bl	800ad34 <xTaskCheckForTimeOut>
 800974c:	4603      	mov	r3, r0
 800974e:	2b00      	cmp	r3, #0
 8009750:	d132      	bne.n	80097b8 <xQueueSemaphoreTake+0x1c8>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009752:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009754:	f000 f979 	bl	8009a4a <prvIsQueueEmpty>
 8009758:	4603      	mov	r3, r0
 800975a:	2b00      	cmp	r3, #0
 800975c:	d026      	beq.n	80097ac <xQueueSemaphoreTake+0x1bc>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800975e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d109      	bne.n	800977a <xQueueSemaphoreTake+0x18a>
                    {
                        taskENTER_CRITICAL();
 8009766:	f002 fe05 	bl	800c374 <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800976a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800976c:	689b      	ldr	r3, [r3, #8]
 800976e:	4618      	mov	r0, r3
 8009770:	f001 fc8e 	bl	800b090 <xTaskPriorityInherit>
 8009774:	62b8      	str	r0, [r7, #40]	@ 0x28
                        }
                        taskEXIT_CRITICAL();
 8009776:	f002 fe2f 	bl	800c3d8 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800977a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800977c:	3324      	adds	r3, #36	@ 0x24
 800977e:	683a      	ldr	r2, [r7, #0]
 8009780:	4611      	mov	r1, r2
 8009782:	4618      	mov	r0, r3
 8009784:	f001 f96a 	bl	800aa5c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8009788:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800978a:	f000 f90c 	bl	80099a6 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800978e:	f000 fe55 	bl	800a43c <xTaskResumeAll>
 8009792:	4603      	mov	r3, r0
 8009794:	2b00      	cmp	r3, #0
 8009796:	f47f af6e 	bne.w	8009676 <xQueueSemaphoreTake+0x86>
                {
                    taskYIELD_WITHIN_API();
 800979a:	4b1a      	ldr	r3, [pc, #104]	@ (8009804 <xQueueSemaphoreTake+0x214>)
 800979c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80097a0:	601a      	str	r2, [r3, #0]
 80097a2:	f3bf 8f4f 	dsb	sy
 80097a6:	f3bf 8f6f 	isb	sy
 80097aa:	e764      	b.n	8009676 <xQueueSemaphoreTake+0x86>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 80097ac:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80097ae:	f000 f8fa 	bl	80099a6 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80097b2:	f000 fe43 	bl	800a43c <xTaskResumeAll>
 80097b6:	e75e      	b.n	8009676 <xQueueSemaphoreTake+0x86>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 80097b8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80097ba:	f000 f8f4 	bl	80099a6 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80097be:	f000 fe3d 	bl	800a43c <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80097c2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80097c4:	f000 f941 	bl	8009a4a <prvIsQueueEmpty>
 80097c8:	4603      	mov	r3, r0
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	f43f af53 	beq.w	8009676 <xQueueSemaphoreTake+0x86>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 80097d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d00d      	beq.n	80097f2 <xQueueSemaphoreTake+0x202>
                    {
                        taskENTER_CRITICAL();
 80097d6:	f002 fdcd 	bl	800c374 <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80097da:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80097dc:	f000 f83b 	bl	8009856 <prvGetDisinheritPriorityAfterTimeout>
 80097e0:	61f8      	str	r0, [r7, #28]
                             * mutex to the ready list for its new priority. Coverity thinks that
                             * it can result in out-of-bounds access which is not true because
                             * uxHighestWaitingPriority, as returned by prvGetDisinheritPriorityAfterTimeout,
                             * is capped at ( configMAX_PRIORITIES - 1 ). */
                            /* coverity[overrun] */
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80097e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097e4:	689b      	ldr	r3, [r3, #8]
 80097e6:	69f9      	ldr	r1, [r7, #28]
 80097e8:	4618      	mov	r0, r3
 80097ea:	f001 fd91 	bl	800b310 <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 80097ee:	f002 fdf3 	bl	800c3d8 <vPortExitCritical>
                    }
                }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );
 80097f2:	2100      	movs	r1, #0
 80097f4:	20a5      	movs	r0, #165	@ 0xa5
 80097f6:	f004 f93b 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 80097fa:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 80097fc:	4618      	mov	r0, r3
 80097fe:	3730      	adds	r7, #48	@ 0x30
 8009800:	46bd      	mov	sp, r7
 8009802:	bd80      	pop	{r7, pc}
 8009804:	e000ed04 	.word	0xe000ed04

08009808 <vQueueDelete>:
    return uxReturn;
}
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8009808:	b580      	push	{r7, lr}
 800980a:	b084      	sub	sp, #16
 800980c:	af00      	add	r7, sp, #0
 800980e:	6078      	str	r0, [r7, #4]
    Queue_t * const pxQueue = xQueue;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	60fb      	str	r3, [r7, #12]

    traceENTER_vQueueDelete( xQueue );

    configASSERT( pxQueue );
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	2b00      	cmp	r3, #0
 8009818:	d10b      	bne.n	8009832 <vQueueDelete+0x2a>
    __asm volatile
 800981a:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800981e:	f383 8811 	msr	BASEPRI, r3
 8009822:	f3bf 8f6f 	isb	sy
 8009826:	f3bf 8f4f 	dsb	sy
 800982a:	60bb      	str	r3, [r7, #8]
}
 800982c:	bf00      	nop
 800982e:	bf00      	nop
 8009830:	e7fd      	b.n	800982e <vQueueDelete+0x26>
    traceQUEUE_DELETE( pxQueue );

    #if ( configQUEUE_REGISTRY_SIZE > 0 )
    {
        vQueueUnregisterQueue( pxQueue );
 8009832:	68f8      	ldr	r0, [r7, #12]
 8009834:	f000 f988 	bl	8009b48 <vQueueUnregisterQueue>
    }
    #elif ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
    {
        /* The queue could have been allocated statically or dynamically, so
         * check before attempting to free the memory. */
        if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800983e:	2b00      	cmp	r3, #0
 8009840:	d102      	bne.n	8009848 <vQueueDelete+0x40>
        {
            vPortFree( pxQueue );
 8009842:	68f8      	ldr	r0, [r7, #12]
 8009844:	f002 fabe 	bl	800bdc4 <vPortFree>
         * deleted.  Avoid compiler warnings about the unused parameter. */
        ( void ) pxQueue;
    }
    #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

    traceRETURN_vQueueDelete();
 8009848:	20ac      	movs	r0, #172	@ 0xac
 800984a:	f004 f8d5 	bl	800d9f8 <SEGGER_SYSVIEW_RecordEndCall>
}
 800984e:	bf00      	nop
 8009850:	3710      	adds	r7, #16
 8009852:	46bd      	mov	sp, r7
 8009854:	bd80      	pop	{r7, pc}

08009856 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8009856:	b480      	push	{r7}
 8009858:	b085      	sub	sp, #20
 800985a:	af00      	add	r7, sp, #0
 800985c:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009862:	2b00      	cmp	r3, #0
 8009864:	d006      	beq.n	8009874 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) ( ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) ) );
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	f1c3 030b 	rsb	r3, r3, #11
 8009870:	60fb      	str	r3, [r7, #12]
 8009872:	e001      	b.n	8009878 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009874:	2300      	movs	r3, #0
 8009876:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8009878:	68fb      	ldr	r3, [r7, #12]
    }
 800987a:	4618      	mov	r0, r3
 800987c:	3714      	adds	r7, #20
 800987e:	46bd      	mov	sp, r7
 8009880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009884:	4770      	bx	lr

08009886 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8009886:	b580      	push	{r7, lr}
 8009888:	b086      	sub	sp, #24
 800988a:	af00      	add	r7, sp, #0
 800988c:	60f8      	str	r0, [r7, #12]
 800988e:	60b9      	str	r1, [r7, #8]
 8009890:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8009892:	2300      	movs	r3, #0
 8009894:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800989a:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d10d      	bne.n	80098c0 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d14d      	bne.n	8009948 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	689b      	ldr	r3, [r3, #8]
 80098b0:	4618      	mov	r0, r3
 80098b2:	f001 fc89 	bl	800b1c8 <xTaskPriorityDisinherit>
 80098b6:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	2200      	movs	r2, #0
 80098bc:	609a      	str	r2, [r3, #8]
 80098be:	e043      	b.n	8009948 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d119      	bne.n	80098fa <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	6858      	ldr	r0, [r3, #4]
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098ce:	461a      	mov	r2, r3
 80098d0:	68b9      	ldr	r1, [r7, #8]
 80098d2:	f006 fe88 	bl	80105e6 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	685a      	ldr	r2, [r3, #4]
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098de:	441a      	add	r2, r3
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	685a      	ldr	r2, [r3, #4]
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	689b      	ldr	r3, [r3, #8]
 80098ec:	429a      	cmp	r2, r3
 80098ee:	d32b      	bcc.n	8009948 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	681a      	ldr	r2, [r3, #0]
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	605a      	str	r2, [r3, #4]
 80098f8:	e026      	b.n	8009948 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	68d8      	ldr	r0, [r3, #12]
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009902:	461a      	mov	r2, r3
 8009904:	68b9      	ldr	r1, [r7, #8]
 8009906:	f006 fe6e 	bl	80105e6 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	68da      	ldr	r2, [r3, #12]
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009912:	425b      	negs	r3, r3
 8009914:	441a      	add	r2, r3
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	68da      	ldr	r2, [r3, #12]
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	429a      	cmp	r2, r3
 8009924:	d207      	bcs.n	8009936 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	689a      	ldr	r2, [r3, #8]
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800992e:	425b      	negs	r3, r3
 8009930:	441a      	add	r2, r3
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	2b02      	cmp	r3, #2
 800993a:	d105      	bne.n	8009948 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800993c:	693b      	ldr	r3, [r7, #16]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d002      	beq.n	8009948 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8009942:	693b      	ldr	r3, [r7, #16]
 8009944:	3b01      	subs	r3, #1
 8009946:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8009948:	693b      	ldr	r3, [r7, #16]
 800994a:	1c5a      	adds	r2, r3, #1
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8009950:	697b      	ldr	r3, [r7, #20]
}
 8009952:	4618      	mov	r0, r3
 8009954:	3718      	adds	r7, #24
 8009956:	46bd      	mov	sp, r7
 8009958:	bd80      	pop	{r7, pc}

0800995a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 800995a:	b580      	push	{r7, lr}
 800995c:	b082      	sub	sp, #8
 800995e:	af00      	add	r7, sp, #0
 8009960:	6078      	str	r0, [r7, #4]
 8009962:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009968:	2b00      	cmp	r3, #0
 800996a:	d018      	beq.n	800999e <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	68da      	ldr	r2, [r3, #12]
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009974:	441a      	add	r2, r3
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	68da      	ldr	r2, [r3, #12]
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	689b      	ldr	r3, [r3, #8]
 8009982:	429a      	cmp	r2, r3
 8009984:	d303      	bcc.n	800998e <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681a      	ldr	r2, [r3, #0]
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	68d9      	ldr	r1, [r3, #12]
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009996:	461a      	mov	r2, r3
 8009998:	6838      	ldr	r0, [r7, #0]
 800999a:	f006 fe24 	bl	80105e6 <memcpy>
    }
}
 800999e:	bf00      	nop
 80099a0:	3708      	adds	r7, #8
 80099a2:	46bd      	mov	sp, r7
 80099a4:	bd80      	pop	{r7, pc}

080099a6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80099a6:	b580      	push	{r7, lr}
 80099a8:	b084      	sub	sp, #16
 80099aa:	af00      	add	r7, sp, #0
 80099ac:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80099ae:	f002 fce1 	bl	800c374 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80099b8:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80099ba:	e011      	b.n	80099e0 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d012      	beq.n	80099ea <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	3324      	adds	r3, #36	@ 0x24
 80099c8:	4618      	mov	r0, r3
 80099ca:	f001 f8b9 	bl	800ab40 <xTaskRemoveFromEventList>
 80099ce:	4603      	mov	r3, r0
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d001      	beq.n	80099d8 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 80099d4:	f001 fa1a 	bl	800ae0c <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80099d8:	7bfb      	ldrb	r3, [r7, #15]
 80099da:	3b01      	subs	r3, #1
 80099dc:	b2db      	uxtb	r3, r3
 80099de:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80099e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	dce9      	bgt.n	80099bc <prvUnlockQueue+0x16>
 80099e8:	e000      	b.n	80099ec <prvUnlockQueue+0x46>
                    break;
 80099ea:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	22ff      	movs	r2, #255	@ 0xff
 80099f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 80099f4:	f002 fcf0 	bl	800c3d8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80099f8:	f002 fcbc 	bl	800c374 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009a02:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8009a04:	e011      	b.n	8009a2a <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	691b      	ldr	r3, [r3, #16]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d012      	beq.n	8009a34 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	3310      	adds	r3, #16
 8009a12:	4618      	mov	r0, r3
 8009a14:	f001 f894 	bl	800ab40 <xTaskRemoveFromEventList>
 8009a18:	4603      	mov	r3, r0
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d001      	beq.n	8009a22 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8009a1e:	f001 f9f5 	bl	800ae0c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8009a22:	7bbb      	ldrb	r3, [r7, #14]
 8009a24:	3b01      	subs	r3, #1
 8009a26:	b2db      	uxtb	r3, r3
 8009a28:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8009a2a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	dce9      	bgt.n	8009a06 <prvUnlockQueue+0x60>
 8009a32:	e000      	b.n	8009a36 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8009a34:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	22ff      	movs	r2, #255	@ 0xff
 8009a3a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8009a3e:	f002 fccb 	bl	800c3d8 <vPortExitCritical>
}
 8009a42:	bf00      	nop
 8009a44:	3710      	adds	r7, #16
 8009a46:	46bd      	mov	sp, r7
 8009a48:	bd80      	pop	{r7, pc}

08009a4a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8009a4a:	b580      	push	{r7, lr}
 8009a4c:	b084      	sub	sp, #16
 8009a4e:	af00      	add	r7, sp, #0
 8009a50:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8009a52:	f002 fc8f 	bl	800c374 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d102      	bne.n	8009a64 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8009a5e:	2301      	movs	r3, #1
 8009a60:	60fb      	str	r3, [r7, #12]
 8009a62:	e001      	b.n	8009a68 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8009a64:	2300      	movs	r3, #0
 8009a66:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8009a68:	f002 fcb6 	bl	800c3d8 <vPortExitCritical>

    return xReturn;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
}
 8009a6e:	4618      	mov	r0, r3
 8009a70:	3710      	adds	r7, #16
 8009a72:	46bd      	mov	sp, r7
 8009a74:	bd80      	pop	{r7, pc}

08009a76 <prvIsQueueFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8009a76:	b580      	push	{r7, lr}
 8009a78:	b084      	sub	sp, #16
 8009a7a:	af00      	add	r7, sp, #0
 8009a7c:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8009a7e:	f002 fc79 	bl	800c374 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a8a:	429a      	cmp	r2, r3
 8009a8c:	d102      	bne.n	8009a94 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8009a8e:	2301      	movs	r3, #1
 8009a90:	60fb      	str	r3, [r7, #12]
 8009a92:	e001      	b.n	8009a98 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8009a94:	2300      	movs	r3, #0
 8009a96:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8009a98:	f002 fc9e 	bl	800c3d8 <vPortExitCritical>

    return xReturn;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
}
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	3710      	adds	r7, #16
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	bd80      	pop	{r7, pc}
	...

08009aa8 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b086      	sub	sp, #24
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
 8009ab0:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d10b      	bne.n	8009ad4 <vQueueAddToRegistry+0x2c>
    __asm volatile
 8009abc:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8009ac0:	f383 8811 	msr	BASEPRI, r3
 8009ac4:	f3bf 8f6f 	isb	sy
 8009ac8:	f3bf 8f4f 	dsb	sy
 8009acc:	60fb      	str	r3, [r7, #12]
}
 8009ace:	bf00      	nop
 8009ad0:	bf00      	nop
 8009ad2:	e7fd      	b.n	8009ad0 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8009ad4:	683b      	ldr	r3, [r7, #0]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d024      	beq.n	8009b24 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009ada:	2300      	movs	r3, #0
 8009adc:	617b      	str	r3, [r7, #20]
 8009ade:	e01e      	b.n	8009b1e <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8009ae0:	4a18      	ldr	r2, [pc, #96]	@ (8009b44 <vQueueAddToRegistry+0x9c>)
 8009ae2:	697b      	ldr	r3, [r7, #20]
 8009ae4:	00db      	lsls	r3, r3, #3
 8009ae6:	4413      	add	r3, r2
 8009ae8:	685b      	ldr	r3, [r3, #4]
 8009aea:	687a      	ldr	r2, [r7, #4]
 8009aec:	429a      	cmp	r2, r3
 8009aee:	d105      	bne.n	8009afc <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8009af0:	697b      	ldr	r3, [r7, #20]
 8009af2:	00db      	lsls	r3, r3, #3
 8009af4:	4a13      	ldr	r2, [pc, #76]	@ (8009b44 <vQueueAddToRegistry+0x9c>)
 8009af6:	4413      	add	r3, r2
 8009af8:	613b      	str	r3, [r7, #16]
                    break;
 8009afa:	e013      	b.n	8009b24 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8009afc:	693b      	ldr	r3, [r7, #16]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d10a      	bne.n	8009b18 <vQueueAddToRegistry+0x70>
 8009b02:	4a10      	ldr	r2, [pc, #64]	@ (8009b44 <vQueueAddToRegistry+0x9c>)
 8009b04:	697b      	ldr	r3, [r7, #20]
 8009b06:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d104      	bne.n	8009b18 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8009b0e:	697b      	ldr	r3, [r7, #20]
 8009b10:	00db      	lsls	r3, r3, #3
 8009b12:	4a0c      	ldr	r2, [pc, #48]	@ (8009b44 <vQueueAddToRegistry+0x9c>)
 8009b14:	4413      	add	r3, r2
 8009b16:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009b18:	697b      	ldr	r3, [r7, #20]
 8009b1a:	3301      	adds	r3, #1
 8009b1c:	617b      	str	r3, [r7, #20]
 8009b1e:	697b      	ldr	r3, [r7, #20]
 8009b20:	2b07      	cmp	r3, #7
 8009b22:	d9dd      	bls.n	8009ae0 <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8009b24:	693b      	ldr	r3, [r7, #16]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d005      	beq.n	8009b36 <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8009b2a:	693b      	ldr	r3, [r7, #16]
 8009b2c:	683a      	ldr	r2, [r7, #0]
 8009b2e:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8009b30:	693b      	ldr	r3, [r7, #16]
 8009b32:	687a      	ldr	r2, [r7, #4]
 8009b34:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
 8009b36:	20b6      	movs	r0, #182	@ 0xb6
 8009b38:	f003 ff5e 	bl	800d9f8 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8009b3c:	bf00      	nop
 8009b3e:	3718      	adds	r7, #24
 8009b40:	46bd      	mov	sp, r7
 8009b42:	bd80      	pop	{r7, pc}
 8009b44:	20006efc 	.word	0x20006efc

08009b48 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueUnregisterQueue( QueueHandle_t xQueue )
    {
 8009b48:	b580      	push	{r7, lr}
 8009b4a:	b084      	sub	sp, #16
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
        UBaseType_t ux;

        traceENTER_vQueueUnregisterQueue( xQueue );

        configASSERT( xQueue );
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d10b      	bne.n	8009b6e <vQueueUnregisterQueue+0x26>
    __asm volatile
 8009b56:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8009b5a:	f383 8811 	msr	BASEPRI, r3
 8009b5e:	f3bf 8f6f 	isb	sy
 8009b62:	f3bf 8f4f 	dsb	sy
 8009b66:	60bb      	str	r3, [r7, #8]
}
 8009b68:	bf00      	nop
 8009b6a:	bf00      	nop
 8009b6c:	e7fd      	b.n	8009b6a <vQueueUnregisterQueue+0x22>

        /* See if the handle of the queue being unregistered in actually in the
         * registry. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009b6e:	2300      	movs	r3, #0
 8009b70:	60fb      	str	r3, [r7, #12]
 8009b72:	e016      	b.n	8009ba2 <vQueueUnregisterQueue+0x5a>
        {
            if( xQueueRegistry[ ux ].xHandle == xQueue )
 8009b74:	4a10      	ldr	r2, [pc, #64]	@ (8009bb8 <vQueueUnregisterQueue+0x70>)
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	00db      	lsls	r3, r3, #3
 8009b7a:	4413      	add	r3, r2
 8009b7c:	685b      	ldr	r3, [r3, #4]
 8009b7e:	687a      	ldr	r2, [r7, #4]
 8009b80:	429a      	cmp	r2, r3
 8009b82:	d10b      	bne.n	8009b9c <vQueueUnregisterQueue+0x54>
            {
                /* Set the name to NULL to show that this slot if free again. */
                xQueueRegistry[ ux ].pcQueueName = NULL;
 8009b84:	4a0c      	ldr	r2, [pc, #48]	@ (8009bb8 <vQueueUnregisterQueue+0x70>)
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	2100      	movs	r1, #0
 8009b8a:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

                /* Set the handle to NULL to ensure the same queue handle cannot
                 * appear in the registry twice if it is added, removed, then
                 * added again. */
                xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8009b8e:	4a0a      	ldr	r2, [pc, #40]	@ (8009bb8 <vQueueUnregisterQueue+0x70>)
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	00db      	lsls	r3, r3, #3
 8009b94:	4413      	add	r3, r2
 8009b96:	2200      	movs	r2, #0
 8009b98:	605a      	str	r2, [r3, #4]
                break;
 8009b9a:	e005      	b.n	8009ba8 <vQueueUnregisterQueue+0x60>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	3301      	adds	r3, #1
 8009ba0:	60fb      	str	r3, [r7, #12]
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	2b07      	cmp	r3, #7
 8009ba6:	d9e5      	bls.n	8009b74 <vQueueUnregisterQueue+0x2c>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        traceRETURN_vQueueUnregisterQueue();
 8009ba8:	20b8      	movs	r0, #184	@ 0xb8
 8009baa:	f003 ff25 	bl	800d9f8 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8009bae:	bf00      	nop
 8009bb0:	3710      	adds	r7, #16
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	bd80      	pop	{r7, pc}
 8009bb6:	bf00      	nop
 8009bb8:	20006efc 	.word	0x20006efc

08009bbc <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b086      	sub	sp, #24
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	60f8      	str	r0, [r7, #12]
 8009bc4:	60b9      	str	r1, [r7, #8]
 8009bc6:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8009bcc:	f002 fbd2 	bl	800c374 <vPortEnterCritical>
 8009bd0:	697b      	ldr	r3, [r7, #20]
 8009bd2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009bd6:	b25b      	sxtb	r3, r3
 8009bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bdc:	d103      	bne.n	8009be6 <vQueueWaitForMessageRestricted+0x2a>
 8009bde:	697b      	ldr	r3, [r7, #20]
 8009be0:	2200      	movs	r2, #0
 8009be2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009be6:	697b      	ldr	r3, [r7, #20]
 8009be8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009bec:	b25b      	sxtb	r3, r3
 8009bee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bf2:	d103      	bne.n	8009bfc <vQueueWaitForMessageRestricted+0x40>
 8009bf4:	697b      	ldr	r3, [r7, #20]
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009bfc:	f002 fbec 	bl	800c3d8 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009c00:	697b      	ldr	r3, [r7, #20]
 8009c02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d106      	bne.n	8009c16 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009c08:	697b      	ldr	r3, [r7, #20]
 8009c0a:	3324      	adds	r3, #36	@ 0x24
 8009c0c:	687a      	ldr	r2, [r7, #4]
 8009c0e:	68b9      	ldr	r1, [r7, #8]
 8009c10:	4618      	mov	r0, r3
 8009c12:	f000 ff4b 	bl	800aaac <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8009c16:	6978      	ldr	r0, [r7, #20]
 8009c18:	f7ff fec5 	bl	80099a6 <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
 8009c1c:	20b9      	movs	r0, #185	@ 0xb9
 8009c1e:	f003 feeb 	bl	800d9f8 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8009c22:	bf00      	nop
 8009c24:	3718      	adds	r7, #24
 8009c26:	46bd      	mov	sp, r7
 8009c28:	bd80      	pop	{r7, pc}

08009c2a <prvCreateStaticTask>:
                                        void * const pvParameters,
                                        UBaseType_t uxPriority,
                                        StackType_t * const puxStackBuffer,
                                        StaticTask_t * const pxTaskBuffer,
                                        TaskHandle_t * const pxCreatedTask )
    {
 8009c2a:	b580      	push	{r7, lr}
 8009c2c:	b08e      	sub	sp, #56	@ 0x38
 8009c2e:	af04      	add	r7, sp, #16
 8009c30:	60f8      	str	r0, [r7, #12]
 8009c32:	60b9      	str	r1, [r7, #8]
 8009c34:	607a      	str	r2, [r7, #4]
 8009c36:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;

        configASSERT( puxStackBuffer != NULL );
 8009c38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d10b      	bne.n	8009c56 <prvCreateStaticTask+0x2c>
    __asm volatile
 8009c3e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8009c42:	f383 8811 	msr	BASEPRI, r3
 8009c46:	f3bf 8f6f 	isb	sy
 8009c4a:	f3bf 8f4f 	dsb	sy
 8009c4e:	623b      	str	r3, [r7, #32]
}
 8009c50:	bf00      	nop
 8009c52:	bf00      	nop
 8009c54:	e7fd      	b.n	8009c52 <prvCreateStaticTask+0x28>
        configASSERT( pxTaskBuffer != NULL );
 8009c56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d10b      	bne.n	8009c74 <prvCreateStaticTask+0x4a>
    __asm volatile
 8009c5c:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8009c60:	f383 8811 	msr	BASEPRI, r3
 8009c64:	f3bf 8f6f 	isb	sy
 8009c68:	f3bf 8f4f 	dsb	sy
 8009c6c:	61fb      	str	r3, [r7, #28]
}
 8009c6e:	bf00      	nop
 8009c70:	bf00      	nop
 8009c72:	e7fd      	b.n	8009c70 <prvCreateStaticTask+0x46>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 8009c74:	23b0      	movs	r3, #176	@ 0xb0
 8009c76:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 8009c78:	697b      	ldr	r3, [r7, #20]
 8009c7a:	2bb0      	cmp	r3, #176	@ 0xb0
 8009c7c:	d00b      	beq.n	8009c96 <prvCreateStaticTask+0x6c>
    __asm volatile
 8009c7e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8009c82:	f383 8811 	msr	BASEPRI, r3
 8009c86:	f3bf 8f6f 	isb	sy
 8009c8a:	f3bf 8f4f 	dsb	sy
 8009c8e:	61bb      	str	r3, [r7, #24]
}
 8009c90:	bf00      	nop
 8009c92:	bf00      	nop
 8009c94:	e7fd      	b.n	8009c92 <prvCreateStaticTask+0x68>
            ( void ) xSize; /* Prevent unused variable warning when configASSERT() is not used. */
 8009c96:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009c98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d01f      	beq.n	8009cde <prvCreateStaticTask+0xb4>
 8009c9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d01c      	beq.n	8009cde <prvCreateStaticTask+0xb4>
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer;
 8009ca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ca6:	627b      	str	r3, [r7, #36]	@ 0x24
            ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8009ca8:	22b0      	movs	r2, #176	@ 0xb0
 8009caa:	2100      	movs	r1, #0
 8009cac:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009cae:	f006 fb93 	bl	80103d8 <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cb4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009cb6:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cba:	2202      	movs	r2, #2
 8009cbc:	f883 20ad 	strb.w	r2, [r3, #173]	@ 0xad
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	9303      	str	r3, [sp, #12]
 8009cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cc6:	9302      	str	r3, [sp, #8]
 8009cc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cca:	9301      	str	r3, [sp, #4]
 8009ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cce:	9300      	str	r3, [sp, #0]
 8009cd0:	683b      	ldr	r3, [r7, #0]
 8009cd2:	687a      	ldr	r2, [r7, #4]
 8009cd4:	68b9      	ldr	r1, [r7, #8]
 8009cd6:	68f8      	ldr	r0, [r7, #12]
 8009cd8:	f000 f89e 	bl	8009e18 <prvInitialiseNewTask>
 8009cdc:	e001      	b.n	8009ce2 <prvCreateStaticTask+0xb8>
        }
        else
        {
            pxNewTCB = NULL;
 8009cde:	2300      	movs	r3, #0
 8009ce0:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        return pxNewTCB;
 8009ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8009ce4:	4618      	mov	r0, r3
 8009ce6:	3728      	adds	r7, #40	@ 0x28
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	bd80      	pop	{r7, pc}

08009cec <xTaskCreateStatic>:
                                    const configSTACK_DEPTH_TYPE uxStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 8009cec:	b580      	push	{r7, lr}
 8009cee:	b08a      	sub	sp, #40	@ 0x28
 8009cf0:	af04      	add	r7, sp, #16
 8009cf2:	60f8      	str	r0, [r7, #12]
 8009cf4:	60b9      	str	r1, [r7, #8]
 8009cf6:	607a      	str	r2, [r7, #4]
 8009cf8:	603b      	str	r3, [r7, #0]
        TaskHandle_t xReturn = NULL;
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	613b      	str	r3, [r7, #16]
        TCB_t * pxNewTCB;

        traceENTER_xTaskCreateStatic( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer );

        pxNewTCB = prvCreateStaticTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer, &xReturn );
 8009cfe:	f107 0310 	add.w	r3, r7, #16
 8009d02:	9303      	str	r3, [sp, #12]
 8009d04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d06:	9302      	str	r3, [sp, #8]
 8009d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d0a:	9301      	str	r3, [sp, #4]
 8009d0c:	6a3b      	ldr	r3, [r7, #32]
 8009d0e:	9300      	str	r3, [sp, #0]
 8009d10:	683b      	ldr	r3, [r7, #0]
 8009d12:	687a      	ldr	r2, [r7, #4]
 8009d14:	68b9      	ldr	r1, [r7, #8]
 8009d16:	68f8      	ldr	r0, [r7, #12]
 8009d18:	f7ff ff87 	bl	8009c2a <prvCreateStaticTask>
 8009d1c:	6178      	str	r0, [r7, #20]

        if( pxNewTCB != NULL )
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d002      	beq.n	8009d2a <xTaskCreateStatic+0x3e>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8009d24:	6978      	ldr	r0, [r7, #20]
 8009d26:	f000 f921 	bl	8009f6c <prvAddNewTaskToReadyList>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskCreateStatic( xReturn );
 8009d2a:	693b      	ldr	r3, [r7, #16]
 8009d2c:	4618      	mov	r0, r3
 8009d2e:	f004 f839 	bl	800dda4 <SEGGER_SYSVIEW_ShrinkId>
 8009d32:	4603      	mov	r3, r0
 8009d34:	4619      	mov	r1, r3
 8009d36:	20bf      	movs	r0, #191	@ 0xbf
 8009d38:	f003 fe9a 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8009d3c:	693b      	ldr	r3, [r7, #16]
    }
 8009d3e:	4618      	mov	r0, r3
 8009d40:	3718      	adds	r7, #24
 8009d42:	46bd      	mov	sp, r7
 8009d44:	bd80      	pop	{r7, pc}

08009d46 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 8009d46:	b580      	push	{r7, lr}
 8009d48:	b08a      	sub	sp, #40	@ 0x28
 8009d4a:	af04      	add	r7, sp, #16
 8009d4c:	60f8      	str	r0, [r7, #12]
 8009d4e:	60b9      	str	r1, [r7, #8]
 8009d50:	607a      	str	r2, [r7, #4]
 8009d52:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	009b      	lsls	r3, r3, #2
 8009d58:	4618      	mov	r0, r3
 8009d5a:	f001 fefd 	bl	800bb58 <pvPortMalloc>
 8009d5e:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 8009d60:	693b      	ldr	r3, [r7, #16]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d013      	beq.n	8009d8e <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8009d66:	20b0      	movs	r0, #176	@ 0xb0
 8009d68:	f001 fef6 	bl	800bb58 <pvPortMalloc>
 8009d6c:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 8009d6e:	697b      	ldr	r3, [r7, #20]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d008      	beq.n	8009d86 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8009d74:	22b0      	movs	r2, #176	@ 0xb0
 8009d76:	2100      	movs	r1, #0
 8009d78:	6978      	ldr	r0, [r7, #20]
 8009d7a:	f006 fb2d 	bl	80103d8 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8009d7e:	697b      	ldr	r3, [r7, #20]
 8009d80:	693a      	ldr	r2, [r7, #16]
 8009d82:	631a      	str	r2, [r3, #48]	@ 0x30
 8009d84:	e005      	b.n	8009d92 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8009d86:	6938      	ldr	r0, [r7, #16]
 8009d88:	f002 f81c 	bl	800bdc4 <vPortFree>
 8009d8c:	e001      	b.n	8009d92 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8009d8e:	2300      	movs	r3, #0
 8009d90:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8009d92:	697b      	ldr	r3, [r7, #20]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d011      	beq.n	8009dbc <prvCreateTask+0x76>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009d98:	697b      	ldr	r3, [r7, #20]
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	f883 20ad 	strb.w	r2, [r3, #173]	@ 0xad
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009da0:	2300      	movs	r3, #0
 8009da2:	9303      	str	r3, [sp, #12]
 8009da4:	697b      	ldr	r3, [r7, #20]
 8009da6:	9302      	str	r3, [sp, #8]
 8009da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009daa:	9301      	str	r3, [sp, #4]
 8009dac:	6a3b      	ldr	r3, [r7, #32]
 8009dae:	9300      	str	r3, [sp, #0]
 8009db0:	683b      	ldr	r3, [r7, #0]
 8009db2:	687a      	ldr	r2, [r7, #4]
 8009db4:	68b9      	ldr	r1, [r7, #8]
 8009db6:	68f8      	ldr	r0, [r7, #12]
 8009db8:	f000 f82e 	bl	8009e18 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8009dbc:	697b      	ldr	r3, [r7, #20]
    }
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	3718      	adds	r7, #24
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	bd80      	pop	{r7, pc}

08009dc6 <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8009dc6:	b580      	push	{r7, lr}
 8009dc8:	b088      	sub	sp, #32
 8009dca:	af02      	add	r7, sp, #8
 8009dcc:	60f8      	str	r0, [r7, #12]
 8009dce:	60b9      	str	r1, [r7, #8]
 8009dd0:	607a      	str	r2, [r7, #4]
 8009dd2:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8009dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dd6:	9301      	str	r3, [sp, #4]
 8009dd8:	6a3b      	ldr	r3, [r7, #32]
 8009dda:	9300      	str	r3, [sp, #0]
 8009ddc:	683b      	ldr	r3, [r7, #0]
 8009dde:	687a      	ldr	r2, [r7, #4]
 8009de0:	68b9      	ldr	r1, [r7, #8]
 8009de2:	68f8      	ldr	r0, [r7, #12]
 8009de4:	f7ff ffaf 	bl	8009d46 <prvCreateTask>
 8009de8:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8009dea:	693b      	ldr	r3, [r7, #16]
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d005      	beq.n	8009dfc <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8009df0:	6938      	ldr	r0, [r7, #16]
 8009df2:	f000 f8bb 	bl	8009f6c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8009df6:	2301      	movs	r3, #1
 8009df8:	617b      	str	r3, [r7, #20]
 8009dfa:	e002      	b.n	8009e02 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009dfc:	f04f 33ff 	mov.w	r3, #4294967295
 8009e00:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );
 8009e02:	697b      	ldr	r3, [r7, #20]
 8009e04:	4619      	mov	r1, r3
 8009e06:	20c2      	movs	r0, #194	@ 0xc2
 8009e08:	f003 fe32 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8009e0c:	697b      	ldr	r3, [r7, #20]
    }
 8009e0e:	4618      	mov	r0, r3
 8009e10:	3718      	adds	r7, #24
 8009e12:	46bd      	mov	sp, r7
 8009e14:	bd80      	pop	{r7, pc}
	...

08009e18 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8009e18:	b580      	push	{r7, lr}
 8009e1a:	b088      	sub	sp, #32
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	60f8      	str	r0, [r7, #12]
 8009e20:	60b9      	str	r1, [r7, #8]
 8009e22:	607a      	str	r2, [r7, #4]
 8009e24:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 8009e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e28:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	009b      	lsls	r3, r3, #2
 8009e2e:	461a      	mov	r2, r3
 8009e30:	21a5      	movs	r1, #165	@ 0xa5
 8009e32:	f006 fad1 	bl	80103d8 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 8009e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e38:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009e40:	3b01      	subs	r3, #1
 8009e42:	009b      	lsls	r3, r3, #2
 8009e44:	4413      	add	r3, r2
 8009e46:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8009e48:	69bb      	ldr	r3, [r7, #24]
 8009e4a:	f023 0307 	bic.w	r3, r3, #7
 8009e4e:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 8009e50:	69bb      	ldr	r3, [r7, #24]
 8009e52:	f003 0307 	and.w	r3, r3, #7
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d00b      	beq.n	8009e72 <prvInitialiseNewTask+0x5a>
    __asm volatile
 8009e5a:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8009e5e:	f383 8811 	msr	BASEPRI, r3
 8009e62:	f3bf 8f6f 	isb	sy
 8009e66:	f3bf 8f4f 	dsb	sy
 8009e6a:	617b      	str	r3, [r7, #20]
}
 8009e6c:	bf00      	nop
 8009e6e:	bf00      	nop
 8009e70:	e7fd      	b.n	8009e6e <prvInitialiseNewTask+0x56>

        #if ( configRECORD_STACK_HIGH_ADDRESS == 1 )
        {
            /* Also record the stack's high address, which may assist
             * debugging. */
            pxNewTCB->pxEndOfStack = pxTopOfStack;
 8009e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e74:	69ba      	ldr	r2, [r7, #24]
 8009e76:	645a      	str	r2, [r3, #68]	@ 0x44
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8009e78:	68bb      	ldr	r3, [r7, #8]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d01e      	beq.n	8009ebc <prvInitialiseNewTask+0xa4>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009e7e:	2300      	movs	r3, #0
 8009e80:	61fb      	str	r3, [r7, #28]
 8009e82:	e012      	b.n	8009eaa <prvInitialiseNewTask+0x92>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009e84:	68ba      	ldr	r2, [r7, #8]
 8009e86:	69fb      	ldr	r3, [r7, #28]
 8009e88:	4413      	add	r3, r2
 8009e8a:	7819      	ldrb	r1, [r3, #0]
 8009e8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e8e:	69fb      	ldr	r3, [r7, #28]
 8009e90:	4413      	add	r3, r2
 8009e92:	3334      	adds	r3, #52	@ 0x34
 8009e94:	460a      	mov	r2, r1
 8009e96:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8009e98:	68ba      	ldr	r2, [r7, #8]
 8009e9a:	69fb      	ldr	r3, [r7, #28]
 8009e9c:	4413      	add	r3, r2
 8009e9e:	781b      	ldrb	r3, [r3, #0]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d006      	beq.n	8009eb2 <prvInitialiseNewTask+0x9a>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009ea4:	69fb      	ldr	r3, [r7, #28]
 8009ea6:	3301      	adds	r3, #1
 8009ea8:	61fb      	str	r3, [r7, #28]
 8009eaa:	69fb      	ldr	r3, [r7, #28]
 8009eac:	2b0f      	cmp	r3, #15
 8009eae:	d9e9      	bls.n	8009e84 <prvInitialiseNewTask+0x6c>
 8009eb0:	e000      	b.n	8009eb4 <prvInitialiseNewTask+0x9c>
            {
                break;
 8009eb2:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8009eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eb6:	2200      	movs	r2, #0
 8009eb8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8009ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ebe:	2b0a      	cmp	r3, #10
 8009ec0:	d90b      	bls.n	8009eda <prvInitialiseNewTask+0xc2>
    __asm volatile
 8009ec2:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8009ec6:	f383 8811 	msr	BASEPRI, r3
 8009eca:	f3bf 8f6f 	isb	sy
 8009ece:	f3bf 8f4f 	dsb	sy
 8009ed2:	613b      	str	r3, [r7, #16]
}
 8009ed4:	bf00      	nop
 8009ed6:	bf00      	nop
 8009ed8:	e7fd      	b.n	8009ed6 <prvInitialiseNewTask+0xbe>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009edc:	2b0a      	cmp	r3, #10
 8009ede:	d901      	bls.n	8009ee4 <prvInitialiseNewTask+0xcc>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009ee0:	230a      	movs	r3, #10
 8009ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8009ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ee6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009ee8:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8009eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009eee:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ef2:	3304      	adds	r3, #4
 8009ef4:	4618      	mov	r0, r3
 8009ef6:	f7fe fe69 	bl	8008bcc <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009efa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009efc:	3318      	adds	r3, #24
 8009efe:	4618      	mov	r0, r3
 8009f00:	f7fe fe64 	bl	8008bcc <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f08:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8009f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f0c:	f1c3 020b 	rsb	r2, r3, #11
 8009f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f12:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f18:	625a      	str	r2, [r3, #36]	@ 0x24
    #endif

    #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
    {
        /* Allocate and initialize memory for the task's TLS Block. */
        configINIT_TLS_BLOCK( pxNewTCB->xTLSBlock, pxTopOfStack );
 8009f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f1c:	335c      	adds	r3, #92	@ 0x5c
 8009f1e:	224c      	movs	r2, #76	@ 0x4c
 8009f20:	2100      	movs	r1, #0
 8009f22:	4618      	mov	r0, r3
 8009f24:	f006 fa58 	bl	80103d8 <memset>
 8009f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f2a:	4a0d      	ldr	r2, [pc, #52]	@ (8009f60 <prvInitialiseNewTask+0x148>)
 8009f2c:	661a      	str	r2, [r3, #96]	@ 0x60
 8009f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f30:	4a0c      	ldr	r2, [pc, #48]	@ (8009f64 <prvInitialiseNewTask+0x14c>)
 8009f32:	665a      	str	r2, [r3, #100]	@ 0x64
 8009f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f36:	4a0c      	ldr	r2, [pc, #48]	@ (8009f68 <prvInitialiseNewTask+0x150>)
 8009f38:	669a      	str	r2, [r3, #104]	@ 0x68
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009f3a:	683a      	ldr	r2, [r7, #0]
 8009f3c:	68f9      	ldr	r1, [r7, #12]
 8009f3e:	69b8      	ldr	r0, [r7, #24]
 8009f40:	f002 f896 	bl	800c070 <pxPortInitialiseStack>
 8009f44:	4602      	mov	r2, r0
 8009f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f48:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 8009f4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d002      	beq.n	8009f56 <prvInitialiseNewTask+0x13e>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009f50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f54:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8009f56:	bf00      	nop
 8009f58:	3720      	adds	r7, #32
 8009f5a:	46bd      	mov	sp, r7
 8009f5c:	bd80      	pop	{r7, pc}
 8009f5e:	bf00      	nop
 8009f60:	2001d480 	.word	0x2001d480
 8009f64:	2001d4e8 	.word	0x2001d4e8
 8009f68:	2001d550 	.word	0x2001d550

08009f6c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8009f6c:	b5b0      	push	{r4, r5, r7, lr}
 8009f6e:	b086      	sub	sp, #24
 8009f70:	af02      	add	r7, sp, #8
 8009f72:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8009f74:	f002 f9fe 	bl	800c374 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 8009f78:	4b51      	ldr	r3, [pc, #324]	@ (800a0c0 <prvAddNewTaskToReadyList+0x154>)
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	3301      	adds	r3, #1
 8009f7e:	4a50      	ldr	r2, [pc, #320]	@ (800a0c0 <prvAddNewTaskToReadyList+0x154>)
 8009f80:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 8009f82:	4b50      	ldr	r3, [pc, #320]	@ (800a0c4 <prvAddNewTaskToReadyList+0x158>)
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d109      	bne.n	8009f9e <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 8009f8a:	4a4e      	ldr	r2, [pc, #312]	@ (800a0c4 <prvAddNewTaskToReadyList+0x158>)
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009f90:	4b4b      	ldr	r3, [pc, #300]	@ (800a0c0 <prvAddNewTaskToReadyList+0x154>)
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	2b01      	cmp	r3, #1
 8009f96:	d110      	bne.n	8009fba <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8009f98:	f000 ff5e 	bl	800ae58 <prvInitialiseTaskLists>
 8009f9c:	e00d      	b.n	8009fba <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 8009f9e:	4b4a      	ldr	r3, [pc, #296]	@ (800a0c8 <prvAddNewTaskToReadyList+0x15c>)
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d109      	bne.n	8009fba <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009fa6:	4b47      	ldr	r3, [pc, #284]	@ (800a0c4 <prvAddNewTaskToReadyList+0x158>)
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fb0:	429a      	cmp	r2, r3
 8009fb2:	d802      	bhi.n	8009fba <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8009fb4:	4a43      	ldr	r2, [pc, #268]	@ (800a0c4 <prvAddNewTaskToReadyList+0x158>)
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8009fba:	4b44      	ldr	r3, [pc, #272]	@ (800a0cc <prvAddNewTaskToReadyList+0x160>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	3301      	adds	r3, #1
 8009fc0:	4a42      	ldr	r2, [pc, #264]	@ (800a0cc <prvAddNewTaskToReadyList+0x160>)
 8009fc2:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009fc4:	4b41      	ldr	r3, [pc, #260]	@ (800a0cc <prvAddNewTaskToReadyList+0x160>)
 8009fc6:	681a      	ldr	r2, [r3, #0]
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	649a      	str	r2, [r3, #72]	@ 0x48
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d016      	beq.n	800a000 <prvAddNewTaskToReadyList+0x94>
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	f003 fdbf 	bl	800db58 <SEGGER_SYSVIEW_OnTaskCreate>
 8009fda:	6878      	ldr	r0, [r7, #4]
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fea:	461d      	mov	r5, r3
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	461c      	mov	r4, r3
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ff6:	1ae3      	subs	r3, r4, r3
 8009ff8:	9300      	str	r3, [sp, #0]
 8009ffa:	462b      	mov	r3, r5
 8009ffc:	f004 f8fc 	bl	800e1f8 <SYSVIEW_AddTask>

            prvAddTaskToReadyList( pxNewTCB );
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	4618      	mov	r0, r3
 800a004:	f003 fe2c 	bl	800dc60 <SEGGER_SYSVIEW_OnTaskStartReady>
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a00c:	4b30      	ldr	r3, [pc, #192]	@ (800a0d0 <prvAddNewTaskToReadyList+0x164>)
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	429a      	cmp	r2, r3
 800a012:	d903      	bls.n	800a01c <prvAddNewTaskToReadyList+0xb0>
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a018:	4a2d      	ldr	r2, [pc, #180]	@ (800a0d0 <prvAddNewTaskToReadyList+0x164>)
 800a01a:	6013      	str	r3, [r2, #0]
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a020:	492c      	ldr	r1, [pc, #176]	@ (800a0d4 <prvAddNewTaskToReadyList+0x168>)
 800a022:	4613      	mov	r3, r2
 800a024:	009b      	lsls	r3, r3, #2
 800a026:	4413      	add	r3, r2
 800a028:	009b      	lsls	r3, r3, #2
 800a02a:	440b      	add	r3, r1
 800a02c:	3304      	adds	r3, #4
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	60fb      	str	r3, [r7, #12]
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	68fa      	ldr	r2, [r7, #12]
 800a036:	609a      	str	r2, [r3, #8]
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	689a      	ldr	r2, [r3, #8]
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	60da      	str	r2, [r3, #12]
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	689b      	ldr	r3, [r3, #8]
 800a044:	687a      	ldr	r2, [r7, #4]
 800a046:	3204      	adds	r2, #4
 800a048:	605a      	str	r2, [r3, #4]
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	1d1a      	adds	r2, r3, #4
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	609a      	str	r2, [r3, #8]
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a056:	4613      	mov	r3, r2
 800a058:	009b      	lsls	r3, r3, #2
 800a05a:	4413      	add	r3, r2
 800a05c:	009b      	lsls	r3, r3, #2
 800a05e:	4a1d      	ldr	r2, [pc, #116]	@ (800a0d4 <prvAddNewTaskToReadyList+0x168>)
 800a060:	441a      	add	r2, r3
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	615a      	str	r2, [r3, #20]
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a06a:	491a      	ldr	r1, [pc, #104]	@ (800a0d4 <prvAddNewTaskToReadyList+0x168>)
 800a06c:	4613      	mov	r3, r2
 800a06e:	009b      	lsls	r3, r3, #2
 800a070:	4413      	add	r3, r2
 800a072:	009b      	lsls	r3, r3, #2
 800a074:	440b      	add	r3, r1
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	687a      	ldr	r2, [r7, #4]
 800a07a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a07c:	1c59      	adds	r1, r3, #1
 800a07e:	4815      	ldr	r0, [pc, #84]	@ (800a0d4 <prvAddNewTaskToReadyList+0x168>)
 800a080:	4613      	mov	r3, r2
 800a082:	009b      	lsls	r3, r3, #2
 800a084:	4413      	add	r3, r2
 800a086:	009b      	lsls	r3, r3, #2
 800a088:	4403      	add	r3, r0
 800a08a:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 800a08c:	f002 f9a4 	bl	800c3d8 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 800a090:	4b0d      	ldr	r3, [pc, #52]	@ (800a0c8 <prvAddNewTaskToReadyList+0x15c>)
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	2b00      	cmp	r3, #0
 800a096:	d00e      	beq.n	800a0b6 <prvAddNewTaskToReadyList+0x14a>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 800a098:	4b0a      	ldr	r3, [pc, #40]	@ (800a0c4 <prvAddNewTaskToReadyList+0x158>)
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0a2:	429a      	cmp	r2, r3
 800a0a4:	d207      	bcs.n	800a0b6 <prvAddNewTaskToReadyList+0x14a>
 800a0a6:	4b0c      	ldr	r3, [pc, #48]	@ (800a0d8 <prvAddNewTaskToReadyList+0x16c>)
 800a0a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a0ac:	601a      	str	r2, [r3, #0]
 800a0ae:	f3bf 8f4f 	dsb	sy
 800a0b2:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800a0b6:	bf00      	nop
 800a0b8:	3710      	adds	r7, #16
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	bdb0      	pop	{r4, r5, r7, pc}
 800a0be:	bf00      	nop
 800a0c0:	2000708c 	.word	0x2000708c
 800a0c4:	20006f3c 	.word	0x20006f3c
 800a0c8:	20007098 	.word	0x20007098
 800a0cc:	200070a8 	.word	0x200070a8
 800a0d0:	20007094 	.word	0x20007094
 800a0d4:	20006f40 	.word	0x20006f40
 800a0d8:	e000ed04 	.word	0xe000ed04

0800a0dc <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    void vTaskDelete( TaskHandle_t xTaskToDelete )
    {
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	b086      	sub	sp, #24
 800a0e0:	af00      	add	r7, sp, #0
 800a0e2:	6078      	str	r0, [r7, #4]
        TCB_t * pxTCB;
        BaseType_t xDeleteTCBInIdleTask = pdFALSE;
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	617b      	str	r3, [r7, #20]
        BaseType_t xTaskIsRunningOrYielding;

        traceENTER_vTaskDelete( xTaskToDelete );

        taskENTER_CRITICAL();
 800a0e8:	f002 f944 	bl	800c374 <vPortEnterCritical>
        {
            /* If null is passed in here then it is the calling task that is
             * being deleted. */
            pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d102      	bne.n	800a0f8 <vTaskDelete+0x1c>
 800a0f2:	4b43      	ldr	r3, [pc, #268]	@ (800a200 <vTaskDelete+0x124>)
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	e000      	b.n	800a0fa <vTaskDelete+0x1e>
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	613b      	str	r3, [r7, #16]

            /* Remove task from the ready/delayed list. */
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a0fc:	693b      	ldr	r3, [r7, #16]
 800a0fe:	3304      	adds	r3, #4
 800a100:	4618      	mov	r0, r3
 800a102:	f7fe fdd3 	bl	8008cac <uxListRemove>
            {
                mtCOVERAGE_TEST_MARKER();
            }

            /* Is the task waiting on an event also? */
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a106:	693b      	ldr	r3, [r7, #16]
 800a108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d004      	beq.n	800a118 <vTaskDelete+0x3c>
            {
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a10e:	693b      	ldr	r3, [r7, #16]
 800a110:	3318      	adds	r3, #24
 800a112:	4618      	mov	r0, r3
 800a114:	f7fe fdca 	bl	8008cac <uxListRemove>

            /* Increment the uxTaskNumber also so kernel aware debuggers can
             * detect that the task lists need re-generating.  This is done before
             * portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
             * not return. */
            uxTaskNumber++;
 800a118:	4b3a      	ldr	r3, [pc, #232]	@ (800a204 <vTaskDelete+0x128>)
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	3301      	adds	r3, #1
 800a11e:	4a39      	ldr	r2, [pc, #228]	@ (800a204 <vTaskDelete+0x128>)
 800a120:	6013      	str	r3, [r2, #0]

            /* Use temp variable as distinct sequence points for reading volatile
             * variables prior to a logical operator to ensure compliance with
             * MISRA C 2012 Rule 13.5. */
            xTaskIsRunningOrYielding = taskTASK_IS_RUNNING_OR_SCHEDULED_TO_YIELD( pxTCB );
 800a122:	4b37      	ldr	r3, [pc, #220]	@ (800a200 <vTaskDelete+0x124>)
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	693a      	ldr	r2, [r7, #16]
 800a128:	429a      	cmp	r2, r3
 800a12a:	d101      	bne.n	800a130 <vTaskDelete+0x54>
 800a12c:	2301      	movs	r3, #1
 800a12e:	e000      	b.n	800a132 <vTaskDelete+0x56>
 800a130:	2300      	movs	r3, #0
 800a132:	60fb      	str	r3, [r7, #12]

            /* If the task is running (or yielding), we must add it to the
             * termination list so that an idle task can delete it when it is
             * no longer running. */
            if( ( xSchedulerRunning != pdFALSE ) && ( xTaskIsRunningOrYielding != pdFALSE ) )
 800a134:	4b34      	ldr	r3, [pc, #208]	@ (800a208 <vTaskDelete+0x12c>)
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d01d      	beq.n	800a178 <vTaskDelete+0x9c>
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d01a      	beq.n	800a178 <vTaskDelete+0x9c>
                 * deleted. This cannot complete when the task is still running
                 * on a core, as a context switch to another task is required.
                 * Place the task in the termination list. The idle task will check
                 * the termination list and free up any memory allocated by the
                 * scheduler for the TCB and stack of the deleted task. */
                vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800a142:	693b      	ldr	r3, [r7, #16]
 800a144:	3304      	adds	r3, #4
 800a146:	4619      	mov	r1, r3
 800a148:	4830      	ldr	r0, [pc, #192]	@ (800a20c <vTaskDelete+0x130>)
 800a14a:	f7fe fd4e 	bl	8008bea <vListInsertEnd>

                /* Increment the ucTasksDeleted variable so the idle task knows
                 * there is a task that has been deleted and that it should therefore
                 * check the xTasksWaitingTermination list. */
                ++uxDeletedTasksWaitingCleanUp;
 800a14e:	4b30      	ldr	r3, [pc, #192]	@ (800a210 <vTaskDelete+0x134>)
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	3301      	adds	r3, #1
 800a154:	4a2e      	ldr	r2, [pc, #184]	@ (800a210 <vTaskDelete+0x134>)
 800a156:	6013      	str	r3, [r2, #0]

                /* Call the delete hook before portPRE_TASK_DELETE_HOOK() as
                 * portPRE_TASK_DELETE_HOOK() does not return in the Win32 port. */
                traceTASK_DELETE( pxTCB );
 800a158:	693b      	ldr	r3, [r7, #16]
 800a15a:	4618      	mov	r0, r3
 800a15c:	f003 fe22 	bl	800dda4 <SEGGER_SYSVIEW_ShrinkId>
 800a160:	4603      	mov	r3, r0
 800a162:	4619      	mov	r1, r3
 800a164:	20c3      	movs	r0, #195	@ 0xc3
 800a166:	f003 f86f 	bl	800d248 <SEGGER_SYSVIEW_RecordU32>
 800a16a:	693b      	ldr	r3, [r7, #16]
 800a16c:	4618      	mov	r0, r3
 800a16e:	f004 f8ab 	bl	800e2c8 <SYSVIEW_DeleteTask>

                /* Delete the task TCB in idle task. */
                xDeleteTCBInIdleTask = pdTRUE;
 800a172:	2301      	movs	r3, #1
 800a174:	617b      	str	r3, [r7, #20]
 800a176:	e013      	b.n	800a1a0 <vTaskDelete+0xc4>
                }
                #endif /* #if ( configNUMBER_OF_CORES > 1 ) */
            }
            else
            {
                --uxCurrentNumberOfTasks;
 800a178:	4b26      	ldr	r3, [pc, #152]	@ (800a214 <vTaskDelete+0x138>)
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	3b01      	subs	r3, #1
 800a17e:	4a25      	ldr	r2, [pc, #148]	@ (800a214 <vTaskDelete+0x138>)
 800a180:	6013      	str	r3, [r2, #0]
                traceTASK_DELETE( pxTCB );
 800a182:	693b      	ldr	r3, [r7, #16]
 800a184:	4618      	mov	r0, r3
 800a186:	f003 fe0d 	bl	800dda4 <SEGGER_SYSVIEW_ShrinkId>
 800a18a:	4603      	mov	r3, r0
 800a18c:	4619      	mov	r1, r3
 800a18e:	20c3      	movs	r0, #195	@ 0xc3
 800a190:	f003 f85a 	bl	800d248 <SEGGER_SYSVIEW_RecordU32>
 800a194:	693b      	ldr	r3, [r7, #16]
 800a196:	4618      	mov	r0, r3
 800a198:	f004 f896 	bl	800e2c8 <SYSVIEW_DeleteTask>

                /* Reset the next expected unblock time in case it referred to
                 * the task that has just been deleted. */
                prvResetNextTaskUnblockTime();
 800a19c:	f000 ff3a 	bl	800b014 <prvResetNextTaskUnblockTime>
            }
        }
        taskEXIT_CRITICAL();
 800a1a0:	f002 f91a 	bl	800c3d8 <vPortExitCritical>

        /* If the task is not deleting itself, call prvDeleteTCB from outside of
         * critical section. If a task deletes itself, prvDeleteTCB is called
         * from prvCheckTasksWaitingTermination which is called from Idle task. */
        if( xDeleteTCBInIdleTask != pdTRUE )
 800a1a4:	697b      	ldr	r3, [r7, #20]
 800a1a6:	2b01      	cmp	r3, #1
 800a1a8:	d002      	beq.n	800a1b0 <vTaskDelete+0xd4>
        {
            prvDeleteTCB( pxTCB );
 800a1aa:	6938      	ldr	r0, [r7, #16]
 800a1ac:	f000 fefc 	bl	800afa8 <prvDeleteTCB>

        /* Force a reschedule if it is the currently running task that has just
         * been deleted. */
        #if ( configNUMBER_OF_CORES == 1 )
        {
            if( xSchedulerRunning != pdFALSE )
 800a1b0:	4b15      	ldr	r3, [pc, #84]	@ (800a208 <vTaskDelete+0x12c>)
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d01c      	beq.n	800a1f2 <vTaskDelete+0x116>
            {
                if( pxTCB == pxCurrentTCB )
 800a1b8:	4b11      	ldr	r3, [pc, #68]	@ (800a200 <vTaskDelete+0x124>)
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	693a      	ldr	r2, [r7, #16]
 800a1be:	429a      	cmp	r2, r3
 800a1c0:	d117      	bne.n	800a1f2 <vTaskDelete+0x116>
                {
                    configASSERT( uxSchedulerSuspended == 0 );
 800a1c2:	4b15      	ldr	r3, [pc, #84]	@ (800a218 <vTaskDelete+0x13c>)
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d00b      	beq.n	800a1e2 <vTaskDelete+0x106>
    __asm volatile
 800a1ca:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800a1ce:	f383 8811 	msr	BASEPRI, r3
 800a1d2:	f3bf 8f6f 	isb	sy
 800a1d6:	f3bf 8f4f 	dsb	sy
 800a1da:	60bb      	str	r3, [r7, #8]
}
 800a1dc:	bf00      	nop
 800a1de:	bf00      	nop
 800a1e0:	e7fd      	b.n	800a1de <vTaskDelete+0x102>
                    taskYIELD_WITHIN_API();
 800a1e2:	4b0e      	ldr	r3, [pc, #56]	@ (800a21c <vTaskDelete+0x140>)
 800a1e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a1e8:	601a      	str	r2, [r3, #0]
 800a1ea:	f3bf 8f4f 	dsb	sy
 800a1ee:	f3bf 8f6f 	isb	sy
                }
            }
        }
        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

        traceRETURN_vTaskDelete();
 800a1f2:	20c3      	movs	r0, #195	@ 0xc3
 800a1f4:	f003 fc00 	bl	800d9f8 <SEGGER_SYSVIEW_RecordEndCall>
    }
 800a1f8:	bf00      	nop
 800a1fa:	3718      	adds	r7, #24
 800a1fc:	46bd      	mov	sp, r7
 800a1fe:	bd80      	pop	{r7, pc}
 800a200:	20006f3c 	.word	0x20006f3c
 800a204:	200070a8 	.word	0x200070a8
 800a208:	20007098 	.word	0x20007098
 800a20c:	20007060 	.word	0x20007060
 800a210:	20007074 	.word	0x20007074
 800a214:	2000708c 	.word	0x2000708c
 800a218:	200070b4 	.word	0x200070b4
 800a21c:	e000ed04 	.word	0xe000ed04

0800a220 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 800a220:	b580      	push	{r7, lr}
 800a222:	b084      	sub	sp, #16
 800a224:	af00      	add	r7, sp, #0
 800a226:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 800a228:	2300      	movs	r3, #0
 800a22a:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d018      	beq.n	800a264 <vTaskDelay+0x44>
        {
            vTaskSuspendAll();
 800a232:	f000 f8f5 	bl	800a420 <vTaskSuspendAll>
            {
                configASSERT( uxSchedulerSuspended == 1U );
 800a236:	4b14      	ldr	r3, [pc, #80]	@ (800a288 <vTaskDelay+0x68>)
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	2b01      	cmp	r3, #1
 800a23c:	d00b      	beq.n	800a256 <vTaskDelay+0x36>
    __asm volatile
 800a23e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800a242:	f383 8811 	msr	BASEPRI, r3
 800a246:	f3bf 8f6f 	isb	sy
 800a24a:	f3bf 8f4f 	dsb	sy
 800a24e:	60bb      	str	r3, [r7, #8]
}
 800a250:	bf00      	nop
 800a252:	bf00      	nop
 800a254:	e7fd      	b.n	800a252 <vTaskDelay+0x32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a256:	2100      	movs	r1, #0
 800a258:	6878      	ldr	r0, [r7, #4]
 800a25a:	f001 f92d 	bl	800b4b8 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 800a25e:	f000 f8ed 	bl	800a43c <xTaskResumeAll>
 800a262:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d107      	bne.n	800a27a <vTaskDelay+0x5a>
        {
            taskYIELD_WITHIN_API();
 800a26a:	4b08      	ldr	r3, [pc, #32]	@ (800a28c <vTaskDelay+0x6c>)
 800a26c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a270:	601a      	str	r2, [r3, #0]
 800a272:	f3bf 8f4f 	dsb	sy
 800a276:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
 800a27a:	20c5      	movs	r0, #197	@ 0xc5
 800a27c:	f003 fbbc 	bl	800d9f8 <SEGGER_SYSVIEW_RecordEndCall>
    }
 800a280:	bf00      	nop
 800a282:	3710      	adds	r7, #16
 800a284:	46bd      	mov	sp, r7
 800a286:	bd80      	pop	{r7, pc}
 800a288:	200070b4 	.word	0x200070b4
 800a28c:	e000ed04 	.word	0xe000ed04

0800a290 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 800a290:	b580      	push	{r7, lr}
 800a292:	b090      	sub	sp, #64	@ 0x40
 800a294:	af04      	add	r7, sp, #16
    BaseType_t xReturn = pdPASS;
 800a296:	2301      	movs	r3, #1
 800a298:	62fb      	str	r3, [r7, #44]	@ 0x2c
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 800a29a:	2300      	movs	r3, #0
 800a29c:	623b      	str	r3, [r7, #32]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 800a29e:	2300      	movs	r3, #0
 800a2a0:	627b      	str	r3, [r7, #36]	@ 0x24
 800a2a2:	e013      	b.n	800a2cc <prvCreateIdleTasks+0x3c>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 800a2a4:	4a2b      	ldr	r2, [pc, #172]	@ (800a354 <prvCreateIdleTasks+0xc4>)
 800a2a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2a8:	4413      	add	r3, r2
 800a2aa:	7819      	ldrb	r1, [r3, #0]
 800a2ac:	f107 0210 	add.w	r2, r7, #16
 800a2b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2b2:	4413      	add	r3, r2
 800a2b4:	460a      	mov	r2, r1
 800a2b6:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 800a2b8:	f107 0210 	add.w	r2, r7, #16
 800a2bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2be:	4413      	add	r3, r2
 800a2c0:	781b      	ldrb	r3, [r3, #0]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d006      	beq.n	800a2d4 <prvCreateIdleTasks+0x44>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 800a2c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2c8:	3301      	adds	r3, #1
 800a2ca:	627b      	str	r3, [r7, #36]	@ 0x24
 800a2cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2ce:	2b0f      	cmp	r3, #15
 800a2d0:	dde8      	ble.n	800a2a4 <prvCreateIdleTasks+0x14>
 800a2d2:	e000      	b.n	800a2d6 <prvCreateIdleTasks+0x46>
        {
            break;
 800a2d4:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a2da:	e031      	b.n	800a340 <prvCreateIdleTasks+0xb0>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 800a2dc:	4b1e      	ldr	r3, [pc, #120]	@ (800a358 <prvCreateIdleTasks+0xc8>)
 800a2de:	623b      	str	r3, [r7, #32]
        }
        #endif /* if ( configNUMBER_OF_CORES > 1 ) */

        #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
        {
            StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	60fb      	str	r3, [r7, #12]
            StackType_t * pxIdleTaskStackBuffer = NULL;
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	60bb      	str	r3, [r7, #8]

            /* The Idle task is created using user provided RAM - obtain the
             * address of the RAM then create the idle task. */
            #if ( configNUMBER_OF_CORES == 1 )
            {
                vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize );
 800a2e8:	1d3a      	adds	r2, r7, #4
 800a2ea:	f107 0108 	add.w	r1, r7, #8
 800a2ee:	f107 030c 	add.w	r3, r7, #12
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	f7f7 f946 	bl	8001584 <vApplicationGetIdleTaskMemory>
                {
                    vApplicationGetPassiveIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize, ( BaseType_t ) ( xCoreID - 1 ) );
                }
            }
            #endif /* if ( configNUMBER_OF_CORES == 1 ) */
            xIdleTaskHandles[ xCoreID ] = xTaskCreateStatic( pxIdleTaskFunction,
 800a2f8:	6878      	ldr	r0, [r7, #4]
 800a2fa:	68bb      	ldr	r3, [r7, #8]
 800a2fc:	68fa      	ldr	r2, [r7, #12]
 800a2fe:	f107 0110 	add.w	r1, r7, #16
 800a302:	9202      	str	r2, [sp, #8]
 800a304:	9301      	str	r3, [sp, #4]
 800a306:	2300      	movs	r3, #0
 800a308:	9300      	str	r3, [sp, #0]
 800a30a:	2300      	movs	r3, #0
 800a30c:	4602      	mov	r2, r0
 800a30e:	6a38      	ldr	r0, [r7, #32]
 800a310:	f7ff fcec 	bl	8009cec <xTaskCreateStatic>
 800a314:	4602      	mov	r2, r0
 800a316:	4911      	ldr	r1, [pc, #68]	@ (800a35c <prvCreateIdleTasks+0xcc>)
 800a318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a31a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                                                             ( void * ) NULL,
                                                             portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                                             pxIdleTaskStackBuffer,
                                                             pxIdleTaskTCBBuffer );

            if( xIdleTaskHandles[ xCoreID ] != NULL )
 800a31e:	4a0f      	ldr	r2, [pc, #60]	@ (800a35c <prvCreateIdleTasks+0xcc>)
 800a320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a322:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d002      	beq.n	800a330 <prvCreateIdleTasks+0xa0>
            {
                xReturn = pdPASS;
 800a32a:	2301      	movs	r3, #1
 800a32c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a32e:	e001      	b.n	800a334 <prvCreateIdleTasks+0xa4>
            }
            else
            {
                xReturn = pdFAIL;
 800a330:	2300      	movs	r3, #0
 800a332:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 800a334:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a336:	2b00      	cmp	r3, #0
 800a338:	d006      	beq.n	800a348 <prvCreateIdleTasks+0xb8>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800a33a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a33c:	3301      	adds	r3, #1
 800a33e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a342:	2b00      	cmp	r3, #0
 800a344:	ddca      	ble.n	800a2dc <prvCreateIdleTasks+0x4c>
 800a346:	e000      	b.n	800a34a <prvCreateIdleTasks+0xba>
        {
            break;
 800a348:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 800a34a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800a34c:	4618      	mov	r0, r3
 800a34e:	3730      	adds	r7, #48	@ 0x30
 800a350:	46bd      	mov	sp, r7
 800a352:	bd80      	pop	{r7, pc}
 800a354:	08015d74 	.word	0x08015d74
 800a358:	0800ae25 	.word	0x0800ae25
 800a35c:	200070b0 	.word	0x200070b0

0800a360 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a360:	b580      	push	{r7, lr}
 800a362:	b084      	sub	sp, #16
 800a364:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 800a366:	f7ff ff93 	bl	800a290 <prvCreateIdleTasks>
 800a36a:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	2b01      	cmp	r3, #1
 800a370:	d102      	bne.n	800a378 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 800a372:	f001 f91d 	bl	800b5b0 <xTimerCreateTimerTask>
 800a376:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	2b01      	cmp	r3, #1
 800a37c:	d129      	bne.n	800a3d2 <vTaskStartScheduler+0x72>
    __asm volatile
 800a37e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800a382:	f383 8811 	msr	BASEPRI, r3
 800a386:	f3bf 8f6f 	isb	sy
 800a38a:	f3bf 8f4f 	dsb	sy
 800a38e:	60bb      	str	r3, [r7, #8]
}
 800a390:	bf00      	nop

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Switch C-Runtime's TLS Block to point to the TLS
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 800a392:	4b1c      	ldr	r3, [pc, #112]	@ (800a404 <vTaskStartScheduler+0xa4>)
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	335c      	adds	r3, #92	@ 0x5c
 800a398:	4a1b      	ldr	r2, [pc, #108]	@ (800a408 <vTaskStartScheduler+0xa8>)
 800a39a:	6013      	str	r3, [r2, #0]
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 800a39c:	4b1b      	ldr	r3, [pc, #108]	@ (800a40c <vTaskStartScheduler+0xac>)
 800a39e:	f04f 32ff 	mov.w	r2, #4294967295
 800a3a2:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800a3a4:	4b1a      	ldr	r3, [pc, #104]	@ (800a410 <vTaskStartScheduler+0xb0>)
 800a3a6:	2201      	movs	r2, #1
 800a3a8:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a3aa:	4b1a      	ldr	r3, [pc, #104]	@ (800a414 <vTaskStartScheduler+0xb4>)
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 800a3b0:	4b19      	ldr	r3, [pc, #100]	@ (800a418 <vTaskStartScheduler+0xb8>)
 800a3b2:	681a      	ldr	r2, [r3, #0]
 800a3b4:	4b13      	ldr	r3, [pc, #76]	@ (800a404 <vTaskStartScheduler+0xa4>)
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	429a      	cmp	r2, r3
 800a3ba:	d102      	bne.n	800a3c2 <vTaskStartScheduler+0x62>
 800a3bc:	f003 fbb0 	bl	800db20 <SEGGER_SYSVIEW_OnIdle>
 800a3c0:	e004      	b.n	800a3cc <vTaskStartScheduler+0x6c>
 800a3c2:	4b10      	ldr	r3, [pc, #64]	@ (800a404 <vTaskStartScheduler+0xa4>)
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	f003 fc08 	bl	800dbdc <SEGGER_SYSVIEW_OnTaskStartExec>
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 800a3cc:	f001 fee2 	bl	800c194 <xPortStartScheduler>
 800a3d0:	e00f      	b.n	800a3f2 <vTaskStartScheduler+0x92>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3d8:	d10b      	bne.n	800a3f2 <vTaskStartScheduler+0x92>
    __asm volatile
 800a3da:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800a3de:	f383 8811 	msr	BASEPRI, r3
 800a3e2:	f3bf 8f6f 	isb	sy
 800a3e6:	f3bf 8f4f 	dsb	sy
 800a3ea:	607b      	str	r3, [r7, #4]
}
 800a3ec:	bf00      	nop
 800a3ee:	bf00      	nop
 800a3f0:	e7fd      	b.n	800a3ee <vTaskStartScheduler+0x8e>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800a3f2:	4b0a      	ldr	r3, [pc, #40]	@ (800a41c <vTaskStartScheduler+0xbc>)
 800a3f4:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
 800a3f6:	20cd      	movs	r0, #205	@ 0xcd
 800a3f8:	f003 fafe 	bl	800d9f8 <SEGGER_SYSVIEW_RecordEndCall>
}
 800a3fc:	bf00      	nop
 800a3fe:	3710      	adds	r7, #16
 800a400:	46bd      	mov	sp, r7
 800a402:	bd80      	pop	{r7, pc}
 800a404:	20006f3c 	.word	0x20006f3c
 800a408:	200001d8 	.word	0x200001d8
 800a40c:	200070ac 	.word	0x200070ac
 800a410:	20007098 	.word	0x20007098
 800a414:	20007090 	.word	0x20007090
 800a418:	200070b0 	.word	0x200070b0
 800a41c:	08016448 	.word	0x08016448

0800a420 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a420:	b580      	push	{r7, lr}
 800a422:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 800a424:	4b04      	ldr	r3, [pc, #16]	@ (800a438 <vTaskSuspendAll+0x18>)
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	3301      	adds	r3, #1
 800a42a:	4a03      	ldr	r2, [pc, #12]	@ (800a438 <vTaskSuspendAll+0x18>)
 800a42c:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
 800a42e:	20cf      	movs	r0, #207	@ 0xcf
 800a430:	f003 fae2 	bl	800d9f8 <SEGGER_SYSVIEW_RecordEndCall>
}
 800a434:	bf00      	nop
 800a436:	bd80      	pop	{r7, pc}
 800a438:	200070b4 	.word	0x200070b4

0800a43c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b088      	sub	sp, #32
 800a440:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800a442:	2300      	movs	r3, #0
 800a444:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 800a446:	2300      	movs	r3, #0
 800a448:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 800a44a:	f001 ff93 	bl	800c374 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 800a44e:	2300      	movs	r3, #0
 800a450:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 800a452:	4b7a      	ldr	r3, [pc, #488]	@ (800a63c <xTaskResumeAll+0x200>)
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d10b      	bne.n	800a472 <xTaskResumeAll+0x36>
    __asm volatile
 800a45a:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800a45e:	f383 8811 	msr	BASEPRI, r3
 800a462:	f3bf 8f6f 	isb	sy
 800a466:	f3bf 8f4f 	dsb	sy
 800a46a:	603b      	str	r3, [r7, #0]
}
 800a46c:	bf00      	nop
 800a46e:	bf00      	nop
 800a470:	e7fd      	b.n	800a46e <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 800a472:	4b72      	ldr	r3, [pc, #456]	@ (800a63c <xTaskResumeAll+0x200>)
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	3b01      	subs	r3, #1
 800a478:	4a70      	ldr	r2, [pc, #448]	@ (800a63c <xTaskResumeAll+0x200>)
 800a47a:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800a47c:	4b6f      	ldr	r3, [pc, #444]	@ (800a63c <xTaskResumeAll+0x200>)
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	2b00      	cmp	r3, #0
 800a482:	f040 80cf 	bne.w	800a624 <xTaskResumeAll+0x1e8>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a486:	4b6e      	ldr	r3, [pc, #440]	@ (800a640 <xTaskResumeAll+0x204>)
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	f000 80ca 	beq.w	800a624 <xTaskResumeAll+0x1e8>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a490:	e093      	b.n	800a5ba <xTaskResumeAll+0x17e>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800a492:	4b6c      	ldr	r3, [pc, #432]	@ (800a644 <xTaskResumeAll+0x208>)
 800a494:	68db      	ldr	r3, [r3, #12]
 800a496:	68db      	ldr	r3, [r3, #12]
 800a498:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800a49a:	69fb      	ldr	r3, [r7, #28]
 800a49c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a49e:	60fb      	str	r3, [r7, #12]
 800a4a0:	69fb      	ldr	r3, [r7, #28]
 800a4a2:	69db      	ldr	r3, [r3, #28]
 800a4a4:	69fa      	ldr	r2, [r7, #28]
 800a4a6:	6a12      	ldr	r2, [r2, #32]
 800a4a8:	609a      	str	r2, [r3, #8]
 800a4aa:	69fb      	ldr	r3, [r7, #28]
 800a4ac:	6a1b      	ldr	r3, [r3, #32]
 800a4ae:	69fa      	ldr	r2, [r7, #28]
 800a4b0:	69d2      	ldr	r2, [r2, #28]
 800a4b2:	605a      	str	r2, [r3, #4]
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	685a      	ldr	r2, [r3, #4]
 800a4b8:	69fb      	ldr	r3, [r7, #28]
 800a4ba:	3318      	adds	r3, #24
 800a4bc:	429a      	cmp	r2, r3
 800a4be:	d103      	bne.n	800a4c8 <xTaskResumeAll+0x8c>
 800a4c0:	69fb      	ldr	r3, [r7, #28]
 800a4c2:	6a1a      	ldr	r2, [r3, #32]
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	605a      	str	r2, [r3, #4]
 800a4c8:	69fb      	ldr	r3, [r7, #28]
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	629a      	str	r2, [r3, #40]	@ 0x28
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	1e5a      	subs	r2, r3, #1
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800a4d8:	69fb      	ldr	r3, [r7, #28]
 800a4da:	695b      	ldr	r3, [r3, #20]
 800a4dc:	60bb      	str	r3, [r7, #8]
 800a4de:	69fb      	ldr	r3, [r7, #28]
 800a4e0:	689b      	ldr	r3, [r3, #8]
 800a4e2:	69fa      	ldr	r2, [r7, #28]
 800a4e4:	68d2      	ldr	r2, [r2, #12]
 800a4e6:	609a      	str	r2, [r3, #8]
 800a4e8:	69fb      	ldr	r3, [r7, #28]
 800a4ea:	68db      	ldr	r3, [r3, #12]
 800a4ec:	69fa      	ldr	r2, [r7, #28]
 800a4ee:	6892      	ldr	r2, [r2, #8]
 800a4f0:	605a      	str	r2, [r3, #4]
 800a4f2:	68bb      	ldr	r3, [r7, #8]
 800a4f4:	685a      	ldr	r2, [r3, #4]
 800a4f6:	69fb      	ldr	r3, [r7, #28]
 800a4f8:	3304      	adds	r3, #4
 800a4fa:	429a      	cmp	r2, r3
 800a4fc:	d103      	bne.n	800a506 <xTaskResumeAll+0xca>
 800a4fe:	69fb      	ldr	r3, [r7, #28]
 800a500:	68da      	ldr	r2, [r3, #12]
 800a502:	68bb      	ldr	r3, [r7, #8]
 800a504:	605a      	str	r2, [r3, #4]
 800a506:	69fb      	ldr	r3, [r7, #28]
 800a508:	2200      	movs	r2, #0
 800a50a:	615a      	str	r2, [r3, #20]
 800a50c:	68bb      	ldr	r3, [r7, #8]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	1e5a      	subs	r2, r3, #1
 800a512:	68bb      	ldr	r3, [r7, #8]
 800a514:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 800a516:	69fb      	ldr	r3, [r7, #28]
 800a518:	4618      	mov	r0, r3
 800a51a:	f003 fba1 	bl	800dc60 <SEGGER_SYSVIEW_OnTaskStartReady>
 800a51e:	69fb      	ldr	r3, [r7, #28]
 800a520:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a522:	4b49      	ldr	r3, [pc, #292]	@ (800a648 <xTaskResumeAll+0x20c>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	429a      	cmp	r2, r3
 800a528:	d903      	bls.n	800a532 <xTaskResumeAll+0xf6>
 800a52a:	69fb      	ldr	r3, [r7, #28]
 800a52c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a52e:	4a46      	ldr	r2, [pc, #280]	@ (800a648 <xTaskResumeAll+0x20c>)
 800a530:	6013      	str	r3, [r2, #0]
 800a532:	69fb      	ldr	r3, [r7, #28]
 800a534:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a536:	4945      	ldr	r1, [pc, #276]	@ (800a64c <xTaskResumeAll+0x210>)
 800a538:	4613      	mov	r3, r2
 800a53a:	009b      	lsls	r3, r3, #2
 800a53c:	4413      	add	r3, r2
 800a53e:	009b      	lsls	r3, r3, #2
 800a540:	440b      	add	r3, r1
 800a542:	3304      	adds	r3, #4
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	607b      	str	r3, [r7, #4]
 800a548:	69fb      	ldr	r3, [r7, #28]
 800a54a:	687a      	ldr	r2, [r7, #4]
 800a54c:	609a      	str	r2, [r3, #8]
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	689a      	ldr	r2, [r3, #8]
 800a552:	69fb      	ldr	r3, [r7, #28]
 800a554:	60da      	str	r2, [r3, #12]
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	689b      	ldr	r3, [r3, #8]
 800a55a:	69fa      	ldr	r2, [r7, #28]
 800a55c:	3204      	adds	r2, #4
 800a55e:	605a      	str	r2, [r3, #4]
 800a560:	69fb      	ldr	r3, [r7, #28]
 800a562:	1d1a      	adds	r2, r3, #4
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	609a      	str	r2, [r3, #8]
 800a568:	69fb      	ldr	r3, [r7, #28]
 800a56a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a56c:	4613      	mov	r3, r2
 800a56e:	009b      	lsls	r3, r3, #2
 800a570:	4413      	add	r3, r2
 800a572:	009b      	lsls	r3, r3, #2
 800a574:	4a35      	ldr	r2, [pc, #212]	@ (800a64c <xTaskResumeAll+0x210>)
 800a576:	441a      	add	r2, r3
 800a578:	69fb      	ldr	r3, [r7, #28]
 800a57a:	615a      	str	r2, [r3, #20]
 800a57c:	69fb      	ldr	r3, [r7, #28]
 800a57e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a580:	4932      	ldr	r1, [pc, #200]	@ (800a64c <xTaskResumeAll+0x210>)
 800a582:	4613      	mov	r3, r2
 800a584:	009b      	lsls	r3, r3, #2
 800a586:	4413      	add	r3, r2
 800a588:	009b      	lsls	r3, r3, #2
 800a58a:	440b      	add	r3, r1
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	69fa      	ldr	r2, [r7, #28]
 800a590:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a592:	1c59      	adds	r1, r3, #1
 800a594:	482d      	ldr	r0, [pc, #180]	@ (800a64c <xTaskResumeAll+0x210>)
 800a596:	4613      	mov	r3, r2
 800a598:	009b      	lsls	r3, r3, #2
 800a59a:	4413      	add	r3, r2
 800a59c:	009b      	lsls	r3, r3, #2
 800a59e:	4403      	add	r3, r0
 800a5a0:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a5a2:	69fb      	ldr	r3, [r7, #28]
 800a5a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5a6:	4b2a      	ldr	r3, [pc, #168]	@ (800a650 <xTaskResumeAll+0x214>)
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5ac:	429a      	cmp	r2, r3
 800a5ae:	d904      	bls.n	800a5ba <xTaskResumeAll+0x17e>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 800a5b0:	4a28      	ldr	r2, [pc, #160]	@ (800a654 <xTaskResumeAll+0x218>)
 800a5b2:	693b      	ldr	r3, [r7, #16]
 800a5b4:	2101      	movs	r1, #1
 800a5b6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a5ba:	4b22      	ldr	r3, [pc, #136]	@ (800a644 <xTaskResumeAll+0x208>)
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	f47f af67 	bne.w	800a492 <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 800a5c4:	69fb      	ldr	r3, [r7, #28]
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d001      	beq.n	800a5ce <xTaskResumeAll+0x192>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 800a5ca:	f000 fd23 	bl	800b014 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a5ce:	4b22      	ldr	r3, [pc, #136]	@ (800a658 <xTaskResumeAll+0x21c>)
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 800a5d4:	697b      	ldr	r3, [r7, #20]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d012      	beq.n	800a600 <xTaskResumeAll+0x1c4>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 800a5da:	f000 f877 	bl	800a6cc <xTaskIncrementTick>
 800a5de:	4603      	mov	r3, r0
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d004      	beq.n	800a5ee <xTaskResumeAll+0x1b2>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 800a5e4:	4a1b      	ldr	r2, [pc, #108]	@ (800a654 <xTaskResumeAll+0x218>)
 800a5e6:	693b      	ldr	r3, [r7, #16]
 800a5e8:	2101      	movs	r1, #1
 800a5ea:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 800a5ee:	697b      	ldr	r3, [r7, #20]
 800a5f0:	3b01      	subs	r3, #1
 800a5f2:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 800a5f4:	697b      	ldr	r3, [r7, #20]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d1ef      	bne.n	800a5da <xTaskResumeAll+0x19e>

                            xPendedTicks = 0;
 800a5fa:	4b17      	ldr	r3, [pc, #92]	@ (800a658 <xTaskResumeAll+0x21c>)
 800a5fc:	2200      	movs	r2, #0
 800a5fe:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 800a600:	4a14      	ldr	r2, [pc, #80]	@ (800a654 <xTaskResumeAll+0x218>)
 800a602:	693b      	ldr	r3, [r7, #16]
 800a604:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d00b      	beq.n	800a624 <xTaskResumeAll+0x1e8>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 800a60c:	2301      	movs	r3, #1
 800a60e:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 800a610:	4b0f      	ldr	r3, [pc, #60]	@ (800a650 <xTaskResumeAll+0x214>)
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	4b11      	ldr	r3, [pc, #68]	@ (800a65c <xTaskResumeAll+0x220>)
 800a616:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a61a:	601a      	str	r2, [r3, #0]
 800a61c:	f3bf 8f4f 	dsb	sy
 800a620:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800a624:	f001 fed8 	bl	800c3d8 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );
 800a628:	69bb      	ldr	r3, [r7, #24]
 800a62a:	4619      	mov	r1, r3
 800a62c:	20d0      	movs	r0, #208	@ 0xd0
 800a62e:	f003 fa1f 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xAlreadyYielded;
 800a632:	69bb      	ldr	r3, [r7, #24]
}
 800a634:	4618      	mov	r0, r3
 800a636:	3720      	adds	r7, #32
 800a638:	46bd      	mov	sp, r7
 800a63a:	bd80      	pop	{r7, pc}
 800a63c:	200070b4 	.word	0x200070b4
 800a640:	2000708c 	.word	0x2000708c
 800a644:	2000704c 	.word	0x2000704c
 800a648:	20007094 	.word	0x20007094
 800a64c:	20006f40 	.word	0x20006f40
 800a650:	20006f3c 	.word	0x20006f3c
 800a654:	200070a0 	.word	0x200070a0
 800a658:	2000709c 	.word	0x2000709c
 800a65c:	e000ed04 	.word	0xe000ed04

0800a660 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a660:	b580      	push	{r7, lr}
 800a662:	b082      	sub	sp, #8
 800a664:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800a666:	4b06      	ldr	r3, [pc, #24]	@ (800a680 <xTaskGetTickCount+0x20>)
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );
 800a66c:	6879      	ldr	r1, [r7, #4]
 800a66e:	20d1      	movs	r0, #209	@ 0xd1
 800a670:	f003 f9fe 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xTicks;
 800a674:	687b      	ldr	r3, [r7, #4]
}
 800a676:	4618      	mov	r0, r3
 800a678:	3708      	adds	r7, #8
 800a67a:	46bd      	mov	sp, r7
 800a67c:	bd80      	pop	{r7, pc}
 800a67e:	bf00      	nop
 800a680:	20007090 	.word	0x20007090

0800a684 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800a684:	b580      	push	{r7, lr}
 800a686:	b082      	sub	sp, #8
 800a688:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a68a:	f001 ff5f 	bl	800c54c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800a68e:	2300      	movs	r3, #0
 800a690:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 800a692:	4b06      	ldr	r3, [pc, #24]	@ (800a6ac <xTaskGetTickCountFromISR+0x28>)
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xTaskGetTickCountFromISR( xReturn );
 800a698:	6839      	ldr	r1, [r7, #0]
 800a69a:	20d2      	movs	r0, #210	@ 0xd2
 800a69c:	f003 f9e8 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 800a6a0:	683b      	ldr	r3, [r7, #0]
}
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	3708      	adds	r7, #8
 800a6a6:	46bd      	mov	sp, r7
 800a6a8:	bd80      	pop	{r7, pc}
 800a6aa:	bf00      	nop
 800a6ac:	20007090 	.word	0x20007090

0800a6b0 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 800a6b0:	b580      	push	{r7, lr}
 800a6b2:	af00      	add	r7, sp, #0
    traceENTER_uxTaskGetNumberOfTasks();

    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    traceRETURN_uxTaskGetNumberOfTasks( uxCurrentNumberOfTasks );
 800a6b4:	4b04      	ldr	r3, [pc, #16]	@ (800a6c8 <uxTaskGetNumberOfTasks+0x18>)
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	4619      	mov	r1, r3
 800a6ba:	20d3      	movs	r0, #211	@ 0xd3
 800a6bc:	f003 f9d8 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

    return uxCurrentNumberOfTasks;
 800a6c0:	4b01      	ldr	r3, [pc, #4]	@ (800a6c8 <uxTaskGetNumberOfTasks+0x18>)
 800a6c2:	681b      	ldr	r3, [r3, #0]
}
 800a6c4:	4618      	mov	r0, r3
 800a6c6:	bd80      	pop	{r7, pc}
 800a6c8:	2000708c 	.word	0x2000708c

0800a6cc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b08a      	sub	sp, #40	@ 0x28
 800a6d0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800a6d6:	4b88      	ldr	r3, [pc, #544]	@ (800a8f8 <xTaskIncrementTick+0x22c>)
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	f040 80fa 	bne.w	800a8d4 <xTaskIncrementTick+0x208>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a6e0:	4b86      	ldr	r3, [pc, #536]	@ (800a8fc <xTaskIncrementTick+0x230>)
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	3301      	adds	r3, #1
 800a6e6:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800a6e8:	4a84      	ldr	r2, [pc, #528]	@ (800a8fc <xTaskIncrementTick+0x230>)
 800a6ea:	6a3b      	ldr	r3, [r7, #32]
 800a6ec:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 800a6ee:	6a3b      	ldr	r3, [r7, #32]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d121      	bne.n	800a738 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 800a6f4:	4b82      	ldr	r3, [pc, #520]	@ (800a900 <xTaskIncrementTick+0x234>)
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d00b      	beq.n	800a716 <xTaskIncrementTick+0x4a>
    __asm volatile
 800a6fe:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800a702:	f383 8811 	msr	BASEPRI, r3
 800a706:	f3bf 8f6f 	isb	sy
 800a70a:	f3bf 8f4f 	dsb	sy
 800a70e:	607b      	str	r3, [r7, #4]
}
 800a710:	bf00      	nop
 800a712:	bf00      	nop
 800a714:	e7fd      	b.n	800a712 <xTaskIncrementTick+0x46>
 800a716:	4b7a      	ldr	r3, [pc, #488]	@ (800a900 <xTaskIncrementTick+0x234>)
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	61fb      	str	r3, [r7, #28]
 800a71c:	4b79      	ldr	r3, [pc, #484]	@ (800a904 <xTaskIncrementTick+0x238>)
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	4a77      	ldr	r2, [pc, #476]	@ (800a900 <xTaskIncrementTick+0x234>)
 800a722:	6013      	str	r3, [r2, #0]
 800a724:	4a77      	ldr	r2, [pc, #476]	@ (800a904 <xTaskIncrementTick+0x238>)
 800a726:	69fb      	ldr	r3, [r7, #28]
 800a728:	6013      	str	r3, [r2, #0]
 800a72a:	4b77      	ldr	r3, [pc, #476]	@ (800a908 <xTaskIncrementTick+0x23c>)
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	3301      	adds	r3, #1
 800a730:	4a75      	ldr	r2, [pc, #468]	@ (800a908 <xTaskIncrementTick+0x23c>)
 800a732:	6013      	str	r3, [r2, #0]
 800a734:	f000 fc6e 	bl	800b014 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800a738:	4b74      	ldr	r3, [pc, #464]	@ (800a90c <xTaskIncrementTick+0x240>)
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	6a3a      	ldr	r2, [r7, #32]
 800a73e:	429a      	cmp	r2, r3
 800a740:	f0c0 80ad 	bcc.w	800a89e <xTaskIncrementTick+0x1d2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a744:	4b6e      	ldr	r3, [pc, #440]	@ (800a900 <xTaskIncrementTick+0x234>)
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d104      	bne.n	800a758 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 800a74e:	4b6f      	ldr	r3, [pc, #444]	@ (800a90c <xTaskIncrementTick+0x240>)
 800a750:	f04f 32ff 	mov.w	r2, #4294967295
 800a754:	601a      	str	r2, [r3, #0]
                    break;
 800a756:	e0a2      	b.n	800a89e <xTaskIncrementTick+0x1d2>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a758:	4b69      	ldr	r3, [pc, #420]	@ (800a900 <xTaskIncrementTick+0x234>)
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	68db      	ldr	r3, [r3, #12]
 800a75e:	68db      	ldr	r3, [r3, #12]
 800a760:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a762:	69bb      	ldr	r3, [r7, #24]
 800a764:	685b      	ldr	r3, [r3, #4]
 800a766:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 800a768:	6a3a      	ldr	r2, [r7, #32]
 800a76a:	697b      	ldr	r3, [r7, #20]
 800a76c:	429a      	cmp	r2, r3
 800a76e:	d203      	bcs.n	800a778 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800a770:	4a66      	ldr	r2, [pc, #408]	@ (800a90c <xTaskIncrementTick+0x240>)
 800a772:	697b      	ldr	r3, [r7, #20]
 800a774:	6013      	str	r3, [r2, #0]
                        break;
 800a776:	e092      	b.n	800a89e <xTaskIncrementTick+0x1d2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800a778:	69bb      	ldr	r3, [r7, #24]
 800a77a:	695b      	ldr	r3, [r3, #20]
 800a77c:	613b      	str	r3, [r7, #16]
 800a77e:	69bb      	ldr	r3, [r7, #24]
 800a780:	689b      	ldr	r3, [r3, #8]
 800a782:	69ba      	ldr	r2, [r7, #24]
 800a784:	68d2      	ldr	r2, [r2, #12]
 800a786:	609a      	str	r2, [r3, #8]
 800a788:	69bb      	ldr	r3, [r7, #24]
 800a78a:	68db      	ldr	r3, [r3, #12]
 800a78c:	69ba      	ldr	r2, [r7, #24]
 800a78e:	6892      	ldr	r2, [r2, #8]
 800a790:	605a      	str	r2, [r3, #4]
 800a792:	693b      	ldr	r3, [r7, #16]
 800a794:	685a      	ldr	r2, [r3, #4]
 800a796:	69bb      	ldr	r3, [r7, #24]
 800a798:	3304      	adds	r3, #4
 800a79a:	429a      	cmp	r2, r3
 800a79c:	d103      	bne.n	800a7a6 <xTaskIncrementTick+0xda>
 800a79e:	69bb      	ldr	r3, [r7, #24]
 800a7a0:	68da      	ldr	r2, [r3, #12]
 800a7a2:	693b      	ldr	r3, [r7, #16]
 800a7a4:	605a      	str	r2, [r3, #4]
 800a7a6:	69bb      	ldr	r3, [r7, #24]
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	615a      	str	r2, [r3, #20]
 800a7ac:	693b      	ldr	r3, [r7, #16]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	1e5a      	subs	r2, r3, #1
 800a7b2:	693b      	ldr	r3, [r7, #16]
 800a7b4:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a7b6:	69bb      	ldr	r3, [r7, #24]
 800a7b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d01e      	beq.n	800a7fc <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800a7be:	69bb      	ldr	r3, [r7, #24]
 800a7c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7c2:	60fb      	str	r3, [r7, #12]
 800a7c4:	69bb      	ldr	r3, [r7, #24]
 800a7c6:	69db      	ldr	r3, [r3, #28]
 800a7c8:	69ba      	ldr	r2, [r7, #24]
 800a7ca:	6a12      	ldr	r2, [r2, #32]
 800a7cc:	609a      	str	r2, [r3, #8]
 800a7ce:	69bb      	ldr	r3, [r7, #24]
 800a7d0:	6a1b      	ldr	r3, [r3, #32]
 800a7d2:	69ba      	ldr	r2, [r7, #24]
 800a7d4:	69d2      	ldr	r2, [r2, #28]
 800a7d6:	605a      	str	r2, [r3, #4]
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	685a      	ldr	r2, [r3, #4]
 800a7dc:	69bb      	ldr	r3, [r7, #24]
 800a7de:	3318      	adds	r3, #24
 800a7e0:	429a      	cmp	r2, r3
 800a7e2:	d103      	bne.n	800a7ec <xTaskIncrementTick+0x120>
 800a7e4:	69bb      	ldr	r3, [r7, #24]
 800a7e6:	6a1a      	ldr	r2, [r3, #32]
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	605a      	str	r2, [r3, #4]
 800a7ec:	69bb      	ldr	r3, [r7, #24]
 800a7ee:	2200      	movs	r2, #0
 800a7f0:	629a      	str	r2, [r3, #40]	@ 0x28
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	1e5a      	subs	r2, r3, #1
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800a7fc:	69bb      	ldr	r3, [r7, #24]
 800a7fe:	4618      	mov	r0, r3
 800a800:	f003 fa2e 	bl	800dc60 <SEGGER_SYSVIEW_OnTaskStartReady>
 800a804:	69bb      	ldr	r3, [r7, #24]
 800a806:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a808:	4b41      	ldr	r3, [pc, #260]	@ (800a910 <xTaskIncrementTick+0x244>)
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	429a      	cmp	r2, r3
 800a80e:	d903      	bls.n	800a818 <xTaskIncrementTick+0x14c>
 800a810:	69bb      	ldr	r3, [r7, #24]
 800a812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a814:	4a3e      	ldr	r2, [pc, #248]	@ (800a910 <xTaskIncrementTick+0x244>)
 800a816:	6013      	str	r3, [r2, #0]
 800a818:	69bb      	ldr	r3, [r7, #24]
 800a81a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a81c:	493d      	ldr	r1, [pc, #244]	@ (800a914 <xTaskIncrementTick+0x248>)
 800a81e:	4613      	mov	r3, r2
 800a820:	009b      	lsls	r3, r3, #2
 800a822:	4413      	add	r3, r2
 800a824:	009b      	lsls	r3, r3, #2
 800a826:	440b      	add	r3, r1
 800a828:	3304      	adds	r3, #4
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	60bb      	str	r3, [r7, #8]
 800a82e:	69bb      	ldr	r3, [r7, #24]
 800a830:	68ba      	ldr	r2, [r7, #8]
 800a832:	609a      	str	r2, [r3, #8]
 800a834:	68bb      	ldr	r3, [r7, #8]
 800a836:	689a      	ldr	r2, [r3, #8]
 800a838:	69bb      	ldr	r3, [r7, #24]
 800a83a:	60da      	str	r2, [r3, #12]
 800a83c:	68bb      	ldr	r3, [r7, #8]
 800a83e:	689b      	ldr	r3, [r3, #8]
 800a840:	69ba      	ldr	r2, [r7, #24]
 800a842:	3204      	adds	r2, #4
 800a844:	605a      	str	r2, [r3, #4]
 800a846:	69bb      	ldr	r3, [r7, #24]
 800a848:	1d1a      	adds	r2, r3, #4
 800a84a:	68bb      	ldr	r3, [r7, #8]
 800a84c:	609a      	str	r2, [r3, #8]
 800a84e:	69bb      	ldr	r3, [r7, #24]
 800a850:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a852:	4613      	mov	r3, r2
 800a854:	009b      	lsls	r3, r3, #2
 800a856:	4413      	add	r3, r2
 800a858:	009b      	lsls	r3, r3, #2
 800a85a:	4a2e      	ldr	r2, [pc, #184]	@ (800a914 <xTaskIncrementTick+0x248>)
 800a85c:	441a      	add	r2, r3
 800a85e:	69bb      	ldr	r3, [r7, #24]
 800a860:	615a      	str	r2, [r3, #20]
 800a862:	69bb      	ldr	r3, [r7, #24]
 800a864:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a866:	492b      	ldr	r1, [pc, #172]	@ (800a914 <xTaskIncrementTick+0x248>)
 800a868:	4613      	mov	r3, r2
 800a86a:	009b      	lsls	r3, r3, #2
 800a86c:	4413      	add	r3, r2
 800a86e:	009b      	lsls	r3, r3, #2
 800a870:	440b      	add	r3, r1
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	69ba      	ldr	r2, [r7, #24]
 800a876:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a878:	1c59      	adds	r1, r3, #1
 800a87a:	4826      	ldr	r0, [pc, #152]	@ (800a914 <xTaskIncrementTick+0x248>)
 800a87c:	4613      	mov	r3, r2
 800a87e:	009b      	lsls	r3, r3, #2
 800a880:	4413      	add	r3, r2
 800a882:	009b      	lsls	r3, r3, #2
 800a884:	4403      	add	r3, r0
 800a886:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a888:	69bb      	ldr	r3, [r7, #24]
 800a88a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a88c:	4b22      	ldr	r3, [pc, #136]	@ (800a918 <xTaskIncrementTick+0x24c>)
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a892:	429a      	cmp	r2, r3
 800a894:	f67f af56 	bls.w	800a744 <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 800a898:	2301      	movs	r3, #1
 800a89a:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a89c:	e752      	b.n	800a744 <xTaskIncrementTick+0x78>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 800a89e:	4b1e      	ldr	r3, [pc, #120]	@ (800a918 <xTaskIncrementTick+0x24c>)
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8a4:	491b      	ldr	r1, [pc, #108]	@ (800a914 <xTaskIncrementTick+0x248>)
 800a8a6:	4613      	mov	r3, r2
 800a8a8:	009b      	lsls	r3, r3, #2
 800a8aa:	4413      	add	r3, r2
 800a8ac:	009b      	lsls	r3, r3, #2
 800a8ae:	440b      	add	r3, r1
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	2b01      	cmp	r3, #1
 800a8b4:	d901      	bls.n	800a8ba <xTaskIncrementTick+0x1ee>
                {
                    xSwitchRequired = pdTRUE;
 800a8b6:	2301      	movs	r3, #1
 800a8b8:	627b      	str	r3, [r7, #36]	@ 0x24

        #if ( configUSE_TICK_HOOK == 1 )
        {
            /* Guard against the tick hook being called when the pended tick
             * count is being unwound (when the scheduler is being unlocked). */
            if( xPendedTicks == ( TickType_t ) 0 )
 800a8ba:	4b18      	ldr	r3, [pc, #96]	@ (800a91c <xTaskIncrementTick+0x250>)
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d101      	bne.n	800a8c6 <xTaskIncrementTick+0x1fa>
            {
                vApplicationTickHook();
 800a8c2:	f7f6 fe57 	bl	8001574 <vApplicationTickHook>
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 800a8c6:	4b16      	ldr	r3, [pc, #88]	@ (800a920 <xTaskIncrementTick+0x254>)
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d009      	beq.n	800a8e2 <xTaskIncrementTick+0x216>
                {
                    xSwitchRequired = pdTRUE;
 800a8ce:	2301      	movs	r3, #1
 800a8d0:	627b      	str	r3, [r7, #36]	@ 0x24
 800a8d2:	e006      	b.n	800a8e2 <xTaskIncrementTick+0x216>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 800a8d4:	4b11      	ldr	r3, [pc, #68]	@ (800a91c <xTaskIncrementTick+0x250>)
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	3301      	adds	r3, #1
 800a8da:	4a10      	ldr	r2, [pc, #64]	@ (800a91c <xTaskIncrementTick+0x250>)
 800a8dc:	6013      	str	r3, [r2, #0]

        /* The tick hook gets called at regular intervals, even if the
         * scheduler is locked. */
        #if ( configUSE_TICK_HOOK == 1 )
        {
            vApplicationTickHook();
 800a8de:	f7f6 fe49 	bl	8001574 <vApplicationTickHook>
        }
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );
 800a8e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8e4:	4619      	mov	r1, r3
 800a8e6:	20db      	movs	r0, #219	@ 0xdb
 800a8e8:	f003 f8c2 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xSwitchRequired;
 800a8ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	3728      	adds	r7, #40	@ 0x28
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	bd80      	pop	{r7, pc}
 800a8f6:	bf00      	nop
 800a8f8:	200070b4 	.word	0x200070b4
 800a8fc:	20007090 	.word	0x20007090
 800a900:	20007044 	.word	0x20007044
 800a904:	20007048 	.word	0x20007048
 800a908:	200070a4 	.word	0x200070a4
 800a90c:	200070ac 	.word	0x200070ac
 800a910:	20007094 	.word	0x20007094
 800a914:	20006f40 	.word	0x20006f40
 800a918:	20006f3c 	.word	0x20006f3c
 800a91c:	2000709c 	.word	0x2000709c
 800a920:	200070a0 	.word	0x200070a0

0800a924 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 800a924:	b580      	push	{r7, lr}
 800a926:	b086      	sub	sp, #24
 800a928:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 800a92a:	4b45      	ldr	r3, [pc, #276]	@ (800aa40 <vTaskSwitchContext+0x11c>)
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d003      	beq.n	800a93a <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 800a932:	4b44      	ldr	r3, [pc, #272]	@ (800aa44 <vTaskSwitchContext+0x120>)
 800a934:	2201      	movs	r2, #1
 800a936:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 800a938:	e07e      	b.n	800aa38 <vTaskSwitchContext+0x114>
            xYieldPendings[ 0 ] = pdFALSE;
 800a93a:	4b42      	ldr	r3, [pc, #264]	@ (800aa44 <vTaskSwitchContext+0x120>)
 800a93c:	2200      	movs	r2, #0
 800a93e:	601a      	str	r2, [r3, #0]
            taskCHECK_FOR_STACK_OVERFLOW();
 800a940:	4b41      	ldr	r3, [pc, #260]	@ (800aa48 <vTaskSwitchContext+0x124>)
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a946:	613b      	str	r3, [r7, #16]
 800a948:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 800a94c:	60fb      	str	r3, [r7, #12]
 800a94e:	693b      	ldr	r3, [r7, #16]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	68fa      	ldr	r2, [r7, #12]
 800a954:	429a      	cmp	r2, r3
 800a956:	d111      	bne.n	800a97c <vTaskSwitchContext+0x58>
 800a958:	693b      	ldr	r3, [r7, #16]
 800a95a:	3304      	adds	r3, #4
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	68fa      	ldr	r2, [r7, #12]
 800a960:	429a      	cmp	r2, r3
 800a962:	d10b      	bne.n	800a97c <vTaskSwitchContext+0x58>
 800a964:	693b      	ldr	r3, [r7, #16]
 800a966:	3308      	adds	r3, #8
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	68fa      	ldr	r2, [r7, #12]
 800a96c:	429a      	cmp	r2, r3
 800a96e:	d105      	bne.n	800a97c <vTaskSwitchContext+0x58>
 800a970:	693b      	ldr	r3, [r7, #16]
 800a972:	330c      	adds	r3, #12
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	68fa      	ldr	r2, [r7, #12]
 800a978:	429a      	cmp	r2, r3
 800a97a:	d009      	beq.n	800a990 <vTaskSwitchContext+0x6c>
 800a97c:	4b32      	ldr	r3, [pc, #200]	@ (800aa48 <vTaskSwitchContext+0x124>)
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	3334      	adds	r3, #52	@ 0x34
 800a982:	60bb      	str	r3, [r7, #8]
 800a984:	4b30      	ldr	r3, [pc, #192]	@ (800aa48 <vTaskSwitchContext+0x124>)
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	68b9      	ldr	r1, [r7, #8]
 800a98a:	4618      	mov	r0, r3
 800a98c:	f7f6 fdd5 	bl	800153a <vApplicationStackOverflowHook>
            taskSELECT_HIGHEST_PRIORITY_TASK();
 800a990:	4b2e      	ldr	r3, [pc, #184]	@ (800aa4c <vTaskSwitchContext+0x128>)
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	617b      	str	r3, [r7, #20]
 800a996:	e011      	b.n	800a9bc <vTaskSwitchContext+0x98>
 800a998:	697b      	ldr	r3, [r7, #20]
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d10b      	bne.n	800a9b6 <vTaskSwitchContext+0x92>
    __asm volatile
 800a99e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800a9a2:	f383 8811 	msr	BASEPRI, r3
 800a9a6:	f3bf 8f6f 	isb	sy
 800a9aa:	f3bf 8f4f 	dsb	sy
 800a9ae:	603b      	str	r3, [r7, #0]
}
 800a9b0:	bf00      	nop
 800a9b2:	bf00      	nop
 800a9b4:	e7fd      	b.n	800a9b2 <vTaskSwitchContext+0x8e>
 800a9b6:	697b      	ldr	r3, [r7, #20]
 800a9b8:	3b01      	subs	r3, #1
 800a9ba:	617b      	str	r3, [r7, #20]
 800a9bc:	4924      	ldr	r1, [pc, #144]	@ (800aa50 <vTaskSwitchContext+0x12c>)
 800a9be:	697a      	ldr	r2, [r7, #20]
 800a9c0:	4613      	mov	r3, r2
 800a9c2:	009b      	lsls	r3, r3, #2
 800a9c4:	4413      	add	r3, r2
 800a9c6:	009b      	lsls	r3, r3, #2
 800a9c8:	440b      	add	r3, r1
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d0e3      	beq.n	800a998 <vTaskSwitchContext+0x74>
 800a9d0:	697a      	ldr	r2, [r7, #20]
 800a9d2:	4613      	mov	r3, r2
 800a9d4:	009b      	lsls	r3, r3, #2
 800a9d6:	4413      	add	r3, r2
 800a9d8:	009b      	lsls	r3, r3, #2
 800a9da:	4a1d      	ldr	r2, [pc, #116]	@ (800aa50 <vTaskSwitchContext+0x12c>)
 800a9dc:	4413      	add	r3, r2
 800a9de:	607b      	str	r3, [r7, #4]
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	685b      	ldr	r3, [r3, #4]
 800a9e4:	685a      	ldr	r2, [r3, #4]
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	605a      	str	r2, [r3, #4]
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	685a      	ldr	r2, [r3, #4]
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	3308      	adds	r3, #8
 800a9f2:	429a      	cmp	r2, r3
 800a9f4:	d103      	bne.n	800a9fe <vTaskSwitchContext+0xda>
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	68da      	ldr	r2, [r3, #12]
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	605a      	str	r2, [r3, #4]
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	685b      	ldr	r3, [r3, #4]
 800aa02:	68db      	ldr	r3, [r3, #12]
 800aa04:	4a10      	ldr	r2, [pc, #64]	@ (800aa48 <vTaskSwitchContext+0x124>)
 800aa06:	6013      	str	r3, [r2, #0]
 800aa08:	4a10      	ldr	r2, [pc, #64]	@ (800aa4c <vTaskSwitchContext+0x128>)
 800aa0a:	697b      	ldr	r3, [r7, #20]
 800aa0c:	6013      	str	r3, [r2, #0]
            traceTASK_SWITCHED_IN();
 800aa0e:	4b11      	ldr	r3, [pc, #68]	@ (800aa54 <vTaskSwitchContext+0x130>)
 800aa10:	681a      	ldr	r2, [r3, #0]
 800aa12:	4b0d      	ldr	r3, [pc, #52]	@ (800aa48 <vTaskSwitchContext+0x124>)
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	429a      	cmp	r2, r3
 800aa18:	d102      	bne.n	800aa20 <vTaskSwitchContext+0xfc>
 800aa1a:	f003 f881 	bl	800db20 <SEGGER_SYSVIEW_OnIdle>
 800aa1e:	e004      	b.n	800aa2a <vTaskSwitchContext+0x106>
 800aa20:	4b09      	ldr	r3, [pc, #36]	@ (800aa48 <vTaskSwitchContext+0x124>)
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	4618      	mov	r0, r3
 800aa26:	f003 f8d9 	bl	800dbdc <SEGGER_SYSVIEW_OnTaskStartExec>
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 800aa2a:	4b07      	ldr	r3, [pc, #28]	@ (800aa48 <vTaskSwitchContext+0x124>)
 800aa2c:	681b      	ldr	r3, [r3, #0]
                configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 800aa2e:	4b06      	ldr	r3, [pc, #24]	@ (800aa48 <vTaskSwitchContext+0x124>)
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	335c      	adds	r3, #92	@ 0x5c
 800aa34:	4a08      	ldr	r2, [pc, #32]	@ (800aa58 <vTaskSwitchContext+0x134>)
 800aa36:	6013      	str	r3, [r2, #0]
    }
 800aa38:	bf00      	nop
 800aa3a:	3718      	adds	r7, #24
 800aa3c:	46bd      	mov	sp, r7
 800aa3e:	bd80      	pop	{r7, pc}
 800aa40:	200070b4 	.word	0x200070b4
 800aa44:	200070a0 	.word	0x200070a0
 800aa48:	20006f3c 	.word	0x20006f3c
 800aa4c:	20007094 	.word	0x20007094
 800aa50:	20006f40 	.word	0x20006f40
 800aa54:	200070b0 	.word	0x200070b0
 800aa58:	200001d8 	.word	0x200001d8

0800aa5c <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 800aa5c:	b580      	push	{r7, lr}
 800aa5e:	b084      	sub	sp, #16
 800aa60:	af00      	add	r7, sp, #0
 800aa62:	6078      	str	r0, [r7, #4]
 800aa64:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d10b      	bne.n	800aa84 <vTaskPlaceOnEventList+0x28>
    __asm volatile
 800aa6c:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800aa70:	f383 8811 	msr	BASEPRI, r3
 800aa74:	f3bf 8f6f 	isb	sy
 800aa78:	f3bf 8f4f 	dsb	sy
 800aa7c:	60fb      	str	r3, [r7, #12]
}
 800aa7e:	bf00      	nop
 800aa80:	bf00      	nop
 800aa82:	e7fd      	b.n	800aa80 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800aa84:	4b08      	ldr	r3, [pc, #32]	@ (800aaa8 <vTaskPlaceOnEventList+0x4c>)
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	3318      	adds	r3, #24
 800aa8a:	4619      	mov	r1, r3
 800aa8c:	6878      	ldr	r0, [r7, #4]
 800aa8e:	f7fe f8d2 	bl	8008c36 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800aa92:	2101      	movs	r1, #1
 800aa94:	6838      	ldr	r0, [r7, #0]
 800aa96:	f000 fd0f 	bl	800b4b8 <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
 800aa9a:	20e1      	movs	r0, #225	@ 0xe1
 800aa9c:	f002 ffac 	bl	800d9f8 <SEGGER_SYSVIEW_RecordEndCall>
}
 800aaa0:	bf00      	nop
 800aaa2:	3710      	adds	r7, #16
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	bd80      	pop	{r7, pc}
 800aaa8:	20006f3c 	.word	0x20006f3c

0800aaac <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 800aaac:	b580      	push	{r7, lr}
 800aaae:	b086      	sub	sp, #24
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	60f8      	str	r0, [r7, #12]
 800aab4:	60b9      	str	r1, [r7, #8]
 800aab6:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d10b      	bne.n	800aad6 <vTaskPlaceOnEventListRestricted+0x2a>
    __asm volatile
 800aabe:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800aac2:	f383 8811 	msr	BASEPRI, r3
 800aac6:	f3bf 8f6f 	isb	sy
 800aaca:	f3bf 8f4f 	dsb	sy
 800aace:	613b      	str	r3, [r7, #16]
}
 800aad0:	bf00      	nop
 800aad2:	bf00      	nop
 800aad4:	e7fd      	b.n	800aad2 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	685b      	ldr	r3, [r3, #4]
 800aada:	617b      	str	r3, [r7, #20]
 800aadc:	4b17      	ldr	r3, [pc, #92]	@ (800ab3c <vTaskPlaceOnEventListRestricted+0x90>)
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	697a      	ldr	r2, [r7, #20]
 800aae2:	61da      	str	r2, [r3, #28]
 800aae4:	4b15      	ldr	r3, [pc, #84]	@ (800ab3c <vTaskPlaceOnEventListRestricted+0x90>)
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	697a      	ldr	r2, [r7, #20]
 800aaea:	6892      	ldr	r2, [r2, #8]
 800aaec:	621a      	str	r2, [r3, #32]
 800aaee:	4b13      	ldr	r3, [pc, #76]	@ (800ab3c <vTaskPlaceOnEventListRestricted+0x90>)
 800aaf0:	681a      	ldr	r2, [r3, #0]
 800aaf2:	697b      	ldr	r3, [r7, #20]
 800aaf4:	689b      	ldr	r3, [r3, #8]
 800aaf6:	3218      	adds	r2, #24
 800aaf8:	605a      	str	r2, [r3, #4]
 800aafa:	4b10      	ldr	r3, [pc, #64]	@ (800ab3c <vTaskPlaceOnEventListRestricted+0x90>)
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	f103 0218 	add.w	r2, r3, #24
 800ab02:	697b      	ldr	r3, [r7, #20]
 800ab04:	609a      	str	r2, [r3, #8]
 800ab06:	4b0d      	ldr	r3, [pc, #52]	@ (800ab3c <vTaskPlaceOnEventListRestricted+0x90>)
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	68fa      	ldr	r2, [r7, #12]
 800ab0c:	629a      	str	r2, [r3, #40]	@ 0x28
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	1c5a      	adds	r2, r3, #1
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d002      	beq.n	800ab24 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 800ab1e:	f04f 33ff 	mov.w	r3, #4294967295
 800ab22:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ab24:	6879      	ldr	r1, [r7, #4]
 800ab26:	68b8      	ldr	r0, [r7, #8]
 800ab28:	f000 fcc6 	bl	800b4b8 <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
 800ab2c:	20e3      	movs	r0, #227	@ 0xe3
 800ab2e:	f002 ff63 	bl	800d9f8 <SEGGER_SYSVIEW_RecordEndCall>
    }
 800ab32:	bf00      	nop
 800ab34:	3718      	adds	r7, #24
 800ab36:	46bd      	mov	sp, r7
 800ab38:	bd80      	pop	{r7, pc}
 800ab3a:	bf00      	nop
 800ab3c:	20006f3c 	.word	0x20006f3c

0800ab40 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ab40:	b580      	push	{r7, lr}
 800ab42:	b08a      	sub	sp, #40	@ 0x28
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	68db      	ldr	r3, [r3, #12]
 800ab4c:	68db      	ldr	r3, [r3, #12]
 800ab4e:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 800ab50:	6a3b      	ldr	r3, [r7, #32]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d10b      	bne.n	800ab6e <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 800ab56:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800ab5a:	f383 8811 	msr	BASEPRI, r3
 800ab5e:	f3bf 8f6f 	isb	sy
 800ab62:	f3bf 8f4f 	dsb	sy
 800ab66:	60fb      	str	r3, [r7, #12]
}
 800ab68:	bf00      	nop
 800ab6a:	bf00      	nop
 800ab6c:	e7fd      	b.n	800ab6a <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800ab6e:	6a3b      	ldr	r3, [r7, #32]
 800ab70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab72:	61fb      	str	r3, [r7, #28]
 800ab74:	6a3b      	ldr	r3, [r7, #32]
 800ab76:	69db      	ldr	r3, [r3, #28]
 800ab78:	6a3a      	ldr	r2, [r7, #32]
 800ab7a:	6a12      	ldr	r2, [r2, #32]
 800ab7c:	609a      	str	r2, [r3, #8]
 800ab7e:	6a3b      	ldr	r3, [r7, #32]
 800ab80:	6a1b      	ldr	r3, [r3, #32]
 800ab82:	6a3a      	ldr	r2, [r7, #32]
 800ab84:	69d2      	ldr	r2, [r2, #28]
 800ab86:	605a      	str	r2, [r3, #4]
 800ab88:	69fb      	ldr	r3, [r7, #28]
 800ab8a:	685a      	ldr	r2, [r3, #4]
 800ab8c:	6a3b      	ldr	r3, [r7, #32]
 800ab8e:	3318      	adds	r3, #24
 800ab90:	429a      	cmp	r2, r3
 800ab92:	d103      	bne.n	800ab9c <xTaskRemoveFromEventList+0x5c>
 800ab94:	6a3b      	ldr	r3, [r7, #32]
 800ab96:	6a1a      	ldr	r2, [r3, #32]
 800ab98:	69fb      	ldr	r3, [r7, #28]
 800ab9a:	605a      	str	r2, [r3, #4]
 800ab9c:	6a3b      	ldr	r3, [r7, #32]
 800ab9e:	2200      	movs	r2, #0
 800aba0:	629a      	str	r2, [r3, #40]	@ 0x28
 800aba2:	69fb      	ldr	r3, [r7, #28]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	1e5a      	subs	r2, r3, #1
 800aba8:	69fb      	ldr	r3, [r7, #28]
 800abaa:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800abac:	4b4f      	ldr	r3, [pc, #316]	@ (800acec <xTaskRemoveFromEventList+0x1ac>)
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d165      	bne.n	800ac80 <xTaskRemoveFromEventList+0x140>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 800abb4:	6a3b      	ldr	r3, [r7, #32]
 800abb6:	695b      	ldr	r3, [r3, #20]
 800abb8:	617b      	str	r3, [r7, #20]
 800abba:	6a3b      	ldr	r3, [r7, #32]
 800abbc:	689b      	ldr	r3, [r3, #8]
 800abbe:	6a3a      	ldr	r2, [r7, #32]
 800abc0:	68d2      	ldr	r2, [r2, #12]
 800abc2:	609a      	str	r2, [r3, #8]
 800abc4:	6a3b      	ldr	r3, [r7, #32]
 800abc6:	68db      	ldr	r3, [r3, #12]
 800abc8:	6a3a      	ldr	r2, [r7, #32]
 800abca:	6892      	ldr	r2, [r2, #8]
 800abcc:	605a      	str	r2, [r3, #4]
 800abce:	697b      	ldr	r3, [r7, #20]
 800abd0:	685a      	ldr	r2, [r3, #4]
 800abd2:	6a3b      	ldr	r3, [r7, #32]
 800abd4:	3304      	adds	r3, #4
 800abd6:	429a      	cmp	r2, r3
 800abd8:	d103      	bne.n	800abe2 <xTaskRemoveFromEventList+0xa2>
 800abda:	6a3b      	ldr	r3, [r7, #32]
 800abdc:	68da      	ldr	r2, [r3, #12]
 800abde:	697b      	ldr	r3, [r7, #20]
 800abe0:	605a      	str	r2, [r3, #4]
 800abe2:	6a3b      	ldr	r3, [r7, #32]
 800abe4:	2200      	movs	r2, #0
 800abe6:	615a      	str	r2, [r3, #20]
 800abe8:	697b      	ldr	r3, [r7, #20]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	1e5a      	subs	r2, r3, #1
 800abee:	697b      	ldr	r3, [r7, #20]
 800abf0:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800abf2:	6a3b      	ldr	r3, [r7, #32]
 800abf4:	4618      	mov	r0, r3
 800abf6:	f003 f833 	bl	800dc60 <SEGGER_SYSVIEW_OnTaskStartReady>
 800abfa:	6a3b      	ldr	r3, [r7, #32]
 800abfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abfe:	4b3c      	ldr	r3, [pc, #240]	@ (800acf0 <xTaskRemoveFromEventList+0x1b0>)
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	429a      	cmp	r2, r3
 800ac04:	d903      	bls.n	800ac0e <xTaskRemoveFromEventList+0xce>
 800ac06:	6a3b      	ldr	r3, [r7, #32]
 800ac08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac0a:	4a39      	ldr	r2, [pc, #228]	@ (800acf0 <xTaskRemoveFromEventList+0x1b0>)
 800ac0c:	6013      	str	r3, [r2, #0]
 800ac0e:	6a3b      	ldr	r3, [r7, #32]
 800ac10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac12:	4938      	ldr	r1, [pc, #224]	@ (800acf4 <xTaskRemoveFromEventList+0x1b4>)
 800ac14:	4613      	mov	r3, r2
 800ac16:	009b      	lsls	r3, r3, #2
 800ac18:	4413      	add	r3, r2
 800ac1a:	009b      	lsls	r3, r3, #2
 800ac1c:	440b      	add	r3, r1
 800ac1e:	3304      	adds	r3, #4
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	613b      	str	r3, [r7, #16]
 800ac24:	6a3b      	ldr	r3, [r7, #32]
 800ac26:	693a      	ldr	r2, [r7, #16]
 800ac28:	609a      	str	r2, [r3, #8]
 800ac2a:	693b      	ldr	r3, [r7, #16]
 800ac2c:	689a      	ldr	r2, [r3, #8]
 800ac2e:	6a3b      	ldr	r3, [r7, #32]
 800ac30:	60da      	str	r2, [r3, #12]
 800ac32:	693b      	ldr	r3, [r7, #16]
 800ac34:	689b      	ldr	r3, [r3, #8]
 800ac36:	6a3a      	ldr	r2, [r7, #32]
 800ac38:	3204      	adds	r2, #4
 800ac3a:	605a      	str	r2, [r3, #4]
 800ac3c:	6a3b      	ldr	r3, [r7, #32]
 800ac3e:	1d1a      	adds	r2, r3, #4
 800ac40:	693b      	ldr	r3, [r7, #16]
 800ac42:	609a      	str	r2, [r3, #8]
 800ac44:	6a3b      	ldr	r3, [r7, #32]
 800ac46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac48:	4613      	mov	r3, r2
 800ac4a:	009b      	lsls	r3, r3, #2
 800ac4c:	4413      	add	r3, r2
 800ac4e:	009b      	lsls	r3, r3, #2
 800ac50:	4a28      	ldr	r2, [pc, #160]	@ (800acf4 <xTaskRemoveFromEventList+0x1b4>)
 800ac52:	441a      	add	r2, r3
 800ac54:	6a3b      	ldr	r3, [r7, #32]
 800ac56:	615a      	str	r2, [r3, #20]
 800ac58:	6a3b      	ldr	r3, [r7, #32]
 800ac5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac5c:	4925      	ldr	r1, [pc, #148]	@ (800acf4 <xTaskRemoveFromEventList+0x1b4>)
 800ac5e:	4613      	mov	r3, r2
 800ac60:	009b      	lsls	r3, r3, #2
 800ac62:	4413      	add	r3, r2
 800ac64:	009b      	lsls	r3, r3, #2
 800ac66:	440b      	add	r3, r1
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	6a3a      	ldr	r2, [r7, #32]
 800ac6c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800ac6e:	1c59      	adds	r1, r3, #1
 800ac70:	4820      	ldr	r0, [pc, #128]	@ (800acf4 <xTaskRemoveFromEventList+0x1b4>)
 800ac72:	4613      	mov	r3, r2
 800ac74:	009b      	lsls	r3, r3, #2
 800ac76:	4413      	add	r3, r2
 800ac78:	009b      	lsls	r3, r3, #2
 800ac7a:	4403      	add	r3, r0
 800ac7c:	6019      	str	r1, [r3, #0]
 800ac7e:	e01b      	b.n	800acb8 <xTaskRemoveFromEventList+0x178>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ac80:	4b1d      	ldr	r3, [pc, #116]	@ (800acf8 <xTaskRemoveFromEventList+0x1b8>)
 800ac82:	685b      	ldr	r3, [r3, #4]
 800ac84:	61bb      	str	r3, [r7, #24]
 800ac86:	6a3b      	ldr	r3, [r7, #32]
 800ac88:	69ba      	ldr	r2, [r7, #24]
 800ac8a:	61da      	str	r2, [r3, #28]
 800ac8c:	69bb      	ldr	r3, [r7, #24]
 800ac8e:	689a      	ldr	r2, [r3, #8]
 800ac90:	6a3b      	ldr	r3, [r7, #32]
 800ac92:	621a      	str	r2, [r3, #32]
 800ac94:	69bb      	ldr	r3, [r7, #24]
 800ac96:	689b      	ldr	r3, [r3, #8]
 800ac98:	6a3a      	ldr	r2, [r7, #32]
 800ac9a:	3218      	adds	r2, #24
 800ac9c:	605a      	str	r2, [r3, #4]
 800ac9e:	6a3b      	ldr	r3, [r7, #32]
 800aca0:	f103 0218 	add.w	r2, r3, #24
 800aca4:	69bb      	ldr	r3, [r7, #24]
 800aca6:	609a      	str	r2, [r3, #8]
 800aca8:	6a3b      	ldr	r3, [r7, #32]
 800acaa:	4a13      	ldr	r2, [pc, #76]	@ (800acf8 <xTaskRemoveFromEventList+0x1b8>)
 800acac:	629a      	str	r2, [r3, #40]	@ 0x28
 800acae:	4b12      	ldr	r3, [pc, #72]	@ (800acf8 <xTaskRemoveFromEventList+0x1b8>)
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	3301      	adds	r3, #1
 800acb4:	4a10      	ldr	r2, [pc, #64]	@ (800acf8 <xTaskRemoveFromEventList+0x1b8>)
 800acb6:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800acb8:	6a3b      	ldr	r3, [r7, #32]
 800acba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acbc:	4b0f      	ldr	r3, [pc, #60]	@ (800acfc <xTaskRemoveFromEventList+0x1bc>)
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acc2:	429a      	cmp	r2, r3
 800acc4:	d905      	bls.n	800acd2 <xTaskRemoveFromEventList+0x192>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 800acc6:	2301      	movs	r3, #1
 800acc8:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 800acca:	4b0d      	ldr	r3, [pc, #52]	@ (800ad00 <xTaskRemoveFromEventList+0x1c0>)
 800accc:	2201      	movs	r2, #1
 800acce:	601a      	str	r2, [r3, #0]
 800acd0:	e001      	b.n	800acd6 <xTaskRemoveFromEventList+0x196>
        }
        else
        {
            xReturn = pdFALSE;
 800acd2:	2300      	movs	r3, #0
 800acd4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
 800acd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acd8:	4619      	mov	r1, r3
 800acda:	20e4      	movs	r0, #228	@ 0xe4
 800acdc:	f002 fec8 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>
    return xReturn;
 800ace0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ace2:	4618      	mov	r0, r3
 800ace4:	3728      	adds	r7, #40	@ 0x28
 800ace6:	46bd      	mov	sp, r7
 800ace8:	bd80      	pop	{r7, pc}
 800acea:	bf00      	nop
 800acec:	200070b4 	.word	0x200070b4
 800acf0:	20007094 	.word	0x20007094
 800acf4:	20006f40 	.word	0x20006f40
 800acf8:	2000704c 	.word	0x2000704c
 800acfc:	20006f3c 	.word	0x20006f3c
 800ad00:	200070a0 	.word	0x200070a0

0800ad04 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ad04:	b580      	push	{r7, lr}
 800ad06:	b082      	sub	sp, #8
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ad0c:	4b07      	ldr	r3, [pc, #28]	@ (800ad2c <vTaskInternalSetTimeOutState+0x28>)
 800ad0e:	681a      	ldr	r2, [r3, #0]
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800ad14:	4b06      	ldr	r3, [pc, #24]	@ (800ad30 <vTaskInternalSetTimeOutState+0x2c>)
 800ad16:	681a      	ldr	r2, [r3, #0]
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
 800ad1c:	20e7      	movs	r0, #231	@ 0xe7
 800ad1e:	f002 fe6b 	bl	800d9f8 <SEGGER_SYSVIEW_RecordEndCall>
}
 800ad22:	bf00      	nop
 800ad24:	3708      	adds	r7, #8
 800ad26:	46bd      	mov	sp, r7
 800ad28:	bd80      	pop	{r7, pc}
 800ad2a:	bf00      	nop
 800ad2c:	200070a4 	.word	0x200070a4
 800ad30:	20007090 	.word	0x20007090

0800ad34 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 800ad34:	b580      	push	{r7, lr}
 800ad36:	b088      	sub	sp, #32
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	6078      	str	r0, [r7, #4]
 800ad3c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d10b      	bne.n	800ad5c <xTaskCheckForTimeOut+0x28>
    __asm volatile
 800ad44:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800ad48:	f383 8811 	msr	BASEPRI, r3
 800ad4c:	f3bf 8f6f 	isb	sy
 800ad50:	f3bf 8f4f 	dsb	sy
 800ad54:	613b      	str	r3, [r7, #16]
}
 800ad56:	bf00      	nop
 800ad58:	bf00      	nop
 800ad5a:	e7fd      	b.n	800ad58 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 800ad5c:	683b      	ldr	r3, [r7, #0]
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d10b      	bne.n	800ad7a <xTaskCheckForTimeOut+0x46>
    __asm volatile
 800ad62:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800ad66:	f383 8811 	msr	BASEPRI, r3
 800ad6a:	f3bf 8f6f 	isb	sy
 800ad6e:	f3bf 8f4f 	dsb	sy
 800ad72:	60fb      	str	r3, [r7, #12]
}
 800ad74:	bf00      	nop
 800ad76:	bf00      	nop
 800ad78:	e7fd      	b.n	800ad76 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 800ad7a:	f001 fafb 	bl	800c374 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800ad7e:	4b21      	ldr	r3, [pc, #132]	@ (800ae04 <xTaskCheckForTimeOut+0xd0>)
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	685b      	ldr	r3, [r3, #4]
 800ad88:	69ba      	ldr	r2, [r7, #24]
 800ad8a:	1ad3      	subs	r3, r2, r3
 800ad8c:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800ad8e:	683b      	ldr	r3, [r7, #0]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad96:	d102      	bne.n	800ad9e <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 800ad98:	2300      	movs	r3, #0
 800ad9a:	61fb      	str	r3, [r7, #28]
 800ad9c:	e026      	b.n	800adec <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	681a      	ldr	r2, [r3, #0]
 800ada2:	4b19      	ldr	r3, [pc, #100]	@ (800ae08 <xTaskCheckForTimeOut+0xd4>)
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	429a      	cmp	r2, r3
 800ada8:	d00a      	beq.n	800adc0 <xTaskCheckForTimeOut+0x8c>
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	685b      	ldr	r3, [r3, #4]
 800adae:	69ba      	ldr	r2, [r7, #24]
 800adb0:	429a      	cmp	r2, r3
 800adb2:	d305      	bcc.n	800adc0 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800adb4:	2301      	movs	r3, #1
 800adb6:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 800adb8:	683b      	ldr	r3, [r7, #0]
 800adba:	2200      	movs	r2, #0
 800adbc:	601a      	str	r2, [r3, #0]
 800adbe:	e015      	b.n	800adec <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait )
 800adc0:	683b      	ldr	r3, [r7, #0]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	697a      	ldr	r2, [r7, #20]
 800adc6:	429a      	cmp	r2, r3
 800adc8:	d20b      	bcs.n	800ade2 <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800adca:	683b      	ldr	r3, [r7, #0]
 800adcc:	681a      	ldr	r2, [r3, #0]
 800adce:	697b      	ldr	r3, [r7, #20]
 800add0:	1ad2      	subs	r2, r2, r3
 800add2:	683b      	ldr	r3, [r7, #0]
 800add4:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800add6:	6878      	ldr	r0, [r7, #4]
 800add8:	f7ff ff94 	bl	800ad04 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 800addc:	2300      	movs	r3, #0
 800adde:	61fb      	str	r3, [r7, #28]
 800ade0:	e004      	b.n	800adec <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800ade2:	683b      	ldr	r3, [r7, #0]
 800ade4:	2200      	movs	r2, #0
 800ade6:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800ade8:	2301      	movs	r3, #1
 800adea:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 800adec:	f001 faf4 	bl	800c3d8 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );
 800adf0:	69fb      	ldr	r3, [r7, #28]
 800adf2:	4619      	mov	r1, r3
 800adf4:	20e8      	movs	r0, #232	@ 0xe8
 800adf6:	f002 fe3b 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 800adfa:	69fb      	ldr	r3, [r7, #28]
}
 800adfc:	4618      	mov	r0, r3
 800adfe:	3720      	adds	r7, #32
 800ae00:	46bd      	mov	sp, r7
 800ae02:	bd80      	pop	{r7, pc}
 800ae04:	20007090 	.word	0x20007090
 800ae08:	200070a4 	.word	0x200070a4

0800ae0c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ae0c:	b580      	push	{r7, lr}
 800ae0e:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 800ae10:	4b03      	ldr	r3, [pc, #12]	@ (800ae20 <vTaskMissedYield+0x14>)
 800ae12:	2201      	movs	r2, #1
 800ae14:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
 800ae16:	20e9      	movs	r0, #233	@ 0xe9
 800ae18:	f002 fdee 	bl	800d9f8 <SEGGER_SYSVIEW_RecordEndCall>
}
 800ae1c:	bf00      	nop
 800ae1e:	bd80      	pop	{r7, pc}
 800ae20:	200070a0 	.word	0x200070a0

0800ae24 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ae24:	b580      	push	{r7, lr}
 800ae26:	b082      	sub	sp, #8
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800ae2c:	f000 f854 	bl	800aed8 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 800ae30:	4b07      	ldr	r3, [pc, #28]	@ (800ae50 <prvIdleTask+0x2c>)
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	2b01      	cmp	r3, #1
 800ae36:	d907      	bls.n	800ae48 <prvIdleTask+0x24>
            {
                taskYIELD();
 800ae38:	4b06      	ldr	r3, [pc, #24]	@ (800ae54 <prvIdleTask+0x30>)
 800ae3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ae3e:	601a      	str	r2, [r3, #0]
 800ae40:	f3bf 8f4f 	dsb	sy
 800ae44:	f3bf 8f6f 	isb	sy
        #endif /* ( ( configUSE_PREEMPTION == 1 ) && ( configIDLE_SHOULD_YIELD == 1 ) ) */

        #if ( configUSE_IDLE_HOOK == 1 )
        {
            /* Call the user defined function from within the idle task. */
            vApplicationIdleHook();
 800ae48:	f7f6 fb88 	bl	800155c <vApplicationIdleHook>
        prvCheckTasksWaitingTermination();
 800ae4c:	e7ee      	b.n	800ae2c <prvIdleTask+0x8>
 800ae4e:	bf00      	nop
 800ae50:	20006f40 	.word	0x20006f40
 800ae54:	e000ed04 	.word	0xe000ed04

0800ae58 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	b082      	sub	sp, #8
 800ae5c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ae5e:	2300      	movs	r3, #0
 800ae60:	607b      	str	r3, [r7, #4]
 800ae62:	e00c      	b.n	800ae7e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ae64:	687a      	ldr	r2, [r7, #4]
 800ae66:	4613      	mov	r3, r2
 800ae68:	009b      	lsls	r3, r3, #2
 800ae6a:	4413      	add	r3, r2
 800ae6c:	009b      	lsls	r3, r3, #2
 800ae6e:	4a12      	ldr	r2, [pc, #72]	@ (800aeb8 <prvInitialiseTaskLists+0x60>)
 800ae70:	4413      	add	r3, r2
 800ae72:	4618      	mov	r0, r3
 800ae74:	f7fd fe88 	bl	8008b88 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	3301      	adds	r3, #1
 800ae7c:	607b      	str	r3, [r7, #4]
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	2b0a      	cmp	r3, #10
 800ae82:	d9ef      	bls.n	800ae64 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 800ae84:	480d      	ldr	r0, [pc, #52]	@ (800aebc <prvInitialiseTaskLists+0x64>)
 800ae86:	f7fd fe7f 	bl	8008b88 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800ae8a:	480d      	ldr	r0, [pc, #52]	@ (800aec0 <prvInitialiseTaskLists+0x68>)
 800ae8c:	f7fd fe7c 	bl	8008b88 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800ae90:	480c      	ldr	r0, [pc, #48]	@ (800aec4 <prvInitialiseTaskLists+0x6c>)
 800ae92:	f7fd fe79 	bl	8008b88 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 800ae96:	480c      	ldr	r0, [pc, #48]	@ (800aec8 <prvInitialiseTaskLists+0x70>)
 800ae98:	f7fd fe76 	bl	8008b88 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 800ae9c:	480b      	ldr	r0, [pc, #44]	@ (800aecc <prvInitialiseTaskLists+0x74>)
 800ae9e:	f7fd fe73 	bl	8008b88 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800aea2:	4b0b      	ldr	r3, [pc, #44]	@ (800aed0 <prvInitialiseTaskLists+0x78>)
 800aea4:	4a05      	ldr	r2, [pc, #20]	@ (800aebc <prvInitialiseTaskLists+0x64>)
 800aea6:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800aea8:	4b0a      	ldr	r3, [pc, #40]	@ (800aed4 <prvInitialiseTaskLists+0x7c>)
 800aeaa:	4a05      	ldr	r2, [pc, #20]	@ (800aec0 <prvInitialiseTaskLists+0x68>)
 800aeac:	601a      	str	r2, [r3, #0]
}
 800aeae:	bf00      	nop
 800aeb0:	3708      	adds	r7, #8
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	bd80      	pop	{r7, pc}
 800aeb6:	bf00      	nop
 800aeb8:	20006f40 	.word	0x20006f40
 800aebc:	2000701c 	.word	0x2000701c
 800aec0:	20007030 	.word	0x20007030
 800aec4:	2000704c 	.word	0x2000704c
 800aec8:	20007060 	.word	0x20007060
 800aecc:	20007078 	.word	0x20007078
 800aed0:	20007044 	.word	0x20007044
 800aed4:	20007048 	.word	0x20007048

0800aed8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800aed8:	b580      	push	{r7, lr}
 800aeda:	b082      	sub	sp, #8
 800aedc:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800aede:	e019      	b.n	800af14 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 800aee0:	f001 fa48 	bl	800c374 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800aee4:	4b10      	ldr	r3, [pc, #64]	@ (800af28 <prvCheckTasksWaitingTermination+0x50>)
 800aee6:	68db      	ldr	r3, [r3, #12]
 800aee8:	68db      	ldr	r3, [r3, #12]
 800aeea:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	3304      	adds	r3, #4
 800aef0:	4618      	mov	r0, r3
 800aef2:	f7fd fedb 	bl	8008cac <uxListRemove>
                        --uxCurrentNumberOfTasks;
 800aef6:	4b0d      	ldr	r3, [pc, #52]	@ (800af2c <prvCheckTasksWaitingTermination+0x54>)
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	3b01      	subs	r3, #1
 800aefc:	4a0b      	ldr	r2, [pc, #44]	@ (800af2c <prvCheckTasksWaitingTermination+0x54>)
 800aefe:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 800af00:	4b0b      	ldr	r3, [pc, #44]	@ (800af30 <prvCheckTasksWaitingTermination+0x58>)
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	3b01      	subs	r3, #1
 800af06:	4a0a      	ldr	r2, [pc, #40]	@ (800af30 <prvCheckTasksWaitingTermination+0x58>)
 800af08:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 800af0a:	f001 fa65 	bl	800c3d8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800af0e:	6878      	ldr	r0, [r7, #4]
 800af10:	f000 f84a 	bl	800afa8 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800af14:	4b06      	ldr	r3, [pc, #24]	@ (800af30 <prvCheckTasksWaitingTermination+0x58>)
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d1e1      	bne.n	800aee0 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 800af1c:	bf00      	nop
 800af1e:	bf00      	nop
 800af20:	3708      	adds	r7, #8
 800af22:	46bd      	mov	sp, r7
 800af24:	bd80      	pop	{r7, pc}
 800af26:	bf00      	nop
 800af28:	20007060 	.word	0x20007060
 800af2c:	2000708c 	.word	0x2000708c
 800af30:	20007074 	.word	0x20007074

0800af34 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

    static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
    {
 800af34:	b480      	push	{r7}
 800af36:	b085      	sub	sp, #20
 800af38:	af00      	add	r7, sp, #0
 800af3a:	6078      	str	r0, [r7, #4]
        configSTACK_DEPTH_TYPE uxCount = 0U;
 800af3c:	2300      	movs	r3, #0
 800af3e:	60fb      	str	r3, [r7, #12]

        while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800af40:	e005      	b.n	800af4e <prvTaskCheckFreeStackSpace+0x1a>
        {
            pucStackByte -= portSTACK_GROWTH;
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	3301      	adds	r3, #1
 800af46:	607b      	str	r3, [r7, #4]
            uxCount++;
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	3301      	adds	r3, #1
 800af4c:	60fb      	str	r3, [r7, #12]
        while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	781b      	ldrb	r3, [r3, #0]
 800af52:	2ba5      	cmp	r3, #165	@ 0xa5
 800af54:	d0f5      	beq.n	800af42 <prvTaskCheckFreeStackSpace+0xe>
        }

        uxCount /= ( configSTACK_DEPTH_TYPE ) sizeof( StackType_t );
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	089b      	lsrs	r3, r3, #2
 800af5a:	60fb      	str	r3, [r7, #12]

        return uxCount;
 800af5c:	68fb      	ldr	r3, [r7, #12]
    }
 800af5e:	4618      	mov	r0, r3
 800af60:	3714      	adds	r7, #20
 800af62:	46bd      	mov	sp, r7
 800af64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af68:	4770      	bx	lr
	...

0800af6c <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

    UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
    {
 800af6c:	b580      	push	{r7, lr}
 800af6e:	b086      	sub	sp, #24
 800af70:	af00      	add	r7, sp, #0
 800af72:	6078      	str	r0, [r7, #4]
        uint8_t * pucEndOfStack;
        UBaseType_t uxReturn;

        traceENTER_uxTaskGetStackHighWaterMark( xTask );

        pxTCB = prvGetTCBFromHandle( xTask );
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	2b00      	cmp	r3, #0
 800af78:	d102      	bne.n	800af80 <uxTaskGetStackHighWaterMark+0x14>
 800af7a:	4b0a      	ldr	r3, [pc, #40]	@ (800afa4 <uxTaskGetStackHighWaterMark+0x38>)
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	e000      	b.n	800af82 <uxTaskGetStackHighWaterMark+0x16>
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	617b      	str	r3, [r7, #20]

        #if portSTACK_GROWTH < 0
        {
            pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 800af84:	697b      	ldr	r3, [r7, #20]
 800af86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af88:	613b      	str	r3, [r7, #16]
        {
            pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
        }
        #endif

        uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 800af8a:	6938      	ldr	r0, [r7, #16]
 800af8c:	f7ff ffd2 	bl	800af34 <prvTaskCheckFreeStackSpace>
 800af90:	60f8      	str	r0, [r7, #12]

        traceRETURN_uxTaskGetStackHighWaterMark( uxReturn );
 800af92:	68f9      	ldr	r1, [r7, #12]
 800af94:	20f2      	movs	r0, #242	@ 0xf2
 800af96:	f002 fd6b 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

        return uxReturn;
 800af9a:	68fb      	ldr	r3, [r7, #12]
    }
 800af9c:	4618      	mov	r0, r3
 800af9e:	3718      	adds	r7, #24
 800afa0:	46bd      	mov	sp, r7
 800afa2:	bd80      	pop	{r7, pc}
 800afa4:	20006f3c 	.word	0x20006f3c

0800afa8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800afa8:	b580      	push	{r7, lr}
 800afaa:	b084      	sub	sp, #16
 800afac:	af00      	add	r7, sp, #0
 800afae:	6078      	str	r0, [r7, #4]
        portCLEAN_UP_TCB( pxTCB );

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Free up the memory allocated for the task's TLS Block. */
            configDEINIT_TLS_BLOCK( pxTCB->xTLSBlock );
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	335c      	adds	r3, #92	@ 0x5c
 800afb4:	4618      	mov	r0, r3
 800afb6:	f005 fa67 	bl	8010488 <_reclaim_reent>
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d108      	bne.n	800afd6 <prvDeleteTCB+0x2e>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800afc8:	4618      	mov	r0, r3
 800afca:	f000 fefb 	bl	800bdc4 <vPortFree>
                vPortFree( pxTCB );
 800afce:	6878      	ldr	r0, [r7, #4]
 800afd0:	f000 fef8 	bl	800bdc4 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800afd4:	e019      	b.n	800b00a <prvDeleteTCB+0x62>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 800afdc:	2b01      	cmp	r3, #1
 800afde:	d103      	bne.n	800afe8 <prvDeleteTCB+0x40>
                vPortFree( pxTCB );
 800afe0:	6878      	ldr	r0, [r7, #4]
 800afe2:	f000 feef 	bl	800bdc4 <vPortFree>
    }
 800afe6:	e010      	b.n	800b00a <prvDeleteTCB+0x62>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 800afee:	2b02      	cmp	r3, #2
 800aff0:	d00b      	beq.n	800b00a <prvDeleteTCB+0x62>
    __asm volatile
 800aff2:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800aff6:	f383 8811 	msr	BASEPRI, r3
 800affa:	f3bf 8f6f 	isb	sy
 800affe:	f3bf 8f4f 	dsb	sy
 800b002:	60fb      	str	r3, [r7, #12]
}
 800b004:	bf00      	nop
 800b006:	bf00      	nop
 800b008:	e7fd      	b.n	800b006 <prvDeleteTCB+0x5e>
    }
 800b00a:	bf00      	nop
 800b00c:	3710      	adds	r7, #16
 800b00e:	46bd      	mov	sp, r7
 800b010:	bd80      	pop	{r7, pc}
	...

0800b014 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b014:	b480      	push	{r7}
 800b016:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b018:	4b0a      	ldr	r3, [pc, #40]	@ (800b044 <prvResetNextTaskUnblockTime+0x30>)
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d104      	bne.n	800b02c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800b022:	4b09      	ldr	r3, [pc, #36]	@ (800b048 <prvResetNextTaskUnblockTime+0x34>)
 800b024:	f04f 32ff 	mov.w	r2, #4294967295
 800b028:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800b02a:	e005      	b.n	800b038 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800b02c:	4b05      	ldr	r3, [pc, #20]	@ (800b044 <prvResetNextTaskUnblockTime+0x30>)
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	68db      	ldr	r3, [r3, #12]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	4a04      	ldr	r2, [pc, #16]	@ (800b048 <prvResetNextTaskUnblockTime+0x34>)
 800b036:	6013      	str	r3, [r2, #0]
}
 800b038:	bf00      	nop
 800b03a:	46bd      	mov	sp, r7
 800b03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b040:	4770      	bx	lr
 800b042:	bf00      	nop
 800b044:	20007044 	.word	0x20007044
 800b048:	200070ac 	.word	0x200070ac

0800b04c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 800b04c:	b580      	push	{r7, lr}
 800b04e:	b082      	sub	sp, #8
 800b050:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 800b052:	4b0d      	ldr	r3, [pc, #52]	@ (800b088 <xTaskGetSchedulerState+0x3c>)
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	2b00      	cmp	r3, #0
 800b058:	d102      	bne.n	800b060 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800b05a:	2301      	movs	r3, #1
 800b05c:	607b      	str	r3, [r7, #4]
 800b05e:	e008      	b.n	800b072 <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800b060:	4b0a      	ldr	r3, [pc, #40]	@ (800b08c <xTaskGetSchedulerState+0x40>)
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	2b00      	cmp	r3, #0
 800b066:	d102      	bne.n	800b06e <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 800b068:	2302      	movs	r3, #2
 800b06a:	607b      	str	r3, [r7, #4]
 800b06c:	e001      	b.n	800b072 <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 800b06e:	2300      	movs	r3, #0
 800b070:	607b      	str	r3, [r7, #4]
            #if ( configNUMBER_OF_CORES > 1 )
                taskEXIT_CRITICAL();
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	4619      	mov	r1, r3
 800b076:	20f5      	movs	r0, #245	@ 0xf5
 800b078:	f002 fcfa 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 800b07c:	687b      	ldr	r3, [r7, #4]
    }
 800b07e:	4618      	mov	r0, r3
 800b080:	3708      	adds	r7, #8
 800b082:	46bd      	mov	sp, r7
 800b084:	bd80      	pop	{r7, pc}
 800b086:	bf00      	nop
 800b088:	20007098 	.word	0x20007098
 800b08c:	200070b4 	.word	0x200070b4

0800b090 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 800b090:	b580      	push	{r7, lr}
 800b092:	b086      	sub	sp, #24
 800b094:	af00      	add	r7, sp, #0
 800b096:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 800b09c:	2300      	movs	r3, #0
 800b09e:	617b      	str	r3, [r7, #20]

        traceENTER_xTaskPriorityInherit( pxMutexHolder );

        /* If the mutex is taken by an interrupt, the mutex holder is NULL. Priority
         * inheritance is not applied in this scenario. */
        if( pxMutexHolder != NULL )
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d07f      	beq.n	800b1a6 <xTaskPriorityInherit+0x116>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b0a6:	693b      	ldr	r3, [r7, #16]
 800b0a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b0aa:	4b44      	ldr	r3, [pc, #272]	@ (800b1bc <xTaskPriorityInherit+0x12c>)
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0b0:	429a      	cmp	r2, r3
 800b0b2:	d26f      	bcs.n	800b194 <xTaskPriorityInherit+0x104>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 800b0b4:	693b      	ldr	r3, [r7, #16]
 800b0b6:	699b      	ldr	r3, [r3, #24]
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	db06      	blt.n	800b0ca <xTaskPriorityInherit+0x3a>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority );
 800b0bc:	4b3f      	ldr	r3, [pc, #252]	@ (800b1bc <xTaskPriorityInherit+0x12c>)
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0c2:	f1c3 020b 	rsb	r2, r3, #11
 800b0c6:	693b      	ldr	r3, [r7, #16]
 800b0c8:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b0ca:	693b      	ldr	r3, [r7, #16]
 800b0cc:	6959      	ldr	r1, [r3, #20]
 800b0ce:	693b      	ldr	r3, [r7, #16]
 800b0d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b0d2:	4613      	mov	r3, r2
 800b0d4:	009b      	lsls	r3, r3, #2
 800b0d6:	4413      	add	r3, r2
 800b0d8:	009b      	lsls	r3, r3, #2
 800b0da:	4a39      	ldr	r2, [pc, #228]	@ (800b1c0 <xTaskPriorityInherit+0x130>)
 800b0dc:	4413      	add	r3, r2
 800b0de:	4299      	cmp	r1, r3
 800b0e0:	d150      	bne.n	800b184 <xTaskPriorityInherit+0xf4>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b0e2:	693b      	ldr	r3, [r7, #16]
 800b0e4:	3304      	adds	r3, #4
 800b0e6:	4618      	mov	r0, r3
 800b0e8:	f7fd fde0 	bl	8008cac <uxListRemove>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b0ec:	4b33      	ldr	r3, [pc, #204]	@ (800b1bc <xTaskPriorityInherit+0x12c>)
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b0f2:	693b      	ldr	r3, [r7, #16]
 800b0f4:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 800b0f6:	693b      	ldr	r3, [r7, #16]
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	f002 fdb1 	bl	800dc60 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b0fe:	693b      	ldr	r3, [r7, #16]
 800b100:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b102:	4b30      	ldr	r3, [pc, #192]	@ (800b1c4 <xTaskPriorityInherit+0x134>)
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	429a      	cmp	r2, r3
 800b108:	d903      	bls.n	800b112 <xTaskPriorityInherit+0x82>
 800b10a:	693b      	ldr	r3, [r7, #16]
 800b10c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b10e:	4a2d      	ldr	r2, [pc, #180]	@ (800b1c4 <xTaskPriorityInherit+0x134>)
 800b110:	6013      	str	r3, [r2, #0]
 800b112:	693b      	ldr	r3, [r7, #16]
 800b114:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b116:	492a      	ldr	r1, [pc, #168]	@ (800b1c0 <xTaskPriorityInherit+0x130>)
 800b118:	4613      	mov	r3, r2
 800b11a:	009b      	lsls	r3, r3, #2
 800b11c:	4413      	add	r3, r2
 800b11e:	009b      	lsls	r3, r3, #2
 800b120:	440b      	add	r3, r1
 800b122:	3304      	adds	r3, #4
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	60fb      	str	r3, [r7, #12]
 800b128:	693b      	ldr	r3, [r7, #16]
 800b12a:	68fa      	ldr	r2, [r7, #12]
 800b12c:	609a      	str	r2, [r3, #8]
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	689a      	ldr	r2, [r3, #8]
 800b132:	693b      	ldr	r3, [r7, #16]
 800b134:	60da      	str	r2, [r3, #12]
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	689b      	ldr	r3, [r3, #8]
 800b13a:	693a      	ldr	r2, [r7, #16]
 800b13c:	3204      	adds	r2, #4
 800b13e:	605a      	str	r2, [r3, #4]
 800b140:	693b      	ldr	r3, [r7, #16]
 800b142:	1d1a      	adds	r2, r3, #4
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	609a      	str	r2, [r3, #8]
 800b148:	693b      	ldr	r3, [r7, #16]
 800b14a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b14c:	4613      	mov	r3, r2
 800b14e:	009b      	lsls	r3, r3, #2
 800b150:	4413      	add	r3, r2
 800b152:	009b      	lsls	r3, r3, #2
 800b154:	4a1a      	ldr	r2, [pc, #104]	@ (800b1c0 <xTaskPriorityInherit+0x130>)
 800b156:	441a      	add	r2, r3
 800b158:	693b      	ldr	r3, [r7, #16]
 800b15a:	615a      	str	r2, [r3, #20]
 800b15c:	693b      	ldr	r3, [r7, #16]
 800b15e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b160:	4917      	ldr	r1, [pc, #92]	@ (800b1c0 <xTaskPriorityInherit+0x130>)
 800b162:	4613      	mov	r3, r2
 800b164:	009b      	lsls	r3, r3, #2
 800b166:	4413      	add	r3, r2
 800b168:	009b      	lsls	r3, r3, #2
 800b16a:	440b      	add	r3, r1
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	693a      	ldr	r2, [r7, #16]
 800b170:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800b172:	1c59      	adds	r1, r3, #1
 800b174:	4812      	ldr	r0, [pc, #72]	@ (800b1c0 <xTaskPriorityInherit+0x130>)
 800b176:	4613      	mov	r3, r2
 800b178:	009b      	lsls	r3, r3, #2
 800b17a:	4413      	add	r3, r2
 800b17c:	009b      	lsls	r3, r3, #2
 800b17e:	4403      	add	r3, r0
 800b180:	6019      	str	r1, [r3, #0]
 800b182:	e004      	b.n	800b18e <xTaskPriorityInherit+0xfe>
                    #endif /* if ( configNUMBER_OF_CORES > 1 ) */
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b184:	4b0d      	ldr	r3, [pc, #52]	@ (800b1bc <xTaskPriorityInherit+0x12c>)
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b18a:	693b      	ldr	r3, [r7, #16]
 800b18c:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 800b18e:	2301      	movs	r3, #1
 800b190:	617b      	str	r3, [r7, #20]
 800b192:	e008      	b.n	800b1a6 <xTaskPriorityInherit+0x116>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b194:	693b      	ldr	r3, [r7, #16]
 800b196:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b198:	4b08      	ldr	r3, [pc, #32]	@ (800b1bc <xTaskPriorityInherit+0x12c>)
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b19e:	429a      	cmp	r2, r3
 800b1a0:	d201      	bcs.n	800b1a6 <xTaskPriorityInherit+0x116>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 800b1a2:	2301      	movs	r3, #1
 800b1a4:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityInherit( xReturn );
 800b1a6:	697b      	ldr	r3, [r7, #20]
 800b1a8:	4619      	mov	r1, r3
 800b1aa:	20f6      	movs	r0, #246	@ 0xf6
 800b1ac:	f002 fc60 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 800b1b0:	697b      	ldr	r3, [r7, #20]
    }
 800b1b2:	4618      	mov	r0, r3
 800b1b4:	3718      	adds	r7, #24
 800b1b6:	46bd      	mov	sp, r7
 800b1b8:	bd80      	pop	{r7, pc}
 800b1ba:	bf00      	nop
 800b1bc:	20006f3c 	.word	0x20006f3c
 800b1c0:	20006f40 	.word	0x20006f40
 800b1c4:	20007094 	.word	0x20007094

0800b1c8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b088      	sub	sp, #32
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	f000 8087 	beq.w	800b2ee <xTaskPriorityDisinherit+0x126>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 800b1e0:	4b48      	ldr	r3, [pc, #288]	@ (800b304 <xTaskPriorityDisinherit+0x13c>)
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	69ba      	ldr	r2, [r7, #24]
 800b1e6:	429a      	cmp	r2, r3
 800b1e8:	d00b      	beq.n	800b202 <xTaskPriorityDisinherit+0x3a>
    __asm volatile
 800b1ea:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800b1ee:	f383 8811 	msr	BASEPRI, r3
 800b1f2:	f3bf 8f6f 	isb	sy
 800b1f6:	f3bf 8f4f 	dsb	sy
 800b1fa:	613b      	str	r3, [r7, #16]
}
 800b1fc:	bf00      	nop
 800b1fe:	bf00      	nop
 800b200:	e7fd      	b.n	800b1fe <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 800b202:	69bb      	ldr	r3, [r7, #24]
 800b204:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b206:	2b00      	cmp	r3, #0
 800b208:	d10b      	bne.n	800b222 <xTaskPriorityDisinherit+0x5a>
    __asm volatile
 800b20a:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800b20e:	f383 8811 	msr	BASEPRI, r3
 800b212:	f3bf 8f6f 	isb	sy
 800b216:	f3bf 8f4f 	dsb	sy
 800b21a:	60fb      	str	r3, [r7, #12]
}
 800b21c:	bf00      	nop
 800b21e:	bf00      	nop
 800b220:	e7fd      	b.n	800b21e <xTaskPriorityDisinherit+0x56>
            ( pxTCB->uxMutexesHeld )--;
 800b222:	69bb      	ldr	r3, [r7, #24]
 800b224:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b226:	1e5a      	subs	r2, r3, #1
 800b228:	69bb      	ldr	r3, [r7, #24]
 800b22a:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b22c:	69bb      	ldr	r3, [r7, #24]
 800b22e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b230:	69bb      	ldr	r3, [r7, #24]
 800b232:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b234:	429a      	cmp	r2, r3
 800b236:	d05a      	beq.n	800b2ee <xTaskPriorityDisinherit+0x126>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b238:	69bb      	ldr	r3, [r7, #24]
 800b23a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d156      	bne.n	800b2ee <xTaskPriorityDisinherit+0x126>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b240:	69bb      	ldr	r3, [r7, #24]
 800b242:	3304      	adds	r3, #4
 800b244:	4618      	mov	r0, r3
 800b246:	f7fd fd31 	bl	8008cac <uxListRemove>
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b24a:	69bb      	ldr	r3, [r7, #24]
 800b24c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b24e:	69bb      	ldr	r3, [r7, #24]
 800b250:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 800b252:	69bb      	ldr	r3, [r7, #24]
 800b254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b256:	f1c3 020b 	rsb	r2, r3, #11
 800b25a:	69bb      	ldr	r3, [r7, #24]
 800b25c:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 800b25e:	69bb      	ldr	r3, [r7, #24]
 800b260:	4618      	mov	r0, r3
 800b262:	f002 fcfd 	bl	800dc60 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b266:	69bb      	ldr	r3, [r7, #24]
 800b268:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b26a:	4b27      	ldr	r3, [pc, #156]	@ (800b308 <xTaskPriorityDisinherit+0x140>)
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	429a      	cmp	r2, r3
 800b270:	d903      	bls.n	800b27a <xTaskPriorityDisinherit+0xb2>
 800b272:	69bb      	ldr	r3, [r7, #24]
 800b274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b276:	4a24      	ldr	r2, [pc, #144]	@ (800b308 <xTaskPriorityDisinherit+0x140>)
 800b278:	6013      	str	r3, [r2, #0]
 800b27a:	69bb      	ldr	r3, [r7, #24]
 800b27c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b27e:	4923      	ldr	r1, [pc, #140]	@ (800b30c <xTaskPriorityDisinherit+0x144>)
 800b280:	4613      	mov	r3, r2
 800b282:	009b      	lsls	r3, r3, #2
 800b284:	4413      	add	r3, r2
 800b286:	009b      	lsls	r3, r3, #2
 800b288:	440b      	add	r3, r1
 800b28a:	3304      	adds	r3, #4
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	617b      	str	r3, [r7, #20]
 800b290:	69bb      	ldr	r3, [r7, #24]
 800b292:	697a      	ldr	r2, [r7, #20]
 800b294:	609a      	str	r2, [r3, #8]
 800b296:	697b      	ldr	r3, [r7, #20]
 800b298:	689a      	ldr	r2, [r3, #8]
 800b29a:	69bb      	ldr	r3, [r7, #24]
 800b29c:	60da      	str	r2, [r3, #12]
 800b29e:	697b      	ldr	r3, [r7, #20]
 800b2a0:	689b      	ldr	r3, [r3, #8]
 800b2a2:	69ba      	ldr	r2, [r7, #24]
 800b2a4:	3204      	adds	r2, #4
 800b2a6:	605a      	str	r2, [r3, #4]
 800b2a8:	69bb      	ldr	r3, [r7, #24]
 800b2aa:	1d1a      	adds	r2, r3, #4
 800b2ac:	697b      	ldr	r3, [r7, #20]
 800b2ae:	609a      	str	r2, [r3, #8]
 800b2b0:	69bb      	ldr	r3, [r7, #24]
 800b2b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2b4:	4613      	mov	r3, r2
 800b2b6:	009b      	lsls	r3, r3, #2
 800b2b8:	4413      	add	r3, r2
 800b2ba:	009b      	lsls	r3, r3, #2
 800b2bc:	4a13      	ldr	r2, [pc, #76]	@ (800b30c <xTaskPriorityDisinherit+0x144>)
 800b2be:	441a      	add	r2, r3
 800b2c0:	69bb      	ldr	r3, [r7, #24]
 800b2c2:	615a      	str	r2, [r3, #20]
 800b2c4:	69bb      	ldr	r3, [r7, #24]
 800b2c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2c8:	4910      	ldr	r1, [pc, #64]	@ (800b30c <xTaskPriorityDisinherit+0x144>)
 800b2ca:	4613      	mov	r3, r2
 800b2cc:	009b      	lsls	r3, r3, #2
 800b2ce:	4413      	add	r3, r2
 800b2d0:	009b      	lsls	r3, r3, #2
 800b2d2:	440b      	add	r3, r1
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	69ba      	ldr	r2, [r7, #24]
 800b2d8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800b2da:	1c59      	adds	r1, r3, #1
 800b2dc:	480b      	ldr	r0, [pc, #44]	@ (800b30c <xTaskPriorityDisinherit+0x144>)
 800b2de:	4613      	mov	r3, r2
 800b2e0:	009b      	lsls	r3, r3, #2
 800b2e2:	4413      	add	r3, r2
 800b2e4:	009b      	lsls	r3, r3, #2
 800b2e6:	4403      	add	r3, r0
 800b2e8:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 800b2ea:	2301      	movs	r3, #1
 800b2ec:	61fb      	str	r3, [r7, #28]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );
 800b2ee:	69fb      	ldr	r3, [r7, #28]
 800b2f0:	4619      	mov	r1, r3
 800b2f2:	20f7      	movs	r0, #247	@ 0xf7
 800b2f4:	f002 fbbc 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 800b2f8:	69fb      	ldr	r3, [r7, #28]
    }
 800b2fa:	4618      	mov	r0, r3
 800b2fc:	3720      	adds	r7, #32
 800b2fe:	46bd      	mov	sp, r7
 800b300:	bd80      	pop	{r7, pc}
 800b302:	bf00      	nop
 800b304:	20006f3c 	.word	0x20006f3c
 800b308:	20007094 	.word	0x20007094
 800b30c:	20006f40 	.word	0x20006f40

0800b310 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 800b310:	b580      	push	{r7, lr}
 800b312:	b08a      	sub	sp, #40	@ 0x28
 800b314:	af00      	add	r7, sp, #0
 800b316:	6078      	str	r0, [r7, #4]
 800b318:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	623b      	str	r3, [r7, #32]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b31e:	2301      	movs	r3, #1
 800b320:	61fb      	str	r3, [r7, #28]

        traceENTER_vTaskPriorityDisinheritAfterTimeout( pxMutexHolder, uxHighestPriorityWaitingTask );

        if( pxMutexHolder != NULL )
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	2b00      	cmp	r3, #0
 800b326:	f000 809b 	beq.w	800b460 <vTaskPriorityDisinheritAfterTimeout+0x150>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 800b32a:	6a3b      	ldr	r3, [r7, #32]
 800b32c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d10b      	bne.n	800b34a <vTaskPriorityDisinheritAfterTimeout+0x3a>
    __asm volatile
 800b332:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800b336:	f383 8811 	msr	BASEPRI, r3
 800b33a:	f3bf 8f6f 	isb	sy
 800b33e:	f3bf 8f4f 	dsb	sy
 800b342:	613b      	str	r3, [r7, #16]
}
 800b344:	bf00      	nop
 800b346:	bf00      	nop
 800b348:	e7fd      	b.n	800b346 <vTaskPriorityDisinheritAfterTimeout+0x36>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b34a:	6a3b      	ldr	r3, [r7, #32]
 800b34c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b34e:	683a      	ldr	r2, [r7, #0]
 800b350:	429a      	cmp	r2, r3
 800b352:	d902      	bls.n	800b35a <vTaskPriorityDisinheritAfterTimeout+0x4a>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b354:	683b      	ldr	r3, [r7, #0]
 800b356:	627b      	str	r3, [r7, #36]	@ 0x24
 800b358:	e002      	b.n	800b360 <vTaskPriorityDisinheritAfterTimeout+0x50>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 800b35a:	6a3b      	ldr	r3, [r7, #32]
 800b35c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b35e:	627b      	str	r3, [r7, #36]	@ 0x24
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 800b360:	6a3b      	ldr	r3, [r7, #32]
 800b362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b364:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b366:	429a      	cmp	r2, r3
 800b368:	d07a      	beq.n	800b460 <vTaskPriorityDisinheritAfterTimeout+0x150>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b36a:	6a3b      	ldr	r3, [r7, #32]
 800b36c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b36e:	69fa      	ldr	r2, [r7, #28]
 800b370:	429a      	cmp	r2, r3
 800b372:	d175      	bne.n	800b460 <vTaskPriorityDisinheritAfterTimeout+0x150>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 800b374:	4b3e      	ldr	r3, [pc, #248]	@ (800b470 <vTaskPriorityDisinheritAfterTimeout+0x160>)
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	6a3a      	ldr	r2, [r7, #32]
 800b37a:	429a      	cmp	r2, r3
 800b37c:	d10b      	bne.n	800b396 <vTaskPriorityDisinheritAfterTimeout+0x86>
    __asm volatile
 800b37e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800b382:	f383 8811 	msr	BASEPRI, r3
 800b386:	f3bf 8f6f 	isb	sy
 800b38a:	f3bf 8f4f 	dsb	sy
 800b38e:	60fb      	str	r3, [r7, #12]
}
 800b390:	bf00      	nop
 800b392:	bf00      	nop
 800b394:	e7fd      	b.n	800b392 <vTaskPriorityDisinheritAfterTimeout+0x82>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b396:	6a3b      	ldr	r3, [r7, #32]
 800b398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b39a:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 800b39c:	6a3b      	ldr	r3, [r7, #32]
 800b39e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b3a0:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 800b3a2:	6a3b      	ldr	r3, [r7, #32]
 800b3a4:	699b      	ldr	r3, [r3, #24]
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	db04      	blt.n	800b3b4 <vTaskPriorityDisinheritAfterTimeout+0xa4>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse );
 800b3aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3ac:	f1c3 020b 	rsb	r2, r3, #11
 800b3b0:	6a3b      	ldr	r3, [r7, #32]
 800b3b2:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b3b4:	6a3b      	ldr	r3, [r7, #32]
 800b3b6:	6959      	ldr	r1, [r3, #20]
 800b3b8:	69ba      	ldr	r2, [r7, #24]
 800b3ba:	4613      	mov	r3, r2
 800b3bc:	009b      	lsls	r3, r3, #2
 800b3be:	4413      	add	r3, r2
 800b3c0:	009b      	lsls	r3, r3, #2
 800b3c2:	4a2c      	ldr	r2, [pc, #176]	@ (800b474 <vTaskPriorityDisinheritAfterTimeout+0x164>)
 800b3c4:	4413      	add	r3, r2
 800b3c6:	4299      	cmp	r1, r3
 800b3c8:	d14a      	bne.n	800b460 <vTaskPriorityDisinheritAfterTimeout+0x150>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b3ca:	6a3b      	ldr	r3, [r7, #32]
 800b3cc:	3304      	adds	r3, #4
 800b3ce:	4618      	mov	r0, r3
 800b3d0:	f7fd fc6c 	bl	8008cac <uxListRemove>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 800b3d4:	6a3b      	ldr	r3, [r7, #32]
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	f002 fc42 	bl	800dc60 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b3dc:	6a3b      	ldr	r3, [r7, #32]
 800b3de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3e0:	4b25      	ldr	r3, [pc, #148]	@ (800b478 <vTaskPriorityDisinheritAfterTimeout+0x168>)
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	429a      	cmp	r2, r3
 800b3e6:	d903      	bls.n	800b3f0 <vTaskPriorityDisinheritAfterTimeout+0xe0>
 800b3e8:	6a3b      	ldr	r3, [r7, #32]
 800b3ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3ec:	4a22      	ldr	r2, [pc, #136]	@ (800b478 <vTaskPriorityDisinheritAfterTimeout+0x168>)
 800b3ee:	6013      	str	r3, [r2, #0]
 800b3f0:	6a3b      	ldr	r3, [r7, #32]
 800b3f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3f4:	491f      	ldr	r1, [pc, #124]	@ (800b474 <vTaskPriorityDisinheritAfterTimeout+0x164>)
 800b3f6:	4613      	mov	r3, r2
 800b3f8:	009b      	lsls	r3, r3, #2
 800b3fa:	4413      	add	r3, r2
 800b3fc:	009b      	lsls	r3, r3, #2
 800b3fe:	440b      	add	r3, r1
 800b400:	3304      	adds	r3, #4
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	617b      	str	r3, [r7, #20]
 800b406:	6a3b      	ldr	r3, [r7, #32]
 800b408:	697a      	ldr	r2, [r7, #20]
 800b40a:	609a      	str	r2, [r3, #8]
 800b40c:	697b      	ldr	r3, [r7, #20]
 800b40e:	689a      	ldr	r2, [r3, #8]
 800b410:	6a3b      	ldr	r3, [r7, #32]
 800b412:	60da      	str	r2, [r3, #12]
 800b414:	697b      	ldr	r3, [r7, #20]
 800b416:	689b      	ldr	r3, [r3, #8]
 800b418:	6a3a      	ldr	r2, [r7, #32]
 800b41a:	3204      	adds	r2, #4
 800b41c:	605a      	str	r2, [r3, #4]
 800b41e:	6a3b      	ldr	r3, [r7, #32]
 800b420:	1d1a      	adds	r2, r3, #4
 800b422:	697b      	ldr	r3, [r7, #20]
 800b424:	609a      	str	r2, [r3, #8]
 800b426:	6a3b      	ldr	r3, [r7, #32]
 800b428:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b42a:	4613      	mov	r3, r2
 800b42c:	009b      	lsls	r3, r3, #2
 800b42e:	4413      	add	r3, r2
 800b430:	009b      	lsls	r3, r3, #2
 800b432:	4a10      	ldr	r2, [pc, #64]	@ (800b474 <vTaskPriorityDisinheritAfterTimeout+0x164>)
 800b434:	441a      	add	r2, r3
 800b436:	6a3b      	ldr	r3, [r7, #32]
 800b438:	615a      	str	r2, [r3, #20]
 800b43a:	6a3b      	ldr	r3, [r7, #32]
 800b43c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b43e:	490d      	ldr	r1, [pc, #52]	@ (800b474 <vTaskPriorityDisinheritAfterTimeout+0x164>)
 800b440:	4613      	mov	r3, r2
 800b442:	009b      	lsls	r3, r3, #2
 800b444:	4413      	add	r3, r2
 800b446:	009b      	lsls	r3, r3, #2
 800b448:	440b      	add	r3, r1
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	6a3a      	ldr	r2, [r7, #32]
 800b44e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800b450:	1c59      	adds	r1, r3, #1
 800b452:	4808      	ldr	r0, [pc, #32]	@ (800b474 <vTaskPriorityDisinheritAfterTimeout+0x164>)
 800b454:	4613      	mov	r3, r2
 800b456:	009b      	lsls	r3, r3, #2
 800b458:	4413      	add	r3, r2
 800b45a:	009b      	lsls	r3, r3, #2
 800b45c:	4403      	add	r3, r0
 800b45e:	6019      	str	r1, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskPriorityDisinheritAfterTimeout();
 800b460:	20f8      	movs	r0, #248	@ 0xf8
 800b462:	f002 fac9 	bl	800d9f8 <SEGGER_SYSVIEW_RecordEndCall>
    }
 800b466:	bf00      	nop
 800b468:	3728      	adds	r7, #40	@ 0x28
 800b46a:	46bd      	mov	sp, r7
 800b46c:	bd80      	pop	{r7, pc}
 800b46e:	bf00      	nop
 800b470:	20006f3c 	.word	0x20006f3c
 800b474:	20006f40 	.word	0x20006f40
 800b478:	20007094 	.word	0x20007094

0800b47c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 800b47c:	b580      	push	{r7, lr}
 800b47e:	b082      	sub	sp, #8
 800b480:	af00      	add	r7, sp, #0
        TCB_t * pxTCB;

        traceENTER_pvTaskIncrementMutexHeldCount();

        pxTCB = pxCurrentTCB;
 800b482:	4b0c      	ldr	r3, [pc, #48]	@ (800b4b4 <pvTaskIncrementMutexHeldCount+0x38>)
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	607b      	str	r3, [r7, #4]

        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxTCB != NULL )
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d004      	beq.n	800b498 <pvTaskIncrementMutexHeldCount+0x1c>
        {
            ( pxTCB->uxMutexesHeld )++;
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b492:	1c5a      	adds	r2, r3, #1
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        traceRETURN_pvTaskIncrementMutexHeldCount( pxTCB );
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	4618      	mov	r0, r3
 800b49c:	f002 fc82 	bl	800dda4 <SEGGER_SYSVIEW_ShrinkId>
 800b4a0:	4603      	mov	r3, r0
 800b4a2:	4619      	mov	r1, r3
 800b4a4:	20fe      	movs	r0, #254	@ 0xfe
 800b4a6:	f002 fae3 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxTCB;
 800b4aa:	687b      	ldr	r3, [r7, #4]
    }
 800b4ac:	4618      	mov	r0, r3
 800b4ae:	3708      	adds	r7, #8
 800b4b0:	46bd      	mov	sp, r7
 800b4b2:	bd80      	pop	{r7, pc}
 800b4b4:	20006f3c 	.word	0x20006f3c

0800b4b8 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	b088      	sub	sp, #32
 800b4bc:	af00      	add	r7, sp, #0
 800b4be:	6078      	str	r0, [r7, #4]
 800b4c0:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800b4c2:	4b35      	ldr	r3, [pc, #212]	@ (800b598 <prvAddCurrentTaskToDelayedList+0xe0>)
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 800b4c8:	4b34      	ldr	r3, [pc, #208]	@ (800b59c <prvAddCurrentTaskToDelayedList+0xe4>)
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 800b4ce:	4b34      	ldr	r3, [pc, #208]	@ (800b5a0 <prvAddCurrentTaskToDelayedList+0xe8>)
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b4d4:	4b33      	ldr	r3, [pc, #204]	@ (800b5a4 <prvAddCurrentTaskToDelayedList+0xec>)
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	3304      	adds	r3, #4
 800b4da:	4618      	mov	r0, r3
 800b4dc:	f7fd fbe6 	bl	8008cac <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4e6:	d124      	bne.n	800b532 <prvAddCurrentTaskToDelayedList+0x7a>
 800b4e8:	683b      	ldr	r3, [r7, #0]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d021      	beq.n	800b532 <prvAddCurrentTaskToDelayedList+0x7a>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b4ee:	4b2e      	ldr	r3, [pc, #184]	@ (800b5a8 <prvAddCurrentTaskToDelayedList+0xf0>)
 800b4f0:	685b      	ldr	r3, [r3, #4]
 800b4f2:	613b      	str	r3, [r7, #16]
 800b4f4:	4b2b      	ldr	r3, [pc, #172]	@ (800b5a4 <prvAddCurrentTaskToDelayedList+0xec>)
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	693a      	ldr	r2, [r7, #16]
 800b4fa:	609a      	str	r2, [r3, #8]
 800b4fc:	4b29      	ldr	r3, [pc, #164]	@ (800b5a4 <prvAddCurrentTaskToDelayedList+0xec>)
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	693a      	ldr	r2, [r7, #16]
 800b502:	6892      	ldr	r2, [r2, #8]
 800b504:	60da      	str	r2, [r3, #12]
 800b506:	4b27      	ldr	r3, [pc, #156]	@ (800b5a4 <prvAddCurrentTaskToDelayedList+0xec>)
 800b508:	681a      	ldr	r2, [r3, #0]
 800b50a:	693b      	ldr	r3, [r7, #16]
 800b50c:	689b      	ldr	r3, [r3, #8]
 800b50e:	3204      	adds	r2, #4
 800b510:	605a      	str	r2, [r3, #4]
 800b512:	4b24      	ldr	r3, [pc, #144]	@ (800b5a4 <prvAddCurrentTaskToDelayedList+0xec>)
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	1d1a      	adds	r2, r3, #4
 800b518:	693b      	ldr	r3, [r7, #16]
 800b51a:	609a      	str	r2, [r3, #8]
 800b51c:	4b21      	ldr	r3, [pc, #132]	@ (800b5a4 <prvAddCurrentTaskToDelayedList+0xec>)
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	4a21      	ldr	r2, [pc, #132]	@ (800b5a8 <prvAddCurrentTaskToDelayedList+0xf0>)
 800b522:	615a      	str	r2, [r3, #20]
 800b524:	4b20      	ldr	r3, [pc, #128]	@ (800b5a8 <prvAddCurrentTaskToDelayedList+0xf0>)
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	3301      	adds	r3, #1
 800b52a:	4a1f      	ldr	r2, [pc, #124]	@ (800b5a8 <prvAddCurrentTaskToDelayedList+0xf0>)
 800b52c:	6013      	str	r3, [r2, #0]
 800b52e:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800b530:	e02e      	b.n	800b590 <prvAddCurrentTaskToDelayedList+0xd8>
            xTimeToWake = xConstTickCount + xTicksToWait;
 800b532:	69fa      	ldr	r2, [r7, #28]
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	4413      	add	r3, r2
 800b538:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b53a:	4b1a      	ldr	r3, [pc, #104]	@ (800b5a4 <prvAddCurrentTaskToDelayedList+0xec>)
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	68fa      	ldr	r2, [r7, #12]
 800b540:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 800b542:	68fa      	ldr	r2, [r7, #12]
 800b544:	69fb      	ldr	r3, [r7, #28]
 800b546:	429a      	cmp	r2, r3
 800b548:	d20d      	bcs.n	800b566 <prvAddCurrentTaskToDelayedList+0xae>
                traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 800b54a:	4b16      	ldr	r3, [pc, #88]	@ (800b5a4 <prvAddCurrentTaskToDelayedList+0xec>)
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	2104      	movs	r1, #4
 800b550:	4618      	mov	r0, r3
 800b552:	f002 fbc7 	bl	800dce4 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800b556:	4b13      	ldr	r3, [pc, #76]	@ (800b5a4 <prvAddCurrentTaskToDelayedList+0xec>)
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	3304      	adds	r3, #4
 800b55c:	4619      	mov	r1, r3
 800b55e:	6978      	ldr	r0, [r7, #20]
 800b560:	f7fd fb69 	bl	8008c36 <vListInsert>
}
 800b564:	e014      	b.n	800b590 <prvAddCurrentTaskToDelayedList+0xd8>
                traceMOVED_TASK_TO_DELAYED_LIST();
 800b566:	4b0f      	ldr	r3, [pc, #60]	@ (800b5a4 <prvAddCurrentTaskToDelayedList+0xec>)
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	2104      	movs	r1, #4
 800b56c:	4618      	mov	r0, r3
 800b56e:	f002 fbb9 	bl	800dce4 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800b572:	4b0c      	ldr	r3, [pc, #48]	@ (800b5a4 <prvAddCurrentTaskToDelayedList+0xec>)
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	3304      	adds	r3, #4
 800b578:	4619      	mov	r1, r3
 800b57a:	69b8      	ldr	r0, [r7, #24]
 800b57c:	f7fd fb5b 	bl	8008c36 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800b580:	4b0a      	ldr	r3, [pc, #40]	@ (800b5ac <prvAddCurrentTaskToDelayedList+0xf4>)
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	68fa      	ldr	r2, [r7, #12]
 800b586:	429a      	cmp	r2, r3
 800b588:	d202      	bcs.n	800b590 <prvAddCurrentTaskToDelayedList+0xd8>
                    xNextTaskUnblockTime = xTimeToWake;
 800b58a:	4a08      	ldr	r2, [pc, #32]	@ (800b5ac <prvAddCurrentTaskToDelayedList+0xf4>)
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	6013      	str	r3, [r2, #0]
}
 800b590:	bf00      	nop
 800b592:	3720      	adds	r7, #32
 800b594:	46bd      	mov	sp, r7
 800b596:	bd80      	pop	{r7, pc}
 800b598:	20007090 	.word	0x20007090
 800b59c:	20007044 	.word	0x20007044
 800b5a0:	20007048 	.word	0x20007048
 800b5a4:	20006f3c 	.word	0x20006f3c
 800b5a8:	20007078 	.word	0x20007078
 800b5ac:	200070ac 	.word	0x200070ac

0800b5b0 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b08a      	sub	sp, #40	@ 0x28
 800b5b4:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	617b      	str	r3, [r7, #20]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800b5ba:	f000 fa8d 	bl	800bad8 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800b5be:	4b20      	ldr	r3, [pc, #128]	@ (800b640 <xTimerCreateTimerTask+0x90>)
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d021      	beq.n	800b60a <xTimerCreateTimerTask+0x5a>
            }
            #else /* #if ( ( configNUMBER_OF_CORES > 1 ) && ( configUSE_CORE_AFFINITY == 1 ) ) */
            {
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 800b5c6:	2300      	movs	r3, #0
 800b5c8:	60fb      	str	r3, [r7, #12]
                    StackType_t * pxTimerTaskStackBuffer = NULL;
 800b5ca:	2300      	movs	r3, #0
 800b5cc:	60bb      	str	r3, [r7, #8]
                    configSTACK_DEPTH_TYPE uxTimerTaskStackSize;

                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &uxTimerTaskStackSize );
 800b5ce:	1d3a      	adds	r2, r7, #4
 800b5d0:	f107 0108 	add.w	r1, r7, #8
 800b5d4:	f107 030c 	add.w	r3, r7, #12
 800b5d8:	4618      	mov	r0, r3
 800b5da:	f7f5 ffed 	bl	80015b8 <vApplicationGetTimerTaskMemory>
                    xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 800b5de:	6879      	ldr	r1, [r7, #4]
 800b5e0:	68bb      	ldr	r3, [r7, #8]
 800b5e2:	68fa      	ldr	r2, [r7, #12]
 800b5e4:	9202      	str	r2, [sp, #8]
 800b5e6:	9301      	str	r3, [sp, #4]
 800b5e8:	230a      	movs	r3, #10
 800b5ea:	9300      	str	r3, [sp, #0]
 800b5ec:	2300      	movs	r3, #0
 800b5ee:	460a      	mov	r2, r1
 800b5f0:	4914      	ldr	r1, [pc, #80]	@ (800b644 <xTimerCreateTimerTask+0x94>)
 800b5f2:	4815      	ldr	r0, [pc, #84]	@ (800b648 <xTimerCreateTimerTask+0x98>)
 800b5f4:	f7fe fb7a 	bl	8009cec <xTaskCreateStatic>
 800b5f8:	4603      	mov	r3, r0
 800b5fa:	4a14      	ldr	r2, [pc, #80]	@ (800b64c <xTimerCreateTimerTask+0x9c>)
 800b5fc:	6013      	str	r3, [r2, #0]
                                                          NULL,
                                                          ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                          pxTimerTaskStackBuffer,
                                                          pxTimerTaskTCBBuffer );

                    if( xTimerTaskHandle != NULL )
 800b5fe:	4b13      	ldr	r3, [pc, #76]	@ (800b64c <xTimerCreateTimerTask+0x9c>)
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	2b00      	cmp	r3, #0
 800b604:	d001      	beq.n	800b60a <xTimerCreateTimerTask+0x5a>
                    {
                        xReturn = pdPASS;
 800b606:	2301      	movs	r3, #1
 800b608:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800b60a:	697b      	ldr	r3, [r7, #20]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d10b      	bne.n	800b628 <xTimerCreateTimerTask+0x78>
    __asm volatile
 800b610:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800b614:	f383 8811 	msr	BASEPRI, r3
 800b618:	f3bf 8f6f 	isb	sy
 800b61c:	f3bf 8f4f 	dsb	sy
 800b620:	613b      	str	r3, [r7, #16]
}
 800b622:	bf00      	nop
 800b624:	bf00      	nop
 800b626:	e7fd      	b.n	800b624 <xTimerCreateTimerTask+0x74>

        traceRETURN_xTimerCreateTimerTask( xReturn );
 800b628:	697b      	ldr	r3, [r7, #20]
 800b62a:	4619      	mov	r1, r3
 800b62c:	f44f 7084 	mov.w	r0, #264	@ 0x108
 800b630:	f002 fa1e 	bl	800da70 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 800b634:	697b      	ldr	r3, [r7, #20]
    }
 800b636:	4618      	mov	r0, r3
 800b638:	3718      	adds	r7, #24
 800b63a:	46bd      	mov	sp, r7
 800b63c:	bd80      	pop	{r7, pc}
 800b63e:	bf00      	nop
 800b640:	200070e8 	.word	0x200070e8
 800b644:	08015d7c 	.word	0x08015d7c
 800b648:	0800b6f5 	.word	0x0800b6f5
 800b64c:	200070ec 	.word	0x200070ec

0800b650 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 800b650:	b580      	push	{r7, lr}
 800b652:	b084      	sub	sp, #16
 800b654:	af00      	add	r7, sp, #0
 800b656:	60f8      	str	r0, [r7, #12]
 800b658:	60b9      	str	r1, [r7, #8]
 800b65a:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800b65c:	e008      	b.n	800b670 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	699b      	ldr	r3, [r3, #24]
 800b662:	68ba      	ldr	r2, [r7, #8]
 800b664:	4413      	add	r3, r2
 800b666:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	6a1b      	ldr	r3, [r3, #32]
 800b66c:	68f8      	ldr	r0, [r7, #12]
 800b66e:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	699a      	ldr	r2, [r3, #24]
 800b674:	68bb      	ldr	r3, [r7, #8]
 800b676:	18d1      	adds	r1, r2, r3
 800b678:	68bb      	ldr	r3, [r7, #8]
 800b67a:	687a      	ldr	r2, [r7, #4]
 800b67c:	68f8      	ldr	r0, [r7, #12]
 800b67e:	f000 f8df 	bl	800b840 <prvInsertTimerInActiveList>
 800b682:	4603      	mov	r3, r0
 800b684:	2b00      	cmp	r3, #0
 800b686:	d1ea      	bne.n	800b65e <prvReloadTimer+0xe>
        }
    }
 800b688:	bf00      	nop
 800b68a:	bf00      	nop
 800b68c:	3710      	adds	r7, #16
 800b68e:	46bd      	mov	sp, r7
 800b690:	bd80      	pop	{r7, pc}
	...

0800b694 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 800b694:	b580      	push	{r7, lr}
 800b696:	b084      	sub	sp, #16
 800b698:	af00      	add	r7, sp, #0
 800b69a:	6078      	str	r0, [r7, #4]
 800b69c:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b69e:	4b14      	ldr	r3, [pc, #80]	@ (800b6f0 <prvProcessExpiredTimer+0x5c>)
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	68db      	ldr	r3, [r3, #12]
 800b6a4:	68db      	ldr	r3, [r3, #12]
 800b6a6:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	3304      	adds	r3, #4
 800b6ac:	4618      	mov	r0, r3
 800b6ae:	f7fd fafd 	bl	8008cac <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b6b8:	f003 0304 	and.w	r3, r3, #4
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d005      	beq.n	800b6cc <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 800b6c0:	683a      	ldr	r2, [r7, #0]
 800b6c2:	6879      	ldr	r1, [r7, #4]
 800b6c4:	68f8      	ldr	r0, [r7, #12]
 800b6c6:	f7ff ffc3 	bl	800b650 <prvReloadTimer>
 800b6ca:	e008      	b.n	800b6de <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b6d2:	f023 0301 	bic.w	r3, r3, #1
 800b6d6:	b2da      	uxtb	r2, r3
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	6a1b      	ldr	r3, [r3, #32]
 800b6e2:	68f8      	ldr	r0, [r7, #12]
 800b6e4:	4798      	blx	r3
    }
 800b6e6:	bf00      	nop
 800b6e8:	3710      	adds	r7, #16
 800b6ea:	46bd      	mov	sp, r7
 800b6ec:	bd80      	pop	{r7, pc}
 800b6ee:	bf00      	nop
 800b6f0:	200070e0 	.word	0x200070e0

0800b6f4 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 800b6f4:	b580      	push	{r7, lr}
 800b6f6:	b084      	sub	sp, #16
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b6fc:	f107 0308 	add.w	r3, r7, #8
 800b700:	4618      	mov	r0, r3
 800b702:	f000 f859 	bl	800b7b8 <prvGetNextExpireTime>
 800b706:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b708:	68bb      	ldr	r3, [r7, #8]
 800b70a:	4619      	mov	r1, r3
 800b70c:	68f8      	ldr	r0, [r7, #12]
 800b70e:	f000 f805 	bl	800b71c <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800b712:	f000 f8d7 	bl	800b8c4 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b716:	bf00      	nop
 800b718:	e7f0      	b.n	800b6fc <prvTimerTask+0x8>
	...

0800b71c <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 800b71c:	b580      	push	{r7, lr}
 800b71e:	b084      	sub	sp, #16
 800b720:	af00      	add	r7, sp, #0
 800b722:	6078      	str	r0, [r7, #4]
 800b724:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800b726:	f7fe fe7b 	bl	800a420 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b72a:	f107 0308 	add.w	r3, r7, #8
 800b72e:	4618      	mov	r0, r3
 800b730:	f000 f866 	bl	800b800 <prvSampleTimeNow>
 800b734:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800b736:	68bb      	ldr	r3, [r7, #8]
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d130      	bne.n	800b79e <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b73c:	683b      	ldr	r3, [r7, #0]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d10a      	bne.n	800b758 <prvProcessTimerOrBlockTask+0x3c>
 800b742:	687a      	ldr	r2, [r7, #4]
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	429a      	cmp	r2, r3
 800b748:	d806      	bhi.n	800b758 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800b74a:	f7fe fe77 	bl	800a43c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b74e:	68f9      	ldr	r1, [r7, #12]
 800b750:	6878      	ldr	r0, [r7, #4]
 800b752:	f7ff ff9f 	bl	800b694 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800b756:	e024      	b.n	800b7a2 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 800b758:	683b      	ldr	r3, [r7, #0]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d008      	beq.n	800b770 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b75e:	4b13      	ldr	r3, [pc, #76]	@ (800b7ac <prvProcessTimerOrBlockTask+0x90>)
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	2b00      	cmp	r3, #0
 800b766:	d101      	bne.n	800b76c <prvProcessTimerOrBlockTask+0x50>
 800b768:	2301      	movs	r3, #1
 800b76a:	e000      	b.n	800b76e <prvProcessTimerOrBlockTask+0x52>
 800b76c:	2300      	movs	r3, #0
 800b76e:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b770:	4b0f      	ldr	r3, [pc, #60]	@ (800b7b0 <prvProcessTimerOrBlockTask+0x94>)
 800b772:	6818      	ldr	r0, [r3, #0]
 800b774:	687a      	ldr	r2, [r7, #4]
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	1ad3      	subs	r3, r2, r3
 800b77a:	683a      	ldr	r2, [r7, #0]
 800b77c:	4619      	mov	r1, r3
 800b77e:	f7fe fa1d 	bl	8009bbc <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800b782:	f7fe fe5b 	bl	800a43c <xTaskResumeAll>
 800b786:	4603      	mov	r3, r0
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d10a      	bne.n	800b7a2 <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 800b78c:	4b09      	ldr	r3, [pc, #36]	@ (800b7b4 <prvProcessTimerOrBlockTask+0x98>)
 800b78e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b792:	601a      	str	r2, [r3, #0]
 800b794:	f3bf 8f4f 	dsb	sy
 800b798:	f3bf 8f6f 	isb	sy
    }
 800b79c:	e001      	b.n	800b7a2 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800b79e:	f7fe fe4d 	bl	800a43c <xTaskResumeAll>
    }
 800b7a2:	bf00      	nop
 800b7a4:	3710      	adds	r7, #16
 800b7a6:	46bd      	mov	sp, r7
 800b7a8:	bd80      	pop	{r7, pc}
 800b7aa:	bf00      	nop
 800b7ac:	200070e4 	.word	0x200070e4
 800b7b0:	200070e8 	.word	0x200070e8
 800b7b4:	e000ed04 	.word	0xe000ed04

0800b7b8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 800b7b8:	b480      	push	{r7}
 800b7ba:	b085      	sub	sp, #20
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b7c0:	4b0e      	ldr	r3, [pc, #56]	@ (800b7fc <prvGetNextExpireTime+0x44>)
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d101      	bne.n	800b7ce <prvGetNextExpireTime+0x16>
 800b7ca:	2201      	movs	r2, #1
 800b7cc:	e000      	b.n	800b7d0 <prvGetNextExpireTime+0x18>
 800b7ce:	2200      	movs	r2, #0
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d105      	bne.n	800b7e8 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b7dc:	4b07      	ldr	r3, [pc, #28]	@ (800b7fc <prvGetNextExpireTime+0x44>)
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	68db      	ldr	r3, [r3, #12]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	60fb      	str	r3, [r7, #12]
 800b7e6:	e001      	b.n	800b7ec <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 800b7e8:	2300      	movs	r3, #0
 800b7ea:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 800b7ec:	68fb      	ldr	r3, [r7, #12]
    }
 800b7ee:	4618      	mov	r0, r3
 800b7f0:	3714      	adds	r7, #20
 800b7f2:	46bd      	mov	sp, r7
 800b7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f8:	4770      	bx	lr
 800b7fa:	bf00      	nop
 800b7fc:	200070e0 	.word	0x200070e0

0800b800 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800b800:	b580      	push	{r7, lr}
 800b802:	b084      	sub	sp, #16
 800b804:	af00      	add	r7, sp, #0
 800b806:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 800b808:	f7fe ff2a 	bl	800a660 <xTaskGetTickCount>
 800b80c:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800b80e:	4b0b      	ldr	r3, [pc, #44]	@ (800b83c <prvSampleTimeNow+0x3c>)
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	68fa      	ldr	r2, [r7, #12]
 800b814:	429a      	cmp	r2, r3
 800b816:	d205      	bcs.n	800b824 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 800b818:	f000 f938 	bl	800ba8c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	2201      	movs	r2, #1
 800b820:	601a      	str	r2, [r3, #0]
 800b822:	e002      	b.n	800b82a <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	2200      	movs	r2, #0
 800b828:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800b82a:	4a04      	ldr	r2, [pc, #16]	@ (800b83c <prvSampleTimeNow+0x3c>)
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800b830:	68fb      	ldr	r3, [r7, #12]
    }
 800b832:	4618      	mov	r0, r3
 800b834:	3710      	adds	r7, #16
 800b836:	46bd      	mov	sp, r7
 800b838:	bd80      	pop	{r7, pc}
 800b83a:	bf00      	nop
 800b83c:	200070f0 	.word	0x200070f0

0800b840 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800b840:	b580      	push	{r7, lr}
 800b842:	b086      	sub	sp, #24
 800b844:	af00      	add	r7, sp, #0
 800b846:	60f8      	str	r0, [r7, #12]
 800b848:	60b9      	str	r1, [r7, #8]
 800b84a:	607a      	str	r2, [r7, #4]
 800b84c:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800b84e:	2300      	movs	r3, #0
 800b850:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	68ba      	ldr	r2, [r7, #8]
 800b856:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	68fa      	ldr	r2, [r7, #12]
 800b85c:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800b85e:	68ba      	ldr	r2, [r7, #8]
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	429a      	cmp	r2, r3
 800b864:	d812      	bhi.n	800b88c <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 800b866:	687a      	ldr	r2, [r7, #4]
 800b868:	683b      	ldr	r3, [r7, #0]
 800b86a:	1ad2      	subs	r2, r2, r3
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	699b      	ldr	r3, [r3, #24]
 800b870:	429a      	cmp	r2, r3
 800b872:	d302      	bcc.n	800b87a <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 800b874:	2301      	movs	r3, #1
 800b876:	617b      	str	r3, [r7, #20]
 800b878:	e01b      	b.n	800b8b2 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b87a:	4b10      	ldr	r3, [pc, #64]	@ (800b8bc <prvInsertTimerInActiveList+0x7c>)
 800b87c:	681a      	ldr	r2, [r3, #0]
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	3304      	adds	r3, #4
 800b882:	4619      	mov	r1, r3
 800b884:	4610      	mov	r0, r2
 800b886:	f7fd f9d6 	bl	8008c36 <vListInsert>
 800b88a:	e012      	b.n	800b8b2 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b88c:	687a      	ldr	r2, [r7, #4]
 800b88e:	683b      	ldr	r3, [r7, #0]
 800b890:	429a      	cmp	r2, r3
 800b892:	d206      	bcs.n	800b8a2 <prvInsertTimerInActiveList+0x62>
 800b894:	68ba      	ldr	r2, [r7, #8]
 800b896:	683b      	ldr	r3, [r7, #0]
 800b898:	429a      	cmp	r2, r3
 800b89a:	d302      	bcc.n	800b8a2 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800b89c:	2301      	movs	r3, #1
 800b89e:	617b      	str	r3, [r7, #20]
 800b8a0:	e007      	b.n	800b8b2 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b8a2:	4b07      	ldr	r3, [pc, #28]	@ (800b8c0 <prvInsertTimerInActiveList+0x80>)
 800b8a4:	681a      	ldr	r2, [r3, #0]
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	3304      	adds	r3, #4
 800b8aa:	4619      	mov	r1, r3
 800b8ac:	4610      	mov	r0, r2
 800b8ae:	f7fd f9c2 	bl	8008c36 <vListInsert>
            }
        }

        return xProcessTimerNow;
 800b8b2:	697b      	ldr	r3, [r7, #20]
    }
 800b8b4:	4618      	mov	r0, r3
 800b8b6:	3718      	adds	r7, #24
 800b8b8:	46bd      	mov	sp, r7
 800b8ba:	bd80      	pop	{r7, pc}
 800b8bc:	200070e4 	.word	0x200070e4
 800b8c0:	200070e0 	.word	0x200070e0

0800b8c4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 800b8c4:	b580      	push	{r7, lr}
 800b8c6:	b08a      	sub	sp, #40	@ 0x28
 800b8c8:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 800b8ca:	1d3b      	adds	r3, r7, #4
 800b8cc:	2200      	movs	r2, #0
 800b8ce:	601a      	str	r2, [r3, #0]
 800b8d0:	605a      	str	r2, [r3, #4]
 800b8d2:	609a      	str	r2, [r3, #8]
 800b8d4:	60da      	str	r2, [r3, #12]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 800b8d6:	e0c7      	b.n	800ba68 <prvProcessReceivedCommands+0x1a4>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	da19      	bge.n	800b912 <prvProcessReceivedCommands+0x4e>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b8de:	1d3b      	adds	r3, r7, #4
 800b8e0:	3304      	adds	r3, #4
 800b8e2:	627b      	str	r3, [r7, #36]	@ 0x24

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 800b8e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d10b      	bne.n	800b902 <prvProcessReceivedCommands+0x3e>
    __asm volatile
 800b8ea:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800b8ee:	f383 8811 	msr	BASEPRI, r3
 800b8f2:	f3bf 8f6f 	isb	sy
 800b8f6:	f3bf 8f4f 	dsb	sy
 800b8fa:	61bb      	str	r3, [r7, #24]
}
 800b8fc:	bf00      	nop
 800b8fe:	bf00      	nop
 800b900:	e7fd      	b.n	800b8fe <prvProcessReceivedCommands+0x3a>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b908:	6850      	ldr	r0, [r2, #4]
 800b90a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b90c:	6892      	ldr	r2, [r2, #8]
 800b90e:	4611      	mov	r1, r2
 800b910:	4798      	blx	r3
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	2b00      	cmp	r3, #0
 800b916:	f2c0 80a7 	blt.w	800ba68 <prvProcessReceivedCommands+0x1a4>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	623b      	str	r3, [r7, #32]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 800b91e:	6a3b      	ldr	r3, [r7, #32]
 800b920:	695b      	ldr	r3, [r3, #20]
 800b922:	2b00      	cmp	r3, #0
 800b924:	d004      	beq.n	800b930 <prvProcessReceivedCommands+0x6c>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b926:	6a3b      	ldr	r3, [r7, #32]
 800b928:	3304      	adds	r3, #4
 800b92a:	4618      	mov	r0, r3
 800b92c:	f7fd f9be 	bl	8008cac <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b930:	463b      	mov	r3, r7
 800b932:	4618      	mov	r0, r3
 800b934:	f7ff ff64 	bl	800b800 <prvSampleTimeNow>
 800b938:	61f8      	str	r0, [r7, #28]

                switch( xMessage.xMessageID )
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	3b01      	subs	r3, #1
 800b93e:	2b08      	cmp	r3, #8
 800b940:	f200 808f 	bhi.w	800ba62 <prvProcessReceivedCommands+0x19e>
 800b944:	a201      	add	r2, pc, #4	@ (adr r2, 800b94c <prvProcessReceivedCommands+0x88>)
 800b946:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b94a:	bf00      	nop
 800b94c:	0800b971 	.word	0x0800b971
 800b950:	0800b971 	.word	0x0800b971
 800b954:	0800b9d9 	.word	0x0800b9d9
 800b958:	0800b9ed 	.word	0x0800b9ed
 800b95c:	0800ba39 	.word	0x0800ba39
 800b960:	0800b971 	.word	0x0800b971
 800b964:	0800b971 	.word	0x0800b971
 800b968:	0800b9d9 	.word	0x0800b9d9
 800b96c:	0800b9ed 	.word	0x0800b9ed
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 800b970:	6a3b      	ldr	r3, [r7, #32]
 800b972:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b976:	f043 0301 	orr.w	r3, r3, #1
 800b97a:	b2da      	uxtb	r2, r3
 800b97c:	6a3b      	ldr	r3, [r7, #32]
 800b97e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b982:	68ba      	ldr	r2, [r7, #8]
 800b984:	6a3b      	ldr	r3, [r7, #32]
 800b986:	699b      	ldr	r3, [r3, #24]
 800b988:	18d1      	adds	r1, r2, r3
 800b98a:	68bb      	ldr	r3, [r7, #8]
 800b98c:	69fa      	ldr	r2, [r7, #28]
 800b98e:	6a38      	ldr	r0, [r7, #32]
 800b990:	f7ff ff56 	bl	800b840 <prvInsertTimerInActiveList>
 800b994:	4603      	mov	r3, r0
 800b996:	2b00      	cmp	r3, #0
 800b998:	d065      	beq.n	800ba66 <prvProcessReceivedCommands+0x1a2>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800b99a:	6a3b      	ldr	r3, [r7, #32]
 800b99c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b9a0:	f003 0304 	and.w	r3, r3, #4
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d009      	beq.n	800b9bc <prvProcessReceivedCommands+0xf8>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 800b9a8:	68ba      	ldr	r2, [r7, #8]
 800b9aa:	6a3b      	ldr	r3, [r7, #32]
 800b9ac:	699b      	ldr	r3, [r3, #24]
 800b9ae:	4413      	add	r3, r2
 800b9b0:	69fa      	ldr	r2, [r7, #28]
 800b9b2:	4619      	mov	r1, r3
 800b9b4:	6a38      	ldr	r0, [r7, #32]
 800b9b6:	f7ff fe4b 	bl	800b650 <prvReloadTimer>
 800b9ba:	e008      	b.n	800b9ce <prvProcessReceivedCommands+0x10a>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800b9bc:	6a3b      	ldr	r3, [r7, #32]
 800b9be:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b9c2:	f023 0301 	bic.w	r3, r3, #1
 800b9c6:	b2da      	uxtb	r2, r3
 800b9c8:	6a3b      	ldr	r3, [r7, #32]
 800b9ca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b9ce:	6a3b      	ldr	r3, [r7, #32]
 800b9d0:	6a1b      	ldr	r3, [r3, #32]
 800b9d2:	6a38      	ldr	r0, [r7, #32]
 800b9d4:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 800b9d6:	e046      	b.n	800ba66 <prvProcessReceivedCommands+0x1a2>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800b9d8:	6a3b      	ldr	r3, [r7, #32]
 800b9da:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b9de:	f023 0301 	bic.w	r3, r3, #1
 800b9e2:	b2da      	uxtb	r2, r3
 800b9e4:	6a3b      	ldr	r3, [r7, #32]
 800b9e6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800b9ea:	e03d      	b.n	800ba68 <prvProcessReceivedCommands+0x1a4>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 800b9ec:	6a3b      	ldr	r3, [r7, #32]
 800b9ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b9f2:	f043 0301 	orr.w	r3, r3, #1
 800b9f6:	b2da      	uxtb	r2, r3
 800b9f8:	6a3b      	ldr	r3, [r7, #32]
 800b9fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b9fe:	68ba      	ldr	r2, [r7, #8]
 800ba00:	6a3b      	ldr	r3, [r7, #32]
 800ba02:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ba04:	6a3b      	ldr	r3, [r7, #32]
 800ba06:	699b      	ldr	r3, [r3, #24]
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d10b      	bne.n	800ba24 <prvProcessReceivedCommands+0x160>
    __asm volatile
 800ba0c:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800ba10:	f383 8811 	msr	BASEPRI, r3
 800ba14:	f3bf 8f6f 	isb	sy
 800ba18:	f3bf 8f4f 	dsb	sy
 800ba1c:	617b      	str	r3, [r7, #20]
}
 800ba1e:	bf00      	nop
 800ba20:	bf00      	nop
 800ba22:	e7fd      	b.n	800ba20 <prvProcessReceivedCommands+0x15c>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ba24:	6a3b      	ldr	r3, [r7, #32]
 800ba26:	699a      	ldr	r2, [r3, #24]
 800ba28:	69fb      	ldr	r3, [r7, #28]
 800ba2a:	18d1      	adds	r1, r2, r3
 800ba2c:	69fb      	ldr	r3, [r7, #28]
 800ba2e:	69fa      	ldr	r2, [r7, #28]
 800ba30:	6a38      	ldr	r0, [r7, #32]
 800ba32:	f7ff ff05 	bl	800b840 <prvInsertTimerInActiveList>
                        break;
 800ba36:	e017      	b.n	800ba68 <prvProcessReceivedCommands+0x1a4>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ba38:	6a3b      	ldr	r3, [r7, #32]
 800ba3a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ba3e:	f003 0302 	and.w	r3, r3, #2
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d103      	bne.n	800ba4e <prvProcessReceivedCommands+0x18a>
                            {
                                vPortFree( pxTimer );
 800ba46:	6a38      	ldr	r0, [r7, #32]
 800ba48:	f000 f9bc 	bl	800bdc4 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800ba4c:	e00c      	b.n	800ba68 <prvProcessReceivedCommands+0x1a4>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800ba4e:	6a3b      	ldr	r3, [r7, #32]
 800ba50:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ba54:	f023 0301 	bic.w	r3, r3, #1
 800ba58:	b2da      	uxtb	r2, r3
 800ba5a:	6a3b      	ldr	r3, [r7, #32]
 800ba5c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800ba60:	e002      	b.n	800ba68 <prvProcessReceivedCommands+0x1a4>

                    default:
                        /* Don't expect to get here. */
                        break;
 800ba62:	bf00      	nop
 800ba64:	e000      	b.n	800ba68 <prvProcessReceivedCommands+0x1a4>
                        break;
 800ba66:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 800ba68:	4b07      	ldr	r3, [pc, #28]	@ (800ba88 <prvProcessReceivedCommands+0x1c4>)
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	1d39      	adds	r1, r7, #4
 800ba6e:	2200      	movs	r2, #0
 800ba70:	4618      	mov	r0, r3
 800ba72:	f7fd fccf 	bl	8009414 <xQueueReceive>
 800ba76:	4603      	mov	r3, r0
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	f47f af2d 	bne.w	800b8d8 <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 800ba7e:	bf00      	nop
 800ba80:	bf00      	nop
 800ba82:	3728      	adds	r7, #40	@ 0x28
 800ba84:	46bd      	mov	sp, r7
 800ba86:	bd80      	pop	{r7, pc}
 800ba88:	200070e8 	.word	0x200070e8

0800ba8c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 800ba8c:	b580      	push	{r7, lr}
 800ba8e:	b082      	sub	sp, #8
 800ba90:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ba92:	e009      	b.n	800baa8 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ba94:	4b0e      	ldr	r3, [pc, #56]	@ (800bad0 <prvSwitchTimerLists+0x44>)
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	68db      	ldr	r3, [r3, #12]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800ba9e:	f04f 31ff 	mov.w	r1, #4294967295
 800baa2:	6838      	ldr	r0, [r7, #0]
 800baa4:	f7ff fdf6 	bl	800b694 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800baa8:	4b09      	ldr	r3, [pc, #36]	@ (800bad0 <prvSwitchTimerLists+0x44>)
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d1f0      	bne.n	800ba94 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 800bab2:	4b07      	ldr	r3, [pc, #28]	@ (800bad0 <prvSwitchTimerLists+0x44>)
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 800bab8:	4b06      	ldr	r3, [pc, #24]	@ (800bad4 <prvSwitchTimerLists+0x48>)
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	4a04      	ldr	r2, [pc, #16]	@ (800bad0 <prvSwitchTimerLists+0x44>)
 800babe:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800bac0:	4a04      	ldr	r2, [pc, #16]	@ (800bad4 <prvSwitchTimerLists+0x48>)
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	6013      	str	r3, [r2, #0]
    }
 800bac6:	bf00      	nop
 800bac8:	3708      	adds	r7, #8
 800baca:	46bd      	mov	sp, r7
 800bacc:	bd80      	pop	{r7, pc}
 800bace:	bf00      	nop
 800bad0:	200070e0 	.word	0x200070e0
 800bad4:	200070e4 	.word	0x200070e4

0800bad8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800bad8:	b580      	push	{r7, lr}
 800bada:	b082      	sub	sp, #8
 800badc:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800bade:	f000 fc49 	bl	800c374 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800bae2:	4b15      	ldr	r3, [pc, #84]	@ (800bb38 <prvCheckForValidListAndQueue+0x60>)
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d120      	bne.n	800bb2c <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 800baea:	4814      	ldr	r0, [pc, #80]	@ (800bb3c <prvCheckForValidListAndQueue+0x64>)
 800baec:	f7fd f84c 	bl	8008b88 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800baf0:	4813      	ldr	r0, [pc, #76]	@ (800bb40 <prvCheckForValidListAndQueue+0x68>)
 800baf2:	f7fd f849 	bl	8008b88 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800baf6:	4b13      	ldr	r3, [pc, #76]	@ (800bb44 <prvCheckForValidListAndQueue+0x6c>)
 800baf8:	4a10      	ldr	r2, [pc, #64]	@ (800bb3c <prvCheckForValidListAndQueue+0x64>)
 800bafa:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800bafc:	4b12      	ldr	r3, [pc, #72]	@ (800bb48 <prvCheckForValidListAndQueue+0x70>)
 800bafe:	4a10      	ldr	r2, [pc, #64]	@ (800bb40 <prvCheckForValidListAndQueue+0x68>)
 800bb00:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ];

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800bb02:	2300      	movs	r3, #0
 800bb04:	9300      	str	r3, [sp, #0]
 800bb06:	4b11      	ldr	r3, [pc, #68]	@ (800bb4c <prvCheckForValidListAndQueue+0x74>)
 800bb08:	4a11      	ldr	r2, [pc, #68]	@ (800bb50 <prvCheckForValidListAndQueue+0x78>)
 800bb0a:	2110      	movs	r1, #16
 800bb0c:	200a      	movs	r0, #10
 800bb0e:	f7fd f993 	bl	8008e38 <xQueueGenericCreateStatic>
 800bb12:	4603      	mov	r3, r0
 800bb14:	4a08      	ldr	r2, [pc, #32]	@ (800bb38 <prvCheckForValidListAndQueue+0x60>)
 800bb16:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 800bb18:	4b07      	ldr	r3, [pc, #28]	@ (800bb38 <prvCheckForValidListAndQueue+0x60>)
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d005      	beq.n	800bb2c <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800bb20:	4b05      	ldr	r3, [pc, #20]	@ (800bb38 <prvCheckForValidListAndQueue+0x60>)
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	490b      	ldr	r1, [pc, #44]	@ (800bb54 <prvCheckForValidListAndQueue+0x7c>)
 800bb26:	4618      	mov	r0, r3
 800bb28:	f7fd ffbe 	bl	8009aa8 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800bb2c:	f000 fc54 	bl	800c3d8 <vPortExitCritical>
    }
 800bb30:	bf00      	nop
 800bb32:	46bd      	mov	sp, r7
 800bb34:	bd80      	pop	{r7, pc}
 800bb36:	bf00      	nop
 800bb38:	200070e8 	.word	0x200070e8
 800bb3c:	200070b8 	.word	0x200070b8
 800bb40:	200070cc 	.word	0x200070cc
 800bb44:	200070e0 	.word	0x200070e0
 800bb48:	200070e4 	.word	0x200070e4
 800bb4c:	20007194 	.word	0x20007194
 800bb50:	200070f4 	.word	0x200070f4
 800bb54:	08015d84 	.word	0x08015d84

0800bb58 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	b08e      	sub	sp, #56	@ 0x38
 800bb5c:	af00      	add	r7, sp, #0
 800bb5e:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 800bb60:	2300      	movs	r3, #0
 800bb62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d022      	beq.n	800bbb0 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 800bb6a:	2308      	movs	r3, #8
 800bb6c:	43db      	mvns	r3, r3
 800bb6e:	687a      	ldr	r2, [r7, #4]
 800bb70:	429a      	cmp	r2, r3
 800bb72:	d81b      	bhi.n	800bbac <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 800bb74:	2208      	movs	r2, #8
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	4413      	add	r3, r2
 800bb7a:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	f003 0307 	and.w	r3, r3, #7
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d014      	beq.n	800bbb0 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	f003 0307 	and.w	r3, r3, #7
 800bb8c:	f1c3 0308 	rsb	r3, r3, #8
 800bb90:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 800bb92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb94:	43db      	mvns	r3, r3
 800bb96:	687a      	ldr	r2, [r7, #4]
 800bb98:	429a      	cmp	r2, r3
 800bb9a:	d804      	bhi.n	800bba6 <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 800bb9c:	687a      	ldr	r2, [r7, #4]
 800bb9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bba0:	4413      	add	r3, r2
 800bba2:	607b      	str	r3, [r7, #4]
 800bba4:	e004      	b.n	800bbb0 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 800bba6:	2300      	movs	r3, #0
 800bba8:	607b      	str	r3, [r7, #4]
 800bbaa:	e001      	b.n	800bbb0 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 800bbac:	2300      	movs	r3, #0
 800bbae:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 800bbb0:	f7fe fc36 	bl	800a420 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800bbb4:	4b7c      	ldr	r3, [pc, #496]	@ (800bda8 <pvPortMalloc+0x250>)
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d101      	bne.n	800bbc0 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 800bbbc:	f000 f984 	bl	800bec8 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	f2c0 80d3 	blt.w	800bd6e <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	f000 80cf 	beq.w	800bd6e <pvPortMalloc+0x216>
 800bbd0:	4b76      	ldr	r3, [pc, #472]	@ (800bdac <pvPortMalloc+0x254>)
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	687a      	ldr	r2, [r7, #4]
 800bbd6:	429a      	cmp	r2, r3
 800bbd8:	f200 80c9 	bhi.w	800bd6e <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800bbdc:	4b74      	ldr	r3, [pc, #464]	@ (800bdb0 <pvPortMalloc+0x258>)
 800bbde:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 800bbe0:	4b73      	ldr	r3, [pc, #460]	@ (800bdb0 <pvPortMalloc+0x258>)
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 800bbe6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbe8:	4a72      	ldr	r2, [pc, #456]	@ (800bdb4 <pvPortMalloc+0x25c>)
 800bbea:	4293      	cmp	r3, r2
 800bbec:	d305      	bcc.n	800bbfa <pvPortMalloc+0xa2>
 800bbee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbf0:	4a71      	ldr	r2, [pc, #452]	@ (800bdb8 <pvPortMalloc+0x260>)
 800bbf2:	4293      	cmp	r3, r2
 800bbf4:	d801      	bhi.n	800bbfa <pvPortMalloc+0xa2>
 800bbf6:	2301      	movs	r3, #1
 800bbf8:	e000      	b.n	800bbfc <pvPortMalloc+0xa4>
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d129      	bne.n	800bc54 <pvPortMalloc+0xfc>
    __asm volatile
 800bc00:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800bc04:	f383 8811 	msr	BASEPRI, r3
 800bc08:	f3bf 8f6f 	isb	sy
 800bc0c:	f3bf 8f4f 	dsb	sy
 800bc10:	623b      	str	r3, [r7, #32]
}
 800bc12:	bf00      	nop
 800bc14:	bf00      	nop
 800bc16:	e7fd      	b.n	800bc14 <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 800bc18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc1a:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 800bc1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 800bc22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc24:	4a63      	ldr	r2, [pc, #396]	@ (800bdb4 <pvPortMalloc+0x25c>)
 800bc26:	4293      	cmp	r3, r2
 800bc28:	d305      	bcc.n	800bc36 <pvPortMalloc+0xde>
 800bc2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc2c:	4a62      	ldr	r2, [pc, #392]	@ (800bdb8 <pvPortMalloc+0x260>)
 800bc2e:	4293      	cmp	r3, r2
 800bc30:	d801      	bhi.n	800bc36 <pvPortMalloc+0xde>
 800bc32:	2301      	movs	r3, #1
 800bc34:	e000      	b.n	800bc38 <pvPortMalloc+0xe0>
 800bc36:	2300      	movs	r3, #0
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d10b      	bne.n	800bc54 <pvPortMalloc+0xfc>
    __asm volatile
 800bc3c:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800bc40:	f383 8811 	msr	BASEPRI, r3
 800bc44:	f3bf 8f6f 	isb	sy
 800bc48:	f3bf 8f4f 	dsb	sy
 800bc4c:	61fb      	str	r3, [r7, #28]
}
 800bc4e:	bf00      	nop
 800bc50:	bf00      	nop
 800bc52:	e7fd      	b.n	800bc50 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 800bc54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc56:	685b      	ldr	r3, [r3, #4]
 800bc58:	687a      	ldr	r2, [r7, #4]
 800bc5a:	429a      	cmp	r2, r3
 800bc5c:	d903      	bls.n	800bc66 <pvPortMalloc+0x10e>
 800bc5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d1d8      	bne.n	800bc18 <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800bc66:	4b50      	ldr	r3, [pc, #320]	@ (800bda8 <pvPortMalloc+0x250>)
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bc6c:	429a      	cmp	r2, r3
 800bc6e:	d07e      	beq.n	800bd6e <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 800bc70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	2208      	movs	r2, #8
 800bc76:	4413      	add	r3, r2
 800bc78:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 800bc7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc7c:	4a4d      	ldr	r2, [pc, #308]	@ (800bdb4 <pvPortMalloc+0x25c>)
 800bc7e:	4293      	cmp	r3, r2
 800bc80:	d305      	bcc.n	800bc8e <pvPortMalloc+0x136>
 800bc82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc84:	4a4c      	ldr	r2, [pc, #304]	@ (800bdb8 <pvPortMalloc+0x260>)
 800bc86:	4293      	cmp	r3, r2
 800bc88:	d801      	bhi.n	800bc8e <pvPortMalloc+0x136>
 800bc8a:	2301      	movs	r3, #1
 800bc8c:	e000      	b.n	800bc90 <pvPortMalloc+0x138>
 800bc8e:	2300      	movs	r3, #0
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d10b      	bne.n	800bcac <pvPortMalloc+0x154>
    __asm volatile
 800bc94:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800bc98:	f383 8811 	msr	BASEPRI, r3
 800bc9c:	f3bf 8f6f 	isb	sy
 800bca0:	f3bf 8f4f 	dsb	sy
 800bca4:	61bb      	str	r3, [r7, #24]
}
 800bca6:	bf00      	nop
 800bca8:	bf00      	nop
 800bcaa:	e7fd      	b.n	800bca8 <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800bcac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcae:	681a      	ldr	r2, [r3, #0]
 800bcb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcb2:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 800bcb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcb6:	685b      	ldr	r3, [r3, #4]
 800bcb8:	687a      	ldr	r2, [r7, #4]
 800bcba:	429a      	cmp	r2, r3
 800bcbc:	d90b      	bls.n	800bcd6 <pvPortMalloc+0x17e>
    __asm volatile
 800bcbe:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800bcc2:	f383 8811 	msr	BASEPRI, r3
 800bcc6:	f3bf 8f6f 	isb	sy
 800bcca:	f3bf 8f4f 	dsb	sy
 800bcce:	617b      	str	r3, [r7, #20]
}
 800bcd0:	bf00      	nop
 800bcd2:	bf00      	nop
 800bcd4:	e7fd      	b.n	800bcd2 <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bcd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcd8:	685a      	ldr	r2, [r3, #4]
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	1ad2      	subs	r2, r2, r3
 800bcde:	2308      	movs	r3, #8
 800bce0:	005b      	lsls	r3, r3, #1
 800bce2:	429a      	cmp	r2, r3
 800bce4:	d924      	bls.n	800bd30 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800bce6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	4413      	add	r3, r2
 800bcec:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bcee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcf0:	f003 0307 	and.w	r3, r3, #7
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d00b      	beq.n	800bd10 <pvPortMalloc+0x1b8>
    __asm volatile
 800bcf8:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800bcfc:	f383 8811 	msr	BASEPRI, r3
 800bd00:	f3bf 8f6f 	isb	sy
 800bd04:	f3bf 8f4f 	dsb	sy
 800bd08:	613b      	str	r3, [r7, #16]
}
 800bd0a:	bf00      	nop
 800bd0c:	bf00      	nop
 800bd0e:	e7fd      	b.n	800bd0c <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800bd10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd12:	685a      	ldr	r2, [r3, #4]
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	1ad2      	subs	r2, r2, r3
 800bd18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd1a:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 800bd1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd1e:	687a      	ldr	r2, [r7, #4]
 800bd20:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 800bd22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd24:	681a      	ldr	r2, [r3, #0]
 800bd26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd28:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 800bd2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd2e:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800bd30:	4b1e      	ldr	r3, [pc, #120]	@ (800bdac <pvPortMalloc+0x254>)
 800bd32:	681a      	ldr	r2, [r3, #0]
 800bd34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd36:	685b      	ldr	r3, [r3, #4]
 800bd38:	1ad3      	subs	r3, r2, r3
 800bd3a:	4a1c      	ldr	r2, [pc, #112]	@ (800bdac <pvPortMalloc+0x254>)
 800bd3c:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800bd3e:	4b1b      	ldr	r3, [pc, #108]	@ (800bdac <pvPortMalloc+0x254>)
 800bd40:	681a      	ldr	r2, [r3, #0]
 800bd42:	4b1e      	ldr	r3, [pc, #120]	@ (800bdbc <pvPortMalloc+0x264>)
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	429a      	cmp	r2, r3
 800bd48:	d203      	bcs.n	800bd52 <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800bd4a:	4b18      	ldr	r3, [pc, #96]	@ (800bdac <pvPortMalloc+0x254>)
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	4a1b      	ldr	r2, [pc, #108]	@ (800bdbc <pvPortMalloc+0x264>)
 800bd50:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800bd52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd54:	685b      	ldr	r3, [r3, #4]
 800bd56:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800bd5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd5c:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800bd5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd60:	2200      	movs	r2, #0
 800bd62:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800bd64:	4b16      	ldr	r3, [pc, #88]	@ (800bdc0 <pvPortMalloc+0x268>)
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	3301      	adds	r3, #1
 800bd6a:	4a15      	ldr	r2, [pc, #84]	@ (800bdc0 <pvPortMalloc+0x268>)
 800bd6c:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800bd6e:	f7fe fb65 	bl	800a43c <xTaskResumeAll>

    #if ( configUSE_MALLOC_FAILED_HOOK == 1 )
    {
        if( pvReturn == NULL )
 800bd72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d101      	bne.n	800bd7c <pvPortMalloc+0x224>
        {
            vApplicationMallocFailedHook();
 800bd78:	f7f5 fbd0 	bl	800151c <vApplicationMallocFailedHook>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800bd7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd7e:	f003 0307 	and.w	r3, r3, #7
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d00b      	beq.n	800bd9e <pvPortMalloc+0x246>
    __asm volatile
 800bd86:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800bd8a:	f383 8811 	msr	BASEPRI, r3
 800bd8e:	f3bf 8f6f 	isb	sy
 800bd92:	f3bf 8f4f 	dsb	sy
 800bd96:	60fb      	str	r3, [r7, #12]
}
 800bd98:	bf00      	nop
 800bd9a:	bf00      	nop
 800bd9c:	e7fd      	b.n	800bd9a <pvPortMalloc+0x242>
    return pvReturn;
 800bd9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800bda0:	4618      	mov	r0, r3
 800bda2:	3738      	adds	r7, #56	@ 0x38
 800bda4:	46bd      	mov	sp, r7
 800bda6:	bd80      	pop	{r7, pc}
 800bda8:	2001b9ec 	.word	0x2001b9ec
 800bdac:	2001b9f0 	.word	0x2001b9f0
 800bdb0:	2001b9e4 	.word	0x2001b9e4
 800bdb4:	200071e4 	.word	0x200071e4
 800bdb8:	2001b9e3 	.word	0x2001b9e3
 800bdbc:	2001b9f4 	.word	0x2001b9f4
 800bdc0:	2001b9f8 	.word	0x2001b9f8

0800bdc4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800bdc4:	b580      	push	{r7, lr}
 800bdc6:	b088      	sub	sp, #32
 800bdc8:	af00      	add	r7, sp, #0
 800bdca:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d060      	beq.n	800be98 <vPortFree+0xd4>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800bdd6:	2308      	movs	r3, #8
 800bdd8:	425b      	negs	r3, r3
 800bdda:	69fa      	ldr	r2, [r7, #28]
 800bddc:	4413      	add	r3, r2
 800bdde:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 800bde0:	69fb      	ldr	r3, [r7, #28]
 800bde2:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 800bde4:	69bb      	ldr	r3, [r7, #24]
 800bde6:	4a2e      	ldr	r2, [pc, #184]	@ (800bea0 <vPortFree+0xdc>)
 800bde8:	4293      	cmp	r3, r2
 800bdea:	d305      	bcc.n	800bdf8 <vPortFree+0x34>
 800bdec:	69bb      	ldr	r3, [r7, #24]
 800bdee:	4a2d      	ldr	r2, [pc, #180]	@ (800bea4 <vPortFree+0xe0>)
 800bdf0:	4293      	cmp	r3, r2
 800bdf2:	d801      	bhi.n	800bdf8 <vPortFree+0x34>
 800bdf4:	2301      	movs	r3, #1
 800bdf6:	e000      	b.n	800bdfa <vPortFree+0x36>
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d10b      	bne.n	800be16 <vPortFree+0x52>
    __asm volatile
 800bdfe:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800be02:	f383 8811 	msr	BASEPRI, r3
 800be06:	f3bf 8f6f 	isb	sy
 800be0a:	f3bf 8f4f 	dsb	sy
 800be0e:	617b      	str	r3, [r7, #20]
}
 800be10:	bf00      	nop
 800be12:	bf00      	nop
 800be14:	e7fd      	b.n	800be12 <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 800be16:	69bb      	ldr	r3, [r7, #24]
 800be18:	685b      	ldr	r3, [r3, #4]
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	db0b      	blt.n	800be36 <vPortFree+0x72>
    __asm volatile
 800be1e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800be22:	f383 8811 	msr	BASEPRI, r3
 800be26:	f3bf 8f6f 	isb	sy
 800be2a:	f3bf 8f4f 	dsb	sy
 800be2e:	613b      	str	r3, [r7, #16]
}
 800be30:	bf00      	nop
 800be32:	bf00      	nop
 800be34:	e7fd      	b.n	800be32 <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800be36:	69bb      	ldr	r3, [r7, #24]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d00b      	beq.n	800be56 <vPortFree+0x92>
    __asm volatile
 800be3e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800be42:	f383 8811 	msr	BASEPRI, r3
 800be46:	f3bf 8f6f 	isb	sy
 800be4a:	f3bf 8f4f 	dsb	sy
 800be4e:	60fb      	str	r3, [r7, #12]
}
 800be50:	bf00      	nop
 800be52:	bf00      	nop
 800be54:	e7fd      	b.n	800be52 <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 800be56:	69bb      	ldr	r3, [r7, #24]
 800be58:	685b      	ldr	r3, [r3, #4]
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	da1c      	bge.n	800be98 <vPortFree+0xd4>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800be5e:	69bb      	ldr	r3, [r7, #24]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	2b00      	cmp	r3, #0
 800be64:	d118      	bne.n	800be98 <vPortFree+0xd4>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 800be66:	69bb      	ldr	r3, [r7, #24]
 800be68:	685b      	ldr	r3, [r3, #4]
 800be6a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800be6e:	69bb      	ldr	r3, [r7, #24]
 800be70:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 800be72:	f7fe fad5 	bl	800a420 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 800be76:	69bb      	ldr	r3, [r7, #24]
 800be78:	685a      	ldr	r2, [r3, #4]
 800be7a:	4b0b      	ldr	r3, [pc, #44]	@ (800bea8 <vPortFree+0xe4>)
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	4413      	add	r3, r2
 800be80:	4a09      	ldr	r2, [pc, #36]	@ (800bea8 <vPortFree+0xe4>)
 800be82:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800be84:	69b8      	ldr	r0, [r7, #24]
 800be86:	f000 f879 	bl	800bf7c <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800be8a:	4b08      	ldr	r3, [pc, #32]	@ (800beac <vPortFree+0xe8>)
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	3301      	adds	r3, #1
 800be90:	4a06      	ldr	r2, [pc, #24]	@ (800beac <vPortFree+0xe8>)
 800be92:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 800be94:	f7fe fad2 	bl	800a43c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800be98:	bf00      	nop
 800be9a:	3720      	adds	r7, #32
 800be9c:	46bd      	mov	sp, r7
 800be9e:	bd80      	pop	{r7, pc}
 800bea0:	200071e4 	.word	0x200071e4
 800bea4:	2001b9e3 	.word	0x2001b9e3
 800bea8:	2001b9f0 	.word	0x2001b9f0
 800beac:	2001b9fc 	.word	0x2001b9fc

0800beb0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 800beb0:	b480      	push	{r7}
 800beb2:	af00      	add	r7, sp, #0
    return xFreeBytesRemaining;
 800beb4:	4b03      	ldr	r3, [pc, #12]	@ (800bec4 <xPortGetFreeHeapSize+0x14>)
 800beb6:	681b      	ldr	r3, [r3, #0]
}
 800beb8:	4618      	mov	r0, r3
 800beba:	46bd      	mov	sp, r7
 800bebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec0:	4770      	bx	lr
 800bec2:	bf00      	nop
 800bec4:	2001b9f0 	.word	0x2001b9f0

0800bec8 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800bec8:	b480      	push	{r7}
 800beca:	b085      	sub	sp, #20
 800becc:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800bece:	f44f 33a4 	mov.w	r3, #83968	@ 0x14800
 800bed2:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 800bed4:	4b24      	ldr	r3, [pc, #144]	@ (800bf68 <prvHeapInit+0xa0>)
 800bed6:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	f003 0307 	and.w	r3, r3, #7
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d00c      	beq.n	800befc <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	3307      	adds	r3, #7
 800bee6:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	f023 0307 	bic.w	r3, r3, #7
 800beee:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 800bef0:	68ba      	ldr	r2, [r7, #8]
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	1ad3      	subs	r3, r2, r3
 800bef6:	4a1c      	ldr	r2, [pc, #112]	@ (800bf68 <prvHeapInit+0xa0>)
 800bef8:	4413      	add	r3, r2
 800befa:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	4a1b      	ldr	r2, [pc, #108]	@ (800bf6c <prvHeapInit+0xa4>)
 800bf00:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800bf02:	4b1a      	ldr	r3, [pc, #104]	@ (800bf6c <prvHeapInit+0xa4>)
 800bf04:	2200      	movs	r2, #0
 800bf06:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 800bf08:	68fa      	ldr	r2, [r7, #12]
 800bf0a:	68bb      	ldr	r3, [r7, #8]
 800bf0c:	4413      	add	r3, r2
 800bf0e:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 800bf10:	2208      	movs	r2, #8
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	1a9b      	subs	r3, r3, r2
 800bf16:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	f023 0307 	bic.w	r3, r3, #7
 800bf1e:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	4a13      	ldr	r2, [pc, #76]	@ (800bf70 <prvHeapInit+0xa8>)
 800bf24:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800bf26:	4b12      	ldr	r3, [pc, #72]	@ (800bf70 <prvHeapInit+0xa8>)
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	2200      	movs	r2, #0
 800bf2c:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 800bf2e:	4b10      	ldr	r3, [pc, #64]	@ (800bf70 <prvHeapInit+0xa8>)
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	2200      	movs	r2, #0
 800bf34:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800bf3a:	683b      	ldr	r3, [r7, #0]
 800bf3c:	687a      	ldr	r2, [r7, #4]
 800bf3e:	1ad2      	subs	r2, r2, r3
 800bf40:	683b      	ldr	r3, [r7, #0]
 800bf42:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 800bf44:	4b0a      	ldr	r3, [pc, #40]	@ (800bf70 <prvHeapInit+0xa8>)
 800bf46:	681a      	ldr	r2, [r3, #0]
 800bf48:	683b      	ldr	r3, [r7, #0]
 800bf4a:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bf4c:	683b      	ldr	r3, [r7, #0]
 800bf4e:	685b      	ldr	r3, [r3, #4]
 800bf50:	4a08      	ldr	r2, [pc, #32]	@ (800bf74 <prvHeapInit+0xac>)
 800bf52:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bf54:	683b      	ldr	r3, [r7, #0]
 800bf56:	685b      	ldr	r3, [r3, #4]
 800bf58:	4a07      	ldr	r2, [pc, #28]	@ (800bf78 <prvHeapInit+0xb0>)
 800bf5a:	6013      	str	r3, [r2, #0]
}
 800bf5c:	bf00      	nop
 800bf5e:	3714      	adds	r7, #20
 800bf60:	46bd      	mov	sp, r7
 800bf62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf66:	4770      	bx	lr
 800bf68:	200071e4 	.word	0x200071e4
 800bf6c:	2001b9e4 	.word	0x2001b9e4
 800bf70:	2001b9ec 	.word	0x2001b9ec
 800bf74:	2001b9f4 	.word	0x2001b9f4
 800bf78:	2001b9f0 	.word	0x2001b9f0

0800bf7c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 800bf7c:	b480      	push	{r7}
 800bf7e:	b087      	sub	sp, #28
 800bf80:	af00      	add	r7, sp, #0
 800bf82:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 800bf84:	4b36      	ldr	r3, [pc, #216]	@ (800c060 <prvInsertBlockIntoFreeList+0xe4>)
 800bf86:	617b      	str	r3, [r7, #20]
 800bf88:	e002      	b.n	800bf90 <prvInsertBlockIntoFreeList+0x14>
 800bf8a:	697b      	ldr	r3, [r7, #20]
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	617b      	str	r3, [r7, #20]
 800bf90:	697b      	ldr	r3, [r7, #20]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	687a      	ldr	r2, [r7, #4]
 800bf96:	429a      	cmp	r2, r3
 800bf98:	d8f7      	bhi.n	800bf8a <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 800bf9a:	697b      	ldr	r3, [r7, #20]
 800bf9c:	4a30      	ldr	r2, [pc, #192]	@ (800c060 <prvInsertBlockIntoFreeList+0xe4>)
 800bf9e:	4293      	cmp	r3, r2
 800bfa0:	d018      	beq.n	800bfd4 <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 800bfa2:	697b      	ldr	r3, [r7, #20]
 800bfa4:	4a2f      	ldr	r2, [pc, #188]	@ (800c064 <prvInsertBlockIntoFreeList+0xe8>)
 800bfa6:	4293      	cmp	r3, r2
 800bfa8:	d305      	bcc.n	800bfb6 <prvInsertBlockIntoFreeList+0x3a>
 800bfaa:	697b      	ldr	r3, [r7, #20]
 800bfac:	4a2e      	ldr	r2, [pc, #184]	@ (800c068 <prvInsertBlockIntoFreeList+0xec>)
 800bfae:	4293      	cmp	r3, r2
 800bfb0:	d801      	bhi.n	800bfb6 <prvInsertBlockIntoFreeList+0x3a>
 800bfb2:	2301      	movs	r3, #1
 800bfb4:	e000      	b.n	800bfb8 <prvInsertBlockIntoFreeList+0x3c>
 800bfb6:	2300      	movs	r3, #0
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d10b      	bne.n	800bfd4 <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 800bfbc:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800bfc0:	f383 8811 	msr	BASEPRI, r3
 800bfc4:	f3bf 8f6f 	isb	sy
 800bfc8:	f3bf 8f4f 	dsb	sy
 800bfcc:	60fb      	str	r3, [r7, #12]
}
 800bfce:	bf00      	nop
 800bfd0:	bf00      	nop
 800bfd2:	e7fd      	b.n	800bfd0 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800bfd4:	697b      	ldr	r3, [r7, #20]
 800bfd6:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800bfd8:	697b      	ldr	r3, [r7, #20]
 800bfda:	685b      	ldr	r3, [r3, #4]
 800bfdc:	693a      	ldr	r2, [r7, #16]
 800bfde:	4413      	add	r3, r2
 800bfe0:	687a      	ldr	r2, [r7, #4]
 800bfe2:	429a      	cmp	r2, r3
 800bfe4:	d108      	bne.n	800bff8 <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800bfe6:	697b      	ldr	r3, [r7, #20]
 800bfe8:	685a      	ldr	r2, [r3, #4]
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	685b      	ldr	r3, [r3, #4]
 800bfee:	441a      	add	r2, r3
 800bff0:	697b      	ldr	r3, [r7, #20]
 800bff2:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800bff4:	697b      	ldr	r3, [r7, #20]
 800bff6:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	685b      	ldr	r3, [r3, #4]
 800c000:	693a      	ldr	r2, [r7, #16]
 800c002:	441a      	add	r2, r3
 800c004:	697b      	ldr	r3, [r7, #20]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	429a      	cmp	r2, r3
 800c00a:	d118      	bne.n	800c03e <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 800c00c:	697b      	ldr	r3, [r7, #20]
 800c00e:	681a      	ldr	r2, [r3, #0]
 800c010:	4b16      	ldr	r3, [pc, #88]	@ (800c06c <prvInsertBlockIntoFreeList+0xf0>)
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	429a      	cmp	r2, r3
 800c016:	d00d      	beq.n	800c034 <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	685a      	ldr	r2, [r3, #4]
 800c01c:	697b      	ldr	r3, [r7, #20]
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	685b      	ldr	r3, [r3, #4]
 800c022:	441a      	add	r2, r3
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 800c028:	697b      	ldr	r3, [r7, #20]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	681a      	ldr	r2, [r3, #0]
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	601a      	str	r2, [r3, #0]
 800c032:	e008      	b.n	800c046 <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 800c034:	4b0d      	ldr	r3, [pc, #52]	@ (800c06c <prvInsertBlockIntoFreeList+0xf0>)
 800c036:	681a      	ldr	r2, [r3, #0]
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	601a      	str	r2, [r3, #0]
 800c03c:	e003      	b.n	800c046 <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c03e:	697b      	ldr	r3, [r7, #20]
 800c040:	681a      	ldr	r2, [r3, #0]
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 800c046:	697a      	ldr	r2, [r7, #20]
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	429a      	cmp	r2, r3
 800c04c:	d002      	beq.n	800c054 <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 800c04e:	697b      	ldr	r3, [r7, #20]
 800c050:	687a      	ldr	r2, [r7, #4]
 800c052:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800c054:	bf00      	nop
 800c056:	371c      	adds	r7, #28
 800c058:	46bd      	mov	sp, r7
 800c05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c05e:	4770      	bx	lr
 800c060:	2001b9e4 	.word	0x2001b9e4
 800c064:	200071e4 	.word	0x200071e4
 800c068:	2001b9e3 	.word	0x2001b9e3
 800c06c:	2001b9ec 	.word	0x2001b9ec

0800c070 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800c070:	b480      	push	{r7}
 800c072:	b085      	sub	sp, #20
 800c074:	af00      	add	r7, sp, #0
 800c076:	60f8      	str	r0, [r7, #12]
 800c078:	60b9      	str	r1, [r7, #8]
 800c07a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	3b04      	subs	r3, #4
 800c080:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c088:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	3b04      	subs	r3, #4
 800c08e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 800c090:	68bb      	ldr	r3, [r7, #8]
 800c092:	f023 0201 	bic.w	r2, r3, #1
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	3b04      	subs	r3, #4
 800c09e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 800c0a0:	4a0c      	ldr	r2, [pc, #48]	@ (800c0d4 <pxPortInitialiseStack+0x64>)
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	3b14      	subs	r3, #20
 800c0aa:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 800c0ac:	687a      	ldr	r2, [r7, #4]
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	3b04      	subs	r3, #4
 800c0b6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	f06f 0202 	mvn.w	r2, #2
 800c0be:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	3b20      	subs	r3, #32
 800c0c4:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800c0c6:	68fb      	ldr	r3, [r7, #12]
}
 800c0c8:	4618      	mov	r0, r3
 800c0ca:	3714      	adds	r7, #20
 800c0cc:	46bd      	mov	sp, r7
 800c0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d2:	4770      	bx	lr
 800c0d4:	0800c0d9 	.word	0x0800c0d9

0800c0d8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c0d8:	b480      	push	{r7}
 800c0da:	b085      	sub	sp, #20
 800c0dc:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800c0de:	2300      	movs	r3, #0
 800c0e0:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800c0e2:	4b13      	ldr	r3, [pc, #76]	@ (800c130 <prvTaskExitError+0x58>)
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0ea:	d00b      	beq.n	800c104 <prvTaskExitError+0x2c>
    __asm volatile
 800c0ec:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800c0f0:	f383 8811 	msr	BASEPRI, r3
 800c0f4:	f3bf 8f6f 	isb	sy
 800c0f8:	f3bf 8f4f 	dsb	sy
 800c0fc:	60fb      	str	r3, [r7, #12]
}
 800c0fe:	bf00      	nop
 800c100:	bf00      	nop
 800c102:	e7fd      	b.n	800c100 <prvTaskExitError+0x28>
    __asm volatile
 800c104:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800c108:	f383 8811 	msr	BASEPRI, r3
 800c10c:	f3bf 8f6f 	isb	sy
 800c110:	f3bf 8f4f 	dsb	sy
 800c114:	60bb      	str	r3, [r7, #8]
}
 800c116:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800c118:	bf00      	nop
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d0fc      	beq.n	800c11a <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800c120:	bf00      	nop
 800c122:	bf00      	nop
 800c124:	3714      	adds	r7, #20
 800c126:	46bd      	mov	sp, r7
 800c128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c12c:	4770      	bx	lr
 800c12e:	bf00      	nop
 800c130:	2000005c 	.word	0x2000005c
	...

0800c140 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 800c140:	4b07      	ldr	r3, [pc, #28]	@ (800c160 <pxCurrentTCBConst2>)
 800c142:	6819      	ldr	r1, [r3, #0]
 800c144:	6808      	ldr	r0, [r1, #0]
 800c146:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c14a:	f380 8809 	msr	PSP, r0
 800c14e:	f3bf 8f6f 	isb	sy
 800c152:	f04f 0000 	mov.w	r0, #0
 800c156:	f380 8811 	msr	BASEPRI, r0
 800c15a:	4770      	bx	lr
 800c15c:	f3af 8000 	nop.w

0800c160 <pxCurrentTCBConst2>:
 800c160:	20006f3c 	.word	0x20006f3c
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 800c164:	bf00      	nop
 800c166:	bf00      	nop

0800c168 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 800c168:	4808      	ldr	r0, [pc, #32]	@ (800c18c <prvPortStartFirstTask+0x24>)
 800c16a:	6800      	ldr	r0, [r0, #0]
 800c16c:	6800      	ldr	r0, [r0, #0]
 800c16e:	f380 8808 	msr	MSP, r0
 800c172:	f04f 0000 	mov.w	r0, #0
 800c176:	f380 8814 	msr	CONTROL, r0
 800c17a:	b662      	cpsie	i
 800c17c:	b661      	cpsie	f
 800c17e:	f3bf 8f4f 	dsb	sy
 800c182:	f3bf 8f6f 	isb	sy
 800c186:	df00      	svc	0
 800c188:	bf00      	nop
 800c18a:	0000      	.short	0x0000
 800c18c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 800c190:	bf00      	nop
 800c192:	bf00      	nop

0800c194 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c194:	b580      	push	{r7, lr}
 800c196:	b08c      	sub	sp, #48	@ 0x30
 800c198:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c19a:	4b69      	ldr	r3, [pc, #420]	@ (800c340 <xPortStartScheduler+0x1ac>)
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	4a69      	ldr	r2, [pc, #420]	@ (800c344 <xPortStartScheduler+0x1b0>)
 800c1a0:	4293      	cmp	r3, r2
 800c1a2:	d10b      	bne.n	800c1bc <xPortStartScheduler+0x28>
    __asm volatile
 800c1a4:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800c1a8:	f383 8811 	msr	BASEPRI, r3
 800c1ac:	f3bf 8f6f 	isb	sy
 800c1b0:	f3bf 8f4f 	dsb	sy
 800c1b4:	623b      	str	r3, [r7, #32]
}
 800c1b6:	bf00      	nop
 800c1b8:	bf00      	nop
 800c1ba:	e7fd      	b.n	800c1b8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c1bc:	4b60      	ldr	r3, [pc, #384]	@ (800c340 <xPortStartScheduler+0x1ac>)
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	4a61      	ldr	r2, [pc, #388]	@ (800c348 <xPortStartScheduler+0x1b4>)
 800c1c2:	4293      	cmp	r3, r2
 800c1c4:	d10b      	bne.n	800c1de <xPortStartScheduler+0x4a>
    __asm volatile
 800c1c6:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800c1ca:	f383 8811 	msr	BASEPRI, r3
 800c1ce:	f3bf 8f6f 	isb	sy
 800c1d2:	f3bf 8f4f 	dsb	sy
 800c1d6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c1d8:	bf00      	nop
 800c1da:	bf00      	nop
 800c1dc:	e7fd      	b.n	800c1da <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 800c1de:	4b5b      	ldr	r3, [pc, #364]	@ (800c34c <xPortStartScheduler+0x1b8>)
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 800c1e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1e6:	332c      	adds	r3, #44	@ 0x2c
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	4a59      	ldr	r2, [pc, #356]	@ (800c350 <xPortStartScheduler+0x1bc>)
 800c1ec:	4293      	cmp	r3, r2
 800c1ee:	d00b      	beq.n	800c208 <xPortStartScheduler+0x74>
    __asm volatile
 800c1f0:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800c1f4:	f383 8811 	msr	BASEPRI, r3
 800c1f8:	f3bf 8f6f 	isb	sy
 800c1fc:	f3bf 8f4f 	dsb	sy
 800c200:	61fb      	str	r3, [r7, #28]
}
 800c202:	bf00      	nop
 800c204:	bf00      	nop
 800c206:	e7fd      	b.n	800c204 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 800c208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c20a:	3338      	adds	r3, #56	@ 0x38
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	4a51      	ldr	r2, [pc, #324]	@ (800c354 <xPortStartScheduler+0x1c0>)
 800c210:	4293      	cmp	r3, r2
 800c212:	d00b      	beq.n	800c22c <xPortStartScheduler+0x98>
    __asm volatile
 800c214:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800c218:	f383 8811 	msr	BASEPRI, r3
 800c21c:	f3bf 8f6f 	isb	sy
 800c220:	f3bf 8f4f 	dsb	sy
 800c224:	61bb      	str	r3, [r7, #24]
}
 800c226:	bf00      	nop
 800c228:	bf00      	nop
 800c22a:	e7fd      	b.n	800c228 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 800c22c:	2300      	movs	r3, #0
 800c22e:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c230:	4b49      	ldr	r3, [pc, #292]	@ (800c358 <xPortStartScheduler+0x1c4>)
 800c232:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 800c234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c236:	781b      	ldrb	r3, [r3, #0]
 800c238:	b2db      	uxtb	r3, r3
 800c23a:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c23c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c23e:	22ff      	movs	r2, #255	@ 0xff
 800c240:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c244:	781b      	ldrb	r3, [r3, #0]
 800c246:	b2db      	uxtb	r3, r3
 800c248:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c24a:	79fb      	ldrb	r3, [r7, #7]
 800c24c:	b2db      	uxtb	r3, r3
 800c24e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c252:	b2da      	uxtb	r2, r3
 800c254:	4b41      	ldr	r3, [pc, #260]	@ (800c35c <xPortStartScheduler+0x1c8>)
 800c256:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 800c258:	4b40      	ldr	r3, [pc, #256]	@ (800c35c <xPortStartScheduler+0x1c8>)
 800c25a:	781b      	ldrb	r3, [r3, #0]
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d10b      	bne.n	800c278 <xPortStartScheduler+0xe4>
    __asm volatile
 800c260:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800c264:	f383 8811 	msr	BASEPRI, r3
 800c268:	f3bf 8f6f 	isb	sy
 800c26c:	f3bf 8f4f 	dsb	sy
 800c270:	617b      	str	r3, [r7, #20]
}
 800c272:	bf00      	nop
 800c274:	bf00      	nop
 800c276:	e7fd      	b.n	800c274 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 800c278:	79fb      	ldrb	r3, [r7, #7]
 800c27a:	b2db      	uxtb	r3, r3
 800c27c:	43db      	mvns	r3, r3
 800c27e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c282:	2b00      	cmp	r3, #0
 800c284:	d013      	beq.n	800c2ae <xPortStartScheduler+0x11a>
    __asm volatile
 800c286:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800c28a:	f383 8811 	msr	BASEPRI, r3
 800c28e:	f3bf 8f6f 	isb	sy
 800c292:	f3bf 8f4f 	dsb	sy
 800c296:	613b      	str	r3, [r7, #16]
}
 800c298:	bf00      	nop
 800c29a:	bf00      	nop
 800c29c:	e7fd      	b.n	800c29a <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 800c29e:	68bb      	ldr	r3, [r7, #8]
 800c2a0:	3301      	adds	r3, #1
 800c2a2:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c2a4:	79fb      	ldrb	r3, [r7, #7]
 800c2a6:	b2db      	uxtb	r3, r3
 800c2a8:	005b      	lsls	r3, r3, #1
 800c2aa:	b2db      	uxtb	r3, r3
 800c2ac:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c2ae:	79fb      	ldrb	r3, [r7, #7]
 800c2b0:	b2db      	uxtb	r3, r3
 800c2b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c2b6:	2b80      	cmp	r3, #128	@ 0x80
 800c2b8:	d0f1      	beq.n	800c29e <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 800c2ba:	68bb      	ldr	r3, [r7, #8]
 800c2bc:	2b08      	cmp	r3, #8
 800c2be:	d103      	bne.n	800c2c8 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 800c2c0:	4b27      	ldr	r3, [pc, #156]	@ (800c360 <xPortStartScheduler+0x1cc>)
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	601a      	str	r2, [r3, #0]
 800c2c6:	e004      	b.n	800c2d2 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 800c2c8:	68bb      	ldr	r3, [r7, #8]
 800c2ca:	f1c3 0307 	rsb	r3, r3, #7
 800c2ce:	4a24      	ldr	r2, [pc, #144]	@ (800c360 <xPortStartScheduler+0x1cc>)
 800c2d0:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c2d2:	4b23      	ldr	r3, [pc, #140]	@ (800c360 <xPortStartScheduler+0x1cc>)
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	021b      	lsls	r3, r3, #8
 800c2d8:	4a21      	ldr	r2, [pc, #132]	@ (800c360 <xPortStartScheduler+0x1cc>)
 800c2da:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c2dc:	4b20      	ldr	r3, [pc, #128]	@ (800c360 <xPortStartScheduler+0x1cc>)
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c2e4:	4a1e      	ldr	r2, [pc, #120]	@ (800c360 <xPortStartScheduler+0x1cc>)
 800c2e6:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 800c2e8:	7bfb      	ldrb	r3, [r7, #15]
 800c2ea:	b2da      	uxtb	r2, r3
 800c2ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2ee:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800c2f0:	4b1c      	ldr	r3, [pc, #112]	@ (800c364 <xPortStartScheduler+0x1d0>)
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	4a1b      	ldr	r2, [pc, #108]	@ (800c364 <xPortStartScheduler+0x1d0>)
 800c2f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c2fa:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800c2fc:	4b19      	ldr	r3, [pc, #100]	@ (800c364 <xPortStartScheduler+0x1d0>)
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	4a18      	ldr	r2, [pc, #96]	@ (800c364 <xPortStartScheduler+0x1d0>)
 800c302:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c306:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 800c308:	4b17      	ldr	r3, [pc, #92]	@ (800c368 <xPortStartScheduler+0x1d4>)
 800c30a:	2200      	movs	r2, #0
 800c30c:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800c30e:	f000 f8ed 	bl	800c4ec <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800c312:	4b16      	ldr	r3, [pc, #88]	@ (800c36c <xPortStartScheduler+0x1d8>)
 800c314:	2200      	movs	r2, #0
 800c316:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800c318:	f000 f90c 	bl	800c534 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c31c:	4b14      	ldr	r3, [pc, #80]	@ (800c370 <xPortStartScheduler+0x1dc>)
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	4a13      	ldr	r2, [pc, #76]	@ (800c370 <xPortStartScheduler+0x1dc>)
 800c322:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c326:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800c328:	f7ff ff1e 	bl	800c168 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 800c32c:	f7fe fafa 	bl	800a924 <vTaskSwitchContext>
    prvTaskExitError();
 800c330:	f7ff fed2 	bl	800c0d8 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800c334:	2300      	movs	r3, #0
}
 800c336:	4618      	mov	r0, r3
 800c338:	3730      	adds	r7, #48	@ 0x30
 800c33a:	46bd      	mov	sp, r7
 800c33c:	bd80      	pop	{r7, pc}
 800c33e:	bf00      	nop
 800c340:	e000ed00 	.word	0xe000ed00
 800c344:	410fc271 	.word	0x410fc271
 800c348:	410fc270 	.word	0x410fc270
 800c34c:	e000ed08 	.word	0xe000ed08
 800c350:	0800c141 	.word	0x0800c141
 800c354:	0800c431 	.word	0x0800c431
 800c358:	e000e400 	.word	0xe000e400
 800c35c:	2001ba00 	.word	0x2001ba00
 800c360:	2001ba04 	.word	0x2001ba04
 800c364:	e000ed20 	.word	0xe000ed20
 800c368:	e000ed1c 	.word	0xe000ed1c
 800c36c:	2000005c 	.word	0x2000005c
 800c370:	e000ef34 	.word	0xe000ef34

0800c374 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c374:	b480      	push	{r7}
 800c376:	b083      	sub	sp, #12
 800c378:	af00      	add	r7, sp, #0
    __asm volatile
 800c37a:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800c37e:	f383 8811 	msr	BASEPRI, r3
 800c382:	f3bf 8f6f 	isb	sy
 800c386:	f3bf 8f4f 	dsb	sy
 800c38a:	607b      	str	r3, [r7, #4]
}
 800c38c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800c38e:	4b10      	ldr	r3, [pc, #64]	@ (800c3d0 <vPortEnterCritical+0x5c>)
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	3301      	adds	r3, #1
 800c394:	4a0e      	ldr	r2, [pc, #56]	@ (800c3d0 <vPortEnterCritical+0x5c>)
 800c396:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800c398:	4b0d      	ldr	r3, [pc, #52]	@ (800c3d0 <vPortEnterCritical+0x5c>)
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	2b01      	cmp	r3, #1
 800c39e:	d110      	bne.n	800c3c2 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c3a0:	4b0c      	ldr	r3, [pc, #48]	@ (800c3d4 <vPortEnterCritical+0x60>)
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	b2db      	uxtb	r3, r3
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d00b      	beq.n	800c3c2 <vPortEnterCritical+0x4e>
    __asm volatile
 800c3aa:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800c3ae:	f383 8811 	msr	BASEPRI, r3
 800c3b2:	f3bf 8f6f 	isb	sy
 800c3b6:	f3bf 8f4f 	dsb	sy
 800c3ba:	603b      	str	r3, [r7, #0]
}
 800c3bc:	bf00      	nop
 800c3be:	bf00      	nop
 800c3c0:	e7fd      	b.n	800c3be <vPortEnterCritical+0x4a>
    }
}
 800c3c2:	bf00      	nop
 800c3c4:	370c      	adds	r7, #12
 800c3c6:	46bd      	mov	sp, r7
 800c3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3cc:	4770      	bx	lr
 800c3ce:	bf00      	nop
 800c3d0:	2000005c 	.word	0x2000005c
 800c3d4:	e000ed04 	.word	0xe000ed04

0800c3d8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c3d8:	b480      	push	{r7}
 800c3da:	b083      	sub	sp, #12
 800c3dc:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800c3de:	4b12      	ldr	r3, [pc, #72]	@ (800c428 <vPortExitCritical+0x50>)
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d10b      	bne.n	800c3fe <vPortExitCritical+0x26>
    __asm volatile
 800c3e6:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800c3ea:	f383 8811 	msr	BASEPRI, r3
 800c3ee:	f3bf 8f6f 	isb	sy
 800c3f2:	f3bf 8f4f 	dsb	sy
 800c3f6:	607b      	str	r3, [r7, #4]
}
 800c3f8:	bf00      	nop
 800c3fa:	bf00      	nop
 800c3fc:	e7fd      	b.n	800c3fa <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800c3fe:	4b0a      	ldr	r3, [pc, #40]	@ (800c428 <vPortExitCritical+0x50>)
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	3b01      	subs	r3, #1
 800c404:	4a08      	ldr	r2, [pc, #32]	@ (800c428 <vPortExitCritical+0x50>)
 800c406:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 800c408:	4b07      	ldr	r3, [pc, #28]	@ (800c428 <vPortExitCritical+0x50>)
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d105      	bne.n	800c41c <vPortExitCritical+0x44>
 800c410:	2300      	movs	r3, #0
 800c412:	603b      	str	r3, [r7, #0]
    __asm volatile
 800c414:	683b      	ldr	r3, [r7, #0]
 800c416:	f383 8811 	msr	BASEPRI, r3
}
 800c41a:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800c41c:	bf00      	nop
 800c41e:	370c      	adds	r7, #12
 800c420:	46bd      	mov	sp, r7
 800c422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c426:	4770      	bx	lr
 800c428:	2000005c 	.word	0x2000005c
 800c42c:	00000000 	.word	0x00000000

0800c430 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 800c430:	f3ef 8009 	mrs	r0, PSP
 800c434:	f3bf 8f6f 	isb	sy
 800c438:	4b15      	ldr	r3, [pc, #84]	@ (800c490 <pxCurrentTCBConst>)
 800c43a:	681a      	ldr	r2, [r3, #0]
 800c43c:	f01e 0f10 	tst.w	lr, #16
 800c440:	bf08      	it	eq
 800c442:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c446:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c44a:	6010      	str	r0, [r2, #0]
 800c44c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c450:	f04f 0040 	mov.w	r0, #64	@ 0x40
 800c454:	f380 8811 	msr	BASEPRI, r0
 800c458:	f3bf 8f4f 	dsb	sy
 800c45c:	f3bf 8f6f 	isb	sy
 800c460:	f7fe fa60 	bl	800a924 <vTaskSwitchContext>
 800c464:	f04f 0000 	mov.w	r0, #0
 800c468:	f380 8811 	msr	BASEPRI, r0
 800c46c:	bc09      	pop	{r0, r3}
 800c46e:	6819      	ldr	r1, [r3, #0]
 800c470:	6808      	ldr	r0, [r1, #0]
 800c472:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c476:	f01e 0f10 	tst.w	lr, #16
 800c47a:	bf08      	it	eq
 800c47c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c480:	f380 8809 	msr	PSP, r0
 800c484:	f3bf 8f6f 	isb	sy
 800c488:	4770      	bx	lr
 800c48a:	bf00      	nop
 800c48c:	f3af 8000 	nop.w

0800c490 <pxCurrentTCBConst>:
 800c490:	20006f3c 	.word	0x20006f3c
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 800c494:	bf00      	nop
 800c496:	bf00      	nop

0800c498 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c498:	b580      	push	{r7, lr}
 800c49a:	b082      	sub	sp, #8
 800c49c:	af00      	add	r7, sp, #0
    __asm volatile
 800c49e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800c4a2:	f383 8811 	msr	BASEPRI, r3
 800c4a6:	f3bf 8f6f 	isb	sy
 800c4aa:	f3bf 8f4f 	dsb	sy
 800c4ae:	607b      	str	r3, [r7, #4]
}
 800c4b0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
 800c4b2:	f001 fa27 	bl	800d904 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 800c4b6:	f7fe f909 	bl	800a6cc <xTaskIncrementTick>
 800c4ba:	4603      	mov	r3, r0
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d006      	beq.n	800c4ce <xPortSysTickHandler+0x36>
        {
            traceISR_EXIT_TO_SCHEDULER();
 800c4c0:	f001 fa7e 	bl	800d9c0 <SEGGER_SYSVIEW_RecordExitISRToScheduler>

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c4c4:	4b08      	ldr	r3, [pc, #32]	@ (800c4e8 <xPortSysTickHandler+0x50>)
 800c4c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c4ca:	601a      	str	r2, [r3, #0]
 800c4cc:	e001      	b.n	800c4d2 <xPortSysTickHandler+0x3a>
        }
        else
        {
            traceISR_EXIT();
 800c4ce:	f001 fa5b 	bl	800d988 <SEGGER_SYSVIEW_RecordExitISR>
 800c4d2:	2300      	movs	r3, #0
 800c4d4:	603b      	str	r3, [r7, #0]
    __asm volatile
 800c4d6:	683b      	ldr	r3, [r7, #0]
 800c4d8:	f383 8811 	msr	BASEPRI, r3
}
 800c4dc:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 800c4de:	bf00      	nop
 800c4e0:	3708      	adds	r7, #8
 800c4e2:	46bd      	mov	sp, r7
 800c4e4:	bd80      	pop	{r7, pc}
 800c4e6:	bf00      	nop
 800c4e8:	e000ed04 	.word	0xe000ed04

0800c4ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800c4ec:	b480      	push	{r7}
 800c4ee:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c4f0:	4b0b      	ldr	r3, [pc, #44]	@ (800c520 <vPortSetupTimerInterrupt+0x34>)
 800c4f2:	2200      	movs	r2, #0
 800c4f4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c4f6:	4b0b      	ldr	r3, [pc, #44]	@ (800c524 <vPortSetupTimerInterrupt+0x38>)
 800c4f8:	2200      	movs	r2, #0
 800c4fa:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c4fc:	4b0a      	ldr	r3, [pc, #40]	@ (800c528 <vPortSetupTimerInterrupt+0x3c>)
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	4a0a      	ldr	r2, [pc, #40]	@ (800c52c <vPortSetupTimerInterrupt+0x40>)
 800c502:	fba2 2303 	umull	r2, r3, r2, r3
 800c506:	099b      	lsrs	r3, r3, #6
 800c508:	4a09      	ldr	r2, [pc, #36]	@ (800c530 <vPortSetupTimerInterrupt+0x44>)
 800c50a:	3b01      	subs	r3, #1
 800c50c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c50e:	4b04      	ldr	r3, [pc, #16]	@ (800c520 <vPortSetupTimerInterrupt+0x34>)
 800c510:	2207      	movs	r2, #7
 800c512:	601a      	str	r2, [r3, #0]
}
 800c514:	bf00      	nop
 800c516:	46bd      	mov	sp, r7
 800c518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c51c:	4770      	bx	lr
 800c51e:	bf00      	nop
 800c520:	e000e010 	.word	0xe000e010
 800c524:	e000e018 	.word	0xe000e018
 800c528:	20000000 	.word	0x20000000
 800c52c:	10624dd3 	.word	0x10624dd3
 800c530:	e000e014 	.word	0xe000e014

0800c534 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 800c534:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c544 <vPortEnableVFP+0x10>
 800c538:	6801      	ldr	r1, [r0, #0]
 800c53a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c53e:	6001      	str	r1, [r0, #0]
 800c540:	4770      	bx	lr
 800c542:	0000      	.short	0x0000
 800c544:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 800c548:	bf00      	nop
 800c54a:	bf00      	nop

0800c54c <vPortValidateInterruptPriority>:

#if ( configASSERT_DEFINED == 1 )
	void vSetVarulMaxPRIGROUPValue( void );

    void vPortValidateInterruptPriority( void )
    {
 800c54c:	b580      	push	{r7, lr}
 800c54e:	b084      	sub	sp, #16
 800c550:	af00      	add	r7, sp, #0
    	/* use for segger system view */
    	 vSetVarulMaxPRIGROUPValue();  // added function call to set ulMaxPRIGROUPValue otherwise it will end up in an endless loop
 800c552:	f000 f83d 	bl	800c5d0 <vSetVarulMaxPRIGROUPValue>

    	 uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 800c556:	f3ef 8305 	mrs	r3, IPSR
 800c55a:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	2b0f      	cmp	r3, #15
 800c560:	d915      	bls.n	800c58e <vPortValidateInterruptPriority+0x42>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c562:	4a17      	ldr	r2, [pc, #92]	@ (800c5c0 <vPortValidateInterruptPriority+0x74>)
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	4413      	add	r3, r2
 800c568:	781b      	ldrb	r3, [r3, #0]
 800c56a:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c56c:	4b15      	ldr	r3, [pc, #84]	@ (800c5c4 <vPortValidateInterruptPriority+0x78>)
 800c56e:	781b      	ldrb	r3, [r3, #0]
 800c570:	7afa      	ldrb	r2, [r7, #11]
 800c572:	429a      	cmp	r2, r3
 800c574:	d20b      	bcs.n	800c58e <vPortValidateInterruptPriority+0x42>
    __asm volatile
 800c576:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800c57a:	f383 8811 	msr	BASEPRI, r3
 800c57e:	f3bf 8f6f 	isb	sy
 800c582:	f3bf 8f4f 	dsb	sy
 800c586:	607b      	str	r3, [r7, #4]
}
 800c588:	bf00      	nop
 800c58a:	bf00      	nop
 800c58c:	e7fd      	b.n	800c58a <vPortValidateInterruptPriority+0x3e>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c58e:	4b0e      	ldr	r3, [pc, #56]	@ (800c5c8 <vPortValidateInterruptPriority+0x7c>)
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c596:	4b0d      	ldr	r3, [pc, #52]	@ (800c5cc <vPortValidateInterruptPriority+0x80>)
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	429a      	cmp	r2, r3
 800c59c:	d90b      	bls.n	800c5b6 <vPortValidateInterruptPriority+0x6a>
    __asm volatile
 800c59e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800c5a2:	f383 8811 	msr	BASEPRI, r3
 800c5a6:	f3bf 8f6f 	isb	sy
 800c5aa:	f3bf 8f4f 	dsb	sy
 800c5ae:	603b      	str	r3, [r7, #0]
}
 800c5b0:	bf00      	nop
 800c5b2:	bf00      	nop
 800c5b4:	e7fd      	b.n	800c5b2 <vPortValidateInterruptPriority+0x66>
    }
 800c5b6:	bf00      	nop
 800c5b8:	3710      	adds	r7, #16
 800c5ba:	46bd      	mov	sp, r7
 800c5bc:	bd80      	pop	{r7, pc}
 800c5be:	bf00      	nop
 800c5c0:	e000e3f0 	.word	0xe000e3f0
 800c5c4:	2001ba00 	.word	0x2001ba00
 800c5c8:	e000ed0c 	.word	0xe000ed0c
 800c5cc:	2001ba04 	.word	0x2001ba04

0800c5d0 <vSetVarulMaxPRIGROUPValue>:
#endif /* configASSERT_DEFINED */

    /* use for segger systemview */
    #if( configASSERT_DEFINED == 1 )
    void vSetVarulMaxPRIGROUPValue( void )
    {
 800c5d0:	b480      	push	{r7}
 800c5d2:	b085      	sub	sp, #20
 800c5d4:	af00      	add	r7, sp, #0
    	volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c5d6:	4b20      	ldr	r3, [pc, #128]	@ (800c658 <vSetVarulMaxPRIGROUPValue+0x88>)
 800c5d8:	60fb      	str	r3, [r7, #12]
    	volatile uint8_t ucMaxPriorityValue;
    	/* Determine the number of priority bits available.  First write to all
    	possible bits. */
    	*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	22ff      	movs	r2, #255	@ 0xff
 800c5de:	701a      	strb	r2, [r3, #0]
    	/* Read the value back to see how many bits stuck. */
    	ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	781b      	ldrb	r3, [r3, #0]
 800c5e4:	b2db      	uxtb	r3, r3
 800c5e6:	71fb      	strb	r3, [r7, #7]
    	/* Calculate the maximum acceptable priority group value for the number
    	of bits read back. */
    	ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c5e8:	4b1c      	ldr	r3, [pc, #112]	@ (800c65c <vSetVarulMaxPRIGROUPValue+0x8c>)
 800c5ea:	2207      	movs	r2, #7
 800c5ec:	601a      	str	r2, [r3, #0]
    	while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c5ee:	e009      	b.n	800c604 <vSetVarulMaxPRIGROUPValue+0x34>
    	{
    		ulMaxPRIGROUPValue--;
 800c5f0:	4b1a      	ldr	r3, [pc, #104]	@ (800c65c <vSetVarulMaxPRIGROUPValue+0x8c>)
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	3b01      	subs	r3, #1
 800c5f6:	4a19      	ldr	r2, [pc, #100]	@ (800c65c <vSetVarulMaxPRIGROUPValue+0x8c>)
 800c5f8:	6013      	str	r3, [r2, #0]
    		ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c5fa:	79fb      	ldrb	r3, [r7, #7]
 800c5fc:	b2db      	uxtb	r3, r3
 800c5fe:	005b      	lsls	r3, r3, #1
 800c600:	b2db      	uxtb	r3, r3
 800c602:	71fb      	strb	r3, [r7, #7]
    	while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c604:	79fb      	ldrb	r3, [r7, #7]
 800c606:	b2db      	uxtb	r3, r3
 800c608:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c60c:	2b80      	cmp	r3, #128	@ 0x80
 800c60e:	d0ef      	beq.n	800c5f0 <vSetVarulMaxPRIGROUPValue+0x20>
    #ifdef configPRIO_BITS
    	{
    		/* Check the FreeRTOS configuration that defines the number of
    		priority bits matches the number of priority bits actually queried
    		from the hardware. */
    		configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c610:	4b12      	ldr	r3, [pc, #72]	@ (800c65c <vSetVarulMaxPRIGROUPValue+0x8c>)
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	f1c3 0307 	rsb	r3, r3, #7
 800c618:	2b04      	cmp	r3, #4
 800c61a:	d00b      	beq.n	800c634 <vSetVarulMaxPRIGROUPValue+0x64>
    __asm volatile
 800c61c:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800c620:	f383 8811 	msr	BASEPRI, r3
 800c624:	f3bf 8f6f 	isb	sy
 800c628:	f3bf 8f4f 	dsb	sy
 800c62c:	60bb      	str	r3, [r7, #8]
}
 800c62e:	bf00      	nop
 800c630:	bf00      	nop
 800c632:	e7fd      	b.n	800c630 <vSetVarulMaxPRIGROUPValue+0x60>
    	}
    #endif
    	/* Shift the priority group value back to its position within the AIRCR
    	register. */
    	ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c634:	4b09      	ldr	r3, [pc, #36]	@ (800c65c <vSetVarulMaxPRIGROUPValue+0x8c>)
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	021b      	lsls	r3, r3, #8
 800c63a:	4a08      	ldr	r2, [pc, #32]	@ (800c65c <vSetVarulMaxPRIGROUPValue+0x8c>)
 800c63c:	6013      	str	r3, [r2, #0]
    	ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c63e:	4b07      	ldr	r3, [pc, #28]	@ (800c65c <vSetVarulMaxPRIGROUPValue+0x8c>)
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c646:	4a05      	ldr	r2, [pc, #20]	@ (800c65c <vSetVarulMaxPRIGROUPValue+0x8c>)
 800c648:	6013      	str	r3, [r2, #0]
    }
 800c64a:	bf00      	nop
 800c64c:	3714      	adds	r7, #20
 800c64e:	46bd      	mov	sp, r7
 800c650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c654:	4770      	bx	lr
 800c656:	bf00      	nop
 800c658:	e000e400 	.word	0xe000e400
 800c65c:	2001ba04 	.word	0x2001ba04

0800c660 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 800c660:	b580      	push	{r7, lr}
 800c662:	b082      	sub	sp, #8
 800c664:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800c666:	4b26      	ldr	r3, [pc, #152]	@ (800c700 <_DoInit+0xa0>)
 800c668:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 800c66a:	22a8      	movs	r2, #168	@ 0xa8
 800c66c:	2100      	movs	r1, #0
 800c66e:	6838      	ldr	r0, [r7, #0]
 800c670:	f003 feb2 	bl	80103d8 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 800c674:	683b      	ldr	r3, [r7, #0]
 800c676:	2203      	movs	r2, #3
 800c678:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 800c67a:	683b      	ldr	r3, [r7, #0]
 800c67c:	2203      	movs	r2, #3
 800c67e:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800c680:	683b      	ldr	r3, [r7, #0]
 800c682:	4a20      	ldr	r2, [pc, #128]	@ (800c704 <_DoInit+0xa4>)
 800c684:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 800c686:	683b      	ldr	r3, [r7, #0]
 800c688:	4a1f      	ldr	r2, [pc, #124]	@ (800c708 <_DoInit+0xa8>)
 800c68a:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 800c68c:	683b      	ldr	r3, [r7, #0]
 800c68e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c692:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 800c694:	683b      	ldr	r3, [r7, #0]
 800c696:	2200      	movs	r2, #0
 800c698:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 800c69a:	683b      	ldr	r3, [r7, #0]
 800c69c:	2200      	movs	r2, #0
 800c69e:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800c6a0:	683b      	ldr	r3, [r7, #0]
 800c6a2:	2200      	movs	r2, #0
 800c6a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 800c6a6:	683b      	ldr	r3, [r7, #0]
 800c6a8:	4a16      	ldr	r2, [pc, #88]	@ (800c704 <_DoInit+0xa4>)
 800c6aa:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800c6ac:	683b      	ldr	r3, [r7, #0]
 800c6ae:	4a17      	ldr	r2, [pc, #92]	@ (800c70c <_DoInit+0xac>)
 800c6b0:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 800c6b2:	683b      	ldr	r3, [r7, #0]
 800c6b4:	2210      	movs	r2, #16
 800c6b6:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 800c6b8:	683b      	ldr	r3, [r7, #0]
 800c6ba:	2200      	movs	r2, #0
 800c6bc:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 800c6be:	683b      	ldr	r3, [r7, #0]
 800c6c0:	2200      	movs	r2, #0
 800c6c2:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800c6c4:	683b      	ldr	r3, [r7, #0]
 800c6c6:	2200      	movs	r2, #0
 800c6c8:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800c6ca:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800c6ce:	2300      	movs	r3, #0
 800c6d0:	607b      	str	r3, [r7, #4]
 800c6d2:	e00c      	b.n	800c6ee <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	f1c3 030f 	rsb	r3, r3, #15
 800c6da:	4a0d      	ldr	r2, [pc, #52]	@ (800c710 <_DoInit+0xb0>)
 800c6dc:	5cd1      	ldrb	r1, [r2, r3]
 800c6de:	683a      	ldr	r2, [r7, #0]
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	4413      	add	r3, r2
 800c6e4:	460a      	mov	r2, r1
 800c6e6:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	3301      	adds	r3, #1
 800c6ec:	607b      	str	r3, [r7, #4]
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	2b0f      	cmp	r3, #15
 800c6f2:	d9ef      	bls.n	800c6d4 <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800c6f4:	f3bf 8f5f 	dmb	sy
}
 800c6f8:	bf00      	nop
 800c6fa:	3708      	adds	r7, #8
 800c6fc:	46bd      	mov	sp, r7
 800c6fe:	bd80      	pop	{r7, pc}
 800c700:	2001ba08 	.word	0x2001ba08
 800c704:	08015d8c 	.word	0x08015d8c
 800c708:	2001bab0 	.word	0x2001bab0
 800c70c:	2001c2b0 	.word	0x2001c2b0
 800c710:	0801644c 	.word	0x0801644c

0800c714 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 800c714:	b580      	push	{r7, lr}
 800c716:	b08a      	sub	sp, #40	@ 0x28
 800c718:	af00      	add	r7, sp, #0
 800c71a:	60f8      	str	r0, [r7, #12]
 800c71c:	60b9      	str	r1, [r7, #8]
 800c71e:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 800c720:	2300      	movs	r3, #0
 800c722:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	68db      	ldr	r3, [r3, #12]
 800c728:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	691b      	ldr	r3, [r3, #16]
 800c72e:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 800c730:	69ba      	ldr	r2, [r7, #24]
 800c732:	69fb      	ldr	r3, [r7, #28]
 800c734:	429a      	cmp	r2, r3
 800c736:	d905      	bls.n	800c744 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 800c738:	69ba      	ldr	r2, [r7, #24]
 800c73a:	69fb      	ldr	r3, [r7, #28]
 800c73c:	1ad3      	subs	r3, r2, r3
 800c73e:	3b01      	subs	r3, #1
 800c740:	627b      	str	r3, [r7, #36]	@ 0x24
 800c742:	e007      	b.n	800c754 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	689a      	ldr	r2, [r3, #8]
 800c748:	69b9      	ldr	r1, [r7, #24]
 800c74a:	69fb      	ldr	r3, [r7, #28]
 800c74c:	1acb      	subs	r3, r1, r3
 800c74e:	4413      	add	r3, r2
 800c750:	3b01      	subs	r3, #1
 800c752:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	689a      	ldr	r2, [r3, #8]
 800c758:	69fb      	ldr	r3, [r7, #28]
 800c75a:	1ad3      	subs	r3, r2, r3
 800c75c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c75e:	4293      	cmp	r3, r2
 800c760:	bf28      	it	cs
 800c762:	4613      	movcs	r3, r2
 800c764:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 800c766:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	4293      	cmp	r3, r2
 800c76c:	bf28      	it	cs
 800c76e:	4613      	movcs	r3, r2
 800c770:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	685a      	ldr	r2, [r3, #4]
 800c776:	69fb      	ldr	r3, [r7, #28]
 800c778:	4413      	add	r3, r2
 800c77a:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 800c77c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c77e:	68b9      	ldr	r1, [r7, #8]
 800c780:	6978      	ldr	r0, [r7, #20]
 800c782:	f003 ff30 	bl	80105e6 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 800c786:	6a3a      	ldr	r2, [r7, #32]
 800c788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c78a:	4413      	add	r3, r2
 800c78c:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 800c78e:	68ba      	ldr	r2, [r7, #8]
 800c790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c792:	4413      	add	r3, r2
 800c794:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 800c796:	687a      	ldr	r2, [r7, #4]
 800c798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c79a:	1ad3      	subs	r3, r2, r3
 800c79c:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 800c79e:	69fa      	ldr	r2, [r7, #28]
 800c7a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7a2:	4413      	add	r3, r2
 800c7a4:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	689b      	ldr	r3, [r3, #8]
 800c7aa:	69fa      	ldr	r2, [r7, #28]
 800c7ac:	429a      	cmp	r2, r3
 800c7ae:	d101      	bne.n	800c7b4 <_WriteBlocking+0xa0>
      WrOff = 0u;
 800c7b0:	2300      	movs	r3, #0
 800c7b2:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800c7b4:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	69fa      	ldr	r2, [r7, #28]
 800c7bc:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d1b2      	bne.n	800c72a <_WriteBlocking+0x16>
  return NumBytesWritten;
 800c7c4:	6a3b      	ldr	r3, [r7, #32]
}
 800c7c6:	4618      	mov	r0, r3
 800c7c8:	3728      	adds	r7, #40	@ 0x28
 800c7ca:	46bd      	mov	sp, r7
 800c7cc:	bd80      	pop	{r7, pc}

0800c7ce <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 800c7ce:	b580      	push	{r7, lr}
 800c7d0:	b088      	sub	sp, #32
 800c7d2:	af00      	add	r7, sp, #0
 800c7d4:	60f8      	str	r0, [r7, #12]
 800c7d6:	60b9      	str	r1, [r7, #8]
 800c7d8:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	68db      	ldr	r3, [r3, #12]
 800c7de:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	689a      	ldr	r2, [r3, #8]
 800c7e4:	69fb      	ldr	r3, [r7, #28]
 800c7e6:	1ad3      	subs	r3, r2, r3
 800c7e8:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 800c7ea:	69ba      	ldr	r2, [r7, #24]
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	429a      	cmp	r2, r3
 800c7f0:	d911      	bls.n	800c816 <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	685a      	ldr	r2, [r3, #4]
 800c7f6:	69fb      	ldr	r3, [r7, #28]
 800c7f8:	4413      	add	r3, r2
 800c7fa:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 800c7fc:	687a      	ldr	r2, [r7, #4]
 800c7fe:	68b9      	ldr	r1, [r7, #8]
 800c800:	6938      	ldr	r0, [r7, #16]
 800c802:	f003 fef0 	bl	80105e6 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800c806:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 800c80a:	69fa      	ldr	r2, [r7, #28]
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	441a      	add	r2, r3
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 800c814:	e01f      	b.n	800c856 <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 800c816:	69bb      	ldr	r3, [r7, #24]
 800c818:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	685a      	ldr	r2, [r3, #4]
 800c81e:	69fb      	ldr	r3, [r7, #28]
 800c820:	4413      	add	r3, r2
 800c822:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 800c824:	697a      	ldr	r2, [r7, #20]
 800c826:	68b9      	ldr	r1, [r7, #8]
 800c828:	6938      	ldr	r0, [r7, #16]
 800c82a:	f003 fedc 	bl	80105e6 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 800c82e:	687a      	ldr	r2, [r7, #4]
 800c830:	69bb      	ldr	r3, [r7, #24]
 800c832:	1ad3      	subs	r3, r2, r3
 800c834:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	685b      	ldr	r3, [r3, #4]
 800c83a:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 800c83c:	68ba      	ldr	r2, [r7, #8]
 800c83e:	69bb      	ldr	r3, [r7, #24]
 800c840:	4413      	add	r3, r2
 800c842:	697a      	ldr	r2, [r7, #20]
 800c844:	4619      	mov	r1, r3
 800c846:	6938      	ldr	r0, [r7, #16]
 800c848:	f003 fecd 	bl	80105e6 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800c84c:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	697a      	ldr	r2, [r7, #20]
 800c854:	60da      	str	r2, [r3, #12]
}
 800c856:	bf00      	nop
 800c858:	3720      	adds	r7, #32
 800c85a:	46bd      	mov	sp, r7
 800c85c:	bd80      	pop	{r7, pc}

0800c85e <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 800c85e:	b480      	push	{r7}
 800c860:	b087      	sub	sp, #28
 800c862:	af00      	add	r7, sp, #0
 800c864:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	691b      	ldr	r3, [r3, #16]
 800c86a:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	68db      	ldr	r3, [r3, #12]
 800c870:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 800c872:	693a      	ldr	r2, [r7, #16]
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	429a      	cmp	r2, r3
 800c878:	d808      	bhi.n	800c88c <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	689a      	ldr	r2, [r3, #8]
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	1ad2      	subs	r2, r2, r3
 800c882:	693b      	ldr	r3, [r7, #16]
 800c884:	4413      	add	r3, r2
 800c886:	3b01      	subs	r3, #1
 800c888:	617b      	str	r3, [r7, #20]
 800c88a:	e004      	b.n	800c896 <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 800c88c:	693a      	ldr	r2, [r7, #16]
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	1ad3      	subs	r3, r2, r3
 800c892:	3b01      	subs	r3, #1
 800c894:	617b      	str	r3, [r7, #20]
  }
  return r;
 800c896:	697b      	ldr	r3, [r7, #20]
}
 800c898:	4618      	mov	r0, r3
 800c89a:	371c      	adds	r7, #28
 800c89c:	46bd      	mov	sp, r7
 800c89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a2:	4770      	bx	lr

0800c8a4 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 800c8a4:	b580      	push	{r7, lr}
 800c8a6:	b08c      	sub	sp, #48	@ 0x30
 800c8a8:	af00      	add	r7, sp, #0
 800c8aa:	60f8      	str	r0, [r7, #12]
 800c8ac:	60b9      	str	r1, [r7, #8]
 800c8ae:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 800c8b0:	4b3e      	ldr	r3, [pc, #248]	@ (800c9ac <SEGGER_RTT_ReadNoLock+0x108>)
 800c8b2:	623b      	str	r3, [r7, #32]
 800c8b4:	6a3b      	ldr	r3, [r7, #32]
 800c8b6:	781b      	ldrb	r3, [r3, #0]
 800c8b8:	b2db      	uxtb	r3, r3
 800c8ba:	2b53      	cmp	r3, #83	@ 0x53
 800c8bc:	d001      	beq.n	800c8c2 <SEGGER_RTT_ReadNoLock+0x1e>
 800c8be:	f7ff fecf 	bl	800c660 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800c8c2:	68fa      	ldr	r2, [r7, #12]
 800c8c4:	4613      	mov	r3, r2
 800c8c6:	005b      	lsls	r3, r3, #1
 800c8c8:	4413      	add	r3, r2
 800c8ca:	00db      	lsls	r3, r3, #3
 800c8cc:	3360      	adds	r3, #96	@ 0x60
 800c8ce:	4a37      	ldr	r2, [pc, #220]	@ (800c9ac <SEGGER_RTT_ReadNoLock+0x108>)
 800c8d0:	4413      	add	r3, r2
 800c8d2:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 800c8d4:	68bb      	ldr	r3, [r7, #8]
 800c8d6:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 800c8d8:	69fb      	ldr	r3, [r7, #28]
 800c8da:	691b      	ldr	r3, [r3, #16]
 800c8dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 800c8de:	69fb      	ldr	r3, [r7, #28]
 800c8e0:	68db      	ldr	r3, [r3, #12]
 800c8e2:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 800c8e4:	2300      	movs	r3, #0
 800c8e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 800c8e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c8ea:	69bb      	ldr	r3, [r7, #24]
 800c8ec:	429a      	cmp	r2, r3
 800c8ee:	d92b      	bls.n	800c948 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 800c8f0:	69fb      	ldr	r3, [r7, #28]
 800c8f2:	689a      	ldr	r2, [r3, #8]
 800c8f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8f6:	1ad3      	subs	r3, r2, r3
 800c8f8:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800c8fa:	697a      	ldr	r2, [r7, #20]
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	4293      	cmp	r3, r2
 800c900:	bf28      	it	cs
 800c902:	4613      	movcs	r3, r2
 800c904:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800c906:	69fb      	ldr	r3, [r7, #28]
 800c908:	685a      	ldr	r2, [r3, #4]
 800c90a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c90c:	4413      	add	r3, r2
 800c90e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800c910:	697a      	ldr	r2, [r7, #20]
 800c912:	6939      	ldr	r1, [r7, #16]
 800c914:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c916:	f003 fe66 	bl	80105e6 <memcpy>
    NumBytesRead += NumBytesRem;
 800c91a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c91c:	697b      	ldr	r3, [r7, #20]
 800c91e:	4413      	add	r3, r2
 800c920:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800c922:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c924:	697b      	ldr	r3, [r7, #20]
 800c926:	4413      	add	r3, r2
 800c928:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800c92a:	687a      	ldr	r2, [r7, #4]
 800c92c:	697b      	ldr	r3, [r7, #20]
 800c92e:	1ad3      	subs	r3, r2, r3
 800c930:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800c932:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c934:	697b      	ldr	r3, [r7, #20]
 800c936:	4413      	add	r3, r2
 800c938:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800c93a:	69fb      	ldr	r3, [r7, #28]
 800c93c:	689b      	ldr	r3, [r3, #8]
 800c93e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c940:	429a      	cmp	r2, r3
 800c942:	d101      	bne.n	800c948 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800c944:	2300      	movs	r3, #0
 800c946:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 800c948:	69ba      	ldr	r2, [r7, #24]
 800c94a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c94c:	1ad3      	subs	r3, r2, r3
 800c94e:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 800c950:	697a      	ldr	r2, [r7, #20]
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	4293      	cmp	r3, r2
 800c956:	bf28      	it	cs
 800c958:	4613      	movcs	r3, r2
 800c95a:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 800c95c:	697b      	ldr	r3, [r7, #20]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d019      	beq.n	800c996 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800c962:	69fb      	ldr	r3, [r7, #28]
 800c964:	685a      	ldr	r2, [r3, #4]
 800c966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c968:	4413      	add	r3, r2
 800c96a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800c96c:	697a      	ldr	r2, [r7, #20]
 800c96e:	6939      	ldr	r1, [r7, #16]
 800c970:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c972:	f003 fe38 	bl	80105e6 <memcpy>
    NumBytesRead += NumBytesRem;
 800c976:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c978:	697b      	ldr	r3, [r7, #20]
 800c97a:	4413      	add	r3, r2
 800c97c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800c97e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c980:	697b      	ldr	r3, [r7, #20]
 800c982:	4413      	add	r3, r2
 800c984:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800c986:	687a      	ldr	r2, [r7, #4]
 800c988:	697b      	ldr	r3, [r7, #20]
 800c98a:	1ad3      	subs	r3, r2, r3
 800c98c:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800c98e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c990:	697b      	ldr	r3, [r7, #20]
 800c992:	4413      	add	r3, r2
 800c994:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 800c996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d002      	beq.n	800c9a2 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 800c99c:	69fb      	ldr	r3, [r7, #28]
 800c99e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c9a0:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800c9a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800c9a4:	4618      	mov	r0, r3
 800c9a6:	3730      	adds	r7, #48	@ 0x30
 800c9a8:	46bd      	mov	sp, r7
 800c9aa:	bd80      	pop	{r7, pc}
 800c9ac:	2001ba08 	.word	0x2001ba08

0800c9b0 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 800c9b0:	b580      	push	{r7, lr}
 800c9b2:	b088      	sub	sp, #32
 800c9b4:	af00      	add	r7, sp, #0
 800c9b6:	60f8      	str	r0, [r7, #12]
 800c9b8:	60b9      	str	r1, [r7, #8]
 800c9ba:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 800c9bc:	68bb      	ldr	r3, [r7, #8]
 800c9be:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	1c5a      	adds	r2, r3, #1
 800c9c4:	4613      	mov	r3, r2
 800c9c6:	005b      	lsls	r3, r3, #1
 800c9c8:	4413      	add	r3, r2
 800c9ca:	00db      	lsls	r3, r3, #3
 800c9cc:	4a1f      	ldr	r2, [pc, #124]	@ (800ca4c <SEGGER_RTT_WriteNoLock+0x9c>)
 800c9ce:	4413      	add	r3, r2
 800c9d0:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 800c9d2:	697b      	ldr	r3, [r7, #20]
 800c9d4:	695b      	ldr	r3, [r3, #20]
 800c9d6:	2b02      	cmp	r3, #2
 800c9d8:	d029      	beq.n	800ca2e <SEGGER_RTT_WriteNoLock+0x7e>
 800c9da:	2b02      	cmp	r3, #2
 800c9dc:	d82e      	bhi.n	800ca3c <SEGGER_RTT_WriteNoLock+0x8c>
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d002      	beq.n	800c9e8 <SEGGER_RTT_WriteNoLock+0x38>
 800c9e2:	2b01      	cmp	r3, #1
 800c9e4:	d013      	beq.n	800ca0e <SEGGER_RTT_WriteNoLock+0x5e>
 800c9e6:	e029      	b.n	800ca3c <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800c9e8:	6978      	ldr	r0, [r7, #20]
 800c9ea:	f7ff ff38 	bl	800c85e <_GetAvailWriteSpace>
 800c9ee:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 800c9f0:	693a      	ldr	r2, [r7, #16]
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	429a      	cmp	r2, r3
 800c9f6:	d202      	bcs.n	800c9fe <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 800c9f8:	2300      	movs	r3, #0
 800c9fa:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 800c9fc:	e021      	b.n	800ca42 <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 800ca02:	687a      	ldr	r2, [r7, #4]
 800ca04:	69b9      	ldr	r1, [r7, #24]
 800ca06:	6978      	ldr	r0, [r7, #20]
 800ca08:	f7ff fee1 	bl	800c7ce <_WriteNoCheck>
    break;
 800ca0c:	e019      	b.n	800ca42 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800ca0e:	6978      	ldr	r0, [r7, #20]
 800ca10:	f7ff ff25 	bl	800c85e <_GetAvailWriteSpace>
 800ca14:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 800ca16:	687a      	ldr	r2, [r7, #4]
 800ca18:	693b      	ldr	r3, [r7, #16]
 800ca1a:	4293      	cmp	r3, r2
 800ca1c:	bf28      	it	cs
 800ca1e:	4613      	movcs	r3, r2
 800ca20:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 800ca22:	69fa      	ldr	r2, [r7, #28]
 800ca24:	69b9      	ldr	r1, [r7, #24]
 800ca26:	6978      	ldr	r0, [r7, #20]
 800ca28:	f7ff fed1 	bl	800c7ce <_WriteNoCheck>
    break;
 800ca2c:	e009      	b.n	800ca42 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 800ca2e:	687a      	ldr	r2, [r7, #4]
 800ca30:	69b9      	ldr	r1, [r7, #24]
 800ca32:	6978      	ldr	r0, [r7, #20]
 800ca34:	f7ff fe6e 	bl	800c714 <_WriteBlocking>
 800ca38:	61f8      	str	r0, [r7, #28]
    break;
 800ca3a:	e002      	b.n	800ca42 <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 800ca3c:	2300      	movs	r3, #0
 800ca3e:	61fb      	str	r3, [r7, #28]
    break;
 800ca40:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 800ca42:	69fb      	ldr	r3, [r7, #28]
}
 800ca44:	4618      	mov	r0, r3
 800ca46:	3720      	adds	r7, #32
 800ca48:	46bd      	mov	sp, r7
 800ca4a:	bd80      	pop	{r7, pc}
 800ca4c:	2001ba08 	.word	0x2001ba08

0800ca50 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 800ca50:	b580      	push	{r7, lr}
 800ca52:	b088      	sub	sp, #32
 800ca54:	af00      	add	r7, sp, #0
 800ca56:	60f8      	str	r0, [r7, #12]
 800ca58:	60b9      	str	r1, [r7, #8]
 800ca5a:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 800ca5c:	4b0e      	ldr	r3, [pc, #56]	@ (800ca98 <SEGGER_RTT_Write+0x48>)
 800ca5e:	61fb      	str	r3, [r7, #28]
 800ca60:	69fb      	ldr	r3, [r7, #28]
 800ca62:	781b      	ldrb	r3, [r3, #0]
 800ca64:	b2db      	uxtb	r3, r3
 800ca66:	2b53      	cmp	r3, #83	@ 0x53
 800ca68:	d001      	beq.n	800ca6e <SEGGER_RTT_Write+0x1e>
 800ca6a:	f7ff fdf9 	bl	800c660 <_DoInit>
  SEGGER_RTT_LOCK();
 800ca6e:	f3ef 8311 	mrs	r3, BASEPRI
 800ca72:	f04f 0120 	mov.w	r1, #32
 800ca76:	f381 8811 	msr	BASEPRI, r1
 800ca7a:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 800ca7c:	687a      	ldr	r2, [r7, #4]
 800ca7e:	68b9      	ldr	r1, [r7, #8]
 800ca80:	68f8      	ldr	r0, [r7, #12]
 800ca82:	f7ff ff95 	bl	800c9b0 <SEGGER_RTT_WriteNoLock>
 800ca86:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 800ca88:	69bb      	ldr	r3, [r7, #24]
 800ca8a:	f383 8811 	msr	BASEPRI, r3
  return Status;
 800ca8e:	697b      	ldr	r3, [r7, #20]
}
 800ca90:	4618      	mov	r0, r3
 800ca92:	3720      	adds	r7, #32
 800ca94:	46bd      	mov	sp, r7
 800ca96:	bd80      	pop	{r7, pc}
 800ca98:	2001ba08 	.word	0x2001ba08

0800ca9c <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800ca9c:	b580      	push	{r7, lr}
 800ca9e:	b088      	sub	sp, #32
 800caa0:	af00      	add	r7, sp, #0
 800caa2:	60f8      	str	r0, [r7, #12]
 800caa4:	60b9      	str	r1, [r7, #8]
 800caa6:	607a      	str	r2, [r7, #4]
 800caa8:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800caaa:	4b3d      	ldr	r3, [pc, #244]	@ (800cba0 <SEGGER_RTT_AllocUpBuffer+0x104>)
 800caac:	61bb      	str	r3, [r7, #24]
 800caae:	69bb      	ldr	r3, [r7, #24]
 800cab0:	781b      	ldrb	r3, [r3, #0]
 800cab2:	b2db      	uxtb	r3, r3
 800cab4:	2b53      	cmp	r3, #83	@ 0x53
 800cab6:	d001      	beq.n	800cabc <SEGGER_RTT_AllocUpBuffer+0x20>
 800cab8:	f7ff fdd2 	bl	800c660 <_DoInit>
  SEGGER_RTT_LOCK();
 800cabc:	f3ef 8311 	mrs	r3, BASEPRI
 800cac0:	f04f 0120 	mov.w	r1, #32
 800cac4:	f381 8811 	msr	BASEPRI, r1
 800cac8:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800caca:	4b35      	ldr	r3, [pc, #212]	@ (800cba0 <SEGGER_RTT_AllocUpBuffer+0x104>)
 800cacc:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 800cace:	2300      	movs	r3, #0
 800cad0:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 800cad2:	6939      	ldr	r1, [r7, #16]
 800cad4:	69fb      	ldr	r3, [r7, #28]
 800cad6:	1c5a      	adds	r2, r3, #1
 800cad8:	4613      	mov	r3, r2
 800cada:	005b      	lsls	r3, r3, #1
 800cadc:	4413      	add	r3, r2
 800cade:	00db      	lsls	r3, r3, #3
 800cae0:	440b      	add	r3, r1
 800cae2:	3304      	adds	r3, #4
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d008      	beq.n	800cafc <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 800caea:	69fb      	ldr	r3, [r7, #28]
 800caec:	3301      	adds	r3, #1
 800caee:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 800caf0:	693b      	ldr	r3, [r7, #16]
 800caf2:	691b      	ldr	r3, [r3, #16]
 800caf4:	69fa      	ldr	r2, [r7, #28]
 800caf6:	429a      	cmp	r2, r3
 800caf8:	dbeb      	blt.n	800cad2 <SEGGER_RTT_AllocUpBuffer+0x36>
 800cafa:	e000      	b.n	800cafe <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 800cafc:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 800cafe:	693b      	ldr	r3, [r7, #16]
 800cb00:	691b      	ldr	r3, [r3, #16]
 800cb02:	69fa      	ldr	r2, [r7, #28]
 800cb04:	429a      	cmp	r2, r3
 800cb06:	da3f      	bge.n	800cb88 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 800cb08:	6939      	ldr	r1, [r7, #16]
 800cb0a:	69fb      	ldr	r3, [r7, #28]
 800cb0c:	1c5a      	adds	r2, r3, #1
 800cb0e:	4613      	mov	r3, r2
 800cb10:	005b      	lsls	r3, r3, #1
 800cb12:	4413      	add	r3, r2
 800cb14:	00db      	lsls	r3, r3, #3
 800cb16:	440b      	add	r3, r1
 800cb18:	68fa      	ldr	r2, [r7, #12]
 800cb1a:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 800cb1c:	6939      	ldr	r1, [r7, #16]
 800cb1e:	69fb      	ldr	r3, [r7, #28]
 800cb20:	1c5a      	adds	r2, r3, #1
 800cb22:	4613      	mov	r3, r2
 800cb24:	005b      	lsls	r3, r3, #1
 800cb26:	4413      	add	r3, r2
 800cb28:	00db      	lsls	r3, r3, #3
 800cb2a:	440b      	add	r3, r1
 800cb2c:	3304      	adds	r3, #4
 800cb2e:	68ba      	ldr	r2, [r7, #8]
 800cb30:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800cb32:	6939      	ldr	r1, [r7, #16]
 800cb34:	69fa      	ldr	r2, [r7, #28]
 800cb36:	4613      	mov	r3, r2
 800cb38:	005b      	lsls	r3, r3, #1
 800cb3a:	4413      	add	r3, r2
 800cb3c:	00db      	lsls	r3, r3, #3
 800cb3e:	440b      	add	r3, r1
 800cb40:	3320      	adds	r3, #32
 800cb42:	687a      	ldr	r2, [r7, #4]
 800cb44:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800cb46:	6939      	ldr	r1, [r7, #16]
 800cb48:	69fa      	ldr	r2, [r7, #28]
 800cb4a:	4613      	mov	r3, r2
 800cb4c:	005b      	lsls	r3, r3, #1
 800cb4e:	4413      	add	r3, r2
 800cb50:	00db      	lsls	r3, r3, #3
 800cb52:	440b      	add	r3, r1
 800cb54:	3328      	adds	r3, #40	@ 0x28
 800cb56:	2200      	movs	r2, #0
 800cb58:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 800cb5a:	6939      	ldr	r1, [r7, #16]
 800cb5c:	69fa      	ldr	r2, [r7, #28]
 800cb5e:	4613      	mov	r3, r2
 800cb60:	005b      	lsls	r3, r3, #1
 800cb62:	4413      	add	r3, r2
 800cb64:	00db      	lsls	r3, r3, #3
 800cb66:	440b      	add	r3, r1
 800cb68:	3324      	adds	r3, #36	@ 0x24
 800cb6a:	2200      	movs	r2, #0
 800cb6c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800cb6e:	6939      	ldr	r1, [r7, #16]
 800cb70:	69fa      	ldr	r2, [r7, #28]
 800cb72:	4613      	mov	r3, r2
 800cb74:	005b      	lsls	r3, r3, #1
 800cb76:	4413      	add	r3, r2
 800cb78:	00db      	lsls	r3, r3, #3
 800cb7a:	440b      	add	r3, r1
 800cb7c:	332c      	adds	r3, #44	@ 0x2c
 800cb7e:	683a      	ldr	r2, [r7, #0]
 800cb80:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800cb82:	f3bf 8f5f 	dmb	sy
 800cb86:	e002      	b.n	800cb8e <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 800cb88:	f04f 33ff 	mov.w	r3, #4294967295
 800cb8c:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 800cb8e:	697b      	ldr	r3, [r7, #20]
 800cb90:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 800cb94:	69fb      	ldr	r3, [r7, #28]
}
 800cb96:	4618      	mov	r0, r3
 800cb98:	3720      	adds	r7, #32
 800cb9a:	46bd      	mov	sp, r7
 800cb9c:	bd80      	pop	{r7, pc}
 800cb9e:	bf00      	nop
 800cba0:	2001ba08 	.word	0x2001ba08

0800cba4 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800cba4:	b580      	push	{r7, lr}
 800cba6:	b08a      	sub	sp, #40	@ 0x28
 800cba8:	af00      	add	r7, sp, #0
 800cbaa:	60f8      	str	r0, [r7, #12]
 800cbac:	60b9      	str	r1, [r7, #8]
 800cbae:	607a      	str	r2, [r7, #4]
 800cbb0:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 800cbb2:	4b21      	ldr	r3, [pc, #132]	@ (800cc38 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800cbb4:	623b      	str	r3, [r7, #32]
 800cbb6:	6a3b      	ldr	r3, [r7, #32]
 800cbb8:	781b      	ldrb	r3, [r3, #0]
 800cbba:	b2db      	uxtb	r3, r3
 800cbbc:	2b53      	cmp	r3, #83	@ 0x53
 800cbbe:	d001      	beq.n	800cbc4 <SEGGER_RTT_ConfigDownBuffer+0x20>
 800cbc0:	f7ff fd4e 	bl	800c660 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800cbc4:	4b1c      	ldr	r3, [pc, #112]	@ (800cc38 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800cbc6:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	2b02      	cmp	r3, #2
 800cbcc:	d82c      	bhi.n	800cc28 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 800cbce:	f3ef 8311 	mrs	r3, BASEPRI
 800cbd2:	f04f 0120 	mov.w	r1, #32
 800cbd6:	f381 8811 	msr	BASEPRI, r1
 800cbda:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 800cbdc:	68fa      	ldr	r2, [r7, #12]
 800cbde:	4613      	mov	r3, r2
 800cbe0:	005b      	lsls	r3, r3, #1
 800cbe2:	4413      	add	r3, r2
 800cbe4:	00db      	lsls	r3, r3, #3
 800cbe6:	3360      	adds	r3, #96	@ 0x60
 800cbe8:	69fa      	ldr	r2, [r7, #28]
 800cbea:	4413      	add	r3, r2
 800cbec:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d00e      	beq.n	800cc12 <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 800cbf4:	697b      	ldr	r3, [r7, #20]
 800cbf6:	68ba      	ldr	r2, [r7, #8]
 800cbf8:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 800cbfa:	697b      	ldr	r3, [r7, #20]
 800cbfc:	687a      	ldr	r2, [r7, #4]
 800cbfe:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 800cc00:	697b      	ldr	r3, [r7, #20]
 800cc02:	683a      	ldr	r2, [r7, #0]
 800cc04:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 800cc06:	697b      	ldr	r3, [r7, #20]
 800cc08:	2200      	movs	r2, #0
 800cc0a:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 800cc0c:	697b      	ldr	r3, [r7, #20]
 800cc0e:	2200      	movs	r2, #0
 800cc10:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 800cc12:	697b      	ldr	r3, [r7, #20]
 800cc14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cc16:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800cc18:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 800cc1c:	69bb      	ldr	r3, [r7, #24]
 800cc1e:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800cc22:	2300      	movs	r3, #0
 800cc24:	627b      	str	r3, [r7, #36]	@ 0x24
 800cc26:	e002      	b.n	800cc2e <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 800cc28:	f04f 33ff 	mov.w	r3, #4294967295
 800cc2c:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 800cc2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800cc30:	4618      	mov	r0, r3
 800cc32:	3728      	adds	r7, #40	@ 0x28
 800cc34:	46bd      	mov	sp, r7
 800cc36:	bd80      	pop	{r7, pc}
 800cc38:	2001ba08 	.word	0x2001ba08

0800cc3c <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 800cc3c:	b480      	push	{r7}
 800cc3e:	b087      	sub	sp, #28
 800cc40:	af00      	add	r7, sp, #0
 800cc42:	60f8      	str	r0, [r7, #12]
 800cc44:	60b9      	str	r1, [r7, #8]
 800cc46:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  if (pText == NULL) {
 800cc48:	68bb      	ldr	r3, [r7, #8]
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d105      	bne.n	800cc5a <_EncodeStr+0x1e>
    *pPayload++ = (U8)0;
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	1c5a      	adds	r2, r3, #1
 800cc52:	60fa      	str	r2, [r7, #12]
 800cc54:	2200      	movs	r2, #0
 800cc56:	701a      	strb	r2, [r3, #0]
 800cc58:	e022      	b.n	800cca0 <_EncodeStr+0x64>
  } else {
    sStart = pText; // Remember start of string.
 800cc5a:	68bb      	ldr	r3, [r7, #8]
 800cc5c:	617b      	str	r3, [r7, #20]
    //
    // Save space to store count byte(s).
    //
    pLen = pPayload++;
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	1c5a      	adds	r2, r3, #1
 800cc62:	60fa      	str	r2, [r7, #12]
 800cc64:	613b      	str	r3, [r7, #16]
    pPayload += 2;
#endif
    //
    // Limit string to maximum length and copy into payload buffer.
    //
    if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	2b80      	cmp	r3, #128	@ 0x80
 800cc6a:	d90a      	bls.n	800cc82 <_EncodeStr+0x46>
      Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 800cc6c:	2380      	movs	r3, #128	@ 0x80
 800cc6e:	607b      	str	r3, [r7, #4]
    }
    while ((Limit-- > 0) && (*pText != '\0')) {
 800cc70:	e007      	b.n	800cc82 <_EncodeStr+0x46>
      *pPayload++ = *pText++;
 800cc72:	68ba      	ldr	r2, [r7, #8]
 800cc74:	1c53      	adds	r3, r2, #1
 800cc76:	60bb      	str	r3, [r7, #8]
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	1c59      	adds	r1, r3, #1
 800cc7c:	60f9      	str	r1, [r7, #12]
 800cc7e:	7812      	ldrb	r2, [r2, #0]
 800cc80:	701a      	strb	r2, [r3, #0]
    while ((Limit-- > 0) && (*pText != '\0')) {
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	1e5a      	subs	r2, r3, #1
 800cc86:	607a      	str	r2, [r7, #4]
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d003      	beq.n	800cc94 <_EncodeStr+0x58>
 800cc8c:	68bb      	ldr	r3, [r7, #8]
 800cc8e:	781b      	ldrb	r3, [r3, #0]
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d1ee      	bne.n	800cc72 <_EncodeStr+0x36>
    Limit = (unsigned int)(pText - sStart);
    *pLen++ = (U8)255;
    *pLen++ = (U8)((Limit >> 8) & 255);
    *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
    *pLen = (U8)(pText - sStart);
 800cc94:	68ba      	ldr	r2, [r7, #8]
 800cc96:	697b      	ldr	r3, [r7, #20]
 800cc98:	1ad3      	subs	r3, r2, r3
 800cc9a:	b2da      	uxtb	r2, r3
 800cc9c:	693b      	ldr	r3, [r7, #16]
 800cc9e:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  return pPayload;
 800cca0:	68fb      	ldr	r3, [r7, #12]
}
 800cca2:	4618      	mov	r0, r3
 800cca4:	371c      	adds	r7, #28
 800cca6:	46bd      	mov	sp, r7
 800cca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccac:	4770      	bx	lr

0800ccae <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800ccae:	b480      	push	{r7}
 800ccb0:	b083      	sub	sp, #12
 800ccb2:	af00      	add	r7, sp, #0
 800ccb4:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	3307      	adds	r3, #7
}
 800ccba:	4618      	mov	r0, r3
 800ccbc:	370c      	adds	r7, #12
 800ccbe:	46bd      	mov	sp, r7
 800ccc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc4:	4770      	bx	lr
	...

0800ccc8 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 800ccc8:	b580      	push	{r7, lr}
 800ccca:	b082      	sub	sp, #8
 800cccc:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800ccce:	4b34      	ldr	r3, [pc, #208]	@ (800cda0 <_HandleIncomingPacket+0xd8>)
 800ccd0:	7e1b      	ldrb	r3, [r3, #24]
 800ccd2:	4618      	mov	r0, r3
 800ccd4:	1cfb      	adds	r3, r7, #3
 800ccd6:	2201      	movs	r2, #1
 800ccd8:	4619      	mov	r1, r3
 800ccda:	f7ff fde3 	bl	800c8a4 <SEGGER_RTT_ReadNoLock>
 800ccde:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d057      	beq.n	800cd96 <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 800cce6:	78fb      	ldrb	r3, [r7, #3]
 800cce8:	2b80      	cmp	r3, #128	@ 0x80
 800ccea:	d031      	beq.n	800cd50 <_HandleIncomingPacket+0x88>
 800ccec:	2b80      	cmp	r3, #128	@ 0x80
 800ccee:	dc40      	bgt.n	800cd72 <_HandleIncomingPacket+0xaa>
 800ccf0:	2b07      	cmp	r3, #7
 800ccf2:	dc15      	bgt.n	800cd20 <_HandleIncomingPacket+0x58>
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	dd3c      	ble.n	800cd72 <_HandleIncomingPacket+0xaa>
 800ccf8:	3b01      	subs	r3, #1
 800ccfa:	2b06      	cmp	r3, #6
 800ccfc:	d839      	bhi.n	800cd72 <_HandleIncomingPacket+0xaa>
 800ccfe:	a201      	add	r2, pc, #4	@ (adr r2, 800cd04 <_HandleIncomingPacket+0x3c>)
 800cd00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd04:	0800cd27 	.word	0x0800cd27
 800cd08:	0800cd2d 	.word	0x0800cd2d
 800cd0c:	0800cd33 	.word	0x0800cd33
 800cd10:	0800cd39 	.word	0x0800cd39
 800cd14:	0800cd3f 	.word	0x0800cd3f
 800cd18:	0800cd45 	.word	0x0800cd45
 800cd1c:	0800cd4b 	.word	0x0800cd4b
 800cd20:	2b7f      	cmp	r3, #127	@ 0x7f
 800cd22:	d033      	beq.n	800cd8c <_HandleIncomingPacket+0xc4>
 800cd24:	e025      	b.n	800cd72 <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800cd26:	f000 fb25 	bl	800d374 <SEGGER_SYSVIEW_Start>
      break;
 800cd2a:	e034      	b.n	800cd96 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 800cd2c:	f000 fbdc 	bl	800d4e8 <SEGGER_SYSVIEW_Stop>
      break;
 800cd30:	e031      	b.n	800cd96 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800cd32:	f000 fdb5 	bl	800d8a0 <SEGGER_SYSVIEW_RecordSystime>
      break;
 800cd36:	e02e      	b.n	800cd96 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 800cd38:	f000 fd7a 	bl	800d830 <SEGGER_SYSVIEW_SendTaskList>
      break;
 800cd3c:	e02b      	b.n	800cd96 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 800cd3e:	f000 fbf9 	bl	800d534 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800cd42:	e028      	b.n	800cd96 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 800cd44:	f001 f8e6 	bl	800df14 <SEGGER_SYSVIEW_SendNumModules>
      break;
 800cd48:	e025      	b.n	800cd96 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 800cd4a:	f001 f8c5 	bl	800ded8 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800cd4e:	e022      	b.n	800cd96 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800cd50:	4b13      	ldr	r3, [pc, #76]	@ (800cda0 <_HandleIncomingPacket+0xd8>)
 800cd52:	7e1b      	ldrb	r3, [r3, #24]
 800cd54:	4618      	mov	r0, r3
 800cd56:	1cfb      	adds	r3, r7, #3
 800cd58:	2201      	movs	r2, #1
 800cd5a:	4619      	mov	r1, r3
 800cd5c:	f7ff fda2 	bl	800c8a4 <SEGGER_RTT_ReadNoLock>
 800cd60:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d013      	beq.n	800cd90 <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 800cd68:	78fb      	ldrb	r3, [r7, #3]
 800cd6a:	4618      	mov	r0, r3
 800cd6c:	f001 f82a 	bl	800ddc4 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800cd70:	e00e      	b.n	800cd90 <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800cd72:	78fb      	ldrb	r3, [r7, #3]
 800cd74:	b25b      	sxtb	r3, r3
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	da0c      	bge.n	800cd94 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800cd7a:	4b09      	ldr	r3, [pc, #36]	@ (800cda0 <_HandleIncomingPacket+0xd8>)
 800cd7c:	7e1b      	ldrb	r3, [r3, #24]
 800cd7e:	4618      	mov	r0, r3
 800cd80:	1cfb      	adds	r3, r7, #3
 800cd82:	2201      	movs	r2, #1
 800cd84:	4619      	mov	r1, r3
 800cd86:	f7ff fd8d 	bl	800c8a4 <SEGGER_RTT_ReadNoLock>
      }
      break;
 800cd8a:	e003      	b.n	800cd94 <_HandleIncomingPacket+0xcc>
      break;
 800cd8c:	bf00      	nop
 800cd8e:	e002      	b.n	800cd96 <_HandleIncomingPacket+0xce>
      break;
 800cd90:	bf00      	nop
 800cd92:	e000      	b.n	800cd96 <_HandleIncomingPacket+0xce>
      break;
 800cd94:	bf00      	nop
    }
  }
}
 800cd96:	bf00      	nop
 800cd98:	3708      	adds	r7, #8
 800cd9a:	46bd      	mov	sp, r7
 800cd9c:	bd80      	pop	{r7, pc}
 800cd9e:	bf00      	nop
 800cda0:	2001d2c8 	.word	0x2001d2c8

0800cda4 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 800cda4:	b580      	push	{r7, lr}
 800cda6:	b08c      	sub	sp, #48	@ 0x30
 800cda8:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800cdaa:	2301      	movs	r3, #1
 800cdac:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800cdae:	1d3b      	adds	r3, r7, #4
 800cdb0:	3301      	adds	r3, #1
 800cdb2:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 800cdb4:	69fb      	ldr	r3, [r7, #28]
 800cdb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cdb8:	4b31      	ldr	r3, [pc, #196]	@ (800ce80 <_TrySendOverflowPacket+0xdc>)
 800cdba:	695b      	ldr	r3, [r3, #20]
 800cdbc:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cdbe:	e00b      	b.n	800cdd8 <_TrySendOverflowPacket+0x34>
 800cdc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdc2:	b2da      	uxtb	r2, r3
 800cdc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdc6:	1c59      	adds	r1, r3, #1
 800cdc8:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800cdca:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800cdce:	b2d2      	uxtb	r2, r2
 800cdd0:	701a      	strb	r2, [r3, #0]
 800cdd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdd4:	09db      	lsrs	r3, r3, #7
 800cdd6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cdd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdda:	2b7f      	cmp	r3, #127	@ 0x7f
 800cddc:	d8f0      	bhi.n	800cdc0 <_TrySendOverflowPacket+0x1c>
 800cdde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cde0:	1c5a      	adds	r2, r3, #1
 800cde2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cde4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cde6:	b2d2      	uxtb	r2, r2
 800cde8:	701a      	strb	r2, [r3, #0]
 800cdea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdec:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800cdee:	4b25      	ldr	r3, [pc, #148]	@ (800ce84 <_TrySendOverflowPacket+0xe0>)
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	61bb      	str	r3, [r7, #24]
  Delta = (I32)(TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp);
 800cdf4:	4b22      	ldr	r3, [pc, #136]	@ (800ce80 <_TrySendOverflowPacket+0xdc>)
 800cdf6:	68db      	ldr	r3, [r3, #12]
 800cdf8:	69ba      	ldr	r2, [r7, #24]
 800cdfa:	1ad3      	subs	r3, r2, r3
 800cdfc:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800cdfe:	69fb      	ldr	r3, [r7, #28]
 800ce00:	627b      	str	r3, [r7, #36]	@ 0x24
 800ce02:	697b      	ldr	r3, [r7, #20]
 800ce04:	623b      	str	r3, [r7, #32]
 800ce06:	e00b      	b.n	800ce20 <_TrySendOverflowPacket+0x7c>
 800ce08:	6a3b      	ldr	r3, [r7, #32]
 800ce0a:	b2da      	uxtb	r2, r3
 800ce0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce0e:	1c59      	adds	r1, r3, #1
 800ce10:	6279      	str	r1, [r7, #36]	@ 0x24
 800ce12:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ce16:	b2d2      	uxtb	r2, r2
 800ce18:	701a      	strb	r2, [r3, #0]
 800ce1a:	6a3b      	ldr	r3, [r7, #32]
 800ce1c:	09db      	lsrs	r3, r3, #7
 800ce1e:	623b      	str	r3, [r7, #32]
 800ce20:	6a3b      	ldr	r3, [r7, #32]
 800ce22:	2b7f      	cmp	r3, #127	@ 0x7f
 800ce24:	d8f0      	bhi.n	800ce08 <_TrySendOverflowPacket+0x64>
 800ce26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce28:	1c5a      	adds	r2, r3, #1
 800ce2a:	627a      	str	r2, [r7, #36]	@ 0x24
 800ce2c:	6a3a      	ldr	r2, [r7, #32]
 800ce2e:	b2d2      	uxtb	r2, r2
 800ce30:	701a      	strb	r2, [r3, #0]
 800ce32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce34:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 800ce36:	4b12      	ldr	r3, [pc, #72]	@ (800ce80 <_TrySendOverflowPacket+0xdc>)
 800ce38:	785b      	ldrb	r3, [r3, #1]
 800ce3a:	4618      	mov	r0, r3
 800ce3c:	1d3b      	adds	r3, r7, #4
 800ce3e:	69fa      	ldr	r2, [r7, #28]
 800ce40:	1ad3      	subs	r3, r2, r3
 800ce42:	461a      	mov	r2, r3
 800ce44:	1d3b      	adds	r3, r7, #4
 800ce46:	4619      	mov	r1, r3
 800ce48:	f7f3 f9c2 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800ce4c:	4603      	mov	r3, r0
 800ce4e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 800ce50:	693b      	ldr	r3, [r7, #16]
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d009      	beq.n	800ce6a <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800ce56:	4a0a      	ldr	r2, [pc, #40]	@ (800ce80 <_TrySendOverflowPacket+0xdc>)
 800ce58:	69bb      	ldr	r3, [r7, #24]
 800ce5a:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800ce5c:	4b08      	ldr	r3, [pc, #32]	@ (800ce80 <_TrySendOverflowPacket+0xdc>)
 800ce5e:	781b      	ldrb	r3, [r3, #0]
 800ce60:	3b01      	subs	r3, #1
 800ce62:	b2da      	uxtb	r2, r3
 800ce64:	4b06      	ldr	r3, [pc, #24]	@ (800ce80 <_TrySendOverflowPacket+0xdc>)
 800ce66:	701a      	strb	r2, [r3, #0]
 800ce68:	e004      	b.n	800ce74 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800ce6a:	4b05      	ldr	r3, [pc, #20]	@ (800ce80 <_TrySendOverflowPacket+0xdc>)
 800ce6c:	695b      	ldr	r3, [r3, #20]
 800ce6e:	3301      	adds	r3, #1
 800ce70:	4a03      	ldr	r2, [pc, #12]	@ (800ce80 <_TrySendOverflowPacket+0xdc>)
 800ce72:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 800ce74:	693b      	ldr	r3, [r7, #16]
}
 800ce76:	4618      	mov	r0, r3
 800ce78:	3730      	adds	r7, #48	@ 0x30
 800ce7a:	46bd      	mov	sp, r7
 800ce7c:	bd80      	pop	{r7, pc}
 800ce7e:	bf00      	nop
 800ce80:	2001d2c8 	.word	0x2001d2c8
 800ce84:	e0001004 	.word	0xe0001004

0800ce88 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 800ce88:	b580      	push	{r7, lr}
 800ce8a:	b08a      	sub	sp, #40	@ 0x28
 800ce8c:	af00      	add	r7, sp, #0
 800ce8e:	60f8      	str	r0, [r7, #12]
 800ce90:	60b9      	str	r1, [r7, #8]
 800ce92:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 800ce94:	4b98      	ldr	r3, [pc, #608]	@ (800d0f8 <_SendPacket+0x270>)
 800ce96:	781b      	ldrb	r3, [r3, #0]
 800ce98:	2b01      	cmp	r3, #1
 800ce9a:	d010      	beq.n	800cebe <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 800ce9c:	4b96      	ldr	r3, [pc, #600]	@ (800d0f8 <_SendPacket+0x270>)
 800ce9e:	781b      	ldrb	r3, [r3, #0]
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	f000 812d 	beq.w	800d100 <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800cea6:	4b94      	ldr	r3, [pc, #592]	@ (800d0f8 <_SendPacket+0x270>)
 800cea8:	781b      	ldrb	r3, [r3, #0]
 800ceaa:	2b02      	cmp	r3, #2
 800ceac:	d109      	bne.n	800cec2 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800ceae:	f7ff ff79 	bl	800cda4 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800ceb2:	4b91      	ldr	r3, [pc, #580]	@ (800d0f8 <_SendPacket+0x270>)
 800ceb4:	781b      	ldrb	r3, [r3, #0]
 800ceb6:	2b01      	cmp	r3, #1
 800ceb8:	f040 8124 	bne.w	800d104 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 800cebc:	e001      	b.n	800cec2 <_SendPacket+0x3a>
    goto Send;
 800cebe:	bf00      	nop
 800cec0:	e000      	b.n	800cec4 <_SendPacket+0x3c>
Send:
 800cec2:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	2b1f      	cmp	r3, #31
 800cec8:	d809      	bhi.n	800cede <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800ceca:	4b8b      	ldr	r3, [pc, #556]	@ (800d0f8 <_SendPacket+0x270>)
 800cecc:	69da      	ldr	r2, [r3, #28]
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	fa22 f303 	lsr.w	r3, r2, r3
 800ced4:	f003 0301 	and.w	r3, r3, #1
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	f040 8115 	bne.w	800d108 <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	2b17      	cmp	r3, #23
 800cee2:	d807      	bhi.n	800cef4 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	3b01      	subs	r3, #1
 800cee8:	60fb      	str	r3, [r7, #12]
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	b2da      	uxtb	r2, r3
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	701a      	strb	r2, [r3, #0]
 800cef2:	e0c4      	b.n	800d07e <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 800cef4:	68ba      	ldr	r2, [r7, #8]
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	1ad3      	subs	r3, r2, r3
 800cefa:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 800cefc:	69fb      	ldr	r3, [r7, #28]
 800cefe:	2b7f      	cmp	r3, #127	@ 0x7f
 800cf00:	d912      	bls.n	800cf28 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 800cf02:	69fb      	ldr	r3, [r7, #28]
 800cf04:	09da      	lsrs	r2, r3, #7
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	3b01      	subs	r3, #1
 800cf0a:	60fb      	str	r3, [r7, #12]
 800cf0c:	b2d2      	uxtb	r2, r2
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 800cf12:	69fb      	ldr	r3, [r7, #28]
 800cf14:	b2db      	uxtb	r3, r3
 800cf16:	68fa      	ldr	r2, [r7, #12]
 800cf18:	3a01      	subs	r2, #1
 800cf1a:	60fa      	str	r2, [r7, #12]
 800cf1c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cf20:	b2da      	uxtb	r2, r3
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	701a      	strb	r2, [r3, #0]
 800cf26:	e006      	b.n	800cf36 <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	3b01      	subs	r3, #1
 800cf2c:	60fb      	str	r3, [r7, #12]
 800cf2e:	69fb      	ldr	r3, [r7, #28]
 800cf30:	b2da      	uxtb	r2, r3
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	2b7e      	cmp	r3, #126	@ 0x7e
 800cf3a:	d807      	bhi.n	800cf4c <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	3b01      	subs	r3, #1
 800cf40:	60fb      	str	r3, [r7, #12]
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	b2da      	uxtb	r2, r3
 800cf46:	68fb      	ldr	r3, [r7, #12]
 800cf48:	701a      	strb	r2, [r3, #0]
 800cf4a:	e098      	b.n	800d07e <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cf52:	d212      	bcs.n	800cf7a <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	09da      	lsrs	r2, r3, #7
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	3b01      	subs	r3, #1
 800cf5c:	60fb      	str	r3, [r7, #12]
 800cf5e:	b2d2      	uxtb	r2, r2
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	b2db      	uxtb	r3, r3
 800cf68:	68fa      	ldr	r2, [r7, #12]
 800cf6a:	3a01      	subs	r2, #1
 800cf6c:	60fa      	str	r2, [r7, #12]
 800cf6e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cf72:	b2da      	uxtb	r2, r3
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	701a      	strb	r2, [r3, #0]
 800cf78:	e081      	b.n	800d07e <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cf80:	d21d      	bcs.n	800cfbe <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	0b9a      	lsrs	r2, r3, #14
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	3b01      	subs	r3, #1
 800cf8a:	60fb      	str	r3, [r7, #12]
 800cf8c:	b2d2      	uxtb	r2, r2
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	09db      	lsrs	r3, r3, #7
 800cf96:	b2db      	uxtb	r3, r3
 800cf98:	68fa      	ldr	r2, [r7, #12]
 800cf9a:	3a01      	subs	r2, #1
 800cf9c:	60fa      	str	r2, [r7, #12]
 800cf9e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cfa2:	b2da      	uxtb	r2, r3
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	b2db      	uxtb	r3, r3
 800cfac:	68fa      	ldr	r2, [r7, #12]
 800cfae:	3a01      	subs	r2, #1
 800cfb0:	60fa      	str	r2, [r7, #12]
 800cfb2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cfb6:	b2da      	uxtb	r2, r3
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	701a      	strb	r2, [r3, #0]
 800cfbc:	e05f      	b.n	800d07e <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cfc4:	d228      	bcs.n	800d018 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	0d5a      	lsrs	r2, r3, #21
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	3b01      	subs	r3, #1
 800cfce:	60fb      	str	r3, [r7, #12]
 800cfd0:	b2d2      	uxtb	r2, r2
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	0b9b      	lsrs	r3, r3, #14
 800cfda:	b2db      	uxtb	r3, r3
 800cfdc:	68fa      	ldr	r2, [r7, #12]
 800cfde:	3a01      	subs	r2, #1
 800cfe0:	60fa      	str	r2, [r7, #12]
 800cfe2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cfe6:	b2da      	uxtb	r2, r3
 800cfe8:	68fb      	ldr	r3, [r7, #12]
 800cfea:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	09db      	lsrs	r3, r3, #7
 800cff0:	b2db      	uxtb	r3, r3
 800cff2:	68fa      	ldr	r2, [r7, #12]
 800cff4:	3a01      	subs	r2, #1
 800cff6:	60fa      	str	r2, [r7, #12]
 800cff8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cffc:	b2da      	uxtb	r2, r3
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	b2db      	uxtb	r3, r3
 800d006:	68fa      	ldr	r2, [r7, #12]
 800d008:	3a01      	subs	r2, #1
 800d00a:	60fa      	str	r2, [r7, #12]
 800d00c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d010:	b2da      	uxtb	r2, r3
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	701a      	strb	r2, [r3, #0]
 800d016:	e032      	b.n	800d07e <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	0f1a      	lsrs	r2, r3, #28
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	3b01      	subs	r3, #1
 800d020:	60fb      	str	r3, [r7, #12]
 800d022:	b2d2      	uxtb	r2, r2
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	0d5b      	lsrs	r3, r3, #21
 800d02c:	b2db      	uxtb	r3, r3
 800d02e:	68fa      	ldr	r2, [r7, #12]
 800d030:	3a01      	subs	r2, #1
 800d032:	60fa      	str	r2, [r7, #12]
 800d034:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d038:	b2da      	uxtb	r2, r3
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	0b9b      	lsrs	r3, r3, #14
 800d042:	b2db      	uxtb	r3, r3
 800d044:	68fa      	ldr	r2, [r7, #12]
 800d046:	3a01      	subs	r2, #1
 800d048:	60fa      	str	r2, [r7, #12]
 800d04a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d04e:	b2da      	uxtb	r2, r3
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	09db      	lsrs	r3, r3, #7
 800d058:	b2db      	uxtb	r3, r3
 800d05a:	68fa      	ldr	r2, [r7, #12]
 800d05c:	3a01      	subs	r2, #1
 800d05e:	60fa      	str	r2, [r7, #12]
 800d060:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d064:	b2da      	uxtb	r2, r3
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	b2db      	uxtb	r3, r3
 800d06e:	68fa      	ldr	r2, [r7, #12]
 800d070:	3a01      	subs	r2, #1
 800d072:	60fa      	str	r2, [r7, #12]
 800d074:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d078:	b2da      	uxtb	r2, r3
 800d07a:	68fb      	ldr	r3, [r7, #12]
 800d07c:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800d07e:	4b1f      	ldr	r3, [pc, #124]	@ (800d0fc <_SendPacket+0x274>)
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800d084:	4b1c      	ldr	r3, [pc, #112]	@ (800d0f8 <_SendPacket+0x270>)
 800d086:	68db      	ldr	r3, [r3, #12]
 800d088:	69ba      	ldr	r2, [r7, #24]
 800d08a:	1ad3      	subs	r3, r2, r3
 800d08c:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 800d08e:	68bb      	ldr	r3, [r7, #8]
 800d090:	627b      	str	r3, [r7, #36]	@ 0x24
 800d092:	697b      	ldr	r3, [r7, #20]
 800d094:	623b      	str	r3, [r7, #32]
 800d096:	e00b      	b.n	800d0b0 <_SendPacket+0x228>
 800d098:	6a3b      	ldr	r3, [r7, #32]
 800d09a:	b2da      	uxtb	r2, r3
 800d09c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d09e:	1c59      	adds	r1, r3, #1
 800d0a0:	6279      	str	r1, [r7, #36]	@ 0x24
 800d0a2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d0a6:	b2d2      	uxtb	r2, r2
 800d0a8:	701a      	strb	r2, [r3, #0]
 800d0aa:	6a3b      	ldr	r3, [r7, #32]
 800d0ac:	09db      	lsrs	r3, r3, #7
 800d0ae:	623b      	str	r3, [r7, #32]
 800d0b0:	6a3b      	ldr	r3, [r7, #32]
 800d0b2:	2b7f      	cmp	r3, #127	@ 0x7f
 800d0b4:	d8f0      	bhi.n	800d098 <_SendPacket+0x210>
 800d0b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0b8:	1c5a      	adds	r2, r3, #1
 800d0ba:	627a      	str	r2, [r7, #36]	@ 0x24
 800d0bc:	6a3a      	ldr	r2, [r7, #32]
 800d0be:	b2d2      	uxtb	r2, r2
 800d0c0:	701a      	strb	r2, [r3, #0]
 800d0c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0c4:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 800d0c6:	4b0c      	ldr	r3, [pc, #48]	@ (800d0f8 <_SendPacket+0x270>)
 800d0c8:	785b      	ldrb	r3, [r3, #1]
 800d0ca:	4618      	mov	r0, r3
 800d0cc:	68ba      	ldr	r2, [r7, #8]
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	1ad3      	subs	r3, r2, r3
 800d0d2:	461a      	mov	r2, r3
 800d0d4:	68f9      	ldr	r1, [r7, #12]
 800d0d6:	f7f3 f87b 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800d0da:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 800d0dc:	693b      	ldr	r3, [r7, #16]
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d003      	beq.n	800d0ea <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800d0e2:	4a05      	ldr	r2, [pc, #20]	@ (800d0f8 <_SendPacket+0x270>)
 800d0e4:	69bb      	ldr	r3, [r7, #24]
 800d0e6:	60d3      	str	r3, [r2, #12]
 800d0e8:	e00f      	b.n	800d10a <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800d0ea:	4b03      	ldr	r3, [pc, #12]	@ (800d0f8 <_SendPacket+0x270>)
 800d0ec:	781b      	ldrb	r3, [r3, #0]
 800d0ee:	3301      	adds	r3, #1
 800d0f0:	b2da      	uxtb	r2, r3
 800d0f2:	4b01      	ldr	r3, [pc, #4]	@ (800d0f8 <_SendPacket+0x270>)
 800d0f4:	701a      	strb	r2, [r3, #0]
 800d0f6:	e008      	b.n	800d10a <_SendPacket+0x282>
 800d0f8:	2001d2c8 	.word	0x2001d2c8
 800d0fc:	e0001004 	.word	0xe0001004
    goto SendDone;
 800d100:	bf00      	nop
 800d102:	e002      	b.n	800d10a <_SendPacket+0x282>
      goto SendDone;
 800d104:	bf00      	nop
 800d106:	e000      	b.n	800d10a <_SendPacket+0x282>
      goto SendDone;
 800d108:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800d10a:	4b14      	ldr	r3, [pc, #80]	@ (800d15c <_SendPacket+0x2d4>)
 800d10c:	7e1b      	ldrb	r3, [r3, #24]
 800d10e:	4619      	mov	r1, r3
 800d110:	4a13      	ldr	r2, [pc, #76]	@ (800d160 <_SendPacket+0x2d8>)
 800d112:	460b      	mov	r3, r1
 800d114:	005b      	lsls	r3, r3, #1
 800d116:	440b      	add	r3, r1
 800d118:	00db      	lsls	r3, r3, #3
 800d11a:	4413      	add	r3, r2
 800d11c:	336c      	adds	r3, #108	@ 0x6c
 800d11e:	681a      	ldr	r2, [r3, #0]
 800d120:	4b0e      	ldr	r3, [pc, #56]	@ (800d15c <_SendPacket+0x2d4>)
 800d122:	7e1b      	ldrb	r3, [r3, #24]
 800d124:	4618      	mov	r0, r3
 800d126:	490e      	ldr	r1, [pc, #56]	@ (800d160 <_SendPacket+0x2d8>)
 800d128:	4603      	mov	r3, r0
 800d12a:	005b      	lsls	r3, r3, #1
 800d12c:	4403      	add	r3, r0
 800d12e:	00db      	lsls	r3, r3, #3
 800d130:	440b      	add	r3, r1
 800d132:	3370      	adds	r3, #112	@ 0x70
 800d134:	681b      	ldr	r3, [r3, #0]
 800d136:	429a      	cmp	r2, r3
 800d138:	d00b      	beq.n	800d152 <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800d13a:	4b08      	ldr	r3, [pc, #32]	@ (800d15c <_SendPacket+0x2d4>)
 800d13c:	789b      	ldrb	r3, [r3, #2]
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d107      	bne.n	800d152 <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800d142:	4b06      	ldr	r3, [pc, #24]	@ (800d15c <_SendPacket+0x2d4>)
 800d144:	2201      	movs	r2, #1
 800d146:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800d148:	f7ff fdbe 	bl	800ccc8 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800d14c:	4b03      	ldr	r3, [pc, #12]	@ (800d15c <_SendPacket+0x2d4>)
 800d14e:	2200      	movs	r2, #0
 800d150:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800d152:	bf00      	nop
 800d154:	3728      	adds	r7, #40	@ 0x28
 800d156:	46bd      	mov	sp, r7
 800d158:	bd80      	pop	{r7, pc}
 800d15a:	bf00      	nop
 800d15c:	2001d2c8 	.word	0x2001d2c8
 800d160:	2001ba08 	.word	0x2001ba08

0800d164 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 800d164:	b580      	push	{r7, lr}
 800d166:	b086      	sub	sp, #24
 800d168:	af02      	add	r7, sp, #8
 800d16a:	60f8      	str	r0, [r7, #12]
 800d16c:	60b9      	str	r1, [r7, #8]
 800d16e:	607a      	str	r2, [r7, #4]
 800d170:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800d172:	2300      	movs	r3, #0
 800d174:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800d178:	4917      	ldr	r1, [pc, #92]	@ (800d1d8 <SEGGER_SYSVIEW_Init+0x74>)
 800d17a:	4818      	ldr	r0, [pc, #96]	@ (800d1dc <SEGGER_SYSVIEW_Init+0x78>)
 800d17c:	f7ff fc8e 	bl	800ca9c <SEGGER_RTT_AllocUpBuffer>
 800d180:	4603      	mov	r3, r0
 800d182:	b2da      	uxtb	r2, r3
 800d184:	4b16      	ldr	r3, [pc, #88]	@ (800d1e0 <SEGGER_SYSVIEW_Init+0x7c>)
 800d186:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 800d188:	4b15      	ldr	r3, [pc, #84]	@ (800d1e0 <SEGGER_SYSVIEW_Init+0x7c>)
 800d18a:	785a      	ldrb	r2, [r3, #1]
 800d18c:	4b14      	ldr	r3, [pc, #80]	@ (800d1e0 <SEGGER_SYSVIEW_Init+0x7c>)
 800d18e:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800d190:	4b13      	ldr	r3, [pc, #76]	@ (800d1e0 <SEGGER_SYSVIEW_Init+0x7c>)
 800d192:	7e1b      	ldrb	r3, [r3, #24]
 800d194:	4618      	mov	r0, r3
 800d196:	2300      	movs	r3, #0
 800d198:	9300      	str	r3, [sp, #0]
 800d19a:	2308      	movs	r3, #8
 800d19c:	4a11      	ldr	r2, [pc, #68]	@ (800d1e4 <SEGGER_SYSVIEW_Init+0x80>)
 800d19e:	490f      	ldr	r1, [pc, #60]	@ (800d1dc <SEGGER_SYSVIEW_Init+0x78>)
 800d1a0:	f7ff fd00 	bl	800cba4 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 800d1a4:	4b0e      	ldr	r3, [pc, #56]	@ (800d1e0 <SEGGER_SYSVIEW_Init+0x7c>)
 800d1a6:	2200      	movs	r2, #0
 800d1a8:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800d1aa:	4b0f      	ldr	r3, [pc, #60]	@ (800d1e8 <SEGGER_SYSVIEW_Init+0x84>)
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	4a0c      	ldr	r2, [pc, #48]	@ (800d1e0 <SEGGER_SYSVIEW_Init+0x7c>)
 800d1b0:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800d1b2:	4a0b      	ldr	r2, [pc, #44]	@ (800d1e0 <SEGGER_SYSVIEW_Init+0x7c>)
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 800d1b8:	4a09      	ldr	r2, [pc, #36]	@ (800d1e0 <SEGGER_SYSVIEW_Init+0x7c>)
 800d1ba:	68fb      	ldr	r3, [r7, #12]
 800d1bc:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800d1be:	4a08      	ldr	r2, [pc, #32]	@ (800d1e0 <SEGGER_SYSVIEW_Init+0x7c>)
 800d1c0:	68bb      	ldr	r3, [r7, #8]
 800d1c2:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 800d1c4:	4a06      	ldr	r2, [pc, #24]	@ (800d1e0 <SEGGER_SYSVIEW_Init+0x7c>)
 800d1c6:	683b      	ldr	r3, [r7, #0]
 800d1c8:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800d1ca:	4b05      	ldr	r3, [pc, #20]	@ (800d1e0 <SEGGER_SYSVIEW_Init+0x7c>)
 800d1cc:	2200      	movs	r2, #0
 800d1ce:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 800d1d0:	bf00      	nop
 800d1d2:	3710      	adds	r7, #16
 800d1d4:	46bd      	mov	sp, r7
 800d1d6:	bd80      	pop	{r7, pc}
 800d1d8:	2001c2c0 	.word	0x2001c2c0
 800d1dc:	08015da0 	.word	0x08015da0
 800d1e0:	2001d2c8 	.word	0x2001d2c8
 800d1e4:	2001d2c0 	.word	0x2001d2c0
 800d1e8:	e0001004 	.word	0xe0001004

0800d1ec <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 800d1ec:	b480      	push	{r7}
 800d1ee:	b083      	sub	sp, #12
 800d1f0:	af00      	add	r7, sp, #0
 800d1f2:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 800d1f4:	4a04      	ldr	r2, [pc, #16]	@ (800d208 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	6113      	str	r3, [r2, #16]
}
 800d1fa:	bf00      	nop
 800d1fc:	370c      	adds	r7, #12
 800d1fe:	46bd      	mov	sp, r7
 800d200:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d204:	4770      	bx	lr
 800d206:	bf00      	nop
 800d208:	2001d2c8 	.word	0x2001d2c8

0800d20c <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 800d20c:	b580      	push	{r7, lr}
 800d20e:	b084      	sub	sp, #16
 800d210:	af00      	add	r7, sp, #0
 800d212:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800d214:	f3ef 8311 	mrs	r3, BASEPRI
 800d218:	f04f 0120 	mov.w	r1, #32
 800d21c:	f381 8811 	msr	BASEPRI, r1
 800d220:	60fb      	str	r3, [r7, #12]
 800d222:	4808      	ldr	r0, [pc, #32]	@ (800d244 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800d224:	f7ff fd43 	bl	800ccae <_PreparePacket>
 800d228:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800d22a:	687a      	ldr	r2, [r7, #4]
 800d22c:	68b9      	ldr	r1, [r7, #8]
 800d22e:	68b8      	ldr	r0, [r7, #8]
 800d230:	f7ff fe2a 	bl	800ce88 <_SendPacket>
  RECORD_END();
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	f383 8811 	msr	BASEPRI, r3
}
 800d23a:	bf00      	nop
 800d23c:	3710      	adds	r7, #16
 800d23e:	46bd      	mov	sp, r7
 800d240:	bd80      	pop	{r7, pc}
 800d242:	bf00      	nop
 800d244:	2001d2f8 	.word	0x2001d2f8

0800d248 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 800d248:	b580      	push	{r7, lr}
 800d24a:	b088      	sub	sp, #32
 800d24c:	af00      	add	r7, sp, #0
 800d24e:	6078      	str	r0, [r7, #4]
 800d250:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800d252:	f3ef 8311 	mrs	r3, BASEPRI
 800d256:	f04f 0120 	mov.w	r1, #32
 800d25a:	f381 8811 	msr	BASEPRI, r1
 800d25e:	617b      	str	r3, [r7, #20]
 800d260:	4816      	ldr	r0, [pc, #88]	@ (800d2bc <SEGGER_SYSVIEW_RecordU32+0x74>)
 800d262:	f7ff fd24 	bl	800ccae <_PreparePacket>
 800d266:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800d268:	693b      	ldr	r3, [r7, #16]
 800d26a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	61fb      	str	r3, [r7, #28]
 800d270:	683b      	ldr	r3, [r7, #0]
 800d272:	61bb      	str	r3, [r7, #24]
 800d274:	e00b      	b.n	800d28e <SEGGER_SYSVIEW_RecordU32+0x46>
 800d276:	69bb      	ldr	r3, [r7, #24]
 800d278:	b2da      	uxtb	r2, r3
 800d27a:	69fb      	ldr	r3, [r7, #28]
 800d27c:	1c59      	adds	r1, r3, #1
 800d27e:	61f9      	str	r1, [r7, #28]
 800d280:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d284:	b2d2      	uxtb	r2, r2
 800d286:	701a      	strb	r2, [r3, #0]
 800d288:	69bb      	ldr	r3, [r7, #24]
 800d28a:	09db      	lsrs	r3, r3, #7
 800d28c:	61bb      	str	r3, [r7, #24]
 800d28e:	69bb      	ldr	r3, [r7, #24]
 800d290:	2b7f      	cmp	r3, #127	@ 0x7f
 800d292:	d8f0      	bhi.n	800d276 <SEGGER_SYSVIEW_RecordU32+0x2e>
 800d294:	69fb      	ldr	r3, [r7, #28]
 800d296:	1c5a      	adds	r2, r3, #1
 800d298:	61fa      	str	r2, [r7, #28]
 800d29a:	69ba      	ldr	r2, [r7, #24]
 800d29c:	b2d2      	uxtb	r2, r2
 800d29e:	701a      	strb	r2, [r3, #0]
 800d2a0:	69fb      	ldr	r3, [r7, #28]
 800d2a2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800d2a4:	687a      	ldr	r2, [r7, #4]
 800d2a6:	68f9      	ldr	r1, [r7, #12]
 800d2a8:	6938      	ldr	r0, [r7, #16]
 800d2aa:	f7ff fded 	bl	800ce88 <_SendPacket>
  RECORD_END();
 800d2ae:	697b      	ldr	r3, [r7, #20]
 800d2b0:	f383 8811 	msr	BASEPRI, r3
}
 800d2b4:	bf00      	nop
 800d2b6:	3720      	adds	r7, #32
 800d2b8:	46bd      	mov	sp, r7
 800d2ba:	bd80      	pop	{r7, pc}
 800d2bc:	2001d2f8 	.word	0x2001d2f8

0800d2c0 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 800d2c0:	b580      	push	{r7, lr}
 800d2c2:	b08c      	sub	sp, #48	@ 0x30
 800d2c4:	af00      	add	r7, sp, #0
 800d2c6:	60f8      	str	r0, [r7, #12]
 800d2c8:	60b9      	str	r1, [r7, #8]
 800d2ca:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800d2cc:	f3ef 8311 	mrs	r3, BASEPRI
 800d2d0:	f04f 0120 	mov.w	r1, #32
 800d2d4:	f381 8811 	msr	BASEPRI, r1
 800d2d8:	61fb      	str	r3, [r7, #28]
 800d2da:	4825      	ldr	r0, [pc, #148]	@ (800d370 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 800d2dc:	f7ff fce7 	bl	800ccae <_PreparePacket>
 800d2e0:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800d2e2:	69bb      	ldr	r3, [r7, #24]
 800d2e4:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800d2e6:	697b      	ldr	r3, [r7, #20]
 800d2e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d2ea:	68bb      	ldr	r3, [r7, #8]
 800d2ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d2ee:	e00b      	b.n	800d308 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 800d2f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2f2:	b2da      	uxtb	r2, r3
 800d2f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2f6:	1c59      	adds	r1, r3, #1
 800d2f8:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800d2fa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d2fe:	b2d2      	uxtb	r2, r2
 800d300:	701a      	strb	r2, [r3, #0]
 800d302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d304:	09db      	lsrs	r3, r3, #7
 800d306:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d30a:	2b7f      	cmp	r3, #127	@ 0x7f
 800d30c:	d8f0      	bhi.n	800d2f0 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800d30e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d310:	1c5a      	adds	r2, r3, #1
 800d312:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d314:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d316:	b2d2      	uxtb	r2, r2
 800d318:	701a      	strb	r2, [r3, #0]
 800d31a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d31c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800d31e:	697b      	ldr	r3, [r7, #20]
 800d320:	627b      	str	r3, [r7, #36]	@ 0x24
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	623b      	str	r3, [r7, #32]
 800d326:	e00b      	b.n	800d340 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 800d328:	6a3b      	ldr	r3, [r7, #32]
 800d32a:	b2da      	uxtb	r2, r3
 800d32c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d32e:	1c59      	adds	r1, r3, #1
 800d330:	6279      	str	r1, [r7, #36]	@ 0x24
 800d332:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d336:	b2d2      	uxtb	r2, r2
 800d338:	701a      	strb	r2, [r3, #0]
 800d33a:	6a3b      	ldr	r3, [r7, #32]
 800d33c:	09db      	lsrs	r3, r3, #7
 800d33e:	623b      	str	r3, [r7, #32]
 800d340:	6a3b      	ldr	r3, [r7, #32]
 800d342:	2b7f      	cmp	r3, #127	@ 0x7f
 800d344:	d8f0      	bhi.n	800d328 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800d346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d348:	1c5a      	adds	r2, r3, #1
 800d34a:	627a      	str	r2, [r7, #36]	@ 0x24
 800d34c:	6a3a      	ldr	r2, [r7, #32]
 800d34e:	b2d2      	uxtb	r2, r2
 800d350:	701a      	strb	r2, [r3, #0]
 800d352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d354:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800d356:	68fa      	ldr	r2, [r7, #12]
 800d358:	6979      	ldr	r1, [r7, #20]
 800d35a:	69b8      	ldr	r0, [r7, #24]
 800d35c:	f7ff fd94 	bl	800ce88 <_SendPacket>
  RECORD_END();
 800d360:	69fb      	ldr	r3, [r7, #28]
 800d362:	f383 8811 	msr	BASEPRI, r3
}
 800d366:	bf00      	nop
 800d368:	3730      	adds	r7, #48	@ 0x30
 800d36a:	46bd      	mov	sp, r7
 800d36c:	bd80      	pop	{r7, pc}
 800d36e:	bf00      	nop
 800d370:	2001d2f8 	.word	0x2001d2f8

0800d374 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800d374:	b580      	push	{r7, lr}
 800d376:	b08c      	sub	sp, #48	@ 0x30
 800d378:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800d37a:	4b58      	ldr	r3, [pc, #352]	@ (800d4dc <SEGGER_SYSVIEW_Start+0x168>)
 800d37c:	2201      	movs	r2, #1
 800d37e:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800d380:	f3ef 8311 	mrs	r3, BASEPRI
 800d384:	f04f 0120 	mov.w	r1, #32
 800d388:	f381 8811 	msr	BASEPRI, r1
 800d38c:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800d38e:	4b53      	ldr	r3, [pc, #332]	@ (800d4dc <SEGGER_SYSVIEW_Start+0x168>)
 800d390:	785b      	ldrb	r3, [r3, #1]
 800d392:	220a      	movs	r2, #10
 800d394:	4952      	ldr	r1, [pc, #328]	@ (800d4e0 <SEGGER_SYSVIEW_Start+0x16c>)
 800d396:	4618      	mov	r0, r3
 800d398:	f7f2 ff1a 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800d3a2:	200a      	movs	r0, #10
 800d3a4:	f7ff ff32 	bl	800d20c <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800d3a8:	f3ef 8311 	mrs	r3, BASEPRI
 800d3ac:	f04f 0120 	mov.w	r1, #32
 800d3b0:	f381 8811 	msr	BASEPRI, r1
 800d3b4:	60bb      	str	r3, [r7, #8]
 800d3b6:	484b      	ldr	r0, [pc, #300]	@ (800d4e4 <SEGGER_SYSVIEW_Start+0x170>)
 800d3b8:	f7ff fc79 	bl	800ccae <_PreparePacket>
 800d3bc:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800d3c2:	683b      	ldr	r3, [r7, #0]
 800d3c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d3c6:	4b45      	ldr	r3, [pc, #276]	@ (800d4dc <SEGGER_SYSVIEW_Start+0x168>)
 800d3c8:	685b      	ldr	r3, [r3, #4]
 800d3ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d3cc:	e00b      	b.n	800d3e6 <SEGGER_SYSVIEW_Start+0x72>
 800d3ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3d0:	b2da      	uxtb	r2, r3
 800d3d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3d4:	1c59      	adds	r1, r3, #1
 800d3d6:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800d3d8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d3dc:	b2d2      	uxtb	r2, r2
 800d3de:	701a      	strb	r2, [r3, #0]
 800d3e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3e2:	09db      	lsrs	r3, r3, #7
 800d3e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d3e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3e8:	2b7f      	cmp	r3, #127	@ 0x7f
 800d3ea:	d8f0      	bhi.n	800d3ce <SEGGER_SYSVIEW_Start+0x5a>
 800d3ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3ee:	1c5a      	adds	r2, r3, #1
 800d3f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d3f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d3f4:	b2d2      	uxtb	r2, r2
 800d3f6:	701a      	strb	r2, [r3, #0]
 800d3f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3fa:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	627b      	str	r3, [r7, #36]	@ 0x24
 800d400:	4b36      	ldr	r3, [pc, #216]	@ (800d4dc <SEGGER_SYSVIEW_Start+0x168>)
 800d402:	689b      	ldr	r3, [r3, #8]
 800d404:	623b      	str	r3, [r7, #32]
 800d406:	e00b      	b.n	800d420 <SEGGER_SYSVIEW_Start+0xac>
 800d408:	6a3b      	ldr	r3, [r7, #32]
 800d40a:	b2da      	uxtb	r2, r3
 800d40c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d40e:	1c59      	adds	r1, r3, #1
 800d410:	6279      	str	r1, [r7, #36]	@ 0x24
 800d412:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d416:	b2d2      	uxtb	r2, r2
 800d418:	701a      	strb	r2, [r3, #0]
 800d41a:	6a3b      	ldr	r3, [r7, #32]
 800d41c:	09db      	lsrs	r3, r3, #7
 800d41e:	623b      	str	r3, [r7, #32]
 800d420:	6a3b      	ldr	r3, [r7, #32]
 800d422:	2b7f      	cmp	r3, #127	@ 0x7f
 800d424:	d8f0      	bhi.n	800d408 <SEGGER_SYSVIEW_Start+0x94>
 800d426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d428:	1c5a      	adds	r2, r3, #1
 800d42a:	627a      	str	r2, [r7, #36]	@ 0x24
 800d42c:	6a3a      	ldr	r2, [r7, #32]
 800d42e:	b2d2      	uxtb	r2, r2
 800d430:	701a      	strb	r2, [r3, #0]
 800d432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d434:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800d436:	683b      	ldr	r3, [r7, #0]
 800d438:	61fb      	str	r3, [r7, #28]
 800d43a:	4b28      	ldr	r3, [pc, #160]	@ (800d4dc <SEGGER_SYSVIEW_Start+0x168>)
 800d43c:	691b      	ldr	r3, [r3, #16]
 800d43e:	61bb      	str	r3, [r7, #24]
 800d440:	e00b      	b.n	800d45a <SEGGER_SYSVIEW_Start+0xe6>
 800d442:	69bb      	ldr	r3, [r7, #24]
 800d444:	b2da      	uxtb	r2, r3
 800d446:	69fb      	ldr	r3, [r7, #28]
 800d448:	1c59      	adds	r1, r3, #1
 800d44a:	61f9      	str	r1, [r7, #28]
 800d44c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d450:	b2d2      	uxtb	r2, r2
 800d452:	701a      	strb	r2, [r3, #0]
 800d454:	69bb      	ldr	r3, [r7, #24]
 800d456:	09db      	lsrs	r3, r3, #7
 800d458:	61bb      	str	r3, [r7, #24]
 800d45a:	69bb      	ldr	r3, [r7, #24]
 800d45c:	2b7f      	cmp	r3, #127	@ 0x7f
 800d45e:	d8f0      	bhi.n	800d442 <SEGGER_SYSVIEW_Start+0xce>
 800d460:	69fb      	ldr	r3, [r7, #28]
 800d462:	1c5a      	adds	r2, r3, #1
 800d464:	61fa      	str	r2, [r7, #28]
 800d466:	69ba      	ldr	r2, [r7, #24]
 800d468:	b2d2      	uxtb	r2, r2
 800d46a:	701a      	strb	r2, [r3, #0]
 800d46c:	69fb      	ldr	r3, [r7, #28]
 800d46e:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800d470:	683b      	ldr	r3, [r7, #0]
 800d472:	617b      	str	r3, [r7, #20]
 800d474:	2300      	movs	r3, #0
 800d476:	613b      	str	r3, [r7, #16]
 800d478:	e00b      	b.n	800d492 <SEGGER_SYSVIEW_Start+0x11e>
 800d47a:	693b      	ldr	r3, [r7, #16]
 800d47c:	b2da      	uxtb	r2, r3
 800d47e:	697b      	ldr	r3, [r7, #20]
 800d480:	1c59      	adds	r1, r3, #1
 800d482:	6179      	str	r1, [r7, #20]
 800d484:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d488:	b2d2      	uxtb	r2, r2
 800d48a:	701a      	strb	r2, [r3, #0]
 800d48c:	693b      	ldr	r3, [r7, #16]
 800d48e:	09db      	lsrs	r3, r3, #7
 800d490:	613b      	str	r3, [r7, #16]
 800d492:	693b      	ldr	r3, [r7, #16]
 800d494:	2b7f      	cmp	r3, #127	@ 0x7f
 800d496:	d8f0      	bhi.n	800d47a <SEGGER_SYSVIEW_Start+0x106>
 800d498:	697b      	ldr	r3, [r7, #20]
 800d49a:	1c5a      	adds	r2, r3, #1
 800d49c:	617a      	str	r2, [r7, #20]
 800d49e:	693a      	ldr	r2, [r7, #16]
 800d4a0:	b2d2      	uxtb	r2, r2
 800d4a2:	701a      	strb	r2, [r3, #0]
 800d4a4:	697b      	ldr	r3, [r7, #20]
 800d4a6:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800d4a8:	2218      	movs	r2, #24
 800d4aa:	6839      	ldr	r1, [r7, #0]
 800d4ac:	6878      	ldr	r0, [r7, #4]
 800d4ae:	f7ff fceb 	bl	800ce88 <_SendPacket>
      RECORD_END();
 800d4b2:	68bb      	ldr	r3, [r7, #8]
 800d4b4:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 800d4b8:	4b08      	ldr	r3, [pc, #32]	@ (800d4dc <SEGGER_SYSVIEW_Start+0x168>)
 800d4ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d002      	beq.n	800d4c6 <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 800d4c0:	4b06      	ldr	r3, [pc, #24]	@ (800d4dc <SEGGER_SYSVIEW_Start+0x168>)
 800d4c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d4c4:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800d4c6:	f000 f9eb 	bl	800d8a0 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800d4ca:	f000 f9b1 	bl	800d830 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800d4ce:	f000 fd21 	bl	800df14 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800d4d2:	bf00      	nop
 800d4d4:	3730      	adds	r7, #48	@ 0x30
 800d4d6:	46bd      	mov	sp, r7
 800d4d8:	bd80      	pop	{r7, pc}
 800d4da:	bf00      	nop
 800d4dc:	2001d2c8 	.word	0x2001d2c8
 800d4e0:	08016460 	.word	0x08016460
 800d4e4:	2001d2f8 	.word	0x2001d2f8

0800d4e8 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 800d4e8:	b580      	push	{r7, lr}
 800d4ea:	b082      	sub	sp, #8
 800d4ec:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800d4ee:	f3ef 8311 	mrs	r3, BASEPRI
 800d4f2:	f04f 0120 	mov.w	r1, #32
 800d4f6:	f381 8811 	msr	BASEPRI, r1
 800d4fa:	607b      	str	r3, [r7, #4]
 800d4fc:	480b      	ldr	r0, [pc, #44]	@ (800d52c <SEGGER_SYSVIEW_Stop+0x44>)
 800d4fe:	f7ff fbd6 	bl	800ccae <_PreparePacket>
 800d502:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800d504:	4b0a      	ldr	r3, [pc, #40]	@ (800d530 <SEGGER_SYSVIEW_Stop+0x48>)
 800d506:	781b      	ldrb	r3, [r3, #0]
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d007      	beq.n	800d51c <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800d50c:	220b      	movs	r2, #11
 800d50e:	6839      	ldr	r1, [r7, #0]
 800d510:	6838      	ldr	r0, [r7, #0]
 800d512:	f7ff fcb9 	bl	800ce88 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800d516:	4b06      	ldr	r3, [pc, #24]	@ (800d530 <SEGGER_SYSVIEW_Stop+0x48>)
 800d518:	2200      	movs	r2, #0
 800d51a:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	f383 8811 	msr	BASEPRI, r3
}
 800d522:	bf00      	nop
 800d524:	3708      	adds	r7, #8
 800d526:	46bd      	mov	sp, r7
 800d528:	bd80      	pop	{r7, pc}
 800d52a:	bf00      	nop
 800d52c:	2001d2f8 	.word	0x2001d2f8
 800d530:	2001d2c8 	.word	0x2001d2c8

0800d534 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800d534:	b580      	push	{r7, lr}
 800d536:	b08c      	sub	sp, #48	@ 0x30
 800d538:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800d53a:	f3ef 8311 	mrs	r3, BASEPRI
 800d53e:	f04f 0120 	mov.w	r1, #32
 800d542:	f381 8811 	msr	BASEPRI, r1
 800d546:	60fb      	str	r3, [r7, #12]
 800d548:	4845      	ldr	r0, [pc, #276]	@ (800d660 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800d54a:	f7ff fbb0 	bl	800ccae <_PreparePacket>
 800d54e:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800d550:	68bb      	ldr	r3, [r7, #8]
 800d552:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d558:	4b42      	ldr	r3, [pc, #264]	@ (800d664 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800d55a:	685b      	ldr	r3, [r3, #4]
 800d55c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d55e:	e00b      	b.n	800d578 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 800d560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d562:	b2da      	uxtb	r2, r3
 800d564:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d566:	1c59      	adds	r1, r3, #1
 800d568:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800d56a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d56e:	b2d2      	uxtb	r2, r2
 800d570:	701a      	strb	r2, [r3, #0]
 800d572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d574:	09db      	lsrs	r3, r3, #7
 800d576:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d57a:	2b7f      	cmp	r3, #127	@ 0x7f
 800d57c:	d8f0      	bhi.n	800d560 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800d57e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d580:	1c5a      	adds	r2, r3, #1
 800d582:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d584:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d586:	b2d2      	uxtb	r2, r2
 800d588:	701a      	strb	r2, [r3, #0]
 800d58a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d58c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	627b      	str	r3, [r7, #36]	@ 0x24
 800d592:	4b34      	ldr	r3, [pc, #208]	@ (800d664 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800d594:	689b      	ldr	r3, [r3, #8]
 800d596:	623b      	str	r3, [r7, #32]
 800d598:	e00b      	b.n	800d5b2 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800d59a:	6a3b      	ldr	r3, [r7, #32]
 800d59c:	b2da      	uxtb	r2, r3
 800d59e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5a0:	1c59      	adds	r1, r3, #1
 800d5a2:	6279      	str	r1, [r7, #36]	@ 0x24
 800d5a4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d5a8:	b2d2      	uxtb	r2, r2
 800d5aa:	701a      	strb	r2, [r3, #0]
 800d5ac:	6a3b      	ldr	r3, [r7, #32]
 800d5ae:	09db      	lsrs	r3, r3, #7
 800d5b0:	623b      	str	r3, [r7, #32]
 800d5b2:	6a3b      	ldr	r3, [r7, #32]
 800d5b4:	2b7f      	cmp	r3, #127	@ 0x7f
 800d5b6:	d8f0      	bhi.n	800d59a <SEGGER_SYSVIEW_GetSysDesc+0x66>
 800d5b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5ba:	1c5a      	adds	r2, r3, #1
 800d5bc:	627a      	str	r2, [r7, #36]	@ 0x24
 800d5be:	6a3a      	ldr	r2, [r7, #32]
 800d5c0:	b2d2      	uxtb	r2, r2
 800d5c2:	701a      	strb	r2, [r3, #0]
 800d5c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5c6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	61fb      	str	r3, [r7, #28]
 800d5cc:	4b25      	ldr	r3, [pc, #148]	@ (800d664 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800d5ce:	691b      	ldr	r3, [r3, #16]
 800d5d0:	61bb      	str	r3, [r7, #24]
 800d5d2:	e00b      	b.n	800d5ec <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800d5d4:	69bb      	ldr	r3, [r7, #24]
 800d5d6:	b2da      	uxtb	r2, r3
 800d5d8:	69fb      	ldr	r3, [r7, #28]
 800d5da:	1c59      	adds	r1, r3, #1
 800d5dc:	61f9      	str	r1, [r7, #28]
 800d5de:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d5e2:	b2d2      	uxtb	r2, r2
 800d5e4:	701a      	strb	r2, [r3, #0]
 800d5e6:	69bb      	ldr	r3, [r7, #24]
 800d5e8:	09db      	lsrs	r3, r3, #7
 800d5ea:	61bb      	str	r3, [r7, #24]
 800d5ec:	69bb      	ldr	r3, [r7, #24]
 800d5ee:	2b7f      	cmp	r3, #127	@ 0x7f
 800d5f0:	d8f0      	bhi.n	800d5d4 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800d5f2:	69fb      	ldr	r3, [r7, #28]
 800d5f4:	1c5a      	adds	r2, r3, #1
 800d5f6:	61fa      	str	r2, [r7, #28]
 800d5f8:	69ba      	ldr	r2, [r7, #24]
 800d5fa:	b2d2      	uxtb	r2, r2
 800d5fc:	701a      	strb	r2, [r3, #0]
 800d5fe:	69fb      	ldr	r3, [r7, #28]
 800d600:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	617b      	str	r3, [r7, #20]
 800d606:	2300      	movs	r3, #0
 800d608:	613b      	str	r3, [r7, #16]
 800d60a:	e00b      	b.n	800d624 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800d60c:	693b      	ldr	r3, [r7, #16]
 800d60e:	b2da      	uxtb	r2, r3
 800d610:	697b      	ldr	r3, [r7, #20]
 800d612:	1c59      	adds	r1, r3, #1
 800d614:	6179      	str	r1, [r7, #20]
 800d616:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d61a:	b2d2      	uxtb	r2, r2
 800d61c:	701a      	strb	r2, [r3, #0]
 800d61e:	693b      	ldr	r3, [r7, #16]
 800d620:	09db      	lsrs	r3, r3, #7
 800d622:	613b      	str	r3, [r7, #16]
 800d624:	693b      	ldr	r3, [r7, #16]
 800d626:	2b7f      	cmp	r3, #127	@ 0x7f
 800d628:	d8f0      	bhi.n	800d60c <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800d62a:	697b      	ldr	r3, [r7, #20]
 800d62c:	1c5a      	adds	r2, r3, #1
 800d62e:	617a      	str	r2, [r7, #20]
 800d630:	693a      	ldr	r2, [r7, #16]
 800d632:	b2d2      	uxtb	r2, r2
 800d634:	701a      	strb	r2, [r3, #0]
 800d636:	697b      	ldr	r3, [r7, #20]
 800d638:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800d63a:	2218      	movs	r2, #24
 800d63c:	6879      	ldr	r1, [r7, #4]
 800d63e:	68b8      	ldr	r0, [r7, #8]
 800d640:	f7ff fc22 	bl	800ce88 <_SendPacket>
  RECORD_END();
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800d64a:	4b06      	ldr	r3, [pc, #24]	@ (800d664 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800d64c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d64e:	2b00      	cmp	r3, #0
 800d650:	d002      	beq.n	800d658 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800d652:	4b04      	ldr	r3, [pc, #16]	@ (800d664 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800d654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d656:	4798      	blx	r3
  }
}
 800d658:	bf00      	nop
 800d65a:	3730      	adds	r7, #48	@ 0x30
 800d65c:	46bd      	mov	sp, r7
 800d65e:	bd80      	pop	{r7, pc}
 800d660:	2001d2f8 	.word	0x2001d2f8
 800d664:	2001d2c8 	.word	0x2001d2c8

0800d668 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 800d668:	b580      	push	{r7, lr}
 800d66a:	b092      	sub	sp, #72	@ 0x48
 800d66c:	af00      	add	r7, sp, #0
 800d66e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 800d670:	f3ef 8311 	mrs	r3, BASEPRI
 800d674:	f04f 0120 	mov.w	r1, #32
 800d678:	f381 8811 	msr	BASEPRI, r1
 800d67c:	617b      	str	r3, [r7, #20]
 800d67e:	486a      	ldr	r0, [pc, #424]	@ (800d828 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 800d680:	f7ff fb15 	bl	800ccae <_PreparePacket>
 800d684:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800d686:	693b      	ldr	r3, [r7, #16]
 800d688:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	647b      	str	r3, [r7, #68]	@ 0x44
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	681a      	ldr	r2, [r3, #0]
 800d692:	4b66      	ldr	r3, [pc, #408]	@ (800d82c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800d694:	691b      	ldr	r3, [r3, #16]
 800d696:	1ad3      	subs	r3, r2, r3
 800d698:	643b      	str	r3, [r7, #64]	@ 0x40
 800d69a:	e00b      	b.n	800d6b4 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 800d69c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d69e:	b2da      	uxtb	r2, r3
 800d6a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d6a2:	1c59      	adds	r1, r3, #1
 800d6a4:	6479      	str	r1, [r7, #68]	@ 0x44
 800d6a6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d6aa:	b2d2      	uxtb	r2, r2
 800d6ac:	701a      	strb	r2, [r3, #0]
 800d6ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d6b0:	09db      	lsrs	r3, r3, #7
 800d6b2:	643b      	str	r3, [r7, #64]	@ 0x40
 800d6b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d6b6:	2b7f      	cmp	r3, #127	@ 0x7f
 800d6b8:	d8f0      	bhi.n	800d69c <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800d6ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d6bc:	1c5a      	adds	r2, r3, #1
 800d6be:	647a      	str	r2, [r7, #68]	@ 0x44
 800d6c0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d6c2:	b2d2      	uxtb	r2, r2
 800d6c4:	701a      	strb	r2, [r3, #0]
 800d6c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d6c8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	689b      	ldr	r3, [r3, #8]
 800d6d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d6d4:	e00b      	b.n	800d6ee <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800d6d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6d8:	b2da      	uxtb	r2, r3
 800d6da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d6dc:	1c59      	adds	r1, r3, #1
 800d6de:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800d6e0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d6e4:	b2d2      	uxtb	r2, r2
 800d6e6:	701a      	strb	r2, [r3, #0]
 800d6e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6ea:	09db      	lsrs	r3, r3, #7
 800d6ec:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d6ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6f0:	2b7f      	cmp	r3, #127	@ 0x7f
 800d6f2:	d8f0      	bhi.n	800d6d6 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800d6f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d6f6:	1c5a      	adds	r2, r3, #1
 800d6f8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800d6fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d6fc:	b2d2      	uxtb	r2, r2
 800d6fe:	701a      	strb	r2, [r3, #0]
 800d700:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d702:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	685b      	ldr	r3, [r3, #4]
 800d708:	2220      	movs	r2, #32
 800d70a:	4619      	mov	r1, r3
 800d70c:	68f8      	ldr	r0, [r7, #12]
 800d70e:	f7ff fa95 	bl	800cc3c <_EncodeStr>
 800d712:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800d714:	2209      	movs	r2, #9
 800d716:	68f9      	ldr	r1, [r7, #12]
 800d718:	6938      	ldr	r0, [r7, #16]
 800d71a:	f7ff fbb5 	bl	800ce88 <_SendPacket>
  //
  pPayload = pPayloadStart;
 800d71e:	693b      	ldr	r3, [r7, #16]
 800d720:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	637b      	str	r3, [r7, #52]	@ 0x34
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	681a      	ldr	r2, [r3, #0]
 800d72a:	4b40      	ldr	r3, [pc, #256]	@ (800d82c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800d72c:	691b      	ldr	r3, [r3, #16]
 800d72e:	1ad3      	subs	r3, r2, r3
 800d730:	633b      	str	r3, [r7, #48]	@ 0x30
 800d732:	e00b      	b.n	800d74c <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800d734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d736:	b2da      	uxtb	r2, r3
 800d738:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d73a:	1c59      	adds	r1, r3, #1
 800d73c:	6379      	str	r1, [r7, #52]	@ 0x34
 800d73e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d742:	b2d2      	uxtb	r2, r2
 800d744:	701a      	strb	r2, [r3, #0]
 800d746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d748:	09db      	lsrs	r3, r3, #7
 800d74a:	633b      	str	r3, [r7, #48]	@ 0x30
 800d74c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d74e:	2b7f      	cmp	r3, #127	@ 0x7f
 800d750:	d8f0      	bhi.n	800d734 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800d752:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d754:	1c5a      	adds	r2, r3, #1
 800d756:	637a      	str	r2, [r7, #52]	@ 0x34
 800d758:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d75a:	b2d2      	uxtb	r2, r2
 800d75c:	701a      	strb	r2, [r3, #0]
 800d75e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d760:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	68db      	ldr	r3, [r3, #12]
 800d76a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d76c:	e00b      	b.n	800d786 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800d76e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d770:	b2da      	uxtb	r2, r3
 800d772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d774:	1c59      	adds	r1, r3, #1
 800d776:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800d778:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d77c:	b2d2      	uxtb	r2, r2
 800d77e:	701a      	strb	r2, [r3, #0]
 800d780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d782:	09db      	lsrs	r3, r3, #7
 800d784:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d788:	2b7f      	cmp	r3, #127	@ 0x7f
 800d78a:	d8f0      	bhi.n	800d76e <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 800d78c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d78e:	1c5a      	adds	r2, r3, #1
 800d790:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d792:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d794:	b2d2      	uxtb	r2, r2
 800d796:	701a      	strb	r2, [r3, #0]
 800d798:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d79a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 800d79c:	68fb      	ldr	r3, [r7, #12]
 800d79e:	627b      	str	r3, [r7, #36]	@ 0x24
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	691b      	ldr	r3, [r3, #16]
 800d7a4:	623b      	str	r3, [r7, #32]
 800d7a6:	e00b      	b.n	800d7c0 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 800d7a8:	6a3b      	ldr	r3, [r7, #32]
 800d7aa:	b2da      	uxtb	r2, r3
 800d7ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7ae:	1c59      	adds	r1, r3, #1
 800d7b0:	6279      	str	r1, [r7, #36]	@ 0x24
 800d7b2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d7b6:	b2d2      	uxtb	r2, r2
 800d7b8:	701a      	strb	r2, [r3, #0]
 800d7ba:	6a3b      	ldr	r3, [r7, #32]
 800d7bc:	09db      	lsrs	r3, r3, #7
 800d7be:	623b      	str	r3, [r7, #32]
 800d7c0:	6a3b      	ldr	r3, [r7, #32]
 800d7c2:	2b7f      	cmp	r3, #127	@ 0x7f
 800d7c4:	d8f0      	bhi.n	800d7a8 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800d7c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7c8:	1c5a      	adds	r2, r3, #1
 800d7ca:	627a      	str	r2, [r7, #36]	@ 0x24
 800d7cc:	6a3a      	ldr	r2, [r7, #32]
 800d7ce:	b2d2      	uxtb	r2, r2
 800d7d0:	701a      	strb	r2, [r3, #0]
 800d7d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7d4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackUsage);
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	61fb      	str	r3, [r7, #28]
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	695b      	ldr	r3, [r3, #20]
 800d7de:	61bb      	str	r3, [r7, #24]
 800d7e0:	e00b      	b.n	800d7fa <SEGGER_SYSVIEW_SendTaskInfo+0x192>
 800d7e2:	69bb      	ldr	r3, [r7, #24]
 800d7e4:	b2da      	uxtb	r2, r3
 800d7e6:	69fb      	ldr	r3, [r7, #28]
 800d7e8:	1c59      	adds	r1, r3, #1
 800d7ea:	61f9      	str	r1, [r7, #28]
 800d7ec:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d7f0:	b2d2      	uxtb	r2, r2
 800d7f2:	701a      	strb	r2, [r3, #0]
 800d7f4:	69bb      	ldr	r3, [r7, #24]
 800d7f6:	09db      	lsrs	r3, r3, #7
 800d7f8:	61bb      	str	r3, [r7, #24]
 800d7fa:	69bb      	ldr	r3, [r7, #24]
 800d7fc:	2b7f      	cmp	r3, #127	@ 0x7f
 800d7fe:	d8f0      	bhi.n	800d7e2 <SEGGER_SYSVIEW_SendTaskInfo+0x17a>
 800d800:	69fb      	ldr	r3, [r7, #28]
 800d802:	1c5a      	adds	r2, r3, #1
 800d804:	61fa      	str	r2, [r7, #28]
 800d806:	69ba      	ldr	r2, [r7, #24]
 800d808:	b2d2      	uxtb	r2, r2
 800d80a:	701a      	strb	r2, [r3, #0]
 800d80c:	69fb      	ldr	r3, [r7, #28]
 800d80e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800d810:	2215      	movs	r2, #21
 800d812:	68f9      	ldr	r1, [r7, #12]
 800d814:	6938      	ldr	r0, [r7, #16]
 800d816:	f7ff fb37 	bl	800ce88 <_SendPacket>
  RECORD_END();
 800d81a:	697b      	ldr	r3, [r7, #20]
 800d81c:	f383 8811 	msr	BASEPRI, r3
}
 800d820:	bf00      	nop
 800d822:	3748      	adds	r7, #72	@ 0x48
 800d824:	46bd      	mov	sp, r7
 800d826:	bd80      	pop	{r7, pc}
 800d828:	2001d2f8 	.word	0x2001d2f8
 800d82c:	2001d2c8 	.word	0x2001d2c8

0800d830 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800d830:	b580      	push	{r7, lr}
 800d832:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800d834:	4b07      	ldr	r3, [pc, #28]	@ (800d854 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800d836:	6a1b      	ldr	r3, [r3, #32]
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d008      	beq.n	800d84e <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800d83c:	4b05      	ldr	r3, [pc, #20]	@ (800d854 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800d83e:	6a1b      	ldr	r3, [r3, #32]
 800d840:	685b      	ldr	r3, [r3, #4]
 800d842:	2b00      	cmp	r3, #0
 800d844:	d003      	beq.n	800d84e <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800d846:	4b03      	ldr	r3, [pc, #12]	@ (800d854 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800d848:	6a1b      	ldr	r3, [r3, #32]
 800d84a:	685b      	ldr	r3, [r3, #4]
 800d84c:	4798      	blx	r3
  }
}
 800d84e:	bf00      	nop
 800d850:	bd80      	pop	{r7, pc}
 800d852:	bf00      	nop
 800d854:	2001d2c8 	.word	0x2001d2c8

0800d858 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 800d858:	b580      	push	{r7, lr}
 800d85a:	b086      	sub	sp, #24
 800d85c:	af00      	add	r7, sp, #0
 800d85e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800d860:	f3ef 8311 	mrs	r3, BASEPRI
 800d864:	f04f 0120 	mov.w	r1, #32
 800d868:	f381 8811 	msr	BASEPRI, r1
 800d86c:	617b      	str	r3, [r7, #20]
 800d86e:	480b      	ldr	r0, [pc, #44]	@ (800d89c <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 800d870:	f7ff fa1d 	bl	800ccae <_PreparePacket>
 800d874:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800d876:	2280      	movs	r2, #128	@ 0x80
 800d878:	6879      	ldr	r1, [r7, #4]
 800d87a:	6938      	ldr	r0, [r7, #16]
 800d87c:	f7ff f9de 	bl	800cc3c <_EncodeStr>
 800d880:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800d882:	220e      	movs	r2, #14
 800d884:	68f9      	ldr	r1, [r7, #12]
 800d886:	6938      	ldr	r0, [r7, #16]
 800d888:	f7ff fafe 	bl	800ce88 <_SendPacket>
  RECORD_END();
 800d88c:	697b      	ldr	r3, [r7, #20]
 800d88e:	f383 8811 	msr	BASEPRI, r3
}
 800d892:	bf00      	nop
 800d894:	3718      	adds	r7, #24
 800d896:	46bd      	mov	sp, r7
 800d898:	bd80      	pop	{r7, pc}
 800d89a:	bf00      	nop
 800d89c:	2001d2f8 	.word	0x2001d2f8

0800d8a0 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 800d8a0:	b590      	push	{r4, r7, lr}
 800d8a2:	b083      	sub	sp, #12
 800d8a4:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800d8a6:	4b15      	ldr	r3, [pc, #84]	@ (800d8fc <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800d8a8:	6a1b      	ldr	r3, [r3, #32]
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d01a      	beq.n	800d8e4 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800d8ae:	4b13      	ldr	r3, [pc, #76]	@ (800d8fc <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800d8b0:	6a1b      	ldr	r3, [r3, #32]
 800d8b2:	681b      	ldr	r3, [r3, #0]
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	d015      	beq.n	800d8e4 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 800d8b8:	4b10      	ldr	r3, [pc, #64]	@ (800d8fc <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800d8ba:	6a1b      	ldr	r3, [r3, #32]
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	4798      	blx	r3
 800d8c0:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800d8c4:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800d8c6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d8ca:	f04f 0200 	mov.w	r2, #0
 800d8ce:	f04f 0300 	mov.w	r3, #0
 800d8d2:	000a      	movs	r2, r1
 800d8d4:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800d8d6:	4613      	mov	r3, r2
 800d8d8:	461a      	mov	r2, r3
 800d8da:	4621      	mov	r1, r4
 800d8dc:	200d      	movs	r0, #13
 800d8de:	f7ff fcef 	bl	800d2c0 <SEGGER_SYSVIEW_RecordU32x2>
 800d8e2:	e006      	b.n	800d8f2 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800d8e4:	4b06      	ldr	r3, [pc, #24]	@ (800d900 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	4619      	mov	r1, r3
 800d8ea:	200c      	movs	r0, #12
 800d8ec:	f7ff fcac 	bl	800d248 <SEGGER_SYSVIEW_RecordU32>
  }
}
 800d8f0:	bf00      	nop
 800d8f2:	bf00      	nop
 800d8f4:	370c      	adds	r7, #12
 800d8f6:	46bd      	mov	sp, r7
 800d8f8:	bd90      	pop	{r4, r7, pc}
 800d8fa:	bf00      	nop
 800d8fc:	2001d2c8 	.word	0x2001d2c8
 800d900:	e0001004 	.word	0xe0001004

0800d904 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800d904:	b580      	push	{r7, lr}
 800d906:	b086      	sub	sp, #24
 800d908:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800d90a:	f3ef 8311 	mrs	r3, BASEPRI
 800d90e:	f04f 0120 	mov.w	r1, #32
 800d912:	f381 8811 	msr	BASEPRI, r1
 800d916:	60fb      	str	r3, [r7, #12]
 800d918:	4819      	ldr	r0, [pc, #100]	@ (800d980 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800d91a:	f7ff f9c8 	bl	800ccae <_PreparePacket>
 800d91e:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800d920:	68bb      	ldr	r3, [r7, #8]
 800d922:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800d924:	4b17      	ldr	r3, [pc, #92]	@ (800d984 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d92c:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	617b      	str	r3, [r7, #20]
 800d932:	683b      	ldr	r3, [r7, #0]
 800d934:	613b      	str	r3, [r7, #16]
 800d936:	e00b      	b.n	800d950 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 800d938:	693b      	ldr	r3, [r7, #16]
 800d93a:	b2da      	uxtb	r2, r3
 800d93c:	697b      	ldr	r3, [r7, #20]
 800d93e:	1c59      	adds	r1, r3, #1
 800d940:	6179      	str	r1, [r7, #20]
 800d942:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d946:	b2d2      	uxtb	r2, r2
 800d948:	701a      	strb	r2, [r3, #0]
 800d94a:	693b      	ldr	r3, [r7, #16]
 800d94c:	09db      	lsrs	r3, r3, #7
 800d94e:	613b      	str	r3, [r7, #16]
 800d950:	693b      	ldr	r3, [r7, #16]
 800d952:	2b7f      	cmp	r3, #127	@ 0x7f
 800d954:	d8f0      	bhi.n	800d938 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800d956:	697b      	ldr	r3, [r7, #20]
 800d958:	1c5a      	adds	r2, r3, #1
 800d95a:	617a      	str	r2, [r7, #20]
 800d95c:	693a      	ldr	r2, [r7, #16]
 800d95e:	b2d2      	uxtb	r2, r2
 800d960:	701a      	strb	r2, [r3, #0]
 800d962:	697b      	ldr	r3, [r7, #20]
 800d964:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800d966:	2202      	movs	r2, #2
 800d968:	6879      	ldr	r1, [r7, #4]
 800d96a:	68b8      	ldr	r0, [r7, #8]
 800d96c:	f7ff fa8c 	bl	800ce88 <_SendPacket>
  RECORD_END();
 800d970:	68fb      	ldr	r3, [r7, #12]
 800d972:	f383 8811 	msr	BASEPRI, r3
}
 800d976:	bf00      	nop
 800d978:	3718      	adds	r7, #24
 800d97a:	46bd      	mov	sp, r7
 800d97c:	bd80      	pop	{r7, pc}
 800d97e:	bf00      	nop
 800d980:	2001d2f8 	.word	0x2001d2f8
 800d984:	e000ed04 	.word	0xe000ed04

0800d988 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 800d988:	b580      	push	{r7, lr}
 800d98a:	b082      	sub	sp, #8
 800d98c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800d98e:	f3ef 8311 	mrs	r3, BASEPRI
 800d992:	f04f 0120 	mov.w	r1, #32
 800d996:	f381 8811 	msr	BASEPRI, r1
 800d99a:	607b      	str	r3, [r7, #4]
 800d99c:	4807      	ldr	r0, [pc, #28]	@ (800d9bc <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 800d99e:	f7ff f986 	bl	800ccae <_PreparePacket>
 800d9a2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800d9a4:	2203      	movs	r2, #3
 800d9a6:	6839      	ldr	r1, [r7, #0]
 800d9a8:	6838      	ldr	r0, [r7, #0]
 800d9aa:	f7ff fa6d 	bl	800ce88 <_SendPacket>
  RECORD_END();
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	f383 8811 	msr	BASEPRI, r3
}
 800d9b4:	bf00      	nop
 800d9b6:	3708      	adds	r7, #8
 800d9b8:	46bd      	mov	sp, r7
 800d9ba:	bd80      	pop	{r7, pc}
 800d9bc:	2001d2f8 	.word	0x2001d2f8

0800d9c0 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 800d9c0:	b580      	push	{r7, lr}
 800d9c2:	b082      	sub	sp, #8
 800d9c4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800d9c6:	f3ef 8311 	mrs	r3, BASEPRI
 800d9ca:	f04f 0120 	mov.w	r1, #32
 800d9ce:	f381 8811 	msr	BASEPRI, r1
 800d9d2:	607b      	str	r3, [r7, #4]
 800d9d4:	4807      	ldr	r0, [pc, #28]	@ (800d9f4 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800d9d6:	f7ff f96a 	bl	800ccae <_PreparePacket>
 800d9da:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 800d9dc:	2212      	movs	r2, #18
 800d9de:	6839      	ldr	r1, [r7, #0]
 800d9e0:	6838      	ldr	r0, [r7, #0]
 800d9e2:	f7ff fa51 	bl	800ce88 <_SendPacket>
  RECORD_END();
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	f383 8811 	msr	BASEPRI, r3
}
 800d9ec:	bf00      	nop
 800d9ee:	3708      	adds	r7, #8
 800d9f0:	46bd      	mov	sp, r7
 800d9f2:	bd80      	pop	{r7, pc}
 800d9f4:	2001d2f8 	.word	0x2001d2f8

0800d9f8 <SEGGER_SYSVIEW_RecordEndCall>:
*    Format and send an End API Call event without return value.
*
*  Parameters
*    EventID - Id of API function which ends.
*/
void SEGGER_SYSVIEW_RecordEndCall(unsigned int EventID) {
 800d9f8:	b580      	push	{r7, lr}
 800d9fa:	b088      	sub	sp, #32
 800d9fc:	af00      	add	r7, sp, #0
 800d9fe:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800da00:	f3ef 8311 	mrs	r3, BASEPRI
 800da04:	f04f 0120 	mov.w	r1, #32
 800da08:	f381 8811 	msr	BASEPRI, r1
 800da0c:	617b      	str	r3, [r7, #20]
 800da0e:	4817      	ldr	r0, [pc, #92]	@ (800da6c <SEGGER_SYSVIEW_RecordEndCall+0x74>)
 800da10:	f7ff f94d 	bl	800ccae <_PreparePacket>
 800da14:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800da16:	693b      	ldr	r3, [r7, #16]
 800da18:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	61fb      	str	r3, [r7, #28]
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	61bb      	str	r3, [r7, #24]
 800da22:	e00b      	b.n	800da3c <SEGGER_SYSVIEW_RecordEndCall+0x44>
 800da24:	69bb      	ldr	r3, [r7, #24]
 800da26:	b2da      	uxtb	r2, r3
 800da28:	69fb      	ldr	r3, [r7, #28]
 800da2a:	1c59      	adds	r1, r3, #1
 800da2c:	61f9      	str	r1, [r7, #28]
 800da2e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800da32:	b2d2      	uxtb	r2, r2
 800da34:	701a      	strb	r2, [r3, #0]
 800da36:	69bb      	ldr	r3, [r7, #24]
 800da38:	09db      	lsrs	r3, r3, #7
 800da3a:	61bb      	str	r3, [r7, #24]
 800da3c:	69bb      	ldr	r3, [r7, #24]
 800da3e:	2b7f      	cmp	r3, #127	@ 0x7f
 800da40:	d8f0      	bhi.n	800da24 <SEGGER_SYSVIEW_RecordEndCall+0x2c>
 800da42:	69fb      	ldr	r3, [r7, #28]
 800da44:	1c5a      	adds	r2, r3, #1
 800da46:	61fa      	str	r2, [r7, #28]
 800da48:	69ba      	ldr	r2, [r7, #24]
 800da4a:	b2d2      	uxtb	r2, r2
 800da4c:	701a      	strb	r2, [r3, #0]
 800da4e:	69fb      	ldr	r3, [r7, #28]
 800da50:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 800da52:	221c      	movs	r2, #28
 800da54:	68f9      	ldr	r1, [r7, #12]
 800da56:	6938      	ldr	r0, [r7, #16]
 800da58:	f7ff fa16 	bl	800ce88 <_SendPacket>
  RECORD_END();
 800da5c:	697b      	ldr	r3, [r7, #20]
 800da5e:	f383 8811 	msr	BASEPRI, r3
}
 800da62:	bf00      	nop
 800da64:	3720      	adds	r7, #32
 800da66:	46bd      	mov	sp, r7
 800da68:	bd80      	pop	{r7, pc}
 800da6a:	bf00      	nop
 800da6c:	2001d2f8 	.word	0x2001d2f8

0800da70 <SEGGER_SYSVIEW_RecordEndCallU32>:
*
*  Parameters
*    EventID      - Id of API function which ends.
*    Para0        - Return value which will be returned by the API function.
*/
void SEGGER_SYSVIEW_RecordEndCallU32(unsigned int EventID, U32 Para0) {
 800da70:	b580      	push	{r7, lr}
 800da72:	b08a      	sub	sp, #40	@ 0x28
 800da74:	af00      	add	r7, sp, #0
 800da76:	6078      	str	r0, [r7, #4]
 800da78:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800da7a:	f3ef 8311 	mrs	r3, BASEPRI
 800da7e:	f04f 0120 	mov.w	r1, #32
 800da82:	f381 8811 	msr	BASEPRI, r1
 800da86:	617b      	str	r3, [r7, #20]
 800da88:	4824      	ldr	r0, [pc, #144]	@ (800db1c <SEGGER_SYSVIEW_RecordEndCallU32+0xac>)
 800da8a:	f7ff f910 	bl	800ccae <_PreparePacket>
 800da8e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800da90:	693b      	ldr	r3, [r7, #16]
 800da92:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 800da94:	68fb      	ldr	r3, [r7, #12]
 800da96:	627b      	str	r3, [r7, #36]	@ 0x24
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	623b      	str	r3, [r7, #32]
 800da9c:	e00b      	b.n	800dab6 <SEGGER_SYSVIEW_RecordEndCallU32+0x46>
 800da9e:	6a3b      	ldr	r3, [r7, #32]
 800daa0:	b2da      	uxtb	r2, r3
 800daa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800daa4:	1c59      	adds	r1, r3, #1
 800daa6:	6279      	str	r1, [r7, #36]	@ 0x24
 800daa8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800daac:	b2d2      	uxtb	r2, r2
 800daae:	701a      	strb	r2, [r3, #0]
 800dab0:	6a3b      	ldr	r3, [r7, #32]
 800dab2:	09db      	lsrs	r3, r3, #7
 800dab4:	623b      	str	r3, [r7, #32]
 800dab6:	6a3b      	ldr	r3, [r7, #32]
 800dab8:	2b7f      	cmp	r3, #127	@ 0x7f
 800daba:	d8f0      	bhi.n	800da9e <SEGGER_SYSVIEW_RecordEndCallU32+0x2e>
 800dabc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dabe:	1c5a      	adds	r2, r3, #1
 800dac0:	627a      	str	r2, [r7, #36]	@ 0x24
 800dac2:	6a3a      	ldr	r2, [r7, #32]
 800dac4:	b2d2      	uxtb	r2, r2
 800dac6:	701a      	strb	r2, [r3, #0]
 800dac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800daca:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Para0);
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	61fb      	str	r3, [r7, #28]
 800dad0:	683b      	ldr	r3, [r7, #0]
 800dad2:	61bb      	str	r3, [r7, #24]
 800dad4:	e00b      	b.n	800daee <SEGGER_SYSVIEW_RecordEndCallU32+0x7e>
 800dad6:	69bb      	ldr	r3, [r7, #24]
 800dad8:	b2da      	uxtb	r2, r3
 800dada:	69fb      	ldr	r3, [r7, #28]
 800dadc:	1c59      	adds	r1, r3, #1
 800dade:	61f9      	str	r1, [r7, #28]
 800dae0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dae4:	b2d2      	uxtb	r2, r2
 800dae6:	701a      	strb	r2, [r3, #0]
 800dae8:	69bb      	ldr	r3, [r7, #24]
 800daea:	09db      	lsrs	r3, r3, #7
 800daec:	61bb      	str	r3, [r7, #24]
 800daee:	69bb      	ldr	r3, [r7, #24]
 800daf0:	2b7f      	cmp	r3, #127	@ 0x7f
 800daf2:	d8f0      	bhi.n	800dad6 <SEGGER_SYSVIEW_RecordEndCallU32+0x66>
 800daf4:	69fb      	ldr	r3, [r7, #28]
 800daf6:	1c5a      	adds	r2, r3, #1
 800daf8:	61fa      	str	r2, [r7, #28]
 800dafa:	69ba      	ldr	r2, [r7, #24]
 800dafc:	b2d2      	uxtb	r2, r2
 800dafe:	701a      	strb	r2, [r3, #0]
 800db00:	69fb      	ldr	r3, [r7, #28]
 800db02:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 800db04:	221c      	movs	r2, #28
 800db06:	68f9      	ldr	r1, [r7, #12]
 800db08:	6938      	ldr	r0, [r7, #16]
 800db0a:	f7ff f9bd 	bl	800ce88 <_SendPacket>
  RECORD_END();
 800db0e:	697b      	ldr	r3, [r7, #20]
 800db10:	f383 8811 	msr	BASEPRI, r3
}
 800db14:	bf00      	nop
 800db16:	3728      	adds	r7, #40	@ 0x28
 800db18:	46bd      	mov	sp, r7
 800db1a:	bd80      	pop	{r7, pc}
 800db1c:	2001d2f8 	.word	0x2001d2f8

0800db20 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 800db20:	b580      	push	{r7, lr}
 800db22:	b082      	sub	sp, #8
 800db24:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800db26:	f3ef 8311 	mrs	r3, BASEPRI
 800db2a:	f04f 0120 	mov.w	r1, #32
 800db2e:	f381 8811 	msr	BASEPRI, r1
 800db32:	607b      	str	r3, [r7, #4]
 800db34:	4807      	ldr	r0, [pc, #28]	@ (800db54 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800db36:	f7ff f8ba 	bl	800ccae <_PreparePacket>
 800db3a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800db3c:	2211      	movs	r2, #17
 800db3e:	6839      	ldr	r1, [r7, #0]
 800db40:	6838      	ldr	r0, [r7, #0]
 800db42:	f7ff f9a1 	bl	800ce88 <_SendPacket>
  RECORD_END();
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	f383 8811 	msr	BASEPRI, r3
}
 800db4c:	bf00      	nop
 800db4e:	3708      	adds	r7, #8
 800db50:	46bd      	mov	sp, r7
 800db52:	bd80      	pop	{r7, pc}
 800db54:	2001d2f8 	.word	0x2001d2f8

0800db58 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800db58:	b580      	push	{r7, lr}
 800db5a:	b088      	sub	sp, #32
 800db5c:	af00      	add	r7, sp, #0
 800db5e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800db60:	f3ef 8311 	mrs	r3, BASEPRI
 800db64:	f04f 0120 	mov.w	r1, #32
 800db68:	f381 8811 	msr	BASEPRI, r1
 800db6c:	617b      	str	r3, [r7, #20]
 800db6e:	4819      	ldr	r0, [pc, #100]	@ (800dbd4 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 800db70:	f7ff f89d 	bl	800ccae <_PreparePacket>
 800db74:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800db76:	693b      	ldr	r3, [r7, #16]
 800db78:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800db7a:	4b17      	ldr	r3, [pc, #92]	@ (800dbd8 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800db7c:	691b      	ldr	r3, [r3, #16]
 800db7e:	687a      	ldr	r2, [r7, #4]
 800db80:	1ad3      	subs	r3, r2, r3
 800db82:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	61fb      	str	r3, [r7, #28]
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	61bb      	str	r3, [r7, #24]
 800db8c:	e00b      	b.n	800dba6 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800db8e:	69bb      	ldr	r3, [r7, #24]
 800db90:	b2da      	uxtb	r2, r3
 800db92:	69fb      	ldr	r3, [r7, #28]
 800db94:	1c59      	adds	r1, r3, #1
 800db96:	61f9      	str	r1, [r7, #28]
 800db98:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800db9c:	b2d2      	uxtb	r2, r2
 800db9e:	701a      	strb	r2, [r3, #0]
 800dba0:	69bb      	ldr	r3, [r7, #24]
 800dba2:	09db      	lsrs	r3, r3, #7
 800dba4:	61bb      	str	r3, [r7, #24]
 800dba6:	69bb      	ldr	r3, [r7, #24]
 800dba8:	2b7f      	cmp	r3, #127	@ 0x7f
 800dbaa:	d8f0      	bhi.n	800db8e <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 800dbac:	69fb      	ldr	r3, [r7, #28]
 800dbae:	1c5a      	adds	r2, r3, #1
 800dbb0:	61fa      	str	r2, [r7, #28]
 800dbb2:	69ba      	ldr	r2, [r7, #24]
 800dbb4:	b2d2      	uxtb	r2, r2
 800dbb6:	701a      	strb	r2, [r3, #0]
 800dbb8:	69fb      	ldr	r3, [r7, #28]
 800dbba:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 800dbbc:	2208      	movs	r2, #8
 800dbbe:	68f9      	ldr	r1, [r7, #12]
 800dbc0:	6938      	ldr	r0, [r7, #16]
 800dbc2:	f7ff f961 	bl	800ce88 <_SendPacket>
  RECORD_END();
 800dbc6:	697b      	ldr	r3, [r7, #20]
 800dbc8:	f383 8811 	msr	BASEPRI, r3
}
 800dbcc:	bf00      	nop
 800dbce:	3720      	adds	r7, #32
 800dbd0:	46bd      	mov	sp, r7
 800dbd2:	bd80      	pop	{r7, pc}
 800dbd4:	2001d2f8 	.word	0x2001d2f8
 800dbd8:	2001d2c8 	.word	0x2001d2c8

0800dbdc <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800dbdc:	b580      	push	{r7, lr}
 800dbde:	b088      	sub	sp, #32
 800dbe0:	af00      	add	r7, sp, #0
 800dbe2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800dbe4:	f3ef 8311 	mrs	r3, BASEPRI
 800dbe8:	f04f 0120 	mov.w	r1, #32
 800dbec:	f381 8811 	msr	BASEPRI, r1
 800dbf0:	617b      	str	r3, [r7, #20]
 800dbf2:	4819      	ldr	r0, [pc, #100]	@ (800dc58 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800dbf4:	f7ff f85b 	bl	800ccae <_PreparePacket>
 800dbf8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800dbfa:	693b      	ldr	r3, [r7, #16]
 800dbfc:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800dbfe:	4b17      	ldr	r3, [pc, #92]	@ (800dc5c <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 800dc00:	691b      	ldr	r3, [r3, #16]
 800dc02:	687a      	ldr	r2, [r7, #4]
 800dc04:	1ad3      	subs	r3, r2, r3
 800dc06:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	61fb      	str	r3, [r7, #28]
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	61bb      	str	r3, [r7, #24]
 800dc10:	e00b      	b.n	800dc2a <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800dc12:	69bb      	ldr	r3, [r7, #24]
 800dc14:	b2da      	uxtb	r2, r3
 800dc16:	69fb      	ldr	r3, [r7, #28]
 800dc18:	1c59      	adds	r1, r3, #1
 800dc1a:	61f9      	str	r1, [r7, #28]
 800dc1c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dc20:	b2d2      	uxtb	r2, r2
 800dc22:	701a      	strb	r2, [r3, #0]
 800dc24:	69bb      	ldr	r3, [r7, #24]
 800dc26:	09db      	lsrs	r3, r3, #7
 800dc28:	61bb      	str	r3, [r7, #24]
 800dc2a:	69bb      	ldr	r3, [r7, #24]
 800dc2c:	2b7f      	cmp	r3, #127	@ 0x7f
 800dc2e:	d8f0      	bhi.n	800dc12 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 800dc30:	69fb      	ldr	r3, [r7, #28]
 800dc32:	1c5a      	adds	r2, r3, #1
 800dc34:	61fa      	str	r2, [r7, #28]
 800dc36:	69ba      	ldr	r2, [r7, #24]
 800dc38:	b2d2      	uxtb	r2, r2
 800dc3a:	701a      	strb	r2, [r3, #0]
 800dc3c:	69fb      	ldr	r3, [r7, #28]
 800dc3e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800dc40:	2204      	movs	r2, #4
 800dc42:	68f9      	ldr	r1, [r7, #12]
 800dc44:	6938      	ldr	r0, [r7, #16]
 800dc46:	f7ff f91f 	bl	800ce88 <_SendPacket>
  RECORD_END();
 800dc4a:	697b      	ldr	r3, [r7, #20]
 800dc4c:	f383 8811 	msr	BASEPRI, r3
}
 800dc50:	bf00      	nop
 800dc52:	3720      	adds	r7, #32
 800dc54:	46bd      	mov	sp, r7
 800dc56:	bd80      	pop	{r7, pc}
 800dc58:	2001d2f8 	.word	0x2001d2f8
 800dc5c:	2001d2c8 	.word	0x2001d2c8

0800dc60 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 800dc60:	b580      	push	{r7, lr}
 800dc62:	b088      	sub	sp, #32
 800dc64:	af00      	add	r7, sp, #0
 800dc66:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800dc68:	f3ef 8311 	mrs	r3, BASEPRI
 800dc6c:	f04f 0120 	mov.w	r1, #32
 800dc70:	f381 8811 	msr	BASEPRI, r1
 800dc74:	617b      	str	r3, [r7, #20]
 800dc76:	4819      	ldr	r0, [pc, #100]	@ (800dcdc <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 800dc78:	f7ff f819 	bl	800ccae <_PreparePacket>
 800dc7c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800dc7e:	693b      	ldr	r3, [r7, #16]
 800dc80:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800dc82:	4b17      	ldr	r3, [pc, #92]	@ (800dce0 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800dc84:	691b      	ldr	r3, [r3, #16]
 800dc86:	687a      	ldr	r2, [r7, #4]
 800dc88:	1ad3      	subs	r3, r2, r3
 800dc8a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	61fb      	str	r3, [r7, #28]
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	61bb      	str	r3, [r7, #24]
 800dc94:	e00b      	b.n	800dcae <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800dc96:	69bb      	ldr	r3, [r7, #24]
 800dc98:	b2da      	uxtb	r2, r3
 800dc9a:	69fb      	ldr	r3, [r7, #28]
 800dc9c:	1c59      	adds	r1, r3, #1
 800dc9e:	61f9      	str	r1, [r7, #28]
 800dca0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dca4:	b2d2      	uxtb	r2, r2
 800dca6:	701a      	strb	r2, [r3, #0]
 800dca8:	69bb      	ldr	r3, [r7, #24]
 800dcaa:	09db      	lsrs	r3, r3, #7
 800dcac:	61bb      	str	r3, [r7, #24]
 800dcae:	69bb      	ldr	r3, [r7, #24]
 800dcb0:	2b7f      	cmp	r3, #127	@ 0x7f
 800dcb2:	d8f0      	bhi.n	800dc96 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800dcb4:	69fb      	ldr	r3, [r7, #28]
 800dcb6:	1c5a      	adds	r2, r3, #1
 800dcb8:	61fa      	str	r2, [r7, #28]
 800dcba:	69ba      	ldr	r2, [r7, #24]
 800dcbc:	b2d2      	uxtb	r2, r2
 800dcbe:	701a      	strb	r2, [r3, #0]
 800dcc0:	69fb      	ldr	r3, [r7, #28]
 800dcc2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800dcc4:	2206      	movs	r2, #6
 800dcc6:	68f9      	ldr	r1, [r7, #12]
 800dcc8:	6938      	ldr	r0, [r7, #16]
 800dcca:	f7ff f8dd 	bl	800ce88 <_SendPacket>
  RECORD_END();
 800dcce:	697b      	ldr	r3, [r7, #20]
 800dcd0:	f383 8811 	msr	BASEPRI, r3
}
 800dcd4:	bf00      	nop
 800dcd6:	3720      	adds	r7, #32
 800dcd8:	46bd      	mov	sp, r7
 800dcda:	bd80      	pop	{r7, pc}
 800dcdc:	2001d2f8 	.word	0x2001d2f8
 800dce0:	2001d2c8 	.word	0x2001d2c8

0800dce4 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 800dce4:	b580      	push	{r7, lr}
 800dce6:	b08a      	sub	sp, #40	@ 0x28
 800dce8:	af00      	add	r7, sp, #0
 800dcea:	6078      	str	r0, [r7, #4]
 800dcec:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800dcee:	f3ef 8311 	mrs	r3, BASEPRI
 800dcf2:	f04f 0120 	mov.w	r1, #32
 800dcf6:	f381 8811 	msr	BASEPRI, r1
 800dcfa:	617b      	str	r3, [r7, #20]
 800dcfc:	4827      	ldr	r0, [pc, #156]	@ (800dd9c <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 800dcfe:	f7fe ffd6 	bl	800ccae <_PreparePacket>
 800dd02:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800dd04:	693b      	ldr	r3, [r7, #16]
 800dd06:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800dd08:	4b25      	ldr	r3, [pc, #148]	@ (800dda0 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 800dd0a:	691b      	ldr	r3, [r3, #16]
 800dd0c:	687a      	ldr	r2, [r7, #4]
 800dd0e:	1ad3      	subs	r3, r2, r3
 800dd10:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	627b      	str	r3, [r7, #36]	@ 0x24
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	623b      	str	r3, [r7, #32]
 800dd1a:	e00b      	b.n	800dd34 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 800dd1c:	6a3b      	ldr	r3, [r7, #32]
 800dd1e:	b2da      	uxtb	r2, r3
 800dd20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd22:	1c59      	adds	r1, r3, #1
 800dd24:	6279      	str	r1, [r7, #36]	@ 0x24
 800dd26:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dd2a:	b2d2      	uxtb	r2, r2
 800dd2c:	701a      	strb	r2, [r3, #0]
 800dd2e:	6a3b      	ldr	r3, [r7, #32]
 800dd30:	09db      	lsrs	r3, r3, #7
 800dd32:	623b      	str	r3, [r7, #32]
 800dd34:	6a3b      	ldr	r3, [r7, #32]
 800dd36:	2b7f      	cmp	r3, #127	@ 0x7f
 800dd38:	d8f0      	bhi.n	800dd1c <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 800dd3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd3c:	1c5a      	adds	r2, r3, #1
 800dd3e:	627a      	str	r2, [r7, #36]	@ 0x24
 800dd40:	6a3a      	ldr	r2, [r7, #32]
 800dd42:	b2d2      	uxtb	r2, r2
 800dd44:	701a      	strb	r2, [r3, #0]
 800dd46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd48:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	61fb      	str	r3, [r7, #28]
 800dd4e:	683b      	ldr	r3, [r7, #0]
 800dd50:	61bb      	str	r3, [r7, #24]
 800dd52:	e00b      	b.n	800dd6c <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 800dd54:	69bb      	ldr	r3, [r7, #24]
 800dd56:	b2da      	uxtb	r2, r3
 800dd58:	69fb      	ldr	r3, [r7, #28]
 800dd5a:	1c59      	adds	r1, r3, #1
 800dd5c:	61f9      	str	r1, [r7, #28]
 800dd5e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dd62:	b2d2      	uxtb	r2, r2
 800dd64:	701a      	strb	r2, [r3, #0]
 800dd66:	69bb      	ldr	r3, [r7, #24]
 800dd68:	09db      	lsrs	r3, r3, #7
 800dd6a:	61bb      	str	r3, [r7, #24]
 800dd6c:	69bb      	ldr	r3, [r7, #24]
 800dd6e:	2b7f      	cmp	r3, #127	@ 0x7f
 800dd70:	d8f0      	bhi.n	800dd54 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 800dd72:	69fb      	ldr	r3, [r7, #28]
 800dd74:	1c5a      	adds	r2, r3, #1
 800dd76:	61fa      	str	r2, [r7, #28]
 800dd78:	69ba      	ldr	r2, [r7, #24]
 800dd7a:	b2d2      	uxtb	r2, r2
 800dd7c:	701a      	strb	r2, [r3, #0]
 800dd7e:	69fb      	ldr	r3, [r7, #28]
 800dd80:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 800dd82:	2207      	movs	r2, #7
 800dd84:	68f9      	ldr	r1, [r7, #12]
 800dd86:	6938      	ldr	r0, [r7, #16]
 800dd88:	f7ff f87e 	bl	800ce88 <_SendPacket>
  RECORD_END();
 800dd8c:	697b      	ldr	r3, [r7, #20]
 800dd8e:	f383 8811 	msr	BASEPRI, r3
}
 800dd92:	bf00      	nop
 800dd94:	3728      	adds	r7, #40	@ 0x28
 800dd96:	46bd      	mov	sp, r7
 800dd98:	bd80      	pop	{r7, pc}
 800dd9a:	bf00      	nop
 800dd9c:	2001d2f8 	.word	0x2001d2f8
 800dda0:	2001d2c8 	.word	0x2001d2c8

0800dda4 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800dda4:	b480      	push	{r7}
 800dda6:	b083      	sub	sp, #12
 800dda8:	af00      	add	r7, sp, #0
 800ddaa:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800ddac:	4b04      	ldr	r3, [pc, #16]	@ (800ddc0 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800ddae:	691b      	ldr	r3, [r3, #16]
 800ddb0:	687a      	ldr	r2, [r7, #4]
 800ddb2:	1ad3      	subs	r3, r2, r3
}
 800ddb4:	4618      	mov	r0, r3
 800ddb6:	370c      	adds	r7, #12
 800ddb8:	46bd      	mov	sp, r7
 800ddba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddbe:	4770      	bx	lr
 800ddc0:	2001d2c8 	.word	0x2001d2c8

0800ddc4 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800ddc4:	b580      	push	{r7, lr}
 800ddc6:	b08c      	sub	sp, #48	@ 0x30
 800ddc8:	af00      	add	r7, sp, #0
 800ddca:	4603      	mov	r3, r0
 800ddcc:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800ddce:	4b40      	ldr	r3, [pc, #256]	@ (800ded0 <SEGGER_SYSVIEW_SendModule+0x10c>)
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d077      	beq.n	800dec6 <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 800ddd6:	4b3e      	ldr	r3, [pc, #248]	@ (800ded0 <SEGGER_SYSVIEW_SendModule+0x10c>)
 800ddd8:	681b      	ldr	r3, [r3, #0]
 800ddda:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 800dddc:	2300      	movs	r3, #0
 800ddde:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dde0:	e008      	b.n	800ddf4 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800dde2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dde4:	691b      	ldr	r3, [r3, #16]
 800dde6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 800dde8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	d007      	beq.n	800ddfe <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800ddee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ddf0:	3301      	adds	r3, #1
 800ddf2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ddf4:	79fb      	ldrb	r3, [r7, #7]
 800ddf6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ddf8:	429a      	cmp	r2, r3
 800ddfa:	d3f2      	bcc.n	800dde2 <SEGGER_SYSVIEW_SendModule+0x1e>
 800ddfc:	e000      	b.n	800de00 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800ddfe:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800de00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de02:	2b00      	cmp	r3, #0
 800de04:	d055      	beq.n	800deb2 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800de06:	f3ef 8311 	mrs	r3, BASEPRI
 800de0a:	f04f 0120 	mov.w	r1, #32
 800de0e:	f381 8811 	msr	BASEPRI, r1
 800de12:	617b      	str	r3, [r7, #20]
 800de14:	482f      	ldr	r0, [pc, #188]	@ (800ded4 <SEGGER_SYSVIEW_SendModule+0x110>)
 800de16:	f7fe ff4a 	bl	800ccae <_PreparePacket>
 800de1a:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800de1c:	693b      	ldr	r3, [r7, #16]
 800de1e:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	627b      	str	r3, [r7, #36]	@ 0x24
 800de24:	79fb      	ldrb	r3, [r7, #7]
 800de26:	623b      	str	r3, [r7, #32]
 800de28:	e00b      	b.n	800de42 <SEGGER_SYSVIEW_SendModule+0x7e>
 800de2a:	6a3b      	ldr	r3, [r7, #32]
 800de2c:	b2da      	uxtb	r2, r3
 800de2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de30:	1c59      	adds	r1, r3, #1
 800de32:	6279      	str	r1, [r7, #36]	@ 0x24
 800de34:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800de38:	b2d2      	uxtb	r2, r2
 800de3a:	701a      	strb	r2, [r3, #0]
 800de3c:	6a3b      	ldr	r3, [r7, #32]
 800de3e:	09db      	lsrs	r3, r3, #7
 800de40:	623b      	str	r3, [r7, #32]
 800de42:	6a3b      	ldr	r3, [r7, #32]
 800de44:	2b7f      	cmp	r3, #127	@ 0x7f
 800de46:	d8f0      	bhi.n	800de2a <SEGGER_SYSVIEW_SendModule+0x66>
 800de48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de4a:	1c5a      	adds	r2, r3, #1
 800de4c:	627a      	str	r2, [r7, #36]	@ 0x24
 800de4e:	6a3a      	ldr	r2, [r7, #32]
 800de50:	b2d2      	uxtb	r2, r2
 800de52:	701a      	strb	r2, [r3, #0]
 800de54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de56:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	61fb      	str	r3, [r7, #28]
 800de5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de5e:	689b      	ldr	r3, [r3, #8]
 800de60:	61bb      	str	r3, [r7, #24]
 800de62:	e00b      	b.n	800de7c <SEGGER_SYSVIEW_SendModule+0xb8>
 800de64:	69bb      	ldr	r3, [r7, #24]
 800de66:	b2da      	uxtb	r2, r3
 800de68:	69fb      	ldr	r3, [r7, #28]
 800de6a:	1c59      	adds	r1, r3, #1
 800de6c:	61f9      	str	r1, [r7, #28]
 800de6e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800de72:	b2d2      	uxtb	r2, r2
 800de74:	701a      	strb	r2, [r3, #0]
 800de76:	69bb      	ldr	r3, [r7, #24]
 800de78:	09db      	lsrs	r3, r3, #7
 800de7a:	61bb      	str	r3, [r7, #24]
 800de7c:	69bb      	ldr	r3, [r7, #24]
 800de7e:	2b7f      	cmp	r3, #127	@ 0x7f
 800de80:	d8f0      	bhi.n	800de64 <SEGGER_SYSVIEW_SendModule+0xa0>
 800de82:	69fb      	ldr	r3, [r7, #28]
 800de84:	1c5a      	adds	r2, r3, #1
 800de86:	61fa      	str	r2, [r7, #28]
 800de88:	69ba      	ldr	r2, [r7, #24]
 800de8a:	b2d2      	uxtb	r2, r2
 800de8c:	701a      	strb	r2, [r3, #0]
 800de8e:	69fb      	ldr	r3, [r7, #28]
 800de90:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800de92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de94:	681b      	ldr	r3, [r3, #0]
 800de96:	2280      	movs	r2, #128	@ 0x80
 800de98:	4619      	mov	r1, r3
 800de9a:	68f8      	ldr	r0, [r7, #12]
 800de9c:	f7fe fece 	bl	800cc3c <_EncodeStr>
 800dea0:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800dea2:	2216      	movs	r2, #22
 800dea4:	68f9      	ldr	r1, [r7, #12]
 800dea6:	6938      	ldr	r0, [r7, #16]
 800dea8:	f7fe ffee 	bl	800ce88 <_SendPacket>
      RECORD_END();
 800deac:	697b      	ldr	r3, [r7, #20]
 800deae:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 800deb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d006      	beq.n	800dec6 <SEGGER_SYSVIEW_SendModule+0x102>
 800deb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800deba:	68db      	ldr	r3, [r3, #12]
 800debc:	2b00      	cmp	r3, #0
 800debe:	d002      	beq.n	800dec6 <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 800dec0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dec2:	68db      	ldr	r3, [r3, #12]
 800dec4:	4798      	blx	r3
    }
  }
}
 800dec6:	bf00      	nop
 800dec8:	3730      	adds	r7, #48	@ 0x30
 800deca:	46bd      	mov	sp, r7
 800decc:	bd80      	pop	{r7, pc}
 800dece:	bf00      	nop
 800ded0:	2001d2f0 	.word	0x2001d2f0
 800ded4:	2001d2f8 	.word	0x2001d2f8

0800ded8 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800ded8:	b580      	push	{r7, lr}
 800deda:	b082      	sub	sp, #8
 800dedc:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800dede:	4b0c      	ldr	r3, [pc, #48]	@ (800df10 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800dee0:	681b      	ldr	r3, [r3, #0]
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d00f      	beq.n	800df06 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800dee6:	4b0a      	ldr	r3, [pc, #40]	@ (800df10 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	68db      	ldr	r3, [r3, #12]
 800def0:	2b00      	cmp	r3, #0
 800def2:	d002      	beq.n	800defa <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	68db      	ldr	r3, [r3, #12]
 800def8:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	691b      	ldr	r3, [r3, #16]
 800defe:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	2b00      	cmp	r3, #0
 800df04:	d1f2      	bne.n	800deec <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800df06:	bf00      	nop
 800df08:	3708      	adds	r7, #8
 800df0a:	46bd      	mov	sp, r7
 800df0c:	bd80      	pop	{r7, pc}
 800df0e:	bf00      	nop
 800df10:	2001d2f0 	.word	0x2001d2f0

0800df14 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800df14:	b580      	push	{r7, lr}
 800df16:	b086      	sub	sp, #24
 800df18:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800df1a:	f3ef 8311 	mrs	r3, BASEPRI
 800df1e:	f04f 0120 	mov.w	r1, #32
 800df22:	f381 8811 	msr	BASEPRI, r1
 800df26:	60fb      	str	r3, [r7, #12]
 800df28:	4817      	ldr	r0, [pc, #92]	@ (800df88 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800df2a:	f7fe fec0 	bl	800ccae <_PreparePacket>
 800df2e:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800df30:	68bb      	ldr	r3, [r7, #8]
 800df32:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	617b      	str	r3, [r7, #20]
 800df38:	4b14      	ldr	r3, [pc, #80]	@ (800df8c <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800df3a:	781b      	ldrb	r3, [r3, #0]
 800df3c:	613b      	str	r3, [r7, #16]
 800df3e:	e00b      	b.n	800df58 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800df40:	693b      	ldr	r3, [r7, #16]
 800df42:	b2da      	uxtb	r2, r3
 800df44:	697b      	ldr	r3, [r7, #20]
 800df46:	1c59      	adds	r1, r3, #1
 800df48:	6179      	str	r1, [r7, #20]
 800df4a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800df4e:	b2d2      	uxtb	r2, r2
 800df50:	701a      	strb	r2, [r3, #0]
 800df52:	693b      	ldr	r3, [r7, #16]
 800df54:	09db      	lsrs	r3, r3, #7
 800df56:	613b      	str	r3, [r7, #16]
 800df58:	693b      	ldr	r3, [r7, #16]
 800df5a:	2b7f      	cmp	r3, #127	@ 0x7f
 800df5c:	d8f0      	bhi.n	800df40 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800df5e:	697b      	ldr	r3, [r7, #20]
 800df60:	1c5a      	adds	r2, r3, #1
 800df62:	617a      	str	r2, [r7, #20]
 800df64:	693a      	ldr	r2, [r7, #16]
 800df66:	b2d2      	uxtb	r2, r2
 800df68:	701a      	strb	r2, [r3, #0]
 800df6a:	697b      	ldr	r3, [r7, #20]
 800df6c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800df6e:	221b      	movs	r2, #27
 800df70:	6879      	ldr	r1, [r7, #4]
 800df72:	68b8      	ldr	r0, [r7, #8]
 800df74:	f7fe ff88 	bl	800ce88 <_SendPacket>
  RECORD_END();
 800df78:	68fb      	ldr	r3, [r7, #12]
 800df7a:	f383 8811 	msr	BASEPRI, r3
}
 800df7e:	bf00      	nop
 800df80:	3718      	adds	r7, #24
 800df82:	46bd      	mov	sp, r7
 800df84:	bd80      	pop	{r7, pc}
 800df86:	bf00      	nop
 800df88:	2001d2f8 	.word	0x2001d2f8
 800df8c:	2001d2f4 	.word	0x2001d2f4

0800df90 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800df90:	b580      	push	{r7, lr}
 800df92:	b08a      	sub	sp, #40	@ 0x28
 800df94:	af00      	add	r7, sp, #0
 800df96:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800df98:	f3ef 8311 	mrs	r3, BASEPRI
 800df9c:	f04f 0120 	mov.w	r1, #32
 800dfa0:	f381 8811 	msr	BASEPRI, r1
 800dfa4:	617b      	str	r3, [r7, #20]
 800dfa6:	4827      	ldr	r0, [pc, #156]	@ (800e044 <SEGGER_SYSVIEW_Warn+0xb4>)
 800dfa8:	f7fe fe81 	bl	800ccae <_PreparePacket>
 800dfac:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800dfae:	2280      	movs	r2, #128	@ 0x80
 800dfb0:	6879      	ldr	r1, [r7, #4]
 800dfb2:	6938      	ldr	r0, [r7, #16]
 800dfb4:	f7fe fe42 	bl	800cc3c <_EncodeStr>
 800dfb8:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800dfba:	68fb      	ldr	r3, [r7, #12]
 800dfbc:	627b      	str	r3, [r7, #36]	@ 0x24
 800dfbe:	2301      	movs	r3, #1
 800dfc0:	623b      	str	r3, [r7, #32]
 800dfc2:	e00b      	b.n	800dfdc <SEGGER_SYSVIEW_Warn+0x4c>
 800dfc4:	6a3b      	ldr	r3, [r7, #32]
 800dfc6:	b2da      	uxtb	r2, r3
 800dfc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfca:	1c59      	adds	r1, r3, #1
 800dfcc:	6279      	str	r1, [r7, #36]	@ 0x24
 800dfce:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dfd2:	b2d2      	uxtb	r2, r2
 800dfd4:	701a      	strb	r2, [r3, #0]
 800dfd6:	6a3b      	ldr	r3, [r7, #32]
 800dfd8:	09db      	lsrs	r3, r3, #7
 800dfda:	623b      	str	r3, [r7, #32]
 800dfdc:	6a3b      	ldr	r3, [r7, #32]
 800dfde:	2b7f      	cmp	r3, #127	@ 0x7f
 800dfe0:	d8f0      	bhi.n	800dfc4 <SEGGER_SYSVIEW_Warn+0x34>
 800dfe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfe4:	1c5a      	adds	r2, r3, #1
 800dfe6:	627a      	str	r2, [r7, #36]	@ 0x24
 800dfe8:	6a3a      	ldr	r2, [r7, #32]
 800dfea:	b2d2      	uxtb	r2, r2
 800dfec:	701a      	strb	r2, [r3, #0]
 800dfee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dff0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	61fb      	str	r3, [r7, #28]
 800dff6:	2300      	movs	r3, #0
 800dff8:	61bb      	str	r3, [r7, #24]
 800dffa:	e00b      	b.n	800e014 <SEGGER_SYSVIEW_Warn+0x84>
 800dffc:	69bb      	ldr	r3, [r7, #24]
 800dffe:	b2da      	uxtb	r2, r3
 800e000:	69fb      	ldr	r3, [r7, #28]
 800e002:	1c59      	adds	r1, r3, #1
 800e004:	61f9      	str	r1, [r7, #28]
 800e006:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e00a:	b2d2      	uxtb	r2, r2
 800e00c:	701a      	strb	r2, [r3, #0]
 800e00e:	69bb      	ldr	r3, [r7, #24]
 800e010:	09db      	lsrs	r3, r3, #7
 800e012:	61bb      	str	r3, [r7, #24]
 800e014:	69bb      	ldr	r3, [r7, #24]
 800e016:	2b7f      	cmp	r3, #127	@ 0x7f
 800e018:	d8f0      	bhi.n	800dffc <SEGGER_SYSVIEW_Warn+0x6c>
 800e01a:	69fb      	ldr	r3, [r7, #28]
 800e01c:	1c5a      	adds	r2, r3, #1
 800e01e:	61fa      	str	r2, [r7, #28]
 800e020:	69ba      	ldr	r2, [r7, #24]
 800e022:	b2d2      	uxtb	r2, r2
 800e024:	701a      	strb	r2, [r3, #0]
 800e026:	69fb      	ldr	r3, [r7, #28]
 800e028:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800e02a:	221a      	movs	r2, #26
 800e02c:	68f9      	ldr	r1, [r7, #12]
 800e02e:	6938      	ldr	r0, [r7, #16]
 800e030:	f7fe ff2a 	bl	800ce88 <_SendPacket>
  RECORD_END();
 800e034:	697b      	ldr	r3, [r7, #20]
 800e036:	f383 8811 	msr	BASEPRI, r3
}
 800e03a:	bf00      	nop
 800e03c:	3728      	adds	r7, #40	@ 0x28
 800e03e:	46bd      	mov	sp, r7
 800e040:	bd80      	pop	{r7, pc}
 800e042:	bf00      	nop
 800e044:	2001d2f8 	.word	0x2001d2f8

0800e048 <SEGGER_SYSVIEW_DisableEvents>:
*    Disable standard SystemView events to not be generated.
*
*  Parameters
*    DisableMask  - Events to be disabled.
*/
void SEGGER_SYSVIEW_DisableEvents(U32 DisableMask) {
 800e048:	b480      	push	{r7}
 800e04a:	b083      	sub	sp, #12
 800e04c:	af00      	add	r7, sp, #0
 800e04e:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.DisabledEvents |= DisableMask;
 800e050:	4b05      	ldr	r3, [pc, #20]	@ (800e068 <SEGGER_SYSVIEW_DisableEvents+0x20>)
 800e052:	69da      	ldr	r2, [r3, #28]
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	4313      	orrs	r3, r2
 800e058:	4a03      	ldr	r2, [pc, #12]	@ (800e068 <SEGGER_SYSVIEW_DisableEvents+0x20>)
 800e05a:	61d3      	str	r3, [r2, #28]
}
 800e05c:	bf00      	nop
 800e05e:	370c      	adds	r7, #12
 800e060:	46bd      	mov	sp, r7
 800e062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e066:	4770      	bx	lr
 800e068:	2001d2c8 	.word	0x2001d2c8

0800e06c <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 800e06c:	b580      	push	{r7, lr}
 800e06e:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 800e070:	4803      	ldr	r0, [pc, #12]	@ (800e080 <_cbSendSystemDesc+0x14>)
 800e072:	f7ff fbf1 	bl	800d858 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 800e076:	4803      	ldr	r0, [pc, #12]	@ (800e084 <_cbSendSystemDesc+0x18>)
 800e078:	f7ff fbee 	bl	800d858 <SEGGER_SYSVIEW_SendSysDesc>
}
 800e07c:	bf00      	nop
 800e07e:	bd80      	pop	{r7, pc}
 800e080:	08015da8 	.word	0x08015da8
 800e084:	08015ddc 	.word	0x08015ddc

0800e088 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 800e088:	b580      	push	{r7, lr}
 800e08a:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 800e08c:	4b06      	ldr	r3, [pc, #24]	@ (800e0a8 <SEGGER_SYSVIEW_Conf+0x20>)
 800e08e:	6818      	ldr	r0, [r3, #0]
 800e090:	4b05      	ldr	r3, [pc, #20]	@ (800e0a8 <SEGGER_SYSVIEW_Conf+0x20>)
 800e092:	6819      	ldr	r1, [r3, #0]
 800e094:	4b05      	ldr	r3, [pc, #20]	@ (800e0ac <SEGGER_SYSVIEW_Conf+0x24>)
 800e096:	4a06      	ldr	r2, [pc, #24]	@ (800e0b0 <SEGGER_SYSVIEW_Conf+0x28>)
 800e098:	f7ff f864 	bl	800d164 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 800e09c:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800e0a0:	f7ff f8a4 	bl	800d1ec <SEGGER_SYSVIEW_SetRAMBase>
}
 800e0a4:	bf00      	nop
 800e0a6:	bd80      	pop	{r7, pc}
 800e0a8:	20000000 	.word	0x20000000
 800e0ac:	0800e06d 	.word	0x0800e06d
 800e0b0:	0801646c 	.word	0x0801646c

0800e0b4 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 800e0b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e0b6:	b085      	sub	sp, #20
 800e0b8:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 800e0ba:	2300      	movs	r3, #0
 800e0bc:	607b      	str	r3, [r7, #4]
 800e0be:	e048      	b.n	800e152 <_cbSendTaskList+0x9e>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
 800e0c0:	4929      	ldr	r1, [pc, #164]	@ (800e168 <_cbSendTaskList+0xb4>)
 800e0c2:	687a      	ldr	r2, [r7, #4]
 800e0c4:	4613      	mov	r3, r2
 800e0c6:	009b      	lsls	r3, r3, #2
 800e0c8:	4413      	add	r3, r2
 800e0ca:	009b      	lsls	r3, r3, #2
 800e0cc:	440b      	add	r3, r1
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	4618      	mov	r0, r3
 800e0d2:	f7fc ff4b 	bl	800af6c <uxTaskGetStackHighWaterMark>
 800e0d6:	4601      	mov	r1, r0
 800e0d8:	4823      	ldr	r0, [pc, #140]	@ (800e168 <_cbSendTaskList+0xb4>)
 800e0da:	687a      	ldr	r2, [r7, #4]
 800e0dc:	4613      	mov	r3, r2
 800e0de:	009b      	lsls	r3, r3, #2
 800e0e0:	4413      	add	r3, r2
 800e0e2:	009b      	lsls	r3, r3, #2
 800e0e4:	4403      	add	r3, r0
 800e0e6:	3310      	adds	r3, #16
 800e0e8:	6019      	str	r1, [r3, #0]
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800e0ea:	491f      	ldr	r1, [pc, #124]	@ (800e168 <_cbSendTaskList+0xb4>)
 800e0ec:	687a      	ldr	r2, [r7, #4]
 800e0ee:	4613      	mov	r3, r2
 800e0f0:	009b      	lsls	r3, r3, #2
 800e0f2:	4413      	add	r3, r2
 800e0f4:	009b      	lsls	r3, r3, #2
 800e0f6:	440b      	add	r3, r1
 800e0f8:	6818      	ldr	r0, [r3, #0]
 800e0fa:	491b      	ldr	r1, [pc, #108]	@ (800e168 <_cbSendTaskList+0xb4>)
 800e0fc:	687a      	ldr	r2, [r7, #4]
 800e0fe:	4613      	mov	r3, r2
 800e100:	009b      	lsls	r3, r3, #2
 800e102:	4413      	add	r3, r2
 800e104:	009b      	lsls	r3, r3, #2
 800e106:	440b      	add	r3, r1
 800e108:	3304      	adds	r3, #4
 800e10a:	6819      	ldr	r1, [r3, #0]
 800e10c:	4c16      	ldr	r4, [pc, #88]	@ (800e168 <_cbSendTaskList+0xb4>)
 800e10e:	687a      	ldr	r2, [r7, #4]
 800e110:	4613      	mov	r3, r2
 800e112:	009b      	lsls	r3, r3, #2
 800e114:	4413      	add	r3, r2
 800e116:	009b      	lsls	r3, r3, #2
 800e118:	4423      	add	r3, r4
 800e11a:	3308      	adds	r3, #8
 800e11c:	681c      	ldr	r4, [r3, #0]
 800e11e:	4d12      	ldr	r5, [pc, #72]	@ (800e168 <_cbSendTaskList+0xb4>)
 800e120:	687a      	ldr	r2, [r7, #4]
 800e122:	4613      	mov	r3, r2
 800e124:	009b      	lsls	r3, r3, #2
 800e126:	4413      	add	r3, r2
 800e128:	009b      	lsls	r3, r3, #2
 800e12a:	442b      	add	r3, r5
 800e12c:	330c      	adds	r3, #12
 800e12e:	681d      	ldr	r5, [r3, #0]
 800e130:	4e0d      	ldr	r6, [pc, #52]	@ (800e168 <_cbSendTaskList+0xb4>)
 800e132:	687a      	ldr	r2, [r7, #4]
 800e134:	4613      	mov	r3, r2
 800e136:	009b      	lsls	r3, r3, #2
 800e138:	4413      	add	r3, r2
 800e13a:	009b      	lsls	r3, r3, #2
 800e13c:	4433      	add	r3, r6
 800e13e:	3310      	adds	r3, #16
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	9300      	str	r3, [sp, #0]
 800e144:	462b      	mov	r3, r5
 800e146:	4622      	mov	r2, r4
 800e148:	f000 f97a 	bl	800e440 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	3301      	adds	r3, #1
 800e150:	607b      	str	r3, [r7, #4]
 800e152:	4b06      	ldr	r3, [pc, #24]	@ (800e16c <_cbSendTaskList+0xb8>)
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	687a      	ldr	r2, [r7, #4]
 800e158:	429a      	cmp	r2, r3
 800e15a:	d3b1      	bcc.n	800e0c0 <_cbSendTaskList+0xc>
  }
}
 800e15c:	bf00      	nop
 800e15e:	bf00      	nop
 800e160:	370c      	adds	r7, #12
 800e162:	46bd      	mov	sp, r7
 800e164:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e166:	bf00      	nop
 800e168:	2001d3dc 	.word	0x2001d3dc
 800e16c:	2001d47c 	.word	0x2001d47c

0800e170 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 800e170:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e174:	b082      	sub	sp, #8
 800e176:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 800e178:	f7fc fa84 	bl	800a684 <xTaskGetTickCountFromISR>
 800e17c:	4603      	mov	r3, r0
 800e17e:	2200      	movs	r2, #0
 800e180:	469a      	mov	sl, r3
 800e182:	4693      	mov	fp, r2
 800e184:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 800e188:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e18c:	4602      	mov	r2, r0
 800e18e:	460b      	mov	r3, r1
 800e190:	f04f 0a00 	mov.w	sl, #0
 800e194:	f04f 0b00 	mov.w	fp, #0
 800e198:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 800e19c:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 800e1a0:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 800e1a4:	4652      	mov	r2, sl
 800e1a6:	465b      	mov	r3, fp
 800e1a8:	1a14      	subs	r4, r2, r0
 800e1aa:	eb63 0501 	sbc.w	r5, r3, r1
 800e1ae:	f04f 0200 	mov.w	r2, #0
 800e1b2:	f04f 0300 	mov.w	r3, #0
 800e1b6:	00ab      	lsls	r3, r5, #2
 800e1b8:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800e1bc:	00a2      	lsls	r2, r4, #2
 800e1be:	4614      	mov	r4, r2
 800e1c0:	461d      	mov	r5, r3
 800e1c2:	eb14 0800 	adds.w	r8, r4, r0
 800e1c6:	eb45 0901 	adc.w	r9, r5, r1
 800e1ca:	f04f 0200 	mov.w	r2, #0
 800e1ce:	f04f 0300 	mov.w	r3, #0
 800e1d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800e1d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800e1da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800e1de:	4690      	mov	r8, r2
 800e1e0:	4699      	mov	r9, r3
 800e1e2:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 800e1e6:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800e1ea:	4610      	mov	r0, r2
 800e1ec:	4619      	mov	r1, r3
 800e1ee:	3708      	adds	r7, #8
 800e1f0:	46bd      	mov	sp, r7
 800e1f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

0800e1f8 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 800e1f8:	b580      	push	{r7, lr}
 800e1fa:	b086      	sub	sp, #24
 800e1fc:	af02      	add	r7, sp, #8
 800e1fe:	60f8      	str	r0, [r7, #12]
 800e200:	60b9      	str	r1, [r7, #8]
 800e202:	607a      	str	r2, [r7, #4]
 800e204:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 800e206:	2205      	movs	r2, #5
 800e208:	492b      	ldr	r1, [pc, #172]	@ (800e2b8 <SYSVIEW_AddTask+0xc0>)
 800e20a:	68b8      	ldr	r0, [r7, #8]
 800e20c:	f002 f8ba 	bl	8010384 <memcmp>
 800e210:	4603      	mov	r3, r0
 800e212:	2b00      	cmp	r3, #0
 800e214:	d04b      	beq.n	800e2ae <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 800e216:	4b29      	ldr	r3, [pc, #164]	@ (800e2bc <SYSVIEW_AddTask+0xc4>)
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	2b07      	cmp	r3, #7
 800e21c:	d903      	bls.n	800e226 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800e21e:	4828      	ldr	r0, [pc, #160]	@ (800e2c0 <SYSVIEW_AddTask+0xc8>)
 800e220:	f7ff feb6 	bl	800df90 <SEGGER_SYSVIEW_Warn>
    return;
 800e224:	e044      	b.n	800e2b0 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 800e226:	4b25      	ldr	r3, [pc, #148]	@ (800e2bc <SYSVIEW_AddTask+0xc4>)
 800e228:	681a      	ldr	r2, [r3, #0]
 800e22a:	4926      	ldr	r1, [pc, #152]	@ (800e2c4 <SYSVIEW_AddTask+0xcc>)
 800e22c:	4613      	mov	r3, r2
 800e22e:	009b      	lsls	r3, r3, #2
 800e230:	4413      	add	r3, r2
 800e232:	009b      	lsls	r3, r3, #2
 800e234:	440b      	add	r3, r1
 800e236:	68fa      	ldr	r2, [r7, #12]
 800e238:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800e23a:	4b20      	ldr	r3, [pc, #128]	@ (800e2bc <SYSVIEW_AddTask+0xc4>)
 800e23c:	681a      	ldr	r2, [r3, #0]
 800e23e:	4921      	ldr	r1, [pc, #132]	@ (800e2c4 <SYSVIEW_AddTask+0xcc>)
 800e240:	4613      	mov	r3, r2
 800e242:	009b      	lsls	r3, r3, #2
 800e244:	4413      	add	r3, r2
 800e246:	009b      	lsls	r3, r3, #2
 800e248:	440b      	add	r3, r1
 800e24a:	3304      	adds	r3, #4
 800e24c:	68ba      	ldr	r2, [r7, #8]
 800e24e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 800e250:	4b1a      	ldr	r3, [pc, #104]	@ (800e2bc <SYSVIEW_AddTask+0xc4>)
 800e252:	681a      	ldr	r2, [r3, #0]
 800e254:	491b      	ldr	r1, [pc, #108]	@ (800e2c4 <SYSVIEW_AddTask+0xcc>)
 800e256:	4613      	mov	r3, r2
 800e258:	009b      	lsls	r3, r3, #2
 800e25a:	4413      	add	r3, r2
 800e25c:	009b      	lsls	r3, r3, #2
 800e25e:	440b      	add	r3, r1
 800e260:	3308      	adds	r3, #8
 800e262:	687a      	ldr	r2, [r7, #4]
 800e264:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 800e266:	4b15      	ldr	r3, [pc, #84]	@ (800e2bc <SYSVIEW_AddTask+0xc4>)
 800e268:	681a      	ldr	r2, [r3, #0]
 800e26a:	4916      	ldr	r1, [pc, #88]	@ (800e2c4 <SYSVIEW_AddTask+0xcc>)
 800e26c:	4613      	mov	r3, r2
 800e26e:	009b      	lsls	r3, r3, #2
 800e270:	4413      	add	r3, r2
 800e272:	009b      	lsls	r3, r3, #2
 800e274:	440b      	add	r3, r1
 800e276:	330c      	adds	r3, #12
 800e278:	683a      	ldr	r2, [r7, #0]
 800e27a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800e27c:	4b0f      	ldr	r3, [pc, #60]	@ (800e2bc <SYSVIEW_AddTask+0xc4>)
 800e27e:	681a      	ldr	r2, [r3, #0]
 800e280:	4910      	ldr	r1, [pc, #64]	@ (800e2c4 <SYSVIEW_AddTask+0xcc>)
 800e282:	4613      	mov	r3, r2
 800e284:	009b      	lsls	r3, r3, #2
 800e286:	4413      	add	r3, r2
 800e288:	009b      	lsls	r3, r3, #2
 800e28a:	440b      	add	r3, r1
 800e28c:	3310      	adds	r3, #16
 800e28e:	69ba      	ldr	r2, [r7, #24]
 800e290:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 800e292:	4b0a      	ldr	r3, [pc, #40]	@ (800e2bc <SYSVIEW_AddTask+0xc4>)
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	3301      	adds	r3, #1
 800e298:	4a08      	ldr	r2, [pc, #32]	@ (800e2bc <SYSVIEW_AddTask+0xc4>)
 800e29a:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800e29c:	69bb      	ldr	r3, [r7, #24]
 800e29e:	9300      	str	r3, [sp, #0]
 800e2a0:	683b      	ldr	r3, [r7, #0]
 800e2a2:	687a      	ldr	r2, [r7, #4]
 800e2a4:	68b9      	ldr	r1, [r7, #8]
 800e2a6:	68f8      	ldr	r0, [r7, #12]
 800e2a8:	f000 f8ca 	bl	800e440 <SYSVIEW_SendTaskInfo>
 800e2ac:	e000      	b.n	800e2b0 <SYSVIEW_AddTask+0xb8>
    return;
 800e2ae:	bf00      	nop

}
 800e2b0:	3710      	adds	r7, #16
 800e2b2:	46bd      	mov	sp, r7
 800e2b4:	bd80      	pop	{r7, pc}
 800e2b6:	bf00      	nop
 800e2b8:	08015dec 	.word	0x08015dec
 800e2bc:	2001d47c 	.word	0x2001d47c
 800e2c0:	08015df4 	.word	0x08015df4
 800e2c4:	2001d3dc 	.word	0x2001d3dc

0800e2c8 <SYSVIEW_DeleteTask>:
*       SYSVIEW_DeleteTask()
*
*  Function description
*    Delete a task from the internal list.
*/
void SYSVIEW_DeleteTask(U32 xHandle) {
 800e2c8:	b580      	push	{r7, lr}
 800e2ca:	b084      	sub	sp, #16
 800e2cc:	af00      	add	r7, sp, #0
 800e2ce:	6078      	str	r0, [r7, #4]
  unsigned n;
  
  if (_NumTasks == 0) {
 800e2d0:	4b59      	ldr	r3, [pc, #356]	@ (800e438 <SYSVIEW_DeleteTask+0x170>)
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	f000 80ab 	beq.w	800e430 <SYSVIEW_DeleteTask+0x168>
    return; // Early out
  }  
  for (n = 0; n < _NumTasks; n++) {
 800e2da:	2300      	movs	r3, #0
 800e2dc:	60fb      	str	r3, [r7, #12]
 800e2de:	e00d      	b.n	800e2fc <SYSVIEW_DeleteTask+0x34>
    if (_aTasks[n].xHandle == xHandle) {
 800e2e0:	4956      	ldr	r1, [pc, #344]	@ (800e43c <SYSVIEW_DeleteTask+0x174>)
 800e2e2:	68fa      	ldr	r2, [r7, #12]
 800e2e4:	4613      	mov	r3, r2
 800e2e6:	009b      	lsls	r3, r3, #2
 800e2e8:	4413      	add	r3, r2
 800e2ea:	009b      	lsls	r3, r3, #2
 800e2ec:	440b      	add	r3, r1
 800e2ee:	681b      	ldr	r3, [r3, #0]
 800e2f0:	687a      	ldr	r2, [r7, #4]
 800e2f2:	429a      	cmp	r2, r3
 800e2f4:	d008      	beq.n	800e308 <SYSVIEW_DeleteTask+0x40>
  for (n = 0; n < _NumTasks; n++) {
 800e2f6:	68fb      	ldr	r3, [r7, #12]
 800e2f8:	3301      	adds	r3, #1
 800e2fa:	60fb      	str	r3, [r7, #12]
 800e2fc:	4b4e      	ldr	r3, [pc, #312]	@ (800e438 <SYSVIEW_DeleteTask+0x170>)
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	68fa      	ldr	r2, [r7, #12]
 800e302:	429a      	cmp	r2, r3
 800e304:	d3ec      	bcc.n	800e2e0 <SYSVIEW_DeleteTask+0x18>
 800e306:	e000      	b.n	800e30a <SYSVIEW_DeleteTask+0x42>
      break;
 800e308:	bf00      	nop
    }
  }
  if (n == (_NumTasks - 1)) {  
 800e30a:	4b4b      	ldr	r3, [pc, #300]	@ (800e438 <SYSVIEW_DeleteTask+0x170>)
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	3b01      	subs	r3, #1
 800e310:	68fa      	ldr	r2, [r7, #12]
 800e312:	429a      	cmp	r2, r3
 800e314:	d111      	bne.n	800e33a <SYSVIEW_DeleteTask+0x72>
    //
    // Task is last item in list.
    // Simply zero the item and decrement number of tasks.
    //
    memset(&_aTasks[n], 0, sizeof(_aTasks[n]));
 800e316:	68fa      	ldr	r2, [r7, #12]
 800e318:	4613      	mov	r3, r2
 800e31a:	009b      	lsls	r3, r3, #2
 800e31c:	4413      	add	r3, r2
 800e31e:	009b      	lsls	r3, r3, #2
 800e320:	4a46      	ldr	r2, [pc, #280]	@ (800e43c <SYSVIEW_DeleteTask+0x174>)
 800e322:	4413      	add	r3, r2
 800e324:	2214      	movs	r2, #20
 800e326:	2100      	movs	r1, #0
 800e328:	4618      	mov	r0, r3
 800e32a:	f002 f855 	bl	80103d8 <memset>
    _NumTasks--;
 800e32e:	4b42      	ldr	r3, [pc, #264]	@ (800e438 <SYSVIEW_DeleteTask+0x170>)
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	3b01      	subs	r3, #1
 800e334:	4a40      	ldr	r2, [pc, #256]	@ (800e438 <SYSVIEW_DeleteTask+0x170>)
 800e336:	6013      	str	r3, [r2, #0]
 800e338:	e07b      	b.n	800e432 <SYSVIEW_DeleteTask+0x16a>
  } else if (n < _NumTasks) {
 800e33a:	4b3f      	ldr	r3, [pc, #252]	@ (800e438 <SYSVIEW_DeleteTask+0x170>)
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	68fa      	ldr	r2, [r7, #12]
 800e340:	429a      	cmp	r2, r3
 800e342:	d276      	bcs.n	800e432 <SYSVIEW_DeleteTask+0x16a>
    //
    // Task is in the middle of the list.
    // Move last item to current position and decrement number of tasks.
    // Order of tasks does not really matter, so no need to move all following items.
    //
    _aTasks[n].xHandle             = _aTasks[_NumTasks - 1].xHandle;
 800e344:	4b3c      	ldr	r3, [pc, #240]	@ (800e438 <SYSVIEW_DeleteTask+0x170>)
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	1e5a      	subs	r2, r3, #1
 800e34a:	493c      	ldr	r1, [pc, #240]	@ (800e43c <SYSVIEW_DeleteTask+0x174>)
 800e34c:	4613      	mov	r3, r2
 800e34e:	009b      	lsls	r3, r3, #2
 800e350:	4413      	add	r3, r2
 800e352:	009b      	lsls	r3, r3, #2
 800e354:	440b      	add	r3, r1
 800e356:	6819      	ldr	r1, [r3, #0]
 800e358:	4838      	ldr	r0, [pc, #224]	@ (800e43c <SYSVIEW_DeleteTask+0x174>)
 800e35a:	68fa      	ldr	r2, [r7, #12]
 800e35c:	4613      	mov	r3, r2
 800e35e:	009b      	lsls	r3, r3, #2
 800e360:	4413      	add	r3, r2
 800e362:	009b      	lsls	r3, r3, #2
 800e364:	4403      	add	r3, r0
 800e366:	6019      	str	r1, [r3, #0]
    _aTasks[n].pcTaskName          = _aTasks[_NumTasks - 1].pcTaskName;
 800e368:	4b33      	ldr	r3, [pc, #204]	@ (800e438 <SYSVIEW_DeleteTask+0x170>)
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	1e5a      	subs	r2, r3, #1
 800e36e:	4933      	ldr	r1, [pc, #204]	@ (800e43c <SYSVIEW_DeleteTask+0x174>)
 800e370:	4613      	mov	r3, r2
 800e372:	009b      	lsls	r3, r3, #2
 800e374:	4413      	add	r3, r2
 800e376:	009b      	lsls	r3, r3, #2
 800e378:	440b      	add	r3, r1
 800e37a:	3304      	adds	r3, #4
 800e37c:	6819      	ldr	r1, [r3, #0]
 800e37e:	482f      	ldr	r0, [pc, #188]	@ (800e43c <SYSVIEW_DeleteTask+0x174>)
 800e380:	68fa      	ldr	r2, [r7, #12]
 800e382:	4613      	mov	r3, r2
 800e384:	009b      	lsls	r3, r3, #2
 800e386:	4413      	add	r3, r2
 800e388:	009b      	lsls	r3, r3, #2
 800e38a:	4403      	add	r3, r0
 800e38c:	3304      	adds	r3, #4
 800e38e:	6019      	str	r1, [r3, #0]
    _aTasks[n].uxCurrentPriority   = _aTasks[_NumTasks - 1].uxCurrentPriority;
 800e390:	4b29      	ldr	r3, [pc, #164]	@ (800e438 <SYSVIEW_DeleteTask+0x170>)
 800e392:	681b      	ldr	r3, [r3, #0]
 800e394:	1e5a      	subs	r2, r3, #1
 800e396:	4929      	ldr	r1, [pc, #164]	@ (800e43c <SYSVIEW_DeleteTask+0x174>)
 800e398:	4613      	mov	r3, r2
 800e39a:	009b      	lsls	r3, r3, #2
 800e39c:	4413      	add	r3, r2
 800e39e:	009b      	lsls	r3, r3, #2
 800e3a0:	440b      	add	r3, r1
 800e3a2:	3308      	adds	r3, #8
 800e3a4:	6819      	ldr	r1, [r3, #0]
 800e3a6:	4825      	ldr	r0, [pc, #148]	@ (800e43c <SYSVIEW_DeleteTask+0x174>)
 800e3a8:	68fa      	ldr	r2, [r7, #12]
 800e3aa:	4613      	mov	r3, r2
 800e3ac:	009b      	lsls	r3, r3, #2
 800e3ae:	4413      	add	r3, r2
 800e3b0:	009b      	lsls	r3, r3, #2
 800e3b2:	4403      	add	r3, r0
 800e3b4:	3308      	adds	r3, #8
 800e3b6:	6019      	str	r1, [r3, #0]
    _aTasks[n].pxStack             = _aTasks[_NumTasks - 1].pxStack;
 800e3b8:	4b1f      	ldr	r3, [pc, #124]	@ (800e438 <SYSVIEW_DeleteTask+0x170>)
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	1e5a      	subs	r2, r3, #1
 800e3be:	491f      	ldr	r1, [pc, #124]	@ (800e43c <SYSVIEW_DeleteTask+0x174>)
 800e3c0:	4613      	mov	r3, r2
 800e3c2:	009b      	lsls	r3, r3, #2
 800e3c4:	4413      	add	r3, r2
 800e3c6:	009b      	lsls	r3, r3, #2
 800e3c8:	440b      	add	r3, r1
 800e3ca:	330c      	adds	r3, #12
 800e3cc:	6819      	ldr	r1, [r3, #0]
 800e3ce:	481b      	ldr	r0, [pc, #108]	@ (800e43c <SYSVIEW_DeleteTask+0x174>)
 800e3d0:	68fa      	ldr	r2, [r7, #12]
 800e3d2:	4613      	mov	r3, r2
 800e3d4:	009b      	lsls	r3, r3, #2
 800e3d6:	4413      	add	r3, r2
 800e3d8:	009b      	lsls	r3, r3, #2
 800e3da:	4403      	add	r3, r0
 800e3dc:	330c      	adds	r3, #12
 800e3de:	6019      	str	r1, [r3, #0]
    _aTasks[n].uStackHighWaterMark = _aTasks[_NumTasks - 1].uStackHighWaterMark;
 800e3e0:	4b15      	ldr	r3, [pc, #84]	@ (800e438 <SYSVIEW_DeleteTask+0x170>)
 800e3e2:	681b      	ldr	r3, [r3, #0]
 800e3e4:	1e5a      	subs	r2, r3, #1
 800e3e6:	4915      	ldr	r1, [pc, #84]	@ (800e43c <SYSVIEW_DeleteTask+0x174>)
 800e3e8:	4613      	mov	r3, r2
 800e3ea:	009b      	lsls	r3, r3, #2
 800e3ec:	4413      	add	r3, r2
 800e3ee:	009b      	lsls	r3, r3, #2
 800e3f0:	440b      	add	r3, r1
 800e3f2:	3310      	adds	r3, #16
 800e3f4:	6819      	ldr	r1, [r3, #0]
 800e3f6:	4811      	ldr	r0, [pc, #68]	@ (800e43c <SYSVIEW_DeleteTask+0x174>)
 800e3f8:	68fa      	ldr	r2, [r7, #12]
 800e3fa:	4613      	mov	r3, r2
 800e3fc:	009b      	lsls	r3, r3, #2
 800e3fe:	4413      	add	r3, r2
 800e400:	009b      	lsls	r3, r3, #2
 800e402:	4403      	add	r3, r0
 800e404:	3310      	adds	r3, #16
 800e406:	6019      	str	r1, [r3, #0]
    memset(&_aTasks[_NumTasks - 1], 0, sizeof(_aTasks[_NumTasks - 1]));
 800e408:	4b0b      	ldr	r3, [pc, #44]	@ (800e438 <SYSVIEW_DeleteTask+0x170>)
 800e40a:	681b      	ldr	r3, [r3, #0]
 800e40c:	1e5a      	subs	r2, r3, #1
 800e40e:	4613      	mov	r3, r2
 800e410:	009b      	lsls	r3, r3, #2
 800e412:	4413      	add	r3, r2
 800e414:	009b      	lsls	r3, r3, #2
 800e416:	4a09      	ldr	r2, [pc, #36]	@ (800e43c <SYSVIEW_DeleteTask+0x174>)
 800e418:	4413      	add	r3, r2
 800e41a:	2214      	movs	r2, #20
 800e41c:	2100      	movs	r1, #0
 800e41e:	4618      	mov	r0, r3
 800e420:	f001 ffda 	bl	80103d8 <memset>
    _NumTasks--;
 800e424:	4b04      	ldr	r3, [pc, #16]	@ (800e438 <SYSVIEW_DeleteTask+0x170>)
 800e426:	681b      	ldr	r3, [r3, #0]
 800e428:	3b01      	subs	r3, #1
 800e42a:	4a03      	ldr	r2, [pc, #12]	@ (800e438 <SYSVIEW_DeleteTask+0x170>)
 800e42c:	6013      	str	r3, [r2, #0]
 800e42e:	e000      	b.n	800e432 <SYSVIEW_DeleteTask+0x16a>
    return; // Early out
 800e430:	bf00      	nop
  }
}
 800e432:	3710      	adds	r7, #16
 800e434:	46bd      	mov	sp, r7
 800e436:	bd80      	pop	{r7, pc}
 800e438:	2001d47c 	.word	0x2001d47c
 800e43c:	2001d3dc 	.word	0x2001d3dc

0800e440 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 800e440:	b580      	push	{r7, lr}
 800e442:	b08a      	sub	sp, #40	@ 0x28
 800e444:	af00      	add	r7, sp, #0
 800e446:	60f8      	str	r0, [r7, #12]
 800e448:	60b9      	str	r1, [r7, #8]
 800e44a:	607a      	str	r2, [r7, #4]
 800e44c:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 800e44e:	f107 0310 	add.w	r3, r7, #16
 800e452:	2218      	movs	r2, #24
 800e454:	2100      	movs	r1, #0
 800e456:	4618      	mov	r0, r3
 800e458:	f001 ffbe 	bl	80103d8 <memset>
  TaskInfo.TaskID     = TaskID;
 800e45c:	68fb      	ldr	r3, [r7, #12]
 800e45e:	613b      	str	r3, [r7, #16]
  TaskInfo.sName      = sName;
 800e460:	68bb      	ldr	r3, [r7, #8]
 800e462:	617b      	str	r3, [r7, #20]
  TaskInfo.Prio       = Prio;
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	61bb      	str	r3, [r7, #24]
  TaskInfo.StackBase  = StackBase;
 800e468:	683b      	ldr	r3, [r7, #0]
 800e46a:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackSize  = StackSize;
 800e46c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e46e:	623b      	str	r3, [r7, #32]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 800e470:	f107 0310 	add.w	r3, r7, #16
 800e474:	4618      	mov	r0, r3
 800e476:	f7ff f8f7 	bl	800d668 <SEGGER_SYSVIEW_SendTaskInfo>
}
 800e47a:	bf00      	nop
 800e47c:	3728      	adds	r7, #40	@ 0x28
 800e47e:	46bd      	mov	sp, r7
 800e480:	bd80      	pop	{r7, pc}

0800e482 <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 800e482:	b580      	push	{r7, lr}
 800e484:	b084      	sub	sp, #16
 800e486:	af00      	add	r7, sp, #0
 800e488:	60f8      	str	r0, [r7, #12]
 800e48a:	60b9      	str	r1, [r7, #8]
 800e48c:	607a      	str	r2, [r7, #4]
 800e48e:	603b      	str	r3, [r7, #0]
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 800e490:	683a      	ldr	r2, [r7, #0]
 800e492:	6879      	ldr	r1, [r7, #4]
 800e494:	2000      	movs	r0, #0
 800e496:	f7fe fadb 	bl	800ca50 <SEGGER_RTT_Write>
  return len;
 800e49a:	683b      	ldr	r3, [r7, #0]
}
 800e49c:	4618      	mov	r0, r3
 800e49e:	3710      	adds	r7, #16
 800e4a0:	46bd      	mov	sp, r7
 800e4a2:	bd80      	pop	{r7, pc}

0800e4a4 <atof>:
 800e4a4:	2100      	movs	r1, #0
 800e4a6:	f000 be0d 	b.w	800f0c4 <strtod>

0800e4aa <atoi>:
 800e4aa:	220a      	movs	r2, #10
 800e4ac:	2100      	movs	r1, #0
 800e4ae:	f000 be91 	b.w	800f1d4 <strtol>

0800e4b2 <sulp>:
 800e4b2:	b570      	push	{r4, r5, r6, lr}
 800e4b4:	4604      	mov	r4, r0
 800e4b6:	460d      	mov	r5, r1
 800e4b8:	ec45 4b10 	vmov	d0, r4, r5
 800e4bc:	4616      	mov	r6, r2
 800e4be:	f003 fedf 	bl	8012280 <__ulp>
 800e4c2:	ec51 0b10 	vmov	r0, r1, d0
 800e4c6:	b17e      	cbz	r6, 800e4e8 <sulp+0x36>
 800e4c8:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e4cc:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	dd09      	ble.n	800e4e8 <sulp+0x36>
 800e4d4:	051b      	lsls	r3, r3, #20
 800e4d6:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800e4da:	2400      	movs	r4, #0
 800e4dc:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800e4e0:	4622      	mov	r2, r4
 800e4e2:	462b      	mov	r3, r5
 800e4e4:	f7f2 f8d8 	bl	8000698 <__aeabi_dmul>
 800e4e8:	ec41 0b10 	vmov	d0, r0, r1
 800e4ec:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e4f0 <_strtod_l>:
 800e4f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4f4:	b09f      	sub	sp, #124	@ 0x7c
 800e4f6:	460c      	mov	r4, r1
 800e4f8:	9217      	str	r2, [sp, #92]	@ 0x5c
 800e4fa:	2200      	movs	r2, #0
 800e4fc:	921a      	str	r2, [sp, #104]	@ 0x68
 800e4fe:	9005      	str	r0, [sp, #20]
 800e500:	f04f 0a00 	mov.w	sl, #0
 800e504:	f04f 0b00 	mov.w	fp, #0
 800e508:	460a      	mov	r2, r1
 800e50a:	9219      	str	r2, [sp, #100]	@ 0x64
 800e50c:	7811      	ldrb	r1, [r2, #0]
 800e50e:	292b      	cmp	r1, #43	@ 0x2b
 800e510:	d04a      	beq.n	800e5a8 <_strtod_l+0xb8>
 800e512:	d838      	bhi.n	800e586 <_strtod_l+0x96>
 800e514:	290d      	cmp	r1, #13
 800e516:	d832      	bhi.n	800e57e <_strtod_l+0x8e>
 800e518:	2908      	cmp	r1, #8
 800e51a:	d832      	bhi.n	800e582 <_strtod_l+0x92>
 800e51c:	2900      	cmp	r1, #0
 800e51e:	d03b      	beq.n	800e598 <_strtod_l+0xa8>
 800e520:	2200      	movs	r2, #0
 800e522:	920e      	str	r2, [sp, #56]	@ 0x38
 800e524:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800e526:	782a      	ldrb	r2, [r5, #0]
 800e528:	2a30      	cmp	r2, #48	@ 0x30
 800e52a:	f040 80b2 	bne.w	800e692 <_strtod_l+0x1a2>
 800e52e:	786a      	ldrb	r2, [r5, #1]
 800e530:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e534:	2a58      	cmp	r2, #88	@ 0x58
 800e536:	d16e      	bne.n	800e616 <_strtod_l+0x126>
 800e538:	9302      	str	r3, [sp, #8]
 800e53a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e53c:	9301      	str	r3, [sp, #4]
 800e53e:	ab1a      	add	r3, sp, #104	@ 0x68
 800e540:	9300      	str	r3, [sp, #0]
 800e542:	4a8f      	ldr	r2, [pc, #572]	@ (800e780 <_strtod_l+0x290>)
 800e544:	9805      	ldr	r0, [sp, #20]
 800e546:	ab1b      	add	r3, sp, #108	@ 0x6c
 800e548:	a919      	add	r1, sp, #100	@ 0x64
 800e54a:	f002 ff93 	bl	8011474 <__gethex>
 800e54e:	f010 060f 	ands.w	r6, r0, #15
 800e552:	4604      	mov	r4, r0
 800e554:	d005      	beq.n	800e562 <_strtod_l+0x72>
 800e556:	2e06      	cmp	r6, #6
 800e558:	d128      	bne.n	800e5ac <_strtod_l+0xbc>
 800e55a:	3501      	adds	r5, #1
 800e55c:	2300      	movs	r3, #0
 800e55e:	9519      	str	r5, [sp, #100]	@ 0x64
 800e560:	930e      	str	r3, [sp, #56]	@ 0x38
 800e562:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e564:	2b00      	cmp	r3, #0
 800e566:	f040 858e 	bne.w	800f086 <_strtod_l+0xb96>
 800e56a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e56c:	b1cb      	cbz	r3, 800e5a2 <_strtod_l+0xb2>
 800e56e:	4652      	mov	r2, sl
 800e570:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800e574:	ec43 2b10 	vmov	d0, r2, r3
 800e578:	b01f      	add	sp, #124	@ 0x7c
 800e57a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e57e:	2920      	cmp	r1, #32
 800e580:	d1ce      	bne.n	800e520 <_strtod_l+0x30>
 800e582:	3201      	adds	r2, #1
 800e584:	e7c1      	b.n	800e50a <_strtod_l+0x1a>
 800e586:	292d      	cmp	r1, #45	@ 0x2d
 800e588:	d1ca      	bne.n	800e520 <_strtod_l+0x30>
 800e58a:	2101      	movs	r1, #1
 800e58c:	910e      	str	r1, [sp, #56]	@ 0x38
 800e58e:	1c51      	adds	r1, r2, #1
 800e590:	9119      	str	r1, [sp, #100]	@ 0x64
 800e592:	7852      	ldrb	r2, [r2, #1]
 800e594:	2a00      	cmp	r2, #0
 800e596:	d1c5      	bne.n	800e524 <_strtod_l+0x34>
 800e598:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e59a:	9419      	str	r4, [sp, #100]	@ 0x64
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	f040 8570 	bne.w	800f082 <_strtod_l+0xb92>
 800e5a2:	4652      	mov	r2, sl
 800e5a4:	465b      	mov	r3, fp
 800e5a6:	e7e5      	b.n	800e574 <_strtod_l+0x84>
 800e5a8:	2100      	movs	r1, #0
 800e5aa:	e7ef      	b.n	800e58c <_strtod_l+0x9c>
 800e5ac:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e5ae:	b13a      	cbz	r2, 800e5c0 <_strtod_l+0xd0>
 800e5b0:	2135      	movs	r1, #53	@ 0x35
 800e5b2:	a81c      	add	r0, sp, #112	@ 0x70
 800e5b4:	f003 ff5e 	bl	8012474 <__copybits>
 800e5b8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e5ba:	9805      	ldr	r0, [sp, #20]
 800e5bc:	f003 fb34 	bl	8011c28 <_Bfree>
 800e5c0:	3e01      	subs	r6, #1
 800e5c2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800e5c4:	2e04      	cmp	r6, #4
 800e5c6:	d806      	bhi.n	800e5d6 <_strtod_l+0xe6>
 800e5c8:	e8df f006 	tbb	[pc, r6]
 800e5cc:	201d0314 	.word	0x201d0314
 800e5d0:	14          	.byte	0x14
 800e5d1:	00          	.byte	0x00
 800e5d2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800e5d6:	05e1      	lsls	r1, r4, #23
 800e5d8:	bf48      	it	mi
 800e5da:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800e5de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e5e2:	0d1b      	lsrs	r3, r3, #20
 800e5e4:	051b      	lsls	r3, r3, #20
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	d1bb      	bne.n	800e562 <_strtod_l+0x72>
 800e5ea:	f001 ffcf 	bl	801058c <__errno>
 800e5ee:	2322      	movs	r3, #34	@ 0x22
 800e5f0:	6003      	str	r3, [r0, #0]
 800e5f2:	e7b6      	b.n	800e562 <_strtod_l+0x72>
 800e5f4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800e5f8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800e5fc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800e600:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e604:	e7e7      	b.n	800e5d6 <_strtod_l+0xe6>
 800e606:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800e788 <_strtod_l+0x298>
 800e60a:	e7e4      	b.n	800e5d6 <_strtod_l+0xe6>
 800e60c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800e610:	f04f 3aff 	mov.w	sl, #4294967295
 800e614:	e7df      	b.n	800e5d6 <_strtod_l+0xe6>
 800e616:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e618:	1c5a      	adds	r2, r3, #1
 800e61a:	9219      	str	r2, [sp, #100]	@ 0x64
 800e61c:	785b      	ldrb	r3, [r3, #1]
 800e61e:	2b30      	cmp	r3, #48	@ 0x30
 800e620:	d0f9      	beq.n	800e616 <_strtod_l+0x126>
 800e622:	2b00      	cmp	r3, #0
 800e624:	d09d      	beq.n	800e562 <_strtod_l+0x72>
 800e626:	2301      	movs	r3, #1
 800e628:	2700      	movs	r7, #0
 800e62a:	9308      	str	r3, [sp, #32]
 800e62c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e62e:	930c      	str	r3, [sp, #48]	@ 0x30
 800e630:	970b      	str	r7, [sp, #44]	@ 0x2c
 800e632:	46b9      	mov	r9, r7
 800e634:	220a      	movs	r2, #10
 800e636:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800e638:	7805      	ldrb	r5, [r0, #0]
 800e63a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800e63e:	b2d9      	uxtb	r1, r3
 800e640:	2909      	cmp	r1, #9
 800e642:	d928      	bls.n	800e696 <_strtod_l+0x1a6>
 800e644:	494f      	ldr	r1, [pc, #316]	@ (800e784 <_strtod_l+0x294>)
 800e646:	2201      	movs	r2, #1
 800e648:	f001 fece 	bl	80103e8 <strncmp>
 800e64c:	2800      	cmp	r0, #0
 800e64e:	d032      	beq.n	800e6b6 <_strtod_l+0x1c6>
 800e650:	2000      	movs	r0, #0
 800e652:	462a      	mov	r2, r5
 800e654:	900a      	str	r0, [sp, #40]	@ 0x28
 800e656:	464d      	mov	r5, r9
 800e658:	4603      	mov	r3, r0
 800e65a:	2a65      	cmp	r2, #101	@ 0x65
 800e65c:	d001      	beq.n	800e662 <_strtod_l+0x172>
 800e65e:	2a45      	cmp	r2, #69	@ 0x45
 800e660:	d114      	bne.n	800e68c <_strtod_l+0x19c>
 800e662:	b91d      	cbnz	r5, 800e66c <_strtod_l+0x17c>
 800e664:	9a08      	ldr	r2, [sp, #32]
 800e666:	4302      	orrs	r2, r0
 800e668:	d096      	beq.n	800e598 <_strtod_l+0xa8>
 800e66a:	2500      	movs	r5, #0
 800e66c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800e66e:	1c62      	adds	r2, r4, #1
 800e670:	9219      	str	r2, [sp, #100]	@ 0x64
 800e672:	7862      	ldrb	r2, [r4, #1]
 800e674:	2a2b      	cmp	r2, #43	@ 0x2b
 800e676:	d07a      	beq.n	800e76e <_strtod_l+0x27e>
 800e678:	2a2d      	cmp	r2, #45	@ 0x2d
 800e67a:	d07e      	beq.n	800e77a <_strtod_l+0x28a>
 800e67c:	f04f 0c00 	mov.w	ip, #0
 800e680:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800e684:	2909      	cmp	r1, #9
 800e686:	f240 8085 	bls.w	800e794 <_strtod_l+0x2a4>
 800e68a:	9419      	str	r4, [sp, #100]	@ 0x64
 800e68c:	f04f 0800 	mov.w	r8, #0
 800e690:	e0a5      	b.n	800e7de <_strtod_l+0x2ee>
 800e692:	2300      	movs	r3, #0
 800e694:	e7c8      	b.n	800e628 <_strtod_l+0x138>
 800e696:	f1b9 0f08 	cmp.w	r9, #8
 800e69a:	bfd8      	it	le
 800e69c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800e69e:	f100 0001 	add.w	r0, r0, #1
 800e6a2:	bfda      	itte	le
 800e6a4:	fb02 3301 	mlale	r3, r2, r1, r3
 800e6a8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800e6aa:	fb02 3707 	mlagt	r7, r2, r7, r3
 800e6ae:	f109 0901 	add.w	r9, r9, #1
 800e6b2:	9019      	str	r0, [sp, #100]	@ 0x64
 800e6b4:	e7bf      	b.n	800e636 <_strtod_l+0x146>
 800e6b6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e6b8:	1c5a      	adds	r2, r3, #1
 800e6ba:	9219      	str	r2, [sp, #100]	@ 0x64
 800e6bc:	785a      	ldrb	r2, [r3, #1]
 800e6be:	f1b9 0f00 	cmp.w	r9, #0
 800e6c2:	d03b      	beq.n	800e73c <_strtod_l+0x24c>
 800e6c4:	900a      	str	r0, [sp, #40]	@ 0x28
 800e6c6:	464d      	mov	r5, r9
 800e6c8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800e6cc:	2b09      	cmp	r3, #9
 800e6ce:	d912      	bls.n	800e6f6 <_strtod_l+0x206>
 800e6d0:	2301      	movs	r3, #1
 800e6d2:	e7c2      	b.n	800e65a <_strtod_l+0x16a>
 800e6d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e6d6:	1c5a      	adds	r2, r3, #1
 800e6d8:	9219      	str	r2, [sp, #100]	@ 0x64
 800e6da:	785a      	ldrb	r2, [r3, #1]
 800e6dc:	3001      	adds	r0, #1
 800e6de:	2a30      	cmp	r2, #48	@ 0x30
 800e6e0:	d0f8      	beq.n	800e6d4 <_strtod_l+0x1e4>
 800e6e2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800e6e6:	2b08      	cmp	r3, #8
 800e6e8:	f200 84d2 	bhi.w	800f090 <_strtod_l+0xba0>
 800e6ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e6ee:	900a      	str	r0, [sp, #40]	@ 0x28
 800e6f0:	2000      	movs	r0, #0
 800e6f2:	930c      	str	r3, [sp, #48]	@ 0x30
 800e6f4:	4605      	mov	r5, r0
 800e6f6:	3a30      	subs	r2, #48	@ 0x30
 800e6f8:	f100 0301 	add.w	r3, r0, #1
 800e6fc:	d018      	beq.n	800e730 <_strtod_l+0x240>
 800e6fe:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e700:	4419      	add	r1, r3
 800e702:	910a      	str	r1, [sp, #40]	@ 0x28
 800e704:	462e      	mov	r6, r5
 800e706:	f04f 0e0a 	mov.w	lr, #10
 800e70a:	1c71      	adds	r1, r6, #1
 800e70c:	eba1 0c05 	sub.w	ip, r1, r5
 800e710:	4563      	cmp	r3, ip
 800e712:	dc15      	bgt.n	800e740 <_strtod_l+0x250>
 800e714:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800e718:	182b      	adds	r3, r5, r0
 800e71a:	2b08      	cmp	r3, #8
 800e71c:	f105 0501 	add.w	r5, r5, #1
 800e720:	4405      	add	r5, r0
 800e722:	dc1a      	bgt.n	800e75a <_strtod_l+0x26a>
 800e724:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e726:	230a      	movs	r3, #10
 800e728:	fb03 2301 	mla	r3, r3, r1, r2
 800e72c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e72e:	2300      	movs	r3, #0
 800e730:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e732:	1c51      	adds	r1, r2, #1
 800e734:	9119      	str	r1, [sp, #100]	@ 0x64
 800e736:	7852      	ldrb	r2, [r2, #1]
 800e738:	4618      	mov	r0, r3
 800e73a:	e7c5      	b.n	800e6c8 <_strtod_l+0x1d8>
 800e73c:	4648      	mov	r0, r9
 800e73e:	e7ce      	b.n	800e6de <_strtod_l+0x1ee>
 800e740:	2e08      	cmp	r6, #8
 800e742:	dc05      	bgt.n	800e750 <_strtod_l+0x260>
 800e744:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800e746:	fb0e f606 	mul.w	r6, lr, r6
 800e74a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800e74c:	460e      	mov	r6, r1
 800e74e:	e7dc      	b.n	800e70a <_strtod_l+0x21a>
 800e750:	2910      	cmp	r1, #16
 800e752:	bfd8      	it	le
 800e754:	fb0e f707 	mulle.w	r7, lr, r7
 800e758:	e7f8      	b.n	800e74c <_strtod_l+0x25c>
 800e75a:	2b0f      	cmp	r3, #15
 800e75c:	bfdc      	itt	le
 800e75e:	230a      	movle	r3, #10
 800e760:	fb03 2707 	mlale	r7, r3, r7, r2
 800e764:	e7e3      	b.n	800e72e <_strtod_l+0x23e>
 800e766:	2300      	movs	r3, #0
 800e768:	930a      	str	r3, [sp, #40]	@ 0x28
 800e76a:	2301      	movs	r3, #1
 800e76c:	e77a      	b.n	800e664 <_strtod_l+0x174>
 800e76e:	f04f 0c00 	mov.w	ip, #0
 800e772:	1ca2      	adds	r2, r4, #2
 800e774:	9219      	str	r2, [sp, #100]	@ 0x64
 800e776:	78a2      	ldrb	r2, [r4, #2]
 800e778:	e782      	b.n	800e680 <_strtod_l+0x190>
 800e77a:	f04f 0c01 	mov.w	ip, #1
 800e77e:	e7f8      	b.n	800e772 <_strtod_l+0x282>
 800e780:	08016660 	.word	0x08016660
 800e784:	08016474 	.word	0x08016474
 800e788:	7ff00000 	.word	0x7ff00000
 800e78c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e78e:	1c51      	adds	r1, r2, #1
 800e790:	9119      	str	r1, [sp, #100]	@ 0x64
 800e792:	7852      	ldrb	r2, [r2, #1]
 800e794:	2a30      	cmp	r2, #48	@ 0x30
 800e796:	d0f9      	beq.n	800e78c <_strtod_l+0x29c>
 800e798:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800e79c:	2908      	cmp	r1, #8
 800e79e:	f63f af75 	bhi.w	800e68c <_strtod_l+0x19c>
 800e7a2:	3a30      	subs	r2, #48	@ 0x30
 800e7a4:	9209      	str	r2, [sp, #36]	@ 0x24
 800e7a6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e7a8:	920f      	str	r2, [sp, #60]	@ 0x3c
 800e7aa:	f04f 080a 	mov.w	r8, #10
 800e7ae:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e7b0:	1c56      	adds	r6, r2, #1
 800e7b2:	9619      	str	r6, [sp, #100]	@ 0x64
 800e7b4:	7852      	ldrb	r2, [r2, #1]
 800e7b6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800e7ba:	f1be 0f09 	cmp.w	lr, #9
 800e7be:	d939      	bls.n	800e834 <_strtod_l+0x344>
 800e7c0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e7c2:	1a76      	subs	r6, r6, r1
 800e7c4:	2e08      	cmp	r6, #8
 800e7c6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800e7ca:	dc03      	bgt.n	800e7d4 <_strtod_l+0x2e4>
 800e7cc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e7ce:	4588      	cmp	r8, r1
 800e7d0:	bfa8      	it	ge
 800e7d2:	4688      	movge	r8, r1
 800e7d4:	f1bc 0f00 	cmp.w	ip, #0
 800e7d8:	d001      	beq.n	800e7de <_strtod_l+0x2ee>
 800e7da:	f1c8 0800 	rsb	r8, r8, #0
 800e7de:	2d00      	cmp	r5, #0
 800e7e0:	d14e      	bne.n	800e880 <_strtod_l+0x390>
 800e7e2:	9908      	ldr	r1, [sp, #32]
 800e7e4:	4308      	orrs	r0, r1
 800e7e6:	f47f aebc 	bne.w	800e562 <_strtod_l+0x72>
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	f47f aed4 	bne.w	800e598 <_strtod_l+0xa8>
 800e7f0:	2a69      	cmp	r2, #105	@ 0x69
 800e7f2:	d028      	beq.n	800e846 <_strtod_l+0x356>
 800e7f4:	dc25      	bgt.n	800e842 <_strtod_l+0x352>
 800e7f6:	2a49      	cmp	r2, #73	@ 0x49
 800e7f8:	d025      	beq.n	800e846 <_strtod_l+0x356>
 800e7fa:	2a4e      	cmp	r2, #78	@ 0x4e
 800e7fc:	f47f aecc 	bne.w	800e598 <_strtod_l+0xa8>
 800e800:	499a      	ldr	r1, [pc, #616]	@ (800ea6c <_strtod_l+0x57c>)
 800e802:	a819      	add	r0, sp, #100	@ 0x64
 800e804:	f003 f858 	bl	80118b8 <__match>
 800e808:	2800      	cmp	r0, #0
 800e80a:	f43f aec5 	beq.w	800e598 <_strtod_l+0xa8>
 800e80e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e810:	781b      	ldrb	r3, [r3, #0]
 800e812:	2b28      	cmp	r3, #40	@ 0x28
 800e814:	d12e      	bne.n	800e874 <_strtod_l+0x384>
 800e816:	4996      	ldr	r1, [pc, #600]	@ (800ea70 <_strtod_l+0x580>)
 800e818:	aa1c      	add	r2, sp, #112	@ 0x70
 800e81a:	a819      	add	r0, sp, #100	@ 0x64
 800e81c:	f003 f860 	bl	80118e0 <__hexnan>
 800e820:	2805      	cmp	r0, #5
 800e822:	d127      	bne.n	800e874 <_strtod_l+0x384>
 800e824:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e826:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800e82a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800e82e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800e832:	e696      	b.n	800e562 <_strtod_l+0x72>
 800e834:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e836:	fb08 2101 	mla	r1, r8, r1, r2
 800e83a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800e83e:	9209      	str	r2, [sp, #36]	@ 0x24
 800e840:	e7b5      	b.n	800e7ae <_strtod_l+0x2be>
 800e842:	2a6e      	cmp	r2, #110	@ 0x6e
 800e844:	e7da      	b.n	800e7fc <_strtod_l+0x30c>
 800e846:	498b      	ldr	r1, [pc, #556]	@ (800ea74 <_strtod_l+0x584>)
 800e848:	a819      	add	r0, sp, #100	@ 0x64
 800e84a:	f003 f835 	bl	80118b8 <__match>
 800e84e:	2800      	cmp	r0, #0
 800e850:	f43f aea2 	beq.w	800e598 <_strtod_l+0xa8>
 800e854:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e856:	4988      	ldr	r1, [pc, #544]	@ (800ea78 <_strtod_l+0x588>)
 800e858:	3b01      	subs	r3, #1
 800e85a:	a819      	add	r0, sp, #100	@ 0x64
 800e85c:	9319      	str	r3, [sp, #100]	@ 0x64
 800e85e:	f003 f82b 	bl	80118b8 <__match>
 800e862:	b910      	cbnz	r0, 800e86a <_strtod_l+0x37a>
 800e864:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e866:	3301      	adds	r3, #1
 800e868:	9319      	str	r3, [sp, #100]	@ 0x64
 800e86a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800ea88 <_strtod_l+0x598>
 800e86e:	f04f 0a00 	mov.w	sl, #0
 800e872:	e676      	b.n	800e562 <_strtod_l+0x72>
 800e874:	4881      	ldr	r0, [pc, #516]	@ (800ea7c <_strtod_l+0x58c>)
 800e876:	f001 fec7 	bl	8010608 <nan>
 800e87a:	ec5b ab10 	vmov	sl, fp, d0
 800e87e:	e670      	b.n	800e562 <_strtod_l+0x72>
 800e880:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e882:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800e884:	eba8 0303 	sub.w	r3, r8, r3
 800e888:	f1b9 0f00 	cmp.w	r9, #0
 800e88c:	bf08      	it	eq
 800e88e:	46a9      	moveq	r9, r5
 800e890:	2d10      	cmp	r5, #16
 800e892:	9309      	str	r3, [sp, #36]	@ 0x24
 800e894:	462c      	mov	r4, r5
 800e896:	bfa8      	it	ge
 800e898:	2410      	movge	r4, #16
 800e89a:	f7f1 fe83 	bl	80005a4 <__aeabi_ui2d>
 800e89e:	2d09      	cmp	r5, #9
 800e8a0:	4682      	mov	sl, r0
 800e8a2:	468b      	mov	fp, r1
 800e8a4:	dc13      	bgt.n	800e8ce <_strtod_l+0x3de>
 800e8a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	f43f ae5a 	beq.w	800e562 <_strtod_l+0x72>
 800e8ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8b0:	dd78      	ble.n	800e9a4 <_strtod_l+0x4b4>
 800e8b2:	2b16      	cmp	r3, #22
 800e8b4:	dc5f      	bgt.n	800e976 <_strtod_l+0x486>
 800e8b6:	4972      	ldr	r1, [pc, #456]	@ (800ea80 <_strtod_l+0x590>)
 800e8b8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e8bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e8c0:	4652      	mov	r2, sl
 800e8c2:	465b      	mov	r3, fp
 800e8c4:	f7f1 fee8 	bl	8000698 <__aeabi_dmul>
 800e8c8:	4682      	mov	sl, r0
 800e8ca:	468b      	mov	fp, r1
 800e8cc:	e649      	b.n	800e562 <_strtod_l+0x72>
 800e8ce:	4b6c      	ldr	r3, [pc, #432]	@ (800ea80 <_strtod_l+0x590>)
 800e8d0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e8d4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800e8d8:	f7f1 fede 	bl	8000698 <__aeabi_dmul>
 800e8dc:	4682      	mov	sl, r0
 800e8de:	4638      	mov	r0, r7
 800e8e0:	468b      	mov	fp, r1
 800e8e2:	f7f1 fe5f 	bl	80005a4 <__aeabi_ui2d>
 800e8e6:	4602      	mov	r2, r0
 800e8e8:	460b      	mov	r3, r1
 800e8ea:	4650      	mov	r0, sl
 800e8ec:	4659      	mov	r1, fp
 800e8ee:	f7f1 fd1d 	bl	800032c <__adddf3>
 800e8f2:	2d0f      	cmp	r5, #15
 800e8f4:	4682      	mov	sl, r0
 800e8f6:	468b      	mov	fp, r1
 800e8f8:	ddd5      	ble.n	800e8a6 <_strtod_l+0x3b6>
 800e8fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8fc:	1b2c      	subs	r4, r5, r4
 800e8fe:	441c      	add	r4, r3
 800e900:	2c00      	cmp	r4, #0
 800e902:	f340 8093 	ble.w	800ea2c <_strtod_l+0x53c>
 800e906:	f014 030f 	ands.w	r3, r4, #15
 800e90a:	d00a      	beq.n	800e922 <_strtod_l+0x432>
 800e90c:	495c      	ldr	r1, [pc, #368]	@ (800ea80 <_strtod_l+0x590>)
 800e90e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e912:	4652      	mov	r2, sl
 800e914:	465b      	mov	r3, fp
 800e916:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e91a:	f7f1 febd 	bl	8000698 <__aeabi_dmul>
 800e91e:	4682      	mov	sl, r0
 800e920:	468b      	mov	fp, r1
 800e922:	f034 040f 	bics.w	r4, r4, #15
 800e926:	d073      	beq.n	800ea10 <_strtod_l+0x520>
 800e928:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800e92c:	dd49      	ble.n	800e9c2 <_strtod_l+0x4d2>
 800e92e:	2400      	movs	r4, #0
 800e930:	46a0      	mov	r8, r4
 800e932:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e934:	46a1      	mov	r9, r4
 800e936:	9a05      	ldr	r2, [sp, #20]
 800e938:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800ea88 <_strtod_l+0x598>
 800e93c:	2322      	movs	r3, #34	@ 0x22
 800e93e:	6013      	str	r3, [r2, #0]
 800e940:	f04f 0a00 	mov.w	sl, #0
 800e944:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e946:	2b00      	cmp	r3, #0
 800e948:	f43f ae0b 	beq.w	800e562 <_strtod_l+0x72>
 800e94c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e94e:	9805      	ldr	r0, [sp, #20]
 800e950:	f003 f96a 	bl	8011c28 <_Bfree>
 800e954:	9805      	ldr	r0, [sp, #20]
 800e956:	4649      	mov	r1, r9
 800e958:	f003 f966 	bl	8011c28 <_Bfree>
 800e95c:	9805      	ldr	r0, [sp, #20]
 800e95e:	4641      	mov	r1, r8
 800e960:	f003 f962 	bl	8011c28 <_Bfree>
 800e964:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e966:	9805      	ldr	r0, [sp, #20]
 800e968:	f003 f95e 	bl	8011c28 <_Bfree>
 800e96c:	9805      	ldr	r0, [sp, #20]
 800e96e:	4621      	mov	r1, r4
 800e970:	f003 f95a 	bl	8011c28 <_Bfree>
 800e974:	e5f5      	b.n	800e562 <_strtod_l+0x72>
 800e976:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e978:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800e97c:	4293      	cmp	r3, r2
 800e97e:	dbbc      	blt.n	800e8fa <_strtod_l+0x40a>
 800e980:	4c3f      	ldr	r4, [pc, #252]	@ (800ea80 <_strtod_l+0x590>)
 800e982:	f1c5 050f 	rsb	r5, r5, #15
 800e986:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e98a:	4652      	mov	r2, sl
 800e98c:	465b      	mov	r3, fp
 800e98e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e992:	f7f1 fe81 	bl	8000698 <__aeabi_dmul>
 800e996:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e998:	1b5d      	subs	r5, r3, r5
 800e99a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e99e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e9a2:	e78f      	b.n	800e8c4 <_strtod_l+0x3d4>
 800e9a4:	3316      	adds	r3, #22
 800e9a6:	dba8      	blt.n	800e8fa <_strtod_l+0x40a>
 800e9a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e9aa:	eba3 0808 	sub.w	r8, r3, r8
 800e9ae:	4b34      	ldr	r3, [pc, #208]	@ (800ea80 <_strtod_l+0x590>)
 800e9b0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800e9b4:	e9d8 2300 	ldrd	r2, r3, [r8]
 800e9b8:	4650      	mov	r0, sl
 800e9ba:	4659      	mov	r1, fp
 800e9bc:	f7f1 ff96 	bl	80008ec <__aeabi_ddiv>
 800e9c0:	e782      	b.n	800e8c8 <_strtod_l+0x3d8>
 800e9c2:	2300      	movs	r3, #0
 800e9c4:	4f2f      	ldr	r7, [pc, #188]	@ (800ea84 <_strtod_l+0x594>)
 800e9c6:	1124      	asrs	r4, r4, #4
 800e9c8:	4650      	mov	r0, sl
 800e9ca:	4659      	mov	r1, fp
 800e9cc:	461e      	mov	r6, r3
 800e9ce:	2c01      	cmp	r4, #1
 800e9d0:	dc21      	bgt.n	800ea16 <_strtod_l+0x526>
 800e9d2:	b10b      	cbz	r3, 800e9d8 <_strtod_l+0x4e8>
 800e9d4:	4682      	mov	sl, r0
 800e9d6:	468b      	mov	fp, r1
 800e9d8:	492a      	ldr	r1, [pc, #168]	@ (800ea84 <_strtod_l+0x594>)
 800e9da:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800e9de:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800e9e2:	4652      	mov	r2, sl
 800e9e4:	465b      	mov	r3, fp
 800e9e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e9ea:	f7f1 fe55 	bl	8000698 <__aeabi_dmul>
 800e9ee:	4b26      	ldr	r3, [pc, #152]	@ (800ea88 <_strtod_l+0x598>)
 800e9f0:	460a      	mov	r2, r1
 800e9f2:	400b      	ands	r3, r1
 800e9f4:	4925      	ldr	r1, [pc, #148]	@ (800ea8c <_strtod_l+0x59c>)
 800e9f6:	428b      	cmp	r3, r1
 800e9f8:	4682      	mov	sl, r0
 800e9fa:	d898      	bhi.n	800e92e <_strtod_l+0x43e>
 800e9fc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800ea00:	428b      	cmp	r3, r1
 800ea02:	bf86      	itte	hi
 800ea04:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800ea90 <_strtod_l+0x5a0>
 800ea08:	f04f 3aff 	movhi.w	sl, #4294967295
 800ea0c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800ea10:	2300      	movs	r3, #0
 800ea12:	9308      	str	r3, [sp, #32]
 800ea14:	e076      	b.n	800eb04 <_strtod_l+0x614>
 800ea16:	07e2      	lsls	r2, r4, #31
 800ea18:	d504      	bpl.n	800ea24 <_strtod_l+0x534>
 800ea1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ea1e:	f7f1 fe3b 	bl	8000698 <__aeabi_dmul>
 800ea22:	2301      	movs	r3, #1
 800ea24:	3601      	adds	r6, #1
 800ea26:	1064      	asrs	r4, r4, #1
 800ea28:	3708      	adds	r7, #8
 800ea2a:	e7d0      	b.n	800e9ce <_strtod_l+0x4de>
 800ea2c:	d0f0      	beq.n	800ea10 <_strtod_l+0x520>
 800ea2e:	4264      	negs	r4, r4
 800ea30:	f014 020f 	ands.w	r2, r4, #15
 800ea34:	d00a      	beq.n	800ea4c <_strtod_l+0x55c>
 800ea36:	4b12      	ldr	r3, [pc, #72]	@ (800ea80 <_strtod_l+0x590>)
 800ea38:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ea3c:	4650      	mov	r0, sl
 800ea3e:	4659      	mov	r1, fp
 800ea40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea44:	f7f1 ff52 	bl	80008ec <__aeabi_ddiv>
 800ea48:	4682      	mov	sl, r0
 800ea4a:	468b      	mov	fp, r1
 800ea4c:	1124      	asrs	r4, r4, #4
 800ea4e:	d0df      	beq.n	800ea10 <_strtod_l+0x520>
 800ea50:	2c1f      	cmp	r4, #31
 800ea52:	dd1f      	ble.n	800ea94 <_strtod_l+0x5a4>
 800ea54:	2400      	movs	r4, #0
 800ea56:	46a0      	mov	r8, r4
 800ea58:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ea5a:	46a1      	mov	r9, r4
 800ea5c:	9a05      	ldr	r2, [sp, #20]
 800ea5e:	2322      	movs	r3, #34	@ 0x22
 800ea60:	f04f 0a00 	mov.w	sl, #0
 800ea64:	f04f 0b00 	mov.w	fp, #0
 800ea68:	6013      	str	r3, [r2, #0]
 800ea6a:	e76b      	b.n	800e944 <_strtod_l+0x454>
 800ea6c:	08016483 	.word	0x08016483
 800ea70:	0801664c 	.word	0x0801664c
 800ea74:	0801647b 	.word	0x0801647b
 800ea78:	080164f6 	.word	0x080164f6
 800ea7c:	080164f2 	.word	0x080164f2
 800ea80:	080167d8 	.word	0x080167d8
 800ea84:	080167b0 	.word	0x080167b0
 800ea88:	7ff00000 	.word	0x7ff00000
 800ea8c:	7ca00000 	.word	0x7ca00000
 800ea90:	7fefffff 	.word	0x7fefffff
 800ea94:	f014 0310 	ands.w	r3, r4, #16
 800ea98:	bf18      	it	ne
 800ea9a:	236a      	movne	r3, #106	@ 0x6a
 800ea9c:	4ea9      	ldr	r6, [pc, #676]	@ (800ed44 <_strtod_l+0x854>)
 800ea9e:	9308      	str	r3, [sp, #32]
 800eaa0:	4650      	mov	r0, sl
 800eaa2:	4659      	mov	r1, fp
 800eaa4:	2300      	movs	r3, #0
 800eaa6:	07e7      	lsls	r7, r4, #31
 800eaa8:	d504      	bpl.n	800eab4 <_strtod_l+0x5c4>
 800eaaa:	e9d6 2300 	ldrd	r2, r3, [r6]
 800eaae:	f7f1 fdf3 	bl	8000698 <__aeabi_dmul>
 800eab2:	2301      	movs	r3, #1
 800eab4:	1064      	asrs	r4, r4, #1
 800eab6:	f106 0608 	add.w	r6, r6, #8
 800eaba:	d1f4      	bne.n	800eaa6 <_strtod_l+0x5b6>
 800eabc:	b10b      	cbz	r3, 800eac2 <_strtod_l+0x5d2>
 800eabe:	4682      	mov	sl, r0
 800eac0:	468b      	mov	fp, r1
 800eac2:	9b08      	ldr	r3, [sp, #32]
 800eac4:	b1b3      	cbz	r3, 800eaf4 <_strtod_l+0x604>
 800eac6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800eaca:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800eace:	2b00      	cmp	r3, #0
 800ead0:	4659      	mov	r1, fp
 800ead2:	dd0f      	ble.n	800eaf4 <_strtod_l+0x604>
 800ead4:	2b1f      	cmp	r3, #31
 800ead6:	dd56      	ble.n	800eb86 <_strtod_l+0x696>
 800ead8:	2b34      	cmp	r3, #52	@ 0x34
 800eada:	bfde      	ittt	le
 800eadc:	f04f 33ff 	movle.w	r3, #4294967295
 800eae0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800eae4:	4093      	lslle	r3, r2
 800eae6:	f04f 0a00 	mov.w	sl, #0
 800eaea:	bfcc      	ite	gt
 800eaec:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800eaf0:	ea03 0b01 	andle.w	fp, r3, r1
 800eaf4:	2200      	movs	r2, #0
 800eaf6:	2300      	movs	r3, #0
 800eaf8:	4650      	mov	r0, sl
 800eafa:	4659      	mov	r1, fp
 800eafc:	f7f2 f834 	bl	8000b68 <__aeabi_dcmpeq>
 800eb00:	2800      	cmp	r0, #0
 800eb02:	d1a7      	bne.n	800ea54 <_strtod_l+0x564>
 800eb04:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eb06:	9300      	str	r3, [sp, #0]
 800eb08:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800eb0a:	9805      	ldr	r0, [sp, #20]
 800eb0c:	462b      	mov	r3, r5
 800eb0e:	464a      	mov	r2, r9
 800eb10:	f003 f8f2 	bl	8011cf8 <__s2b>
 800eb14:	900b      	str	r0, [sp, #44]	@ 0x2c
 800eb16:	2800      	cmp	r0, #0
 800eb18:	f43f af09 	beq.w	800e92e <_strtod_l+0x43e>
 800eb1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eb1e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eb20:	2a00      	cmp	r2, #0
 800eb22:	eba3 0308 	sub.w	r3, r3, r8
 800eb26:	bfa8      	it	ge
 800eb28:	2300      	movge	r3, #0
 800eb2a:	9312      	str	r3, [sp, #72]	@ 0x48
 800eb2c:	2400      	movs	r4, #0
 800eb2e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800eb32:	9316      	str	r3, [sp, #88]	@ 0x58
 800eb34:	46a0      	mov	r8, r4
 800eb36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eb38:	9805      	ldr	r0, [sp, #20]
 800eb3a:	6859      	ldr	r1, [r3, #4]
 800eb3c:	f003 f834 	bl	8011ba8 <_Balloc>
 800eb40:	4681      	mov	r9, r0
 800eb42:	2800      	cmp	r0, #0
 800eb44:	f43f aef7 	beq.w	800e936 <_strtod_l+0x446>
 800eb48:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eb4a:	691a      	ldr	r2, [r3, #16]
 800eb4c:	3202      	adds	r2, #2
 800eb4e:	f103 010c 	add.w	r1, r3, #12
 800eb52:	0092      	lsls	r2, r2, #2
 800eb54:	300c      	adds	r0, #12
 800eb56:	f001 fd46 	bl	80105e6 <memcpy>
 800eb5a:	ec4b ab10 	vmov	d0, sl, fp
 800eb5e:	9805      	ldr	r0, [sp, #20]
 800eb60:	aa1c      	add	r2, sp, #112	@ 0x70
 800eb62:	a91b      	add	r1, sp, #108	@ 0x6c
 800eb64:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800eb68:	f003 fbfa 	bl	8012360 <__d2b>
 800eb6c:	901a      	str	r0, [sp, #104]	@ 0x68
 800eb6e:	2800      	cmp	r0, #0
 800eb70:	f43f aee1 	beq.w	800e936 <_strtod_l+0x446>
 800eb74:	9805      	ldr	r0, [sp, #20]
 800eb76:	2101      	movs	r1, #1
 800eb78:	f003 f954 	bl	8011e24 <__i2b>
 800eb7c:	4680      	mov	r8, r0
 800eb7e:	b948      	cbnz	r0, 800eb94 <_strtod_l+0x6a4>
 800eb80:	f04f 0800 	mov.w	r8, #0
 800eb84:	e6d7      	b.n	800e936 <_strtod_l+0x446>
 800eb86:	f04f 32ff 	mov.w	r2, #4294967295
 800eb8a:	fa02 f303 	lsl.w	r3, r2, r3
 800eb8e:	ea03 0a0a 	and.w	sl, r3, sl
 800eb92:	e7af      	b.n	800eaf4 <_strtod_l+0x604>
 800eb94:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800eb96:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800eb98:	2d00      	cmp	r5, #0
 800eb9a:	bfab      	itete	ge
 800eb9c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800eb9e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800eba0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800eba2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800eba4:	bfac      	ite	ge
 800eba6:	18ef      	addge	r7, r5, r3
 800eba8:	1b5e      	sublt	r6, r3, r5
 800ebaa:	9b08      	ldr	r3, [sp, #32]
 800ebac:	1aed      	subs	r5, r5, r3
 800ebae:	4415      	add	r5, r2
 800ebb0:	4b65      	ldr	r3, [pc, #404]	@ (800ed48 <_strtod_l+0x858>)
 800ebb2:	3d01      	subs	r5, #1
 800ebb4:	429d      	cmp	r5, r3
 800ebb6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ebba:	da50      	bge.n	800ec5e <_strtod_l+0x76e>
 800ebbc:	1b5b      	subs	r3, r3, r5
 800ebbe:	2b1f      	cmp	r3, #31
 800ebc0:	eba2 0203 	sub.w	r2, r2, r3
 800ebc4:	f04f 0101 	mov.w	r1, #1
 800ebc8:	dc3d      	bgt.n	800ec46 <_strtod_l+0x756>
 800ebca:	fa01 f303 	lsl.w	r3, r1, r3
 800ebce:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ebd0:	2300      	movs	r3, #0
 800ebd2:	9310      	str	r3, [sp, #64]	@ 0x40
 800ebd4:	18bd      	adds	r5, r7, r2
 800ebd6:	9b08      	ldr	r3, [sp, #32]
 800ebd8:	42af      	cmp	r7, r5
 800ebda:	4416      	add	r6, r2
 800ebdc:	441e      	add	r6, r3
 800ebde:	463b      	mov	r3, r7
 800ebe0:	bfa8      	it	ge
 800ebe2:	462b      	movge	r3, r5
 800ebe4:	42b3      	cmp	r3, r6
 800ebe6:	bfa8      	it	ge
 800ebe8:	4633      	movge	r3, r6
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	bfc2      	ittt	gt
 800ebee:	1aed      	subgt	r5, r5, r3
 800ebf0:	1af6      	subgt	r6, r6, r3
 800ebf2:	1aff      	subgt	r7, r7, r3
 800ebf4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	dd16      	ble.n	800ec28 <_strtod_l+0x738>
 800ebfa:	4641      	mov	r1, r8
 800ebfc:	9805      	ldr	r0, [sp, #20]
 800ebfe:	461a      	mov	r2, r3
 800ec00:	f003 f9c8 	bl	8011f94 <__pow5mult>
 800ec04:	4680      	mov	r8, r0
 800ec06:	2800      	cmp	r0, #0
 800ec08:	d0ba      	beq.n	800eb80 <_strtod_l+0x690>
 800ec0a:	4601      	mov	r1, r0
 800ec0c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ec0e:	9805      	ldr	r0, [sp, #20]
 800ec10:	f003 f91e 	bl	8011e50 <__multiply>
 800ec14:	900a      	str	r0, [sp, #40]	@ 0x28
 800ec16:	2800      	cmp	r0, #0
 800ec18:	f43f ae8d 	beq.w	800e936 <_strtod_l+0x446>
 800ec1c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ec1e:	9805      	ldr	r0, [sp, #20]
 800ec20:	f003 f802 	bl	8011c28 <_Bfree>
 800ec24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ec26:	931a      	str	r3, [sp, #104]	@ 0x68
 800ec28:	2d00      	cmp	r5, #0
 800ec2a:	dc1d      	bgt.n	800ec68 <_strtod_l+0x778>
 800ec2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ec2e:	2b00      	cmp	r3, #0
 800ec30:	dd23      	ble.n	800ec7a <_strtod_l+0x78a>
 800ec32:	4649      	mov	r1, r9
 800ec34:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ec36:	9805      	ldr	r0, [sp, #20]
 800ec38:	f003 f9ac 	bl	8011f94 <__pow5mult>
 800ec3c:	4681      	mov	r9, r0
 800ec3e:	b9e0      	cbnz	r0, 800ec7a <_strtod_l+0x78a>
 800ec40:	f04f 0900 	mov.w	r9, #0
 800ec44:	e677      	b.n	800e936 <_strtod_l+0x446>
 800ec46:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ec4a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ec4e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ec52:	35e2      	adds	r5, #226	@ 0xe2
 800ec54:	fa01 f305 	lsl.w	r3, r1, r5
 800ec58:	9310      	str	r3, [sp, #64]	@ 0x40
 800ec5a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ec5c:	e7ba      	b.n	800ebd4 <_strtod_l+0x6e4>
 800ec5e:	2300      	movs	r3, #0
 800ec60:	9310      	str	r3, [sp, #64]	@ 0x40
 800ec62:	2301      	movs	r3, #1
 800ec64:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ec66:	e7b5      	b.n	800ebd4 <_strtod_l+0x6e4>
 800ec68:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ec6a:	9805      	ldr	r0, [sp, #20]
 800ec6c:	462a      	mov	r2, r5
 800ec6e:	f003 f9eb 	bl	8012048 <__lshift>
 800ec72:	901a      	str	r0, [sp, #104]	@ 0x68
 800ec74:	2800      	cmp	r0, #0
 800ec76:	d1d9      	bne.n	800ec2c <_strtod_l+0x73c>
 800ec78:	e65d      	b.n	800e936 <_strtod_l+0x446>
 800ec7a:	2e00      	cmp	r6, #0
 800ec7c:	dd07      	ble.n	800ec8e <_strtod_l+0x79e>
 800ec7e:	4649      	mov	r1, r9
 800ec80:	9805      	ldr	r0, [sp, #20]
 800ec82:	4632      	mov	r2, r6
 800ec84:	f003 f9e0 	bl	8012048 <__lshift>
 800ec88:	4681      	mov	r9, r0
 800ec8a:	2800      	cmp	r0, #0
 800ec8c:	d0d8      	beq.n	800ec40 <_strtod_l+0x750>
 800ec8e:	2f00      	cmp	r7, #0
 800ec90:	dd08      	ble.n	800eca4 <_strtod_l+0x7b4>
 800ec92:	4641      	mov	r1, r8
 800ec94:	9805      	ldr	r0, [sp, #20]
 800ec96:	463a      	mov	r2, r7
 800ec98:	f003 f9d6 	bl	8012048 <__lshift>
 800ec9c:	4680      	mov	r8, r0
 800ec9e:	2800      	cmp	r0, #0
 800eca0:	f43f ae49 	beq.w	800e936 <_strtod_l+0x446>
 800eca4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800eca6:	9805      	ldr	r0, [sp, #20]
 800eca8:	464a      	mov	r2, r9
 800ecaa:	f003 fa55 	bl	8012158 <__mdiff>
 800ecae:	4604      	mov	r4, r0
 800ecb0:	2800      	cmp	r0, #0
 800ecb2:	f43f ae40 	beq.w	800e936 <_strtod_l+0x446>
 800ecb6:	68c3      	ldr	r3, [r0, #12]
 800ecb8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ecba:	2300      	movs	r3, #0
 800ecbc:	60c3      	str	r3, [r0, #12]
 800ecbe:	4641      	mov	r1, r8
 800ecc0:	f003 fa2e 	bl	8012120 <__mcmp>
 800ecc4:	2800      	cmp	r0, #0
 800ecc6:	da45      	bge.n	800ed54 <_strtod_l+0x864>
 800ecc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ecca:	ea53 030a 	orrs.w	r3, r3, sl
 800ecce:	d16b      	bne.n	800eda8 <_strtod_l+0x8b8>
 800ecd0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ecd4:	2b00      	cmp	r3, #0
 800ecd6:	d167      	bne.n	800eda8 <_strtod_l+0x8b8>
 800ecd8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ecdc:	0d1b      	lsrs	r3, r3, #20
 800ecde:	051b      	lsls	r3, r3, #20
 800ece0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ece4:	d960      	bls.n	800eda8 <_strtod_l+0x8b8>
 800ece6:	6963      	ldr	r3, [r4, #20]
 800ece8:	b913      	cbnz	r3, 800ecf0 <_strtod_l+0x800>
 800ecea:	6923      	ldr	r3, [r4, #16]
 800ecec:	2b01      	cmp	r3, #1
 800ecee:	dd5b      	ble.n	800eda8 <_strtod_l+0x8b8>
 800ecf0:	4621      	mov	r1, r4
 800ecf2:	2201      	movs	r2, #1
 800ecf4:	9805      	ldr	r0, [sp, #20]
 800ecf6:	f003 f9a7 	bl	8012048 <__lshift>
 800ecfa:	4641      	mov	r1, r8
 800ecfc:	4604      	mov	r4, r0
 800ecfe:	f003 fa0f 	bl	8012120 <__mcmp>
 800ed02:	2800      	cmp	r0, #0
 800ed04:	dd50      	ble.n	800eda8 <_strtod_l+0x8b8>
 800ed06:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ed0a:	9a08      	ldr	r2, [sp, #32]
 800ed0c:	0d1b      	lsrs	r3, r3, #20
 800ed0e:	051b      	lsls	r3, r3, #20
 800ed10:	2a00      	cmp	r2, #0
 800ed12:	d06a      	beq.n	800edea <_strtod_l+0x8fa>
 800ed14:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ed18:	d867      	bhi.n	800edea <_strtod_l+0x8fa>
 800ed1a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ed1e:	f67f ae9d 	bls.w	800ea5c <_strtod_l+0x56c>
 800ed22:	4b0a      	ldr	r3, [pc, #40]	@ (800ed4c <_strtod_l+0x85c>)
 800ed24:	4650      	mov	r0, sl
 800ed26:	4659      	mov	r1, fp
 800ed28:	2200      	movs	r2, #0
 800ed2a:	f7f1 fcb5 	bl	8000698 <__aeabi_dmul>
 800ed2e:	4b08      	ldr	r3, [pc, #32]	@ (800ed50 <_strtod_l+0x860>)
 800ed30:	400b      	ands	r3, r1
 800ed32:	4682      	mov	sl, r0
 800ed34:	468b      	mov	fp, r1
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	f47f ae08 	bne.w	800e94c <_strtod_l+0x45c>
 800ed3c:	9a05      	ldr	r2, [sp, #20]
 800ed3e:	2322      	movs	r3, #34	@ 0x22
 800ed40:	6013      	str	r3, [r2, #0]
 800ed42:	e603      	b.n	800e94c <_strtod_l+0x45c>
 800ed44:	08016678 	.word	0x08016678
 800ed48:	fffffc02 	.word	0xfffffc02
 800ed4c:	39500000 	.word	0x39500000
 800ed50:	7ff00000 	.word	0x7ff00000
 800ed54:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ed58:	d165      	bne.n	800ee26 <_strtod_l+0x936>
 800ed5a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ed5c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ed60:	b35a      	cbz	r2, 800edba <_strtod_l+0x8ca>
 800ed62:	4a9f      	ldr	r2, [pc, #636]	@ (800efe0 <_strtod_l+0xaf0>)
 800ed64:	4293      	cmp	r3, r2
 800ed66:	d12b      	bne.n	800edc0 <_strtod_l+0x8d0>
 800ed68:	9b08      	ldr	r3, [sp, #32]
 800ed6a:	4651      	mov	r1, sl
 800ed6c:	b303      	cbz	r3, 800edb0 <_strtod_l+0x8c0>
 800ed6e:	4b9d      	ldr	r3, [pc, #628]	@ (800efe4 <_strtod_l+0xaf4>)
 800ed70:	465a      	mov	r2, fp
 800ed72:	4013      	ands	r3, r2
 800ed74:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ed78:	f04f 32ff 	mov.w	r2, #4294967295
 800ed7c:	d81b      	bhi.n	800edb6 <_strtod_l+0x8c6>
 800ed7e:	0d1b      	lsrs	r3, r3, #20
 800ed80:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ed84:	fa02 f303 	lsl.w	r3, r2, r3
 800ed88:	4299      	cmp	r1, r3
 800ed8a:	d119      	bne.n	800edc0 <_strtod_l+0x8d0>
 800ed8c:	4b96      	ldr	r3, [pc, #600]	@ (800efe8 <_strtod_l+0xaf8>)
 800ed8e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ed90:	429a      	cmp	r2, r3
 800ed92:	d102      	bne.n	800ed9a <_strtod_l+0x8aa>
 800ed94:	3101      	adds	r1, #1
 800ed96:	f43f adce 	beq.w	800e936 <_strtod_l+0x446>
 800ed9a:	4b92      	ldr	r3, [pc, #584]	@ (800efe4 <_strtod_l+0xaf4>)
 800ed9c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ed9e:	401a      	ands	r2, r3
 800eda0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800eda4:	f04f 0a00 	mov.w	sl, #0
 800eda8:	9b08      	ldr	r3, [sp, #32]
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d1b9      	bne.n	800ed22 <_strtod_l+0x832>
 800edae:	e5cd      	b.n	800e94c <_strtod_l+0x45c>
 800edb0:	f04f 33ff 	mov.w	r3, #4294967295
 800edb4:	e7e8      	b.n	800ed88 <_strtod_l+0x898>
 800edb6:	4613      	mov	r3, r2
 800edb8:	e7e6      	b.n	800ed88 <_strtod_l+0x898>
 800edba:	ea53 030a 	orrs.w	r3, r3, sl
 800edbe:	d0a2      	beq.n	800ed06 <_strtod_l+0x816>
 800edc0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800edc2:	b1db      	cbz	r3, 800edfc <_strtod_l+0x90c>
 800edc4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800edc6:	4213      	tst	r3, r2
 800edc8:	d0ee      	beq.n	800eda8 <_strtod_l+0x8b8>
 800edca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800edcc:	9a08      	ldr	r2, [sp, #32]
 800edce:	4650      	mov	r0, sl
 800edd0:	4659      	mov	r1, fp
 800edd2:	b1bb      	cbz	r3, 800ee04 <_strtod_l+0x914>
 800edd4:	f7ff fb6d 	bl	800e4b2 <sulp>
 800edd8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800eddc:	ec53 2b10 	vmov	r2, r3, d0
 800ede0:	f7f1 faa4 	bl	800032c <__adddf3>
 800ede4:	4682      	mov	sl, r0
 800ede6:	468b      	mov	fp, r1
 800ede8:	e7de      	b.n	800eda8 <_strtod_l+0x8b8>
 800edea:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800edee:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800edf2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800edf6:	f04f 3aff 	mov.w	sl, #4294967295
 800edfa:	e7d5      	b.n	800eda8 <_strtod_l+0x8b8>
 800edfc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800edfe:	ea13 0f0a 	tst.w	r3, sl
 800ee02:	e7e1      	b.n	800edc8 <_strtod_l+0x8d8>
 800ee04:	f7ff fb55 	bl	800e4b2 <sulp>
 800ee08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ee0c:	ec53 2b10 	vmov	r2, r3, d0
 800ee10:	f7f1 fa8a 	bl	8000328 <__aeabi_dsub>
 800ee14:	2200      	movs	r2, #0
 800ee16:	2300      	movs	r3, #0
 800ee18:	4682      	mov	sl, r0
 800ee1a:	468b      	mov	fp, r1
 800ee1c:	f7f1 fea4 	bl	8000b68 <__aeabi_dcmpeq>
 800ee20:	2800      	cmp	r0, #0
 800ee22:	d0c1      	beq.n	800eda8 <_strtod_l+0x8b8>
 800ee24:	e61a      	b.n	800ea5c <_strtod_l+0x56c>
 800ee26:	4641      	mov	r1, r8
 800ee28:	4620      	mov	r0, r4
 800ee2a:	f003 faf1 	bl	8012410 <__ratio>
 800ee2e:	ec57 6b10 	vmov	r6, r7, d0
 800ee32:	2200      	movs	r2, #0
 800ee34:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ee38:	4630      	mov	r0, r6
 800ee3a:	4639      	mov	r1, r7
 800ee3c:	f7f1 fea8 	bl	8000b90 <__aeabi_dcmple>
 800ee40:	2800      	cmp	r0, #0
 800ee42:	d06f      	beq.n	800ef24 <_strtod_l+0xa34>
 800ee44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	d17a      	bne.n	800ef40 <_strtod_l+0xa50>
 800ee4a:	f1ba 0f00 	cmp.w	sl, #0
 800ee4e:	d158      	bne.n	800ef02 <_strtod_l+0xa12>
 800ee50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee52:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	d15a      	bne.n	800ef10 <_strtod_l+0xa20>
 800ee5a:	4b64      	ldr	r3, [pc, #400]	@ (800efec <_strtod_l+0xafc>)
 800ee5c:	2200      	movs	r2, #0
 800ee5e:	4630      	mov	r0, r6
 800ee60:	4639      	mov	r1, r7
 800ee62:	f7f1 fe8b 	bl	8000b7c <__aeabi_dcmplt>
 800ee66:	2800      	cmp	r0, #0
 800ee68:	d159      	bne.n	800ef1e <_strtod_l+0xa2e>
 800ee6a:	4630      	mov	r0, r6
 800ee6c:	4639      	mov	r1, r7
 800ee6e:	4b60      	ldr	r3, [pc, #384]	@ (800eff0 <_strtod_l+0xb00>)
 800ee70:	2200      	movs	r2, #0
 800ee72:	f7f1 fc11 	bl	8000698 <__aeabi_dmul>
 800ee76:	4606      	mov	r6, r0
 800ee78:	460f      	mov	r7, r1
 800ee7a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800ee7e:	9606      	str	r6, [sp, #24]
 800ee80:	9307      	str	r3, [sp, #28]
 800ee82:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ee86:	4d57      	ldr	r5, [pc, #348]	@ (800efe4 <_strtod_l+0xaf4>)
 800ee88:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ee8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee8e:	401d      	ands	r5, r3
 800ee90:	4b58      	ldr	r3, [pc, #352]	@ (800eff4 <_strtod_l+0xb04>)
 800ee92:	429d      	cmp	r5, r3
 800ee94:	f040 80b2 	bne.w	800effc <_strtod_l+0xb0c>
 800ee98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee9a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800ee9e:	ec4b ab10 	vmov	d0, sl, fp
 800eea2:	f003 f9ed 	bl	8012280 <__ulp>
 800eea6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800eeaa:	ec51 0b10 	vmov	r0, r1, d0
 800eeae:	f7f1 fbf3 	bl	8000698 <__aeabi_dmul>
 800eeb2:	4652      	mov	r2, sl
 800eeb4:	465b      	mov	r3, fp
 800eeb6:	f7f1 fa39 	bl	800032c <__adddf3>
 800eeba:	460b      	mov	r3, r1
 800eebc:	4949      	ldr	r1, [pc, #292]	@ (800efe4 <_strtod_l+0xaf4>)
 800eebe:	4a4e      	ldr	r2, [pc, #312]	@ (800eff8 <_strtod_l+0xb08>)
 800eec0:	4019      	ands	r1, r3
 800eec2:	4291      	cmp	r1, r2
 800eec4:	4682      	mov	sl, r0
 800eec6:	d942      	bls.n	800ef4e <_strtod_l+0xa5e>
 800eec8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800eeca:	4b47      	ldr	r3, [pc, #284]	@ (800efe8 <_strtod_l+0xaf8>)
 800eecc:	429a      	cmp	r2, r3
 800eece:	d103      	bne.n	800eed8 <_strtod_l+0x9e8>
 800eed0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800eed2:	3301      	adds	r3, #1
 800eed4:	f43f ad2f 	beq.w	800e936 <_strtod_l+0x446>
 800eed8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800efe8 <_strtod_l+0xaf8>
 800eedc:	f04f 3aff 	mov.w	sl, #4294967295
 800eee0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800eee2:	9805      	ldr	r0, [sp, #20]
 800eee4:	f002 fea0 	bl	8011c28 <_Bfree>
 800eee8:	9805      	ldr	r0, [sp, #20]
 800eeea:	4649      	mov	r1, r9
 800eeec:	f002 fe9c 	bl	8011c28 <_Bfree>
 800eef0:	9805      	ldr	r0, [sp, #20]
 800eef2:	4641      	mov	r1, r8
 800eef4:	f002 fe98 	bl	8011c28 <_Bfree>
 800eef8:	9805      	ldr	r0, [sp, #20]
 800eefa:	4621      	mov	r1, r4
 800eefc:	f002 fe94 	bl	8011c28 <_Bfree>
 800ef00:	e619      	b.n	800eb36 <_strtod_l+0x646>
 800ef02:	f1ba 0f01 	cmp.w	sl, #1
 800ef06:	d103      	bne.n	800ef10 <_strtod_l+0xa20>
 800ef08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ef0a:	2b00      	cmp	r3, #0
 800ef0c:	f43f ada6 	beq.w	800ea5c <_strtod_l+0x56c>
 800ef10:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800efc0 <_strtod_l+0xad0>
 800ef14:	4f35      	ldr	r7, [pc, #212]	@ (800efec <_strtod_l+0xafc>)
 800ef16:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ef1a:	2600      	movs	r6, #0
 800ef1c:	e7b1      	b.n	800ee82 <_strtod_l+0x992>
 800ef1e:	4f34      	ldr	r7, [pc, #208]	@ (800eff0 <_strtod_l+0xb00>)
 800ef20:	2600      	movs	r6, #0
 800ef22:	e7aa      	b.n	800ee7a <_strtod_l+0x98a>
 800ef24:	4b32      	ldr	r3, [pc, #200]	@ (800eff0 <_strtod_l+0xb00>)
 800ef26:	4630      	mov	r0, r6
 800ef28:	4639      	mov	r1, r7
 800ef2a:	2200      	movs	r2, #0
 800ef2c:	f7f1 fbb4 	bl	8000698 <__aeabi_dmul>
 800ef30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ef32:	4606      	mov	r6, r0
 800ef34:	460f      	mov	r7, r1
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d09f      	beq.n	800ee7a <_strtod_l+0x98a>
 800ef3a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800ef3e:	e7a0      	b.n	800ee82 <_strtod_l+0x992>
 800ef40:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800efc8 <_strtod_l+0xad8>
 800ef44:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ef48:	ec57 6b17 	vmov	r6, r7, d7
 800ef4c:	e799      	b.n	800ee82 <_strtod_l+0x992>
 800ef4e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800ef52:	9b08      	ldr	r3, [sp, #32]
 800ef54:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	d1c1      	bne.n	800eee0 <_strtod_l+0x9f0>
 800ef5c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ef60:	0d1b      	lsrs	r3, r3, #20
 800ef62:	051b      	lsls	r3, r3, #20
 800ef64:	429d      	cmp	r5, r3
 800ef66:	d1bb      	bne.n	800eee0 <_strtod_l+0x9f0>
 800ef68:	4630      	mov	r0, r6
 800ef6a:	4639      	mov	r1, r7
 800ef6c:	f7f1 fef4 	bl	8000d58 <__aeabi_d2lz>
 800ef70:	f7f1 fb64 	bl	800063c <__aeabi_l2d>
 800ef74:	4602      	mov	r2, r0
 800ef76:	460b      	mov	r3, r1
 800ef78:	4630      	mov	r0, r6
 800ef7a:	4639      	mov	r1, r7
 800ef7c:	f7f1 f9d4 	bl	8000328 <__aeabi_dsub>
 800ef80:	460b      	mov	r3, r1
 800ef82:	4602      	mov	r2, r0
 800ef84:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800ef88:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800ef8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ef8e:	ea46 060a 	orr.w	r6, r6, sl
 800ef92:	431e      	orrs	r6, r3
 800ef94:	d06f      	beq.n	800f076 <_strtod_l+0xb86>
 800ef96:	a30e      	add	r3, pc, #56	@ (adr r3, 800efd0 <_strtod_l+0xae0>)
 800ef98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef9c:	f7f1 fdee 	bl	8000b7c <__aeabi_dcmplt>
 800efa0:	2800      	cmp	r0, #0
 800efa2:	f47f acd3 	bne.w	800e94c <_strtod_l+0x45c>
 800efa6:	a30c      	add	r3, pc, #48	@ (adr r3, 800efd8 <_strtod_l+0xae8>)
 800efa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800efb0:	f7f1 fe02 	bl	8000bb8 <__aeabi_dcmpgt>
 800efb4:	2800      	cmp	r0, #0
 800efb6:	d093      	beq.n	800eee0 <_strtod_l+0x9f0>
 800efb8:	e4c8      	b.n	800e94c <_strtod_l+0x45c>
 800efba:	bf00      	nop
 800efbc:	f3af 8000 	nop.w
 800efc0:	00000000 	.word	0x00000000
 800efc4:	bff00000 	.word	0xbff00000
 800efc8:	00000000 	.word	0x00000000
 800efcc:	3ff00000 	.word	0x3ff00000
 800efd0:	94a03595 	.word	0x94a03595
 800efd4:	3fdfffff 	.word	0x3fdfffff
 800efd8:	35afe535 	.word	0x35afe535
 800efdc:	3fe00000 	.word	0x3fe00000
 800efe0:	000fffff 	.word	0x000fffff
 800efe4:	7ff00000 	.word	0x7ff00000
 800efe8:	7fefffff 	.word	0x7fefffff
 800efec:	3ff00000 	.word	0x3ff00000
 800eff0:	3fe00000 	.word	0x3fe00000
 800eff4:	7fe00000 	.word	0x7fe00000
 800eff8:	7c9fffff 	.word	0x7c9fffff
 800effc:	9b08      	ldr	r3, [sp, #32]
 800effe:	b323      	cbz	r3, 800f04a <_strtod_l+0xb5a>
 800f000:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800f004:	d821      	bhi.n	800f04a <_strtod_l+0xb5a>
 800f006:	a328      	add	r3, pc, #160	@ (adr r3, 800f0a8 <_strtod_l+0xbb8>)
 800f008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f00c:	4630      	mov	r0, r6
 800f00e:	4639      	mov	r1, r7
 800f010:	f7f1 fdbe 	bl	8000b90 <__aeabi_dcmple>
 800f014:	b1a0      	cbz	r0, 800f040 <_strtod_l+0xb50>
 800f016:	4639      	mov	r1, r7
 800f018:	4630      	mov	r0, r6
 800f01a:	f7f1 fe15 	bl	8000c48 <__aeabi_d2uiz>
 800f01e:	2801      	cmp	r0, #1
 800f020:	bf38      	it	cc
 800f022:	2001      	movcc	r0, #1
 800f024:	f7f1 fabe 	bl	80005a4 <__aeabi_ui2d>
 800f028:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f02a:	4606      	mov	r6, r0
 800f02c:	460f      	mov	r7, r1
 800f02e:	b9fb      	cbnz	r3, 800f070 <_strtod_l+0xb80>
 800f030:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f034:	9014      	str	r0, [sp, #80]	@ 0x50
 800f036:	9315      	str	r3, [sp, #84]	@ 0x54
 800f038:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800f03c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f040:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f042:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800f046:	1b5b      	subs	r3, r3, r5
 800f048:	9311      	str	r3, [sp, #68]	@ 0x44
 800f04a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800f04e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800f052:	f003 f915 	bl	8012280 <__ulp>
 800f056:	4650      	mov	r0, sl
 800f058:	ec53 2b10 	vmov	r2, r3, d0
 800f05c:	4659      	mov	r1, fp
 800f05e:	f7f1 fb1b 	bl	8000698 <__aeabi_dmul>
 800f062:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800f066:	f7f1 f961 	bl	800032c <__adddf3>
 800f06a:	4682      	mov	sl, r0
 800f06c:	468b      	mov	fp, r1
 800f06e:	e770      	b.n	800ef52 <_strtod_l+0xa62>
 800f070:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800f074:	e7e0      	b.n	800f038 <_strtod_l+0xb48>
 800f076:	a30e      	add	r3, pc, #56	@ (adr r3, 800f0b0 <_strtod_l+0xbc0>)
 800f078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f07c:	f7f1 fd7e 	bl	8000b7c <__aeabi_dcmplt>
 800f080:	e798      	b.n	800efb4 <_strtod_l+0xac4>
 800f082:	2300      	movs	r3, #0
 800f084:	930e      	str	r3, [sp, #56]	@ 0x38
 800f086:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800f088:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f08a:	6013      	str	r3, [r2, #0]
 800f08c:	f7ff ba6d 	b.w	800e56a <_strtod_l+0x7a>
 800f090:	2a65      	cmp	r2, #101	@ 0x65
 800f092:	f43f ab68 	beq.w	800e766 <_strtod_l+0x276>
 800f096:	2a45      	cmp	r2, #69	@ 0x45
 800f098:	f43f ab65 	beq.w	800e766 <_strtod_l+0x276>
 800f09c:	2301      	movs	r3, #1
 800f09e:	f7ff bba0 	b.w	800e7e2 <_strtod_l+0x2f2>
 800f0a2:	bf00      	nop
 800f0a4:	f3af 8000 	nop.w
 800f0a8:	ffc00000 	.word	0xffc00000
 800f0ac:	41dfffff 	.word	0x41dfffff
 800f0b0:	94a03595 	.word	0x94a03595
 800f0b4:	3fcfffff 	.word	0x3fcfffff

0800f0b8 <_strtod_r>:
 800f0b8:	4b01      	ldr	r3, [pc, #4]	@ (800f0c0 <_strtod_r+0x8>)
 800f0ba:	f7ff ba19 	b.w	800e4f0 <_strtod_l>
 800f0be:	bf00      	nop
 800f0c0:	2000006c 	.word	0x2000006c

0800f0c4 <strtod>:
 800f0c4:	460a      	mov	r2, r1
 800f0c6:	4601      	mov	r1, r0
 800f0c8:	4802      	ldr	r0, [pc, #8]	@ (800f0d4 <strtod+0x10>)
 800f0ca:	4b03      	ldr	r3, [pc, #12]	@ (800f0d8 <strtod+0x14>)
 800f0cc:	6800      	ldr	r0, [r0, #0]
 800f0ce:	f7ff ba0f 	b.w	800e4f0 <_strtod_l>
 800f0d2:	bf00      	nop
 800f0d4:	200001d8 	.word	0x200001d8
 800f0d8:	2000006c 	.word	0x2000006c

0800f0dc <_strtol_l.isra.0>:
 800f0dc:	2b24      	cmp	r3, #36	@ 0x24
 800f0de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f0e2:	4686      	mov	lr, r0
 800f0e4:	4690      	mov	r8, r2
 800f0e6:	d801      	bhi.n	800f0ec <_strtol_l.isra.0+0x10>
 800f0e8:	2b01      	cmp	r3, #1
 800f0ea:	d106      	bne.n	800f0fa <_strtol_l.isra.0+0x1e>
 800f0ec:	f001 fa4e 	bl	801058c <__errno>
 800f0f0:	2316      	movs	r3, #22
 800f0f2:	6003      	str	r3, [r0, #0]
 800f0f4:	2000      	movs	r0, #0
 800f0f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f0fa:	4834      	ldr	r0, [pc, #208]	@ (800f1cc <_strtol_l.isra.0+0xf0>)
 800f0fc:	460d      	mov	r5, r1
 800f0fe:	462a      	mov	r2, r5
 800f100:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f104:	5d06      	ldrb	r6, [r0, r4]
 800f106:	f016 0608 	ands.w	r6, r6, #8
 800f10a:	d1f8      	bne.n	800f0fe <_strtol_l.isra.0+0x22>
 800f10c:	2c2d      	cmp	r4, #45	@ 0x2d
 800f10e:	d110      	bne.n	800f132 <_strtol_l.isra.0+0x56>
 800f110:	782c      	ldrb	r4, [r5, #0]
 800f112:	2601      	movs	r6, #1
 800f114:	1c95      	adds	r5, r2, #2
 800f116:	f033 0210 	bics.w	r2, r3, #16
 800f11a:	d115      	bne.n	800f148 <_strtol_l.isra.0+0x6c>
 800f11c:	2c30      	cmp	r4, #48	@ 0x30
 800f11e:	d10d      	bne.n	800f13c <_strtol_l.isra.0+0x60>
 800f120:	782a      	ldrb	r2, [r5, #0]
 800f122:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f126:	2a58      	cmp	r2, #88	@ 0x58
 800f128:	d108      	bne.n	800f13c <_strtol_l.isra.0+0x60>
 800f12a:	786c      	ldrb	r4, [r5, #1]
 800f12c:	3502      	adds	r5, #2
 800f12e:	2310      	movs	r3, #16
 800f130:	e00a      	b.n	800f148 <_strtol_l.isra.0+0x6c>
 800f132:	2c2b      	cmp	r4, #43	@ 0x2b
 800f134:	bf04      	itt	eq
 800f136:	782c      	ldrbeq	r4, [r5, #0]
 800f138:	1c95      	addeq	r5, r2, #2
 800f13a:	e7ec      	b.n	800f116 <_strtol_l.isra.0+0x3a>
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d1f6      	bne.n	800f12e <_strtol_l.isra.0+0x52>
 800f140:	2c30      	cmp	r4, #48	@ 0x30
 800f142:	bf14      	ite	ne
 800f144:	230a      	movne	r3, #10
 800f146:	2308      	moveq	r3, #8
 800f148:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800f14c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800f150:	2200      	movs	r2, #0
 800f152:	fbbc f9f3 	udiv	r9, ip, r3
 800f156:	4610      	mov	r0, r2
 800f158:	fb03 ca19 	mls	sl, r3, r9, ip
 800f15c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800f160:	2f09      	cmp	r7, #9
 800f162:	d80f      	bhi.n	800f184 <_strtol_l.isra.0+0xa8>
 800f164:	463c      	mov	r4, r7
 800f166:	42a3      	cmp	r3, r4
 800f168:	dd1b      	ble.n	800f1a2 <_strtol_l.isra.0+0xc6>
 800f16a:	1c57      	adds	r7, r2, #1
 800f16c:	d007      	beq.n	800f17e <_strtol_l.isra.0+0xa2>
 800f16e:	4581      	cmp	r9, r0
 800f170:	d314      	bcc.n	800f19c <_strtol_l.isra.0+0xc0>
 800f172:	d101      	bne.n	800f178 <_strtol_l.isra.0+0x9c>
 800f174:	45a2      	cmp	sl, r4
 800f176:	db11      	blt.n	800f19c <_strtol_l.isra.0+0xc0>
 800f178:	fb00 4003 	mla	r0, r0, r3, r4
 800f17c:	2201      	movs	r2, #1
 800f17e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f182:	e7eb      	b.n	800f15c <_strtol_l.isra.0+0x80>
 800f184:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800f188:	2f19      	cmp	r7, #25
 800f18a:	d801      	bhi.n	800f190 <_strtol_l.isra.0+0xb4>
 800f18c:	3c37      	subs	r4, #55	@ 0x37
 800f18e:	e7ea      	b.n	800f166 <_strtol_l.isra.0+0x8a>
 800f190:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800f194:	2f19      	cmp	r7, #25
 800f196:	d804      	bhi.n	800f1a2 <_strtol_l.isra.0+0xc6>
 800f198:	3c57      	subs	r4, #87	@ 0x57
 800f19a:	e7e4      	b.n	800f166 <_strtol_l.isra.0+0x8a>
 800f19c:	f04f 32ff 	mov.w	r2, #4294967295
 800f1a0:	e7ed      	b.n	800f17e <_strtol_l.isra.0+0xa2>
 800f1a2:	1c53      	adds	r3, r2, #1
 800f1a4:	d108      	bne.n	800f1b8 <_strtol_l.isra.0+0xdc>
 800f1a6:	2322      	movs	r3, #34	@ 0x22
 800f1a8:	f8ce 3000 	str.w	r3, [lr]
 800f1ac:	4660      	mov	r0, ip
 800f1ae:	f1b8 0f00 	cmp.w	r8, #0
 800f1b2:	d0a0      	beq.n	800f0f6 <_strtol_l.isra.0+0x1a>
 800f1b4:	1e69      	subs	r1, r5, #1
 800f1b6:	e006      	b.n	800f1c6 <_strtol_l.isra.0+0xea>
 800f1b8:	b106      	cbz	r6, 800f1bc <_strtol_l.isra.0+0xe0>
 800f1ba:	4240      	negs	r0, r0
 800f1bc:	f1b8 0f00 	cmp.w	r8, #0
 800f1c0:	d099      	beq.n	800f0f6 <_strtol_l.isra.0+0x1a>
 800f1c2:	2a00      	cmp	r2, #0
 800f1c4:	d1f6      	bne.n	800f1b4 <_strtol_l.isra.0+0xd8>
 800f1c6:	f8c8 1000 	str.w	r1, [r8]
 800f1ca:	e794      	b.n	800f0f6 <_strtol_l.isra.0+0x1a>
 800f1cc:	080166a1 	.word	0x080166a1

0800f1d0 <_strtol_r>:
 800f1d0:	f7ff bf84 	b.w	800f0dc <_strtol_l.isra.0>

0800f1d4 <strtol>:
 800f1d4:	4613      	mov	r3, r2
 800f1d6:	460a      	mov	r2, r1
 800f1d8:	4601      	mov	r1, r0
 800f1da:	4802      	ldr	r0, [pc, #8]	@ (800f1e4 <strtol+0x10>)
 800f1dc:	6800      	ldr	r0, [r0, #0]
 800f1de:	f7ff bf7d 	b.w	800f0dc <_strtol_l.isra.0>
 800f1e2:	bf00      	nop
 800f1e4:	200001d8 	.word	0x200001d8

0800f1e8 <__cvt>:
 800f1e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f1ec:	ec57 6b10 	vmov	r6, r7, d0
 800f1f0:	2f00      	cmp	r7, #0
 800f1f2:	460c      	mov	r4, r1
 800f1f4:	4619      	mov	r1, r3
 800f1f6:	463b      	mov	r3, r7
 800f1f8:	bfbb      	ittet	lt
 800f1fa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800f1fe:	461f      	movlt	r7, r3
 800f200:	2300      	movge	r3, #0
 800f202:	232d      	movlt	r3, #45	@ 0x2d
 800f204:	700b      	strb	r3, [r1, #0]
 800f206:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f208:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800f20c:	4691      	mov	r9, r2
 800f20e:	f023 0820 	bic.w	r8, r3, #32
 800f212:	bfbc      	itt	lt
 800f214:	4632      	movlt	r2, r6
 800f216:	4616      	movlt	r6, r2
 800f218:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800f21c:	d005      	beq.n	800f22a <__cvt+0x42>
 800f21e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800f222:	d100      	bne.n	800f226 <__cvt+0x3e>
 800f224:	3401      	adds	r4, #1
 800f226:	2102      	movs	r1, #2
 800f228:	e000      	b.n	800f22c <__cvt+0x44>
 800f22a:	2103      	movs	r1, #3
 800f22c:	ab03      	add	r3, sp, #12
 800f22e:	9301      	str	r3, [sp, #4]
 800f230:	ab02      	add	r3, sp, #8
 800f232:	9300      	str	r3, [sp, #0]
 800f234:	ec47 6b10 	vmov	d0, r6, r7
 800f238:	4653      	mov	r3, sl
 800f23a:	4622      	mov	r2, r4
 800f23c:	f001 fa98 	bl	8010770 <_dtoa_r>
 800f240:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800f244:	4605      	mov	r5, r0
 800f246:	d119      	bne.n	800f27c <__cvt+0x94>
 800f248:	f019 0f01 	tst.w	r9, #1
 800f24c:	d00e      	beq.n	800f26c <__cvt+0x84>
 800f24e:	eb00 0904 	add.w	r9, r0, r4
 800f252:	2200      	movs	r2, #0
 800f254:	2300      	movs	r3, #0
 800f256:	4630      	mov	r0, r6
 800f258:	4639      	mov	r1, r7
 800f25a:	f7f1 fc85 	bl	8000b68 <__aeabi_dcmpeq>
 800f25e:	b108      	cbz	r0, 800f264 <__cvt+0x7c>
 800f260:	f8cd 900c 	str.w	r9, [sp, #12]
 800f264:	2230      	movs	r2, #48	@ 0x30
 800f266:	9b03      	ldr	r3, [sp, #12]
 800f268:	454b      	cmp	r3, r9
 800f26a:	d31e      	bcc.n	800f2aa <__cvt+0xc2>
 800f26c:	9b03      	ldr	r3, [sp, #12]
 800f26e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f270:	1b5b      	subs	r3, r3, r5
 800f272:	4628      	mov	r0, r5
 800f274:	6013      	str	r3, [r2, #0]
 800f276:	b004      	add	sp, #16
 800f278:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f27c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800f280:	eb00 0904 	add.w	r9, r0, r4
 800f284:	d1e5      	bne.n	800f252 <__cvt+0x6a>
 800f286:	7803      	ldrb	r3, [r0, #0]
 800f288:	2b30      	cmp	r3, #48	@ 0x30
 800f28a:	d10a      	bne.n	800f2a2 <__cvt+0xba>
 800f28c:	2200      	movs	r2, #0
 800f28e:	2300      	movs	r3, #0
 800f290:	4630      	mov	r0, r6
 800f292:	4639      	mov	r1, r7
 800f294:	f7f1 fc68 	bl	8000b68 <__aeabi_dcmpeq>
 800f298:	b918      	cbnz	r0, 800f2a2 <__cvt+0xba>
 800f29a:	f1c4 0401 	rsb	r4, r4, #1
 800f29e:	f8ca 4000 	str.w	r4, [sl]
 800f2a2:	f8da 3000 	ldr.w	r3, [sl]
 800f2a6:	4499      	add	r9, r3
 800f2a8:	e7d3      	b.n	800f252 <__cvt+0x6a>
 800f2aa:	1c59      	adds	r1, r3, #1
 800f2ac:	9103      	str	r1, [sp, #12]
 800f2ae:	701a      	strb	r2, [r3, #0]
 800f2b0:	e7d9      	b.n	800f266 <__cvt+0x7e>

0800f2b2 <__exponent>:
 800f2b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f2b4:	2900      	cmp	r1, #0
 800f2b6:	bfba      	itte	lt
 800f2b8:	4249      	neglt	r1, r1
 800f2ba:	232d      	movlt	r3, #45	@ 0x2d
 800f2bc:	232b      	movge	r3, #43	@ 0x2b
 800f2be:	2909      	cmp	r1, #9
 800f2c0:	7002      	strb	r2, [r0, #0]
 800f2c2:	7043      	strb	r3, [r0, #1]
 800f2c4:	dd29      	ble.n	800f31a <__exponent+0x68>
 800f2c6:	f10d 0307 	add.w	r3, sp, #7
 800f2ca:	461d      	mov	r5, r3
 800f2cc:	270a      	movs	r7, #10
 800f2ce:	461a      	mov	r2, r3
 800f2d0:	fbb1 f6f7 	udiv	r6, r1, r7
 800f2d4:	fb07 1416 	mls	r4, r7, r6, r1
 800f2d8:	3430      	adds	r4, #48	@ 0x30
 800f2da:	f802 4c01 	strb.w	r4, [r2, #-1]
 800f2de:	460c      	mov	r4, r1
 800f2e0:	2c63      	cmp	r4, #99	@ 0x63
 800f2e2:	f103 33ff 	add.w	r3, r3, #4294967295
 800f2e6:	4631      	mov	r1, r6
 800f2e8:	dcf1      	bgt.n	800f2ce <__exponent+0x1c>
 800f2ea:	3130      	adds	r1, #48	@ 0x30
 800f2ec:	1e94      	subs	r4, r2, #2
 800f2ee:	f803 1c01 	strb.w	r1, [r3, #-1]
 800f2f2:	1c41      	adds	r1, r0, #1
 800f2f4:	4623      	mov	r3, r4
 800f2f6:	42ab      	cmp	r3, r5
 800f2f8:	d30a      	bcc.n	800f310 <__exponent+0x5e>
 800f2fa:	f10d 0309 	add.w	r3, sp, #9
 800f2fe:	1a9b      	subs	r3, r3, r2
 800f300:	42ac      	cmp	r4, r5
 800f302:	bf88      	it	hi
 800f304:	2300      	movhi	r3, #0
 800f306:	3302      	adds	r3, #2
 800f308:	4403      	add	r3, r0
 800f30a:	1a18      	subs	r0, r3, r0
 800f30c:	b003      	add	sp, #12
 800f30e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f310:	f813 6b01 	ldrb.w	r6, [r3], #1
 800f314:	f801 6f01 	strb.w	r6, [r1, #1]!
 800f318:	e7ed      	b.n	800f2f6 <__exponent+0x44>
 800f31a:	2330      	movs	r3, #48	@ 0x30
 800f31c:	3130      	adds	r1, #48	@ 0x30
 800f31e:	7083      	strb	r3, [r0, #2]
 800f320:	70c1      	strb	r1, [r0, #3]
 800f322:	1d03      	adds	r3, r0, #4
 800f324:	e7f1      	b.n	800f30a <__exponent+0x58>
	...

0800f328 <_printf_float>:
 800f328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f32c:	b08d      	sub	sp, #52	@ 0x34
 800f32e:	460c      	mov	r4, r1
 800f330:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800f334:	4616      	mov	r6, r2
 800f336:	461f      	mov	r7, r3
 800f338:	4605      	mov	r5, r0
 800f33a:	f001 f891 	bl	8010460 <_localeconv_r>
 800f33e:	6803      	ldr	r3, [r0, #0]
 800f340:	9304      	str	r3, [sp, #16]
 800f342:	4618      	mov	r0, r3
 800f344:	f7f0 ffe4 	bl	8000310 <strlen>
 800f348:	2300      	movs	r3, #0
 800f34a:	930a      	str	r3, [sp, #40]	@ 0x28
 800f34c:	f8d8 3000 	ldr.w	r3, [r8]
 800f350:	9005      	str	r0, [sp, #20]
 800f352:	3307      	adds	r3, #7
 800f354:	f023 0307 	bic.w	r3, r3, #7
 800f358:	f103 0208 	add.w	r2, r3, #8
 800f35c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800f360:	f8d4 b000 	ldr.w	fp, [r4]
 800f364:	f8c8 2000 	str.w	r2, [r8]
 800f368:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f36c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800f370:	9307      	str	r3, [sp, #28]
 800f372:	f8cd 8018 	str.w	r8, [sp, #24]
 800f376:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800f37a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f37e:	4b9c      	ldr	r3, [pc, #624]	@ (800f5f0 <_printf_float+0x2c8>)
 800f380:	f04f 32ff 	mov.w	r2, #4294967295
 800f384:	f7f1 fc22 	bl	8000bcc <__aeabi_dcmpun>
 800f388:	bb70      	cbnz	r0, 800f3e8 <_printf_float+0xc0>
 800f38a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f38e:	4b98      	ldr	r3, [pc, #608]	@ (800f5f0 <_printf_float+0x2c8>)
 800f390:	f04f 32ff 	mov.w	r2, #4294967295
 800f394:	f7f1 fbfc 	bl	8000b90 <__aeabi_dcmple>
 800f398:	bb30      	cbnz	r0, 800f3e8 <_printf_float+0xc0>
 800f39a:	2200      	movs	r2, #0
 800f39c:	2300      	movs	r3, #0
 800f39e:	4640      	mov	r0, r8
 800f3a0:	4649      	mov	r1, r9
 800f3a2:	f7f1 fbeb 	bl	8000b7c <__aeabi_dcmplt>
 800f3a6:	b110      	cbz	r0, 800f3ae <_printf_float+0x86>
 800f3a8:	232d      	movs	r3, #45	@ 0x2d
 800f3aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f3ae:	4a91      	ldr	r2, [pc, #580]	@ (800f5f4 <_printf_float+0x2cc>)
 800f3b0:	4b91      	ldr	r3, [pc, #580]	@ (800f5f8 <_printf_float+0x2d0>)
 800f3b2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800f3b6:	bf8c      	ite	hi
 800f3b8:	4690      	movhi	r8, r2
 800f3ba:	4698      	movls	r8, r3
 800f3bc:	2303      	movs	r3, #3
 800f3be:	6123      	str	r3, [r4, #16]
 800f3c0:	f02b 0304 	bic.w	r3, fp, #4
 800f3c4:	6023      	str	r3, [r4, #0]
 800f3c6:	f04f 0900 	mov.w	r9, #0
 800f3ca:	9700      	str	r7, [sp, #0]
 800f3cc:	4633      	mov	r3, r6
 800f3ce:	aa0b      	add	r2, sp, #44	@ 0x2c
 800f3d0:	4621      	mov	r1, r4
 800f3d2:	4628      	mov	r0, r5
 800f3d4:	f000 f9d2 	bl	800f77c <_printf_common>
 800f3d8:	3001      	adds	r0, #1
 800f3da:	f040 808d 	bne.w	800f4f8 <_printf_float+0x1d0>
 800f3de:	f04f 30ff 	mov.w	r0, #4294967295
 800f3e2:	b00d      	add	sp, #52	@ 0x34
 800f3e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3e8:	4642      	mov	r2, r8
 800f3ea:	464b      	mov	r3, r9
 800f3ec:	4640      	mov	r0, r8
 800f3ee:	4649      	mov	r1, r9
 800f3f0:	f7f1 fbec 	bl	8000bcc <__aeabi_dcmpun>
 800f3f4:	b140      	cbz	r0, 800f408 <_printf_float+0xe0>
 800f3f6:	464b      	mov	r3, r9
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	bfbc      	itt	lt
 800f3fc:	232d      	movlt	r3, #45	@ 0x2d
 800f3fe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800f402:	4a7e      	ldr	r2, [pc, #504]	@ (800f5fc <_printf_float+0x2d4>)
 800f404:	4b7e      	ldr	r3, [pc, #504]	@ (800f600 <_printf_float+0x2d8>)
 800f406:	e7d4      	b.n	800f3b2 <_printf_float+0x8a>
 800f408:	6863      	ldr	r3, [r4, #4]
 800f40a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800f40e:	9206      	str	r2, [sp, #24]
 800f410:	1c5a      	adds	r2, r3, #1
 800f412:	d13b      	bne.n	800f48c <_printf_float+0x164>
 800f414:	2306      	movs	r3, #6
 800f416:	6063      	str	r3, [r4, #4]
 800f418:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800f41c:	2300      	movs	r3, #0
 800f41e:	6022      	str	r2, [r4, #0]
 800f420:	9303      	str	r3, [sp, #12]
 800f422:	ab0a      	add	r3, sp, #40	@ 0x28
 800f424:	e9cd a301 	strd	sl, r3, [sp, #4]
 800f428:	ab09      	add	r3, sp, #36	@ 0x24
 800f42a:	9300      	str	r3, [sp, #0]
 800f42c:	6861      	ldr	r1, [r4, #4]
 800f42e:	ec49 8b10 	vmov	d0, r8, r9
 800f432:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800f436:	4628      	mov	r0, r5
 800f438:	f7ff fed6 	bl	800f1e8 <__cvt>
 800f43c:	9b06      	ldr	r3, [sp, #24]
 800f43e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f440:	2b47      	cmp	r3, #71	@ 0x47
 800f442:	4680      	mov	r8, r0
 800f444:	d129      	bne.n	800f49a <_printf_float+0x172>
 800f446:	1cc8      	adds	r0, r1, #3
 800f448:	db02      	blt.n	800f450 <_printf_float+0x128>
 800f44a:	6863      	ldr	r3, [r4, #4]
 800f44c:	4299      	cmp	r1, r3
 800f44e:	dd41      	ble.n	800f4d4 <_printf_float+0x1ac>
 800f450:	f1aa 0a02 	sub.w	sl, sl, #2
 800f454:	fa5f fa8a 	uxtb.w	sl, sl
 800f458:	3901      	subs	r1, #1
 800f45a:	4652      	mov	r2, sl
 800f45c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800f460:	9109      	str	r1, [sp, #36]	@ 0x24
 800f462:	f7ff ff26 	bl	800f2b2 <__exponent>
 800f466:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f468:	1813      	adds	r3, r2, r0
 800f46a:	2a01      	cmp	r2, #1
 800f46c:	4681      	mov	r9, r0
 800f46e:	6123      	str	r3, [r4, #16]
 800f470:	dc02      	bgt.n	800f478 <_printf_float+0x150>
 800f472:	6822      	ldr	r2, [r4, #0]
 800f474:	07d2      	lsls	r2, r2, #31
 800f476:	d501      	bpl.n	800f47c <_printf_float+0x154>
 800f478:	3301      	adds	r3, #1
 800f47a:	6123      	str	r3, [r4, #16]
 800f47c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800f480:	2b00      	cmp	r3, #0
 800f482:	d0a2      	beq.n	800f3ca <_printf_float+0xa2>
 800f484:	232d      	movs	r3, #45	@ 0x2d
 800f486:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f48a:	e79e      	b.n	800f3ca <_printf_float+0xa2>
 800f48c:	9a06      	ldr	r2, [sp, #24]
 800f48e:	2a47      	cmp	r2, #71	@ 0x47
 800f490:	d1c2      	bne.n	800f418 <_printf_float+0xf0>
 800f492:	2b00      	cmp	r3, #0
 800f494:	d1c0      	bne.n	800f418 <_printf_float+0xf0>
 800f496:	2301      	movs	r3, #1
 800f498:	e7bd      	b.n	800f416 <_printf_float+0xee>
 800f49a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f49e:	d9db      	bls.n	800f458 <_printf_float+0x130>
 800f4a0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800f4a4:	d118      	bne.n	800f4d8 <_printf_float+0x1b0>
 800f4a6:	2900      	cmp	r1, #0
 800f4a8:	6863      	ldr	r3, [r4, #4]
 800f4aa:	dd0b      	ble.n	800f4c4 <_printf_float+0x19c>
 800f4ac:	6121      	str	r1, [r4, #16]
 800f4ae:	b913      	cbnz	r3, 800f4b6 <_printf_float+0x18e>
 800f4b0:	6822      	ldr	r2, [r4, #0]
 800f4b2:	07d0      	lsls	r0, r2, #31
 800f4b4:	d502      	bpl.n	800f4bc <_printf_float+0x194>
 800f4b6:	3301      	adds	r3, #1
 800f4b8:	440b      	add	r3, r1
 800f4ba:	6123      	str	r3, [r4, #16]
 800f4bc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800f4be:	f04f 0900 	mov.w	r9, #0
 800f4c2:	e7db      	b.n	800f47c <_printf_float+0x154>
 800f4c4:	b913      	cbnz	r3, 800f4cc <_printf_float+0x1a4>
 800f4c6:	6822      	ldr	r2, [r4, #0]
 800f4c8:	07d2      	lsls	r2, r2, #31
 800f4ca:	d501      	bpl.n	800f4d0 <_printf_float+0x1a8>
 800f4cc:	3302      	adds	r3, #2
 800f4ce:	e7f4      	b.n	800f4ba <_printf_float+0x192>
 800f4d0:	2301      	movs	r3, #1
 800f4d2:	e7f2      	b.n	800f4ba <_printf_float+0x192>
 800f4d4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800f4d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f4da:	4299      	cmp	r1, r3
 800f4dc:	db05      	blt.n	800f4ea <_printf_float+0x1c2>
 800f4de:	6823      	ldr	r3, [r4, #0]
 800f4e0:	6121      	str	r1, [r4, #16]
 800f4e2:	07d8      	lsls	r0, r3, #31
 800f4e4:	d5ea      	bpl.n	800f4bc <_printf_float+0x194>
 800f4e6:	1c4b      	adds	r3, r1, #1
 800f4e8:	e7e7      	b.n	800f4ba <_printf_float+0x192>
 800f4ea:	2900      	cmp	r1, #0
 800f4ec:	bfd4      	ite	le
 800f4ee:	f1c1 0202 	rsble	r2, r1, #2
 800f4f2:	2201      	movgt	r2, #1
 800f4f4:	4413      	add	r3, r2
 800f4f6:	e7e0      	b.n	800f4ba <_printf_float+0x192>
 800f4f8:	6823      	ldr	r3, [r4, #0]
 800f4fa:	055a      	lsls	r2, r3, #21
 800f4fc:	d407      	bmi.n	800f50e <_printf_float+0x1e6>
 800f4fe:	6923      	ldr	r3, [r4, #16]
 800f500:	4642      	mov	r2, r8
 800f502:	4631      	mov	r1, r6
 800f504:	4628      	mov	r0, r5
 800f506:	47b8      	blx	r7
 800f508:	3001      	adds	r0, #1
 800f50a:	d12b      	bne.n	800f564 <_printf_float+0x23c>
 800f50c:	e767      	b.n	800f3de <_printf_float+0xb6>
 800f50e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f512:	f240 80dd 	bls.w	800f6d0 <_printf_float+0x3a8>
 800f516:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f51a:	2200      	movs	r2, #0
 800f51c:	2300      	movs	r3, #0
 800f51e:	f7f1 fb23 	bl	8000b68 <__aeabi_dcmpeq>
 800f522:	2800      	cmp	r0, #0
 800f524:	d033      	beq.n	800f58e <_printf_float+0x266>
 800f526:	4a37      	ldr	r2, [pc, #220]	@ (800f604 <_printf_float+0x2dc>)
 800f528:	2301      	movs	r3, #1
 800f52a:	4631      	mov	r1, r6
 800f52c:	4628      	mov	r0, r5
 800f52e:	47b8      	blx	r7
 800f530:	3001      	adds	r0, #1
 800f532:	f43f af54 	beq.w	800f3de <_printf_float+0xb6>
 800f536:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800f53a:	4543      	cmp	r3, r8
 800f53c:	db02      	blt.n	800f544 <_printf_float+0x21c>
 800f53e:	6823      	ldr	r3, [r4, #0]
 800f540:	07d8      	lsls	r0, r3, #31
 800f542:	d50f      	bpl.n	800f564 <_printf_float+0x23c>
 800f544:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f548:	4631      	mov	r1, r6
 800f54a:	4628      	mov	r0, r5
 800f54c:	47b8      	blx	r7
 800f54e:	3001      	adds	r0, #1
 800f550:	f43f af45 	beq.w	800f3de <_printf_float+0xb6>
 800f554:	f04f 0900 	mov.w	r9, #0
 800f558:	f108 38ff 	add.w	r8, r8, #4294967295
 800f55c:	f104 0a1a 	add.w	sl, r4, #26
 800f560:	45c8      	cmp	r8, r9
 800f562:	dc09      	bgt.n	800f578 <_printf_float+0x250>
 800f564:	6823      	ldr	r3, [r4, #0]
 800f566:	079b      	lsls	r3, r3, #30
 800f568:	f100 8103 	bmi.w	800f772 <_printf_float+0x44a>
 800f56c:	68e0      	ldr	r0, [r4, #12]
 800f56e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f570:	4298      	cmp	r0, r3
 800f572:	bfb8      	it	lt
 800f574:	4618      	movlt	r0, r3
 800f576:	e734      	b.n	800f3e2 <_printf_float+0xba>
 800f578:	2301      	movs	r3, #1
 800f57a:	4652      	mov	r2, sl
 800f57c:	4631      	mov	r1, r6
 800f57e:	4628      	mov	r0, r5
 800f580:	47b8      	blx	r7
 800f582:	3001      	adds	r0, #1
 800f584:	f43f af2b 	beq.w	800f3de <_printf_float+0xb6>
 800f588:	f109 0901 	add.w	r9, r9, #1
 800f58c:	e7e8      	b.n	800f560 <_printf_float+0x238>
 800f58e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f590:	2b00      	cmp	r3, #0
 800f592:	dc39      	bgt.n	800f608 <_printf_float+0x2e0>
 800f594:	4a1b      	ldr	r2, [pc, #108]	@ (800f604 <_printf_float+0x2dc>)
 800f596:	2301      	movs	r3, #1
 800f598:	4631      	mov	r1, r6
 800f59a:	4628      	mov	r0, r5
 800f59c:	47b8      	blx	r7
 800f59e:	3001      	adds	r0, #1
 800f5a0:	f43f af1d 	beq.w	800f3de <_printf_float+0xb6>
 800f5a4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800f5a8:	ea59 0303 	orrs.w	r3, r9, r3
 800f5ac:	d102      	bne.n	800f5b4 <_printf_float+0x28c>
 800f5ae:	6823      	ldr	r3, [r4, #0]
 800f5b0:	07d9      	lsls	r1, r3, #31
 800f5b2:	d5d7      	bpl.n	800f564 <_printf_float+0x23c>
 800f5b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f5b8:	4631      	mov	r1, r6
 800f5ba:	4628      	mov	r0, r5
 800f5bc:	47b8      	blx	r7
 800f5be:	3001      	adds	r0, #1
 800f5c0:	f43f af0d 	beq.w	800f3de <_printf_float+0xb6>
 800f5c4:	f04f 0a00 	mov.w	sl, #0
 800f5c8:	f104 0b1a 	add.w	fp, r4, #26
 800f5cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f5ce:	425b      	negs	r3, r3
 800f5d0:	4553      	cmp	r3, sl
 800f5d2:	dc01      	bgt.n	800f5d8 <_printf_float+0x2b0>
 800f5d4:	464b      	mov	r3, r9
 800f5d6:	e793      	b.n	800f500 <_printf_float+0x1d8>
 800f5d8:	2301      	movs	r3, #1
 800f5da:	465a      	mov	r2, fp
 800f5dc:	4631      	mov	r1, r6
 800f5de:	4628      	mov	r0, r5
 800f5e0:	47b8      	blx	r7
 800f5e2:	3001      	adds	r0, #1
 800f5e4:	f43f aefb 	beq.w	800f3de <_printf_float+0xb6>
 800f5e8:	f10a 0a01 	add.w	sl, sl, #1
 800f5ec:	e7ee      	b.n	800f5cc <_printf_float+0x2a4>
 800f5ee:	bf00      	nop
 800f5f0:	7fefffff 	.word	0x7fefffff
 800f5f4:	0801647a 	.word	0x0801647a
 800f5f8:	08016476 	.word	0x08016476
 800f5fc:	08016482 	.word	0x08016482
 800f600:	0801647e 	.word	0x0801647e
 800f604:	08016486 	.word	0x08016486
 800f608:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f60a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f60e:	4553      	cmp	r3, sl
 800f610:	bfa8      	it	ge
 800f612:	4653      	movge	r3, sl
 800f614:	2b00      	cmp	r3, #0
 800f616:	4699      	mov	r9, r3
 800f618:	dc36      	bgt.n	800f688 <_printf_float+0x360>
 800f61a:	f04f 0b00 	mov.w	fp, #0
 800f61e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f622:	f104 021a 	add.w	r2, r4, #26
 800f626:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f628:	9306      	str	r3, [sp, #24]
 800f62a:	eba3 0309 	sub.w	r3, r3, r9
 800f62e:	455b      	cmp	r3, fp
 800f630:	dc31      	bgt.n	800f696 <_printf_float+0x36e>
 800f632:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f634:	459a      	cmp	sl, r3
 800f636:	dc3a      	bgt.n	800f6ae <_printf_float+0x386>
 800f638:	6823      	ldr	r3, [r4, #0]
 800f63a:	07da      	lsls	r2, r3, #31
 800f63c:	d437      	bmi.n	800f6ae <_printf_float+0x386>
 800f63e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f640:	ebaa 0903 	sub.w	r9, sl, r3
 800f644:	9b06      	ldr	r3, [sp, #24]
 800f646:	ebaa 0303 	sub.w	r3, sl, r3
 800f64a:	4599      	cmp	r9, r3
 800f64c:	bfa8      	it	ge
 800f64e:	4699      	movge	r9, r3
 800f650:	f1b9 0f00 	cmp.w	r9, #0
 800f654:	dc33      	bgt.n	800f6be <_printf_float+0x396>
 800f656:	f04f 0800 	mov.w	r8, #0
 800f65a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f65e:	f104 0b1a 	add.w	fp, r4, #26
 800f662:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f664:	ebaa 0303 	sub.w	r3, sl, r3
 800f668:	eba3 0309 	sub.w	r3, r3, r9
 800f66c:	4543      	cmp	r3, r8
 800f66e:	f77f af79 	ble.w	800f564 <_printf_float+0x23c>
 800f672:	2301      	movs	r3, #1
 800f674:	465a      	mov	r2, fp
 800f676:	4631      	mov	r1, r6
 800f678:	4628      	mov	r0, r5
 800f67a:	47b8      	blx	r7
 800f67c:	3001      	adds	r0, #1
 800f67e:	f43f aeae 	beq.w	800f3de <_printf_float+0xb6>
 800f682:	f108 0801 	add.w	r8, r8, #1
 800f686:	e7ec      	b.n	800f662 <_printf_float+0x33a>
 800f688:	4642      	mov	r2, r8
 800f68a:	4631      	mov	r1, r6
 800f68c:	4628      	mov	r0, r5
 800f68e:	47b8      	blx	r7
 800f690:	3001      	adds	r0, #1
 800f692:	d1c2      	bne.n	800f61a <_printf_float+0x2f2>
 800f694:	e6a3      	b.n	800f3de <_printf_float+0xb6>
 800f696:	2301      	movs	r3, #1
 800f698:	4631      	mov	r1, r6
 800f69a:	4628      	mov	r0, r5
 800f69c:	9206      	str	r2, [sp, #24]
 800f69e:	47b8      	blx	r7
 800f6a0:	3001      	adds	r0, #1
 800f6a2:	f43f ae9c 	beq.w	800f3de <_printf_float+0xb6>
 800f6a6:	9a06      	ldr	r2, [sp, #24]
 800f6a8:	f10b 0b01 	add.w	fp, fp, #1
 800f6ac:	e7bb      	b.n	800f626 <_printf_float+0x2fe>
 800f6ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f6b2:	4631      	mov	r1, r6
 800f6b4:	4628      	mov	r0, r5
 800f6b6:	47b8      	blx	r7
 800f6b8:	3001      	adds	r0, #1
 800f6ba:	d1c0      	bne.n	800f63e <_printf_float+0x316>
 800f6bc:	e68f      	b.n	800f3de <_printf_float+0xb6>
 800f6be:	9a06      	ldr	r2, [sp, #24]
 800f6c0:	464b      	mov	r3, r9
 800f6c2:	4442      	add	r2, r8
 800f6c4:	4631      	mov	r1, r6
 800f6c6:	4628      	mov	r0, r5
 800f6c8:	47b8      	blx	r7
 800f6ca:	3001      	adds	r0, #1
 800f6cc:	d1c3      	bne.n	800f656 <_printf_float+0x32e>
 800f6ce:	e686      	b.n	800f3de <_printf_float+0xb6>
 800f6d0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f6d4:	f1ba 0f01 	cmp.w	sl, #1
 800f6d8:	dc01      	bgt.n	800f6de <_printf_float+0x3b6>
 800f6da:	07db      	lsls	r3, r3, #31
 800f6dc:	d536      	bpl.n	800f74c <_printf_float+0x424>
 800f6de:	2301      	movs	r3, #1
 800f6e0:	4642      	mov	r2, r8
 800f6e2:	4631      	mov	r1, r6
 800f6e4:	4628      	mov	r0, r5
 800f6e6:	47b8      	blx	r7
 800f6e8:	3001      	adds	r0, #1
 800f6ea:	f43f ae78 	beq.w	800f3de <_printf_float+0xb6>
 800f6ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f6f2:	4631      	mov	r1, r6
 800f6f4:	4628      	mov	r0, r5
 800f6f6:	47b8      	blx	r7
 800f6f8:	3001      	adds	r0, #1
 800f6fa:	f43f ae70 	beq.w	800f3de <_printf_float+0xb6>
 800f6fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f702:	2200      	movs	r2, #0
 800f704:	2300      	movs	r3, #0
 800f706:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f70a:	f7f1 fa2d 	bl	8000b68 <__aeabi_dcmpeq>
 800f70e:	b9c0      	cbnz	r0, 800f742 <_printf_float+0x41a>
 800f710:	4653      	mov	r3, sl
 800f712:	f108 0201 	add.w	r2, r8, #1
 800f716:	4631      	mov	r1, r6
 800f718:	4628      	mov	r0, r5
 800f71a:	47b8      	blx	r7
 800f71c:	3001      	adds	r0, #1
 800f71e:	d10c      	bne.n	800f73a <_printf_float+0x412>
 800f720:	e65d      	b.n	800f3de <_printf_float+0xb6>
 800f722:	2301      	movs	r3, #1
 800f724:	465a      	mov	r2, fp
 800f726:	4631      	mov	r1, r6
 800f728:	4628      	mov	r0, r5
 800f72a:	47b8      	blx	r7
 800f72c:	3001      	adds	r0, #1
 800f72e:	f43f ae56 	beq.w	800f3de <_printf_float+0xb6>
 800f732:	f108 0801 	add.w	r8, r8, #1
 800f736:	45d0      	cmp	r8, sl
 800f738:	dbf3      	blt.n	800f722 <_printf_float+0x3fa>
 800f73a:	464b      	mov	r3, r9
 800f73c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800f740:	e6df      	b.n	800f502 <_printf_float+0x1da>
 800f742:	f04f 0800 	mov.w	r8, #0
 800f746:	f104 0b1a 	add.w	fp, r4, #26
 800f74a:	e7f4      	b.n	800f736 <_printf_float+0x40e>
 800f74c:	2301      	movs	r3, #1
 800f74e:	4642      	mov	r2, r8
 800f750:	e7e1      	b.n	800f716 <_printf_float+0x3ee>
 800f752:	2301      	movs	r3, #1
 800f754:	464a      	mov	r2, r9
 800f756:	4631      	mov	r1, r6
 800f758:	4628      	mov	r0, r5
 800f75a:	47b8      	blx	r7
 800f75c:	3001      	adds	r0, #1
 800f75e:	f43f ae3e 	beq.w	800f3de <_printf_float+0xb6>
 800f762:	f108 0801 	add.w	r8, r8, #1
 800f766:	68e3      	ldr	r3, [r4, #12]
 800f768:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f76a:	1a5b      	subs	r3, r3, r1
 800f76c:	4543      	cmp	r3, r8
 800f76e:	dcf0      	bgt.n	800f752 <_printf_float+0x42a>
 800f770:	e6fc      	b.n	800f56c <_printf_float+0x244>
 800f772:	f04f 0800 	mov.w	r8, #0
 800f776:	f104 0919 	add.w	r9, r4, #25
 800f77a:	e7f4      	b.n	800f766 <_printf_float+0x43e>

0800f77c <_printf_common>:
 800f77c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f780:	4616      	mov	r6, r2
 800f782:	4698      	mov	r8, r3
 800f784:	688a      	ldr	r2, [r1, #8]
 800f786:	690b      	ldr	r3, [r1, #16]
 800f788:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f78c:	4293      	cmp	r3, r2
 800f78e:	bfb8      	it	lt
 800f790:	4613      	movlt	r3, r2
 800f792:	6033      	str	r3, [r6, #0]
 800f794:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f798:	4607      	mov	r7, r0
 800f79a:	460c      	mov	r4, r1
 800f79c:	b10a      	cbz	r2, 800f7a2 <_printf_common+0x26>
 800f79e:	3301      	adds	r3, #1
 800f7a0:	6033      	str	r3, [r6, #0]
 800f7a2:	6823      	ldr	r3, [r4, #0]
 800f7a4:	0699      	lsls	r1, r3, #26
 800f7a6:	bf42      	ittt	mi
 800f7a8:	6833      	ldrmi	r3, [r6, #0]
 800f7aa:	3302      	addmi	r3, #2
 800f7ac:	6033      	strmi	r3, [r6, #0]
 800f7ae:	6825      	ldr	r5, [r4, #0]
 800f7b0:	f015 0506 	ands.w	r5, r5, #6
 800f7b4:	d106      	bne.n	800f7c4 <_printf_common+0x48>
 800f7b6:	f104 0a19 	add.w	sl, r4, #25
 800f7ba:	68e3      	ldr	r3, [r4, #12]
 800f7bc:	6832      	ldr	r2, [r6, #0]
 800f7be:	1a9b      	subs	r3, r3, r2
 800f7c0:	42ab      	cmp	r3, r5
 800f7c2:	dc26      	bgt.n	800f812 <_printf_common+0x96>
 800f7c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f7c8:	6822      	ldr	r2, [r4, #0]
 800f7ca:	3b00      	subs	r3, #0
 800f7cc:	bf18      	it	ne
 800f7ce:	2301      	movne	r3, #1
 800f7d0:	0692      	lsls	r2, r2, #26
 800f7d2:	d42b      	bmi.n	800f82c <_printf_common+0xb0>
 800f7d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f7d8:	4641      	mov	r1, r8
 800f7da:	4638      	mov	r0, r7
 800f7dc:	47c8      	blx	r9
 800f7de:	3001      	adds	r0, #1
 800f7e0:	d01e      	beq.n	800f820 <_printf_common+0xa4>
 800f7e2:	6823      	ldr	r3, [r4, #0]
 800f7e4:	6922      	ldr	r2, [r4, #16]
 800f7e6:	f003 0306 	and.w	r3, r3, #6
 800f7ea:	2b04      	cmp	r3, #4
 800f7ec:	bf02      	ittt	eq
 800f7ee:	68e5      	ldreq	r5, [r4, #12]
 800f7f0:	6833      	ldreq	r3, [r6, #0]
 800f7f2:	1aed      	subeq	r5, r5, r3
 800f7f4:	68a3      	ldr	r3, [r4, #8]
 800f7f6:	bf0c      	ite	eq
 800f7f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f7fc:	2500      	movne	r5, #0
 800f7fe:	4293      	cmp	r3, r2
 800f800:	bfc4      	itt	gt
 800f802:	1a9b      	subgt	r3, r3, r2
 800f804:	18ed      	addgt	r5, r5, r3
 800f806:	2600      	movs	r6, #0
 800f808:	341a      	adds	r4, #26
 800f80a:	42b5      	cmp	r5, r6
 800f80c:	d11a      	bne.n	800f844 <_printf_common+0xc8>
 800f80e:	2000      	movs	r0, #0
 800f810:	e008      	b.n	800f824 <_printf_common+0xa8>
 800f812:	2301      	movs	r3, #1
 800f814:	4652      	mov	r2, sl
 800f816:	4641      	mov	r1, r8
 800f818:	4638      	mov	r0, r7
 800f81a:	47c8      	blx	r9
 800f81c:	3001      	adds	r0, #1
 800f81e:	d103      	bne.n	800f828 <_printf_common+0xac>
 800f820:	f04f 30ff 	mov.w	r0, #4294967295
 800f824:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f828:	3501      	adds	r5, #1
 800f82a:	e7c6      	b.n	800f7ba <_printf_common+0x3e>
 800f82c:	18e1      	adds	r1, r4, r3
 800f82e:	1c5a      	adds	r2, r3, #1
 800f830:	2030      	movs	r0, #48	@ 0x30
 800f832:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f836:	4422      	add	r2, r4
 800f838:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f83c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f840:	3302      	adds	r3, #2
 800f842:	e7c7      	b.n	800f7d4 <_printf_common+0x58>
 800f844:	2301      	movs	r3, #1
 800f846:	4622      	mov	r2, r4
 800f848:	4641      	mov	r1, r8
 800f84a:	4638      	mov	r0, r7
 800f84c:	47c8      	blx	r9
 800f84e:	3001      	adds	r0, #1
 800f850:	d0e6      	beq.n	800f820 <_printf_common+0xa4>
 800f852:	3601      	adds	r6, #1
 800f854:	e7d9      	b.n	800f80a <_printf_common+0x8e>
	...

0800f858 <_printf_i>:
 800f858:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f85c:	7e0f      	ldrb	r7, [r1, #24]
 800f85e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f860:	2f78      	cmp	r7, #120	@ 0x78
 800f862:	4691      	mov	r9, r2
 800f864:	4680      	mov	r8, r0
 800f866:	460c      	mov	r4, r1
 800f868:	469a      	mov	sl, r3
 800f86a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f86e:	d807      	bhi.n	800f880 <_printf_i+0x28>
 800f870:	2f62      	cmp	r7, #98	@ 0x62
 800f872:	d80a      	bhi.n	800f88a <_printf_i+0x32>
 800f874:	2f00      	cmp	r7, #0
 800f876:	f000 80d1 	beq.w	800fa1c <_printf_i+0x1c4>
 800f87a:	2f58      	cmp	r7, #88	@ 0x58
 800f87c:	f000 80b8 	beq.w	800f9f0 <_printf_i+0x198>
 800f880:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f884:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f888:	e03a      	b.n	800f900 <_printf_i+0xa8>
 800f88a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f88e:	2b15      	cmp	r3, #21
 800f890:	d8f6      	bhi.n	800f880 <_printf_i+0x28>
 800f892:	a101      	add	r1, pc, #4	@ (adr r1, 800f898 <_printf_i+0x40>)
 800f894:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f898:	0800f8f1 	.word	0x0800f8f1
 800f89c:	0800f905 	.word	0x0800f905
 800f8a0:	0800f881 	.word	0x0800f881
 800f8a4:	0800f881 	.word	0x0800f881
 800f8a8:	0800f881 	.word	0x0800f881
 800f8ac:	0800f881 	.word	0x0800f881
 800f8b0:	0800f905 	.word	0x0800f905
 800f8b4:	0800f881 	.word	0x0800f881
 800f8b8:	0800f881 	.word	0x0800f881
 800f8bc:	0800f881 	.word	0x0800f881
 800f8c0:	0800f881 	.word	0x0800f881
 800f8c4:	0800fa03 	.word	0x0800fa03
 800f8c8:	0800f92f 	.word	0x0800f92f
 800f8cc:	0800f9bd 	.word	0x0800f9bd
 800f8d0:	0800f881 	.word	0x0800f881
 800f8d4:	0800f881 	.word	0x0800f881
 800f8d8:	0800fa25 	.word	0x0800fa25
 800f8dc:	0800f881 	.word	0x0800f881
 800f8e0:	0800f92f 	.word	0x0800f92f
 800f8e4:	0800f881 	.word	0x0800f881
 800f8e8:	0800f881 	.word	0x0800f881
 800f8ec:	0800f9c5 	.word	0x0800f9c5
 800f8f0:	6833      	ldr	r3, [r6, #0]
 800f8f2:	1d1a      	adds	r2, r3, #4
 800f8f4:	681b      	ldr	r3, [r3, #0]
 800f8f6:	6032      	str	r2, [r6, #0]
 800f8f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f8fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f900:	2301      	movs	r3, #1
 800f902:	e09c      	b.n	800fa3e <_printf_i+0x1e6>
 800f904:	6833      	ldr	r3, [r6, #0]
 800f906:	6820      	ldr	r0, [r4, #0]
 800f908:	1d19      	adds	r1, r3, #4
 800f90a:	6031      	str	r1, [r6, #0]
 800f90c:	0606      	lsls	r6, r0, #24
 800f90e:	d501      	bpl.n	800f914 <_printf_i+0xbc>
 800f910:	681d      	ldr	r5, [r3, #0]
 800f912:	e003      	b.n	800f91c <_printf_i+0xc4>
 800f914:	0645      	lsls	r5, r0, #25
 800f916:	d5fb      	bpl.n	800f910 <_printf_i+0xb8>
 800f918:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f91c:	2d00      	cmp	r5, #0
 800f91e:	da03      	bge.n	800f928 <_printf_i+0xd0>
 800f920:	232d      	movs	r3, #45	@ 0x2d
 800f922:	426d      	negs	r5, r5
 800f924:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f928:	4858      	ldr	r0, [pc, #352]	@ (800fa8c <_printf_i+0x234>)
 800f92a:	230a      	movs	r3, #10
 800f92c:	e011      	b.n	800f952 <_printf_i+0xfa>
 800f92e:	6821      	ldr	r1, [r4, #0]
 800f930:	6833      	ldr	r3, [r6, #0]
 800f932:	0608      	lsls	r0, r1, #24
 800f934:	f853 5b04 	ldr.w	r5, [r3], #4
 800f938:	d402      	bmi.n	800f940 <_printf_i+0xe8>
 800f93a:	0649      	lsls	r1, r1, #25
 800f93c:	bf48      	it	mi
 800f93e:	b2ad      	uxthmi	r5, r5
 800f940:	2f6f      	cmp	r7, #111	@ 0x6f
 800f942:	4852      	ldr	r0, [pc, #328]	@ (800fa8c <_printf_i+0x234>)
 800f944:	6033      	str	r3, [r6, #0]
 800f946:	bf14      	ite	ne
 800f948:	230a      	movne	r3, #10
 800f94a:	2308      	moveq	r3, #8
 800f94c:	2100      	movs	r1, #0
 800f94e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f952:	6866      	ldr	r6, [r4, #4]
 800f954:	60a6      	str	r6, [r4, #8]
 800f956:	2e00      	cmp	r6, #0
 800f958:	db05      	blt.n	800f966 <_printf_i+0x10e>
 800f95a:	6821      	ldr	r1, [r4, #0]
 800f95c:	432e      	orrs	r6, r5
 800f95e:	f021 0104 	bic.w	r1, r1, #4
 800f962:	6021      	str	r1, [r4, #0]
 800f964:	d04b      	beq.n	800f9fe <_printf_i+0x1a6>
 800f966:	4616      	mov	r6, r2
 800f968:	fbb5 f1f3 	udiv	r1, r5, r3
 800f96c:	fb03 5711 	mls	r7, r3, r1, r5
 800f970:	5dc7      	ldrb	r7, [r0, r7]
 800f972:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f976:	462f      	mov	r7, r5
 800f978:	42bb      	cmp	r3, r7
 800f97a:	460d      	mov	r5, r1
 800f97c:	d9f4      	bls.n	800f968 <_printf_i+0x110>
 800f97e:	2b08      	cmp	r3, #8
 800f980:	d10b      	bne.n	800f99a <_printf_i+0x142>
 800f982:	6823      	ldr	r3, [r4, #0]
 800f984:	07df      	lsls	r7, r3, #31
 800f986:	d508      	bpl.n	800f99a <_printf_i+0x142>
 800f988:	6923      	ldr	r3, [r4, #16]
 800f98a:	6861      	ldr	r1, [r4, #4]
 800f98c:	4299      	cmp	r1, r3
 800f98e:	bfde      	ittt	le
 800f990:	2330      	movle	r3, #48	@ 0x30
 800f992:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f996:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f99a:	1b92      	subs	r2, r2, r6
 800f99c:	6122      	str	r2, [r4, #16]
 800f99e:	f8cd a000 	str.w	sl, [sp]
 800f9a2:	464b      	mov	r3, r9
 800f9a4:	aa03      	add	r2, sp, #12
 800f9a6:	4621      	mov	r1, r4
 800f9a8:	4640      	mov	r0, r8
 800f9aa:	f7ff fee7 	bl	800f77c <_printf_common>
 800f9ae:	3001      	adds	r0, #1
 800f9b0:	d14a      	bne.n	800fa48 <_printf_i+0x1f0>
 800f9b2:	f04f 30ff 	mov.w	r0, #4294967295
 800f9b6:	b004      	add	sp, #16
 800f9b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f9bc:	6823      	ldr	r3, [r4, #0]
 800f9be:	f043 0320 	orr.w	r3, r3, #32
 800f9c2:	6023      	str	r3, [r4, #0]
 800f9c4:	4832      	ldr	r0, [pc, #200]	@ (800fa90 <_printf_i+0x238>)
 800f9c6:	2778      	movs	r7, #120	@ 0x78
 800f9c8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f9cc:	6823      	ldr	r3, [r4, #0]
 800f9ce:	6831      	ldr	r1, [r6, #0]
 800f9d0:	061f      	lsls	r7, r3, #24
 800f9d2:	f851 5b04 	ldr.w	r5, [r1], #4
 800f9d6:	d402      	bmi.n	800f9de <_printf_i+0x186>
 800f9d8:	065f      	lsls	r7, r3, #25
 800f9da:	bf48      	it	mi
 800f9dc:	b2ad      	uxthmi	r5, r5
 800f9de:	6031      	str	r1, [r6, #0]
 800f9e0:	07d9      	lsls	r1, r3, #31
 800f9e2:	bf44      	itt	mi
 800f9e4:	f043 0320 	orrmi.w	r3, r3, #32
 800f9e8:	6023      	strmi	r3, [r4, #0]
 800f9ea:	b11d      	cbz	r5, 800f9f4 <_printf_i+0x19c>
 800f9ec:	2310      	movs	r3, #16
 800f9ee:	e7ad      	b.n	800f94c <_printf_i+0xf4>
 800f9f0:	4826      	ldr	r0, [pc, #152]	@ (800fa8c <_printf_i+0x234>)
 800f9f2:	e7e9      	b.n	800f9c8 <_printf_i+0x170>
 800f9f4:	6823      	ldr	r3, [r4, #0]
 800f9f6:	f023 0320 	bic.w	r3, r3, #32
 800f9fa:	6023      	str	r3, [r4, #0]
 800f9fc:	e7f6      	b.n	800f9ec <_printf_i+0x194>
 800f9fe:	4616      	mov	r6, r2
 800fa00:	e7bd      	b.n	800f97e <_printf_i+0x126>
 800fa02:	6833      	ldr	r3, [r6, #0]
 800fa04:	6825      	ldr	r5, [r4, #0]
 800fa06:	6961      	ldr	r1, [r4, #20]
 800fa08:	1d18      	adds	r0, r3, #4
 800fa0a:	6030      	str	r0, [r6, #0]
 800fa0c:	062e      	lsls	r6, r5, #24
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	d501      	bpl.n	800fa16 <_printf_i+0x1be>
 800fa12:	6019      	str	r1, [r3, #0]
 800fa14:	e002      	b.n	800fa1c <_printf_i+0x1c4>
 800fa16:	0668      	lsls	r0, r5, #25
 800fa18:	d5fb      	bpl.n	800fa12 <_printf_i+0x1ba>
 800fa1a:	8019      	strh	r1, [r3, #0]
 800fa1c:	2300      	movs	r3, #0
 800fa1e:	6123      	str	r3, [r4, #16]
 800fa20:	4616      	mov	r6, r2
 800fa22:	e7bc      	b.n	800f99e <_printf_i+0x146>
 800fa24:	6833      	ldr	r3, [r6, #0]
 800fa26:	1d1a      	adds	r2, r3, #4
 800fa28:	6032      	str	r2, [r6, #0]
 800fa2a:	681e      	ldr	r6, [r3, #0]
 800fa2c:	6862      	ldr	r2, [r4, #4]
 800fa2e:	2100      	movs	r1, #0
 800fa30:	4630      	mov	r0, r6
 800fa32:	f7f0 fc1d 	bl	8000270 <memchr>
 800fa36:	b108      	cbz	r0, 800fa3c <_printf_i+0x1e4>
 800fa38:	1b80      	subs	r0, r0, r6
 800fa3a:	6060      	str	r0, [r4, #4]
 800fa3c:	6863      	ldr	r3, [r4, #4]
 800fa3e:	6123      	str	r3, [r4, #16]
 800fa40:	2300      	movs	r3, #0
 800fa42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fa46:	e7aa      	b.n	800f99e <_printf_i+0x146>
 800fa48:	6923      	ldr	r3, [r4, #16]
 800fa4a:	4632      	mov	r2, r6
 800fa4c:	4649      	mov	r1, r9
 800fa4e:	4640      	mov	r0, r8
 800fa50:	47d0      	blx	sl
 800fa52:	3001      	adds	r0, #1
 800fa54:	d0ad      	beq.n	800f9b2 <_printf_i+0x15a>
 800fa56:	6823      	ldr	r3, [r4, #0]
 800fa58:	079b      	lsls	r3, r3, #30
 800fa5a:	d413      	bmi.n	800fa84 <_printf_i+0x22c>
 800fa5c:	68e0      	ldr	r0, [r4, #12]
 800fa5e:	9b03      	ldr	r3, [sp, #12]
 800fa60:	4298      	cmp	r0, r3
 800fa62:	bfb8      	it	lt
 800fa64:	4618      	movlt	r0, r3
 800fa66:	e7a6      	b.n	800f9b6 <_printf_i+0x15e>
 800fa68:	2301      	movs	r3, #1
 800fa6a:	4632      	mov	r2, r6
 800fa6c:	4649      	mov	r1, r9
 800fa6e:	4640      	mov	r0, r8
 800fa70:	47d0      	blx	sl
 800fa72:	3001      	adds	r0, #1
 800fa74:	d09d      	beq.n	800f9b2 <_printf_i+0x15a>
 800fa76:	3501      	adds	r5, #1
 800fa78:	68e3      	ldr	r3, [r4, #12]
 800fa7a:	9903      	ldr	r1, [sp, #12]
 800fa7c:	1a5b      	subs	r3, r3, r1
 800fa7e:	42ab      	cmp	r3, r5
 800fa80:	dcf2      	bgt.n	800fa68 <_printf_i+0x210>
 800fa82:	e7eb      	b.n	800fa5c <_printf_i+0x204>
 800fa84:	2500      	movs	r5, #0
 800fa86:	f104 0619 	add.w	r6, r4, #25
 800fa8a:	e7f5      	b.n	800fa78 <_printf_i+0x220>
 800fa8c:	08016488 	.word	0x08016488
 800fa90:	08016499 	.word	0x08016499

0800fa94 <_scanf_float>:
 800fa94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa98:	b087      	sub	sp, #28
 800fa9a:	4691      	mov	r9, r2
 800fa9c:	9303      	str	r3, [sp, #12]
 800fa9e:	688b      	ldr	r3, [r1, #8]
 800faa0:	1e5a      	subs	r2, r3, #1
 800faa2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800faa6:	bf81      	itttt	hi
 800faa8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800faac:	eb03 0b05 	addhi.w	fp, r3, r5
 800fab0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800fab4:	608b      	strhi	r3, [r1, #8]
 800fab6:	680b      	ldr	r3, [r1, #0]
 800fab8:	460a      	mov	r2, r1
 800faba:	f04f 0500 	mov.w	r5, #0
 800fabe:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800fac2:	f842 3b1c 	str.w	r3, [r2], #28
 800fac6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800faca:	4680      	mov	r8, r0
 800facc:	460c      	mov	r4, r1
 800face:	bf98      	it	ls
 800fad0:	f04f 0b00 	movls.w	fp, #0
 800fad4:	9201      	str	r2, [sp, #4]
 800fad6:	4616      	mov	r6, r2
 800fad8:	46aa      	mov	sl, r5
 800fada:	462f      	mov	r7, r5
 800fadc:	9502      	str	r5, [sp, #8]
 800fade:	68a2      	ldr	r2, [r4, #8]
 800fae0:	b15a      	cbz	r2, 800fafa <_scanf_float+0x66>
 800fae2:	f8d9 3000 	ldr.w	r3, [r9]
 800fae6:	781b      	ldrb	r3, [r3, #0]
 800fae8:	2b4e      	cmp	r3, #78	@ 0x4e
 800faea:	d863      	bhi.n	800fbb4 <_scanf_float+0x120>
 800faec:	2b40      	cmp	r3, #64	@ 0x40
 800faee:	d83b      	bhi.n	800fb68 <_scanf_float+0xd4>
 800faf0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800faf4:	b2c8      	uxtb	r0, r1
 800faf6:	280e      	cmp	r0, #14
 800faf8:	d939      	bls.n	800fb6e <_scanf_float+0xda>
 800fafa:	b11f      	cbz	r7, 800fb04 <_scanf_float+0x70>
 800fafc:	6823      	ldr	r3, [r4, #0]
 800fafe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fb02:	6023      	str	r3, [r4, #0]
 800fb04:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fb08:	f1ba 0f01 	cmp.w	sl, #1
 800fb0c:	f200 8114 	bhi.w	800fd38 <_scanf_float+0x2a4>
 800fb10:	9b01      	ldr	r3, [sp, #4]
 800fb12:	429e      	cmp	r6, r3
 800fb14:	f200 8105 	bhi.w	800fd22 <_scanf_float+0x28e>
 800fb18:	2001      	movs	r0, #1
 800fb1a:	b007      	add	sp, #28
 800fb1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb20:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800fb24:	2a0d      	cmp	r2, #13
 800fb26:	d8e8      	bhi.n	800fafa <_scanf_float+0x66>
 800fb28:	a101      	add	r1, pc, #4	@ (adr r1, 800fb30 <_scanf_float+0x9c>)
 800fb2a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800fb2e:	bf00      	nop
 800fb30:	0800fc79 	.word	0x0800fc79
 800fb34:	0800fafb 	.word	0x0800fafb
 800fb38:	0800fafb 	.word	0x0800fafb
 800fb3c:	0800fafb 	.word	0x0800fafb
 800fb40:	0800fcd5 	.word	0x0800fcd5
 800fb44:	0800fcaf 	.word	0x0800fcaf
 800fb48:	0800fafb 	.word	0x0800fafb
 800fb4c:	0800fafb 	.word	0x0800fafb
 800fb50:	0800fc87 	.word	0x0800fc87
 800fb54:	0800fafb 	.word	0x0800fafb
 800fb58:	0800fafb 	.word	0x0800fafb
 800fb5c:	0800fafb 	.word	0x0800fafb
 800fb60:	0800fafb 	.word	0x0800fafb
 800fb64:	0800fc43 	.word	0x0800fc43
 800fb68:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800fb6c:	e7da      	b.n	800fb24 <_scanf_float+0x90>
 800fb6e:	290e      	cmp	r1, #14
 800fb70:	d8c3      	bhi.n	800fafa <_scanf_float+0x66>
 800fb72:	a001      	add	r0, pc, #4	@ (adr r0, 800fb78 <_scanf_float+0xe4>)
 800fb74:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800fb78:	0800fc33 	.word	0x0800fc33
 800fb7c:	0800fafb 	.word	0x0800fafb
 800fb80:	0800fc33 	.word	0x0800fc33
 800fb84:	0800fcc3 	.word	0x0800fcc3
 800fb88:	0800fafb 	.word	0x0800fafb
 800fb8c:	0800fbd5 	.word	0x0800fbd5
 800fb90:	0800fc19 	.word	0x0800fc19
 800fb94:	0800fc19 	.word	0x0800fc19
 800fb98:	0800fc19 	.word	0x0800fc19
 800fb9c:	0800fc19 	.word	0x0800fc19
 800fba0:	0800fc19 	.word	0x0800fc19
 800fba4:	0800fc19 	.word	0x0800fc19
 800fba8:	0800fc19 	.word	0x0800fc19
 800fbac:	0800fc19 	.word	0x0800fc19
 800fbb0:	0800fc19 	.word	0x0800fc19
 800fbb4:	2b6e      	cmp	r3, #110	@ 0x6e
 800fbb6:	d809      	bhi.n	800fbcc <_scanf_float+0x138>
 800fbb8:	2b60      	cmp	r3, #96	@ 0x60
 800fbba:	d8b1      	bhi.n	800fb20 <_scanf_float+0x8c>
 800fbbc:	2b54      	cmp	r3, #84	@ 0x54
 800fbbe:	d07b      	beq.n	800fcb8 <_scanf_float+0x224>
 800fbc0:	2b59      	cmp	r3, #89	@ 0x59
 800fbc2:	d19a      	bne.n	800fafa <_scanf_float+0x66>
 800fbc4:	2d07      	cmp	r5, #7
 800fbc6:	d198      	bne.n	800fafa <_scanf_float+0x66>
 800fbc8:	2508      	movs	r5, #8
 800fbca:	e02f      	b.n	800fc2c <_scanf_float+0x198>
 800fbcc:	2b74      	cmp	r3, #116	@ 0x74
 800fbce:	d073      	beq.n	800fcb8 <_scanf_float+0x224>
 800fbd0:	2b79      	cmp	r3, #121	@ 0x79
 800fbd2:	e7f6      	b.n	800fbc2 <_scanf_float+0x12e>
 800fbd4:	6821      	ldr	r1, [r4, #0]
 800fbd6:	05c8      	lsls	r0, r1, #23
 800fbd8:	d51e      	bpl.n	800fc18 <_scanf_float+0x184>
 800fbda:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800fbde:	6021      	str	r1, [r4, #0]
 800fbe0:	3701      	adds	r7, #1
 800fbe2:	f1bb 0f00 	cmp.w	fp, #0
 800fbe6:	d003      	beq.n	800fbf0 <_scanf_float+0x15c>
 800fbe8:	3201      	adds	r2, #1
 800fbea:	f10b 3bff 	add.w	fp, fp, #4294967295
 800fbee:	60a2      	str	r2, [r4, #8]
 800fbf0:	68a3      	ldr	r3, [r4, #8]
 800fbf2:	3b01      	subs	r3, #1
 800fbf4:	60a3      	str	r3, [r4, #8]
 800fbf6:	6923      	ldr	r3, [r4, #16]
 800fbf8:	3301      	adds	r3, #1
 800fbfa:	6123      	str	r3, [r4, #16]
 800fbfc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800fc00:	3b01      	subs	r3, #1
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	f8c9 3004 	str.w	r3, [r9, #4]
 800fc08:	f340 8082 	ble.w	800fd10 <_scanf_float+0x27c>
 800fc0c:	f8d9 3000 	ldr.w	r3, [r9]
 800fc10:	3301      	adds	r3, #1
 800fc12:	f8c9 3000 	str.w	r3, [r9]
 800fc16:	e762      	b.n	800fade <_scanf_float+0x4a>
 800fc18:	eb1a 0105 	adds.w	r1, sl, r5
 800fc1c:	f47f af6d 	bne.w	800fafa <_scanf_float+0x66>
 800fc20:	6822      	ldr	r2, [r4, #0]
 800fc22:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800fc26:	6022      	str	r2, [r4, #0]
 800fc28:	460d      	mov	r5, r1
 800fc2a:	468a      	mov	sl, r1
 800fc2c:	f806 3b01 	strb.w	r3, [r6], #1
 800fc30:	e7de      	b.n	800fbf0 <_scanf_float+0x15c>
 800fc32:	6822      	ldr	r2, [r4, #0]
 800fc34:	0610      	lsls	r0, r2, #24
 800fc36:	f57f af60 	bpl.w	800fafa <_scanf_float+0x66>
 800fc3a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800fc3e:	6022      	str	r2, [r4, #0]
 800fc40:	e7f4      	b.n	800fc2c <_scanf_float+0x198>
 800fc42:	f1ba 0f00 	cmp.w	sl, #0
 800fc46:	d10c      	bne.n	800fc62 <_scanf_float+0x1ce>
 800fc48:	b977      	cbnz	r7, 800fc68 <_scanf_float+0x1d4>
 800fc4a:	6822      	ldr	r2, [r4, #0]
 800fc4c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800fc50:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800fc54:	d108      	bne.n	800fc68 <_scanf_float+0x1d4>
 800fc56:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800fc5a:	6022      	str	r2, [r4, #0]
 800fc5c:	f04f 0a01 	mov.w	sl, #1
 800fc60:	e7e4      	b.n	800fc2c <_scanf_float+0x198>
 800fc62:	f1ba 0f02 	cmp.w	sl, #2
 800fc66:	d050      	beq.n	800fd0a <_scanf_float+0x276>
 800fc68:	2d01      	cmp	r5, #1
 800fc6a:	d002      	beq.n	800fc72 <_scanf_float+0x1de>
 800fc6c:	2d04      	cmp	r5, #4
 800fc6e:	f47f af44 	bne.w	800fafa <_scanf_float+0x66>
 800fc72:	3501      	adds	r5, #1
 800fc74:	b2ed      	uxtb	r5, r5
 800fc76:	e7d9      	b.n	800fc2c <_scanf_float+0x198>
 800fc78:	f1ba 0f01 	cmp.w	sl, #1
 800fc7c:	f47f af3d 	bne.w	800fafa <_scanf_float+0x66>
 800fc80:	f04f 0a02 	mov.w	sl, #2
 800fc84:	e7d2      	b.n	800fc2c <_scanf_float+0x198>
 800fc86:	b975      	cbnz	r5, 800fca6 <_scanf_float+0x212>
 800fc88:	2f00      	cmp	r7, #0
 800fc8a:	f47f af37 	bne.w	800fafc <_scanf_float+0x68>
 800fc8e:	6822      	ldr	r2, [r4, #0]
 800fc90:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800fc94:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800fc98:	f040 8103 	bne.w	800fea2 <_scanf_float+0x40e>
 800fc9c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800fca0:	6022      	str	r2, [r4, #0]
 800fca2:	2501      	movs	r5, #1
 800fca4:	e7c2      	b.n	800fc2c <_scanf_float+0x198>
 800fca6:	2d03      	cmp	r5, #3
 800fca8:	d0e3      	beq.n	800fc72 <_scanf_float+0x1de>
 800fcaa:	2d05      	cmp	r5, #5
 800fcac:	e7df      	b.n	800fc6e <_scanf_float+0x1da>
 800fcae:	2d02      	cmp	r5, #2
 800fcb0:	f47f af23 	bne.w	800fafa <_scanf_float+0x66>
 800fcb4:	2503      	movs	r5, #3
 800fcb6:	e7b9      	b.n	800fc2c <_scanf_float+0x198>
 800fcb8:	2d06      	cmp	r5, #6
 800fcba:	f47f af1e 	bne.w	800fafa <_scanf_float+0x66>
 800fcbe:	2507      	movs	r5, #7
 800fcc0:	e7b4      	b.n	800fc2c <_scanf_float+0x198>
 800fcc2:	6822      	ldr	r2, [r4, #0]
 800fcc4:	0591      	lsls	r1, r2, #22
 800fcc6:	f57f af18 	bpl.w	800fafa <_scanf_float+0x66>
 800fcca:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800fcce:	6022      	str	r2, [r4, #0]
 800fcd0:	9702      	str	r7, [sp, #8]
 800fcd2:	e7ab      	b.n	800fc2c <_scanf_float+0x198>
 800fcd4:	6822      	ldr	r2, [r4, #0]
 800fcd6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800fcda:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800fcde:	d005      	beq.n	800fcec <_scanf_float+0x258>
 800fce0:	0550      	lsls	r0, r2, #21
 800fce2:	f57f af0a 	bpl.w	800fafa <_scanf_float+0x66>
 800fce6:	2f00      	cmp	r7, #0
 800fce8:	f000 80db 	beq.w	800fea2 <_scanf_float+0x40e>
 800fcec:	0591      	lsls	r1, r2, #22
 800fcee:	bf58      	it	pl
 800fcf0:	9902      	ldrpl	r1, [sp, #8]
 800fcf2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800fcf6:	bf58      	it	pl
 800fcf8:	1a79      	subpl	r1, r7, r1
 800fcfa:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800fcfe:	bf58      	it	pl
 800fd00:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800fd04:	6022      	str	r2, [r4, #0]
 800fd06:	2700      	movs	r7, #0
 800fd08:	e790      	b.n	800fc2c <_scanf_float+0x198>
 800fd0a:	f04f 0a03 	mov.w	sl, #3
 800fd0e:	e78d      	b.n	800fc2c <_scanf_float+0x198>
 800fd10:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800fd14:	4649      	mov	r1, r9
 800fd16:	4640      	mov	r0, r8
 800fd18:	4798      	blx	r3
 800fd1a:	2800      	cmp	r0, #0
 800fd1c:	f43f aedf 	beq.w	800fade <_scanf_float+0x4a>
 800fd20:	e6eb      	b.n	800fafa <_scanf_float+0x66>
 800fd22:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800fd26:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800fd2a:	464a      	mov	r2, r9
 800fd2c:	4640      	mov	r0, r8
 800fd2e:	4798      	blx	r3
 800fd30:	6923      	ldr	r3, [r4, #16]
 800fd32:	3b01      	subs	r3, #1
 800fd34:	6123      	str	r3, [r4, #16]
 800fd36:	e6eb      	b.n	800fb10 <_scanf_float+0x7c>
 800fd38:	1e6b      	subs	r3, r5, #1
 800fd3a:	2b06      	cmp	r3, #6
 800fd3c:	d824      	bhi.n	800fd88 <_scanf_float+0x2f4>
 800fd3e:	2d02      	cmp	r5, #2
 800fd40:	d836      	bhi.n	800fdb0 <_scanf_float+0x31c>
 800fd42:	9b01      	ldr	r3, [sp, #4]
 800fd44:	429e      	cmp	r6, r3
 800fd46:	f67f aee7 	bls.w	800fb18 <_scanf_float+0x84>
 800fd4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800fd4e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800fd52:	464a      	mov	r2, r9
 800fd54:	4640      	mov	r0, r8
 800fd56:	4798      	blx	r3
 800fd58:	6923      	ldr	r3, [r4, #16]
 800fd5a:	3b01      	subs	r3, #1
 800fd5c:	6123      	str	r3, [r4, #16]
 800fd5e:	e7f0      	b.n	800fd42 <_scanf_float+0x2ae>
 800fd60:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800fd64:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800fd68:	464a      	mov	r2, r9
 800fd6a:	4640      	mov	r0, r8
 800fd6c:	4798      	blx	r3
 800fd6e:	6923      	ldr	r3, [r4, #16]
 800fd70:	3b01      	subs	r3, #1
 800fd72:	6123      	str	r3, [r4, #16]
 800fd74:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fd78:	fa5f fa8a 	uxtb.w	sl, sl
 800fd7c:	f1ba 0f02 	cmp.w	sl, #2
 800fd80:	d1ee      	bne.n	800fd60 <_scanf_float+0x2cc>
 800fd82:	3d03      	subs	r5, #3
 800fd84:	b2ed      	uxtb	r5, r5
 800fd86:	1b76      	subs	r6, r6, r5
 800fd88:	6823      	ldr	r3, [r4, #0]
 800fd8a:	05da      	lsls	r2, r3, #23
 800fd8c:	d530      	bpl.n	800fdf0 <_scanf_float+0x35c>
 800fd8e:	055b      	lsls	r3, r3, #21
 800fd90:	d511      	bpl.n	800fdb6 <_scanf_float+0x322>
 800fd92:	9b01      	ldr	r3, [sp, #4]
 800fd94:	429e      	cmp	r6, r3
 800fd96:	f67f aebf 	bls.w	800fb18 <_scanf_float+0x84>
 800fd9a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800fd9e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800fda2:	464a      	mov	r2, r9
 800fda4:	4640      	mov	r0, r8
 800fda6:	4798      	blx	r3
 800fda8:	6923      	ldr	r3, [r4, #16]
 800fdaa:	3b01      	subs	r3, #1
 800fdac:	6123      	str	r3, [r4, #16]
 800fdae:	e7f0      	b.n	800fd92 <_scanf_float+0x2fe>
 800fdb0:	46aa      	mov	sl, r5
 800fdb2:	46b3      	mov	fp, r6
 800fdb4:	e7de      	b.n	800fd74 <_scanf_float+0x2e0>
 800fdb6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800fdba:	6923      	ldr	r3, [r4, #16]
 800fdbc:	2965      	cmp	r1, #101	@ 0x65
 800fdbe:	f103 33ff 	add.w	r3, r3, #4294967295
 800fdc2:	f106 35ff 	add.w	r5, r6, #4294967295
 800fdc6:	6123      	str	r3, [r4, #16]
 800fdc8:	d00c      	beq.n	800fde4 <_scanf_float+0x350>
 800fdca:	2945      	cmp	r1, #69	@ 0x45
 800fdcc:	d00a      	beq.n	800fde4 <_scanf_float+0x350>
 800fdce:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800fdd2:	464a      	mov	r2, r9
 800fdd4:	4640      	mov	r0, r8
 800fdd6:	4798      	blx	r3
 800fdd8:	6923      	ldr	r3, [r4, #16]
 800fdda:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800fdde:	3b01      	subs	r3, #1
 800fde0:	1eb5      	subs	r5, r6, #2
 800fde2:	6123      	str	r3, [r4, #16]
 800fde4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800fde8:	464a      	mov	r2, r9
 800fdea:	4640      	mov	r0, r8
 800fdec:	4798      	blx	r3
 800fdee:	462e      	mov	r6, r5
 800fdf0:	6822      	ldr	r2, [r4, #0]
 800fdf2:	f012 0210 	ands.w	r2, r2, #16
 800fdf6:	d001      	beq.n	800fdfc <_scanf_float+0x368>
 800fdf8:	2000      	movs	r0, #0
 800fdfa:	e68e      	b.n	800fb1a <_scanf_float+0x86>
 800fdfc:	7032      	strb	r2, [r6, #0]
 800fdfe:	6823      	ldr	r3, [r4, #0]
 800fe00:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800fe04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800fe08:	d125      	bne.n	800fe56 <_scanf_float+0x3c2>
 800fe0a:	9b02      	ldr	r3, [sp, #8]
 800fe0c:	429f      	cmp	r7, r3
 800fe0e:	d00a      	beq.n	800fe26 <_scanf_float+0x392>
 800fe10:	1bda      	subs	r2, r3, r7
 800fe12:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800fe16:	429e      	cmp	r6, r3
 800fe18:	bf28      	it	cs
 800fe1a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800fe1e:	4922      	ldr	r1, [pc, #136]	@ (800fea8 <_scanf_float+0x414>)
 800fe20:	4630      	mov	r0, r6
 800fe22:	f000 f9b5 	bl	8010190 <siprintf>
 800fe26:	9901      	ldr	r1, [sp, #4]
 800fe28:	2200      	movs	r2, #0
 800fe2a:	4640      	mov	r0, r8
 800fe2c:	f7ff f944 	bl	800f0b8 <_strtod_r>
 800fe30:	9b03      	ldr	r3, [sp, #12]
 800fe32:	6821      	ldr	r1, [r4, #0]
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	f011 0f02 	tst.w	r1, #2
 800fe3a:	ec57 6b10 	vmov	r6, r7, d0
 800fe3e:	f103 0204 	add.w	r2, r3, #4
 800fe42:	d015      	beq.n	800fe70 <_scanf_float+0x3dc>
 800fe44:	9903      	ldr	r1, [sp, #12]
 800fe46:	600a      	str	r2, [r1, #0]
 800fe48:	681b      	ldr	r3, [r3, #0]
 800fe4a:	e9c3 6700 	strd	r6, r7, [r3]
 800fe4e:	68e3      	ldr	r3, [r4, #12]
 800fe50:	3301      	adds	r3, #1
 800fe52:	60e3      	str	r3, [r4, #12]
 800fe54:	e7d0      	b.n	800fdf8 <_scanf_float+0x364>
 800fe56:	9b04      	ldr	r3, [sp, #16]
 800fe58:	2b00      	cmp	r3, #0
 800fe5a:	d0e4      	beq.n	800fe26 <_scanf_float+0x392>
 800fe5c:	9905      	ldr	r1, [sp, #20]
 800fe5e:	230a      	movs	r3, #10
 800fe60:	3101      	adds	r1, #1
 800fe62:	4640      	mov	r0, r8
 800fe64:	f7ff f9b4 	bl	800f1d0 <_strtol_r>
 800fe68:	9b04      	ldr	r3, [sp, #16]
 800fe6a:	9e05      	ldr	r6, [sp, #20]
 800fe6c:	1ac2      	subs	r2, r0, r3
 800fe6e:	e7d0      	b.n	800fe12 <_scanf_float+0x37e>
 800fe70:	f011 0f04 	tst.w	r1, #4
 800fe74:	9903      	ldr	r1, [sp, #12]
 800fe76:	600a      	str	r2, [r1, #0]
 800fe78:	d1e6      	bne.n	800fe48 <_scanf_float+0x3b4>
 800fe7a:	681d      	ldr	r5, [r3, #0]
 800fe7c:	4632      	mov	r2, r6
 800fe7e:	463b      	mov	r3, r7
 800fe80:	4630      	mov	r0, r6
 800fe82:	4639      	mov	r1, r7
 800fe84:	f7f0 fea2 	bl	8000bcc <__aeabi_dcmpun>
 800fe88:	b128      	cbz	r0, 800fe96 <_scanf_float+0x402>
 800fe8a:	4808      	ldr	r0, [pc, #32]	@ (800feac <_scanf_float+0x418>)
 800fe8c:	f000 fbc4 	bl	8010618 <nanf>
 800fe90:	ed85 0a00 	vstr	s0, [r5]
 800fe94:	e7db      	b.n	800fe4e <_scanf_float+0x3ba>
 800fe96:	4630      	mov	r0, r6
 800fe98:	4639      	mov	r1, r7
 800fe9a:	f7f0 fef5 	bl	8000c88 <__aeabi_d2f>
 800fe9e:	6028      	str	r0, [r5, #0]
 800fea0:	e7d5      	b.n	800fe4e <_scanf_float+0x3ba>
 800fea2:	2700      	movs	r7, #0
 800fea4:	e62e      	b.n	800fb04 <_scanf_float+0x70>
 800fea6:	bf00      	nop
 800fea8:	080164aa 	.word	0x080164aa
 800feac:	080164f2 	.word	0x080164f2

0800feb0 <std>:
 800feb0:	2300      	movs	r3, #0
 800feb2:	b510      	push	{r4, lr}
 800feb4:	4604      	mov	r4, r0
 800feb6:	e9c0 3300 	strd	r3, r3, [r0]
 800feba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800febe:	6083      	str	r3, [r0, #8]
 800fec0:	8181      	strh	r1, [r0, #12]
 800fec2:	6643      	str	r3, [r0, #100]	@ 0x64
 800fec4:	81c2      	strh	r2, [r0, #14]
 800fec6:	6183      	str	r3, [r0, #24]
 800fec8:	4619      	mov	r1, r3
 800feca:	2208      	movs	r2, #8
 800fecc:	305c      	adds	r0, #92	@ 0x5c
 800fece:	f000 fa83 	bl	80103d8 <memset>
 800fed2:	4b0d      	ldr	r3, [pc, #52]	@ (800ff08 <std+0x58>)
 800fed4:	6263      	str	r3, [r4, #36]	@ 0x24
 800fed6:	4b0d      	ldr	r3, [pc, #52]	@ (800ff0c <std+0x5c>)
 800fed8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800feda:	4b0d      	ldr	r3, [pc, #52]	@ (800ff10 <std+0x60>)
 800fedc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800fede:	4b0d      	ldr	r3, [pc, #52]	@ (800ff14 <std+0x64>)
 800fee0:	6323      	str	r3, [r4, #48]	@ 0x30
 800fee2:	4b0d      	ldr	r3, [pc, #52]	@ (800ff18 <std+0x68>)
 800fee4:	6224      	str	r4, [r4, #32]
 800fee6:	429c      	cmp	r4, r3
 800fee8:	d006      	beq.n	800fef8 <std+0x48>
 800feea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800feee:	4294      	cmp	r4, r2
 800fef0:	d002      	beq.n	800fef8 <std+0x48>
 800fef2:	33d0      	adds	r3, #208	@ 0xd0
 800fef4:	429c      	cmp	r4, r3
 800fef6:	d105      	bne.n	800ff04 <std+0x54>
 800fef8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800fefc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ff00:	f000 bb6e 	b.w	80105e0 <__retarget_lock_init_recursive>
 800ff04:	bd10      	pop	{r4, pc}
 800ff06:	bf00      	nop
 800ff08:	080101d5 	.word	0x080101d5
 800ff0c:	080101f7 	.word	0x080101f7
 800ff10:	0801022f 	.word	0x0801022f
 800ff14:	08010253 	.word	0x08010253
 800ff18:	2001d480 	.word	0x2001d480

0800ff1c <stdio_exit_handler>:
 800ff1c:	4a02      	ldr	r2, [pc, #8]	@ (800ff28 <stdio_exit_handler+0xc>)
 800ff1e:	4903      	ldr	r1, [pc, #12]	@ (800ff2c <stdio_exit_handler+0x10>)
 800ff20:	4803      	ldr	r0, [pc, #12]	@ (800ff30 <stdio_exit_handler+0x14>)
 800ff22:	f000 b869 	b.w	800fff8 <_fwalk_sglue>
 800ff26:	bf00      	nop
 800ff28:	20000060 	.word	0x20000060
 800ff2c:	08012b51 	.word	0x08012b51
 800ff30:	200001dc 	.word	0x200001dc

0800ff34 <cleanup_stdio>:
 800ff34:	6841      	ldr	r1, [r0, #4]
 800ff36:	4b0c      	ldr	r3, [pc, #48]	@ (800ff68 <cleanup_stdio+0x34>)
 800ff38:	4299      	cmp	r1, r3
 800ff3a:	b510      	push	{r4, lr}
 800ff3c:	4604      	mov	r4, r0
 800ff3e:	d001      	beq.n	800ff44 <cleanup_stdio+0x10>
 800ff40:	f002 fe06 	bl	8012b50 <_fflush_r>
 800ff44:	68a1      	ldr	r1, [r4, #8]
 800ff46:	4b09      	ldr	r3, [pc, #36]	@ (800ff6c <cleanup_stdio+0x38>)
 800ff48:	4299      	cmp	r1, r3
 800ff4a:	d002      	beq.n	800ff52 <cleanup_stdio+0x1e>
 800ff4c:	4620      	mov	r0, r4
 800ff4e:	f002 fdff 	bl	8012b50 <_fflush_r>
 800ff52:	68e1      	ldr	r1, [r4, #12]
 800ff54:	4b06      	ldr	r3, [pc, #24]	@ (800ff70 <cleanup_stdio+0x3c>)
 800ff56:	4299      	cmp	r1, r3
 800ff58:	d004      	beq.n	800ff64 <cleanup_stdio+0x30>
 800ff5a:	4620      	mov	r0, r4
 800ff5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ff60:	f002 bdf6 	b.w	8012b50 <_fflush_r>
 800ff64:	bd10      	pop	{r4, pc}
 800ff66:	bf00      	nop
 800ff68:	2001d480 	.word	0x2001d480
 800ff6c:	2001d4e8 	.word	0x2001d4e8
 800ff70:	2001d550 	.word	0x2001d550

0800ff74 <global_stdio_init.part.0>:
 800ff74:	b510      	push	{r4, lr}
 800ff76:	4b0b      	ldr	r3, [pc, #44]	@ (800ffa4 <global_stdio_init.part.0+0x30>)
 800ff78:	4c0b      	ldr	r4, [pc, #44]	@ (800ffa8 <global_stdio_init.part.0+0x34>)
 800ff7a:	4a0c      	ldr	r2, [pc, #48]	@ (800ffac <global_stdio_init.part.0+0x38>)
 800ff7c:	601a      	str	r2, [r3, #0]
 800ff7e:	4620      	mov	r0, r4
 800ff80:	2200      	movs	r2, #0
 800ff82:	2104      	movs	r1, #4
 800ff84:	f7ff ff94 	bl	800feb0 <std>
 800ff88:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ff8c:	2201      	movs	r2, #1
 800ff8e:	2109      	movs	r1, #9
 800ff90:	f7ff ff8e 	bl	800feb0 <std>
 800ff94:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ff98:	2202      	movs	r2, #2
 800ff9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ff9e:	2112      	movs	r1, #18
 800ffa0:	f7ff bf86 	b.w	800feb0 <std>
 800ffa4:	2001d5b8 	.word	0x2001d5b8
 800ffa8:	2001d480 	.word	0x2001d480
 800ffac:	0800ff1d 	.word	0x0800ff1d

0800ffb0 <__sfp_lock_acquire>:
 800ffb0:	4801      	ldr	r0, [pc, #4]	@ (800ffb8 <__sfp_lock_acquire+0x8>)
 800ffb2:	f000 bb16 	b.w	80105e2 <__retarget_lock_acquire_recursive>
 800ffb6:	bf00      	nop
 800ffb8:	2001d5c1 	.word	0x2001d5c1

0800ffbc <__sfp_lock_release>:
 800ffbc:	4801      	ldr	r0, [pc, #4]	@ (800ffc4 <__sfp_lock_release+0x8>)
 800ffbe:	f000 bb11 	b.w	80105e4 <__retarget_lock_release_recursive>
 800ffc2:	bf00      	nop
 800ffc4:	2001d5c1 	.word	0x2001d5c1

0800ffc8 <__sinit>:
 800ffc8:	b510      	push	{r4, lr}
 800ffca:	4604      	mov	r4, r0
 800ffcc:	f7ff fff0 	bl	800ffb0 <__sfp_lock_acquire>
 800ffd0:	6a23      	ldr	r3, [r4, #32]
 800ffd2:	b11b      	cbz	r3, 800ffdc <__sinit+0x14>
 800ffd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ffd8:	f7ff bff0 	b.w	800ffbc <__sfp_lock_release>
 800ffdc:	4b04      	ldr	r3, [pc, #16]	@ (800fff0 <__sinit+0x28>)
 800ffde:	6223      	str	r3, [r4, #32]
 800ffe0:	4b04      	ldr	r3, [pc, #16]	@ (800fff4 <__sinit+0x2c>)
 800ffe2:	681b      	ldr	r3, [r3, #0]
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	d1f5      	bne.n	800ffd4 <__sinit+0xc>
 800ffe8:	f7ff ffc4 	bl	800ff74 <global_stdio_init.part.0>
 800ffec:	e7f2      	b.n	800ffd4 <__sinit+0xc>
 800ffee:	bf00      	nop
 800fff0:	0800ff35 	.word	0x0800ff35
 800fff4:	2001d5b8 	.word	0x2001d5b8

0800fff8 <_fwalk_sglue>:
 800fff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fffc:	4607      	mov	r7, r0
 800fffe:	4688      	mov	r8, r1
 8010000:	4614      	mov	r4, r2
 8010002:	2600      	movs	r6, #0
 8010004:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010008:	f1b9 0901 	subs.w	r9, r9, #1
 801000c:	d505      	bpl.n	801001a <_fwalk_sglue+0x22>
 801000e:	6824      	ldr	r4, [r4, #0]
 8010010:	2c00      	cmp	r4, #0
 8010012:	d1f7      	bne.n	8010004 <_fwalk_sglue+0xc>
 8010014:	4630      	mov	r0, r6
 8010016:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801001a:	89ab      	ldrh	r3, [r5, #12]
 801001c:	2b01      	cmp	r3, #1
 801001e:	d907      	bls.n	8010030 <_fwalk_sglue+0x38>
 8010020:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010024:	3301      	adds	r3, #1
 8010026:	d003      	beq.n	8010030 <_fwalk_sglue+0x38>
 8010028:	4629      	mov	r1, r5
 801002a:	4638      	mov	r0, r7
 801002c:	47c0      	blx	r8
 801002e:	4306      	orrs	r6, r0
 8010030:	3568      	adds	r5, #104	@ 0x68
 8010032:	e7e9      	b.n	8010008 <_fwalk_sglue+0x10>

08010034 <iprintf>:
 8010034:	b40f      	push	{r0, r1, r2, r3}
 8010036:	b507      	push	{r0, r1, r2, lr}
 8010038:	4906      	ldr	r1, [pc, #24]	@ (8010054 <iprintf+0x20>)
 801003a:	ab04      	add	r3, sp, #16
 801003c:	6808      	ldr	r0, [r1, #0]
 801003e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010042:	6881      	ldr	r1, [r0, #8]
 8010044:	9301      	str	r3, [sp, #4]
 8010046:	f002 fbe7 	bl	8012818 <_vfiprintf_r>
 801004a:	b003      	add	sp, #12
 801004c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010050:	b004      	add	sp, #16
 8010052:	4770      	bx	lr
 8010054:	200001d8 	.word	0x200001d8

08010058 <putchar>:
 8010058:	4b02      	ldr	r3, [pc, #8]	@ (8010064 <putchar+0xc>)
 801005a:	4601      	mov	r1, r0
 801005c:	6818      	ldr	r0, [r3, #0]
 801005e:	6882      	ldr	r2, [r0, #8]
 8010060:	f002 be12 	b.w	8012c88 <_putc_r>
 8010064:	200001d8 	.word	0x200001d8

08010068 <_puts_r>:
 8010068:	6a03      	ldr	r3, [r0, #32]
 801006a:	b570      	push	{r4, r5, r6, lr}
 801006c:	6884      	ldr	r4, [r0, #8]
 801006e:	4605      	mov	r5, r0
 8010070:	460e      	mov	r6, r1
 8010072:	b90b      	cbnz	r3, 8010078 <_puts_r+0x10>
 8010074:	f7ff ffa8 	bl	800ffc8 <__sinit>
 8010078:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801007a:	07db      	lsls	r3, r3, #31
 801007c:	d405      	bmi.n	801008a <_puts_r+0x22>
 801007e:	89a3      	ldrh	r3, [r4, #12]
 8010080:	0598      	lsls	r0, r3, #22
 8010082:	d402      	bmi.n	801008a <_puts_r+0x22>
 8010084:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010086:	f000 faac 	bl	80105e2 <__retarget_lock_acquire_recursive>
 801008a:	89a3      	ldrh	r3, [r4, #12]
 801008c:	0719      	lsls	r1, r3, #28
 801008e:	d502      	bpl.n	8010096 <_puts_r+0x2e>
 8010090:	6923      	ldr	r3, [r4, #16]
 8010092:	2b00      	cmp	r3, #0
 8010094:	d135      	bne.n	8010102 <_puts_r+0x9a>
 8010096:	4621      	mov	r1, r4
 8010098:	4628      	mov	r0, r5
 801009a:	f000 f91d 	bl	80102d8 <__swsetup_r>
 801009e:	b380      	cbz	r0, 8010102 <_puts_r+0x9a>
 80100a0:	f04f 35ff 	mov.w	r5, #4294967295
 80100a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80100a6:	07da      	lsls	r2, r3, #31
 80100a8:	d405      	bmi.n	80100b6 <_puts_r+0x4e>
 80100aa:	89a3      	ldrh	r3, [r4, #12]
 80100ac:	059b      	lsls	r3, r3, #22
 80100ae:	d402      	bmi.n	80100b6 <_puts_r+0x4e>
 80100b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80100b2:	f000 fa97 	bl	80105e4 <__retarget_lock_release_recursive>
 80100b6:	4628      	mov	r0, r5
 80100b8:	bd70      	pop	{r4, r5, r6, pc}
 80100ba:	2b00      	cmp	r3, #0
 80100bc:	da04      	bge.n	80100c8 <_puts_r+0x60>
 80100be:	69a2      	ldr	r2, [r4, #24]
 80100c0:	429a      	cmp	r2, r3
 80100c2:	dc17      	bgt.n	80100f4 <_puts_r+0x8c>
 80100c4:	290a      	cmp	r1, #10
 80100c6:	d015      	beq.n	80100f4 <_puts_r+0x8c>
 80100c8:	6823      	ldr	r3, [r4, #0]
 80100ca:	1c5a      	adds	r2, r3, #1
 80100cc:	6022      	str	r2, [r4, #0]
 80100ce:	7019      	strb	r1, [r3, #0]
 80100d0:	68a3      	ldr	r3, [r4, #8]
 80100d2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80100d6:	3b01      	subs	r3, #1
 80100d8:	60a3      	str	r3, [r4, #8]
 80100da:	2900      	cmp	r1, #0
 80100dc:	d1ed      	bne.n	80100ba <_puts_r+0x52>
 80100de:	2b00      	cmp	r3, #0
 80100e0:	da11      	bge.n	8010106 <_puts_r+0x9e>
 80100e2:	4622      	mov	r2, r4
 80100e4:	210a      	movs	r1, #10
 80100e6:	4628      	mov	r0, r5
 80100e8:	f000 f8b7 	bl	801025a <__swbuf_r>
 80100ec:	3001      	adds	r0, #1
 80100ee:	d0d7      	beq.n	80100a0 <_puts_r+0x38>
 80100f0:	250a      	movs	r5, #10
 80100f2:	e7d7      	b.n	80100a4 <_puts_r+0x3c>
 80100f4:	4622      	mov	r2, r4
 80100f6:	4628      	mov	r0, r5
 80100f8:	f000 f8af 	bl	801025a <__swbuf_r>
 80100fc:	3001      	adds	r0, #1
 80100fe:	d1e7      	bne.n	80100d0 <_puts_r+0x68>
 8010100:	e7ce      	b.n	80100a0 <_puts_r+0x38>
 8010102:	3e01      	subs	r6, #1
 8010104:	e7e4      	b.n	80100d0 <_puts_r+0x68>
 8010106:	6823      	ldr	r3, [r4, #0]
 8010108:	1c5a      	adds	r2, r3, #1
 801010a:	6022      	str	r2, [r4, #0]
 801010c:	220a      	movs	r2, #10
 801010e:	701a      	strb	r2, [r3, #0]
 8010110:	e7ee      	b.n	80100f0 <_puts_r+0x88>
	...

08010114 <puts>:
 8010114:	4b02      	ldr	r3, [pc, #8]	@ (8010120 <puts+0xc>)
 8010116:	4601      	mov	r1, r0
 8010118:	6818      	ldr	r0, [r3, #0]
 801011a:	f7ff bfa5 	b.w	8010068 <_puts_r>
 801011e:	bf00      	nop
 8010120:	200001d8 	.word	0x200001d8

08010124 <sniprintf>:
 8010124:	b40c      	push	{r2, r3}
 8010126:	b530      	push	{r4, r5, lr}
 8010128:	4b18      	ldr	r3, [pc, #96]	@ (801018c <sniprintf+0x68>)
 801012a:	1e0c      	subs	r4, r1, #0
 801012c:	681d      	ldr	r5, [r3, #0]
 801012e:	b09d      	sub	sp, #116	@ 0x74
 8010130:	da08      	bge.n	8010144 <sniprintf+0x20>
 8010132:	238b      	movs	r3, #139	@ 0x8b
 8010134:	602b      	str	r3, [r5, #0]
 8010136:	f04f 30ff 	mov.w	r0, #4294967295
 801013a:	b01d      	add	sp, #116	@ 0x74
 801013c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010140:	b002      	add	sp, #8
 8010142:	4770      	bx	lr
 8010144:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8010148:	f8ad 3014 	strh.w	r3, [sp, #20]
 801014c:	f04f 0300 	mov.w	r3, #0
 8010150:	931b      	str	r3, [sp, #108]	@ 0x6c
 8010152:	bf14      	ite	ne
 8010154:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010158:	4623      	moveq	r3, r4
 801015a:	9304      	str	r3, [sp, #16]
 801015c:	9307      	str	r3, [sp, #28]
 801015e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010162:	9002      	str	r0, [sp, #8]
 8010164:	9006      	str	r0, [sp, #24]
 8010166:	f8ad 3016 	strh.w	r3, [sp, #22]
 801016a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801016c:	ab21      	add	r3, sp, #132	@ 0x84
 801016e:	a902      	add	r1, sp, #8
 8010170:	4628      	mov	r0, r5
 8010172:	9301      	str	r3, [sp, #4]
 8010174:	f002 fa2a 	bl	80125cc <_svfiprintf_r>
 8010178:	1c43      	adds	r3, r0, #1
 801017a:	bfbc      	itt	lt
 801017c:	238b      	movlt	r3, #139	@ 0x8b
 801017e:	602b      	strlt	r3, [r5, #0]
 8010180:	2c00      	cmp	r4, #0
 8010182:	d0da      	beq.n	801013a <sniprintf+0x16>
 8010184:	9b02      	ldr	r3, [sp, #8]
 8010186:	2200      	movs	r2, #0
 8010188:	701a      	strb	r2, [r3, #0]
 801018a:	e7d6      	b.n	801013a <sniprintf+0x16>
 801018c:	200001d8 	.word	0x200001d8

08010190 <siprintf>:
 8010190:	b40e      	push	{r1, r2, r3}
 8010192:	b510      	push	{r4, lr}
 8010194:	b09d      	sub	sp, #116	@ 0x74
 8010196:	ab1f      	add	r3, sp, #124	@ 0x7c
 8010198:	9002      	str	r0, [sp, #8]
 801019a:	9006      	str	r0, [sp, #24]
 801019c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80101a0:	480a      	ldr	r0, [pc, #40]	@ (80101cc <siprintf+0x3c>)
 80101a2:	9107      	str	r1, [sp, #28]
 80101a4:	9104      	str	r1, [sp, #16]
 80101a6:	490a      	ldr	r1, [pc, #40]	@ (80101d0 <siprintf+0x40>)
 80101a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80101ac:	9105      	str	r1, [sp, #20]
 80101ae:	2400      	movs	r4, #0
 80101b0:	a902      	add	r1, sp, #8
 80101b2:	6800      	ldr	r0, [r0, #0]
 80101b4:	9301      	str	r3, [sp, #4]
 80101b6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80101b8:	f002 fa08 	bl	80125cc <_svfiprintf_r>
 80101bc:	9b02      	ldr	r3, [sp, #8]
 80101be:	701c      	strb	r4, [r3, #0]
 80101c0:	b01d      	add	sp, #116	@ 0x74
 80101c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80101c6:	b003      	add	sp, #12
 80101c8:	4770      	bx	lr
 80101ca:	bf00      	nop
 80101cc:	200001d8 	.word	0x200001d8
 80101d0:	ffff0208 	.word	0xffff0208

080101d4 <__sread>:
 80101d4:	b510      	push	{r4, lr}
 80101d6:	460c      	mov	r4, r1
 80101d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80101dc:	f000 f9c4 	bl	8010568 <_read_r>
 80101e0:	2800      	cmp	r0, #0
 80101e2:	bfab      	itete	ge
 80101e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80101e6:	89a3      	ldrhlt	r3, [r4, #12]
 80101e8:	181b      	addge	r3, r3, r0
 80101ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80101ee:	bfac      	ite	ge
 80101f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80101f2:	81a3      	strhlt	r3, [r4, #12]
 80101f4:	bd10      	pop	{r4, pc}

080101f6 <__swrite>:
 80101f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80101fa:	461f      	mov	r7, r3
 80101fc:	898b      	ldrh	r3, [r1, #12]
 80101fe:	05db      	lsls	r3, r3, #23
 8010200:	4605      	mov	r5, r0
 8010202:	460c      	mov	r4, r1
 8010204:	4616      	mov	r6, r2
 8010206:	d505      	bpl.n	8010214 <__swrite+0x1e>
 8010208:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801020c:	2302      	movs	r3, #2
 801020e:	2200      	movs	r2, #0
 8010210:	f000 f998 	bl	8010544 <_lseek_r>
 8010214:	89a3      	ldrh	r3, [r4, #12]
 8010216:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801021a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801021e:	81a3      	strh	r3, [r4, #12]
 8010220:	4632      	mov	r2, r6
 8010222:	463b      	mov	r3, r7
 8010224:	4628      	mov	r0, r5
 8010226:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801022a:	f7fe b92a 	b.w	800e482 <_write_r>

0801022e <__sseek>:
 801022e:	b510      	push	{r4, lr}
 8010230:	460c      	mov	r4, r1
 8010232:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010236:	f000 f985 	bl	8010544 <_lseek_r>
 801023a:	1c43      	adds	r3, r0, #1
 801023c:	89a3      	ldrh	r3, [r4, #12]
 801023e:	bf15      	itete	ne
 8010240:	6560      	strne	r0, [r4, #84]	@ 0x54
 8010242:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8010246:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801024a:	81a3      	strheq	r3, [r4, #12]
 801024c:	bf18      	it	ne
 801024e:	81a3      	strhne	r3, [r4, #12]
 8010250:	bd10      	pop	{r4, pc}

08010252 <__sclose>:
 8010252:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010256:	f000 b907 	b.w	8010468 <_close_r>

0801025a <__swbuf_r>:
 801025a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801025c:	460e      	mov	r6, r1
 801025e:	4614      	mov	r4, r2
 8010260:	4605      	mov	r5, r0
 8010262:	b118      	cbz	r0, 801026c <__swbuf_r+0x12>
 8010264:	6a03      	ldr	r3, [r0, #32]
 8010266:	b90b      	cbnz	r3, 801026c <__swbuf_r+0x12>
 8010268:	f7ff feae 	bl	800ffc8 <__sinit>
 801026c:	69a3      	ldr	r3, [r4, #24]
 801026e:	60a3      	str	r3, [r4, #8]
 8010270:	89a3      	ldrh	r3, [r4, #12]
 8010272:	071a      	lsls	r2, r3, #28
 8010274:	d501      	bpl.n	801027a <__swbuf_r+0x20>
 8010276:	6923      	ldr	r3, [r4, #16]
 8010278:	b943      	cbnz	r3, 801028c <__swbuf_r+0x32>
 801027a:	4621      	mov	r1, r4
 801027c:	4628      	mov	r0, r5
 801027e:	f000 f82b 	bl	80102d8 <__swsetup_r>
 8010282:	b118      	cbz	r0, 801028c <__swbuf_r+0x32>
 8010284:	f04f 37ff 	mov.w	r7, #4294967295
 8010288:	4638      	mov	r0, r7
 801028a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801028c:	6823      	ldr	r3, [r4, #0]
 801028e:	6922      	ldr	r2, [r4, #16]
 8010290:	1a98      	subs	r0, r3, r2
 8010292:	6963      	ldr	r3, [r4, #20]
 8010294:	b2f6      	uxtb	r6, r6
 8010296:	4283      	cmp	r3, r0
 8010298:	4637      	mov	r7, r6
 801029a:	dc05      	bgt.n	80102a8 <__swbuf_r+0x4e>
 801029c:	4621      	mov	r1, r4
 801029e:	4628      	mov	r0, r5
 80102a0:	f002 fc56 	bl	8012b50 <_fflush_r>
 80102a4:	2800      	cmp	r0, #0
 80102a6:	d1ed      	bne.n	8010284 <__swbuf_r+0x2a>
 80102a8:	68a3      	ldr	r3, [r4, #8]
 80102aa:	3b01      	subs	r3, #1
 80102ac:	60a3      	str	r3, [r4, #8]
 80102ae:	6823      	ldr	r3, [r4, #0]
 80102b0:	1c5a      	adds	r2, r3, #1
 80102b2:	6022      	str	r2, [r4, #0]
 80102b4:	701e      	strb	r6, [r3, #0]
 80102b6:	6962      	ldr	r2, [r4, #20]
 80102b8:	1c43      	adds	r3, r0, #1
 80102ba:	429a      	cmp	r2, r3
 80102bc:	d004      	beq.n	80102c8 <__swbuf_r+0x6e>
 80102be:	89a3      	ldrh	r3, [r4, #12]
 80102c0:	07db      	lsls	r3, r3, #31
 80102c2:	d5e1      	bpl.n	8010288 <__swbuf_r+0x2e>
 80102c4:	2e0a      	cmp	r6, #10
 80102c6:	d1df      	bne.n	8010288 <__swbuf_r+0x2e>
 80102c8:	4621      	mov	r1, r4
 80102ca:	4628      	mov	r0, r5
 80102cc:	f002 fc40 	bl	8012b50 <_fflush_r>
 80102d0:	2800      	cmp	r0, #0
 80102d2:	d0d9      	beq.n	8010288 <__swbuf_r+0x2e>
 80102d4:	e7d6      	b.n	8010284 <__swbuf_r+0x2a>
	...

080102d8 <__swsetup_r>:
 80102d8:	b538      	push	{r3, r4, r5, lr}
 80102da:	4b29      	ldr	r3, [pc, #164]	@ (8010380 <__swsetup_r+0xa8>)
 80102dc:	4605      	mov	r5, r0
 80102de:	6818      	ldr	r0, [r3, #0]
 80102e0:	460c      	mov	r4, r1
 80102e2:	b118      	cbz	r0, 80102ec <__swsetup_r+0x14>
 80102e4:	6a03      	ldr	r3, [r0, #32]
 80102e6:	b90b      	cbnz	r3, 80102ec <__swsetup_r+0x14>
 80102e8:	f7ff fe6e 	bl	800ffc8 <__sinit>
 80102ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80102f0:	0719      	lsls	r1, r3, #28
 80102f2:	d422      	bmi.n	801033a <__swsetup_r+0x62>
 80102f4:	06da      	lsls	r2, r3, #27
 80102f6:	d407      	bmi.n	8010308 <__swsetup_r+0x30>
 80102f8:	2209      	movs	r2, #9
 80102fa:	602a      	str	r2, [r5, #0]
 80102fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010300:	81a3      	strh	r3, [r4, #12]
 8010302:	f04f 30ff 	mov.w	r0, #4294967295
 8010306:	e033      	b.n	8010370 <__swsetup_r+0x98>
 8010308:	0758      	lsls	r0, r3, #29
 801030a:	d512      	bpl.n	8010332 <__swsetup_r+0x5a>
 801030c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801030e:	b141      	cbz	r1, 8010322 <__swsetup_r+0x4a>
 8010310:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010314:	4299      	cmp	r1, r3
 8010316:	d002      	beq.n	801031e <__swsetup_r+0x46>
 8010318:	4628      	mov	r0, r5
 801031a:	f000 fff9 	bl	8011310 <_free_r>
 801031e:	2300      	movs	r3, #0
 8010320:	6363      	str	r3, [r4, #52]	@ 0x34
 8010322:	89a3      	ldrh	r3, [r4, #12]
 8010324:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010328:	81a3      	strh	r3, [r4, #12]
 801032a:	2300      	movs	r3, #0
 801032c:	6063      	str	r3, [r4, #4]
 801032e:	6923      	ldr	r3, [r4, #16]
 8010330:	6023      	str	r3, [r4, #0]
 8010332:	89a3      	ldrh	r3, [r4, #12]
 8010334:	f043 0308 	orr.w	r3, r3, #8
 8010338:	81a3      	strh	r3, [r4, #12]
 801033a:	6923      	ldr	r3, [r4, #16]
 801033c:	b94b      	cbnz	r3, 8010352 <__swsetup_r+0x7a>
 801033e:	89a3      	ldrh	r3, [r4, #12]
 8010340:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010344:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010348:	d003      	beq.n	8010352 <__swsetup_r+0x7a>
 801034a:	4621      	mov	r1, r4
 801034c:	4628      	mov	r0, r5
 801034e:	f002 fc5f 	bl	8012c10 <__smakebuf_r>
 8010352:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010356:	f013 0201 	ands.w	r2, r3, #1
 801035a:	d00a      	beq.n	8010372 <__swsetup_r+0x9a>
 801035c:	2200      	movs	r2, #0
 801035e:	60a2      	str	r2, [r4, #8]
 8010360:	6962      	ldr	r2, [r4, #20]
 8010362:	4252      	negs	r2, r2
 8010364:	61a2      	str	r2, [r4, #24]
 8010366:	6922      	ldr	r2, [r4, #16]
 8010368:	b942      	cbnz	r2, 801037c <__swsetup_r+0xa4>
 801036a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801036e:	d1c5      	bne.n	80102fc <__swsetup_r+0x24>
 8010370:	bd38      	pop	{r3, r4, r5, pc}
 8010372:	0799      	lsls	r1, r3, #30
 8010374:	bf58      	it	pl
 8010376:	6962      	ldrpl	r2, [r4, #20]
 8010378:	60a2      	str	r2, [r4, #8]
 801037a:	e7f4      	b.n	8010366 <__swsetup_r+0x8e>
 801037c:	2000      	movs	r0, #0
 801037e:	e7f7      	b.n	8010370 <__swsetup_r+0x98>
 8010380:	200001d8 	.word	0x200001d8

08010384 <memcmp>:
 8010384:	b510      	push	{r4, lr}
 8010386:	3901      	subs	r1, #1
 8010388:	4402      	add	r2, r0
 801038a:	4290      	cmp	r0, r2
 801038c:	d101      	bne.n	8010392 <memcmp+0xe>
 801038e:	2000      	movs	r0, #0
 8010390:	e005      	b.n	801039e <memcmp+0x1a>
 8010392:	7803      	ldrb	r3, [r0, #0]
 8010394:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8010398:	42a3      	cmp	r3, r4
 801039a:	d001      	beq.n	80103a0 <memcmp+0x1c>
 801039c:	1b18      	subs	r0, r3, r4
 801039e:	bd10      	pop	{r4, pc}
 80103a0:	3001      	adds	r0, #1
 80103a2:	e7f2      	b.n	801038a <memcmp+0x6>

080103a4 <memmove>:
 80103a4:	4288      	cmp	r0, r1
 80103a6:	b510      	push	{r4, lr}
 80103a8:	eb01 0402 	add.w	r4, r1, r2
 80103ac:	d902      	bls.n	80103b4 <memmove+0x10>
 80103ae:	4284      	cmp	r4, r0
 80103b0:	4623      	mov	r3, r4
 80103b2:	d807      	bhi.n	80103c4 <memmove+0x20>
 80103b4:	1e43      	subs	r3, r0, #1
 80103b6:	42a1      	cmp	r1, r4
 80103b8:	d008      	beq.n	80103cc <memmove+0x28>
 80103ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80103be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80103c2:	e7f8      	b.n	80103b6 <memmove+0x12>
 80103c4:	4402      	add	r2, r0
 80103c6:	4601      	mov	r1, r0
 80103c8:	428a      	cmp	r2, r1
 80103ca:	d100      	bne.n	80103ce <memmove+0x2a>
 80103cc:	bd10      	pop	{r4, pc}
 80103ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80103d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80103d6:	e7f7      	b.n	80103c8 <memmove+0x24>

080103d8 <memset>:
 80103d8:	4402      	add	r2, r0
 80103da:	4603      	mov	r3, r0
 80103dc:	4293      	cmp	r3, r2
 80103de:	d100      	bne.n	80103e2 <memset+0xa>
 80103e0:	4770      	bx	lr
 80103e2:	f803 1b01 	strb.w	r1, [r3], #1
 80103e6:	e7f9      	b.n	80103dc <memset+0x4>

080103e8 <strncmp>:
 80103e8:	b510      	push	{r4, lr}
 80103ea:	b16a      	cbz	r2, 8010408 <strncmp+0x20>
 80103ec:	3901      	subs	r1, #1
 80103ee:	1884      	adds	r4, r0, r2
 80103f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80103f4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80103f8:	429a      	cmp	r2, r3
 80103fa:	d103      	bne.n	8010404 <strncmp+0x1c>
 80103fc:	42a0      	cmp	r0, r4
 80103fe:	d001      	beq.n	8010404 <strncmp+0x1c>
 8010400:	2a00      	cmp	r2, #0
 8010402:	d1f5      	bne.n	80103f0 <strncmp+0x8>
 8010404:	1ad0      	subs	r0, r2, r3
 8010406:	bd10      	pop	{r4, pc}
 8010408:	4610      	mov	r0, r2
 801040a:	e7fc      	b.n	8010406 <strncmp+0x1e>

0801040c <strncpy>:
 801040c:	b510      	push	{r4, lr}
 801040e:	3901      	subs	r1, #1
 8010410:	4603      	mov	r3, r0
 8010412:	b132      	cbz	r2, 8010422 <strncpy+0x16>
 8010414:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8010418:	f803 4b01 	strb.w	r4, [r3], #1
 801041c:	3a01      	subs	r2, #1
 801041e:	2c00      	cmp	r4, #0
 8010420:	d1f7      	bne.n	8010412 <strncpy+0x6>
 8010422:	441a      	add	r2, r3
 8010424:	2100      	movs	r1, #0
 8010426:	4293      	cmp	r3, r2
 8010428:	d100      	bne.n	801042c <strncpy+0x20>
 801042a:	bd10      	pop	{r4, pc}
 801042c:	f803 1b01 	strb.w	r1, [r3], #1
 8010430:	e7f9      	b.n	8010426 <strncpy+0x1a>

08010432 <strstr>:
 8010432:	780a      	ldrb	r2, [r1, #0]
 8010434:	b570      	push	{r4, r5, r6, lr}
 8010436:	b96a      	cbnz	r2, 8010454 <strstr+0x22>
 8010438:	bd70      	pop	{r4, r5, r6, pc}
 801043a:	429a      	cmp	r2, r3
 801043c:	d109      	bne.n	8010452 <strstr+0x20>
 801043e:	460c      	mov	r4, r1
 8010440:	4605      	mov	r5, r0
 8010442:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8010446:	2b00      	cmp	r3, #0
 8010448:	d0f6      	beq.n	8010438 <strstr+0x6>
 801044a:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801044e:	429e      	cmp	r6, r3
 8010450:	d0f7      	beq.n	8010442 <strstr+0x10>
 8010452:	3001      	adds	r0, #1
 8010454:	7803      	ldrb	r3, [r0, #0]
 8010456:	2b00      	cmp	r3, #0
 8010458:	d1ef      	bne.n	801043a <strstr+0x8>
 801045a:	4618      	mov	r0, r3
 801045c:	e7ec      	b.n	8010438 <strstr+0x6>
	...

08010460 <_localeconv_r>:
 8010460:	4800      	ldr	r0, [pc, #0]	@ (8010464 <_localeconv_r+0x4>)
 8010462:	4770      	bx	lr
 8010464:	2000015c 	.word	0x2000015c

08010468 <_close_r>:
 8010468:	b538      	push	{r3, r4, r5, lr}
 801046a:	4d06      	ldr	r5, [pc, #24]	@ (8010484 <_close_r+0x1c>)
 801046c:	2300      	movs	r3, #0
 801046e:	4604      	mov	r4, r0
 8010470:	4608      	mov	r0, r1
 8010472:	602b      	str	r3, [r5, #0]
 8010474:	f7f1 fa72 	bl	800195c <_close>
 8010478:	1c43      	adds	r3, r0, #1
 801047a:	d102      	bne.n	8010482 <_close_r+0x1a>
 801047c:	682b      	ldr	r3, [r5, #0]
 801047e:	b103      	cbz	r3, 8010482 <_close_r+0x1a>
 8010480:	6023      	str	r3, [r4, #0]
 8010482:	bd38      	pop	{r3, r4, r5, pc}
 8010484:	2001d5bc 	.word	0x2001d5bc

08010488 <_reclaim_reent>:
 8010488:	4b2d      	ldr	r3, [pc, #180]	@ (8010540 <_reclaim_reent+0xb8>)
 801048a:	681b      	ldr	r3, [r3, #0]
 801048c:	4283      	cmp	r3, r0
 801048e:	b570      	push	{r4, r5, r6, lr}
 8010490:	4604      	mov	r4, r0
 8010492:	d053      	beq.n	801053c <_reclaim_reent+0xb4>
 8010494:	69c3      	ldr	r3, [r0, #28]
 8010496:	b31b      	cbz	r3, 80104e0 <_reclaim_reent+0x58>
 8010498:	68db      	ldr	r3, [r3, #12]
 801049a:	b163      	cbz	r3, 80104b6 <_reclaim_reent+0x2e>
 801049c:	2500      	movs	r5, #0
 801049e:	69e3      	ldr	r3, [r4, #28]
 80104a0:	68db      	ldr	r3, [r3, #12]
 80104a2:	5959      	ldr	r1, [r3, r5]
 80104a4:	b9b1      	cbnz	r1, 80104d4 <_reclaim_reent+0x4c>
 80104a6:	3504      	adds	r5, #4
 80104a8:	2d80      	cmp	r5, #128	@ 0x80
 80104aa:	d1f8      	bne.n	801049e <_reclaim_reent+0x16>
 80104ac:	69e3      	ldr	r3, [r4, #28]
 80104ae:	4620      	mov	r0, r4
 80104b0:	68d9      	ldr	r1, [r3, #12]
 80104b2:	f000 ff2d 	bl	8011310 <_free_r>
 80104b6:	69e3      	ldr	r3, [r4, #28]
 80104b8:	6819      	ldr	r1, [r3, #0]
 80104ba:	b111      	cbz	r1, 80104c2 <_reclaim_reent+0x3a>
 80104bc:	4620      	mov	r0, r4
 80104be:	f000 ff27 	bl	8011310 <_free_r>
 80104c2:	69e3      	ldr	r3, [r4, #28]
 80104c4:	689d      	ldr	r5, [r3, #8]
 80104c6:	b15d      	cbz	r5, 80104e0 <_reclaim_reent+0x58>
 80104c8:	4629      	mov	r1, r5
 80104ca:	4620      	mov	r0, r4
 80104cc:	682d      	ldr	r5, [r5, #0]
 80104ce:	f000 ff1f 	bl	8011310 <_free_r>
 80104d2:	e7f8      	b.n	80104c6 <_reclaim_reent+0x3e>
 80104d4:	680e      	ldr	r6, [r1, #0]
 80104d6:	4620      	mov	r0, r4
 80104d8:	f000 ff1a 	bl	8011310 <_free_r>
 80104dc:	4631      	mov	r1, r6
 80104de:	e7e1      	b.n	80104a4 <_reclaim_reent+0x1c>
 80104e0:	6961      	ldr	r1, [r4, #20]
 80104e2:	b111      	cbz	r1, 80104ea <_reclaim_reent+0x62>
 80104e4:	4620      	mov	r0, r4
 80104e6:	f000 ff13 	bl	8011310 <_free_r>
 80104ea:	69e1      	ldr	r1, [r4, #28]
 80104ec:	b111      	cbz	r1, 80104f4 <_reclaim_reent+0x6c>
 80104ee:	4620      	mov	r0, r4
 80104f0:	f000 ff0e 	bl	8011310 <_free_r>
 80104f4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80104f6:	b111      	cbz	r1, 80104fe <_reclaim_reent+0x76>
 80104f8:	4620      	mov	r0, r4
 80104fa:	f000 ff09 	bl	8011310 <_free_r>
 80104fe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010500:	b111      	cbz	r1, 8010508 <_reclaim_reent+0x80>
 8010502:	4620      	mov	r0, r4
 8010504:	f000 ff04 	bl	8011310 <_free_r>
 8010508:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801050a:	b111      	cbz	r1, 8010512 <_reclaim_reent+0x8a>
 801050c:	4620      	mov	r0, r4
 801050e:	f000 feff 	bl	8011310 <_free_r>
 8010512:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8010514:	b111      	cbz	r1, 801051c <_reclaim_reent+0x94>
 8010516:	4620      	mov	r0, r4
 8010518:	f000 fefa 	bl	8011310 <_free_r>
 801051c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801051e:	b111      	cbz	r1, 8010526 <_reclaim_reent+0x9e>
 8010520:	4620      	mov	r0, r4
 8010522:	f000 fef5 	bl	8011310 <_free_r>
 8010526:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8010528:	b111      	cbz	r1, 8010530 <_reclaim_reent+0xa8>
 801052a:	4620      	mov	r0, r4
 801052c:	f000 fef0 	bl	8011310 <_free_r>
 8010530:	6a23      	ldr	r3, [r4, #32]
 8010532:	b11b      	cbz	r3, 801053c <_reclaim_reent+0xb4>
 8010534:	4620      	mov	r0, r4
 8010536:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801053a:	4718      	bx	r3
 801053c:	bd70      	pop	{r4, r5, r6, pc}
 801053e:	bf00      	nop
 8010540:	200001d8 	.word	0x200001d8

08010544 <_lseek_r>:
 8010544:	b538      	push	{r3, r4, r5, lr}
 8010546:	4d07      	ldr	r5, [pc, #28]	@ (8010564 <_lseek_r+0x20>)
 8010548:	4604      	mov	r4, r0
 801054a:	4608      	mov	r0, r1
 801054c:	4611      	mov	r1, r2
 801054e:	2200      	movs	r2, #0
 8010550:	602a      	str	r2, [r5, #0]
 8010552:	461a      	mov	r2, r3
 8010554:	f7f1 fa29 	bl	80019aa <_lseek>
 8010558:	1c43      	adds	r3, r0, #1
 801055a:	d102      	bne.n	8010562 <_lseek_r+0x1e>
 801055c:	682b      	ldr	r3, [r5, #0]
 801055e:	b103      	cbz	r3, 8010562 <_lseek_r+0x1e>
 8010560:	6023      	str	r3, [r4, #0]
 8010562:	bd38      	pop	{r3, r4, r5, pc}
 8010564:	2001d5bc 	.word	0x2001d5bc

08010568 <_read_r>:
 8010568:	b538      	push	{r3, r4, r5, lr}
 801056a:	4d07      	ldr	r5, [pc, #28]	@ (8010588 <_read_r+0x20>)
 801056c:	4604      	mov	r4, r0
 801056e:	4608      	mov	r0, r1
 8010570:	4611      	mov	r1, r2
 8010572:	2200      	movs	r2, #0
 8010574:	602a      	str	r2, [r5, #0]
 8010576:	461a      	mov	r2, r3
 8010578:	f7f1 f9d3 	bl	8001922 <_read>
 801057c:	1c43      	adds	r3, r0, #1
 801057e:	d102      	bne.n	8010586 <_read_r+0x1e>
 8010580:	682b      	ldr	r3, [r5, #0]
 8010582:	b103      	cbz	r3, 8010586 <_read_r+0x1e>
 8010584:	6023      	str	r3, [r4, #0]
 8010586:	bd38      	pop	{r3, r4, r5, pc}
 8010588:	2001d5bc 	.word	0x2001d5bc

0801058c <__errno>:
 801058c:	4b01      	ldr	r3, [pc, #4]	@ (8010594 <__errno+0x8>)
 801058e:	6818      	ldr	r0, [r3, #0]
 8010590:	4770      	bx	lr
 8010592:	bf00      	nop
 8010594:	200001d8 	.word	0x200001d8

08010598 <__libc_init_array>:
 8010598:	b570      	push	{r4, r5, r6, lr}
 801059a:	4d0d      	ldr	r5, [pc, #52]	@ (80105d0 <__libc_init_array+0x38>)
 801059c:	4c0d      	ldr	r4, [pc, #52]	@ (80105d4 <__libc_init_array+0x3c>)
 801059e:	1b64      	subs	r4, r4, r5
 80105a0:	10a4      	asrs	r4, r4, #2
 80105a2:	2600      	movs	r6, #0
 80105a4:	42a6      	cmp	r6, r4
 80105a6:	d109      	bne.n	80105bc <__libc_init_array+0x24>
 80105a8:	4d0b      	ldr	r5, [pc, #44]	@ (80105d8 <__libc_init_array+0x40>)
 80105aa:	4c0c      	ldr	r4, [pc, #48]	@ (80105dc <__libc_init_array+0x44>)
 80105ac:	f002 fc68 	bl	8012e80 <_init>
 80105b0:	1b64      	subs	r4, r4, r5
 80105b2:	10a4      	asrs	r4, r4, #2
 80105b4:	2600      	movs	r6, #0
 80105b6:	42a6      	cmp	r6, r4
 80105b8:	d105      	bne.n	80105c6 <__libc_init_array+0x2e>
 80105ba:	bd70      	pop	{r4, r5, r6, pc}
 80105bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80105c0:	4798      	blx	r3
 80105c2:	3601      	adds	r6, #1
 80105c4:	e7ee      	b.n	80105a4 <__libc_init_array+0xc>
 80105c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80105ca:	4798      	blx	r3
 80105cc:	3601      	adds	r6, #1
 80105ce:	e7f2      	b.n	80105b6 <__libc_init_array+0x1e>
 80105d0:	080168a8 	.word	0x080168a8
 80105d4:	080168a8 	.word	0x080168a8
 80105d8:	080168a8 	.word	0x080168a8
 80105dc:	080168ac 	.word	0x080168ac

080105e0 <__retarget_lock_init_recursive>:
 80105e0:	4770      	bx	lr

080105e2 <__retarget_lock_acquire_recursive>:
 80105e2:	4770      	bx	lr

080105e4 <__retarget_lock_release_recursive>:
 80105e4:	4770      	bx	lr

080105e6 <memcpy>:
 80105e6:	440a      	add	r2, r1
 80105e8:	4291      	cmp	r1, r2
 80105ea:	f100 33ff 	add.w	r3, r0, #4294967295
 80105ee:	d100      	bne.n	80105f2 <memcpy+0xc>
 80105f0:	4770      	bx	lr
 80105f2:	b510      	push	{r4, lr}
 80105f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80105f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80105fc:	4291      	cmp	r1, r2
 80105fe:	d1f9      	bne.n	80105f4 <memcpy+0xe>
 8010600:	bd10      	pop	{r4, pc}
 8010602:	0000      	movs	r0, r0
 8010604:	0000      	movs	r0, r0
	...

08010608 <nan>:
 8010608:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010610 <nan+0x8>
 801060c:	4770      	bx	lr
 801060e:	bf00      	nop
 8010610:	00000000 	.word	0x00000000
 8010614:	7ff80000 	.word	0x7ff80000

08010618 <nanf>:
 8010618:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8010620 <nanf+0x8>
 801061c:	4770      	bx	lr
 801061e:	bf00      	nop
 8010620:	7fc00000 	.word	0x7fc00000

08010624 <__assert_func>:
 8010624:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010626:	4614      	mov	r4, r2
 8010628:	461a      	mov	r2, r3
 801062a:	4b09      	ldr	r3, [pc, #36]	@ (8010650 <__assert_func+0x2c>)
 801062c:	681b      	ldr	r3, [r3, #0]
 801062e:	4605      	mov	r5, r0
 8010630:	68d8      	ldr	r0, [r3, #12]
 8010632:	b14c      	cbz	r4, 8010648 <__assert_func+0x24>
 8010634:	4b07      	ldr	r3, [pc, #28]	@ (8010654 <__assert_func+0x30>)
 8010636:	9100      	str	r1, [sp, #0]
 8010638:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801063c:	4906      	ldr	r1, [pc, #24]	@ (8010658 <__assert_func+0x34>)
 801063e:	462b      	mov	r3, r5
 8010640:	f002 faae 	bl	8012ba0 <fiprintf>
 8010644:	f002 fb86 	bl	8012d54 <abort>
 8010648:	4b04      	ldr	r3, [pc, #16]	@ (801065c <__assert_func+0x38>)
 801064a:	461c      	mov	r4, r3
 801064c:	e7f3      	b.n	8010636 <__assert_func+0x12>
 801064e:	bf00      	nop
 8010650:	200001d8 	.word	0x200001d8
 8010654:	080164b7 	.word	0x080164b7
 8010658:	080164c4 	.word	0x080164c4
 801065c:	080164f2 	.word	0x080164f2

08010660 <quorem>:
 8010660:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010664:	6903      	ldr	r3, [r0, #16]
 8010666:	690c      	ldr	r4, [r1, #16]
 8010668:	42a3      	cmp	r3, r4
 801066a:	4607      	mov	r7, r0
 801066c:	db7e      	blt.n	801076c <quorem+0x10c>
 801066e:	3c01      	subs	r4, #1
 8010670:	f101 0814 	add.w	r8, r1, #20
 8010674:	00a3      	lsls	r3, r4, #2
 8010676:	f100 0514 	add.w	r5, r0, #20
 801067a:	9300      	str	r3, [sp, #0]
 801067c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010680:	9301      	str	r3, [sp, #4]
 8010682:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010686:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801068a:	3301      	adds	r3, #1
 801068c:	429a      	cmp	r2, r3
 801068e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010692:	fbb2 f6f3 	udiv	r6, r2, r3
 8010696:	d32e      	bcc.n	80106f6 <quorem+0x96>
 8010698:	f04f 0a00 	mov.w	sl, #0
 801069c:	46c4      	mov	ip, r8
 801069e:	46ae      	mov	lr, r5
 80106a0:	46d3      	mov	fp, sl
 80106a2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80106a6:	b298      	uxth	r0, r3
 80106a8:	fb06 a000 	mla	r0, r6, r0, sl
 80106ac:	0c02      	lsrs	r2, r0, #16
 80106ae:	0c1b      	lsrs	r3, r3, #16
 80106b0:	fb06 2303 	mla	r3, r6, r3, r2
 80106b4:	f8de 2000 	ldr.w	r2, [lr]
 80106b8:	b280      	uxth	r0, r0
 80106ba:	b292      	uxth	r2, r2
 80106bc:	1a12      	subs	r2, r2, r0
 80106be:	445a      	add	r2, fp
 80106c0:	f8de 0000 	ldr.w	r0, [lr]
 80106c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80106c8:	b29b      	uxth	r3, r3
 80106ca:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80106ce:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80106d2:	b292      	uxth	r2, r2
 80106d4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80106d8:	45e1      	cmp	r9, ip
 80106da:	f84e 2b04 	str.w	r2, [lr], #4
 80106de:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80106e2:	d2de      	bcs.n	80106a2 <quorem+0x42>
 80106e4:	9b00      	ldr	r3, [sp, #0]
 80106e6:	58eb      	ldr	r3, [r5, r3]
 80106e8:	b92b      	cbnz	r3, 80106f6 <quorem+0x96>
 80106ea:	9b01      	ldr	r3, [sp, #4]
 80106ec:	3b04      	subs	r3, #4
 80106ee:	429d      	cmp	r5, r3
 80106f0:	461a      	mov	r2, r3
 80106f2:	d32f      	bcc.n	8010754 <quorem+0xf4>
 80106f4:	613c      	str	r4, [r7, #16]
 80106f6:	4638      	mov	r0, r7
 80106f8:	f001 fd12 	bl	8012120 <__mcmp>
 80106fc:	2800      	cmp	r0, #0
 80106fe:	db25      	blt.n	801074c <quorem+0xec>
 8010700:	4629      	mov	r1, r5
 8010702:	2000      	movs	r0, #0
 8010704:	f858 2b04 	ldr.w	r2, [r8], #4
 8010708:	f8d1 c000 	ldr.w	ip, [r1]
 801070c:	fa1f fe82 	uxth.w	lr, r2
 8010710:	fa1f f38c 	uxth.w	r3, ip
 8010714:	eba3 030e 	sub.w	r3, r3, lr
 8010718:	4403      	add	r3, r0
 801071a:	0c12      	lsrs	r2, r2, #16
 801071c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010720:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8010724:	b29b      	uxth	r3, r3
 8010726:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801072a:	45c1      	cmp	r9, r8
 801072c:	f841 3b04 	str.w	r3, [r1], #4
 8010730:	ea4f 4022 	mov.w	r0, r2, asr #16
 8010734:	d2e6      	bcs.n	8010704 <quorem+0xa4>
 8010736:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801073a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801073e:	b922      	cbnz	r2, 801074a <quorem+0xea>
 8010740:	3b04      	subs	r3, #4
 8010742:	429d      	cmp	r5, r3
 8010744:	461a      	mov	r2, r3
 8010746:	d30b      	bcc.n	8010760 <quorem+0x100>
 8010748:	613c      	str	r4, [r7, #16]
 801074a:	3601      	adds	r6, #1
 801074c:	4630      	mov	r0, r6
 801074e:	b003      	add	sp, #12
 8010750:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010754:	6812      	ldr	r2, [r2, #0]
 8010756:	3b04      	subs	r3, #4
 8010758:	2a00      	cmp	r2, #0
 801075a:	d1cb      	bne.n	80106f4 <quorem+0x94>
 801075c:	3c01      	subs	r4, #1
 801075e:	e7c6      	b.n	80106ee <quorem+0x8e>
 8010760:	6812      	ldr	r2, [r2, #0]
 8010762:	3b04      	subs	r3, #4
 8010764:	2a00      	cmp	r2, #0
 8010766:	d1ef      	bne.n	8010748 <quorem+0xe8>
 8010768:	3c01      	subs	r4, #1
 801076a:	e7ea      	b.n	8010742 <quorem+0xe2>
 801076c:	2000      	movs	r0, #0
 801076e:	e7ee      	b.n	801074e <quorem+0xee>

08010770 <_dtoa_r>:
 8010770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010774:	69c7      	ldr	r7, [r0, #28]
 8010776:	b097      	sub	sp, #92	@ 0x5c
 8010778:	ed8d 0b04 	vstr	d0, [sp, #16]
 801077c:	ec55 4b10 	vmov	r4, r5, d0
 8010780:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8010782:	9107      	str	r1, [sp, #28]
 8010784:	4681      	mov	r9, r0
 8010786:	920c      	str	r2, [sp, #48]	@ 0x30
 8010788:	9311      	str	r3, [sp, #68]	@ 0x44
 801078a:	b97f      	cbnz	r7, 80107ac <_dtoa_r+0x3c>
 801078c:	2010      	movs	r0, #16
 801078e:	f001 f943 	bl	8011a18 <malloc>
 8010792:	4602      	mov	r2, r0
 8010794:	f8c9 001c 	str.w	r0, [r9, #28]
 8010798:	b920      	cbnz	r0, 80107a4 <_dtoa_r+0x34>
 801079a:	4ba9      	ldr	r3, [pc, #676]	@ (8010a40 <_dtoa_r+0x2d0>)
 801079c:	21ef      	movs	r1, #239	@ 0xef
 801079e:	48a9      	ldr	r0, [pc, #676]	@ (8010a44 <_dtoa_r+0x2d4>)
 80107a0:	f7ff ff40 	bl	8010624 <__assert_func>
 80107a4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80107a8:	6007      	str	r7, [r0, #0]
 80107aa:	60c7      	str	r7, [r0, #12]
 80107ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80107b0:	6819      	ldr	r1, [r3, #0]
 80107b2:	b159      	cbz	r1, 80107cc <_dtoa_r+0x5c>
 80107b4:	685a      	ldr	r2, [r3, #4]
 80107b6:	604a      	str	r2, [r1, #4]
 80107b8:	2301      	movs	r3, #1
 80107ba:	4093      	lsls	r3, r2
 80107bc:	608b      	str	r3, [r1, #8]
 80107be:	4648      	mov	r0, r9
 80107c0:	f001 fa32 	bl	8011c28 <_Bfree>
 80107c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80107c8:	2200      	movs	r2, #0
 80107ca:	601a      	str	r2, [r3, #0]
 80107cc:	1e2b      	subs	r3, r5, #0
 80107ce:	bfb9      	ittee	lt
 80107d0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80107d4:	9305      	strlt	r3, [sp, #20]
 80107d6:	2300      	movge	r3, #0
 80107d8:	6033      	strge	r3, [r6, #0]
 80107da:	9f05      	ldr	r7, [sp, #20]
 80107dc:	4b9a      	ldr	r3, [pc, #616]	@ (8010a48 <_dtoa_r+0x2d8>)
 80107de:	bfbc      	itt	lt
 80107e0:	2201      	movlt	r2, #1
 80107e2:	6032      	strlt	r2, [r6, #0]
 80107e4:	43bb      	bics	r3, r7
 80107e6:	d112      	bne.n	801080e <_dtoa_r+0x9e>
 80107e8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80107ea:	f242 730f 	movw	r3, #9999	@ 0x270f
 80107ee:	6013      	str	r3, [r2, #0]
 80107f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80107f4:	4323      	orrs	r3, r4
 80107f6:	f000 855a 	beq.w	80112ae <_dtoa_r+0xb3e>
 80107fa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80107fc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8010a5c <_dtoa_r+0x2ec>
 8010800:	2b00      	cmp	r3, #0
 8010802:	f000 855c 	beq.w	80112be <_dtoa_r+0xb4e>
 8010806:	f10a 0303 	add.w	r3, sl, #3
 801080a:	f000 bd56 	b.w	80112ba <_dtoa_r+0xb4a>
 801080e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8010812:	2200      	movs	r2, #0
 8010814:	ec51 0b17 	vmov	r0, r1, d7
 8010818:	2300      	movs	r3, #0
 801081a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 801081e:	f7f0 f9a3 	bl	8000b68 <__aeabi_dcmpeq>
 8010822:	4680      	mov	r8, r0
 8010824:	b158      	cbz	r0, 801083e <_dtoa_r+0xce>
 8010826:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010828:	2301      	movs	r3, #1
 801082a:	6013      	str	r3, [r2, #0]
 801082c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801082e:	b113      	cbz	r3, 8010836 <_dtoa_r+0xc6>
 8010830:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8010832:	4b86      	ldr	r3, [pc, #536]	@ (8010a4c <_dtoa_r+0x2dc>)
 8010834:	6013      	str	r3, [r2, #0]
 8010836:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8010a60 <_dtoa_r+0x2f0>
 801083a:	f000 bd40 	b.w	80112be <_dtoa_r+0xb4e>
 801083e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8010842:	aa14      	add	r2, sp, #80	@ 0x50
 8010844:	a915      	add	r1, sp, #84	@ 0x54
 8010846:	4648      	mov	r0, r9
 8010848:	f001 fd8a 	bl	8012360 <__d2b>
 801084c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8010850:	9002      	str	r0, [sp, #8]
 8010852:	2e00      	cmp	r6, #0
 8010854:	d078      	beq.n	8010948 <_dtoa_r+0x1d8>
 8010856:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010858:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 801085c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010860:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010864:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8010868:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801086c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8010870:	4619      	mov	r1, r3
 8010872:	2200      	movs	r2, #0
 8010874:	4b76      	ldr	r3, [pc, #472]	@ (8010a50 <_dtoa_r+0x2e0>)
 8010876:	f7ef fd57 	bl	8000328 <__aeabi_dsub>
 801087a:	a36b      	add	r3, pc, #428	@ (adr r3, 8010a28 <_dtoa_r+0x2b8>)
 801087c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010880:	f7ef ff0a 	bl	8000698 <__aeabi_dmul>
 8010884:	a36a      	add	r3, pc, #424	@ (adr r3, 8010a30 <_dtoa_r+0x2c0>)
 8010886:	e9d3 2300 	ldrd	r2, r3, [r3]
 801088a:	f7ef fd4f 	bl	800032c <__adddf3>
 801088e:	4604      	mov	r4, r0
 8010890:	4630      	mov	r0, r6
 8010892:	460d      	mov	r5, r1
 8010894:	f7ef fe96 	bl	80005c4 <__aeabi_i2d>
 8010898:	a367      	add	r3, pc, #412	@ (adr r3, 8010a38 <_dtoa_r+0x2c8>)
 801089a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801089e:	f7ef fefb 	bl	8000698 <__aeabi_dmul>
 80108a2:	4602      	mov	r2, r0
 80108a4:	460b      	mov	r3, r1
 80108a6:	4620      	mov	r0, r4
 80108a8:	4629      	mov	r1, r5
 80108aa:	f7ef fd3f 	bl	800032c <__adddf3>
 80108ae:	4604      	mov	r4, r0
 80108b0:	460d      	mov	r5, r1
 80108b2:	f7f0 f9a1 	bl	8000bf8 <__aeabi_d2iz>
 80108b6:	2200      	movs	r2, #0
 80108b8:	4607      	mov	r7, r0
 80108ba:	2300      	movs	r3, #0
 80108bc:	4620      	mov	r0, r4
 80108be:	4629      	mov	r1, r5
 80108c0:	f7f0 f95c 	bl	8000b7c <__aeabi_dcmplt>
 80108c4:	b140      	cbz	r0, 80108d8 <_dtoa_r+0x168>
 80108c6:	4638      	mov	r0, r7
 80108c8:	f7ef fe7c 	bl	80005c4 <__aeabi_i2d>
 80108cc:	4622      	mov	r2, r4
 80108ce:	462b      	mov	r3, r5
 80108d0:	f7f0 f94a 	bl	8000b68 <__aeabi_dcmpeq>
 80108d4:	b900      	cbnz	r0, 80108d8 <_dtoa_r+0x168>
 80108d6:	3f01      	subs	r7, #1
 80108d8:	2f16      	cmp	r7, #22
 80108da:	d852      	bhi.n	8010982 <_dtoa_r+0x212>
 80108dc:	4b5d      	ldr	r3, [pc, #372]	@ (8010a54 <_dtoa_r+0x2e4>)
 80108de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80108e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80108ea:	f7f0 f947 	bl	8000b7c <__aeabi_dcmplt>
 80108ee:	2800      	cmp	r0, #0
 80108f0:	d049      	beq.n	8010986 <_dtoa_r+0x216>
 80108f2:	3f01      	subs	r7, #1
 80108f4:	2300      	movs	r3, #0
 80108f6:	9310      	str	r3, [sp, #64]	@ 0x40
 80108f8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80108fa:	1b9b      	subs	r3, r3, r6
 80108fc:	1e5a      	subs	r2, r3, #1
 80108fe:	bf45      	ittet	mi
 8010900:	f1c3 0301 	rsbmi	r3, r3, #1
 8010904:	9300      	strmi	r3, [sp, #0]
 8010906:	2300      	movpl	r3, #0
 8010908:	2300      	movmi	r3, #0
 801090a:	9206      	str	r2, [sp, #24]
 801090c:	bf54      	ite	pl
 801090e:	9300      	strpl	r3, [sp, #0]
 8010910:	9306      	strmi	r3, [sp, #24]
 8010912:	2f00      	cmp	r7, #0
 8010914:	db39      	blt.n	801098a <_dtoa_r+0x21a>
 8010916:	9b06      	ldr	r3, [sp, #24]
 8010918:	970d      	str	r7, [sp, #52]	@ 0x34
 801091a:	443b      	add	r3, r7
 801091c:	9306      	str	r3, [sp, #24]
 801091e:	2300      	movs	r3, #0
 8010920:	9308      	str	r3, [sp, #32]
 8010922:	9b07      	ldr	r3, [sp, #28]
 8010924:	2b09      	cmp	r3, #9
 8010926:	d863      	bhi.n	80109f0 <_dtoa_r+0x280>
 8010928:	2b05      	cmp	r3, #5
 801092a:	bfc4      	itt	gt
 801092c:	3b04      	subgt	r3, #4
 801092e:	9307      	strgt	r3, [sp, #28]
 8010930:	9b07      	ldr	r3, [sp, #28]
 8010932:	f1a3 0302 	sub.w	r3, r3, #2
 8010936:	bfcc      	ite	gt
 8010938:	2400      	movgt	r4, #0
 801093a:	2401      	movle	r4, #1
 801093c:	2b03      	cmp	r3, #3
 801093e:	d863      	bhi.n	8010a08 <_dtoa_r+0x298>
 8010940:	e8df f003 	tbb	[pc, r3]
 8010944:	2b375452 	.word	0x2b375452
 8010948:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 801094c:	441e      	add	r6, r3
 801094e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8010952:	2b20      	cmp	r3, #32
 8010954:	bfc1      	itttt	gt
 8010956:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801095a:	409f      	lslgt	r7, r3
 801095c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010960:	fa24 f303 	lsrgt.w	r3, r4, r3
 8010964:	bfd6      	itet	le
 8010966:	f1c3 0320 	rsble	r3, r3, #32
 801096a:	ea47 0003 	orrgt.w	r0, r7, r3
 801096e:	fa04 f003 	lslle.w	r0, r4, r3
 8010972:	f7ef fe17 	bl	80005a4 <__aeabi_ui2d>
 8010976:	2201      	movs	r2, #1
 8010978:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801097c:	3e01      	subs	r6, #1
 801097e:	9212      	str	r2, [sp, #72]	@ 0x48
 8010980:	e776      	b.n	8010870 <_dtoa_r+0x100>
 8010982:	2301      	movs	r3, #1
 8010984:	e7b7      	b.n	80108f6 <_dtoa_r+0x186>
 8010986:	9010      	str	r0, [sp, #64]	@ 0x40
 8010988:	e7b6      	b.n	80108f8 <_dtoa_r+0x188>
 801098a:	9b00      	ldr	r3, [sp, #0]
 801098c:	1bdb      	subs	r3, r3, r7
 801098e:	9300      	str	r3, [sp, #0]
 8010990:	427b      	negs	r3, r7
 8010992:	9308      	str	r3, [sp, #32]
 8010994:	2300      	movs	r3, #0
 8010996:	930d      	str	r3, [sp, #52]	@ 0x34
 8010998:	e7c3      	b.n	8010922 <_dtoa_r+0x1b2>
 801099a:	2301      	movs	r3, #1
 801099c:	9309      	str	r3, [sp, #36]	@ 0x24
 801099e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80109a0:	eb07 0b03 	add.w	fp, r7, r3
 80109a4:	f10b 0301 	add.w	r3, fp, #1
 80109a8:	2b01      	cmp	r3, #1
 80109aa:	9303      	str	r3, [sp, #12]
 80109ac:	bfb8      	it	lt
 80109ae:	2301      	movlt	r3, #1
 80109b0:	e006      	b.n	80109c0 <_dtoa_r+0x250>
 80109b2:	2301      	movs	r3, #1
 80109b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80109b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80109b8:	2b00      	cmp	r3, #0
 80109ba:	dd28      	ble.n	8010a0e <_dtoa_r+0x29e>
 80109bc:	469b      	mov	fp, r3
 80109be:	9303      	str	r3, [sp, #12]
 80109c0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80109c4:	2100      	movs	r1, #0
 80109c6:	2204      	movs	r2, #4
 80109c8:	f102 0514 	add.w	r5, r2, #20
 80109cc:	429d      	cmp	r5, r3
 80109ce:	d926      	bls.n	8010a1e <_dtoa_r+0x2ae>
 80109d0:	6041      	str	r1, [r0, #4]
 80109d2:	4648      	mov	r0, r9
 80109d4:	f001 f8e8 	bl	8011ba8 <_Balloc>
 80109d8:	4682      	mov	sl, r0
 80109da:	2800      	cmp	r0, #0
 80109dc:	d142      	bne.n	8010a64 <_dtoa_r+0x2f4>
 80109de:	4b1e      	ldr	r3, [pc, #120]	@ (8010a58 <_dtoa_r+0x2e8>)
 80109e0:	4602      	mov	r2, r0
 80109e2:	f240 11af 	movw	r1, #431	@ 0x1af
 80109e6:	e6da      	b.n	801079e <_dtoa_r+0x2e>
 80109e8:	2300      	movs	r3, #0
 80109ea:	e7e3      	b.n	80109b4 <_dtoa_r+0x244>
 80109ec:	2300      	movs	r3, #0
 80109ee:	e7d5      	b.n	801099c <_dtoa_r+0x22c>
 80109f0:	2401      	movs	r4, #1
 80109f2:	2300      	movs	r3, #0
 80109f4:	9307      	str	r3, [sp, #28]
 80109f6:	9409      	str	r4, [sp, #36]	@ 0x24
 80109f8:	f04f 3bff 	mov.w	fp, #4294967295
 80109fc:	2200      	movs	r2, #0
 80109fe:	f8cd b00c 	str.w	fp, [sp, #12]
 8010a02:	2312      	movs	r3, #18
 8010a04:	920c      	str	r2, [sp, #48]	@ 0x30
 8010a06:	e7db      	b.n	80109c0 <_dtoa_r+0x250>
 8010a08:	2301      	movs	r3, #1
 8010a0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8010a0c:	e7f4      	b.n	80109f8 <_dtoa_r+0x288>
 8010a0e:	f04f 0b01 	mov.w	fp, #1
 8010a12:	f8cd b00c 	str.w	fp, [sp, #12]
 8010a16:	465b      	mov	r3, fp
 8010a18:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8010a1c:	e7d0      	b.n	80109c0 <_dtoa_r+0x250>
 8010a1e:	3101      	adds	r1, #1
 8010a20:	0052      	lsls	r2, r2, #1
 8010a22:	e7d1      	b.n	80109c8 <_dtoa_r+0x258>
 8010a24:	f3af 8000 	nop.w
 8010a28:	636f4361 	.word	0x636f4361
 8010a2c:	3fd287a7 	.word	0x3fd287a7
 8010a30:	8b60c8b3 	.word	0x8b60c8b3
 8010a34:	3fc68a28 	.word	0x3fc68a28
 8010a38:	509f79fb 	.word	0x509f79fb
 8010a3c:	3fd34413 	.word	0x3fd34413
 8010a40:	08016500 	.word	0x08016500
 8010a44:	08016517 	.word	0x08016517
 8010a48:	7ff00000 	.word	0x7ff00000
 8010a4c:	08016487 	.word	0x08016487
 8010a50:	3ff80000 	.word	0x3ff80000
 8010a54:	080167d8 	.word	0x080167d8
 8010a58:	0801656f 	.word	0x0801656f
 8010a5c:	080164fc 	.word	0x080164fc
 8010a60:	08016486 	.word	0x08016486
 8010a64:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010a68:	6018      	str	r0, [r3, #0]
 8010a6a:	9b03      	ldr	r3, [sp, #12]
 8010a6c:	2b0e      	cmp	r3, #14
 8010a6e:	f200 80a1 	bhi.w	8010bb4 <_dtoa_r+0x444>
 8010a72:	2c00      	cmp	r4, #0
 8010a74:	f000 809e 	beq.w	8010bb4 <_dtoa_r+0x444>
 8010a78:	2f00      	cmp	r7, #0
 8010a7a:	dd33      	ble.n	8010ae4 <_dtoa_r+0x374>
 8010a7c:	4b9c      	ldr	r3, [pc, #624]	@ (8010cf0 <_dtoa_r+0x580>)
 8010a7e:	f007 020f 	and.w	r2, r7, #15
 8010a82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010a86:	ed93 7b00 	vldr	d7, [r3]
 8010a8a:	05f8      	lsls	r0, r7, #23
 8010a8c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8010a90:	ea4f 1427 	mov.w	r4, r7, asr #4
 8010a94:	d516      	bpl.n	8010ac4 <_dtoa_r+0x354>
 8010a96:	4b97      	ldr	r3, [pc, #604]	@ (8010cf4 <_dtoa_r+0x584>)
 8010a98:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010a9c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010aa0:	f7ef ff24 	bl	80008ec <__aeabi_ddiv>
 8010aa4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010aa8:	f004 040f 	and.w	r4, r4, #15
 8010aac:	2603      	movs	r6, #3
 8010aae:	4d91      	ldr	r5, [pc, #580]	@ (8010cf4 <_dtoa_r+0x584>)
 8010ab0:	b954      	cbnz	r4, 8010ac8 <_dtoa_r+0x358>
 8010ab2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010ab6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010aba:	f7ef ff17 	bl	80008ec <__aeabi_ddiv>
 8010abe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010ac2:	e028      	b.n	8010b16 <_dtoa_r+0x3a6>
 8010ac4:	2602      	movs	r6, #2
 8010ac6:	e7f2      	b.n	8010aae <_dtoa_r+0x33e>
 8010ac8:	07e1      	lsls	r1, r4, #31
 8010aca:	d508      	bpl.n	8010ade <_dtoa_r+0x36e>
 8010acc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010ad0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010ad4:	f7ef fde0 	bl	8000698 <__aeabi_dmul>
 8010ad8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010adc:	3601      	adds	r6, #1
 8010ade:	1064      	asrs	r4, r4, #1
 8010ae0:	3508      	adds	r5, #8
 8010ae2:	e7e5      	b.n	8010ab0 <_dtoa_r+0x340>
 8010ae4:	f000 80af 	beq.w	8010c46 <_dtoa_r+0x4d6>
 8010ae8:	427c      	negs	r4, r7
 8010aea:	4b81      	ldr	r3, [pc, #516]	@ (8010cf0 <_dtoa_r+0x580>)
 8010aec:	4d81      	ldr	r5, [pc, #516]	@ (8010cf4 <_dtoa_r+0x584>)
 8010aee:	f004 020f 	and.w	r2, r4, #15
 8010af2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010afa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010afe:	f7ef fdcb 	bl	8000698 <__aeabi_dmul>
 8010b02:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010b06:	1124      	asrs	r4, r4, #4
 8010b08:	2300      	movs	r3, #0
 8010b0a:	2602      	movs	r6, #2
 8010b0c:	2c00      	cmp	r4, #0
 8010b0e:	f040 808f 	bne.w	8010c30 <_dtoa_r+0x4c0>
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	d1d3      	bne.n	8010abe <_dtoa_r+0x34e>
 8010b16:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010b18:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8010b1c:	2b00      	cmp	r3, #0
 8010b1e:	f000 8094 	beq.w	8010c4a <_dtoa_r+0x4da>
 8010b22:	4b75      	ldr	r3, [pc, #468]	@ (8010cf8 <_dtoa_r+0x588>)
 8010b24:	2200      	movs	r2, #0
 8010b26:	4620      	mov	r0, r4
 8010b28:	4629      	mov	r1, r5
 8010b2a:	f7f0 f827 	bl	8000b7c <__aeabi_dcmplt>
 8010b2e:	2800      	cmp	r0, #0
 8010b30:	f000 808b 	beq.w	8010c4a <_dtoa_r+0x4da>
 8010b34:	9b03      	ldr	r3, [sp, #12]
 8010b36:	2b00      	cmp	r3, #0
 8010b38:	f000 8087 	beq.w	8010c4a <_dtoa_r+0x4da>
 8010b3c:	f1bb 0f00 	cmp.w	fp, #0
 8010b40:	dd34      	ble.n	8010bac <_dtoa_r+0x43c>
 8010b42:	4620      	mov	r0, r4
 8010b44:	4b6d      	ldr	r3, [pc, #436]	@ (8010cfc <_dtoa_r+0x58c>)
 8010b46:	2200      	movs	r2, #0
 8010b48:	4629      	mov	r1, r5
 8010b4a:	f7ef fda5 	bl	8000698 <__aeabi_dmul>
 8010b4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010b52:	f107 38ff 	add.w	r8, r7, #4294967295
 8010b56:	3601      	adds	r6, #1
 8010b58:	465c      	mov	r4, fp
 8010b5a:	4630      	mov	r0, r6
 8010b5c:	f7ef fd32 	bl	80005c4 <__aeabi_i2d>
 8010b60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010b64:	f7ef fd98 	bl	8000698 <__aeabi_dmul>
 8010b68:	4b65      	ldr	r3, [pc, #404]	@ (8010d00 <_dtoa_r+0x590>)
 8010b6a:	2200      	movs	r2, #0
 8010b6c:	f7ef fbde 	bl	800032c <__adddf3>
 8010b70:	4605      	mov	r5, r0
 8010b72:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8010b76:	2c00      	cmp	r4, #0
 8010b78:	d16a      	bne.n	8010c50 <_dtoa_r+0x4e0>
 8010b7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010b7e:	4b61      	ldr	r3, [pc, #388]	@ (8010d04 <_dtoa_r+0x594>)
 8010b80:	2200      	movs	r2, #0
 8010b82:	f7ef fbd1 	bl	8000328 <__aeabi_dsub>
 8010b86:	4602      	mov	r2, r0
 8010b88:	460b      	mov	r3, r1
 8010b8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010b8e:	462a      	mov	r2, r5
 8010b90:	4633      	mov	r3, r6
 8010b92:	f7f0 f811 	bl	8000bb8 <__aeabi_dcmpgt>
 8010b96:	2800      	cmp	r0, #0
 8010b98:	f040 8298 	bne.w	80110cc <_dtoa_r+0x95c>
 8010b9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010ba0:	462a      	mov	r2, r5
 8010ba2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8010ba6:	f7ef ffe9 	bl	8000b7c <__aeabi_dcmplt>
 8010baa:	bb38      	cbnz	r0, 8010bfc <_dtoa_r+0x48c>
 8010bac:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8010bb0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8010bb4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8010bb6:	2b00      	cmp	r3, #0
 8010bb8:	f2c0 8157 	blt.w	8010e6a <_dtoa_r+0x6fa>
 8010bbc:	2f0e      	cmp	r7, #14
 8010bbe:	f300 8154 	bgt.w	8010e6a <_dtoa_r+0x6fa>
 8010bc2:	4b4b      	ldr	r3, [pc, #300]	@ (8010cf0 <_dtoa_r+0x580>)
 8010bc4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010bc8:	ed93 7b00 	vldr	d7, [r3]
 8010bcc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	ed8d 7b00 	vstr	d7, [sp]
 8010bd4:	f280 80e5 	bge.w	8010da2 <_dtoa_r+0x632>
 8010bd8:	9b03      	ldr	r3, [sp, #12]
 8010bda:	2b00      	cmp	r3, #0
 8010bdc:	f300 80e1 	bgt.w	8010da2 <_dtoa_r+0x632>
 8010be0:	d10c      	bne.n	8010bfc <_dtoa_r+0x48c>
 8010be2:	4b48      	ldr	r3, [pc, #288]	@ (8010d04 <_dtoa_r+0x594>)
 8010be4:	2200      	movs	r2, #0
 8010be6:	ec51 0b17 	vmov	r0, r1, d7
 8010bea:	f7ef fd55 	bl	8000698 <__aeabi_dmul>
 8010bee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010bf2:	f7ef ffd7 	bl	8000ba4 <__aeabi_dcmpge>
 8010bf6:	2800      	cmp	r0, #0
 8010bf8:	f000 8266 	beq.w	80110c8 <_dtoa_r+0x958>
 8010bfc:	2400      	movs	r4, #0
 8010bfe:	4625      	mov	r5, r4
 8010c00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010c02:	4656      	mov	r6, sl
 8010c04:	ea6f 0803 	mvn.w	r8, r3
 8010c08:	2700      	movs	r7, #0
 8010c0a:	4621      	mov	r1, r4
 8010c0c:	4648      	mov	r0, r9
 8010c0e:	f001 f80b 	bl	8011c28 <_Bfree>
 8010c12:	2d00      	cmp	r5, #0
 8010c14:	f000 80bd 	beq.w	8010d92 <_dtoa_r+0x622>
 8010c18:	b12f      	cbz	r7, 8010c26 <_dtoa_r+0x4b6>
 8010c1a:	42af      	cmp	r7, r5
 8010c1c:	d003      	beq.n	8010c26 <_dtoa_r+0x4b6>
 8010c1e:	4639      	mov	r1, r7
 8010c20:	4648      	mov	r0, r9
 8010c22:	f001 f801 	bl	8011c28 <_Bfree>
 8010c26:	4629      	mov	r1, r5
 8010c28:	4648      	mov	r0, r9
 8010c2a:	f000 fffd 	bl	8011c28 <_Bfree>
 8010c2e:	e0b0      	b.n	8010d92 <_dtoa_r+0x622>
 8010c30:	07e2      	lsls	r2, r4, #31
 8010c32:	d505      	bpl.n	8010c40 <_dtoa_r+0x4d0>
 8010c34:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010c38:	f7ef fd2e 	bl	8000698 <__aeabi_dmul>
 8010c3c:	3601      	adds	r6, #1
 8010c3e:	2301      	movs	r3, #1
 8010c40:	1064      	asrs	r4, r4, #1
 8010c42:	3508      	adds	r5, #8
 8010c44:	e762      	b.n	8010b0c <_dtoa_r+0x39c>
 8010c46:	2602      	movs	r6, #2
 8010c48:	e765      	b.n	8010b16 <_dtoa_r+0x3a6>
 8010c4a:	9c03      	ldr	r4, [sp, #12]
 8010c4c:	46b8      	mov	r8, r7
 8010c4e:	e784      	b.n	8010b5a <_dtoa_r+0x3ea>
 8010c50:	4b27      	ldr	r3, [pc, #156]	@ (8010cf0 <_dtoa_r+0x580>)
 8010c52:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010c54:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010c58:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010c5c:	4454      	add	r4, sl
 8010c5e:	2900      	cmp	r1, #0
 8010c60:	d054      	beq.n	8010d0c <_dtoa_r+0x59c>
 8010c62:	4929      	ldr	r1, [pc, #164]	@ (8010d08 <_dtoa_r+0x598>)
 8010c64:	2000      	movs	r0, #0
 8010c66:	f7ef fe41 	bl	80008ec <__aeabi_ddiv>
 8010c6a:	4633      	mov	r3, r6
 8010c6c:	462a      	mov	r2, r5
 8010c6e:	f7ef fb5b 	bl	8000328 <__aeabi_dsub>
 8010c72:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010c76:	4656      	mov	r6, sl
 8010c78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010c7c:	f7ef ffbc 	bl	8000bf8 <__aeabi_d2iz>
 8010c80:	4605      	mov	r5, r0
 8010c82:	f7ef fc9f 	bl	80005c4 <__aeabi_i2d>
 8010c86:	4602      	mov	r2, r0
 8010c88:	460b      	mov	r3, r1
 8010c8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010c8e:	f7ef fb4b 	bl	8000328 <__aeabi_dsub>
 8010c92:	3530      	adds	r5, #48	@ 0x30
 8010c94:	4602      	mov	r2, r0
 8010c96:	460b      	mov	r3, r1
 8010c98:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010c9c:	f806 5b01 	strb.w	r5, [r6], #1
 8010ca0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010ca4:	f7ef ff6a 	bl	8000b7c <__aeabi_dcmplt>
 8010ca8:	2800      	cmp	r0, #0
 8010caa:	d172      	bne.n	8010d92 <_dtoa_r+0x622>
 8010cac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010cb0:	4911      	ldr	r1, [pc, #68]	@ (8010cf8 <_dtoa_r+0x588>)
 8010cb2:	2000      	movs	r0, #0
 8010cb4:	f7ef fb38 	bl	8000328 <__aeabi_dsub>
 8010cb8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010cbc:	f7ef ff5e 	bl	8000b7c <__aeabi_dcmplt>
 8010cc0:	2800      	cmp	r0, #0
 8010cc2:	f040 80b4 	bne.w	8010e2e <_dtoa_r+0x6be>
 8010cc6:	42a6      	cmp	r6, r4
 8010cc8:	f43f af70 	beq.w	8010bac <_dtoa_r+0x43c>
 8010ccc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010cd0:	4b0a      	ldr	r3, [pc, #40]	@ (8010cfc <_dtoa_r+0x58c>)
 8010cd2:	2200      	movs	r2, #0
 8010cd4:	f7ef fce0 	bl	8000698 <__aeabi_dmul>
 8010cd8:	4b08      	ldr	r3, [pc, #32]	@ (8010cfc <_dtoa_r+0x58c>)
 8010cda:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010cde:	2200      	movs	r2, #0
 8010ce0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010ce4:	f7ef fcd8 	bl	8000698 <__aeabi_dmul>
 8010ce8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010cec:	e7c4      	b.n	8010c78 <_dtoa_r+0x508>
 8010cee:	bf00      	nop
 8010cf0:	080167d8 	.word	0x080167d8
 8010cf4:	080167b0 	.word	0x080167b0
 8010cf8:	3ff00000 	.word	0x3ff00000
 8010cfc:	40240000 	.word	0x40240000
 8010d00:	401c0000 	.word	0x401c0000
 8010d04:	40140000 	.word	0x40140000
 8010d08:	3fe00000 	.word	0x3fe00000
 8010d0c:	4631      	mov	r1, r6
 8010d0e:	4628      	mov	r0, r5
 8010d10:	f7ef fcc2 	bl	8000698 <__aeabi_dmul>
 8010d14:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010d18:	9413      	str	r4, [sp, #76]	@ 0x4c
 8010d1a:	4656      	mov	r6, sl
 8010d1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010d20:	f7ef ff6a 	bl	8000bf8 <__aeabi_d2iz>
 8010d24:	4605      	mov	r5, r0
 8010d26:	f7ef fc4d 	bl	80005c4 <__aeabi_i2d>
 8010d2a:	4602      	mov	r2, r0
 8010d2c:	460b      	mov	r3, r1
 8010d2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010d32:	f7ef faf9 	bl	8000328 <__aeabi_dsub>
 8010d36:	3530      	adds	r5, #48	@ 0x30
 8010d38:	f806 5b01 	strb.w	r5, [r6], #1
 8010d3c:	4602      	mov	r2, r0
 8010d3e:	460b      	mov	r3, r1
 8010d40:	42a6      	cmp	r6, r4
 8010d42:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010d46:	f04f 0200 	mov.w	r2, #0
 8010d4a:	d124      	bne.n	8010d96 <_dtoa_r+0x626>
 8010d4c:	4baf      	ldr	r3, [pc, #700]	@ (801100c <_dtoa_r+0x89c>)
 8010d4e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010d52:	f7ef faeb 	bl	800032c <__adddf3>
 8010d56:	4602      	mov	r2, r0
 8010d58:	460b      	mov	r3, r1
 8010d5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010d5e:	f7ef ff2b 	bl	8000bb8 <__aeabi_dcmpgt>
 8010d62:	2800      	cmp	r0, #0
 8010d64:	d163      	bne.n	8010e2e <_dtoa_r+0x6be>
 8010d66:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010d6a:	49a8      	ldr	r1, [pc, #672]	@ (801100c <_dtoa_r+0x89c>)
 8010d6c:	2000      	movs	r0, #0
 8010d6e:	f7ef fadb 	bl	8000328 <__aeabi_dsub>
 8010d72:	4602      	mov	r2, r0
 8010d74:	460b      	mov	r3, r1
 8010d76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010d7a:	f7ef feff 	bl	8000b7c <__aeabi_dcmplt>
 8010d7e:	2800      	cmp	r0, #0
 8010d80:	f43f af14 	beq.w	8010bac <_dtoa_r+0x43c>
 8010d84:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8010d86:	1e73      	subs	r3, r6, #1
 8010d88:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010d8a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010d8e:	2b30      	cmp	r3, #48	@ 0x30
 8010d90:	d0f8      	beq.n	8010d84 <_dtoa_r+0x614>
 8010d92:	4647      	mov	r7, r8
 8010d94:	e03b      	b.n	8010e0e <_dtoa_r+0x69e>
 8010d96:	4b9e      	ldr	r3, [pc, #632]	@ (8011010 <_dtoa_r+0x8a0>)
 8010d98:	f7ef fc7e 	bl	8000698 <__aeabi_dmul>
 8010d9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010da0:	e7bc      	b.n	8010d1c <_dtoa_r+0x5ac>
 8010da2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8010da6:	4656      	mov	r6, sl
 8010da8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010dac:	4620      	mov	r0, r4
 8010dae:	4629      	mov	r1, r5
 8010db0:	f7ef fd9c 	bl	80008ec <__aeabi_ddiv>
 8010db4:	f7ef ff20 	bl	8000bf8 <__aeabi_d2iz>
 8010db8:	4680      	mov	r8, r0
 8010dba:	f7ef fc03 	bl	80005c4 <__aeabi_i2d>
 8010dbe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010dc2:	f7ef fc69 	bl	8000698 <__aeabi_dmul>
 8010dc6:	4602      	mov	r2, r0
 8010dc8:	460b      	mov	r3, r1
 8010dca:	4620      	mov	r0, r4
 8010dcc:	4629      	mov	r1, r5
 8010dce:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8010dd2:	f7ef faa9 	bl	8000328 <__aeabi_dsub>
 8010dd6:	f806 4b01 	strb.w	r4, [r6], #1
 8010dda:	9d03      	ldr	r5, [sp, #12]
 8010ddc:	eba6 040a 	sub.w	r4, r6, sl
 8010de0:	42a5      	cmp	r5, r4
 8010de2:	4602      	mov	r2, r0
 8010de4:	460b      	mov	r3, r1
 8010de6:	d133      	bne.n	8010e50 <_dtoa_r+0x6e0>
 8010de8:	f7ef faa0 	bl	800032c <__adddf3>
 8010dec:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010df0:	4604      	mov	r4, r0
 8010df2:	460d      	mov	r5, r1
 8010df4:	f7ef fee0 	bl	8000bb8 <__aeabi_dcmpgt>
 8010df8:	b9c0      	cbnz	r0, 8010e2c <_dtoa_r+0x6bc>
 8010dfa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010dfe:	4620      	mov	r0, r4
 8010e00:	4629      	mov	r1, r5
 8010e02:	f7ef feb1 	bl	8000b68 <__aeabi_dcmpeq>
 8010e06:	b110      	cbz	r0, 8010e0e <_dtoa_r+0x69e>
 8010e08:	f018 0f01 	tst.w	r8, #1
 8010e0c:	d10e      	bne.n	8010e2c <_dtoa_r+0x6bc>
 8010e0e:	9902      	ldr	r1, [sp, #8]
 8010e10:	4648      	mov	r0, r9
 8010e12:	f000 ff09 	bl	8011c28 <_Bfree>
 8010e16:	2300      	movs	r3, #0
 8010e18:	7033      	strb	r3, [r6, #0]
 8010e1a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010e1c:	3701      	adds	r7, #1
 8010e1e:	601f      	str	r7, [r3, #0]
 8010e20:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010e22:	2b00      	cmp	r3, #0
 8010e24:	f000 824b 	beq.w	80112be <_dtoa_r+0xb4e>
 8010e28:	601e      	str	r6, [r3, #0]
 8010e2a:	e248      	b.n	80112be <_dtoa_r+0xb4e>
 8010e2c:	46b8      	mov	r8, r7
 8010e2e:	4633      	mov	r3, r6
 8010e30:	461e      	mov	r6, r3
 8010e32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010e36:	2a39      	cmp	r2, #57	@ 0x39
 8010e38:	d106      	bne.n	8010e48 <_dtoa_r+0x6d8>
 8010e3a:	459a      	cmp	sl, r3
 8010e3c:	d1f8      	bne.n	8010e30 <_dtoa_r+0x6c0>
 8010e3e:	2230      	movs	r2, #48	@ 0x30
 8010e40:	f108 0801 	add.w	r8, r8, #1
 8010e44:	f88a 2000 	strb.w	r2, [sl]
 8010e48:	781a      	ldrb	r2, [r3, #0]
 8010e4a:	3201      	adds	r2, #1
 8010e4c:	701a      	strb	r2, [r3, #0]
 8010e4e:	e7a0      	b.n	8010d92 <_dtoa_r+0x622>
 8010e50:	4b6f      	ldr	r3, [pc, #444]	@ (8011010 <_dtoa_r+0x8a0>)
 8010e52:	2200      	movs	r2, #0
 8010e54:	f7ef fc20 	bl	8000698 <__aeabi_dmul>
 8010e58:	2200      	movs	r2, #0
 8010e5a:	2300      	movs	r3, #0
 8010e5c:	4604      	mov	r4, r0
 8010e5e:	460d      	mov	r5, r1
 8010e60:	f7ef fe82 	bl	8000b68 <__aeabi_dcmpeq>
 8010e64:	2800      	cmp	r0, #0
 8010e66:	d09f      	beq.n	8010da8 <_dtoa_r+0x638>
 8010e68:	e7d1      	b.n	8010e0e <_dtoa_r+0x69e>
 8010e6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010e6c:	2a00      	cmp	r2, #0
 8010e6e:	f000 80ea 	beq.w	8011046 <_dtoa_r+0x8d6>
 8010e72:	9a07      	ldr	r2, [sp, #28]
 8010e74:	2a01      	cmp	r2, #1
 8010e76:	f300 80cd 	bgt.w	8011014 <_dtoa_r+0x8a4>
 8010e7a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8010e7c:	2a00      	cmp	r2, #0
 8010e7e:	f000 80c1 	beq.w	8011004 <_dtoa_r+0x894>
 8010e82:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8010e86:	9c08      	ldr	r4, [sp, #32]
 8010e88:	9e00      	ldr	r6, [sp, #0]
 8010e8a:	9a00      	ldr	r2, [sp, #0]
 8010e8c:	441a      	add	r2, r3
 8010e8e:	9200      	str	r2, [sp, #0]
 8010e90:	9a06      	ldr	r2, [sp, #24]
 8010e92:	2101      	movs	r1, #1
 8010e94:	441a      	add	r2, r3
 8010e96:	4648      	mov	r0, r9
 8010e98:	9206      	str	r2, [sp, #24]
 8010e9a:	f000 ffc3 	bl	8011e24 <__i2b>
 8010e9e:	4605      	mov	r5, r0
 8010ea0:	b166      	cbz	r6, 8010ebc <_dtoa_r+0x74c>
 8010ea2:	9b06      	ldr	r3, [sp, #24]
 8010ea4:	2b00      	cmp	r3, #0
 8010ea6:	dd09      	ble.n	8010ebc <_dtoa_r+0x74c>
 8010ea8:	42b3      	cmp	r3, r6
 8010eaa:	9a00      	ldr	r2, [sp, #0]
 8010eac:	bfa8      	it	ge
 8010eae:	4633      	movge	r3, r6
 8010eb0:	1ad2      	subs	r2, r2, r3
 8010eb2:	9200      	str	r2, [sp, #0]
 8010eb4:	9a06      	ldr	r2, [sp, #24]
 8010eb6:	1af6      	subs	r6, r6, r3
 8010eb8:	1ad3      	subs	r3, r2, r3
 8010eba:	9306      	str	r3, [sp, #24]
 8010ebc:	9b08      	ldr	r3, [sp, #32]
 8010ebe:	b30b      	cbz	r3, 8010f04 <_dtoa_r+0x794>
 8010ec0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010ec2:	2b00      	cmp	r3, #0
 8010ec4:	f000 80c6 	beq.w	8011054 <_dtoa_r+0x8e4>
 8010ec8:	2c00      	cmp	r4, #0
 8010eca:	f000 80c0 	beq.w	801104e <_dtoa_r+0x8de>
 8010ece:	4629      	mov	r1, r5
 8010ed0:	4622      	mov	r2, r4
 8010ed2:	4648      	mov	r0, r9
 8010ed4:	f001 f85e 	bl	8011f94 <__pow5mult>
 8010ed8:	9a02      	ldr	r2, [sp, #8]
 8010eda:	4601      	mov	r1, r0
 8010edc:	4605      	mov	r5, r0
 8010ede:	4648      	mov	r0, r9
 8010ee0:	f000 ffb6 	bl	8011e50 <__multiply>
 8010ee4:	9902      	ldr	r1, [sp, #8]
 8010ee6:	4680      	mov	r8, r0
 8010ee8:	4648      	mov	r0, r9
 8010eea:	f000 fe9d 	bl	8011c28 <_Bfree>
 8010eee:	9b08      	ldr	r3, [sp, #32]
 8010ef0:	1b1b      	subs	r3, r3, r4
 8010ef2:	9308      	str	r3, [sp, #32]
 8010ef4:	f000 80b1 	beq.w	801105a <_dtoa_r+0x8ea>
 8010ef8:	9a08      	ldr	r2, [sp, #32]
 8010efa:	4641      	mov	r1, r8
 8010efc:	4648      	mov	r0, r9
 8010efe:	f001 f849 	bl	8011f94 <__pow5mult>
 8010f02:	9002      	str	r0, [sp, #8]
 8010f04:	2101      	movs	r1, #1
 8010f06:	4648      	mov	r0, r9
 8010f08:	f000 ff8c 	bl	8011e24 <__i2b>
 8010f0c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010f0e:	4604      	mov	r4, r0
 8010f10:	2b00      	cmp	r3, #0
 8010f12:	f000 81d8 	beq.w	80112c6 <_dtoa_r+0xb56>
 8010f16:	461a      	mov	r2, r3
 8010f18:	4601      	mov	r1, r0
 8010f1a:	4648      	mov	r0, r9
 8010f1c:	f001 f83a 	bl	8011f94 <__pow5mult>
 8010f20:	9b07      	ldr	r3, [sp, #28]
 8010f22:	2b01      	cmp	r3, #1
 8010f24:	4604      	mov	r4, r0
 8010f26:	f300 809f 	bgt.w	8011068 <_dtoa_r+0x8f8>
 8010f2a:	9b04      	ldr	r3, [sp, #16]
 8010f2c:	2b00      	cmp	r3, #0
 8010f2e:	f040 8097 	bne.w	8011060 <_dtoa_r+0x8f0>
 8010f32:	9b05      	ldr	r3, [sp, #20]
 8010f34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	f040 8093 	bne.w	8011064 <_dtoa_r+0x8f4>
 8010f3e:	9b05      	ldr	r3, [sp, #20]
 8010f40:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010f44:	0d1b      	lsrs	r3, r3, #20
 8010f46:	051b      	lsls	r3, r3, #20
 8010f48:	b133      	cbz	r3, 8010f58 <_dtoa_r+0x7e8>
 8010f4a:	9b00      	ldr	r3, [sp, #0]
 8010f4c:	3301      	adds	r3, #1
 8010f4e:	9300      	str	r3, [sp, #0]
 8010f50:	9b06      	ldr	r3, [sp, #24]
 8010f52:	3301      	adds	r3, #1
 8010f54:	9306      	str	r3, [sp, #24]
 8010f56:	2301      	movs	r3, #1
 8010f58:	9308      	str	r3, [sp, #32]
 8010f5a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010f5c:	2b00      	cmp	r3, #0
 8010f5e:	f000 81b8 	beq.w	80112d2 <_dtoa_r+0xb62>
 8010f62:	6923      	ldr	r3, [r4, #16]
 8010f64:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010f68:	6918      	ldr	r0, [r3, #16]
 8010f6a:	f000 ff0f 	bl	8011d8c <__hi0bits>
 8010f6e:	f1c0 0020 	rsb	r0, r0, #32
 8010f72:	9b06      	ldr	r3, [sp, #24]
 8010f74:	4418      	add	r0, r3
 8010f76:	f010 001f 	ands.w	r0, r0, #31
 8010f7a:	f000 8082 	beq.w	8011082 <_dtoa_r+0x912>
 8010f7e:	f1c0 0320 	rsb	r3, r0, #32
 8010f82:	2b04      	cmp	r3, #4
 8010f84:	dd73      	ble.n	801106e <_dtoa_r+0x8fe>
 8010f86:	9b00      	ldr	r3, [sp, #0]
 8010f88:	f1c0 001c 	rsb	r0, r0, #28
 8010f8c:	4403      	add	r3, r0
 8010f8e:	9300      	str	r3, [sp, #0]
 8010f90:	9b06      	ldr	r3, [sp, #24]
 8010f92:	4403      	add	r3, r0
 8010f94:	4406      	add	r6, r0
 8010f96:	9306      	str	r3, [sp, #24]
 8010f98:	9b00      	ldr	r3, [sp, #0]
 8010f9a:	2b00      	cmp	r3, #0
 8010f9c:	dd05      	ble.n	8010faa <_dtoa_r+0x83a>
 8010f9e:	9902      	ldr	r1, [sp, #8]
 8010fa0:	461a      	mov	r2, r3
 8010fa2:	4648      	mov	r0, r9
 8010fa4:	f001 f850 	bl	8012048 <__lshift>
 8010fa8:	9002      	str	r0, [sp, #8]
 8010faa:	9b06      	ldr	r3, [sp, #24]
 8010fac:	2b00      	cmp	r3, #0
 8010fae:	dd05      	ble.n	8010fbc <_dtoa_r+0x84c>
 8010fb0:	4621      	mov	r1, r4
 8010fb2:	461a      	mov	r2, r3
 8010fb4:	4648      	mov	r0, r9
 8010fb6:	f001 f847 	bl	8012048 <__lshift>
 8010fba:	4604      	mov	r4, r0
 8010fbc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	d061      	beq.n	8011086 <_dtoa_r+0x916>
 8010fc2:	9802      	ldr	r0, [sp, #8]
 8010fc4:	4621      	mov	r1, r4
 8010fc6:	f001 f8ab 	bl	8012120 <__mcmp>
 8010fca:	2800      	cmp	r0, #0
 8010fcc:	da5b      	bge.n	8011086 <_dtoa_r+0x916>
 8010fce:	2300      	movs	r3, #0
 8010fd0:	9902      	ldr	r1, [sp, #8]
 8010fd2:	220a      	movs	r2, #10
 8010fd4:	4648      	mov	r0, r9
 8010fd6:	f000 fe49 	bl	8011c6c <__multadd>
 8010fda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010fdc:	9002      	str	r0, [sp, #8]
 8010fde:	f107 38ff 	add.w	r8, r7, #4294967295
 8010fe2:	2b00      	cmp	r3, #0
 8010fe4:	f000 8177 	beq.w	80112d6 <_dtoa_r+0xb66>
 8010fe8:	4629      	mov	r1, r5
 8010fea:	2300      	movs	r3, #0
 8010fec:	220a      	movs	r2, #10
 8010fee:	4648      	mov	r0, r9
 8010ff0:	f000 fe3c 	bl	8011c6c <__multadd>
 8010ff4:	f1bb 0f00 	cmp.w	fp, #0
 8010ff8:	4605      	mov	r5, r0
 8010ffa:	dc6f      	bgt.n	80110dc <_dtoa_r+0x96c>
 8010ffc:	9b07      	ldr	r3, [sp, #28]
 8010ffe:	2b02      	cmp	r3, #2
 8011000:	dc49      	bgt.n	8011096 <_dtoa_r+0x926>
 8011002:	e06b      	b.n	80110dc <_dtoa_r+0x96c>
 8011004:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011006:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801100a:	e73c      	b.n	8010e86 <_dtoa_r+0x716>
 801100c:	3fe00000 	.word	0x3fe00000
 8011010:	40240000 	.word	0x40240000
 8011014:	9b03      	ldr	r3, [sp, #12]
 8011016:	1e5c      	subs	r4, r3, #1
 8011018:	9b08      	ldr	r3, [sp, #32]
 801101a:	42a3      	cmp	r3, r4
 801101c:	db09      	blt.n	8011032 <_dtoa_r+0x8c2>
 801101e:	1b1c      	subs	r4, r3, r4
 8011020:	9b03      	ldr	r3, [sp, #12]
 8011022:	2b00      	cmp	r3, #0
 8011024:	f6bf af30 	bge.w	8010e88 <_dtoa_r+0x718>
 8011028:	9b00      	ldr	r3, [sp, #0]
 801102a:	9a03      	ldr	r2, [sp, #12]
 801102c:	1a9e      	subs	r6, r3, r2
 801102e:	2300      	movs	r3, #0
 8011030:	e72b      	b.n	8010e8a <_dtoa_r+0x71a>
 8011032:	9b08      	ldr	r3, [sp, #32]
 8011034:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011036:	9408      	str	r4, [sp, #32]
 8011038:	1ae3      	subs	r3, r4, r3
 801103a:	441a      	add	r2, r3
 801103c:	9e00      	ldr	r6, [sp, #0]
 801103e:	9b03      	ldr	r3, [sp, #12]
 8011040:	920d      	str	r2, [sp, #52]	@ 0x34
 8011042:	2400      	movs	r4, #0
 8011044:	e721      	b.n	8010e8a <_dtoa_r+0x71a>
 8011046:	9c08      	ldr	r4, [sp, #32]
 8011048:	9e00      	ldr	r6, [sp, #0]
 801104a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801104c:	e728      	b.n	8010ea0 <_dtoa_r+0x730>
 801104e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8011052:	e751      	b.n	8010ef8 <_dtoa_r+0x788>
 8011054:	9a08      	ldr	r2, [sp, #32]
 8011056:	9902      	ldr	r1, [sp, #8]
 8011058:	e750      	b.n	8010efc <_dtoa_r+0x78c>
 801105a:	f8cd 8008 	str.w	r8, [sp, #8]
 801105e:	e751      	b.n	8010f04 <_dtoa_r+0x794>
 8011060:	2300      	movs	r3, #0
 8011062:	e779      	b.n	8010f58 <_dtoa_r+0x7e8>
 8011064:	9b04      	ldr	r3, [sp, #16]
 8011066:	e777      	b.n	8010f58 <_dtoa_r+0x7e8>
 8011068:	2300      	movs	r3, #0
 801106a:	9308      	str	r3, [sp, #32]
 801106c:	e779      	b.n	8010f62 <_dtoa_r+0x7f2>
 801106e:	d093      	beq.n	8010f98 <_dtoa_r+0x828>
 8011070:	9a00      	ldr	r2, [sp, #0]
 8011072:	331c      	adds	r3, #28
 8011074:	441a      	add	r2, r3
 8011076:	9200      	str	r2, [sp, #0]
 8011078:	9a06      	ldr	r2, [sp, #24]
 801107a:	441a      	add	r2, r3
 801107c:	441e      	add	r6, r3
 801107e:	9206      	str	r2, [sp, #24]
 8011080:	e78a      	b.n	8010f98 <_dtoa_r+0x828>
 8011082:	4603      	mov	r3, r0
 8011084:	e7f4      	b.n	8011070 <_dtoa_r+0x900>
 8011086:	9b03      	ldr	r3, [sp, #12]
 8011088:	2b00      	cmp	r3, #0
 801108a:	46b8      	mov	r8, r7
 801108c:	dc20      	bgt.n	80110d0 <_dtoa_r+0x960>
 801108e:	469b      	mov	fp, r3
 8011090:	9b07      	ldr	r3, [sp, #28]
 8011092:	2b02      	cmp	r3, #2
 8011094:	dd1e      	ble.n	80110d4 <_dtoa_r+0x964>
 8011096:	f1bb 0f00 	cmp.w	fp, #0
 801109a:	f47f adb1 	bne.w	8010c00 <_dtoa_r+0x490>
 801109e:	4621      	mov	r1, r4
 80110a0:	465b      	mov	r3, fp
 80110a2:	2205      	movs	r2, #5
 80110a4:	4648      	mov	r0, r9
 80110a6:	f000 fde1 	bl	8011c6c <__multadd>
 80110aa:	4601      	mov	r1, r0
 80110ac:	4604      	mov	r4, r0
 80110ae:	9802      	ldr	r0, [sp, #8]
 80110b0:	f001 f836 	bl	8012120 <__mcmp>
 80110b4:	2800      	cmp	r0, #0
 80110b6:	f77f ada3 	ble.w	8010c00 <_dtoa_r+0x490>
 80110ba:	4656      	mov	r6, sl
 80110bc:	2331      	movs	r3, #49	@ 0x31
 80110be:	f806 3b01 	strb.w	r3, [r6], #1
 80110c2:	f108 0801 	add.w	r8, r8, #1
 80110c6:	e59f      	b.n	8010c08 <_dtoa_r+0x498>
 80110c8:	9c03      	ldr	r4, [sp, #12]
 80110ca:	46b8      	mov	r8, r7
 80110cc:	4625      	mov	r5, r4
 80110ce:	e7f4      	b.n	80110ba <_dtoa_r+0x94a>
 80110d0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80110d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80110d6:	2b00      	cmp	r3, #0
 80110d8:	f000 8101 	beq.w	80112de <_dtoa_r+0xb6e>
 80110dc:	2e00      	cmp	r6, #0
 80110de:	dd05      	ble.n	80110ec <_dtoa_r+0x97c>
 80110e0:	4629      	mov	r1, r5
 80110e2:	4632      	mov	r2, r6
 80110e4:	4648      	mov	r0, r9
 80110e6:	f000 ffaf 	bl	8012048 <__lshift>
 80110ea:	4605      	mov	r5, r0
 80110ec:	9b08      	ldr	r3, [sp, #32]
 80110ee:	2b00      	cmp	r3, #0
 80110f0:	d05c      	beq.n	80111ac <_dtoa_r+0xa3c>
 80110f2:	6869      	ldr	r1, [r5, #4]
 80110f4:	4648      	mov	r0, r9
 80110f6:	f000 fd57 	bl	8011ba8 <_Balloc>
 80110fa:	4606      	mov	r6, r0
 80110fc:	b928      	cbnz	r0, 801110a <_dtoa_r+0x99a>
 80110fe:	4b82      	ldr	r3, [pc, #520]	@ (8011308 <_dtoa_r+0xb98>)
 8011100:	4602      	mov	r2, r0
 8011102:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8011106:	f7ff bb4a 	b.w	801079e <_dtoa_r+0x2e>
 801110a:	692a      	ldr	r2, [r5, #16]
 801110c:	3202      	adds	r2, #2
 801110e:	0092      	lsls	r2, r2, #2
 8011110:	f105 010c 	add.w	r1, r5, #12
 8011114:	300c      	adds	r0, #12
 8011116:	f7ff fa66 	bl	80105e6 <memcpy>
 801111a:	2201      	movs	r2, #1
 801111c:	4631      	mov	r1, r6
 801111e:	4648      	mov	r0, r9
 8011120:	f000 ff92 	bl	8012048 <__lshift>
 8011124:	f10a 0301 	add.w	r3, sl, #1
 8011128:	9300      	str	r3, [sp, #0]
 801112a:	eb0a 030b 	add.w	r3, sl, fp
 801112e:	9308      	str	r3, [sp, #32]
 8011130:	9b04      	ldr	r3, [sp, #16]
 8011132:	f003 0301 	and.w	r3, r3, #1
 8011136:	462f      	mov	r7, r5
 8011138:	9306      	str	r3, [sp, #24]
 801113a:	4605      	mov	r5, r0
 801113c:	9b00      	ldr	r3, [sp, #0]
 801113e:	9802      	ldr	r0, [sp, #8]
 8011140:	4621      	mov	r1, r4
 8011142:	f103 3bff 	add.w	fp, r3, #4294967295
 8011146:	f7ff fa8b 	bl	8010660 <quorem>
 801114a:	4603      	mov	r3, r0
 801114c:	3330      	adds	r3, #48	@ 0x30
 801114e:	9003      	str	r0, [sp, #12]
 8011150:	4639      	mov	r1, r7
 8011152:	9802      	ldr	r0, [sp, #8]
 8011154:	9309      	str	r3, [sp, #36]	@ 0x24
 8011156:	f000 ffe3 	bl	8012120 <__mcmp>
 801115a:	462a      	mov	r2, r5
 801115c:	9004      	str	r0, [sp, #16]
 801115e:	4621      	mov	r1, r4
 8011160:	4648      	mov	r0, r9
 8011162:	f000 fff9 	bl	8012158 <__mdiff>
 8011166:	68c2      	ldr	r2, [r0, #12]
 8011168:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801116a:	4606      	mov	r6, r0
 801116c:	bb02      	cbnz	r2, 80111b0 <_dtoa_r+0xa40>
 801116e:	4601      	mov	r1, r0
 8011170:	9802      	ldr	r0, [sp, #8]
 8011172:	f000 ffd5 	bl	8012120 <__mcmp>
 8011176:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011178:	4602      	mov	r2, r0
 801117a:	4631      	mov	r1, r6
 801117c:	4648      	mov	r0, r9
 801117e:	920c      	str	r2, [sp, #48]	@ 0x30
 8011180:	9309      	str	r3, [sp, #36]	@ 0x24
 8011182:	f000 fd51 	bl	8011c28 <_Bfree>
 8011186:	9b07      	ldr	r3, [sp, #28]
 8011188:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801118a:	9e00      	ldr	r6, [sp, #0]
 801118c:	ea42 0103 	orr.w	r1, r2, r3
 8011190:	9b06      	ldr	r3, [sp, #24]
 8011192:	4319      	orrs	r1, r3
 8011194:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011196:	d10d      	bne.n	80111b4 <_dtoa_r+0xa44>
 8011198:	2b39      	cmp	r3, #57	@ 0x39
 801119a:	d027      	beq.n	80111ec <_dtoa_r+0xa7c>
 801119c:	9a04      	ldr	r2, [sp, #16]
 801119e:	2a00      	cmp	r2, #0
 80111a0:	dd01      	ble.n	80111a6 <_dtoa_r+0xa36>
 80111a2:	9b03      	ldr	r3, [sp, #12]
 80111a4:	3331      	adds	r3, #49	@ 0x31
 80111a6:	f88b 3000 	strb.w	r3, [fp]
 80111aa:	e52e      	b.n	8010c0a <_dtoa_r+0x49a>
 80111ac:	4628      	mov	r0, r5
 80111ae:	e7b9      	b.n	8011124 <_dtoa_r+0x9b4>
 80111b0:	2201      	movs	r2, #1
 80111b2:	e7e2      	b.n	801117a <_dtoa_r+0xa0a>
 80111b4:	9904      	ldr	r1, [sp, #16]
 80111b6:	2900      	cmp	r1, #0
 80111b8:	db04      	blt.n	80111c4 <_dtoa_r+0xa54>
 80111ba:	9807      	ldr	r0, [sp, #28]
 80111bc:	4301      	orrs	r1, r0
 80111be:	9806      	ldr	r0, [sp, #24]
 80111c0:	4301      	orrs	r1, r0
 80111c2:	d120      	bne.n	8011206 <_dtoa_r+0xa96>
 80111c4:	2a00      	cmp	r2, #0
 80111c6:	ddee      	ble.n	80111a6 <_dtoa_r+0xa36>
 80111c8:	9902      	ldr	r1, [sp, #8]
 80111ca:	9300      	str	r3, [sp, #0]
 80111cc:	2201      	movs	r2, #1
 80111ce:	4648      	mov	r0, r9
 80111d0:	f000 ff3a 	bl	8012048 <__lshift>
 80111d4:	4621      	mov	r1, r4
 80111d6:	9002      	str	r0, [sp, #8]
 80111d8:	f000 ffa2 	bl	8012120 <__mcmp>
 80111dc:	2800      	cmp	r0, #0
 80111de:	9b00      	ldr	r3, [sp, #0]
 80111e0:	dc02      	bgt.n	80111e8 <_dtoa_r+0xa78>
 80111e2:	d1e0      	bne.n	80111a6 <_dtoa_r+0xa36>
 80111e4:	07da      	lsls	r2, r3, #31
 80111e6:	d5de      	bpl.n	80111a6 <_dtoa_r+0xa36>
 80111e8:	2b39      	cmp	r3, #57	@ 0x39
 80111ea:	d1da      	bne.n	80111a2 <_dtoa_r+0xa32>
 80111ec:	2339      	movs	r3, #57	@ 0x39
 80111ee:	f88b 3000 	strb.w	r3, [fp]
 80111f2:	4633      	mov	r3, r6
 80111f4:	461e      	mov	r6, r3
 80111f6:	3b01      	subs	r3, #1
 80111f8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80111fc:	2a39      	cmp	r2, #57	@ 0x39
 80111fe:	d04e      	beq.n	801129e <_dtoa_r+0xb2e>
 8011200:	3201      	adds	r2, #1
 8011202:	701a      	strb	r2, [r3, #0]
 8011204:	e501      	b.n	8010c0a <_dtoa_r+0x49a>
 8011206:	2a00      	cmp	r2, #0
 8011208:	dd03      	ble.n	8011212 <_dtoa_r+0xaa2>
 801120a:	2b39      	cmp	r3, #57	@ 0x39
 801120c:	d0ee      	beq.n	80111ec <_dtoa_r+0xa7c>
 801120e:	3301      	adds	r3, #1
 8011210:	e7c9      	b.n	80111a6 <_dtoa_r+0xa36>
 8011212:	9a00      	ldr	r2, [sp, #0]
 8011214:	9908      	ldr	r1, [sp, #32]
 8011216:	f802 3c01 	strb.w	r3, [r2, #-1]
 801121a:	428a      	cmp	r2, r1
 801121c:	d028      	beq.n	8011270 <_dtoa_r+0xb00>
 801121e:	9902      	ldr	r1, [sp, #8]
 8011220:	2300      	movs	r3, #0
 8011222:	220a      	movs	r2, #10
 8011224:	4648      	mov	r0, r9
 8011226:	f000 fd21 	bl	8011c6c <__multadd>
 801122a:	42af      	cmp	r7, r5
 801122c:	9002      	str	r0, [sp, #8]
 801122e:	f04f 0300 	mov.w	r3, #0
 8011232:	f04f 020a 	mov.w	r2, #10
 8011236:	4639      	mov	r1, r7
 8011238:	4648      	mov	r0, r9
 801123a:	d107      	bne.n	801124c <_dtoa_r+0xadc>
 801123c:	f000 fd16 	bl	8011c6c <__multadd>
 8011240:	4607      	mov	r7, r0
 8011242:	4605      	mov	r5, r0
 8011244:	9b00      	ldr	r3, [sp, #0]
 8011246:	3301      	adds	r3, #1
 8011248:	9300      	str	r3, [sp, #0]
 801124a:	e777      	b.n	801113c <_dtoa_r+0x9cc>
 801124c:	f000 fd0e 	bl	8011c6c <__multadd>
 8011250:	4629      	mov	r1, r5
 8011252:	4607      	mov	r7, r0
 8011254:	2300      	movs	r3, #0
 8011256:	220a      	movs	r2, #10
 8011258:	4648      	mov	r0, r9
 801125a:	f000 fd07 	bl	8011c6c <__multadd>
 801125e:	4605      	mov	r5, r0
 8011260:	e7f0      	b.n	8011244 <_dtoa_r+0xad4>
 8011262:	f1bb 0f00 	cmp.w	fp, #0
 8011266:	bfcc      	ite	gt
 8011268:	465e      	movgt	r6, fp
 801126a:	2601      	movle	r6, #1
 801126c:	4456      	add	r6, sl
 801126e:	2700      	movs	r7, #0
 8011270:	9902      	ldr	r1, [sp, #8]
 8011272:	9300      	str	r3, [sp, #0]
 8011274:	2201      	movs	r2, #1
 8011276:	4648      	mov	r0, r9
 8011278:	f000 fee6 	bl	8012048 <__lshift>
 801127c:	4621      	mov	r1, r4
 801127e:	9002      	str	r0, [sp, #8]
 8011280:	f000 ff4e 	bl	8012120 <__mcmp>
 8011284:	2800      	cmp	r0, #0
 8011286:	dcb4      	bgt.n	80111f2 <_dtoa_r+0xa82>
 8011288:	d102      	bne.n	8011290 <_dtoa_r+0xb20>
 801128a:	9b00      	ldr	r3, [sp, #0]
 801128c:	07db      	lsls	r3, r3, #31
 801128e:	d4b0      	bmi.n	80111f2 <_dtoa_r+0xa82>
 8011290:	4633      	mov	r3, r6
 8011292:	461e      	mov	r6, r3
 8011294:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011298:	2a30      	cmp	r2, #48	@ 0x30
 801129a:	d0fa      	beq.n	8011292 <_dtoa_r+0xb22>
 801129c:	e4b5      	b.n	8010c0a <_dtoa_r+0x49a>
 801129e:	459a      	cmp	sl, r3
 80112a0:	d1a8      	bne.n	80111f4 <_dtoa_r+0xa84>
 80112a2:	2331      	movs	r3, #49	@ 0x31
 80112a4:	f108 0801 	add.w	r8, r8, #1
 80112a8:	f88a 3000 	strb.w	r3, [sl]
 80112ac:	e4ad      	b.n	8010c0a <_dtoa_r+0x49a>
 80112ae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80112b0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801130c <_dtoa_r+0xb9c>
 80112b4:	b11b      	cbz	r3, 80112be <_dtoa_r+0xb4e>
 80112b6:	f10a 0308 	add.w	r3, sl, #8
 80112ba:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80112bc:	6013      	str	r3, [r2, #0]
 80112be:	4650      	mov	r0, sl
 80112c0:	b017      	add	sp, #92	@ 0x5c
 80112c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80112c6:	9b07      	ldr	r3, [sp, #28]
 80112c8:	2b01      	cmp	r3, #1
 80112ca:	f77f ae2e 	ble.w	8010f2a <_dtoa_r+0x7ba>
 80112ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80112d0:	9308      	str	r3, [sp, #32]
 80112d2:	2001      	movs	r0, #1
 80112d4:	e64d      	b.n	8010f72 <_dtoa_r+0x802>
 80112d6:	f1bb 0f00 	cmp.w	fp, #0
 80112da:	f77f aed9 	ble.w	8011090 <_dtoa_r+0x920>
 80112de:	4656      	mov	r6, sl
 80112e0:	9802      	ldr	r0, [sp, #8]
 80112e2:	4621      	mov	r1, r4
 80112e4:	f7ff f9bc 	bl	8010660 <quorem>
 80112e8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80112ec:	f806 3b01 	strb.w	r3, [r6], #1
 80112f0:	eba6 020a 	sub.w	r2, r6, sl
 80112f4:	4593      	cmp	fp, r2
 80112f6:	ddb4      	ble.n	8011262 <_dtoa_r+0xaf2>
 80112f8:	9902      	ldr	r1, [sp, #8]
 80112fa:	2300      	movs	r3, #0
 80112fc:	220a      	movs	r2, #10
 80112fe:	4648      	mov	r0, r9
 8011300:	f000 fcb4 	bl	8011c6c <__multadd>
 8011304:	9002      	str	r0, [sp, #8]
 8011306:	e7eb      	b.n	80112e0 <_dtoa_r+0xb70>
 8011308:	0801656f 	.word	0x0801656f
 801130c:	080164f3 	.word	0x080164f3

08011310 <_free_r>:
 8011310:	b538      	push	{r3, r4, r5, lr}
 8011312:	4605      	mov	r5, r0
 8011314:	2900      	cmp	r1, #0
 8011316:	d041      	beq.n	801139c <_free_r+0x8c>
 8011318:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801131c:	1f0c      	subs	r4, r1, #4
 801131e:	2b00      	cmp	r3, #0
 8011320:	bfb8      	it	lt
 8011322:	18e4      	addlt	r4, r4, r3
 8011324:	f000 fc34 	bl	8011b90 <__malloc_lock>
 8011328:	4a1d      	ldr	r2, [pc, #116]	@ (80113a0 <_free_r+0x90>)
 801132a:	6813      	ldr	r3, [r2, #0]
 801132c:	b933      	cbnz	r3, 801133c <_free_r+0x2c>
 801132e:	6063      	str	r3, [r4, #4]
 8011330:	6014      	str	r4, [r2, #0]
 8011332:	4628      	mov	r0, r5
 8011334:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011338:	f000 bc30 	b.w	8011b9c <__malloc_unlock>
 801133c:	42a3      	cmp	r3, r4
 801133e:	d908      	bls.n	8011352 <_free_r+0x42>
 8011340:	6820      	ldr	r0, [r4, #0]
 8011342:	1821      	adds	r1, r4, r0
 8011344:	428b      	cmp	r3, r1
 8011346:	bf01      	itttt	eq
 8011348:	6819      	ldreq	r1, [r3, #0]
 801134a:	685b      	ldreq	r3, [r3, #4]
 801134c:	1809      	addeq	r1, r1, r0
 801134e:	6021      	streq	r1, [r4, #0]
 8011350:	e7ed      	b.n	801132e <_free_r+0x1e>
 8011352:	461a      	mov	r2, r3
 8011354:	685b      	ldr	r3, [r3, #4]
 8011356:	b10b      	cbz	r3, 801135c <_free_r+0x4c>
 8011358:	42a3      	cmp	r3, r4
 801135a:	d9fa      	bls.n	8011352 <_free_r+0x42>
 801135c:	6811      	ldr	r1, [r2, #0]
 801135e:	1850      	adds	r0, r2, r1
 8011360:	42a0      	cmp	r0, r4
 8011362:	d10b      	bne.n	801137c <_free_r+0x6c>
 8011364:	6820      	ldr	r0, [r4, #0]
 8011366:	4401      	add	r1, r0
 8011368:	1850      	adds	r0, r2, r1
 801136a:	4283      	cmp	r3, r0
 801136c:	6011      	str	r1, [r2, #0]
 801136e:	d1e0      	bne.n	8011332 <_free_r+0x22>
 8011370:	6818      	ldr	r0, [r3, #0]
 8011372:	685b      	ldr	r3, [r3, #4]
 8011374:	6053      	str	r3, [r2, #4]
 8011376:	4408      	add	r0, r1
 8011378:	6010      	str	r0, [r2, #0]
 801137a:	e7da      	b.n	8011332 <_free_r+0x22>
 801137c:	d902      	bls.n	8011384 <_free_r+0x74>
 801137e:	230c      	movs	r3, #12
 8011380:	602b      	str	r3, [r5, #0]
 8011382:	e7d6      	b.n	8011332 <_free_r+0x22>
 8011384:	6820      	ldr	r0, [r4, #0]
 8011386:	1821      	adds	r1, r4, r0
 8011388:	428b      	cmp	r3, r1
 801138a:	bf04      	itt	eq
 801138c:	6819      	ldreq	r1, [r3, #0]
 801138e:	685b      	ldreq	r3, [r3, #4]
 8011390:	6063      	str	r3, [r4, #4]
 8011392:	bf04      	itt	eq
 8011394:	1809      	addeq	r1, r1, r0
 8011396:	6021      	streq	r1, [r4, #0]
 8011398:	6054      	str	r4, [r2, #4]
 801139a:	e7ca      	b.n	8011332 <_free_r+0x22>
 801139c:	bd38      	pop	{r3, r4, r5, pc}
 801139e:	bf00      	nop
 80113a0:	2001d5c8 	.word	0x2001d5c8

080113a4 <rshift>:
 80113a4:	6903      	ldr	r3, [r0, #16]
 80113a6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80113aa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80113ae:	ea4f 1261 	mov.w	r2, r1, asr #5
 80113b2:	f100 0414 	add.w	r4, r0, #20
 80113b6:	dd45      	ble.n	8011444 <rshift+0xa0>
 80113b8:	f011 011f 	ands.w	r1, r1, #31
 80113bc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80113c0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80113c4:	d10c      	bne.n	80113e0 <rshift+0x3c>
 80113c6:	f100 0710 	add.w	r7, r0, #16
 80113ca:	4629      	mov	r1, r5
 80113cc:	42b1      	cmp	r1, r6
 80113ce:	d334      	bcc.n	801143a <rshift+0x96>
 80113d0:	1a9b      	subs	r3, r3, r2
 80113d2:	009b      	lsls	r3, r3, #2
 80113d4:	1eea      	subs	r2, r5, #3
 80113d6:	4296      	cmp	r6, r2
 80113d8:	bf38      	it	cc
 80113da:	2300      	movcc	r3, #0
 80113dc:	4423      	add	r3, r4
 80113de:	e015      	b.n	801140c <rshift+0x68>
 80113e0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80113e4:	f1c1 0820 	rsb	r8, r1, #32
 80113e8:	40cf      	lsrs	r7, r1
 80113ea:	f105 0e04 	add.w	lr, r5, #4
 80113ee:	46a1      	mov	r9, r4
 80113f0:	4576      	cmp	r6, lr
 80113f2:	46f4      	mov	ip, lr
 80113f4:	d815      	bhi.n	8011422 <rshift+0x7e>
 80113f6:	1a9a      	subs	r2, r3, r2
 80113f8:	0092      	lsls	r2, r2, #2
 80113fa:	3a04      	subs	r2, #4
 80113fc:	3501      	adds	r5, #1
 80113fe:	42ae      	cmp	r6, r5
 8011400:	bf38      	it	cc
 8011402:	2200      	movcc	r2, #0
 8011404:	18a3      	adds	r3, r4, r2
 8011406:	50a7      	str	r7, [r4, r2]
 8011408:	b107      	cbz	r7, 801140c <rshift+0x68>
 801140a:	3304      	adds	r3, #4
 801140c:	1b1a      	subs	r2, r3, r4
 801140e:	42a3      	cmp	r3, r4
 8011410:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8011414:	bf08      	it	eq
 8011416:	2300      	moveq	r3, #0
 8011418:	6102      	str	r2, [r0, #16]
 801141a:	bf08      	it	eq
 801141c:	6143      	streq	r3, [r0, #20]
 801141e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011422:	f8dc c000 	ldr.w	ip, [ip]
 8011426:	fa0c fc08 	lsl.w	ip, ip, r8
 801142a:	ea4c 0707 	orr.w	r7, ip, r7
 801142e:	f849 7b04 	str.w	r7, [r9], #4
 8011432:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011436:	40cf      	lsrs	r7, r1
 8011438:	e7da      	b.n	80113f0 <rshift+0x4c>
 801143a:	f851 cb04 	ldr.w	ip, [r1], #4
 801143e:	f847 cf04 	str.w	ip, [r7, #4]!
 8011442:	e7c3      	b.n	80113cc <rshift+0x28>
 8011444:	4623      	mov	r3, r4
 8011446:	e7e1      	b.n	801140c <rshift+0x68>

08011448 <__hexdig_fun>:
 8011448:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801144c:	2b09      	cmp	r3, #9
 801144e:	d802      	bhi.n	8011456 <__hexdig_fun+0xe>
 8011450:	3820      	subs	r0, #32
 8011452:	b2c0      	uxtb	r0, r0
 8011454:	4770      	bx	lr
 8011456:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801145a:	2b05      	cmp	r3, #5
 801145c:	d801      	bhi.n	8011462 <__hexdig_fun+0x1a>
 801145e:	3847      	subs	r0, #71	@ 0x47
 8011460:	e7f7      	b.n	8011452 <__hexdig_fun+0xa>
 8011462:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8011466:	2b05      	cmp	r3, #5
 8011468:	d801      	bhi.n	801146e <__hexdig_fun+0x26>
 801146a:	3827      	subs	r0, #39	@ 0x27
 801146c:	e7f1      	b.n	8011452 <__hexdig_fun+0xa>
 801146e:	2000      	movs	r0, #0
 8011470:	4770      	bx	lr
	...

08011474 <__gethex>:
 8011474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011478:	b085      	sub	sp, #20
 801147a:	468a      	mov	sl, r1
 801147c:	9302      	str	r3, [sp, #8]
 801147e:	680b      	ldr	r3, [r1, #0]
 8011480:	9001      	str	r0, [sp, #4]
 8011482:	4690      	mov	r8, r2
 8011484:	1c9c      	adds	r4, r3, #2
 8011486:	46a1      	mov	r9, r4
 8011488:	f814 0b01 	ldrb.w	r0, [r4], #1
 801148c:	2830      	cmp	r0, #48	@ 0x30
 801148e:	d0fa      	beq.n	8011486 <__gethex+0x12>
 8011490:	eba9 0303 	sub.w	r3, r9, r3
 8011494:	f1a3 0b02 	sub.w	fp, r3, #2
 8011498:	f7ff ffd6 	bl	8011448 <__hexdig_fun>
 801149c:	4605      	mov	r5, r0
 801149e:	2800      	cmp	r0, #0
 80114a0:	d168      	bne.n	8011574 <__gethex+0x100>
 80114a2:	49a0      	ldr	r1, [pc, #640]	@ (8011724 <__gethex+0x2b0>)
 80114a4:	2201      	movs	r2, #1
 80114a6:	4648      	mov	r0, r9
 80114a8:	f7fe ff9e 	bl	80103e8 <strncmp>
 80114ac:	4607      	mov	r7, r0
 80114ae:	2800      	cmp	r0, #0
 80114b0:	d167      	bne.n	8011582 <__gethex+0x10e>
 80114b2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80114b6:	4626      	mov	r6, r4
 80114b8:	f7ff ffc6 	bl	8011448 <__hexdig_fun>
 80114bc:	2800      	cmp	r0, #0
 80114be:	d062      	beq.n	8011586 <__gethex+0x112>
 80114c0:	4623      	mov	r3, r4
 80114c2:	7818      	ldrb	r0, [r3, #0]
 80114c4:	2830      	cmp	r0, #48	@ 0x30
 80114c6:	4699      	mov	r9, r3
 80114c8:	f103 0301 	add.w	r3, r3, #1
 80114cc:	d0f9      	beq.n	80114c2 <__gethex+0x4e>
 80114ce:	f7ff ffbb 	bl	8011448 <__hexdig_fun>
 80114d2:	fab0 f580 	clz	r5, r0
 80114d6:	096d      	lsrs	r5, r5, #5
 80114d8:	f04f 0b01 	mov.w	fp, #1
 80114dc:	464a      	mov	r2, r9
 80114de:	4616      	mov	r6, r2
 80114e0:	3201      	adds	r2, #1
 80114e2:	7830      	ldrb	r0, [r6, #0]
 80114e4:	f7ff ffb0 	bl	8011448 <__hexdig_fun>
 80114e8:	2800      	cmp	r0, #0
 80114ea:	d1f8      	bne.n	80114de <__gethex+0x6a>
 80114ec:	498d      	ldr	r1, [pc, #564]	@ (8011724 <__gethex+0x2b0>)
 80114ee:	2201      	movs	r2, #1
 80114f0:	4630      	mov	r0, r6
 80114f2:	f7fe ff79 	bl	80103e8 <strncmp>
 80114f6:	2800      	cmp	r0, #0
 80114f8:	d13f      	bne.n	801157a <__gethex+0x106>
 80114fa:	b944      	cbnz	r4, 801150e <__gethex+0x9a>
 80114fc:	1c74      	adds	r4, r6, #1
 80114fe:	4622      	mov	r2, r4
 8011500:	4616      	mov	r6, r2
 8011502:	3201      	adds	r2, #1
 8011504:	7830      	ldrb	r0, [r6, #0]
 8011506:	f7ff ff9f 	bl	8011448 <__hexdig_fun>
 801150a:	2800      	cmp	r0, #0
 801150c:	d1f8      	bne.n	8011500 <__gethex+0x8c>
 801150e:	1ba4      	subs	r4, r4, r6
 8011510:	00a7      	lsls	r7, r4, #2
 8011512:	7833      	ldrb	r3, [r6, #0]
 8011514:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8011518:	2b50      	cmp	r3, #80	@ 0x50
 801151a:	d13e      	bne.n	801159a <__gethex+0x126>
 801151c:	7873      	ldrb	r3, [r6, #1]
 801151e:	2b2b      	cmp	r3, #43	@ 0x2b
 8011520:	d033      	beq.n	801158a <__gethex+0x116>
 8011522:	2b2d      	cmp	r3, #45	@ 0x2d
 8011524:	d034      	beq.n	8011590 <__gethex+0x11c>
 8011526:	1c71      	adds	r1, r6, #1
 8011528:	2400      	movs	r4, #0
 801152a:	7808      	ldrb	r0, [r1, #0]
 801152c:	f7ff ff8c 	bl	8011448 <__hexdig_fun>
 8011530:	1e43      	subs	r3, r0, #1
 8011532:	b2db      	uxtb	r3, r3
 8011534:	2b18      	cmp	r3, #24
 8011536:	d830      	bhi.n	801159a <__gethex+0x126>
 8011538:	f1a0 0210 	sub.w	r2, r0, #16
 801153c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011540:	f7ff ff82 	bl	8011448 <__hexdig_fun>
 8011544:	f100 3cff 	add.w	ip, r0, #4294967295
 8011548:	fa5f fc8c 	uxtb.w	ip, ip
 801154c:	f1bc 0f18 	cmp.w	ip, #24
 8011550:	f04f 030a 	mov.w	r3, #10
 8011554:	d91e      	bls.n	8011594 <__gethex+0x120>
 8011556:	b104      	cbz	r4, 801155a <__gethex+0xe6>
 8011558:	4252      	negs	r2, r2
 801155a:	4417      	add	r7, r2
 801155c:	f8ca 1000 	str.w	r1, [sl]
 8011560:	b1ed      	cbz	r5, 801159e <__gethex+0x12a>
 8011562:	f1bb 0f00 	cmp.w	fp, #0
 8011566:	bf0c      	ite	eq
 8011568:	2506      	moveq	r5, #6
 801156a:	2500      	movne	r5, #0
 801156c:	4628      	mov	r0, r5
 801156e:	b005      	add	sp, #20
 8011570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011574:	2500      	movs	r5, #0
 8011576:	462c      	mov	r4, r5
 8011578:	e7b0      	b.n	80114dc <__gethex+0x68>
 801157a:	2c00      	cmp	r4, #0
 801157c:	d1c7      	bne.n	801150e <__gethex+0x9a>
 801157e:	4627      	mov	r7, r4
 8011580:	e7c7      	b.n	8011512 <__gethex+0x9e>
 8011582:	464e      	mov	r6, r9
 8011584:	462f      	mov	r7, r5
 8011586:	2501      	movs	r5, #1
 8011588:	e7c3      	b.n	8011512 <__gethex+0x9e>
 801158a:	2400      	movs	r4, #0
 801158c:	1cb1      	adds	r1, r6, #2
 801158e:	e7cc      	b.n	801152a <__gethex+0xb6>
 8011590:	2401      	movs	r4, #1
 8011592:	e7fb      	b.n	801158c <__gethex+0x118>
 8011594:	fb03 0002 	mla	r0, r3, r2, r0
 8011598:	e7ce      	b.n	8011538 <__gethex+0xc4>
 801159a:	4631      	mov	r1, r6
 801159c:	e7de      	b.n	801155c <__gethex+0xe8>
 801159e:	eba6 0309 	sub.w	r3, r6, r9
 80115a2:	3b01      	subs	r3, #1
 80115a4:	4629      	mov	r1, r5
 80115a6:	2b07      	cmp	r3, #7
 80115a8:	dc0a      	bgt.n	80115c0 <__gethex+0x14c>
 80115aa:	9801      	ldr	r0, [sp, #4]
 80115ac:	f000 fafc 	bl	8011ba8 <_Balloc>
 80115b0:	4604      	mov	r4, r0
 80115b2:	b940      	cbnz	r0, 80115c6 <__gethex+0x152>
 80115b4:	4b5c      	ldr	r3, [pc, #368]	@ (8011728 <__gethex+0x2b4>)
 80115b6:	4602      	mov	r2, r0
 80115b8:	21e4      	movs	r1, #228	@ 0xe4
 80115ba:	485c      	ldr	r0, [pc, #368]	@ (801172c <__gethex+0x2b8>)
 80115bc:	f7ff f832 	bl	8010624 <__assert_func>
 80115c0:	3101      	adds	r1, #1
 80115c2:	105b      	asrs	r3, r3, #1
 80115c4:	e7ef      	b.n	80115a6 <__gethex+0x132>
 80115c6:	f100 0a14 	add.w	sl, r0, #20
 80115ca:	2300      	movs	r3, #0
 80115cc:	4655      	mov	r5, sl
 80115ce:	469b      	mov	fp, r3
 80115d0:	45b1      	cmp	r9, r6
 80115d2:	d337      	bcc.n	8011644 <__gethex+0x1d0>
 80115d4:	f845 bb04 	str.w	fp, [r5], #4
 80115d8:	eba5 050a 	sub.w	r5, r5, sl
 80115dc:	10ad      	asrs	r5, r5, #2
 80115de:	6125      	str	r5, [r4, #16]
 80115e0:	4658      	mov	r0, fp
 80115e2:	f000 fbd3 	bl	8011d8c <__hi0bits>
 80115e6:	016d      	lsls	r5, r5, #5
 80115e8:	f8d8 6000 	ldr.w	r6, [r8]
 80115ec:	1a2d      	subs	r5, r5, r0
 80115ee:	42b5      	cmp	r5, r6
 80115f0:	dd54      	ble.n	801169c <__gethex+0x228>
 80115f2:	1bad      	subs	r5, r5, r6
 80115f4:	4629      	mov	r1, r5
 80115f6:	4620      	mov	r0, r4
 80115f8:	f000 ff5f 	bl	80124ba <__any_on>
 80115fc:	4681      	mov	r9, r0
 80115fe:	b178      	cbz	r0, 8011620 <__gethex+0x1ac>
 8011600:	1e6b      	subs	r3, r5, #1
 8011602:	1159      	asrs	r1, r3, #5
 8011604:	f003 021f 	and.w	r2, r3, #31
 8011608:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801160c:	f04f 0901 	mov.w	r9, #1
 8011610:	fa09 f202 	lsl.w	r2, r9, r2
 8011614:	420a      	tst	r2, r1
 8011616:	d003      	beq.n	8011620 <__gethex+0x1ac>
 8011618:	454b      	cmp	r3, r9
 801161a:	dc36      	bgt.n	801168a <__gethex+0x216>
 801161c:	f04f 0902 	mov.w	r9, #2
 8011620:	4629      	mov	r1, r5
 8011622:	4620      	mov	r0, r4
 8011624:	f7ff febe 	bl	80113a4 <rshift>
 8011628:	442f      	add	r7, r5
 801162a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801162e:	42bb      	cmp	r3, r7
 8011630:	da42      	bge.n	80116b8 <__gethex+0x244>
 8011632:	9801      	ldr	r0, [sp, #4]
 8011634:	4621      	mov	r1, r4
 8011636:	f000 faf7 	bl	8011c28 <_Bfree>
 801163a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801163c:	2300      	movs	r3, #0
 801163e:	6013      	str	r3, [r2, #0]
 8011640:	25a3      	movs	r5, #163	@ 0xa3
 8011642:	e793      	b.n	801156c <__gethex+0xf8>
 8011644:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8011648:	2a2e      	cmp	r2, #46	@ 0x2e
 801164a:	d012      	beq.n	8011672 <__gethex+0x1fe>
 801164c:	2b20      	cmp	r3, #32
 801164e:	d104      	bne.n	801165a <__gethex+0x1e6>
 8011650:	f845 bb04 	str.w	fp, [r5], #4
 8011654:	f04f 0b00 	mov.w	fp, #0
 8011658:	465b      	mov	r3, fp
 801165a:	7830      	ldrb	r0, [r6, #0]
 801165c:	9303      	str	r3, [sp, #12]
 801165e:	f7ff fef3 	bl	8011448 <__hexdig_fun>
 8011662:	9b03      	ldr	r3, [sp, #12]
 8011664:	f000 000f 	and.w	r0, r0, #15
 8011668:	4098      	lsls	r0, r3
 801166a:	ea4b 0b00 	orr.w	fp, fp, r0
 801166e:	3304      	adds	r3, #4
 8011670:	e7ae      	b.n	80115d0 <__gethex+0x15c>
 8011672:	45b1      	cmp	r9, r6
 8011674:	d8ea      	bhi.n	801164c <__gethex+0x1d8>
 8011676:	492b      	ldr	r1, [pc, #172]	@ (8011724 <__gethex+0x2b0>)
 8011678:	9303      	str	r3, [sp, #12]
 801167a:	2201      	movs	r2, #1
 801167c:	4630      	mov	r0, r6
 801167e:	f7fe feb3 	bl	80103e8 <strncmp>
 8011682:	9b03      	ldr	r3, [sp, #12]
 8011684:	2800      	cmp	r0, #0
 8011686:	d1e1      	bne.n	801164c <__gethex+0x1d8>
 8011688:	e7a2      	b.n	80115d0 <__gethex+0x15c>
 801168a:	1ea9      	subs	r1, r5, #2
 801168c:	4620      	mov	r0, r4
 801168e:	f000 ff14 	bl	80124ba <__any_on>
 8011692:	2800      	cmp	r0, #0
 8011694:	d0c2      	beq.n	801161c <__gethex+0x1a8>
 8011696:	f04f 0903 	mov.w	r9, #3
 801169a:	e7c1      	b.n	8011620 <__gethex+0x1ac>
 801169c:	da09      	bge.n	80116b2 <__gethex+0x23e>
 801169e:	1b75      	subs	r5, r6, r5
 80116a0:	4621      	mov	r1, r4
 80116a2:	9801      	ldr	r0, [sp, #4]
 80116a4:	462a      	mov	r2, r5
 80116a6:	f000 fccf 	bl	8012048 <__lshift>
 80116aa:	1b7f      	subs	r7, r7, r5
 80116ac:	4604      	mov	r4, r0
 80116ae:	f100 0a14 	add.w	sl, r0, #20
 80116b2:	f04f 0900 	mov.w	r9, #0
 80116b6:	e7b8      	b.n	801162a <__gethex+0x1b6>
 80116b8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80116bc:	42bd      	cmp	r5, r7
 80116be:	dd6f      	ble.n	80117a0 <__gethex+0x32c>
 80116c0:	1bed      	subs	r5, r5, r7
 80116c2:	42ae      	cmp	r6, r5
 80116c4:	dc34      	bgt.n	8011730 <__gethex+0x2bc>
 80116c6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80116ca:	2b02      	cmp	r3, #2
 80116cc:	d022      	beq.n	8011714 <__gethex+0x2a0>
 80116ce:	2b03      	cmp	r3, #3
 80116d0:	d024      	beq.n	801171c <__gethex+0x2a8>
 80116d2:	2b01      	cmp	r3, #1
 80116d4:	d115      	bne.n	8011702 <__gethex+0x28e>
 80116d6:	42ae      	cmp	r6, r5
 80116d8:	d113      	bne.n	8011702 <__gethex+0x28e>
 80116da:	2e01      	cmp	r6, #1
 80116dc:	d10b      	bne.n	80116f6 <__gethex+0x282>
 80116de:	9a02      	ldr	r2, [sp, #8]
 80116e0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80116e4:	6013      	str	r3, [r2, #0]
 80116e6:	2301      	movs	r3, #1
 80116e8:	6123      	str	r3, [r4, #16]
 80116ea:	f8ca 3000 	str.w	r3, [sl]
 80116ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80116f0:	2562      	movs	r5, #98	@ 0x62
 80116f2:	601c      	str	r4, [r3, #0]
 80116f4:	e73a      	b.n	801156c <__gethex+0xf8>
 80116f6:	1e71      	subs	r1, r6, #1
 80116f8:	4620      	mov	r0, r4
 80116fa:	f000 fede 	bl	80124ba <__any_on>
 80116fe:	2800      	cmp	r0, #0
 8011700:	d1ed      	bne.n	80116de <__gethex+0x26a>
 8011702:	9801      	ldr	r0, [sp, #4]
 8011704:	4621      	mov	r1, r4
 8011706:	f000 fa8f 	bl	8011c28 <_Bfree>
 801170a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801170c:	2300      	movs	r3, #0
 801170e:	6013      	str	r3, [r2, #0]
 8011710:	2550      	movs	r5, #80	@ 0x50
 8011712:	e72b      	b.n	801156c <__gethex+0xf8>
 8011714:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011716:	2b00      	cmp	r3, #0
 8011718:	d1f3      	bne.n	8011702 <__gethex+0x28e>
 801171a:	e7e0      	b.n	80116de <__gethex+0x26a>
 801171c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801171e:	2b00      	cmp	r3, #0
 8011720:	d1dd      	bne.n	80116de <__gethex+0x26a>
 8011722:	e7ee      	b.n	8011702 <__gethex+0x28e>
 8011724:	08016474 	.word	0x08016474
 8011728:	0801656f 	.word	0x0801656f
 801172c:	08016580 	.word	0x08016580
 8011730:	1e6f      	subs	r7, r5, #1
 8011732:	f1b9 0f00 	cmp.w	r9, #0
 8011736:	d130      	bne.n	801179a <__gethex+0x326>
 8011738:	b127      	cbz	r7, 8011744 <__gethex+0x2d0>
 801173a:	4639      	mov	r1, r7
 801173c:	4620      	mov	r0, r4
 801173e:	f000 febc 	bl	80124ba <__any_on>
 8011742:	4681      	mov	r9, r0
 8011744:	117a      	asrs	r2, r7, #5
 8011746:	2301      	movs	r3, #1
 8011748:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801174c:	f007 071f 	and.w	r7, r7, #31
 8011750:	40bb      	lsls	r3, r7
 8011752:	4213      	tst	r3, r2
 8011754:	4629      	mov	r1, r5
 8011756:	4620      	mov	r0, r4
 8011758:	bf18      	it	ne
 801175a:	f049 0902 	orrne.w	r9, r9, #2
 801175e:	f7ff fe21 	bl	80113a4 <rshift>
 8011762:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8011766:	1b76      	subs	r6, r6, r5
 8011768:	2502      	movs	r5, #2
 801176a:	f1b9 0f00 	cmp.w	r9, #0
 801176e:	d047      	beq.n	8011800 <__gethex+0x38c>
 8011770:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011774:	2b02      	cmp	r3, #2
 8011776:	d015      	beq.n	80117a4 <__gethex+0x330>
 8011778:	2b03      	cmp	r3, #3
 801177a:	d017      	beq.n	80117ac <__gethex+0x338>
 801177c:	2b01      	cmp	r3, #1
 801177e:	d109      	bne.n	8011794 <__gethex+0x320>
 8011780:	f019 0f02 	tst.w	r9, #2
 8011784:	d006      	beq.n	8011794 <__gethex+0x320>
 8011786:	f8da 3000 	ldr.w	r3, [sl]
 801178a:	ea49 0903 	orr.w	r9, r9, r3
 801178e:	f019 0f01 	tst.w	r9, #1
 8011792:	d10e      	bne.n	80117b2 <__gethex+0x33e>
 8011794:	f045 0510 	orr.w	r5, r5, #16
 8011798:	e032      	b.n	8011800 <__gethex+0x38c>
 801179a:	f04f 0901 	mov.w	r9, #1
 801179e:	e7d1      	b.n	8011744 <__gethex+0x2d0>
 80117a0:	2501      	movs	r5, #1
 80117a2:	e7e2      	b.n	801176a <__gethex+0x2f6>
 80117a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80117a6:	f1c3 0301 	rsb	r3, r3, #1
 80117aa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80117ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80117ae:	2b00      	cmp	r3, #0
 80117b0:	d0f0      	beq.n	8011794 <__gethex+0x320>
 80117b2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80117b6:	f104 0314 	add.w	r3, r4, #20
 80117ba:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80117be:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80117c2:	f04f 0c00 	mov.w	ip, #0
 80117c6:	4618      	mov	r0, r3
 80117c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80117cc:	f1b2 3fff 	cmp.w	r2, #4294967295
 80117d0:	d01b      	beq.n	801180a <__gethex+0x396>
 80117d2:	3201      	adds	r2, #1
 80117d4:	6002      	str	r2, [r0, #0]
 80117d6:	2d02      	cmp	r5, #2
 80117d8:	f104 0314 	add.w	r3, r4, #20
 80117dc:	d13c      	bne.n	8011858 <__gethex+0x3e4>
 80117de:	f8d8 2000 	ldr.w	r2, [r8]
 80117e2:	3a01      	subs	r2, #1
 80117e4:	42b2      	cmp	r2, r6
 80117e6:	d109      	bne.n	80117fc <__gethex+0x388>
 80117e8:	1171      	asrs	r1, r6, #5
 80117ea:	2201      	movs	r2, #1
 80117ec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80117f0:	f006 061f 	and.w	r6, r6, #31
 80117f4:	fa02 f606 	lsl.w	r6, r2, r6
 80117f8:	421e      	tst	r6, r3
 80117fa:	d13a      	bne.n	8011872 <__gethex+0x3fe>
 80117fc:	f045 0520 	orr.w	r5, r5, #32
 8011800:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011802:	601c      	str	r4, [r3, #0]
 8011804:	9b02      	ldr	r3, [sp, #8]
 8011806:	601f      	str	r7, [r3, #0]
 8011808:	e6b0      	b.n	801156c <__gethex+0xf8>
 801180a:	4299      	cmp	r1, r3
 801180c:	f843 cc04 	str.w	ip, [r3, #-4]
 8011810:	d8d9      	bhi.n	80117c6 <__gethex+0x352>
 8011812:	68a3      	ldr	r3, [r4, #8]
 8011814:	459b      	cmp	fp, r3
 8011816:	db17      	blt.n	8011848 <__gethex+0x3d4>
 8011818:	6861      	ldr	r1, [r4, #4]
 801181a:	9801      	ldr	r0, [sp, #4]
 801181c:	3101      	adds	r1, #1
 801181e:	f000 f9c3 	bl	8011ba8 <_Balloc>
 8011822:	4681      	mov	r9, r0
 8011824:	b918      	cbnz	r0, 801182e <__gethex+0x3ba>
 8011826:	4b1a      	ldr	r3, [pc, #104]	@ (8011890 <__gethex+0x41c>)
 8011828:	4602      	mov	r2, r0
 801182a:	2184      	movs	r1, #132	@ 0x84
 801182c:	e6c5      	b.n	80115ba <__gethex+0x146>
 801182e:	6922      	ldr	r2, [r4, #16]
 8011830:	3202      	adds	r2, #2
 8011832:	f104 010c 	add.w	r1, r4, #12
 8011836:	0092      	lsls	r2, r2, #2
 8011838:	300c      	adds	r0, #12
 801183a:	f7fe fed4 	bl	80105e6 <memcpy>
 801183e:	4621      	mov	r1, r4
 8011840:	9801      	ldr	r0, [sp, #4]
 8011842:	f000 f9f1 	bl	8011c28 <_Bfree>
 8011846:	464c      	mov	r4, r9
 8011848:	6923      	ldr	r3, [r4, #16]
 801184a:	1c5a      	adds	r2, r3, #1
 801184c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011850:	6122      	str	r2, [r4, #16]
 8011852:	2201      	movs	r2, #1
 8011854:	615a      	str	r2, [r3, #20]
 8011856:	e7be      	b.n	80117d6 <__gethex+0x362>
 8011858:	6922      	ldr	r2, [r4, #16]
 801185a:	455a      	cmp	r2, fp
 801185c:	dd0b      	ble.n	8011876 <__gethex+0x402>
 801185e:	2101      	movs	r1, #1
 8011860:	4620      	mov	r0, r4
 8011862:	f7ff fd9f 	bl	80113a4 <rshift>
 8011866:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801186a:	3701      	adds	r7, #1
 801186c:	42bb      	cmp	r3, r7
 801186e:	f6ff aee0 	blt.w	8011632 <__gethex+0x1be>
 8011872:	2501      	movs	r5, #1
 8011874:	e7c2      	b.n	80117fc <__gethex+0x388>
 8011876:	f016 061f 	ands.w	r6, r6, #31
 801187a:	d0fa      	beq.n	8011872 <__gethex+0x3fe>
 801187c:	4453      	add	r3, sl
 801187e:	f1c6 0620 	rsb	r6, r6, #32
 8011882:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8011886:	f000 fa81 	bl	8011d8c <__hi0bits>
 801188a:	42b0      	cmp	r0, r6
 801188c:	dbe7      	blt.n	801185e <__gethex+0x3ea>
 801188e:	e7f0      	b.n	8011872 <__gethex+0x3fe>
 8011890:	0801656f 	.word	0x0801656f

08011894 <L_shift>:
 8011894:	f1c2 0208 	rsb	r2, r2, #8
 8011898:	0092      	lsls	r2, r2, #2
 801189a:	b570      	push	{r4, r5, r6, lr}
 801189c:	f1c2 0620 	rsb	r6, r2, #32
 80118a0:	6843      	ldr	r3, [r0, #4]
 80118a2:	6804      	ldr	r4, [r0, #0]
 80118a4:	fa03 f506 	lsl.w	r5, r3, r6
 80118a8:	432c      	orrs	r4, r5
 80118aa:	40d3      	lsrs	r3, r2
 80118ac:	6004      	str	r4, [r0, #0]
 80118ae:	f840 3f04 	str.w	r3, [r0, #4]!
 80118b2:	4288      	cmp	r0, r1
 80118b4:	d3f4      	bcc.n	80118a0 <L_shift+0xc>
 80118b6:	bd70      	pop	{r4, r5, r6, pc}

080118b8 <__match>:
 80118b8:	b530      	push	{r4, r5, lr}
 80118ba:	6803      	ldr	r3, [r0, #0]
 80118bc:	3301      	adds	r3, #1
 80118be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80118c2:	b914      	cbnz	r4, 80118ca <__match+0x12>
 80118c4:	6003      	str	r3, [r0, #0]
 80118c6:	2001      	movs	r0, #1
 80118c8:	bd30      	pop	{r4, r5, pc}
 80118ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80118ce:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80118d2:	2d19      	cmp	r5, #25
 80118d4:	bf98      	it	ls
 80118d6:	3220      	addls	r2, #32
 80118d8:	42a2      	cmp	r2, r4
 80118da:	d0f0      	beq.n	80118be <__match+0x6>
 80118dc:	2000      	movs	r0, #0
 80118de:	e7f3      	b.n	80118c8 <__match+0x10>

080118e0 <__hexnan>:
 80118e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118e4:	680b      	ldr	r3, [r1, #0]
 80118e6:	6801      	ldr	r1, [r0, #0]
 80118e8:	115e      	asrs	r6, r3, #5
 80118ea:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80118ee:	f013 031f 	ands.w	r3, r3, #31
 80118f2:	b087      	sub	sp, #28
 80118f4:	bf18      	it	ne
 80118f6:	3604      	addne	r6, #4
 80118f8:	2500      	movs	r5, #0
 80118fa:	1f37      	subs	r7, r6, #4
 80118fc:	4682      	mov	sl, r0
 80118fe:	4690      	mov	r8, r2
 8011900:	9301      	str	r3, [sp, #4]
 8011902:	f846 5c04 	str.w	r5, [r6, #-4]
 8011906:	46b9      	mov	r9, r7
 8011908:	463c      	mov	r4, r7
 801190a:	9502      	str	r5, [sp, #8]
 801190c:	46ab      	mov	fp, r5
 801190e:	784a      	ldrb	r2, [r1, #1]
 8011910:	1c4b      	adds	r3, r1, #1
 8011912:	9303      	str	r3, [sp, #12]
 8011914:	b342      	cbz	r2, 8011968 <__hexnan+0x88>
 8011916:	4610      	mov	r0, r2
 8011918:	9105      	str	r1, [sp, #20]
 801191a:	9204      	str	r2, [sp, #16]
 801191c:	f7ff fd94 	bl	8011448 <__hexdig_fun>
 8011920:	2800      	cmp	r0, #0
 8011922:	d151      	bne.n	80119c8 <__hexnan+0xe8>
 8011924:	9a04      	ldr	r2, [sp, #16]
 8011926:	9905      	ldr	r1, [sp, #20]
 8011928:	2a20      	cmp	r2, #32
 801192a:	d818      	bhi.n	801195e <__hexnan+0x7e>
 801192c:	9b02      	ldr	r3, [sp, #8]
 801192e:	459b      	cmp	fp, r3
 8011930:	dd13      	ble.n	801195a <__hexnan+0x7a>
 8011932:	454c      	cmp	r4, r9
 8011934:	d206      	bcs.n	8011944 <__hexnan+0x64>
 8011936:	2d07      	cmp	r5, #7
 8011938:	dc04      	bgt.n	8011944 <__hexnan+0x64>
 801193a:	462a      	mov	r2, r5
 801193c:	4649      	mov	r1, r9
 801193e:	4620      	mov	r0, r4
 8011940:	f7ff ffa8 	bl	8011894 <L_shift>
 8011944:	4544      	cmp	r4, r8
 8011946:	d952      	bls.n	80119ee <__hexnan+0x10e>
 8011948:	2300      	movs	r3, #0
 801194a:	f1a4 0904 	sub.w	r9, r4, #4
 801194e:	f844 3c04 	str.w	r3, [r4, #-4]
 8011952:	f8cd b008 	str.w	fp, [sp, #8]
 8011956:	464c      	mov	r4, r9
 8011958:	461d      	mov	r5, r3
 801195a:	9903      	ldr	r1, [sp, #12]
 801195c:	e7d7      	b.n	801190e <__hexnan+0x2e>
 801195e:	2a29      	cmp	r2, #41	@ 0x29
 8011960:	d157      	bne.n	8011a12 <__hexnan+0x132>
 8011962:	3102      	adds	r1, #2
 8011964:	f8ca 1000 	str.w	r1, [sl]
 8011968:	f1bb 0f00 	cmp.w	fp, #0
 801196c:	d051      	beq.n	8011a12 <__hexnan+0x132>
 801196e:	454c      	cmp	r4, r9
 8011970:	d206      	bcs.n	8011980 <__hexnan+0xa0>
 8011972:	2d07      	cmp	r5, #7
 8011974:	dc04      	bgt.n	8011980 <__hexnan+0xa0>
 8011976:	462a      	mov	r2, r5
 8011978:	4649      	mov	r1, r9
 801197a:	4620      	mov	r0, r4
 801197c:	f7ff ff8a 	bl	8011894 <L_shift>
 8011980:	4544      	cmp	r4, r8
 8011982:	d936      	bls.n	80119f2 <__hexnan+0x112>
 8011984:	f1a8 0204 	sub.w	r2, r8, #4
 8011988:	4623      	mov	r3, r4
 801198a:	f853 1b04 	ldr.w	r1, [r3], #4
 801198e:	f842 1f04 	str.w	r1, [r2, #4]!
 8011992:	429f      	cmp	r7, r3
 8011994:	d2f9      	bcs.n	801198a <__hexnan+0xaa>
 8011996:	1b3b      	subs	r3, r7, r4
 8011998:	f023 0303 	bic.w	r3, r3, #3
 801199c:	3304      	adds	r3, #4
 801199e:	3401      	adds	r4, #1
 80119a0:	3e03      	subs	r6, #3
 80119a2:	42b4      	cmp	r4, r6
 80119a4:	bf88      	it	hi
 80119a6:	2304      	movhi	r3, #4
 80119a8:	4443      	add	r3, r8
 80119aa:	2200      	movs	r2, #0
 80119ac:	f843 2b04 	str.w	r2, [r3], #4
 80119b0:	429f      	cmp	r7, r3
 80119b2:	d2fb      	bcs.n	80119ac <__hexnan+0xcc>
 80119b4:	683b      	ldr	r3, [r7, #0]
 80119b6:	b91b      	cbnz	r3, 80119c0 <__hexnan+0xe0>
 80119b8:	4547      	cmp	r7, r8
 80119ba:	d128      	bne.n	8011a0e <__hexnan+0x12e>
 80119bc:	2301      	movs	r3, #1
 80119be:	603b      	str	r3, [r7, #0]
 80119c0:	2005      	movs	r0, #5
 80119c2:	b007      	add	sp, #28
 80119c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119c8:	3501      	adds	r5, #1
 80119ca:	2d08      	cmp	r5, #8
 80119cc:	f10b 0b01 	add.w	fp, fp, #1
 80119d0:	dd06      	ble.n	80119e0 <__hexnan+0x100>
 80119d2:	4544      	cmp	r4, r8
 80119d4:	d9c1      	bls.n	801195a <__hexnan+0x7a>
 80119d6:	2300      	movs	r3, #0
 80119d8:	f844 3c04 	str.w	r3, [r4, #-4]
 80119dc:	2501      	movs	r5, #1
 80119de:	3c04      	subs	r4, #4
 80119e0:	6822      	ldr	r2, [r4, #0]
 80119e2:	f000 000f 	and.w	r0, r0, #15
 80119e6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80119ea:	6020      	str	r0, [r4, #0]
 80119ec:	e7b5      	b.n	801195a <__hexnan+0x7a>
 80119ee:	2508      	movs	r5, #8
 80119f0:	e7b3      	b.n	801195a <__hexnan+0x7a>
 80119f2:	9b01      	ldr	r3, [sp, #4]
 80119f4:	2b00      	cmp	r3, #0
 80119f6:	d0dd      	beq.n	80119b4 <__hexnan+0xd4>
 80119f8:	f1c3 0320 	rsb	r3, r3, #32
 80119fc:	f04f 32ff 	mov.w	r2, #4294967295
 8011a00:	40da      	lsrs	r2, r3
 8011a02:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8011a06:	4013      	ands	r3, r2
 8011a08:	f846 3c04 	str.w	r3, [r6, #-4]
 8011a0c:	e7d2      	b.n	80119b4 <__hexnan+0xd4>
 8011a0e:	3f04      	subs	r7, #4
 8011a10:	e7d0      	b.n	80119b4 <__hexnan+0xd4>
 8011a12:	2004      	movs	r0, #4
 8011a14:	e7d5      	b.n	80119c2 <__hexnan+0xe2>
	...

08011a18 <malloc>:
 8011a18:	4b02      	ldr	r3, [pc, #8]	@ (8011a24 <malloc+0xc>)
 8011a1a:	4601      	mov	r1, r0
 8011a1c:	6818      	ldr	r0, [r3, #0]
 8011a1e:	f000 b825 	b.w	8011a6c <_malloc_r>
 8011a22:	bf00      	nop
 8011a24:	200001d8 	.word	0x200001d8

08011a28 <sbrk_aligned>:
 8011a28:	b570      	push	{r4, r5, r6, lr}
 8011a2a:	4e0f      	ldr	r6, [pc, #60]	@ (8011a68 <sbrk_aligned+0x40>)
 8011a2c:	460c      	mov	r4, r1
 8011a2e:	6831      	ldr	r1, [r6, #0]
 8011a30:	4605      	mov	r5, r0
 8011a32:	b911      	cbnz	r1, 8011a3a <sbrk_aligned+0x12>
 8011a34:	f001 f97e 	bl	8012d34 <_sbrk_r>
 8011a38:	6030      	str	r0, [r6, #0]
 8011a3a:	4621      	mov	r1, r4
 8011a3c:	4628      	mov	r0, r5
 8011a3e:	f001 f979 	bl	8012d34 <_sbrk_r>
 8011a42:	1c43      	adds	r3, r0, #1
 8011a44:	d103      	bne.n	8011a4e <sbrk_aligned+0x26>
 8011a46:	f04f 34ff 	mov.w	r4, #4294967295
 8011a4a:	4620      	mov	r0, r4
 8011a4c:	bd70      	pop	{r4, r5, r6, pc}
 8011a4e:	1cc4      	adds	r4, r0, #3
 8011a50:	f024 0403 	bic.w	r4, r4, #3
 8011a54:	42a0      	cmp	r0, r4
 8011a56:	d0f8      	beq.n	8011a4a <sbrk_aligned+0x22>
 8011a58:	1a21      	subs	r1, r4, r0
 8011a5a:	4628      	mov	r0, r5
 8011a5c:	f001 f96a 	bl	8012d34 <_sbrk_r>
 8011a60:	3001      	adds	r0, #1
 8011a62:	d1f2      	bne.n	8011a4a <sbrk_aligned+0x22>
 8011a64:	e7ef      	b.n	8011a46 <sbrk_aligned+0x1e>
 8011a66:	bf00      	nop
 8011a68:	2001d5c4 	.word	0x2001d5c4

08011a6c <_malloc_r>:
 8011a6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011a70:	1ccd      	adds	r5, r1, #3
 8011a72:	f025 0503 	bic.w	r5, r5, #3
 8011a76:	3508      	adds	r5, #8
 8011a78:	2d0c      	cmp	r5, #12
 8011a7a:	bf38      	it	cc
 8011a7c:	250c      	movcc	r5, #12
 8011a7e:	2d00      	cmp	r5, #0
 8011a80:	4606      	mov	r6, r0
 8011a82:	db01      	blt.n	8011a88 <_malloc_r+0x1c>
 8011a84:	42a9      	cmp	r1, r5
 8011a86:	d904      	bls.n	8011a92 <_malloc_r+0x26>
 8011a88:	230c      	movs	r3, #12
 8011a8a:	6033      	str	r3, [r6, #0]
 8011a8c:	2000      	movs	r0, #0
 8011a8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011a92:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011b68 <_malloc_r+0xfc>
 8011a96:	f000 f87b 	bl	8011b90 <__malloc_lock>
 8011a9a:	f8d8 3000 	ldr.w	r3, [r8]
 8011a9e:	461c      	mov	r4, r3
 8011aa0:	bb44      	cbnz	r4, 8011af4 <_malloc_r+0x88>
 8011aa2:	4629      	mov	r1, r5
 8011aa4:	4630      	mov	r0, r6
 8011aa6:	f7ff ffbf 	bl	8011a28 <sbrk_aligned>
 8011aaa:	1c43      	adds	r3, r0, #1
 8011aac:	4604      	mov	r4, r0
 8011aae:	d158      	bne.n	8011b62 <_malloc_r+0xf6>
 8011ab0:	f8d8 4000 	ldr.w	r4, [r8]
 8011ab4:	4627      	mov	r7, r4
 8011ab6:	2f00      	cmp	r7, #0
 8011ab8:	d143      	bne.n	8011b42 <_malloc_r+0xd6>
 8011aba:	2c00      	cmp	r4, #0
 8011abc:	d04b      	beq.n	8011b56 <_malloc_r+0xea>
 8011abe:	6823      	ldr	r3, [r4, #0]
 8011ac0:	4639      	mov	r1, r7
 8011ac2:	4630      	mov	r0, r6
 8011ac4:	eb04 0903 	add.w	r9, r4, r3
 8011ac8:	f001 f934 	bl	8012d34 <_sbrk_r>
 8011acc:	4581      	cmp	r9, r0
 8011ace:	d142      	bne.n	8011b56 <_malloc_r+0xea>
 8011ad0:	6821      	ldr	r1, [r4, #0]
 8011ad2:	1a6d      	subs	r5, r5, r1
 8011ad4:	4629      	mov	r1, r5
 8011ad6:	4630      	mov	r0, r6
 8011ad8:	f7ff ffa6 	bl	8011a28 <sbrk_aligned>
 8011adc:	3001      	adds	r0, #1
 8011ade:	d03a      	beq.n	8011b56 <_malloc_r+0xea>
 8011ae0:	6823      	ldr	r3, [r4, #0]
 8011ae2:	442b      	add	r3, r5
 8011ae4:	6023      	str	r3, [r4, #0]
 8011ae6:	f8d8 3000 	ldr.w	r3, [r8]
 8011aea:	685a      	ldr	r2, [r3, #4]
 8011aec:	bb62      	cbnz	r2, 8011b48 <_malloc_r+0xdc>
 8011aee:	f8c8 7000 	str.w	r7, [r8]
 8011af2:	e00f      	b.n	8011b14 <_malloc_r+0xa8>
 8011af4:	6822      	ldr	r2, [r4, #0]
 8011af6:	1b52      	subs	r2, r2, r5
 8011af8:	d420      	bmi.n	8011b3c <_malloc_r+0xd0>
 8011afa:	2a0b      	cmp	r2, #11
 8011afc:	d917      	bls.n	8011b2e <_malloc_r+0xc2>
 8011afe:	1961      	adds	r1, r4, r5
 8011b00:	42a3      	cmp	r3, r4
 8011b02:	6025      	str	r5, [r4, #0]
 8011b04:	bf18      	it	ne
 8011b06:	6059      	strne	r1, [r3, #4]
 8011b08:	6863      	ldr	r3, [r4, #4]
 8011b0a:	bf08      	it	eq
 8011b0c:	f8c8 1000 	streq.w	r1, [r8]
 8011b10:	5162      	str	r2, [r4, r5]
 8011b12:	604b      	str	r3, [r1, #4]
 8011b14:	4630      	mov	r0, r6
 8011b16:	f000 f841 	bl	8011b9c <__malloc_unlock>
 8011b1a:	f104 000b 	add.w	r0, r4, #11
 8011b1e:	1d23      	adds	r3, r4, #4
 8011b20:	f020 0007 	bic.w	r0, r0, #7
 8011b24:	1ac2      	subs	r2, r0, r3
 8011b26:	bf1c      	itt	ne
 8011b28:	1a1b      	subne	r3, r3, r0
 8011b2a:	50a3      	strne	r3, [r4, r2]
 8011b2c:	e7af      	b.n	8011a8e <_malloc_r+0x22>
 8011b2e:	6862      	ldr	r2, [r4, #4]
 8011b30:	42a3      	cmp	r3, r4
 8011b32:	bf0c      	ite	eq
 8011b34:	f8c8 2000 	streq.w	r2, [r8]
 8011b38:	605a      	strne	r2, [r3, #4]
 8011b3a:	e7eb      	b.n	8011b14 <_malloc_r+0xa8>
 8011b3c:	4623      	mov	r3, r4
 8011b3e:	6864      	ldr	r4, [r4, #4]
 8011b40:	e7ae      	b.n	8011aa0 <_malloc_r+0x34>
 8011b42:	463c      	mov	r4, r7
 8011b44:	687f      	ldr	r7, [r7, #4]
 8011b46:	e7b6      	b.n	8011ab6 <_malloc_r+0x4a>
 8011b48:	461a      	mov	r2, r3
 8011b4a:	685b      	ldr	r3, [r3, #4]
 8011b4c:	42a3      	cmp	r3, r4
 8011b4e:	d1fb      	bne.n	8011b48 <_malloc_r+0xdc>
 8011b50:	2300      	movs	r3, #0
 8011b52:	6053      	str	r3, [r2, #4]
 8011b54:	e7de      	b.n	8011b14 <_malloc_r+0xa8>
 8011b56:	230c      	movs	r3, #12
 8011b58:	6033      	str	r3, [r6, #0]
 8011b5a:	4630      	mov	r0, r6
 8011b5c:	f000 f81e 	bl	8011b9c <__malloc_unlock>
 8011b60:	e794      	b.n	8011a8c <_malloc_r+0x20>
 8011b62:	6005      	str	r5, [r0, #0]
 8011b64:	e7d6      	b.n	8011b14 <_malloc_r+0xa8>
 8011b66:	bf00      	nop
 8011b68:	2001d5c8 	.word	0x2001d5c8

08011b6c <__ascii_mbtowc>:
 8011b6c:	b082      	sub	sp, #8
 8011b6e:	b901      	cbnz	r1, 8011b72 <__ascii_mbtowc+0x6>
 8011b70:	a901      	add	r1, sp, #4
 8011b72:	b142      	cbz	r2, 8011b86 <__ascii_mbtowc+0x1a>
 8011b74:	b14b      	cbz	r3, 8011b8a <__ascii_mbtowc+0x1e>
 8011b76:	7813      	ldrb	r3, [r2, #0]
 8011b78:	600b      	str	r3, [r1, #0]
 8011b7a:	7812      	ldrb	r2, [r2, #0]
 8011b7c:	1e10      	subs	r0, r2, #0
 8011b7e:	bf18      	it	ne
 8011b80:	2001      	movne	r0, #1
 8011b82:	b002      	add	sp, #8
 8011b84:	4770      	bx	lr
 8011b86:	4610      	mov	r0, r2
 8011b88:	e7fb      	b.n	8011b82 <__ascii_mbtowc+0x16>
 8011b8a:	f06f 0001 	mvn.w	r0, #1
 8011b8e:	e7f8      	b.n	8011b82 <__ascii_mbtowc+0x16>

08011b90 <__malloc_lock>:
 8011b90:	4801      	ldr	r0, [pc, #4]	@ (8011b98 <__malloc_lock+0x8>)
 8011b92:	f7fe bd26 	b.w	80105e2 <__retarget_lock_acquire_recursive>
 8011b96:	bf00      	nop
 8011b98:	2001d5c0 	.word	0x2001d5c0

08011b9c <__malloc_unlock>:
 8011b9c:	4801      	ldr	r0, [pc, #4]	@ (8011ba4 <__malloc_unlock+0x8>)
 8011b9e:	f7fe bd21 	b.w	80105e4 <__retarget_lock_release_recursive>
 8011ba2:	bf00      	nop
 8011ba4:	2001d5c0 	.word	0x2001d5c0

08011ba8 <_Balloc>:
 8011ba8:	b570      	push	{r4, r5, r6, lr}
 8011baa:	69c6      	ldr	r6, [r0, #28]
 8011bac:	4604      	mov	r4, r0
 8011bae:	460d      	mov	r5, r1
 8011bb0:	b976      	cbnz	r6, 8011bd0 <_Balloc+0x28>
 8011bb2:	2010      	movs	r0, #16
 8011bb4:	f7ff ff30 	bl	8011a18 <malloc>
 8011bb8:	4602      	mov	r2, r0
 8011bba:	61e0      	str	r0, [r4, #28]
 8011bbc:	b920      	cbnz	r0, 8011bc8 <_Balloc+0x20>
 8011bbe:	4b18      	ldr	r3, [pc, #96]	@ (8011c20 <_Balloc+0x78>)
 8011bc0:	4818      	ldr	r0, [pc, #96]	@ (8011c24 <_Balloc+0x7c>)
 8011bc2:	216b      	movs	r1, #107	@ 0x6b
 8011bc4:	f7fe fd2e 	bl	8010624 <__assert_func>
 8011bc8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011bcc:	6006      	str	r6, [r0, #0]
 8011bce:	60c6      	str	r6, [r0, #12]
 8011bd0:	69e6      	ldr	r6, [r4, #28]
 8011bd2:	68f3      	ldr	r3, [r6, #12]
 8011bd4:	b183      	cbz	r3, 8011bf8 <_Balloc+0x50>
 8011bd6:	69e3      	ldr	r3, [r4, #28]
 8011bd8:	68db      	ldr	r3, [r3, #12]
 8011bda:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011bde:	b9b8      	cbnz	r0, 8011c10 <_Balloc+0x68>
 8011be0:	2101      	movs	r1, #1
 8011be2:	fa01 f605 	lsl.w	r6, r1, r5
 8011be6:	1d72      	adds	r2, r6, #5
 8011be8:	0092      	lsls	r2, r2, #2
 8011bea:	4620      	mov	r0, r4
 8011bec:	f001 f8b9 	bl	8012d62 <_calloc_r>
 8011bf0:	b160      	cbz	r0, 8011c0c <_Balloc+0x64>
 8011bf2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011bf6:	e00e      	b.n	8011c16 <_Balloc+0x6e>
 8011bf8:	2221      	movs	r2, #33	@ 0x21
 8011bfa:	2104      	movs	r1, #4
 8011bfc:	4620      	mov	r0, r4
 8011bfe:	f001 f8b0 	bl	8012d62 <_calloc_r>
 8011c02:	69e3      	ldr	r3, [r4, #28]
 8011c04:	60f0      	str	r0, [r6, #12]
 8011c06:	68db      	ldr	r3, [r3, #12]
 8011c08:	2b00      	cmp	r3, #0
 8011c0a:	d1e4      	bne.n	8011bd6 <_Balloc+0x2e>
 8011c0c:	2000      	movs	r0, #0
 8011c0e:	bd70      	pop	{r4, r5, r6, pc}
 8011c10:	6802      	ldr	r2, [r0, #0]
 8011c12:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011c16:	2300      	movs	r3, #0
 8011c18:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011c1c:	e7f7      	b.n	8011c0e <_Balloc+0x66>
 8011c1e:	bf00      	nop
 8011c20:	08016500 	.word	0x08016500
 8011c24:	080165e0 	.word	0x080165e0

08011c28 <_Bfree>:
 8011c28:	b570      	push	{r4, r5, r6, lr}
 8011c2a:	69c6      	ldr	r6, [r0, #28]
 8011c2c:	4605      	mov	r5, r0
 8011c2e:	460c      	mov	r4, r1
 8011c30:	b976      	cbnz	r6, 8011c50 <_Bfree+0x28>
 8011c32:	2010      	movs	r0, #16
 8011c34:	f7ff fef0 	bl	8011a18 <malloc>
 8011c38:	4602      	mov	r2, r0
 8011c3a:	61e8      	str	r0, [r5, #28]
 8011c3c:	b920      	cbnz	r0, 8011c48 <_Bfree+0x20>
 8011c3e:	4b09      	ldr	r3, [pc, #36]	@ (8011c64 <_Bfree+0x3c>)
 8011c40:	4809      	ldr	r0, [pc, #36]	@ (8011c68 <_Bfree+0x40>)
 8011c42:	218f      	movs	r1, #143	@ 0x8f
 8011c44:	f7fe fcee 	bl	8010624 <__assert_func>
 8011c48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011c4c:	6006      	str	r6, [r0, #0]
 8011c4e:	60c6      	str	r6, [r0, #12]
 8011c50:	b13c      	cbz	r4, 8011c62 <_Bfree+0x3a>
 8011c52:	69eb      	ldr	r3, [r5, #28]
 8011c54:	6862      	ldr	r2, [r4, #4]
 8011c56:	68db      	ldr	r3, [r3, #12]
 8011c58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011c5c:	6021      	str	r1, [r4, #0]
 8011c5e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011c62:	bd70      	pop	{r4, r5, r6, pc}
 8011c64:	08016500 	.word	0x08016500
 8011c68:	080165e0 	.word	0x080165e0

08011c6c <__multadd>:
 8011c6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011c70:	690d      	ldr	r5, [r1, #16]
 8011c72:	4607      	mov	r7, r0
 8011c74:	460c      	mov	r4, r1
 8011c76:	461e      	mov	r6, r3
 8011c78:	f101 0c14 	add.w	ip, r1, #20
 8011c7c:	2000      	movs	r0, #0
 8011c7e:	f8dc 3000 	ldr.w	r3, [ip]
 8011c82:	b299      	uxth	r1, r3
 8011c84:	fb02 6101 	mla	r1, r2, r1, r6
 8011c88:	0c1e      	lsrs	r6, r3, #16
 8011c8a:	0c0b      	lsrs	r3, r1, #16
 8011c8c:	fb02 3306 	mla	r3, r2, r6, r3
 8011c90:	b289      	uxth	r1, r1
 8011c92:	3001      	adds	r0, #1
 8011c94:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011c98:	4285      	cmp	r5, r0
 8011c9a:	f84c 1b04 	str.w	r1, [ip], #4
 8011c9e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011ca2:	dcec      	bgt.n	8011c7e <__multadd+0x12>
 8011ca4:	b30e      	cbz	r6, 8011cea <__multadd+0x7e>
 8011ca6:	68a3      	ldr	r3, [r4, #8]
 8011ca8:	42ab      	cmp	r3, r5
 8011caa:	dc19      	bgt.n	8011ce0 <__multadd+0x74>
 8011cac:	6861      	ldr	r1, [r4, #4]
 8011cae:	4638      	mov	r0, r7
 8011cb0:	3101      	adds	r1, #1
 8011cb2:	f7ff ff79 	bl	8011ba8 <_Balloc>
 8011cb6:	4680      	mov	r8, r0
 8011cb8:	b928      	cbnz	r0, 8011cc6 <__multadd+0x5a>
 8011cba:	4602      	mov	r2, r0
 8011cbc:	4b0c      	ldr	r3, [pc, #48]	@ (8011cf0 <__multadd+0x84>)
 8011cbe:	480d      	ldr	r0, [pc, #52]	@ (8011cf4 <__multadd+0x88>)
 8011cc0:	21ba      	movs	r1, #186	@ 0xba
 8011cc2:	f7fe fcaf 	bl	8010624 <__assert_func>
 8011cc6:	6922      	ldr	r2, [r4, #16]
 8011cc8:	3202      	adds	r2, #2
 8011cca:	f104 010c 	add.w	r1, r4, #12
 8011cce:	0092      	lsls	r2, r2, #2
 8011cd0:	300c      	adds	r0, #12
 8011cd2:	f7fe fc88 	bl	80105e6 <memcpy>
 8011cd6:	4621      	mov	r1, r4
 8011cd8:	4638      	mov	r0, r7
 8011cda:	f7ff ffa5 	bl	8011c28 <_Bfree>
 8011cde:	4644      	mov	r4, r8
 8011ce0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011ce4:	3501      	adds	r5, #1
 8011ce6:	615e      	str	r6, [r3, #20]
 8011ce8:	6125      	str	r5, [r4, #16]
 8011cea:	4620      	mov	r0, r4
 8011cec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011cf0:	0801656f 	.word	0x0801656f
 8011cf4:	080165e0 	.word	0x080165e0

08011cf8 <__s2b>:
 8011cf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011cfc:	460c      	mov	r4, r1
 8011cfe:	4615      	mov	r5, r2
 8011d00:	461f      	mov	r7, r3
 8011d02:	2209      	movs	r2, #9
 8011d04:	3308      	adds	r3, #8
 8011d06:	4606      	mov	r6, r0
 8011d08:	fb93 f3f2 	sdiv	r3, r3, r2
 8011d0c:	2100      	movs	r1, #0
 8011d0e:	2201      	movs	r2, #1
 8011d10:	429a      	cmp	r2, r3
 8011d12:	db09      	blt.n	8011d28 <__s2b+0x30>
 8011d14:	4630      	mov	r0, r6
 8011d16:	f7ff ff47 	bl	8011ba8 <_Balloc>
 8011d1a:	b940      	cbnz	r0, 8011d2e <__s2b+0x36>
 8011d1c:	4602      	mov	r2, r0
 8011d1e:	4b19      	ldr	r3, [pc, #100]	@ (8011d84 <__s2b+0x8c>)
 8011d20:	4819      	ldr	r0, [pc, #100]	@ (8011d88 <__s2b+0x90>)
 8011d22:	21d3      	movs	r1, #211	@ 0xd3
 8011d24:	f7fe fc7e 	bl	8010624 <__assert_func>
 8011d28:	0052      	lsls	r2, r2, #1
 8011d2a:	3101      	adds	r1, #1
 8011d2c:	e7f0      	b.n	8011d10 <__s2b+0x18>
 8011d2e:	9b08      	ldr	r3, [sp, #32]
 8011d30:	6143      	str	r3, [r0, #20]
 8011d32:	2d09      	cmp	r5, #9
 8011d34:	f04f 0301 	mov.w	r3, #1
 8011d38:	6103      	str	r3, [r0, #16]
 8011d3a:	dd16      	ble.n	8011d6a <__s2b+0x72>
 8011d3c:	f104 0909 	add.w	r9, r4, #9
 8011d40:	46c8      	mov	r8, r9
 8011d42:	442c      	add	r4, r5
 8011d44:	f818 3b01 	ldrb.w	r3, [r8], #1
 8011d48:	4601      	mov	r1, r0
 8011d4a:	3b30      	subs	r3, #48	@ 0x30
 8011d4c:	220a      	movs	r2, #10
 8011d4e:	4630      	mov	r0, r6
 8011d50:	f7ff ff8c 	bl	8011c6c <__multadd>
 8011d54:	45a0      	cmp	r8, r4
 8011d56:	d1f5      	bne.n	8011d44 <__s2b+0x4c>
 8011d58:	f1a5 0408 	sub.w	r4, r5, #8
 8011d5c:	444c      	add	r4, r9
 8011d5e:	1b2d      	subs	r5, r5, r4
 8011d60:	1963      	adds	r3, r4, r5
 8011d62:	42bb      	cmp	r3, r7
 8011d64:	db04      	blt.n	8011d70 <__s2b+0x78>
 8011d66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011d6a:	340a      	adds	r4, #10
 8011d6c:	2509      	movs	r5, #9
 8011d6e:	e7f6      	b.n	8011d5e <__s2b+0x66>
 8011d70:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011d74:	4601      	mov	r1, r0
 8011d76:	3b30      	subs	r3, #48	@ 0x30
 8011d78:	220a      	movs	r2, #10
 8011d7a:	4630      	mov	r0, r6
 8011d7c:	f7ff ff76 	bl	8011c6c <__multadd>
 8011d80:	e7ee      	b.n	8011d60 <__s2b+0x68>
 8011d82:	bf00      	nop
 8011d84:	0801656f 	.word	0x0801656f
 8011d88:	080165e0 	.word	0x080165e0

08011d8c <__hi0bits>:
 8011d8c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011d90:	4603      	mov	r3, r0
 8011d92:	bf36      	itet	cc
 8011d94:	0403      	lslcc	r3, r0, #16
 8011d96:	2000      	movcs	r0, #0
 8011d98:	2010      	movcc	r0, #16
 8011d9a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011d9e:	bf3c      	itt	cc
 8011da0:	021b      	lslcc	r3, r3, #8
 8011da2:	3008      	addcc	r0, #8
 8011da4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011da8:	bf3c      	itt	cc
 8011daa:	011b      	lslcc	r3, r3, #4
 8011dac:	3004      	addcc	r0, #4
 8011dae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011db2:	bf3c      	itt	cc
 8011db4:	009b      	lslcc	r3, r3, #2
 8011db6:	3002      	addcc	r0, #2
 8011db8:	2b00      	cmp	r3, #0
 8011dba:	db05      	blt.n	8011dc8 <__hi0bits+0x3c>
 8011dbc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011dc0:	f100 0001 	add.w	r0, r0, #1
 8011dc4:	bf08      	it	eq
 8011dc6:	2020      	moveq	r0, #32
 8011dc8:	4770      	bx	lr

08011dca <__lo0bits>:
 8011dca:	6803      	ldr	r3, [r0, #0]
 8011dcc:	4602      	mov	r2, r0
 8011dce:	f013 0007 	ands.w	r0, r3, #7
 8011dd2:	d00b      	beq.n	8011dec <__lo0bits+0x22>
 8011dd4:	07d9      	lsls	r1, r3, #31
 8011dd6:	d421      	bmi.n	8011e1c <__lo0bits+0x52>
 8011dd8:	0798      	lsls	r0, r3, #30
 8011dda:	bf49      	itett	mi
 8011ddc:	085b      	lsrmi	r3, r3, #1
 8011dde:	089b      	lsrpl	r3, r3, #2
 8011de0:	2001      	movmi	r0, #1
 8011de2:	6013      	strmi	r3, [r2, #0]
 8011de4:	bf5c      	itt	pl
 8011de6:	6013      	strpl	r3, [r2, #0]
 8011de8:	2002      	movpl	r0, #2
 8011dea:	4770      	bx	lr
 8011dec:	b299      	uxth	r1, r3
 8011dee:	b909      	cbnz	r1, 8011df4 <__lo0bits+0x2a>
 8011df0:	0c1b      	lsrs	r3, r3, #16
 8011df2:	2010      	movs	r0, #16
 8011df4:	b2d9      	uxtb	r1, r3
 8011df6:	b909      	cbnz	r1, 8011dfc <__lo0bits+0x32>
 8011df8:	3008      	adds	r0, #8
 8011dfa:	0a1b      	lsrs	r3, r3, #8
 8011dfc:	0719      	lsls	r1, r3, #28
 8011dfe:	bf04      	itt	eq
 8011e00:	091b      	lsreq	r3, r3, #4
 8011e02:	3004      	addeq	r0, #4
 8011e04:	0799      	lsls	r1, r3, #30
 8011e06:	bf04      	itt	eq
 8011e08:	089b      	lsreq	r3, r3, #2
 8011e0a:	3002      	addeq	r0, #2
 8011e0c:	07d9      	lsls	r1, r3, #31
 8011e0e:	d403      	bmi.n	8011e18 <__lo0bits+0x4e>
 8011e10:	085b      	lsrs	r3, r3, #1
 8011e12:	f100 0001 	add.w	r0, r0, #1
 8011e16:	d003      	beq.n	8011e20 <__lo0bits+0x56>
 8011e18:	6013      	str	r3, [r2, #0]
 8011e1a:	4770      	bx	lr
 8011e1c:	2000      	movs	r0, #0
 8011e1e:	4770      	bx	lr
 8011e20:	2020      	movs	r0, #32
 8011e22:	4770      	bx	lr

08011e24 <__i2b>:
 8011e24:	b510      	push	{r4, lr}
 8011e26:	460c      	mov	r4, r1
 8011e28:	2101      	movs	r1, #1
 8011e2a:	f7ff febd 	bl	8011ba8 <_Balloc>
 8011e2e:	4602      	mov	r2, r0
 8011e30:	b928      	cbnz	r0, 8011e3e <__i2b+0x1a>
 8011e32:	4b05      	ldr	r3, [pc, #20]	@ (8011e48 <__i2b+0x24>)
 8011e34:	4805      	ldr	r0, [pc, #20]	@ (8011e4c <__i2b+0x28>)
 8011e36:	f240 1145 	movw	r1, #325	@ 0x145
 8011e3a:	f7fe fbf3 	bl	8010624 <__assert_func>
 8011e3e:	2301      	movs	r3, #1
 8011e40:	6144      	str	r4, [r0, #20]
 8011e42:	6103      	str	r3, [r0, #16]
 8011e44:	bd10      	pop	{r4, pc}
 8011e46:	bf00      	nop
 8011e48:	0801656f 	.word	0x0801656f
 8011e4c:	080165e0 	.word	0x080165e0

08011e50 <__multiply>:
 8011e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e54:	4617      	mov	r7, r2
 8011e56:	690a      	ldr	r2, [r1, #16]
 8011e58:	693b      	ldr	r3, [r7, #16]
 8011e5a:	429a      	cmp	r2, r3
 8011e5c:	bfa8      	it	ge
 8011e5e:	463b      	movge	r3, r7
 8011e60:	4689      	mov	r9, r1
 8011e62:	bfa4      	itt	ge
 8011e64:	460f      	movge	r7, r1
 8011e66:	4699      	movge	r9, r3
 8011e68:	693d      	ldr	r5, [r7, #16]
 8011e6a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011e6e:	68bb      	ldr	r3, [r7, #8]
 8011e70:	6879      	ldr	r1, [r7, #4]
 8011e72:	eb05 060a 	add.w	r6, r5, sl
 8011e76:	42b3      	cmp	r3, r6
 8011e78:	b085      	sub	sp, #20
 8011e7a:	bfb8      	it	lt
 8011e7c:	3101      	addlt	r1, #1
 8011e7e:	f7ff fe93 	bl	8011ba8 <_Balloc>
 8011e82:	b930      	cbnz	r0, 8011e92 <__multiply+0x42>
 8011e84:	4602      	mov	r2, r0
 8011e86:	4b41      	ldr	r3, [pc, #260]	@ (8011f8c <__multiply+0x13c>)
 8011e88:	4841      	ldr	r0, [pc, #260]	@ (8011f90 <__multiply+0x140>)
 8011e8a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8011e8e:	f7fe fbc9 	bl	8010624 <__assert_func>
 8011e92:	f100 0414 	add.w	r4, r0, #20
 8011e96:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8011e9a:	4623      	mov	r3, r4
 8011e9c:	2200      	movs	r2, #0
 8011e9e:	4573      	cmp	r3, lr
 8011ea0:	d320      	bcc.n	8011ee4 <__multiply+0x94>
 8011ea2:	f107 0814 	add.w	r8, r7, #20
 8011ea6:	f109 0114 	add.w	r1, r9, #20
 8011eaa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8011eae:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8011eb2:	9302      	str	r3, [sp, #8]
 8011eb4:	1beb      	subs	r3, r5, r7
 8011eb6:	3b15      	subs	r3, #21
 8011eb8:	f023 0303 	bic.w	r3, r3, #3
 8011ebc:	3304      	adds	r3, #4
 8011ebe:	3715      	adds	r7, #21
 8011ec0:	42bd      	cmp	r5, r7
 8011ec2:	bf38      	it	cc
 8011ec4:	2304      	movcc	r3, #4
 8011ec6:	9301      	str	r3, [sp, #4]
 8011ec8:	9b02      	ldr	r3, [sp, #8]
 8011eca:	9103      	str	r1, [sp, #12]
 8011ecc:	428b      	cmp	r3, r1
 8011ece:	d80c      	bhi.n	8011eea <__multiply+0x9a>
 8011ed0:	2e00      	cmp	r6, #0
 8011ed2:	dd03      	ble.n	8011edc <__multiply+0x8c>
 8011ed4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8011ed8:	2b00      	cmp	r3, #0
 8011eda:	d055      	beq.n	8011f88 <__multiply+0x138>
 8011edc:	6106      	str	r6, [r0, #16]
 8011ede:	b005      	add	sp, #20
 8011ee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ee4:	f843 2b04 	str.w	r2, [r3], #4
 8011ee8:	e7d9      	b.n	8011e9e <__multiply+0x4e>
 8011eea:	f8b1 a000 	ldrh.w	sl, [r1]
 8011eee:	f1ba 0f00 	cmp.w	sl, #0
 8011ef2:	d01f      	beq.n	8011f34 <__multiply+0xe4>
 8011ef4:	46c4      	mov	ip, r8
 8011ef6:	46a1      	mov	r9, r4
 8011ef8:	2700      	movs	r7, #0
 8011efa:	f85c 2b04 	ldr.w	r2, [ip], #4
 8011efe:	f8d9 3000 	ldr.w	r3, [r9]
 8011f02:	fa1f fb82 	uxth.w	fp, r2
 8011f06:	b29b      	uxth	r3, r3
 8011f08:	fb0a 330b 	mla	r3, sl, fp, r3
 8011f0c:	443b      	add	r3, r7
 8011f0e:	f8d9 7000 	ldr.w	r7, [r9]
 8011f12:	0c12      	lsrs	r2, r2, #16
 8011f14:	0c3f      	lsrs	r7, r7, #16
 8011f16:	fb0a 7202 	mla	r2, sl, r2, r7
 8011f1a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8011f1e:	b29b      	uxth	r3, r3
 8011f20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011f24:	4565      	cmp	r5, ip
 8011f26:	f849 3b04 	str.w	r3, [r9], #4
 8011f2a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8011f2e:	d8e4      	bhi.n	8011efa <__multiply+0xaa>
 8011f30:	9b01      	ldr	r3, [sp, #4]
 8011f32:	50e7      	str	r7, [r4, r3]
 8011f34:	9b03      	ldr	r3, [sp, #12]
 8011f36:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8011f3a:	3104      	adds	r1, #4
 8011f3c:	f1b9 0f00 	cmp.w	r9, #0
 8011f40:	d020      	beq.n	8011f84 <__multiply+0x134>
 8011f42:	6823      	ldr	r3, [r4, #0]
 8011f44:	4647      	mov	r7, r8
 8011f46:	46a4      	mov	ip, r4
 8011f48:	f04f 0a00 	mov.w	sl, #0
 8011f4c:	f8b7 b000 	ldrh.w	fp, [r7]
 8011f50:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8011f54:	fb09 220b 	mla	r2, r9, fp, r2
 8011f58:	4452      	add	r2, sl
 8011f5a:	b29b      	uxth	r3, r3
 8011f5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011f60:	f84c 3b04 	str.w	r3, [ip], #4
 8011f64:	f857 3b04 	ldr.w	r3, [r7], #4
 8011f68:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011f6c:	f8bc 3000 	ldrh.w	r3, [ip]
 8011f70:	fb09 330a 	mla	r3, r9, sl, r3
 8011f74:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8011f78:	42bd      	cmp	r5, r7
 8011f7a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011f7e:	d8e5      	bhi.n	8011f4c <__multiply+0xfc>
 8011f80:	9a01      	ldr	r2, [sp, #4]
 8011f82:	50a3      	str	r3, [r4, r2]
 8011f84:	3404      	adds	r4, #4
 8011f86:	e79f      	b.n	8011ec8 <__multiply+0x78>
 8011f88:	3e01      	subs	r6, #1
 8011f8a:	e7a1      	b.n	8011ed0 <__multiply+0x80>
 8011f8c:	0801656f 	.word	0x0801656f
 8011f90:	080165e0 	.word	0x080165e0

08011f94 <__pow5mult>:
 8011f94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011f98:	4615      	mov	r5, r2
 8011f9a:	f012 0203 	ands.w	r2, r2, #3
 8011f9e:	4607      	mov	r7, r0
 8011fa0:	460e      	mov	r6, r1
 8011fa2:	d007      	beq.n	8011fb4 <__pow5mult+0x20>
 8011fa4:	4c25      	ldr	r4, [pc, #148]	@ (801203c <__pow5mult+0xa8>)
 8011fa6:	3a01      	subs	r2, #1
 8011fa8:	2300      	movs	r3, #0
 8011faa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011fae:	f7ff fe5d 	bl	8011c6c <__multadd>
 8011fb2:	4606      	mov	r6, r0
 8011fb4:	10ad      	asrs	r5, r5, #2
 8011fb6:	d03d      	beq.n	8012034 <__pow5mult+0xa0>
 8011fb8:	69fc      	ldr	r4, [r7, #28]
 8011fba:	b97c      	cbnz	r4, 8011fdc <__pow5mult+0x48>
 8011fbc:	2010      	movs	r0, #16
 8011fbe:	f7ff fd2b 	bl	8011a18 <malloc>
 8011fc2:	4602      	mov	r2, r0
 8011fc4:	61f8      	str	r0, [r7, #28]
 8011fc6:	b928      	cbnz	r0, 8011fd4 <__pow5mult+0x40>
 8011fc8:	4b1d      	ldr	r3, [pc, #116]	@ (8012040 <__pow5mult+0xac>)
 8011fca:	481e      	ldr	r0, [pc, #120]	@ (8012044 <__pow5mult+0xb0>)
 8011fcc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011fd0:	f7fe fb28 	bl	8010624 <__assert_func>
 8011fd4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011fd8:	6004      	str	r4, [r0, #0]
 8011fda:	60c4      	str	r4, [r0, #12]
 8011fdc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8011fe0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011fe4:	b94c      	cbnz	r4, 8011ffa <__pow5mult+0x66>
 8011fe6:	f240 2171 	movw	r1, #625	@ 0x271
 8011fea:	4638      	mov	r0, r7
 8011fec:	f7ff ff1a 	bl	8011e24 <__i2b>
 8011ff0:	2300      	movs	r3, #0
 8011ff2:	f8c8 0008 	str.w	r0, [r8, #8]
 8011ff6:	4604      	mov	r4, r0
 8011ff8:	6003      	str	r3, [r0, #0]
 8011ffa:	f04f 0900 	mov.w	r9, #0
 8011ffe:	07eb      	lsls	r3, r5, #31
 8012000:	d50a      	bpl.n	8012018 <__pow5mult+0x84>
 8012002:	4631      	mov	r1, r6
 8012004:	4622      	mov	r2, r4
 8012006:	4638      	mov	r0, r7
 8012008:	f7ff ff22 	bl	8011e50 <__multiply>
 801200c:	4631      	mov	r1, r6
 801200e:	4680      	mov	r8, r0
 8012010:	4638      	mov	r0, r7
 8012012:	f7ff fe09 	bl	8011c28 <_Bfree>
 8012016:	4646      	mov	r6, r8
 8012018:	106d      	asrs	r5, r5, #1
 801201a:	d00b      	beq.n	8012034 <__pow5mult+0xa0>
 801201c:	6820      	ldr	r0, [r4, #0]
 801201e:	b938      	cbnz	r0, 8012030 <__pow5mult+0x9c>
 8012020:	4622      	mov	r2, r4
 8012022:	4621      	mov	r1, r4
 8012024:	4638      	mov	r0, r7
 8012026:	f7ff ff13 	bl	8011e50 <__multiply>
 801202a:	6020      	str	r0, [r4, #0]
 801202c:	f8c0 9000 	str.w	r9, [r0]
 8012030:	4604      	mov	r4, r0
 8012032:	e7e4      	b.n	8011ffe <__pow5mult+0x6a>
 8012034:	4630      	mov	r0, r6
 8012036:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801203a:	bf00      	nop
 801203c:	080167a4 	.word	0x080167a4
 8012040:	08016500 	.word	0x08016500
 8012044:	080165e0 	.word	0x080165e0

08012048 <__lshift>:
 8012048:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801204c:	460c      	mov	r4, r1
 801204e:	6849      	ldr	r1, [r1, #4]
 8012050:	6923      	ldr	r3, [r4, #16]
 8012052:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012056:	68a3      	ldr	r3, [r4, #8]
 8012058:	4607      	mov	r7, r0
 801205a:	4691      	mov	r9, r2
 801205c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012060:	f108 0601 	add.w	r6, r8, #1
 8012064:	42b3      	cmp	r3, r6
 8012066:	db0b      	blt.n	8012080 <__lshift+0x38>
 8012068:	4638      	mov	r0, r7
 801206a:	f7ff fd9d 	bl	8011ba8 <_Balloc>
 801206e:	4605      	mov	r5, r0
 8012070:	b948      	cbnz	r0, 8012086 <__lshift+0x3e>
 8012072:	4602      	mov	r2, r0
 8012074:	4b28      	ldr	r3, [pc, #160]	@ (8012118 <__lshift+0xd0>)
 8012076:	4829      	ldr	r0, [pc, #164]	@ (801211c <__lshift+0xd4>)
 8012078:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801207c:	f7fe fad2 	bl	8010624 <__assert_func>
 8012080:	3101      	adds	r1, #1
 8012082:	005b      	lsls	r3, r3, #1
 8012084:	e7ee      	b.n	8012064 <__lshift+0x1c>
 8012086:	2300      	movs	r3, #0
 8012088:	f100 0114 	add.w	r1, r0, #20
 801208c:	f100 0210 	add.w	r2, r0, #16
 8012090:	4618      	mov	r0, r3
 8012092:	4553      	cmp	r3, sl
 8012094:	db33      	blt.n	80120fe <__lshift+0xb6>
 8012096:	6920      	ldr	r0, [r4, #16]
 8012098:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801209c:	f104 0314 	add.w	r3, r4, #20
 80120a0:	f019 091f 	ands.w	r9, r9, #31
 80120a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80120a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80120ac:	d02b      	beq.n	8012106 <__lshift+0xbe>
 80120ae:	f1c9 0e20 	rsb	lr, r9, #32
 80120b2:	468a      	mov	sl, r1
 80120b4:	2200      	movs	r2, #0
 80120b6:	6818      	ldr	r0, [r3, #0]
 80120b8:	fa00 f009 	lsl.w	r0, r0, r9
 80120bc:	4310      	orrs	r0, r2
 80120be:	f84a 0b04 	str.w	r0, [sl], #4
 80120c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80120c6:	459c      	cmp	ip, r3
 80120c8:	fa22 f20e 	lsr.w	r2, r2, lr
 80120cc:	d8f3      	bhi.n	80120b6 <__lshift+0x6e>
 80120ce:	ebac 0304 	sub.w	r3, ip, r4
 80120d2:	3b15      	subs	r3, #21
 80120d4:	f023 0303 	bic.w	r3, r3, #3
 80120d8:	3304      	adds	r3, #4
 80120da:	f104 0015 	add.w	r0, r4, #21
 80120de:	4560      	cmp	r0, ip
 80120e0:	bf88      	it	hi
 80120e2:	2304      	movhi	r3, #4
 80120e4:	50ca      	str	r2, [r1, r3]
 80120e6:	b10a      	cbz	r2, 80120ec <__lshift+0xa4>
 80120e8:	f108 0602 	add.w	r6, r8, #2
 80120ec:	3e01      	subs	r6, #1
 80120ee:	4638      	mov	r0, r7
 80120f0:	612e      	str	r6, [r5, #16]
 80120f2:	4621      	mov	r1, r4
 80120f4:	f7ff fd98 	bl	8011c28 <_Bfree>
 80120f8:	4628      	mov	r0, r5
 80120fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80120fe:	f842 0f04 	str.w	r0, [r2, #4]!
 8012102:	3301      	adds	r3, #1
 8012104:	e7c5      	b.n	8012092 <__lshift+0x4a>
 8012106:	3904      	subs	r1, #4
 8012108:	f853 2b04 	ldr.w	r2, [r3], #4
 801210c:	f841 2f04 	str.w	r2, [r1, #4]!
 8012110:	459c      	cmp	ip, r3
 8012112:	d8f9      	bhi.n	8012108 <__lshift+0xc0>
 8012114:	e7ea      	b.n	80120ec <__lshift+0xa4>
 8012116:	bf00      	nop
 8012118:	0801656f 	.word	0x0801656f
 801211c:	080165e0 	.word	0x080165e0

08012120 <__mcmp>:
 8012120:	690a      	ldr	r2, [r1, #16]
 8012122:	4603      	mov	r3, r0
 8012124:	6900      	ldr	r0, [r0, #16]
 8012126:	1a80      	subs	r0, r0, r2
 8012128:	b530      	push	{r4, r5, lr}
 801212a:	d10e      	bne.n	801214a <__mcmp+0x2a>
 801212c:	3314      	adds	r3, #20
 801212e:	3114      	adds	r1, #20
 8012130:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012134:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8012138:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801213c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012140:	4295      	cmp	r5, r2
 8012142:	d003      	beq.n	801214c <__mcmp+0x2c>
 8012144:	d205      	bcs.n	8012152 <__mcmp+0x32>
 8012146:	f04f 30ff 	mov.w	r0, #4294967295
 801214a:	bd30      	pop	{r4, r5, pc}
 801214c:	42a3      	cmp	r3, r4
 801214e:	d3f3      	bcc.n	8012138 <__mcmp+0x18>
 8012150:	e7fb      	b.n	801214a <__mcmp+0x2a>
 8012152:	2001      	movs	r0, #1
 8012154:	e7f9      	b.n	801214a <__mcmp+0x2a>
	...

08012158 <__mdiff>:
 8012158:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801215c:	4689      	mov	r9, r1
 801215e:	4606      	mov	r6, r0
 8012160:	4611      	mov	r1, r2
 8012162:	4648      	mov	r0, r9
 8012164:	4614      	mov	r4, r2
 8012166:	f7ff ffdb 	bl	8012120 <__mcmp>
 801216a:	1e05      	subs	r5, r0, #0
 801216c:	d112      	bne.n	8012194 <__mdiff+0x3c>
 801216e:	4629      	mov	r1, r5
 8012170:	4630      	mov	r0, r6
 8012172:	f7ff fd19 	bl	8011ba8 <_Balloc>
 8012176:	4602      	mov	r2, r0
 8012178:	b928      	cbnz	r0, 8012186 <__mdiff+0x2e>
 801217a:	4b3f      	ldr	r3, [pc, #252]	@ (8012278 <__mdiff+0x120>)
 801217c:	f240 2137 	movw	r1, #567	@ 0x237
 8012180:	483e      	ldr	r0, [pc, #248]	@ (801227c <__mdiff+0x124>)
 8012182:	f7fe fa4f 	bl	8010624 <__assert_func>
 8012186:	2301      	movs	r3, #1
 8012188:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801218c:	4610      	mov	r0, r2
 801218e:	b003      	add	sp, #12
 8012190:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012194:	bfbc      	itt	lt
 8012196:	464b      	movlt	r3, r9
 8012198:	46a1      	movlt	r9, r4
 801219a:	4630      	mov	r0, r6
 801219c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80121a0:	bfba      	itte	lt
 80121a2:	461c      	movlt	r4, r3
 80121a4:	2501      	movlt	r5, #1
 80121a6:	2500      	movge	r5, #0
 80121a8:	f7ff fcfe 	bl	8011ba8 <_Balloc>
 80121ac:	4602      	mov	r2, r0
 80121ae:	b918      	cbnz	r0, 80121b8 <__mdiff+0x60>
 80121b0:	4b31      	ldr	r3, [pc, #196]	@ (8012278 <__mdiff+0x120>)
 80121b2:	f240 2145 	movw	r1, #581	@ 0x245
 80121b6:	e7e3      	b.n	8012180 <__mdiff+0x28>
 80121b8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80121bc:	6926      	ldr	r6, [r4, #16]
 80121be:	60c5      	str	r5, [r0, #12]
 80121c0:	f109 0310 	add.w	r3, r9, #16
 80121c4:	f109 0514 	add.w	r5, r9, #20
 80121c8:	f104 0e14 	add.w	lr, r4, #20
 80121cc:	f100 0b14 	add.w	fp, r0, #20
 80121d0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80121d4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80121d8:	9301      	str	r3, [sp, #4]
 80121da:	46d9      	mov	r9, fp
 80121dc:	f04f 0c00 	mov.w	ip, #0
 80121e0:	9b01      	ldr	r3, [sp, #4]
 80121e2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80121e6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80121ea:	9301      	str	r3, [sp, #4]
 80121ec:	fa1f f38a 	uxth.w	r3, sl
 80121f0:	4619      	mov	r1, r3
 80121f2:	b283      	uxth	r3, r0
 80121f4:	1acb      	subs	r3, r1, r3
 80121f6:	0c00      	lsrs	r0, r0, #16
 80121f8:	4463      	add	r3, ip
 80121fa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80121fe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8012202:	b29b      	uxth	r3, r3
 8012204:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8012208:	4576      	cmp	r6, lr
 801220a:	f849 3b04 	str.w	r3, [r9], #4
 801220e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012212:	d8e5      	bhi.n	80121e0 <__mdiff+0x88>
 8012214:	1b33      	subs	r3, r6, r4
 8012216:	3b15      	subs	r3, #21
 8012218:	f023 0303 	bic.w	r3, r3, #3
 801221c:	3415      	adds	r4, #21
 801221e:	3304      	adds	r3, #4
 8012220:	42a6      	cmp	r6, r4
 8012222:	bf38      	it	cc
 8012224:	2304      	movcc	r3, #4
 8012226:	441d      	add	r5, r3
 8012228:	445b      	add	r3, fp
 801222a:	461e      	mov	r6, r3
 801222c:	462c      	mov	r4, r5
 801222e:	4544      	cmp	r4, r8
 8012230:	d30e      	bcc.n	8012250 <__mdiff+0xf8>
 8012232:	f108 0103 	add.w	r1, r8, #3
 8012236:	1b49      	subs	r1, r1, r5
 8012238:	f021 0103 	bic.w	r1, r1, #3
 801223c:	3d03      	subs	r5, #3
 801223e:	45a8      	cmp	r8, r5
 8012240:	bf38      	it	cc
 8012242:	2100      	movcc	r1, #0
 8012244:	440b      	add	r3, r1
 8012246:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801224a:	b191      	cbz	r1, 8012272 <__mdiff+0x11a>
 801224c:	6117      	str	r7, [r2, #16]
 801224e:	e79d      	b.n	801218c <__mdiff+0x34>
 8012250:	f854 1b04 	ldr.w	r1, [r4], #4
 8012254:	46e6      	mov	lr, ip
 8012256:	0c08      	lsrs	r0, r1, #16
 8012258:	fa1c fc81 	uxtah	ip, ip, r1
 801225c:	4471      	add	r1, lr
 801225e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012262:	b289      	uxth	r1, r1
 8012264:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8012268:	f846 1b04 	str.w	r1, [r6], #4
 801226c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012270:	e7dd      	b.n	801222e <__mdiff+0xd6>
 8012272:	3f01      	subs	r7, #1
 8012274:	e7e7      	b.n	8012246 <__mdiff+0xee>
 8012276:	bf00      	nop
 8012278:	0801656f 	.word	0x0801656f
 801227c:	080165e0 	.word	0x080165e0

08012280 <__ulp>:
 8012280:	b082      	sub	sp, #8
 8012282:	ed8d 0b00 	vstr	d0, [sp]
 8012286:	9a01      	ldr	r2, [sp, #4]
 8012288:	4b0f      	ldr	r3, [pc, #60]	@ (80122c8 <__ulp+0x48>)
 801228a:	4013      	ands	r3, r2
 801228c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8012290:	2b00      	cmp	r3, #0
 8012292:	dc08      	bgt.n	80122a6 <__ulp+0x26>
 8012294:	425b      	negs	r3, r3
 8012296:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801229a:	ea4f 5223 	mov.w	r2, r3, asr #20
 801229e:	da04      	bge.n	80122aa <__ulp+0x2a>
 80122a0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80122a4:	4113      	asrs	r3, r2
 80122a6:	2200      	movs	r2, #0
 80122a8:	e008      	b.n	80122bc <__ulp+0x3c>
 80122aa:	f1a2 0314 	sub.w	r3, r2, #20
 80122ae:	2b1e      	cmp	r3, #30
 80122b0:	bfda      	itte	le
 80122b2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80122b6:	40da      	lsrle	r2, r3
 80122b8:	2201      	movgt	r2, #1
 80122ba:	2300      	movs	r3, #0
 80122bc:	4619      	mov	r1, r3
 80122be:	4610      	mov	r0, r2
 80122c0:	ec41 0b10 	vmov	d0, r0, r1
 80122c4:	b002      	add	sp, #8
 80122c6:	4770      	bx	lr
 80122c8:	7ff00000 	.word	0x7ff00000

080122cc <__b2d>:
 80122cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80122d0:	6906      	ldr	r6, [r0, #16]
 80122d2:	f100 0814 	add.w	r8, r0, #20
 80122d6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80122da:	1f37      	subs	r7, r6, #4
 80122dc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80122e0:	4610      	mov	r0, r2
 80122e2:	f7ff fd53 	bl	8011d8c <__hi0bits>
 80122e6:	f1c0 0320 	rsb	r3, r0, #32
 80122ea:	280a      	cmp	r0, #10
 80122ec:	600b      	str	r3, [r1, #0]
 80122ee:	491b      	ldr	r1, [pc, #108]	@ (801235c <__b2d+0x90>)
 80122f0:	dc15      	bgt.n	801231e <__b2d+0x52>
 80122f2:	f1c0 0c0b 	rsb	ip, r0, #11
 80122f6:	fa22 f30c 	lsr.w	r3, r2, ip
 80122fa:	45b8      	cmp	r8, r7
 80122fc:	ea43 0501 	orr.w	r5, r3, r1
 8012300:	bf34      	ite	cc
 8012302:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8012306:	2300      	movcs	r3, #0
 8012308:	3015      	adds	r0, #21
 801230a:	fa02 f000 	lsl.w	r0, r2, r0
 801230e:	fa23 f30c 	lsr.w	r3, r3, ip
 8012312:	4303      	orrs	r3, r0
 8012314:	461c      	mov	r4, r3
 8012316:	ec45 4b10 	vmov	d0, r4, r5
 801231a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801231e:	45b8      	cmp	r8, r7
 8012320:	bf3a      	itte	cc
 8012322:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8012326:	f1a6 0708 	subcc.w	r7, r6, #8
 801232a:	2300      	movcs	r3, #0
 801232c:	380b      	subs	r0, #11
 801232e:	d012      	beq.n	8012356 <__b2d+0x8a>
 8012330:	f1c0 0120 	rsb	r1, r0, #32
 8012334:	fa23 f401 	lsr.w	r4, r3, r1
 8012338:	4082      	lsls	r2, r0
 801233a:	4322      	orrs	r2, r4
 801233c:	4547      	cmp	r7, r8
 801233e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8012342:	bf8c      	ite	hi
 8012344:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8012348:	2200      	movls	r2, #0
 801234a:	4083      	lsls	r3, r0
 801234c:	40ca      	lsrs	r2, r1
 801234e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8012352:	4313      	orrs	r3, r2
 8012354:	e7de      	b.n	8012314 <__b2d+0x48>
 8012356:	ea42 0501 	orr.w	r5, r2, r1
 801235a:	e7db      	b.n	8012314 <__b2d+0x48>
 801235c:	3ff00000 	.word	0x3ff00000

08012360 <__d2b>:
 8012360:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012364:	460f      	mov	r7, r1
 8012366:	2101      	movs	r1, #1
 8012368:	ec59 8b10 	vmov	r8, r9, d0
 801236c:	4616      	mov	r6, r2
 801236e:	f7ff fc1b 	bl	8011ba8 <_Balloc>
 8012372:	4604      	mov	r4, r0
 8012374:	b930      	cbnz	r0, 8012384 <__d2b+0x24>
 8012376:	4602      	mov	r2, r0
 8012378:	4b23      	ldr	r3, [pc, #140]	@ (8012408 <__d2b+0xa8>)
 801237a:	4824      	ldr	r0, [pc, #144]	@ (801240c <__d2b+0xac>)
 801237c:	f240 310f 	movw	r1, #783	@ 0x30f
 8012380:	f7fe f950 	bl	8010624 <__assert_func>
 8012384:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012388:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801238c:	b10d      	cbz	r5, 8012392 <__d2b+0x32>
 801238e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012392:	9301      	str	r3, [sp, #4]
 8012394:	f1b8 0300 	subs.w	r3, r8, #0
 8012398:	d023      	beq.n	80123e2 <__d2b+0x82>
 801239a:	4668      	mov	r0, sp
 801239c:	9300      	str	r3, [sp, #0]
 801239e:	f7ff fd14 	bl	8011dca <__lo0bits>
 80123a2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80123a6:	b1d0      	cbz	r0, 80123de <__d2b+0x7e>
 80123a8:	f1c0 0320 	rsb	r3, r0, #32
 80123ac:	fa02 f303 	lsl.w	r3, r2, r3
 80123b0:	430b      	orrs	r3, r1
 80123b2:	40c2      	lsrs	r2, r0
 80123b4:	6163      	str	r3, [r4, #20]
 80123b6:	9201      	str	r2, [sp, #4]
 80123b8:	9b01      	ldr	r3, [sp, #4]
 80123ba:	61a3      	str	r3, [r4, #24]
 80123bc:	2b00      	cmp	r3, #0
 80123be:	bf0c      	ite	eq
 80123c0:	2201      	moveq	r2, #1
 80123c2:	2202      	movne	r2, #2
 80123c4:	6122      	str	r2, [r4, #16]
 80123c6:	b1a5      	cbz	r5, 80123f2 <__d2b+0x92>
 80123c8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80123cc:	4405      	add	r5, r0
 80123ce:	603d      	str	r5, [r7, #0]
 80123d0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80123d4:	6030      	str	r0, [r6, #0]
 80123d6:	4620      	mov	r0, r4
 80123d8:	b003      	add	sp, #12
 80123da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80123de:	6161      	str	r1, [r4, #20]
 80123e0:	e7ea      	b.n	80123b8 <__d2b+0x58>
 80123e2:	a801      	add	r0, sp, #4
 80123e4:	f7ff fcf1 	bl	8011dca <__lo0bits>
 80123e8:	9b01      	ldr	r3, [sp, #4]
 80123ea:	6163      	str	r3, [r4, #20]
 80123ec:	3020      	adds	r0, #32
 80123ee:	2201      	movs	r2, #1
 80123f0:	e7e8      	b.n	80123c4 <__d2b+0x64>
 80123f2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80123f6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80123fa:	6038      	str	r0, [r7, #0]
 80123fc:	6918      	ldr	r0, [r3, #16]
 80123fe:	f7ff fcc5 	bl	8011d8c <__hi0bits>
 8012402:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012406:	e7e5      	b.n	80123d4 <__d2b+0x74>
 8012408:	0801656f 	.word	0x0801656f
 801240c:	080165e0 	.word	0x080165e0

08012410 <__ratio>:
 8012410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012414:	b085      	sub	sp, #20
 8012416:	e9cd 1000 	strd	r1, r0, [sp]
 801241a:	a902      	add	r1, sp, #8
 801241c:	f7ff ff56 	bl	80122cc <__b2d>
 8012420:	9800      	ldr	r0, [sp, #0]
 8012422:	a903      	add	r1, sp, #12
 8012424:	ec55 4b10 	vmov	r4, r5, d0
 8012428:	f7ff ff50 	bl	80122cc <__b2d>
 801242c:	9b01      	ldr	r3, [sp, #4]
 801242e:	6919      	ldr	r1, [r3, #16]
 8012430:	9b00      	ldr	r3, [sp, #0]
 8012432:	691b      	ldr	r3, [r3, #16]
 8012434:	1ac9      	subs	r1, r1, r3
 8012436:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801243a:	1a9b      	subs	r3, r3, r2
 801243c:	ec5b ab10 	vmov	sl, fp, d0
 8012440:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8012444:	2b00      	cmp	r3, #0
 8012446:	bfce      	itee	gt
 8012448:	462a      	movgt	r2, r5
 801244a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801244e:	465a      	movle	r2, fp
 8012450:	462f      	mov	r7, r5
 8012452:	46d9      	mov	r9, fp
 8012454:	bfcc      	ite	gt
 8012456:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801245a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801245e:	464b      	mov	r3, r9
 8012460:	4652      	mov	r2, sl
 8012462:	4620      	mov	r0, r4
 8012464:	4639      	mov	r1, r7
 8012466:	f7ee fa41 	bl	80008ec <__aeabi_ddiv>
 801246a:	ec41 0b10 	vmov	d0, r0, r1
 801246e:	b005      	add	sp, #20
 8012470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012474 <__copybits>:
 8012474:	3901      	subs	r1, #1
 8012476:	b570      	push	{r4, r5, r6, lr}
 8012478:	1149      	asrs	r1, r1, #5
 801247a:	6914      	ldr	r4, [r2, #16]
 801247c:	3101      	adds	r1, #1
 801247e:	f102 0314 	add.w	r3, r2, #20
 8012482:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012486:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801248a:	1f05      	subs	r5, r0, #4
 801248c:	42a3      	cmp	r3, r4
 801248e:	d30c      	bcc.n	80124aa <__copybits+0x36>
 8012490:	1aa3      	subs	r3, r4, r2
 8012492:	3b11      	subs	r3, #17
 8012494:	f023 0303 	bic.w	r3, r3, #3
 8012498:	3211      	adds	r2, #17
 801249a:	42a2      	cmp	r2, r4
 801249c:	bf88      	it	hi
 801249e:	2300      	movhi	r3, #0
 80124a0:	4418      	add	r0, r3
 80124a2:	2300      	movs	r3, #0
 80124a4:	4288      	cmp	r0, r1
 80124a6:	d305      	bcc.n	80124b4 <__copybits+0x40>
 80124a8:	bd70      	pop	{r4, r5, r6, pc}
 80124aa:	f853 6b04 	ldr.w	r6, [r3], #4
 80124ae:	f845 6f04 	str.w	r6, [r5, #4]!
 80124b2:	e7eb      	b.n	801248c <__copybits+0x18>
 80124b4:	f840 3b04 	str.w	r3, [r0], #4
 80124b8:	e7f4      	b.n	80124a4 <__copybits+0x30>

080124ba <__any_on>:
 80124ba:	f100 0214 	add.w	r2, r0, #20
 80124be:	6900      	ldr	r0, [r0, #16]
 80124c0:	114b      	asrs	r3, r1, #5
 80124c2:	4298      	cmp	r0, r3
 80124c4:	b510      	push	{r4, lr}
 80124c6:	db11      	blt.n	80124ec <__any_on+0x32>
 80124c8:	dd0a      	ble.n	80124e0 <__any_on+0x26>
 80124ca:	f011 011f 	ands.w	r1, r1, #31
 80124ce:	d007      	beq.n	80124e0 <__any_on+0x26>
 80124d0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80124d4:	fa24 f001 	lsr.w	r0, r4, r1
 80124d8:	fa00 f101 	lsl.w	r1, r0, r1
 80124dc:	428c      	cmp	r4, r1
 80124de:	d10b      	bne.n	80124f8 <__any_on+0x3e>
 80124e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80124e4:	4293      	cmp	r3, r2
 80124e6:	d803      	bhi.n	80124f0 <__any_on+0x36>
 80124e8:	2000      	movs	r0, #0
 80124ea:	bd10      	pop	{r4, pc}
 80124ec:	4603      	mov	r3, r0
 80124ee:	e7f7      	b.n	80124e0 <__any_on+0x26>
 80124f0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80124f4:	2900      	cmp	r1, #0
 80124f6:	d0f5      	beq.n	80124e4 <__any_on+0x2a>
 80124f8:	2001      	movs	r0, #1
 80124fa:	e7f6      	b.n	80124ea <__any_on+0x30>

080124fc <__ascii_wctomb>:
 80124fc:	4603      	mov	r3, r0
 80124fe:	4608      	mov	r0, r1
 8012500:	b141      	cbz	r1, 8012514 <__ascii_wctomb+0x18>
 8012502:	2aff      	cmp	r2, #255	@ 0xff
 8012504:	d904      	bls.n	8012510 <__ascii_wctomb+0x14>
 8012506:	228a      	movs	r2, #138	@ 0x8a
 8012508:	601a      	str	r2, [r3, #0]
 801250a:	f04f 30ff 	mov.w	r0, #4294967295
 801250e:	4770      	bx	lr
 8012510:	700a      	strb	r2, [r1, #0]
 8012512:	2001      	movs	r0, #1
 8012514:	4770      	bx	lr

08012516 <__ssputs_r>:
 8012516:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801251a:	688e      	ldr	r6, [r1, #8]
 801251c:	461f      	mov	r7, r3
 801251e:	42be      	cmp	r6, r7
 8012520:	680b      	ldr	r3, [r1, #0]
 8012522:	4682      	mov	sl, r0
 8012524:	460c      	mov	r4, r1
 8012526:	4690      	mov	r8, r2
 8012528:	d82d      	bhi.n	8012586 <__ssputs_r+0x70>
 801252a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801252e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012532:	d026      	beq.n	8012582 <__ssputs_r+0x6c>
 8012534:	6965      	ldr	r5, [r4, #20]
 8012536:	6909      	ldr	r1, [r1, #16]
 8012538:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801253c:	eba3 0901 	sub.w	r9, r3, r1
 8012540:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012544:	1c7b      	adds	r3, r7, #1
 8012546:	444b      	add	r3, r9
 8012548:	106d      	asrs	r5, r5, #1
 801254a:	429d      	cmp	r5, r3
 801254c:	bf38      	it	cc
 801254e:	461d      	movcc	r5, r3
 8012550:	0553      	lsls	r3, r2, #21
 8012552:	d527      	bpl.n	80125a4 <__ssputs_r+0x8e>
 8012554:	4629      	mov	r1, r5
 8012556:	f7ff fa89 	bl	8011a6c <_malloc_r>
 801255a:	4606      	mov	r6, r0
 801255c:	b360      	cbz	r0, 80125b8 <__ssputs_r+0xa2>
 801255e:	6921      	ldr	r1, [r4, #16]
 8012560:	464a      	mov	r2, r9
 8012562:	f7fe f840 	bl	80105e6 <memcpy>
 8012566:	89a3      	ldrh	r3, [r4, #12]
 8012568:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801256c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012570:	81a3      	strh	r3, [r4, #12]
 8012572:	6126      	str	r6, [r4, #16]
 8012574:	6165      	str	r5, [r4, #20]
 8012576:	444e      	add	r6, r9
 8012578:	eba5 0509 	sub.w	r5, r5, r9
 801257c:	6026      	str	r6, [r4, #0]
 801257e:	60a5      	str	r5, [r4, #8]
 8012580:	463e      	mov	r6, r7
 8012582:	42be      	cmp	r6, r7
 8012584:	d900      	bls.n	8012588 <__ssputs_r+0x72>
 8012586:	463e      	mov	r6, r7
 8012588:	6820      	ldr	r0, [r4, #0]
 801258a:	4632      	mov	r2, r6
 801258c:	4641      	mov	r1, r8
 801258e:	f7fd ff09 	bl	80103a4 <memmove>
 8012592:	68a3      	ldr	r3, [r4, #8]
 8012594:	1b9b      	subs	r3, r3, r6
 8012596:	60a3      	str	r3, [r4, #8]
 8012598:	6823      	ldr	r3, [r4, #0]
 801259a:	4433      	add	r3, r6
 801259c:	6023      	str	r3, [r4, #0]
 801259e:	2000      	movs	r0, #0
 80125a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80125a4:	462a      	mov	r2, r5
 80125a6:	f000 fbf0 	bl	8012d8a <_realloc_r>
 80125aa:	4606      	mov	r6, r0
 80125ac:	2800      	cmp	r0, #0
 80125ae:	d1e0      	bne.n	8012572 <__ssputs_r+0x5c>
 80125b0:	6921      	ldr	r1, [r4, #16]
 80125b2:	4650      	mov	r0, sl
 80125b4:	f7fe feac 	bl	8011310 <_free_r>
 80125b8:	230c      	movs	r3, #12
 80125ba:	f8ca 3000 	str.w	r3, [sl]
 80125be:	89a3      	ldrh	r3, [r4, #12]
 80125c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80125c4:	81a3      	strh	r3, [r4, #12]
 80125c6:	f04f 30ff 	mov.w	r0, #4294967295
 80125ca:	e7e9      	b.n	80125a0 <__ssputs_r+0x8a>

080125cc <_svfiprintf_r>:
 80125cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125d0:	4698      	mov	r8, r3
 80125d2:	898b      	ldrh	r3, [r1, #12]
 80125d4:	061b      	lsls	r3, r3, #24
 80125d6:	b09d      	sub	sp, #116	@ 0x74
 80125d8:	4607      	mov	r7, r0
 80125da:	460d      	mov	r5, r1
 80125dc:	4614      	mov	r4, r2
 80125de:	d510      	bpl.n	8012602 <_svfiprintf_r+0x36>
 80125e0:	690b      	ldr	r3, [r1, #16]
 80125e2:	b973      	cbnz	r3, 8012602 <_svfiprintf_r+0x36>
 80125e4:	2140      	movs	r1, #64	@ 0x40
 80125e6:	f7ff fa41 	bl	8011a6c <_malloc_r>
 80125ea:	6028      	str	r0, [r5, #0]
 80125ec:	6128      	str	r0, [r5, #16]
 80125ee:	b930      	cbnz	r0, 80125fe <_svfiprintf_r+0x32>
 80125f0:	230c      	movs	r3, #12
 80125f2:	603b      	str	r3, [r7, #0]
 80125f4:	f04f 30ff 	mov.w	r0, #4294967295
 80125f8:	b01d      	add	sp, #116	@ 0x74
 80125fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125fe:	2340      	movs	r3, #64	@ 0x40
 8012600:	616b      	str	r3, [r5, #20]
 8012602:	2300      	movs	r3, #0
 8012604:	9309      	str	r3, [sp, #36]	@ 0x24
 8012606:	2320      	movs	r3, #32
 8012608:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801260c:	f8cd 800c 	str.w	r8, [sp, #12]
 8012610:	2330      	movs	r3, #48	@ 0x30
 8012612:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80127b0 <_svfiprintf_r+0x1e4>
 8012616:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801261a:	f04f 0901 	mov.w	r9, #1
 801261e:	4623      	mov	r3, r4
 8012620:	469a      	mov	sl, r3
 8012622:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012626:	b10a      	cbz	r2, 801262c <_svfiprintf_r+0x60>
 8012628:	2a25      	cmp	r2, #37	@ 0x25
 801262a:	d1f9      	bne.n	8012620 <_svfiprintf_r+0x54>
 801262c:	ebba 0b04 	subs.w	fp, sl, r4
 8012630:	d00b      	beq.n	801264a <_svfiprintf_r+0x7e>
 8012632:	465b      	mov	r3, fp
 8012634:	4622      	mov	r2, r4
 8012636:	4629      	mov	r1, r5
 8012638:	4638      	mov	r0, r7
 801263a:	f7ff ff6c 	bl	8012516 <__ssputs_r>
 801263e:	3001      	adds	r0, #1
 8012640:	f000 80a7 	beq.w	8012792 <_svfiprintf_r+0x1c6>
 8012644:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012646:	445a      	add	r2, fp
 8012648:	9209      	str	r2, [sp, #36]	@ 0x24
 801264a:	f89a 3000 	ldrb.w	r3, [sl]
 801264e:	2b00      	cmp	r3, #0
 8012650:	f000 809f 	beq.w	8012792 <_svfiprintf_r+0x1c6>
 8012654:	2300      	movs	r3, #0
 8012656:	f04f 32ff 	mov.w	r2, #4294967295
 801265a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801265e:	f10a 0a01 	add.w	sl, sl, #1
 8012662:	9304      	str	r3, [sp, #16]
 8012664:	9307      	str	r3, [sp, #28]
 8012666:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801266a:	931a      	str	r3, [sp, #104]	@ 0x68
 801266c:	4654      	mov	r4, sl
 801266e:	2205      	movs	r2, #5
 8012670:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012674:	484e      	ldr	r0, [pc, #312]	@ (80127b0 <_svfiprintf_r+0x1e4>)
 8012676:	f7ed fdfb 	bl	8000270 <memchr>
 801267a:	9a04      	ldr	r2, [sp, #16]
 801267c:	b9d8      	cbnz	r0, 80126b6 <_svfiprintf_r+0xea>
 801267e:	06d0      	lsls	r0, r2, #27
 8012680:	bf44      	itt	mi
 8012682:	2320      	movmi	r3, #32
 8012684:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012688:	0711      	lsls	r1, r2, #28
 801268a:	bf44      	itt	mi
 801268c:	232b      	movmi	r3, #43	@ 0x2b
 801268e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012692:	f89a 3000 	ldrb.w	r3, [sl]
 8012696:	2b2a      	cmp	r3, #42	@ 0x2a
 8012698:	d015      	beq.n	80126c6 <_svfiprintf_r+0xfa>
 801269a:	9a07      	ldr	r2, [sp, #28]
 801269c:	4654      	mov	r4, sl
 801269e:	2000      	movs	r0, #0
 80126a0:	f04f 0c0a 	mov.w	ip, #10
 80126a4:	4621      	mov	r1, r4
 80126a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80126aa:	3b30      	subs	r3, #48	@ 0x30
 80126ac:	2b09      	cmp	r3, #9
 80126ae:	d94b      	bls.n	8012748 <_svfiprintf_r+0x17c>
 80126b0:	b1b0      	cbz	r0, 80126e0 <_svfiprintf_r+0x114>
 80126b2:	9207      	str	r2, [sp, #28]
 80126b4:	e014      	b.n	80126e0 <_svfiprintf_r+0x114>
 80126b6:	eba0 0308 	sub.w	r3, r0, r8
 80126ba:	fa09 f303 	lsl.w	r3, r9, r3
 80126be:	4313      	orrs	r3, r2
 80126c0:	9304      	str	r3, [sp, #16]
 80126c2:	46a2      	mov	sl, r4
 80126c4:	e7d2      	b.n	801266c <_svfiprintf_r+0xa0>
 80126c6:	9b03      	ldr	r3, [sp, #12]
 80126c8:	1d19      	adds	r1, r3, #4
 80126ca:	681b      	ldr	r3, [r3, #0]
 80126cc:	9103      	str	r1, [sp, #12]
 80126ce:	2b00      	cmp	r3, #0
 80126d0:	bfbb      	ittet	lt
 80126d2:	425b      	neglt	r3, r3
 80126d4:	f042 0202 	orrlt.w	r2, r2, #2
 80126d8:	9307      	strge	r3, [sp, #28]
 80126da:	9307      	strlt	r3, [sp, #28]
 80126dc:	bfb8      	it	lt
 80126de:	9204      	strlt	r2, [sp, #16]
 80126e0:	7823      	ldrb	r3, [r4, #0]
 80126e2:	2b2e      	cmp	r3, #46	@ 0x2e
 80126e4:	d10a      	bne.n	80126fc <_svfiprintf_r+0x130>
 80126e6:	7863      	ldrb	r3, [r4, #1]
 80126e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80126ea:	d132      	bne.n	8012752 <_svfiprintf_r+0x186>
 80126ec:	9b03      	ldr	r3, [sp, #12]
 80126ee:	1d1a      	adds	r2, r3, #4
 80126f0:	681b      	ldr	r3, [r3, #0]
 80126f2:	9203      	str	r2, [sp, #12]
 80126f4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80126f8:	3402      	adds	r4, #2
 80126fa:	9305      	str	r3, [sp, #20]
 80126fc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80127c0 <_svfiprintf_r+0x1f4>
 8012700:	7821      	ldrb	r1, [r4, #0]
 8012702:	2203      	movs	r2, #3
 8012704:	4650      	mov	r0, sl
 8012706:	f7ed fdb3 	bl	8000270 <memchr>
 801270a:	b138      	cbz	r0, 801271c <_svfiprintf_r+0x150>
 801270c:	9b04      	ldr	r3, [sp, #16]
 801270e:	eba0 000a 	sub.w	r0, r0, sl
 8012712:	2240      	movs	r2, #64	@ 0x40
 8012714:	4082      	lsls	r2, r0
 8012716:	4313      	orrs	r3, r2
 8012718:	3401      	adds	r4, #1
 801271a:	9304      	str	r3, [sp, #16]
 801271c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012720:	4824      	ldr	r0, [pc, #144]	@ (80127b4 <_svfiprintf_r+0x1e8>)
 8012722:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012726:	2206      	movs	r2, #6
 8012728:	f7ed fda2 	bl	8000270 <memchr>
 801272c:	2800      	cmp	r0, #0
 801272e:	d036      	beq.n	801279e <_svfiprintf_r+0x1d2>
 8012730:	4b21      	ldr	r3, [pc, #132]	@ (80127b8 <_svfiprintf_r+0x1ec>)
 8012732:	bb1b      	cbnz	r3, 801277c <_svfiprintf_r+0x1b0>
 8012734:	9b03      	ldr	r3, [sp, #12]
 8012736:	3307      	adds	r3, #7
 8012738:	f023 0307 	bic.w	r3, r3, #7
 801273c:	3308      	adds	r3, #8
 801273e:	9303      	str	r3, [sp, #12]
 8012740:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012742:	4433      	add	r3, r6
 8012744:	9309      	str	r3, [sp, #36]	@ 0x24
 8012746:	e76a      	b.n	801261e <_svfiprintf_r+0x52>
 8012748:	fb0c 3202 	mla	r2, ip, r2, r3
 801274c:	460c      	mov	r4, r1
 801274e:	2001      	movs	r0, #1
 8012750:	e7a8      	b.n	80126a4 <_svfiprintf_r+0xd8>
 8012752:	2300      	movs	r3, #0
 8012754:	3401      	adds	r4, #1
 8012756:	9305      	str	r3, [sp, #20]
 8012758:	4619      	mov	r1, r3
 801275a:	f04f 0c0a 	mov.w	ip, #10
 801275e:	4620      	mov	r0, r4
 8012760:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012764:	3a30      	subs	r2, #48	@ 0x30
 8012766:	2a09      	cmp	r2, #9
 8012768:	d903      	bls.n	8012772 <_svfiprintf_r+0x1a6>
 801276a:	2b00      	cmp	r3, #0
 801276c:	d0c6      	beq.n	80126fc <_svfiprintf_r+0x130>
 801276e:	9105      	str	r1, [sp, #20]
 8012770:	e7c4      	b.n	80126fc <_svfiprintf_r+0x130>
 8012772:	fb0c 2101 	mla	r1, ip, r1, r2
 8012776:	4604      	mov	r4, r0
 8012778:	2301      	movs	r3, #1
 801277a:	e7f0      	b.n	801275e <_svfiprintf_r+0x192>
 801277c:	ab03      	add	r3, sp, #12
 801277e:	9300      	str	r3, [sp, #0]
 8012780:	462a      	mov	r2, r5
 8012782:	4b0e      	ldr	r3, [pc, #56]	@ (80127bc <_svfiprintf_r+0x1f0>)
 8012784:	a904      	add	r1, sp, #16
 8012786:	4638      	mov	r0, r7
 8012788:	f7fc fdce 	bl	800f328 <_printf_float>
 801278c:	1c42      	adds	r2, r0, #1
 801278e:	4606      	mov	r6, r0
 8012790:	d1d6      	bne.n	8012740 <_svfiprintf_r+0x174>
 8012792:	89ab      	ldrh	r3, [r5, #12]
 8012794:	065b      	lsls	r3, r3, #25
 8012796:	f53f af2d 	bmi.w	80125f4 <_svfiprintf_r+0x28>
 801279a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801279c:	e72c      	b.n	80125f8 <_svfiprintf_r+0x2c>
 801279e:	ab03      	add	r3, sp, #12
 80127a0:	9300      	str	r3, [sp, #0]
 80127a2:	462a      	mov	r2, r5
 80127a4:	4b05      	ldr	r3, [pc, #20]	@ (80127bc <_svfiprintf_r+0x1f0>)
 80127a6:	a904      	add	r1, sp, #16
 80127a8:	4638      	mov	r0, r7
 80127aa:	f7fd f855 	bl	800f858 <_printf_i>
 80127ae:	e7ed      	b.n	801278c <_svfiprintf_r+0x1c0>
 80127b0:	08016639 	.word	0x08016639
 80127b4:	08016643 	.word	0x08016643
 80127b8:	0800f329 	.word	0x0800f329
 80127bc:	08012517 	.word	0x08012517
 80127c0:	0801663f 	.word	0x0801663f

080127c4 <__sfputc_r>:
 80127c4:	6893      	ldr	r3, [r2, #8]
 80127c6:	3b01      	subs	r3, #1
 80127c8:	2b00      	cmp	r3, #0
 80127ca:	b410      	push	{r4}
 80127cc:	6093      	str	r3, [r2, #8]
 80127ce:	da08      	bge.n	80127e2 <__sfputc_r+0x1e>
 80127d0:	6994      	ldr	r4, [r2, #24]
 80127d2:	42a3      	cmp	r3, r4
 80127d4:	db01      	blt.n	80127da <__sfputc_r+0x16>
 80127d6:	290a      	cmp	r1, #10
 80127d8:	d103      	bne.n	80127e2 <__sfputc_r+0x1e>
 80127da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80127de:	f7fd bd3c 	b.w	801025a <__swbuf_r>
 80127e2:	6813      	ldr	r3, [r2, #0]
 80127e4:	1c58      	adds	r0, r3, #1
 80127e6:	6010      	str	r0, [r2, #0]
 80127e8:	7019      	strb	r1, [r3, #0]
 80127ea:	4608      	mov	r0, r1
 80127ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80127f0:	4770      	bx	lr

080127f2 <__sfputs_r>:
 80127f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80127f4:	4606      	mov	r6, r0
 80127f6:	460f      	mov	r7, r1
 80127f8:	4614      	mov	r4, r2
 80127fa:	18d5      	adds	r5, r2, r3
 80127fc:	42ac      	cmp	r4, r5
 80127fe:	d101      	bne.n	8012804 <__sfputs_r+0x12>
 8012800:	2000      	movs	r0, #0
 8012802:	e007      	b.n	8012814 <__sfputs_r+0x22>
 8012804:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012808:	463a      	mov	r2, r7
 801280a:	4630      	mov	r0, r6
 801280c:	f7ff ffda 	bl	80127c4 <__sfputc_r>
 8012810:	1c43      	adds	r3, r0, #1
 8012812:	d1f3      	bne.n	80127fc <__sfputs_r+0xa>
 8012814:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012818 <_vfiprintf_r>:
 8012818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801281c:	460d      	mov	r5, r1
 801281e:	b09d      	sub	sp, #116	@ 0x74
 8012820:	4614      	mov	r4, r2
 8012822:	4698      	mov	r8, r3
 8012824:	4606      	mov	r6, r0
 8012826:	b118      	cbz	r0, 8012830 <_vfiprintf_r+0x18>
 8012828:	6a03      	ldr	r3, [r0, #32]
 801282a:	b90b      	cbnz	r3, 8012830 <_vfiprintf_r+0x18>
 801282c:	f7fd fbcc 	bl	800ffc8 <__sinit>
 8012830:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012832:	07d9      	lsls	r1, r3, #31
 8012834:	d405      	bmi.n	8012842 <_vfiprintf_r+0x2a>
 8012836:	89ab      	ldrh	r3, [r5, #12]
 8012838:	059a      	lsls	r2, r3, #22
 801283a:	d402      	bmi.n	8012842 <_vfiprintf_r+0x2a>
 801283c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801283e:	f7fd fed0 	bl	80105e2 <__retarget_lock_acquire_recursive>
 8012842:	89ab      	ldrh	r3, [r5, #12]
 8012844:	071b      	lsls	r3, r3, #28
 8012846:	d501      	bpl.n	801284c <_vfiprintf_r+0x34>
 8012848:	692b      	ldr	r3, [r5, #16]
 801284a:	b99b      	cbnz	r3, 8012874 <_vfiprintf_r+0x5c>
 801284c:	4629      	mov	r1, r5
 801284e:	4630      	mov	r0, r6
 8012850:	f7fd fd42 	bl	80102d8 <__swsetup_r>
 8012854:	b170      	cbz	r0, 8012874 <_vfiprintf_r+0x5c>
 8012856:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012858:	07dc      	lsls	r4, r3, #31
 801285a:	d504      	bpl.n	8012866 <_vfiprintf_r+0x4e>
 801285c:	f04f 30ff 	mov.w	r0, #4294967295
 8012860:	b01d      	add	sp, #116	@ 0x74
 8012862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012866:	89ab      	ldrh	r3, [r5, #12]
 8012868:	0598      	lsls	r0, r3, #22
 801286a:	d4f7      	bmi.n	801285c <_vfiprintf_r+0x44>
 801286c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801286e:	f7fd feb9 	bl	80105e4 <__retarget_lock_release_recursive>
 8012872:	e7f3      	b.n	801285c <_vfiprintf_r+0x44>
 8012874:	2300      	movs	r3, #0
 8012876:	9309      	str	r3, [sp, #36]	@ 0x24
 8012878:	2320      	movs	r3, #32
 801287a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801287e:	f8cd 800c 	str.w	r8, [sp, #12]
 8012882:	2330      	movs	r3, #48	@ 0x30
 8012884:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012a34 <_vfiprintf_r+0x21c>
 8012888:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801288c:	f04f 0901 	mov.w	r9, #1
 8012890:	4623      	mov	r3, r4
 8012892:	469a      	mov	sl, r3
 8012894:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012898:	b10a      	cbz	r2, 801289e <_vfiprintf_r+0x86>
 801289a:	2a25      	cmp	r2, #37	@ 0x25
 801289c:	d1f9      	bne.n	8012892 <_vfiprintf_r+0x7a>
 801289e:	ebba 0b04 	subs.w	fp, sl, r4
 80128a2:	d00b      	beq.n	80128bc <_vfiprintf_r+0xa4>
 80128a4:	465b      	mov	r3, fp
 80128a6:	4622      	mov	r2, r4
 80128a8:	4629      	mov	r1, r5
 80128aa:	4630      	mov	r0, r6
 80128ac:	f7ff ffa1 	bl	80127f2 <__sfputs_r>
 80128b0:	3001      	adds	r0, #1
 80128b2:	f000 80a7 	beq.w	8012a04 <_vfiprintf_r+0x1ec>
 80128b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80128b8:	445a      	add	r2, fp
 80128ba:	9209      	str	r2, [sp, #36]	@ 0x24
 80128bc:	f89a 3000 	ldrb.w	r3, [sl]
 80128c0:	2b00      	cmp	r3, #0
 80128c2:	f000 809f 	beq.w	8012a04 <_vfiprintf_r+0x1ec>
 80128c6:	2300      	movs	r3, #0
 80128c8:	f04f 32ff 	mov.w	r2, #4294967295
 80128cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80128d0:	f10a 0a01 	add.w	sl, sl, #1
 80128d4:	9304      	str	r3, [sp, #16]
 80128d6:	9307      	str	r3, [sp, #28]
 80128d8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80128dc:	931a      	str	r3, [sp, #104]	@ 0x68
 80128de:	4654      	mov	r4, sl
 80128e0:	2205      	movs	r2, #5
 80128e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80128e6:	4853      	ldr	r0, [pc, #332]	@ (8012a34 <_vfiprintf_r+0x21c>)
 80128e8:	f7ed fcc2 	bl	8000270 <memchr>
 80128ec:	9a04      	ldr	r2, [sp, #16]
 80128ee:	b9d8      	cbnz	r0, 8012928 <_vfiprintf_r+0x110>
 80128f0:	06d1      	lsls	r1, r2, #27
 80128f2:	bf44      	itt	mi
 80128f4:	2320      	movmi	r3, #32
 80128f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80128fa:	0713      	lsls	r3, r2, #28
 80128fc:	bf44      	itt	mi
 80128fe:	232b      	movmi	r3, #43	@ 0x2b
 8012900:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012904:	f89a 3000 	ldrb.w	r3, [sl]
 8012908:	2b2a      	cmp	r3, #42	@ 0x2a
 801290a:	d015      	beq.n	8012938 <_vfiprintf_r+0x120>
 801290c:	9a07      	ldr	r2, [sp, #28]
 801290e:	4654      	mov	r4, sl
 8012910:	2000      	movs	r0, #0
 8012912:	f04f 0c0a 	mov.w	ip, #10
 8012916:	4621      	mov	r1, r4
 8012918:	f811 3b01 	ldrb.w	r3, [r1], #1
 801291c:	3b30      	subs	r3, #48	@ 0x30
 801291e:	2b09      	cmp	r3, #9
 8012920:	d94b      	bls.n	80129ba <_vfiprintf_r+0x1a2>
 8012922:	b1b0      	cbz	r0, 8012952 <_vfiprintf_r+0x13a>
 8012924:	9207      	str	r2, [sp, #28]
 8012926:	e014      	b.n	8012952 <_vfiprintf_r+0x13a>
 8012928:	eba0 0308 	sub.w	r3, r0, r8
 801292c:	fa09 f303 	lsl.w	r3, r9, r3
 8012930:	4313      	orrs	r3, r2
 8012932:	9304      	str	r3, [sp, #16]
 8012934:	46a2      	mov	sl, r4
 8012936:	e7d2      	b.n	80128de <_vfiprintf_r+0xc6>
 8012938:	9b03      	ldr	r3, [sp, #12]
 801293a:	1d19      	adds	r1, r3, #4
 801293c:	681b      	ldr	r3, [r3, #0]
 801293e:	9103      	str	r1, [sp, #12]
 8012940:	2b00      	cmp	r3, #0
 8012942:	bfbb      	ittet	lt
 8012944:	425b      	neglt	r3, r3
 8012946:	f042 0202 	orrlt.w	r2, r2, #2
 801294a:	9307      	strge	r3, [sp, #28]
 801294c:	9307      	strlt	r3, [sp, #28]
 801294e:	bfb8      	it	lt
 8012950:	9204      	strlt	r2, [sp, #16]
 8012952:	7823      	ldrb	r3, [r4, #0]
 8012954:	2b2e      	cmp	r3, #46	@ 0x2e
 8012956:	d10a      	bne.n	801296e <_vfiprintf_r+0x156>
 8012958:	7863      	ldrb	r3, [r4, #1]
 801295a:	2b2a      	cmp	r3, #42	@ 0x2a
 801295c:	d132      	bne.n	80129c4 <_vfiprintf_r+0x1ac>
 801295e:	9b03      	ldr	r3, [sp, #12]
 8012960:	1d1a      	adds	r2, r3, #4
 8012962:	681b      	ldr	r3, [r3, #0]
 8012964:	9203      	str	r2, [sp, #12]
 8012966:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801296a:	3402      	adds	r4, #2
 801296c:	9305      	str	r3, [sp, #20]
 801296e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012a44 <_vfiprintf_r+0x22c>
 8012972:	7821      	ldrb	r1, [r4, #0]
 8012974:	2203      	movs	r2, #3
 8012976:	4650      	mov	r0, sl
 8012978:	f7ed fc7a 	bl	8000270 <memchr>
 801297c:	b138      	cbz	r0, 801298e <_vfiprintf_r+0x176>
 801297e:	9b04      	ldr	r3, [sp, #16]
 8012980:	eba0 000a 	sub.w	r0, r0, sl
 8012984:	2240      	movs	r2, #64	@ 0x40
 8012986:	4082      	lsls	r2, r0
 8012988:	4313      	orrs	r3, r2
 801298a:	3401      	adds	r4, #1
 801298c:	9304      	str	r3, [sp, #16]
 801298e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012992:	4829      	ldr	r0, [pc, #164]	@ (8012a38 <_vfiprintf_r+0x220>)
 8012994:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012998:	2206      	movs	r2, #6
 801299a:	f7ed fc69 	bl	8000270 <memchr>
 801299e:	2800      	cmp	r0, #0
 80129a0:	d03f      	beq.n	8012a22 <_vfiprintf_r+0x20a>
 80129a2:	4b26      	ldr	r3, [pc, #152]	@ (8012a3c <_vfiprintf_r+0x224>)
 80129a4:	bb1b      	cbnz	r3, 80129ee <_vfiprintf_r+0x1d6>
 80129a6:	9b03      	ldr	r3, [sp, #12]
 80129a8:	3307      	adds	r3, #7
 80129aa:	f023 0307 	bic.w	r3, r3, #7
 80129ae:	3308      	adds	r3, #8
 80129b0:	9303      	str	r3, [sp, #12]
 80129b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80129b4:	443b      	add	r3, r7
 80129b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80129b8:	e76a      	b.n	8012890 <_vfiprintf_r+0x78>
 80129ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80129be:	460c      	mov	r4, r1
 80129c0:	2001      	movs	r0, #1
 80129c2:	e7a8      	b.n	8012916 <_vfiprintf_r+0xfe>
 80129c4:	2300      	movs	r3, #0
 80129c6:	3401      	adds	r4, #1
 80129c8:	9305      	str	r3, [sp, #20]
 80129ca:	4619      	mov	r1, r3
 80129cc:	f04f 0c0a 	mov.w	ip, #10
 80129d0:	4620      	mov	r0, r4
 80129d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80129d6:	3a30      	subs	r2, #48	@ 0x30
 80129d8:	2a09      	cmp	r2, #9
 80129da:	d903      	bls.n	80129e4 <_vfiprintf_r+0x1cc>
 80129dc:	2b00      	cmp	r3, #0
 80129de:	d0c6      	beq.n	801296e <_vfiprintf_r+0x156>
 80129e0:	9105      	str	r1, [sp, #20]
 80129e2:	e7c4      	b.n	801296e <_vfiprintf_r+0x156>
 80129e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80129e8:	4604      	mov	r4, r0
 80129ea:	2301      	movs	r3, #1
 80129ec:	e7f0      	b.n	80129d0 <_vfiprintf_r+0x1b8>
 80129ee:	ab03      	add	r3, sp, #12
 80129f0:	9300      	str	r3, [sp, #0]
 80129f2:	462a      	mov	r2, r5
 80129f4:	4b12      	ldr	r3, [pc, #72]	@ (8012a40 <_vfiprintf_r+0x228>)
 80129f6:	a904      	add	r1, sp, #16
 80129f8:	4630      	mov	r0, r6
 80129fa:	f7fc fc95 	bl	800f328 <_printf_float>
 80129fe:	4607      	mov	r7, r0
 8012a00:	1c78      	adds	r0, r7, #1
 8012a02:	d1d6      	bne.n	80129b2 <_vfiprintf_r+0x19a>
 8012a04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012a06:	07d9      	lsls	r1, r3, #31
 8012a08:	d405      	bmi.n	8012a16 <_vfiprintf_r+0x1fe>
 8012a0a:	89ab      	ldrh	r3, [r5, #12]
 8012a0c:	059a      	lsls	r2, r3, #22
 8012a0e:	d402      	bmi.n	8012a16 <_vfiprintf_r+0x1fe>
 8012a10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012a12:	f7fd fde7 	bl	80105e4 <__retarget_lock_release_recursive>
 8012a16:	89ab      	ldrh	r3, [r5, #12]
 8012a18:	065b      	lsls	r3, r3, #25
 8012a1a:	f53f af1f 	bmi.w	801285c <_vfiprintf_r+0x44>
 8012a1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012a20:	e71e      	b.n	8012860 <_vfiprintf_r+0x48>
 8012a22:	ab03      	add	r3, sp, #12
 8012a24:	9300      	str	r3, [sp, #0]
 8012a26:	462a      	mov	r2, r5
 8012a28:	4b05      	ldr	r3, [pc, #20]	@ (8012a40 <_vfiprintf_r+0x228>)
 8012a2a:	a904      	add	r1, sp, #16
 8012a2c:	4630      	mov	r0, r6
 8012a2e:	f7fc ff13 	bl	800f858 <_printf_i>
 8012a32:	e7e4      	b.n	80129fe <_vfiprintf_r+0x1e6>
 8012a34:	08016639 	.word	0x08016639
 8012a38:	08016643 	.word	0x08016643
 8012a3c:	0800f329 	.word	0x0800f329
 8012a40:	080127f3 	.word	0x080127f3
 8012a44:	0801663f 	.word	0x0801663f

08012a48 <__sflush_r>:
 8012a48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012a4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a50:	0716      	lsls	r6, r2, #28
 8012a52:	4605      	mov	r5, r0
 8012a54:	460c      	mov	r4, r1
 8012a56:	d454      	bmi.n	8012b02 <__sflush_r+0xba>
 8012a58:	684b      	ldr	r3, [r1, #4]
 8012a5a:	2b00      	cmp	r3, #0
 8012a5c:	dc02      	bgt.n	8012a64 <__sflush_r+0x1c>
 8012a5e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012a60:	2b00      	cmp	r3, #0
 8012a62:	dd48      	ble.n	8012af6 <__sflush_r+0xae>
 8012a64:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012a66:	2e00      	cmp	r6, #0
 8012a68:	d045      	beq.n	8012af6 <__sflush_r+0xae>
 8012a6a:	2300      	movs	r3, #0
 8012a6c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012a70:	682f      	ldr	r7, [r5, #0]
 8012a72:	6a21      	ldr	r1, [r4, #32]
 8012a74:	602b      	str	r3, [r5, #0]
 8012a76:	d030      	beq.n	8012ada <__sflush_r+0x92>
 8012a78:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012a7a:	89a3      	ldrh	r3, [r4, #12]
 8012a7c:	0759      	lsls	r1, r3, #29
 8012a7e:	d505      	bpl.n	8012a8c <__sflush_r+0x44>
 8012a80:	6863      	ldr	r3, [r4, #4]
 8012a82:	1ad2      	subs	r2, r2, r3
 8012a84:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012a86:	b10b      	cbz	r3, 8012a8c <__sflush_r+0x44>
 8012a88:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012a8a:	1ad2      	subs	r2, r2, r3
 8012a8c:	2300      	movs	r3, #0
 8012a8e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012a90:	6a21      	ldr	r1, [r4, #32]
 8012a92:	4628      	mov	r0, r5
 8012a94:	47b0      	blx	r6
 8012a96:	1c43      	adds	r3, r0, #1
 8012a98:	89a3      	ldrh	r3, [r4, #12]
 8012a9a:	d106      	bne.n	8012aaa <__sflush_r+0x62>
 8012a9c:	6829      	ldr	r1, [r5, #0]
 8012a9e:	291d      	cmp	r1, #29
 8012aa0:	d82b      	bhi.n	8012afa <__sflush_r+0xb2>
 8012aa2:	4a2a      	ldr	r2, [pc, #168]	@ (8012b4c <__sflush_r+0x104>)
 8012aa4:	40ca      	lsrs	r2, r1
 8012aa6:	07d6      	lsls	r6, r2, #31
 8012aa8:	d527      	bpl.n	8012afa <__sflush_r+0xb2>
 8012aaa:	2200      	movs	r2, #0
 8012aac:	6062      	str	r2, [r4, #4]
 8012aae:	04d9      	lsls	r1, r3, #19
 8012ab0:	6922      	ldr	r2, [r4, #16]
 8012ab2:	6022      	str	r2, [r4, #0]
 8012ab4:	d504      	bpl.n	8012ac0 <__sflush_r+0x78>
 8012ab6:	1c42      	adds	r2, r0, #1
 8012ab8:	d101      	bne.n	8012abe <__sflush_r+0x76>
 8012aba:	682b      	ldr	r3, [r5, #0]
 8012abc:	b903      	cbnz	r3, 8012ac0 <__sflush_r+0x78>
 8012abe:	6560      	str	r0, [r4, #84]	@ 0x54
 8012ac0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012ac2:	602f      	str	r7, [r5, #0]
 8012ac4:	b1b9      	cbz	r1, 8012af6 <__sflush_r+0xae>
 8012ac6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012aca:	4299      	cmp	r1, r3
 8012acc:	d002      	beq.n	8012ad4 <__sflush_r+0x8c>
 8012ace:	4628      	mov	r0, r5
 8012ad0:	f7fe fc1e 	bl	8011310 <_free_r>
 8012ad4:	2300      	movs	r3, #0
 8012ad6:	6363      	str	r3, [r4, #52]	@ 0x34
 8012ad8:	e00d      	b.n	8012af6 <__sflush_r+0xae>
 8012ada:	2301      	movs	r3, #1
 8012adc:	4628      	mov	r0, r5
 8012ade:	47b0      	blx	r6
 8012ae0:	4602      	mov	r2, r0
 8012ae2:	1c50      	adds	r0, r2, #1
 8012ae4:	d1c9      	bne.n	8012a7a <__sflush_r+0x32>
 8012ae6:	682b      	ldr	r3, [r5, #0]
 8012ae8:	2b00      	cmp	r3, #0
 8012aea:	d0c6      	beq.n	8012a7a <__sflush_r+0x32>
 8012aec:	2b1d      	cmp	r3, #29
 8012aee:	d001      	beq.n	8012af4 <__sflush_r+0xac>
 8012af0:	2b16      	cmp	r3, #22
 8012af2:	d11e      	bne.n	8012b32 <__sflush_r+0xea>
 8012af4:	602f      	str	r7, [r5, #0]
 8012af6:	2000      	movs	r0, #0
 8012af8:	e022      	b.n	8012b40 <__sflush_r+0xf8>
 8012afa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012afe:	b21b      	sxth	r3, r3
 8012b00:	e01b      	b.n	8012b3a <__sflush_r+0xf2>
 8012b02:	690f      	ldr	r7, [r1, #16]
 8012b04:	2f00      	cmp	r7, #0
 8012b06:	d0f6      	beq.n	8012af6 <__sflush_r+0xae>
 8012b08:	0793      	lsls	r3, r2, #30
 8012b0a:	680e      	ldr	r6, [r1, #0]
 8012b0c:	bf08      	it	eq
 8012b0e:	694b      	ldreq	r3, [r1, #20]
 8012b10:	600f      	str	r7, [r1, #0]
 8012b12:	bf18      	it	ne
 8012b14:	2300      	movne	r3, #0
 8012b16:	eba6 0807 	sub.w	r8, r6, r7
 8012b1a:	608b      	str	r3, [r1, #8]
 8012b1c:	f1b8 0f00 	cmp.w	r8, #0
 8012b20:	dde9      	ble.n	8012af6 <__sflush_r+0xae>
 8012b22:	6a21      	ldr	r1, [r4, #32]
 8012b24:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012b26:	4643      	mov	r3, r8
 8012b28:	463a      	mov	r2, r7
 8012b2a:	4628      	mov	r0, r5
 8012b2c:	47b0      	blx	r6
 8012b2e:	2800      	cmp	r0, #0
 8012b30:	dc08      	bgt.n	8012b44 <__sflush_r+0xfc>
 8012b32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012b36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012b3a:	81a3      	strh	r3, [r4, #12]
 8012b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8012b40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b44:	4407      	add	r7, r0
 8012b46:	eba8 0800 	sub.w	r8, r8, r0
 8012b4a:	e7e7      	b.n	8012b1c <__sflush_r+0xd4>
 8012b4c:	20400001 	.word	0x20400001

08012b50 <_fflush_r>:
 8012b50:	b538      	push	{r3, r4, r5, lr}
 8012b52:	690b      	ldr	r3, [r1, #16]
 8012b54:	4605      	mov	r5, r0
 8012b56:	460c      	mov	r4, r1
 8012b58:	b913      	cbnz	r3, 8012b60 <_fflush_r+0x10>
 8012b5a:	2500      	movs	r5, #0
 8012b5c:	4628      	mov	r0, r5
 8012b5e:	bd38      	pop	{r3, r4, r5, pc}
 8012b60:	b118      	cbz	r0, 8012b6a <_fflush_r+0x1a>
 8012b62:	6a03      	ldr	r3, [r0, #32]
 8012b64:	b90b      	cbnz	r3, 8012b6a <_fflush_r+0x1a>
 8012b66:	f7fd fa2f 	bl	800ffc8 <__sinit>
 8012b6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012b6e:	2b00      	cmp	r3, #0
 8012b70:	d0f3      	beq.n	8012b5a <_fflush_r+0xa>
 8012b72:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012b74:	07d0      	lsls	r0, r2, #31
 8012b76:	d404      	bmi.n	8012b82 <_fflush_r+0x32>
 8012b78:	0599      	lsls	r1, r3, #22
 8012b7a:	d402      	bmi.n	8012b82 <_fflush_r+0x32>
 8012b7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012b7e:	f7fd fd30 	bl	80105e2 <__retarget_lock_acquire_recursive>
 8012b82:	4628      	mov	r0, r5
 8012b84:	4621      	mov	r1, r4
 8012b86:	f7ff ff5f 	bl	8012a48 <__sflush_r>
 8012b8a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012b8c:	07da      	lsls	r2, r3, #31
 8012b8e:	4605      	mov	r5, r0
 8012b90:	d4e4      	bmi.n	8012b5c <_fflush_r+0xc>
 8012b92:	89a3      	ldrh	r3, [r4, #12]
 8012b94:	059b      	lsls	r3, r3, #22
 8012b96:	d4e1      	bmi.n	8012b5c <_fflush_r+0xc>
 8012b98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012b9a:	f7fd fd23 	bl	80105e4 <__retarget_lock_release_recursive>
 8012b9e:	e7dd      	b.n	8012b5c <_fflush_r+0xc>

08012ba0 <fiprintf>:
 8012ba0:	b40e      	push	{r1, r2, r3}
 8012ba2:	b503      	push	{r0, r1, lr}
 8012ba4:	4601      	mov	r1, r0
 8012ba6:	ab03      	add	r3, sp, #12
 8012ba8:	4805      	ldr	r0, [pc, #20]	@ (8012bc0 <fiprintf+0x20>)
 8012baa:	f853 2b04 	ldr.w	r2, [r3], #4
 8012bae:	6800      	ldr	r0, [r0, #0]
 8012bb0:	9301      	str	r3, [sp, #4]
 8012bb2:	f7ff fe31 	bl	8012818 <_vfiprintf_r>
 8012bb6:	b002      	add	sp, #8
 8012bb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8012bbc:	b003      	add	sp, #12
 8012bbe:	4770      	bx	lr
 8012bc0:	200001d8 	.word	0x200001d8

08012bc4 <__swhatbuf_r>:
 8012bc4:	b570      	push	{r4, r5, r6, lr}
 8012bc6:	460c      	mov	r4, r1
 8012bc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012bcc:	2900      	cmp	r1, #0
 8012bce:	b096      	sub	sp, #88	@ 0x58
 8012bd0:	4615      	mov	r5, r2
 8012bd2:	461e      	mov	r6, r3
 8012bd4:	da0d      	bge.n	8012bf2 <__swhatbuf_r+0x2e>
 8012bd6:	89a3      	ldrh	r3, [r4, #12]
 8012bd8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012bdc:	f04f 0100 	mov.w	r1, #0
 8012be0:	bf14      	ite	ne
 8012be2:	2340      	movne	r3, #64	@ 0x40
 8012be4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012be8:	2000      	movs	r0, #0
 8012bea:	6031      	str	r1, [r6, #0]
 8012bec:	602b      	str	r3, [r5, #0]
 8012bee:	b016      	add	sp, #88	@ 0x58
 8012bf0:	bd70      	pop	{r4, r5, r6, pc}
 8012bf2:	466a      	mov	r2, sp
 8012bf4:	f000 f87c 	bl	8012cf0 <_fstat_r>
 8012bf8:	2800      	cmp	r0, #0
 8012bfa:	dbec      	blt.n	8012bd6 <__swhatbuf_r+0x12>
 8012bfc:	9901      	ldr	r1, [sp, #4]
 8012bfe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012c02:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012c06:	4259      	negs	r1, r3
 8012c08:	4159      	adcs	r1, r3
 8012c0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012c0e:	e7eb      	b.n	8012be8 <__swhatbuf_r+0x24>

08012c10 <__smakebuf_r>:
 8012c10:	898b      	ldrh	r3, [r1, #12]
 8012c12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012c14:	079d      	lsls	r5, r3, #30
 8012c16:	4606      	mov	r6, r0
 8012c18:	460c      	mov	r4, r1
 8012c1a:	d507      	bpl.n	8012c2c <__smakebuf_r+0x1c>
 8012c1c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012c20:	6023      	str	r3, [r4, #0]
 8012c22:	6123      	str	r3, [r4, #16]
 8012c24:	2301      	movs	r3, #1
 8012c26:	6163      	str	r3, [r4, #20]
 8012c28:	b003      	add	sp, #12
 8012c2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012c2c:	ab01      	add	r3, sp, #4
 8012c2e:	466a      	mov	r2, sp
 8012c30:	f7ff ffc8 	bl	8012bc4 <__swhatbuf_r>
 8012c34:	9f00      	ldr	r7, [sp, #0]
 8012c36:	4605      	mov	r5, r0
 8012c38:	4639      	mov	r1, r7
 8012c3a:	4630      	mov	r0, r6
 8012c3c:	f7fe ff16 	bl	8011a6c <_malloc_r>
 8012c40:	b948      	cbnz	r0, 8012c56 <__smakebuf_r+0x46>
 8012c42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012c46:	059a      	lsls	r2, r3, #22
 8012c48:	d4ee      	bmi.n	8012c28 <__smakebuf_r+0x18>
 8012c4a:	f023 0303 	bic.w	r3, r3, #3
 8012c4e:	f043 0302 	orr.w	r3, r3, #2
 8012c52:	81a3      	strh	r3, [r4, #12]
 8012c54:	e7e2      	b.n	8012c1c <__smakebuf_r+0xc>
 8012c56:	89a3      	ldrh	r3, [r4, #12]
 8012c58:	6020      	str	r0, [r4, #0]
 8012c5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012c5e:	81a3      	strh	r3, [r4, #12]
 8012c60:	9b01      	ldr	r3, [sp, #4]
 8012c62:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012c66:	b15b      	cbz	r3, 8012c80 <__smakebuf_r+0x70>
 8012c68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012c6c:	4630      	mov	r0, r6
 8012c6e:	f000 f851 	bl	8012d14 <_isatty_r>
 8012c72:	b128      	cbz	r0, 8012c80 <__smakebuf_r+0x70>
 8012c74:	89a3      	ldrh	r3, [r4, #12]
 8012c76:	f023 0303 	bic.w	r3, r3, #3
 8012c7a:	f043 0301 	orr.w	r3, r3, #1
 8012c7e:	81a3      	strh	r3, [r4, #12]
 8012c80:	89a3      	ldrh	r3, [r4, #12]
 8012c82:	431d      	orrs	r5, r3
 8012c84:	81a5      	strh	r5, [r4, #12]
 8012c86:	e7cf      	b.n	8012c28 <__smakebuf_r+0x18>

08012c88 <_putc_r>:
 8012c88:	b570      	push	{r4, r5, r6, lr}
 8012c8a:	460d      	mov	r5, r1
 8012c8c:	4614      	mov	r4, r2
 8012c8e:	4606      	mov	r6, r0
 8012c90:	b118      	cbz	r0, 8012c9a <_putc_r+0x12>
 8012c92:	6a03      	ldr	r3, [r0, #32]
 8012c94:	b90b      	cbnz	r3, 8012c9a <_putc_r+0x12>
 8012c96:	f7fd f997 	bl	800ffc8 <__sinit>
 8012c9a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012c9c:	07d8      	lsls	r0, r3, #31
 8012c9e:	d405      	bmi.n	8012cac <_putc_r+0x24>
 8012ca0:	89a3      	ldrh	r3, [r4, #12]
 8012ca2:	0599      	lsls	r1, r3, #22
 8012ca4:	d402      	bmi.n	8012cac <_putc_r+0x24>
 8012ca6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012ca8:	f7fd fc9b 	bl	80105e2 <__retarget_lock_acquire_recursive>
 8012cac:	68a3      	ldr	r3, [r4, #8]
 8012cae:	3b01      	subs	r3, #1
 8012cb0:	2b00      	cmp	r3, #0
 8012cb2:	60a3      	str	r3, [r4, #8]
 8012cb4:	da05      	bge.n	8012cc2 <_putc_r+0x3a>
 8012cb6:	69a2      	ldr	r2, [r4, #24]
 8012cb8:	4293      	cmp	r3, r2
 8012cba:	db12      	blt.n	8012ce2 <_putc_r+0x5a>
 8012cbc:	b2eb      	uxtb	r3, r5
 8012cbe:	2b0a      	cmp	r3, #10
 8012cc0:	d00f      	beq.n	8012ce2 <_putc_r+0x5a>
 8012cc2:	6823      	ldr	r3, [r4, #0]
 8012cc4:	1c5a      	adds	r2, r3, #1
 8012cc6:	6022      	str	r2, [r4, #0]
 8012cc8:	701d      	strb	r5, [r3, #0]
 8012cca:	b2ed      	uxtb	r5, r5
 8012ccc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012cce:	07da      	lsls	r2, r3, #31
 8012cd0:	d405      	bmi.n	8012cde <_putc_r+0x56>
 8012cd2:	89a3      	ldrh	r3, [r4, #12]
 8012cd4:	059b      	lsls	r3, r3, #22
 8012cd6:	d402      	bmi.n	8012cde <_putc_r+0x56>
 8012cd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012cda:	f7fd fc83 	bl	80105e4 <__retarget_lock_release_recursive>
 8012cde:	4628      	mov	r0, r5
 8012ce0:	bd70      	pop	{r4, r5, r6, pc}
 8012ce2:	4629      	mov	r1, r5
 8012ce4:	4622      	mov	r2, r4
 8012ce6:	4630      	mov	r0, r6
 8012ce8:	f7fd fab7 	bl	801025a <__swbuf_r>
 8012cec:	4605      	mov	r5, r0
 8012cee:	e7ed      	b.n	8012ccc <_putc_r+0x44>

08012cf0 <_fstat_r>:
 8012cf0:	b538      	push	{r3, r4, r5, lr}
 8012cf2:	4d07      	ldr	r5, [pc, #28]	@ (8012d10 <_fstat_r+0x20>)
 8012cf4:	2300      	movs	r3, #0
 8012cf6:	4604      	mov	r4, r0
 8012cf8:	4608      	mov	r0, r1
 8012cfa:	4611      	mov	r1, r2
 8012cfc:	602b      	str	r3, [r5, #0]
 8012cfe:	f7ee fe39 	bl	8001974 <_fstat>
 8012d02:	1c43      	adds	r3, r0, #1
 8012d04:	d102      	bne.n	8012d0c <_fstat_r+0x1c>
 8012d06:	682b      	ldr	r3, [r5, #0]
 8012d08:	b103      	cbz	r3, 8012d0c <_fstat_r+0x1c>
 8012d0a:	6023      	str	r3, [r4, #0]
 8012d0c:	bd38      	pop	{r3, r4, r5, pc}
 8012d0e:	bf00      	nop
 8012d10:	2001d5bc 	.word	0x2001d5bc

08012d14 <_isatty_r>:
 8012d14:	b538      	push	{r3, r4, r5, lr}
 8012d16:	4d06      	ldr	r5, [pc, #24]	@ (8012d30 <_isatty_r+0x1c>)
 8012d18:	2300      	movs	r3, #0
 8012d1a:	4604      	mov	r4, r0
 8012d1c:	4608      	mov	r0, r1
 8012d1e:	602b      	str	r3, [r5, #0]
 8012d20:	f7ee fe38 	bl	8001994 <_isatty>
 8012d24:	1c43      	adds	r3, r0, #1
 8012d26:	d102      	bne.n	8012d2e <_isatty_r+0x1a>
 8012d28:	682b      	ldr	r3, [r5, #0]
 8012d2a:	b103      	cbz	r3, 8012d2e <_isatty_r+0x1a>
 8012d2c:	6023      	str	r3, [r4, #0]
 8012d2e:	bd38      	pop	{r3, r4, r5, pc}
 8012d30:	2001d5bc 	.word	0x2001d5bc

08012d34 <_sbrk_r>:
 8012d34:	b538      	push	{r3, r4, r5, lr}
 8012d36:	4d06      	ldr	r5, [pc, #24]	@ (8012d50 <_sbrk_r+0x1c>)
 8012d38:	2300      	movs	r3, #0
 8012d3a:	4604      	mov	r4, r0
 8012d3c:	4608      	mov	r0, r1
 8012d3e:	602b      	str	r3, [r5, #0]
 8012d40:	f7ee fe40 	bl	80019c4 <_sbrk>
 8012d44:	1c43      	adds	r3, r0, #1
 8012d46:	d102      	bne.n	8012d4e <_sbrk_r+0x1a>
 8012d48:	682b      	ldr	r3, [r5, #0]
 8012d4a:	b103      	cbz	r3, 8012d4e <_sbrk_r+0x1a>
 8012d4c:	6023      	str	r3, [r4, #0]
 8012d4e:	bd38      	pop	{r3, r4, r5, pc}
 8012d50:	2001d5bc 	.word	0x2001d5bc

08012d54 <abort>:
 8012d54:	b508      	push	{r3, lr}
 8012d56:	2006      	movs	r0, #6
 8012d58:	f000 f86e 	bl	8012e38 <raise>
 8012d5c:	2001      	movs	r0, #1
 8012d5e:	f7ee fdd5 	bl	800190c <_exit>

08012d62 <_calloc_r>:
 8012d62:	b570      	push	{r4, r5, r6, lr}
 8012d64:	fba1 5402 	umull	r5, r4, r1, r2
 8012d68:	b934      	cbnz	r4, 8012d78 <_calloc_r+0x16>
 8012d6a:	4629      	mov	r1, r5
 8012d6c:	f7fe fe7e 	bl	8011a6c <_malloc_r>
 8012d70:	4606      	mov	r6, r0
 8012d72:	b928      	cbnz	r0, 8012d80 <_calloc_r+0x1e>
 8012d74:	4630      	mov	r0, r6
 8012d76:	bd70      	pop	{r4, r5, r6, pc}
 8012d78:	220c      	movs	r2, #12
 8012d7a:	6002      	str	r2, [r0, #0]
 8012d7c:	2600      	movs	r6, #0
 8012d7e:	e7f9      	b.n	8012d74 <_calloc_r+0x12>
 8012d80:	462a      	mov	r2, r5
 8012d82:	4621      	mov	r1, r4
 8012d84:	f7fd fb28 	bl	80103d8 <memset>
 8012d88:	e7f4      	b.n	8012d74 <_calloc_r+0x12>

08012d8a <_realloc_r>:
 8012d8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012d8e:	4607      	mov	r7, r0
 8012d90:	4614      	mov	r4, r2
 8012d92:	460d      	mov	r5, r1
 8012d94:	b921      	cbnz	r1, 8012da0 <_realloc_r+0x16>
 8012d96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012d9a:	4611      	mov	r1, r2
 8012d9c:	f7fe be66 	b.w	8011a6c <_malloc_r>
 8012da0:	b92a      	cbnz	r2, 8012dae <_realloc_r+0x24>
 8012da2:	f7fe fab5 	bl	8011310 <_free_r>
 8012da6:	4625      	mov	r5, r4
 8012da8:	4628      	mov	r0, r5
 8012daa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012dae:	f000 f85f 	bl	8012e70 <_malloc_usable_size_r>
 8012db2:	4284      	cmp	r4, r0
 8012db4:	4606      	mov	r6, r0
 8012db6:	d802      	bhi.n	8012dbe <_realloc_r+0x34>
 8012db8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012dbc:	d8f4      	bhi.n	8012da8 <_realloc_r+0x1e>
 8012dbe:	4621      	mov	r1, r4
 8012dc0:	4638      	mov	r0, r7
 8012dc2:	f7fe fe53 	bl	8011a6c <_malloc_r>
 8012dc6:	4680      	mov	r8, r0
 8012dc8:	b908      	cbnz	r0, 8012dce <_realloc_r+0x44>
 8012dca:	4645      	mov	r5, r8
 8012dcc:	e7ec      	b.n	8012da8 <_realloc_r+0x1e>
 8012dce:	42b4      	cmp	r4, r6
 8012dd0:	4622      	mov	r2, r4
 8012dd2:	4629      	mov	r1, r5
 8012dd4:	bf28      	it	cs
 8012dd6:	4632      	movcs	r2, r6
 8012dd8:	f7fd fc05 	bl	80105e6 <memcpy>
 8012ddc:	4629      	mov	r1, r5
 8012dde:	4638      	mov	r0, r7
 8012de0:	f7fe fa96 	bl	8011310 <_free_r>
 8012de4:	e7f1      	b.n	8012dca <_realloc_r+0x40>

08012de6 <_raise_r>:
 8012de6:	291f      	cmp	r1, #31
 8012de8:	b538      	push	{r3, r4, r5, lr}
 8012dea:	4605      	mov	r5, r0
 8012dec:	460c      	mov	r4, r1
 8012dee:	d904      	bls.n	8012dfa <_raise_r+0x14>
 8012df0:	2316      	movs	r3, #22
 8012df2:	6003      	str	r3, [r0, #0]
 8012df4:	f04f 30ff 	mov.w	r0, #4294967295
 8012df8:	bd38      	pop	{r3, r4, r5, pc}
 8012dfa:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012dfc:	b112      	cbz	r2, 8012e04 <_raise_r+0x1e>
 8012dfe:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012e02:	b94b      	cbnz	r3, 8012e18 <_raise_r+0x32>
 8012e04:	4628      	mov	r0, r5
 8012e06:	f000 f831 	bl	8012e6c <_getpid_r>
 8012e0a:	4622      	mov	r2, r4
 8012e0c:	4601      	mov	r1, r0
 8012e0e:	4628      	mov	r0, r5
 8012e10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012e14:	f000 b818 	b.w	8012e48 <_kill_r>
 8012e18:	2b01      	cmp	r3, #1
 8012e1a:	d00a      	beq.n	8012e32 <_raise_r+0x4c>
 8012e1c:	1c59      	adds	r1, r3, #1
 8012e1e:	d103      	bne.n	8012e28 <_raise_r+0x42>
 8012e20:	2316      	movs	r3, #22
 8012e22:	6003      	str	r3, [r0, #0]
 8012e24:	2001      	movs	r0, #1
 8012e26:	e7e7      	b.n	8012df8 <_raise_r+0x12>
 8012e28:	2100      	movs	r1, #0
 8012e2a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012e2e:	4620      	mov	r0, r4
 8012e30:	4798      	blx	r3
 8012e32:	2000      	movs	r0, #0
 8012e34:	e7e0      	b.n	8012df8 <_raise_r+0x12>
	...

08012e38 <raise>:
 8012e38:	4b02      	ldr	r3, [pc, #8]	@ (8012e44 <raise+0xc>)
 8012e3a:	4601      	mov	r1, r0
 8012e3c:	6818      	ldr	r0, [r3, #0]
 8012e3e:	f7ff bfd2 	b.w	8012de6 <_raise_r>
 8012e42:	bf00      	nop
 8012e44:	200001d8 	.word	0x200001d8

08012e48 <_kill_r>:
 8012e48:	b538      	push	{r3, r4, r5, lr}
 8012e4a:	4d07      	ldr	r5, [pc, #28]	@ (8012e68 <_kill_r+0x20>)
 8012e4c:	2300      	movs	r3, #0
 8012e4e:	4604      	mov	r4, r0
 8012e50:	4608      	mov	r0, r1
 8012e52:	4611      	mov	r1, r2
 8012e54:	602b      	str	r3, [r5, #0]
 8012e56:	f7ee fd49 	bl	80018ec <_kill>
 8012e5a:	1c43      	adds	r3, r0, #1
 8012e5c:	d102      	bne.n	8012e64 <_kill_r+0x1c>
 8012e5e:	682b      	ldr	r3, [r5, #0]
 8012e60:	b103      	cbz	r3, 8012e64 <_kill_r+0x1c>
 8012e62:	6023      	str	r3, [r4, #0]
 8012e64:	bd38      	pop	{r3, r4, r5, pc}
 8012e66:	bf00      	nop
 8012e68:	2001d5bc 	.word	0x2001d5bc

08012e6c <_getpid_r>:
 8012e6c:	f7ee bd36 	b.w	80018dc <_getpid>

08012e70 <_malloc_usable_size_r>:
 8012e70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012e74:	1f18      	subs	r0, r3, #4
 8012e76:	2b00      	cmp	r3, #0
 8012e78:	bfbc      	itt	lt
 8012e7a:	580b      	ldrlt	r3, [r1, r0]
 8012e7c:	18c0      	addlt	r0, r0, r3
 8012e7e:	4770      	bx	lr

08012e80 <_init>:
 8012e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012e82:	bf00      	nop
 8012e84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012e86:	bc08      	pop	{r3}
 8012e88:	469e      	mov	lr, r3
 8012e8a:	4770      	bx	lr

08012e8c <_fini>:
 8012e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012e8e:	bf00      	nop
 8012e90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012e92:	bc08      	pop	{r3}
 8012e94:	469e      	mov	lr, r3
 8012e96:	4770      	bx	lr
