OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 20 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   scm
Die area:                 ( 0 0 ) ( 100000 100000 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     437210
Number of terminals:      54
Number of snets:          2
Number of nets:           17514

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
  Complete 400000 instances.
[INFO DRT-0164] Number of unique instances = 156.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0019]   Complete 400000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 1285061.
[INFO DRT-0033] V1 shape region query size = 1015826.
[INFO DRT-0033] M2 shape region query size = 36587.
[INFO DRT-0033] V2 shape region query size = 9585.
[INFO DRT-0033] M3 shape region query size = 19170.
[INFO DRT-0033] V3 shape region query size = 6390.
[INFO DRT-0033] M4 shape region query size = 16010.
[INFO DRT-0033] V4 shape region query size = 6390.
[INFO DRT-0033] M5 shape region query size = 6571.
[INFO DRT-0033] V5 shape region query size = 288.
[INFO DRT-0033] M6 shape region query size = 160.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0078]   Complete 497 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 146 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 17476 groups.
#scanned instances     = 437210
#unique  instances     = 152
#stdCellGenAp          = 5009
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 4416
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 64049
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:03:13, elapsed time = 00:00:15, memory = 868.05 (MB), peak = 868.05 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

Number of guides:     205529

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 185 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 185 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 59314.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 52743.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 43742.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 21475.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 4615.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 1810.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 62.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 107733 vertical wires in 4 frboxes and 76028 horizontal wires in 4 frboxes.
[INFO DRT-0186] Done with 8654 vertical wires in 4 frboxes and 9094 horizontal wires in 4 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:07, memory = 1537.78 (MB), peak = 1577.27 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1538.55 (MB), peak = 1577.27 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:09, memory = 3642.64 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:21, memory = 5554.68 (MB).
    Completing 30% with 2229 violations.
    elapsed time = 00:00:30, memory = 6229.04 (MB).
    Completing 40% with 2229 violations.
    elapsed time = 00:00:47, memory = 6371.04 (MB).
    Completing 50% with 2229 violations.
    elapsed time = 00:00:57, memory = 6413.76 (MB).
    Completing 60% with 4229 violations.
    elapsed time = 00:01:13, memory = 6992.56 (MB).
    Completing 70% with 4229 violations.
    elapsed time = 00:01:28, memory = 7056.05 (MB).
    Completing 80% with 6161 violations.
    elapsed time = 00:01:43, memory = 7165.32 (MB).
    Completing 90% with 6161 violations.
    elapsed time = 00:02:03, memory = 7389.05 (MB).
    Completing 100% with 8053 violations.
    elapsed time = 00:02:19, memory = 6864.96 (MB).
[INFO DRT-0199]   Number of violations = 18602.
[INFO DRT-0267] cpu time = 00:39:50, elapsed time = 00:02:21, memory = 7117.36 (MB), peak = 7582.75 (MB)
Total wire length = 119503 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 11902 um.
Total wire length on LAYER M3 = 47719 um.
Total wire length on LAYER M4 = 37625 um.
Total wire length on LAYER M5 = 11664 um.
Total wire length on LAYER M6 = 9919 um.
Total wire length on LAYER M7 = 672 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 203481.
Up-via summary (total 203481):.

-----------------
 Active         0
     M1     64016
     M2     87996
     M3     39558
     M4      8049
     M5      3586
     M6       276
     M7         0
     M8         0
     M9         0
-----------------
           203481


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 18602 violations.
    elapsed time = 00:00:13, memory = 8040.35 (MB).
    Completing 20% with 18602 violations.
    elapsed time = 00:00:29, memory = 8072.19 (MB).
    Completing 30% with 13501 violations.
    elapsed time = 00:00:42, memory = 8320.51 (MB).
    Completing 40% with 13501 violations.
    elapsed time = 00:01:02, memory = 8485.65 (MB).
    Completing 50% with 13501 violations.
    elapsed time = 00:01:17, memory = 8105.85 (MB).
    Completing 60% with 9219 violations.
    elapsed time = 00:01:33, memory = 8738.02 (MB).
    Completing 70% with 9219 violations.
    elapsed time = 00:01:50, memory = 8710.41 (MB).
    Completing 80% with 5035 violations.
    elapsed time = 00:02:05, memory = 8773.40 (MB).
    Completing 90% with 5035 violations.
    elapsed time = 00:02:25, memory = 8830.46 (MB).
    Completing 100% with 1748 violations.
    elapsed time = 00:02:42, memory = 8092.03 (MB).
[INFO DRT-0199]   Number of violations = 7809.
[INFO DRT-0267] cpu time = 00:46:57, elapsed time = 00:02:44, memory = 8140.75 (MB), peak = 8915.27 (MB)
Total wire length = 119229 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12085 um.
Total wire length on LAYER M3 = 47590 um.
Total wire length on LAYER M4 = 37373 um.
Total wire length on LAYER M5 = 11594 um.
Total wire length on LAYER M6 = 9914 um.
Total wire length on LAYER M7 = 670 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 201726.
Up-via summary (total 201726):.

-----------------
 Active         0
     M1     64016
     M2     87153
     M3     38836
     M4      7947
     M5      3552
     M6       222
     M7         0
     M8         0
     M9         0
-----------------
           201726


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 7809 violations.
    elapsed time = 00:00:13, memory = 9078.19 (MB).
    Completing 20% with 7809 violations.
    elapsed time = 00:00:29, memory = 9104.28 (MB).
    Completing 30% with 6016 violations.
    elapsed time = 00:00:43, memory = 9134.80 (MB).
    Completing 40% with 6016 violations.
    elapsed time = 00:01:00, memory = 9192.97 (MB).
    Completing 50% with 6016 violations.
    elapsed time = 00:01:12, memory = 8414.08 (MB).
    Completing 60% with 4000 violations.
    elapsed time = 00:01:29, memory = 9309.79 (MB).
    Completing 70% with 4000 violations.
    elapsed time = 00:01:47, memory = 9289.61 (MB).
    Completing 80% with 3147 violations.
    elapsed time = 00:02:00, memory = 9453.00 (MB).
    Completing 90% with 3147 violations.
    elapsed time = 00:02:18, memory = 9497.34 (MB).
    Completing 100% with 2106 violations.
    elapsed time = 00:02:32, memory = 8667.18 (MB).
[INFO DRT-0199]   Number of violations = 7815.
[INFO DRT-0267] cpu time = 00:43:12, elapsed time = 00:02:34, memory = 8734.21 (MB), peak = 9571.90 (MB)
Total wire length = 118939 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12061 um.
Total wire length on LAYER M3 = 47418 um.
Total wire length on LAYER M4 = 37314 um.
Total wire length on LAYER M5 = 11560 um.
Total wire length on LAYER M6 = 9905 um.
Total wire length on LAYER M7 = 678 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 200882.
Up-via summary (total 200882):.

-----------------
 Active         0
     M1     64016
     M2     86580
     M3     38648
     M4      7850
     M5      3555
     M6       233
     M7         0
     M8         0
     M9         0
-----------------
           200882


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 7815 violations.
    elapsed time = 00:00:10, memory = 9668.45 (MB).
    Completing 20% with 7815 violations.
    elapsed time = 00:00:24, memory = 9942.88 (MB).
    Completing 30% with 5736 violations.
    elapsed time = 00:00:40, memory = 9288.43 (MB).
    Completing 40% with 5736 violations.
    elapsed time = 00:00:57, memory = 10155.37 (MB).
    Completing 50% with 5736 violations.
    elapsed time = 00:01:09, memory = 10309.36 (MB).
    Completing 60% with 4380 violations.
    elapsed time = 00:01:26, memory = 10546.26 (MB).
    Completing 70% with 4380 violations.
    elapsed time = 00:01:46, memory = 10730.54 (MB).
    Completing 80% with 2105 violations.
    elapsed time = 00:02:00, memory = 10868.98 (MB).
    Completing 90% with 2105 violations.
    elapsed time = 00:02:16, memory = 10900.48 (MB).
    Completing 100% with 374 violations.
    elapsed time = 00:02:36, memory = 10393.72 (MB).
[INFO DRT-0199]   Number of violations = 386.
[INFO DRT-0267] cpu time = 00:39:57, elapsed time = 00:02:37, memory = 10420.79 (MB), peak = 11220.83 (MB)
Total wire length = 118994 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12285 um.
Total wire length on LAYER M3 = 47379 um.
Total wire length on LAYER M4 = 37179 um.
Total wire length on LAYER M5 = 11594 um.
Total wire length on LAYER M6 = 9881 um.
Total wire length on LAYER M7 = 674 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 200511.
Up-via summary (total 200511):.

-----------------
 Active         0
     M1     64016
     M2     86764
     M3     38134
     M4      7827
     M5      3547
     M6       223
     M7         0
     M8         0
     M9         0
-----------------
           200511


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 386 violations.
    elapsed time = 00:00:00, memory = 10420.79 (MB).
    Completing 20% with 386 violations.
    elapsed time = 00:00:03, memory = 11268.42 (MB).
    Completing 30% with 297 violations.
    elapsed time = 00:00:11, memory = 10420.80 (MB).
    Completing 40% with 297 violations.
    elapsed time = 00:00:11, memory = 10420.80 (MB).
    Completing 50% with 297 violations.
    elapsed time = 00:00:15, memory = 11048.52 (MB).
    Completing 60% with 208 violations.
    elapsed time = 00:00:23, memory = 10420.80 (MB).
    Completing 70% with 208 violations.
    elapsed time = 00:00:27, memory = 11312.76 (MB).
    Completing 80% with 111 violations.
    elapsed time = 00:00:39, memory = 10420.80 (MB).
    Completing 90% with 111 violations.
    elapsed time = 00:00:39, memory = 10420.80 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:47, memory = 10420.80 (MB).
[INFO DRT-0199]   Number of violations = 52.
[INFO DRT-0267] cpu time = 00:07:52, elapsed time = 00:00:48, memory = 10426.73 (MB), peak = 11377.97 (MB)
Total wire length = 119003 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12317 um.
Total wire length on LAYER M3 = 47375 um.
Total wire length on LAYER M4 = 37159 um.
Total wire length on LAYER M5 = 11587 um.
Total wire length on LAYER M6 = 9885 um.
Total wire length on LAYER M7 = 676 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 200513.
Up-via summary (total 200513):.

-----------------
 Active         0
     M1     64016
     M2     86838
     M3     38068
     M4      7824
     M5      3542
     M6       225
     M7         0
     M8         0
     M9         0
-----------------
           200513


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 52 violations.
    elapsed time = 00:00:00, memory = 10426.73 (MB).
    Completing 20% with 52 violations.
    elapsed time = 00:00:00, memory = 10426.73 (MB).
    Completing 30% with 49 violations.
    elapsed time = 00:00:02, memory = 10426.73 (MB).
    Completing 40% with 49 violations.
    elapsed time = 00:00:02, memory = 10426.73 (MB).
    Completing 50% with 49 violations.
    elapsed time = 00:00:02, memory = 10426.73 (MB).
    Completing 60% with 43 violations.
    elapsed time = 00:00:11, memory = 10426.73 (MB).
    Completing 70% with 43 violations.
    elapsed time = 00:00:11, memory = 10426.73 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:17, memory = 10426.73 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:17, memory = 10426.73 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:22, memory = 10426.73 (MB).
[INFO DRT-0199]   Number of violations = 5.
[INFO DRT-0267] cpu time = 00:01:09, elapsed time = 00:00:23, memory = 10426.73 (MB), peak = 11377.97 (MB)
Total wire length = 119001 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12326 um.
Total wire length on LAYER M3 = 47374 um.
Total wire length on LAYER M4 = 37146 um.
Total wire length on LAYER M5 = 11586 um.
Total wire length on LAYER M6 = 9890 um.
Total wire length on LAYER M7 = 677 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 200505.
Up-via summary (total 200505):.

-----------------
 Active         0
     M1     64016
     M2     86832
     M3     38059
     M4      7823
     M5      3548
     M6       227
     M7         0
     M8         0
     M9         0
-----------------
           200505


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 10426.73 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 10426.73 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:01, memory = 10426.73 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:01, memory = 10426.73 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:01, memory = 10426.73 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:03, memory = 10426.73 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:03, memory = 10426.73 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:05, memory = 10426.73 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:05, memory = 10426.73 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:05, memory = 10426.73 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:06, memory = 10426.73 (MB), peak = 11377.97 (MB)
Total wire length = 119001 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12326 um.
Total wire length on LAYER M3 = 47372 um.
Total wire length on LAYER M4 = 37147 um.
Total wire length on LAYER M5 = 11588 um.
Total wire length on LAYER M6 = 9889 um.
Total wire length on LAYER M7 = 677 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 200512.
Up-via summary (total 200512):.

-----------------
 Active         0
     M1     64016
     M2     86840
     M3     38061
     M4      7822
     M5      3546
     M6       227
     M7         0
     M8         0
     M9         0
-----------------
           200512


[INFO DRT-0198] Complete detail routing.
Total wire length = 119001 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 12326 um.
Total wire length on LAYER M3 = 47372 um.
Total wire length on LAYER M4 = 37147 um.
Total wire length on LAYER M5 = 11588 um.
Total wire length on LAYER M6 = 9889 um.
Total wire length on LAYER M7 = 677 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 200512.
Up-via summary (total 200512):.

-----------------
 Active         0
     M1     64016
     M2     86840
     M3     38061
     M4      7822
     M5      3546
     M6       227
     M7         0
     M8         0
     M9         0
-----------------
           200512


[INFO DRT-0267] cpu time = 02:59:08, elapsed time = 00:11:36, memory = 10426.73 (MB), peak = 11377.97 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 12:09.56[h:]min:sec. CPU time: user 10913.81 sys 60.12 (1504%). Peak memory: 11651044KB.
