Timing Analyzer report for lab_3s_real
Thu Nov 23 10:49:20 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; lab_3s_real                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.6%      ;
;     Processors 3-16        ;   0.7%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 240.56 MHz ; 238.04 MHz      ; clk        ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -3.157 ; -131.148           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.347 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.201 ; -127.885                         ;
+-------+--------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.157 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.082     ; 4.076      ;
; -3.118 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.078     ; 4.041      ;
; -3.093 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.082     ; 4.012      ;
; -3.086 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.078     ; 4.009      ;
; -3.086 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.082     ; 4.005      ;
; -3.083 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.082     ; 4.002      ;
; -3.056 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.979      ;
; -2.996 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.917      ;
; -2.988 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.911      ;
; -2.983 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[16]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.902      ;
; -2.973 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.896      ;
; -2.972 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.895      ;
; -2.940 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.863      ;
; -2.938 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.861      ;
; -2.937 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[19]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.856      ;
; -2.928 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.847      ;
; -2.910 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.833      ;
; -2.908 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.831      ;
; -2.898 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.819      ;
; -2.875 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[21]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.794      ;
; -2.848 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.769      ;
; -2.843 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.766      ;
; -2.842 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.765      ;
; -2.827 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.750      ;
; -2.827 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.750      ;
; -2.826 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.749      ;
; -2.794 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.717      ;
; -2.793 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.716      ;
; -2.792 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.715      ;
; -2.790 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[23]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.709      ;
; -2.767 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.688      ;
; -2.766 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.687      ;
; -2.764 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.687      ;
; -2.763 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.686      ;
; -2.763 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.682      ;
; -2.762 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.685      ;
; -2.753 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.674      ;
; -2.748 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[8]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.079     ; 3.670      ;
; -2.744 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.665      ;
; -2.722 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.641      ;
; -2.698 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.621      ;
; -2.697 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[18]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.616      ;
; -2.697 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.620      ;
; -2.696 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.619      ;
; -2.681 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.604      ;
; -2.681 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.604      ;
; -2.680 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.603      ;
; -2.679 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.602      ;
; -2.665 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[9]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.079     ; 3.587      ;
; -2.662 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[10]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.079     ; 3.584      ;
; -2.656 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.575      ;
; -2.651 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[7]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.574      ;
; -2.648 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.571      ;
; -2.647 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.570      ;
; -2.646 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.569      ;
; -2.635 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[9]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.079     ; 3.557      ;
; -2.621 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[7]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.544      ;
; -2.618 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.541      ;
; -2.617 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.540      ;
; -2.616 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.539      ;
; -2.614 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[13] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.537      ;
; -2.613 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[10] ; clk          ; clk         ; 1.000        ; -0.080     ; 3.534      ;
; -2.609 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[9]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.530      ;
; -2.603 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[8]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.524      ;
; -2.602 ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT0|d_rg:d_rg|Bi[3]             ; clk          ; clk         ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT0|d_rg:d_rg|Bi[2]             ; clk          ; clk         ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT0|d_rg:d_rg|Bi[1]             ; clk          ; clk         ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT0|d_rg:d_rg|Bi[0]             ; clk          ; clk         ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT0|d_rg:d_rg|Ci[3]             ; clk          ; clk         ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT0|d_rg:d_rg|Ci[2]             ; clk          ; clk         ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT0|d_rg:d_rg|Ci[1]             ; clk          ; clk         ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT0|d_rg:d_rg|Ci[0]             ; clk          ; clk         ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT0|d_rg:d_rg|Di[3]             ; clk          ; clk         ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT0|d_rg:d_rg|Di[2]             ; clk          ; clk         ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT0|d_rg:d_rg|Di[1]             ; clk          ; clk         ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT0|d_rg:d_rg|Di[0]             ; clk          ; clk         ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[8]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.079     ; 3.524      ;
; -2.584 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[17]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.503      ;
; -2.581 ; ss_cntr:UUT0|FSM:FSM|state.S0                                                                           ; ss_cntr:UUT0|ss_rg:ss_rg|ss[3]           ; clk          ; clk         ; 1.000        ; -0.080     ; 3.502      ;
; -2.580 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[8]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.079     ; 3.502      ;
; -2.577 ; ss_cntr:UUT0|FSM:FSM|state.S0                                                                           ; ss_cntr:UUT0|ss_rg:ss_rg|ss[2]           ; clk          ; clk         ; 1.000        ; -0.080     ; 3.498      ;
; -2.577 ; ss_cntr:UUT0|FSM:FSM|state.S0                                                                           ; ss_cntr:UUT0|ss_rg:ss_rg|ss[5]           ; clk          ; clk         ; 1.000        ; -0.080     ; 3.498      ;
; -2.567 ; ss_cntr:UUT0|FSM:FSM|state.S0                                                                           ; ss_cntr:UUT0|ss_rg:ss_rg|ss[6]           ; clk          ; clk         ; 1.000        ; -0.080     ; 3.488      ;
; -2.560 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.483      ;
; -2.552 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.475      ;
; -2.551 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.474      ;
; -2.550 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.473      ;
; -2.549 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[10] ; clk          ; clk         ; 1.000        ; -0.080     ; 3.470      ;
; -2.545 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[9]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.466      ;
; -2.542 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[10] ; clk          ; clk         ; 1.000        ; -0.080     ; 3.463      ;
; -2.539 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[8]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.460      ;
; -2.539 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[10] ; clk          ; clk         ; 1.000        ; -0.080     ; 3.460      ;
; -2.538 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[9]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.459      ;
; -2.537 ; ss_cntr:UUT0|FSM:FSM|state.S0                                                                           ; ss_cntr:UUT0|ss_rg:ss_rg|ss[1]           ; clk          ; clk         ; 1.000        ; -0.080     ; 3.458      ;
; -2.535 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.458      ;
; -2.535 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.458      ;
; -2.535 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[9]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.456      ;
; -2.534 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[23] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.457      ;
; -2.533 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.078     ; 3.456      ;
; -2.532 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[8]  ; clk          ; clk         ; 1.000        ; -0.080     ; 3.453      ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                ;
+-------+------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.347 ; b2bd_ROM:UUT_ROM|rg_bc[7]                ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.472      ; 1.073      ;
; 0.414 ; b2bd_ROM:UUT_ROM|rg_bc[0]                ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.477      ; 1.145      ;
; 0.415 ; b2bd_ROM:UUT_ROM|rg_bc[1]                ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.477      ; 1.146      ;
; 0.415 ; b2bd_ROM:UUT_ROM|rg_bc[2]                ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.477      ; 1.146      ;
; 0.460 ; b2bd_ROM:UUT_ROM|rg_bc[4]                ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.187      ;
; 0.460 ; b2bd_ROM:UUT_ROM|rg_bc[5]                ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.187      ;
; 0.519 ; ss_cntr:UUT0|FSM:FSM|state.S3            ; ss_cntr:UUT0|FSM:FSM|state.S0                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.811      ;
; 0.534 ; ss_cntr:UUT0|FSM:FSM|state.S1            ; ss_cntr:UUT0|dig_rg:dig_rg|dig[2]                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.826      ;
; 0.537 ; ss_cntr:UUT0|FSM:FSM|state.S1            ; ss_cntr:UUT0|FSM:FSM|state.S2                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.829      ;
; 0.665 ; ss_cntr:UUT0|FSM:FSM|state.S0            ; ss_cntr:UUT0|FSM:FSM|state.S1                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.957      ;
; 0.668 ; ss_cntr:UUT0|FSM:FSM|state.S0            ; ss_cntr:UUT0|dig_rg:dig_rg|dig[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.960      ;
; 0.669 ; ss_cntr:UUT0|FSM:FSM|state.S2            ; ss_cntr:UUT0|FSM:FSM|state.S3                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.961      ;
; 0.714 ; b2bd_ROM:UUT_ROM|rg_bc[6]                ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.468      ; 1.436      ;
; 0.761 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[15] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[15]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.053      ;
; 0.761 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.053      ;
; 0.762 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[19] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[19]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[11] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[11]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[21] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[21]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[17] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[17]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[16] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[16]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[7]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[7]                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[22] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[22]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[23] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[23]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[18] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[18]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[14] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[14]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[12] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[12]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.771 ; b2bd_ROM:UUT_ROM|rg_bc[3]                ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.476      ; 1.501      ;
; 0.787 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.079      ;
; 0.874 ; ss_cntr:UUT0|FSM:FSM|state.S3            ; ss_cntr:UUT0|dig_rg:dig_rg|dig[4]                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.167      ;
; 0.923 ; ss_cntr:UUT0|FSM:FSM|state.S2            ; ss_cntr:UUT0|dig_rg:dig_rg|dig[3]                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.216      ;
; 1.114 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[15] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[16]                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 1.408      ;
; 1.116 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.408      ;
; 1.117 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[17] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[18]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[11] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[12]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[19] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[21] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[22]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[23] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.411      ;
; 1.125 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[16] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[17]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[7]                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[14] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[15]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[18] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[19]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[22] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[23]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[21]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.419      ;
; 1.128 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.420      ;
; 1.133 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[14] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[16]                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 1.427      ;
; 1.134 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[16] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[18]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.426      ;
; 1.135 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[12] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[14]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[18] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[22] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[22]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.428      ;
; 1.137 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.429      ;
; 1.137 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.429      ;
; 1.137 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.429      ;
; 1.245 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[15] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[17]                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 1.539      ;
; 1.247 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.539      ;
; 1.247 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.539      ;
; 1.248 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[7]                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[17] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[19]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[19] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[21]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.540      ;
; 1.249 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[21] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[23]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.541      ;
; 1.250 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.542      ;
; 1.250 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[23] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.542      ;
; 1.254 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[15] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[18]                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 1.548      ;
; 1.256 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.548      ;
; 1.257 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[11] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[14]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[17] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[19] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[22]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.549      ;
; 1.258 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[21] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.550      ;
; 1.258 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.550      ;
; 1.259 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.551      ;
; 1.259 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[23] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26]                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.551      ;
; 1.264 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[14] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[17]                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 1.558      ;
; 1.265 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.557      ;
+-------+------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 258.87 MHz ; 238.04 MHz      ; clk        ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -2.863 ; -113.423          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.329 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.201 ; -127.885                        ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.863 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.074     ; 3.791      ;
; -2.783 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.074     ; 3.711      ;
; -2.775 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.074     ; 3.703      ;
; -2.769 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.074     ; 3.697      ;
; -2.693 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.623      ;
; -2.691 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[16]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.074     ; 3.619      ;
; -2.647 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.579      ;
; -2.641 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.074     ; 3.569      ;
; -2.638 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[19]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.074     ; 3.566      ;
; -2.603 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.533      ;
; -2.600 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.532      ;
; -2.590 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[21]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.074     ; 3.518      ;
; -2.564 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.494      ;
; -2.561 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.493      ;
; -2.522 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.454      ;
; -2.521 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.453      ;
; -2.515 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.445      ;
; -2.510 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.442      ;
; -2.508 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.438      ;
; -2.507 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[23]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.074     ; 3.435      ;
; -2.488 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.074     ; 3.416      ;
; -2.485 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.415      ;
; -2.478 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.408      ;
; -2.474 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.406      ;
; -2.471 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.403      ;
; -2.440 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.074     ; 3.368      ;
; -2.435 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.367      ;
; -2.432 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.364      ;
; -2.426 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[18]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.074     ; 3.354      ;
; -2.396 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.328      ;
; -2.396 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.328      ;
; -2.395 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.327      ;
; -2.385 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.317      ;
; -2.384 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.316      ;
; -2.367 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.074     ; 3.295      ;
; -2.359 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[8]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.072     ; 3.289      ;
; -2.348 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.280      ;
; -2.346 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.278      ;
; -2.345 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.277      ;
; -2.328 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[10] ; clk          ; clk         ; 1.000        ; -0.071     ; 3.259      ;
; -2.325 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[9]  ; clk          ; clk         ; 1.000        ; -0.071     ; 3.256      ;
; -2.321 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[17]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.074     ; 3.249      ;
; -2.319 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[8]  ; clk          ; clk         ; 1.000        ; -0.071     ; 3.250      ;
; -2.309 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.241      ;
; -2.307 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.239      ;
; -2.306 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.238      ;
; -2.299 ; ss_cntr:UUT0|FSM:FSM|state.S0                                                                           ; ss_cntr:UUT0|ss_rg:ss_rg|ss[3]           ; clk          ; clk         ; 1.000        ; -0.073     ; 3.228      ;
; -2.296 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[13] ; clk          ; clk         ; 1.000        ; -0.069     ; 3.229      ;
; -2.294 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[10]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.072     ; 3.224      ;
; -2.287 ; ss_cntr:UUT0|FSM:FSM|state.S0                                                                           ; ss_cntr:UUT0|ss_rg:ss_rg|ss[6]           ; clk          ; clk         ; 1.000        ; -0.073     ; 3.216      ;
; -2.286 ; ss_cntr:UUT0|FSM:FSM|state.S0                                                                           ; ss_cntr:UUT0|ss_rg:ss_rg|ss[2]           ; clk          ; clk         ; 1.000        ; -0.073     ; 3.215      ;
; -2.286 ; ss_cntr:UUT0|FSM:FSM|state.S0                                                                           ; ss_cntr:UUT0|ss_rg:ss_rg|ss[5]           ; clk          ; clk         ; 1.000        ; -0.073     ; 3.215      ;
; -2.275 ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT0|d_rg:d_rg|Bi[3]             ; clk          ; clk         ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT0|d_rg:d_rg|Bi[2]             ; clk          ; clk         ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT0|d_rg:d_rg|Bi[1]             ; clk          ; clk         ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT0|d_rg:d_rg|Bi[0]             ; clk          ; clk         ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT0|d_rg:d_rg|Ci[3]             ; clk          ; clk         ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT0|d_rg:d_rg|Ci[2]             ; clk          ; clk         ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT0|d_rg:d_rg|Ci[1]             ; clk          ; clk         ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT0|d_rg:d_rg|Ci[0]             ; clk          ; clk         ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT0|d_rg:d_rg|Di[3]             ; clk          ; clk         ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT0|d_rg:d_rg|Di[2]             ; clk          ; clk         ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT0|d_rg:d_rg|Di[1]             ; clk          ; clk         ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; ss_cntr:UUT0|d_rg:d_rg|Di[0]             ; clk          ; clk         ; 1.000        ; -0.080     ; 3.119      ;
; -2.270 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.202      ;
; -2.270 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.202      ;
; -2.269 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.201      ;
; -2.266 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.198      ;
; -2.262 ; ss_cntr:UUT0|FSM:FSM|state.S0                                                                           ; ss_cntr:UUT0|ss_rg:ss_rg|ss[1]           ; clk          ; clk         ; 1.000        ; -0.073     ; 3.191      ;
; -2.259 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.191      ;
; -2.259 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.191      ;
; -2.258 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.190      ;
; -2.252 ; ss_cntr:UUT0|FSM:FSM|state.S0                                                                           ; ss_cntr:UUT0|ss_rg:ss_rg|ss[0]           ; clk          ; clk         ; 1.000        ; -0.073     ; 3.181      ;
; -2.250 ; ss_cntr:UUT0|FSM:FSM|state.S0                                                                           ; ss_cntr:UUT0|ss_rg:ss_rg|ss[4]           ; clk          ; clk         ; 1.000        ; -0.073     ; 3.179      ;
; -2.246 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[10] ; clk          ; clk         ; 1.000        ; -0.071     ; 3.177      ;
; -2.243 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[9]  ; clk          ; clk         ; 1.000        ; -0.071     ; 3.174      ;
; -2.241 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[9]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.072     ; 3.171      ;
; -2.239 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[10] ; clk          ; clk         ; 1.000        ; -0.071     ; 3.170      ;
; -2.237 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[8]  ; clk          ; clk         ; 1.000        ; -0.071     ; 3.168      ;
; -2.237 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[10] ; clk          ; clk         ; 1.000        ; -0.071     ; 3.168      ;
; -2.236 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[9]  ; clk          ; clk         ; 1.000        ; -0.071     ; 3.167      ;
; -2.234 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[9]  ; clk          ; clk         ; 1.000        ; -0.071     ; 3.165      ;
; -2.233 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[8]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.072     ; 3.163      ;
; -2.230 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[8]  ; clk          ; clk         ; 1.000        ; -0.071     ; 3.161      ;
; -2.228 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[8]  ; clk          ; clk         ; 1.000        ; -0.071     ; 3.159      ;
; -2.225 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[22]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.074     ; 3.153      ;
; -2.224 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[7]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.156      ;
; -2.222 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.154      ;
; -2.220 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.152      ;
; -2.219 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.151      ;
; -2.204 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[14]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.134      ;
; -2.202 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[9]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.072     ; 3.132      ;
; -2.194 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[8]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.072     ; 3.124      ;
; -2.194 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[12]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.124      ;
; -2.189 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[16]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[10] ; clk          ; clk         ; 1.000        ; -0.071     ; 3.120      ;
; -2.186 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[16]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[9]  ; clk          ; clk         ; 1.000        ; -0.071     ; 3.117      ;
; -2.185 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[7]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.117      ;
; -2.183 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.115      ;
; -2.181 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]                                                                 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.070     ; 3.113      ;
; -2.180 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[16]                                                                ; ss_cntr:UUT0|cnt_div:cnt_div|counter[8]  ; clk          ; clk         ; 1.000        ; -0.071     ; 3.111      ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                 ;
+-------+------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.329 ; b2bd_ROM:UUT_ROM|rg_bc[7]                ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.417      ; 0.976      ;
; 0.392 ; b2bd_ROM:UUT_ROM|rg_bc[0]                ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.423      ; 1.045      ;
; 0.394 ; b2bd_ROM:UUT_ROM|rg_bc[1]                ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.423      ; 1.047      ;
; 0.394 ; b2bd_ROM:UUT_ROM|rg_bc[2]                ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.423      ; 1.047      ;
; 0.436 ; b2bd_ROM:UUT_ROM|rg_bc[4]                ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.417      ; 1.083      ;
; 0.438 ; b2bd_ROM:UUT_ROM|rg_bc[5]                ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.086      ;
; 0.477 ; ss_cntr:UUT0|FSM:FSM|state.S3            ; ss_cntr:UUT0|FSM:FSM|state.S0                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.745      ;
; 0.497 ; ss_cntr:UUT0|FSM:FSM|state.S1            ; ss_cntr:UUT0|dig_rg:dig_rg|dig[2]                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.765      ;
; 0.499 ; ss_cntr:UUT0|FSM:FSM|state.S1            ; ss_cntr:UUT0|FSM:FSM|state.S2                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.767      ;
; 0.614 ; ss_cntr:UUT0|FSM:FSM|state.S0            ; ss_cntr:UUT0|FSM:FSM|state.S1                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.882      ;
; 0.616 ; ss_cntr:UUT0|FSM:FSM|state.S0            ; ss_cntr:UUT0|dig_rg:dig_rg|dig[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.884      ;
; 0.620 ; ss_cntr:UUT0|FSM:FSM|state.S2            ; ss_cntr:UUT0|FSM:FSM|state.S3                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.888      ;
; 0.658 ; b2bd_ROM:UUT_ROM|rg_bc[6]                ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.415      ; 1.303      ;
; 0.705 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[15] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[15]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[21] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[21]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[19] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[19]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[11] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[11]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[17] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[17]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[22] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[22]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[23] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[23]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[7]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[7]                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[16] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[16]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[14] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[14]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[18] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[18]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[12] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[12]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; b2bd_ROM:UUT_ROM|rg_bc[3]                ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.422      ; 1.366      ;
; 0.733 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.000      ;
; 0.792 ; ss_cntr:UUT0|FSM:FSM|state.S3            ; ss_cntr:UUT0|dig_rg:dig_rg|dig[4]                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.060      ;
; 0.823 ; ss_cntr:UUT0|FSM:FSM|state.S2            ; ss_cntr:UUT0|dig_rg:dig_rg|dig[3]                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.091      ;
; 1.025 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[15] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[16]                                                                ; clk          ; clk         ; 0.000        ; 0.074      ; 1.294      ;
; 1.027 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[22] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[23]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[7]                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[14] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[15]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[16] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[17]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[21] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[22]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[11] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[12]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[19] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[21]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[18] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[19]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[17] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[18]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.298      ;
; 1.033 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[23] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.300      ;
; 1.042 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[14] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[16]                                                                ; clk          ; clk         ; 0.000        ; 0.074      ; 1.311      ;
; 1.042 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[22] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.309      ;
; 1.043 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.310      ;
; 1.044 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[16] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[18]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.311      ;
; 1.045 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[12] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[14]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.312      ;
; 1.045 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.312      ;
; 1.045 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[18] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.312      ;
; 1.046 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[22]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.314      ;
; 1.118 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[15] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[17]                                                                ; clk          ; clk         ; 0.000        ; 0.074      ; 1.387      ;
; 1.120 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.387      ;
; 1.121 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[19] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[21]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.388      ;
; 1.121 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[7]                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.388      ;
; 1.122 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.389      ;
; 1.122 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.389      ;
; 1.122 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[21] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[23]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.389      ;
; 1.125 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.392      ;
; 1.126 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[17] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[19]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.393      ;
; 1.128 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.395      ;
; 1.129 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[23] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.396      ;
; 1.147 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[15] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[18]                                                                ; clk          ; clk         ; 0.000        ; 0.074      ; 1.416      ;
; 1.148 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[14] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[17]                                                                ; clk          ; clk         ; 0.000        ; 0.074      ; 1.417      ;
; 1.149 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.416      ;
; 1.149 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.416      ;
; 1.149 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[22] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.416      ;
; 1.150 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[21] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[11] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[14]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[19] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[22]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[16] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[19]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.417      ;
; 1.151 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[12] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[15]                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.418      ;
+-------+------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.837 ; -22.952           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.107 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -92.549                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                  ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.837 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.790      ;
; -0.833 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.786      ;
; -0.823 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.776      ;
; -0.785 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.738      ;
; -0.769 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.722      ;
; -0.766 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.719      ;
; -0.765 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.718      ;
; -0.762 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.715      ;
; -0.756 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.709      ;
; -0.755 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.708      ;
; -0.718 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.671      ;
; -0.717 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.670      ;
; -0.713 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.663      ;
; -0.701 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.654      ;
; -0.700 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.651      ;
; -0.698 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.651      ;
; -0.698 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.651      ;
; -0.697 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.650      ;
; -0.696 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.646      ;
; -0.694 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.647      ;
; -0.694 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.647      ;
; -0.693 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.643      ;
; -0.693 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.643      ;
; -0.688 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.641      ;
; -0.688 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.641      ;
; -0.687 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.640      ;
; -0.661 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.611      ;
; -0.652 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.603      ;
; -0.650 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.603      ;
; -0.650 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.603      ;
; -0.649 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.602      ;
; -0.644 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[9]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.596      ;
; -0.641 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[16] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.591      ;
; -0.640 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[9]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.592      ;
; -0.634 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[7]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.587      ;
; -0.633 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.586      ;
; -0.630 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[7]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.583      ;
; -0.630 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.583      ;
; -0.630 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.583      ;
; -0.629 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.582      ;
; -0.629 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.580      ;
; -0.627 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[19] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.577      ;
; -0.626 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[8]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.578      ;
; -0.626 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.579      ;
; -0.626 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.579      ;
; -0.620 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.573      ;
; -0.620 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.573      ;
; -0.620 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.573      ;
; -0.619 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.572      ;
; -0.599 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.550      ;
; -0.599 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[21] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.549      ;
; -0.596 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[8]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.548      ;
; -0.585 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.536      ;
; -0.582 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.535      ;
; -0.582 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.535      ;
; -0.581 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.534      ;
; -0.581 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.534      ;
; -0.576 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[9]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.528      ;
; -0.576 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[23] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.526      ;
; -0.575 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[10] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.527      ;
; -0.572 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[9]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.524      ;
; -0.566 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[13] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.518      ;
; -0.566 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[7]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.519      ;
; -0.565 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[23] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.518      ;
; -0.562 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[7]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.515      ;
; -0.562 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.515      ;
; -0.562 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.515      ;
; -0.561 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[22] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.514      ;
; -0.558 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[8]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.510      ;
; -0.558 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.511      ;
; -0.558 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.511      ;
; -0.552 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.505      ;
; -0.552 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.505      ;
; -0.552 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.505      ;
; -0.552 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[13] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.504      ;
; -0.551 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[23] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.504      ;
; -0.543 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[10] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.495      ;
; -0.542 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.493      ;
; -0.539 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[18] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.489      ;
; -0.536 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.486      ;
; -0.533 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[10] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.484      ;
; -0.533 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.483      ;
; -0.533 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.484      ;
; -0.531 ; ss_cntr:UUT0|d_rg:d_rg|Ci[1]             ; ss_cntr:UUT0|ss_rg:ss_rg|ss[3]           ; clk          ; clk         ; 1.000        ; -0.200     ; 1.318      ;
; -0.531 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.482      ;
; -0.529 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[10] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.480      ;
; -0.528 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[8]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.480      ;
; -0.527 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.477      ;
; -0.527 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.478      ;
; -0.526 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[10] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.477      ;
; -0.526 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[10] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.477      ;
; -0.525 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[8]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.476      ;
; -0.524 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.475      ;
; -0.524 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.475      ;
; -0.522 ; ss_cntr:UUT0|d_rg:d_rg|Ci[1]             ; ss_cntr:UUT0|ss_rg:ss_rg|ss[6]           ; clk          ; clk         ; 1.000        ; -0.200     ; 1.309      ;
; -0.521 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[8]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.472      ;
; -0.518 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[8]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.469      ;
; -0.518 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[8]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.469      ;
; -0.514 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[13] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; clk          ; clk         ; 1.000        ; -0.035     ; 1.466      ;
; -0.514 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.467      ;
+--------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                 ;
+-------+------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.107 ; b2bd_ROM:UUT_ROM|rg_bc[7]                ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.429      ;
; 0.142 ; b2bd_ROM:UUT_ROM|rg_bc[0]                ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.222      ; 0.468      ;
; 0.142 ; b2bd_ROM:UUT_ROM|rg_bc[2]                ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.222      ; 0.468      ;
; 0.143 ; b2bd_ROM:UUT_ROM|rg_bc[1]                ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.222      ; 0.469      ;
; 0.159 ; b2bd_ROM:UUT_ROM|rg_bc[4]                ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.481      ;
; 0.161 ; b2bd_ROM:UUT_ROM|rg_bc[5]                ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.483      ;
; 0.208 ; ss_cntr:UUT0|FSM:FSM|state.S1            ; ss_cntr:UUT0|dig_rg:dig_rg|dig[2]                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.328      ;
; 0.210 ; ss_cntr:UUT0|FSM:FSM|state.S1            ; ss_cntr:UUT0|FSM:FSM|state.S2                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.330      ;
; 0.214 ; ss_cntr:UUT0|FSM:FSM|state.S3            ; ss_cntr:UUT0|FSM:FSM|state.S0                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.334      ;
; 0.265 ; ss_cntr:UUT0|FSM:FSM|state.S2            ; ss_cntr:UUT0|FSM:FSM|state.S3                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.385      ;
; 0.272 ; ss_cntr:UUT0|FSM:FSM|state.S0            ; ss_cntr:UUT0|FSM:FSM|state.S1                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.392      ;
; 0.274 ; ss_cntr:UUT0|FSM:FSM|state.S0            ; ss_cntr:UUT0|dig_rg:dig_rg|dig[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.394      ;
; 0.276 ; b2bd_ROM:UUT_ROM|rg_bc[6]                ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.216      ; 0.596      ;
; 0.303 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[15] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[15]                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[11] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[11]                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[7]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[7]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[21] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[21]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[19] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[19]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[17] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[17]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[14] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[14]                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; b2bd_ROM:UUT_ROM|rg_bc[3]                ; b2bd_ROM:UUT_ROM|altsyncram:bd_ROM_rtl_0|altsyncram_2671:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.631      ;
; 0.307 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[22] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[22]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[23] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[23]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[16] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[16]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[12] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[12]                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[18] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[18]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.428      ;
; 0.316 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.436      ;
; 0.333 ; ss_cntr:UUT0|FSM:FSM|state.S3            ; ss_cntr:UUT0|dig_rg:dig_rg|dig[4]                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.453      ;
; 0.368 ; ss_cntr:UUT0|FSM:FSM|state.S2            ; ss_cntr:UUT0|dig_rg:dig_rg|dig[3]                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.489      ;
; 0.451 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[15] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[16]                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.572      ;
; 0.453 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[11] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[12]                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[21] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[22]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[19] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[17] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[18]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[23] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.575      ;
; 0.463 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[7]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[14] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[15]                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[16] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[17]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[22] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[23]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[21]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[18] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[19]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[14] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[16]                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[0]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[2]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[12] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[14]                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[4]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[16] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[18]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[22] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[22]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[18] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.589      ;
; 0.470 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.589      ;
; 0.513 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[10] ; ss_cntr:UUT0|cnt_div:cnt_div|ena                                                                        ; clk          ; clk         ; 0.000        ; 0.236      ; 0.833      ;
; 0.514 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[15] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[17]                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.635      ;
; 0.516 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[7]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.636      ;
; 0.516 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[5]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[1]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[15] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[18]                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[21] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[23]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.637      ;
; 0.518 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[31]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.637      ;
; 0.518 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[19] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[21]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.637      ;
; 0.518 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[17] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[19]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.637      ;
; 0.518 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[29]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.637      ;
; 0.519 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[23] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.638      ;
; 0.519 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.638      ;
; 0.519 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[3]  ; ss_cntr:UUT0|cnt_div:cnt_div|counter[6]                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[11] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[14]                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[21] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[24]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.640      ;
; 0.521 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[19] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[22]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.640      ;
; 0.521 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[17] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[20]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.640      ;
; 0.521 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[27] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[30]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.640      ;
; 0.522 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[23] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[26]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[25] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[28]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.641      ;
; 0.526 ; ss_cntr:UUT0|cnt_div:cnt_div|counter[13] ; ss_cntr:UUT0|cnt_div:cnt_div|counter[14]                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.645      ;
+-------+------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.157   ; 0.107 ; N/A      ; N/A     ; -3.201              ;
;  clk             ; -3.157   ; 0.107 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -131.148 ; 0.0   ; 0.0      ; 0.0     ; -127.885            ;
;  clk             ; -131.148 ; 0.000 ; N/A      ; N/A     ; -127.885            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ss[0]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss[1]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss[2]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss[3]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss[4]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss[5]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss[6]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[3]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[4]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; bc[0]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; bc[1]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; bc[2]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; bc[3]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; bc[4]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; bc[5]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; bc[6]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; bc[7]                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ss[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ss[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ss[2]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ss[3]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; ss[4]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ss[5]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; ss[6]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; dig[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; dig[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; dig[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; dig[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ss[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ss[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ss[2]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ss[3]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; ss[4]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ss[5]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; ss[6]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; dig[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; dig[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; dig[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; dig[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ss[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ss[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ss[2]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ss[3]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; ss[4]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ss[5]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; ss[6]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; dig[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; dig[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; dig[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; dig[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1004     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1004     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; bc[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bc[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bc[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bc[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bc[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bc[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bc[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bc[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; dig[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; bc[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bc[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bc[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bc[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bc[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bc[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bc[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bc[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; dig[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ss[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 23 10:49:18 2023
Info: Command: quartus_sta lab_3s_real -c lab_3s_real
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab_3s_real.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.157
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.157            -131.148 clk 
Info (332146): Worst-case hold slack is 0.347
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.347               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -127.885 clk 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.863
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.863            -113.423 clk 
Info (332146): Worst-case hold slack is 0.329
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.329               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -127.885 clk 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.837
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.837             -22.952 clk 
Info (332146): Worst-case hold slack is 0.107
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.107               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -92.549 clk 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4898 megabytes
    Info: Processing ended: Thu Nov 23 10:49:20 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


