/**************************************************************************************************\
 *** 
 ***                            P. C. A.
 *** 
 ***                     Peugeot Citroen Automobile
 *** 
 ***         This file is the property of PCA. All rights are reserved
 ***         by PCA and this file must not be copied or disclosed
 ***        (in whole or in part) without prior written consent of PCA.
 *** 
 *** *******************************************************************************
 *** 
 ***  %name: TraBVx_028_TEV_fct.c %
 *** 
 ***  %version: 14.3.build1 %
 *** 
 ***  %date_modified: Mon Feb 24 09:29:29 2014 %
 *** 
 *** 
 ***  %derived_by: e390179 %
 ***  %release: TqStruct/14.0 %
 ***  %full_filespec: TraBVx_028_TEV_fct.c-14.3.build1:csrc:2 %
 *** 
 *** *******************************************************************************
 *** 
 *** Simulink model       : Re_028
 *** TargetLink subsystem : Re_028/F00_Superviseur_Synthese
 *** Codefile             : trabvx_028_tev_fct.c
 ***
 *** Generated by TargetLink, the dSPACE production quality code generator
 *** Generation date: 2014-02-21 11:54:08
 ***
 *** CODE GENERATOR OPTIONS:
 *** Compiler                            : <unknown>
 *** Target                              : Generic
 *** ANSI-C compatible code              : yes
 *** Optimization level                  : 2
 *** Constant style                      : decimal
 *** Clean code option                   : enabled
 *** Logging mode                        : Do not log anything
 *** Linker sections                     : enabled
 *** Assembler statements                : disabled
 *** Variable name length                : 31 chars
 *** Use global bitfields                : disabled
 *** Stateflow: use of bitfields         : enabled
 *** State activity encoding limit       : 5
 *** Omit zero inits in restart function : disabled
 *** Share fcns between TL subsystems    : enabled
 *** Generate 64bit functions            : enabled
 *** Inlining Threshold                  : 6
 *** Line break limit                    : 100
 *** Target optimized boolean data type  : enabled
 *** Keep saturation elements            : disabled
 *** Extended variable sharing           : disabled
 *** Style definition file               : C:\dSPACE\Matlab\Tl\config\codegen\cconfig.xml
 *** Root style sheet                    : C:\dSPACE\Matlab\Tl\XML\CodeGen\Stylesheets\TL_CSourceCod
 ***                                       eSS.xsl
 *** Enable Multirate codegeneration     : disabled
 *** Add model checksum                  : disabled
 ***
 *** SUBSYS                   CORRESPONDING SIMULINK SUBSYSTEM
 *** S0281                    Re_028/F00_Superviseur_Synthese
 *** S0282                    F00_Superviseur_Synthese/028
 *** S0283                    F00_Superviseur_Synthese/028/F01_01460_10_01237
 *** S0284                    F00_Superviseur_Synthese/028/F01_01460_10_01238
 *** S0285                    F00_Superviseur_Synthese/028/F01_01460_10_01239
 *** S0286                    F00_Superviseur_Synthese/028/F01_01460_10_01241
 *** S0287                    F00_Superviseur_Synthese/028/Subsystem_1240
 *** S0288                    F00_Superviseur_Synthese/028/Subsystem_1546
 *** S0289                    F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6
 *** S02810                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F03_Bouchonnage_Ax6
 *** S02811                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_01_Indice_Sportivite
 *** S02812                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_02_Figeage_Clim
 *** S02813                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_03_Rapport_Cible
 *** S02814                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_04_Rapport_Engage
 *** S02815                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_05_Type_Changement_Rapport
 *** S02816                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_06_Changement_Rapport_en_Cours
 *** S02817                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_07_Phase_Changement_Etat_CdT
 *** S02818                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_08_Consignes_Limitations_Couple
 *** S02819                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_09_Demande_Regulation_Regime
 *** S02820                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_10_Regime_Cible
 *** S02821                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_11_Mode_BV
 *** S02822                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_12_Temperature_Huile_BV
 *** S02823                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_13_Etat_Convertisseur
 *** S02824                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_14_Regime_Turbine
 *** S02825                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_15_Position_Levier
 *** S02826                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_16_Couple_Convertisseur
 *** S02827                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_17_Etat_Reduction_Trainee
 *** S02828                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_18_Etat_Transmission_Couple
 *** S02829                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_19_Etat_Demul
 *** S02830                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_20_Etat_Couplage
 *** S02831                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_21_Type_Regulation_Regime
 *** S02832                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_22_Taux_conversion_couple
 *** S02833                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_23_Demande_Smooth_Restart
 *** S02834                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_06_Changement_Rapport_en_Cours/BasculeRS
 *** S02835                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_06_Changement_Rapport_en_Cours/Counter
 *** S02836                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_06_Changement_Rapport_en_Cours/rising_edge
 *** S02837                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_06_Changement_Rapport_en_Cours/rising_edge1
 *** S02838                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_06_Changement_Rapport_en_Cours/Counter/Counter_Part
 *** S02839                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_06_Changement_Rapport_en_Cours/Counter/DetectSat2
 *** S02840                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_06_Changement_Rapport_en_Cours/Counter/DetectSat3
 *** S02841                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_06_Changement_Rapport_en_Cours/Counter/rising_edge
 *** S02842                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_08_Consignes_Limitations_Couple/F02_08_01_Consigne_Rapide
 *** S02843                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_08_Consignes_Limitations_Couple/F02_08_02_Consigne_Lente
 *** S02844                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_08_Consignes_Limitations_Couple/F02_08_03_Limitation_Lente
 *** S02845                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_08_Consignes_Limitations_Couple/F02_08_04_Limitation_Rapide
 *** S02846                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 *** 6/F02_08_Consignes_Limitations_Couple/F02_08_05_Limitation_Regulation_
 ***                          Regime
 *** S02847                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 *** 6/F02_08_Consignes_Limitations_Couple/F02_08_01_Consigne_Rapide/Bascul
 ***                          eRS1
 *** S02848                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 *** 6/F02_08_Consignes_Limitations_Couple/F02_08_01_Consigne_Rapide/rising
 ***                          _edge1
 *** S02849                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 *** 6/F02_08_Consignes_Limitations_Couple/F02_08_04_Limitation_Rapide/HysP
 ***                          os
 *** S02850                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 *** 6/F02_08_Consignes_Limitations_Couple/F02_08_04_Limitation_Rapide/Turn
 ***                          OnDelay
 *** S02851                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 *** 6/F02_08_Consignes_Limitations_Couple/F02_08_04_Limitation_Rapide/HysP
 ***                          os/BasculeRS
 *** S02852                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 *** 6/F02_08_Consignes_Limitations_Couple/F02_08_04_Limitation_Rapide/Turn
 ***                          OnDelay/TurnOnDelayLight_Part
 *** S02853                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_10_Regime_Cible/DetectSat
 *** S02854                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_22_Taux_conversion_couple/DLowPassFilter_TypeK2
 *** S02855                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_22_Taux_conversion_couple/rising_edge1
 *** S02856                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_22_Taux_conversion_couple/DLowPassFilter_TypeK2/DLowPass_K_Part
 *** S02857                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_22_Taux_conversion_couple/DLowPassFilter_TypeK2/DetectSat1
 *** S02858                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_22_Taux_conversion_couple/DLowPassFilter_TypeK2/IniCdn
 *** S02859                   F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
 ***                          6/F02_22_Taux_conversion_couple/DLowPassFilter_TypeK2/UnitDly_ExtIni
 *** S02860                   F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees
 *** S02861                   F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT
 *** S02862                   F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F
 ***                          02_01_Etats_Chaine_Traction
 *** S02863                   F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F
 ***                          02_02_Taux_conversion_couple
 *** S02864                   F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F
 ***                          02_02_Taux_conversion_couple/Counter1
 *** S02865                   F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F
 ***                          02_02_Taux_conversion_couple/DLowPassFilter_TypeK
 *** S02866                   F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F
 ***                          02_02_Taux_conversion_couple/rising_edge1
 *** S02867                   F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F
 ***                          02_02_Taux_conversion_couple/Counter1/Counter_Part
 *** S02868                   F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F
 ***                          02_02_Taux_conversion_couple/Counter1/DetectSat2
 *** S02869                   F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F
 ***                          02_02_Taux_conversion_couple/Counter1/DetectSat3
 *** S02870                   F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F
 ***                          02_02_Taux_conversion_couple/Counter1/rising_edge
 *** S02871                   F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F
 ***                          02_02_Taux_conversion_couple/DLowPassFilter_TypeK/DLowPass_K_Part
 *** S02872                   F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F
 ***                          02_02_Taux_conversion_couple/DLowPassFilter_TypeK/DetectSat1
 *** S02873                   F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F
 ***                          02_02_Taux_conversion_couple/DLowPassFilter_TypeK/IniCdn
 *** S02874                   F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F
 ***                          02_02_Taux_conversion_couple/DLowPassFilter_TypeK/UnitDly_ExtIni
 *** S02875                   F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T
 *** S02876                   F00_Superviseur_Synthese/028/F01_01460_10_01239/F03_Bouchonnage_AMT
 *** S02877                   F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_01_Indice_Sportivite
 *** S02878                   F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_02_Figeage_Clim
 *** S02879                   F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_03_Rapport_Cible
 *** S02880                   F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_04_Etat_Embrayage
 *** S02881                   F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_05_Rapport_Engage
 *** S02882                   F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_06_Phase_Changement_Rapport
 *** S02883                   F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_07_Type_Changement_Rapport
 *** S02884                   F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_08_Changement_Rapport_en_Cours
 *** S02885                   F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_09_Consignes_Couple
 *** S02886                   F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_10_Demande_Regulation_Regime
 *** S02887                   F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_11_Regime_Cible
 *** S02888                   F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_12_Couple_Embrayage
 *** S02889                   F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_13_Regime_Arbre_Primaire
 *** S02890                   F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_14_Position_Levier
 *** S02891                   F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_15_Etat_Transmission_Couple
 *** S02892                   F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_16_Etat_Demul
 *** S02893                   F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_17_Etat_Couplage
 *** S02894                   F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_18_Type_Regulation_Regime
 *** S02895                   F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_19_Etat_Rampage
 *** S02896                   F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_20_Decollage_Perfo
 *** S02897                   F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_21_Taux_conversion_couple
 *** S02898                   F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_08_Changement_Rapport_en_Cours/BasculeRS
 *** S02899                   F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_08_Changement_Rapport_en_Cours/Counter
 *** S028100                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_08_Changement_Rapport_en_Cours/rising_edge
 *** S028101                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_08_Changement_Rapport_en_Cours/rising_edge1
 *** S028102                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_08_Changement_Rapport_en_Cours/Counter/Counter_Part
 *** S028103                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_08_Changement_Rapport_en_Cours/Counter/DetectSat2
 *** S028104                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_08_Changement_Rapport_en_Cours/Counter/DetectSat3
 *** S028105                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_08_Changement_Rapport_en_Cours/Counter/rising_edge
 *** S028106                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_09_Consignes_Couple/F02_09_01_Couple_rapide
 *** S028107                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_09_Consignes_Couple/F02_09_02_Couple_Lent
 *** S028108                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 *** T/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_01_Calcul_De
 ***                          lta_Regime
 *** S028109                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 *** T/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_02_Calcul_Po
 ***                          nderation_Couple
 *** S028110                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_Estompage
 *** S028111                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 *** T/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_Controle_
 ***                          en_Regime
 *** S028112                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 *** T/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Remise_de
 ***                          _Couple
 *** S028113                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 *** T/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_06_Coordinat
 ***                          ion_Couple
 *** S028114                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 *** T/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_01_Calcul_De
 ***                          lta_Regime/SecureDivi
 *** S028115                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 *** T/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_01_Calcul_De
 ***                          lta_Regime/SecureDivi/DetectSat
 *** S028116                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 *** T/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_01_Calcul_De
 ***                          lta_Regime/SecureDivi/SecureDivi_Part
 *** S028117                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 *** T/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_Estompage
 ***                          /Product
 *** S028118                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 *** T/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_Controle_
 ***                          en_Regime/Product
 *** S028119                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_11_Regime_Cible/DetectSat
 *** S028120                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_12_Couple_Embrayage/DLowPassFilter_TypeK1
 *** S028121                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_12_Couple_Embrayage/DLowPassFilter_TypeK1/DLowPass_K_Part
 *** S028122                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_12_Couple_Embrayage/DLowPassFilter_TypeK1/DetectSat1
 *** S028123                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_12_Couple_Embrayage/DLowPassFilter_TypeK1/IniCdn
 *** S028124                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_12_Couple_Embrayage/DLowPassFilter_TypeK1/UnitDly_ExtIni
 *** S028125                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_20_Decollage_Perfo/BasculeRS
 *** S028126                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_21_Taux_conversion_couple/Counter
 *** S028127                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_21_Taux_conversion_couple/DLowPassFilter_TypeK2
 *** S028128                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_21_Taux_conversion_couple/rising_edge1
 *** S028129                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_21_Taux_conversion_couple/Counter/Counter_Part
 *** S028130                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_21_Taux_conversion_couple/Counter/DetectSat2
 *** S028131                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_21_Taux_conversion_couple/Counter/DetectSat3
 *** S028132                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_21_Taux_conversion_couple/Counter/rising_edge
 *** S028133                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_21_Taux_conversion_couple/DLowPassFilter_TypeK2/DLowPass_K_Part
 *** S028134                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_21_Taux_conversion_couple/DLowPassFilter_TypeK2/DetectSat1
 *** S028135                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_21_Taux_conversion_couple/DLowPassFilter_TypeK2/IniCdn
 *** S028136                  F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
 ***                          T/F02_21_Taux_conversion_couple/DLowPassFilter_TypeK2/UnitDly_ExtIni
 *** S028137                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F02_Synthese_Flux_BV
 *** S028138                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 *** S028139                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F02_Synthese_Flux_BV/M
 ***                          ultiConfSwitch
 *** S028140                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F02_Synthese_Flux_BV/M
 ***                          ultiConfSwitch1
 *** S028141                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F02_Synthese_Flux_BV/M
 ***                          ultiConfSwitch2
 *** S028142                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F02_Synthese_Flux_BV/M
 ***                          ultiConfSwitch3
 *** S028143                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F02_Synthese_Flux_BV/M
 ***                          ultiConfSwitch4
 *** S028144                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F02_Synthese_Flux_BV/M
 ***                          ultiConfSwitch5
 *** S028145                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F02_Synthese_Flux_BV/M
 ***                          ultiConfSwitch6
 *** S028146                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F02_Synthese_Flux_BV/M
 ***                          ultiConfSwitch7
 *** S028147                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F02_Synthese_Flux_BV/M
 ***                          ultiConfSwitch8
 *** S028148                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_01_Gestion_Decollage
 *** S028149                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_02_Gestion_Agrement_Preventif
 *** S028150                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_03_Gestion_Agrement_Curatif
 *** S028151                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_04_Gestion_Coupure
 *** S028152                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_06_Gestion_Boucle_Air
 *** S028153                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_07_Gestion_STT
 *** S028154                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_08_Gestion_Rampage
 *** S028155                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_09_Gestion_Etat_Chaine_Traction
 *** S028156                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_10_Gestion_Inhibition_Croisement_Regime
 *** S028157                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_11_Gestion_Mode_Warm_Up
 *** S028158                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_12_Gestion_Couples_InterSysteme
 *** S028159                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_13_Gestion_Demandes_FEEGO
 *** S028160                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_01_Gestion_Decollage/NegHys
 *** S028161                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_01_Gestion_Decollage/NegHys/BasculeRS
 *** S028162                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_03_Gestion_Agrement_Curatif/DetectSat
 *** S028163                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_06_Gestion_Boucle_Air/Subsystem
 *** S028164                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_06_Gestion_Boucle_Air/Subsystem1
 *** S028165                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_06_Gestion_Boucle_Air/Subsystem2
 *** S028166                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_06_Gestion_Boucle_Air/Subsystem/BasculeRS
 *** S028167                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_06_Gestion_Boucle_Air/Subsystem/Counter1
 *** S028168                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_06_Gestion_Boucle_Air/Subsystem/rising_edge1
 *** S028169                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_06_Gestion_Boucle_Air/Subsystem/rising_edge2
 *** S028170                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_06_Gestion_Boucle_Air/Subsystem/rising_edge3
 *** S028171                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_06_Gestion_Boucle_Air/Subsystem/rising_edge4
 *** S028172                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_06_Gestion_Boucle_Air/Subsystem/Counter1/Counter_Part
 *** S028173                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_06_Gestion_Boucle_Air/Subsystem/Counter1/DetectSat2
 *** S028174                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_06_Gestion_Boucle_Air/Subsystem/Counter1/DetectSat3
 *** S028175                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_06_Gestion_Boucle_Air/Subsystem/Counter1/rising_edge2
 *** S028176                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_11_Gestion_Mode_Warm_Up/Counter1
 *** S028177                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_11_Gestion_Mode_Warm_Up/Counter2
 *** S028178                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_11_Gestion_Mode_Warm_Up/Counter1/Counter_Part
 *** S028179                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_11_Gestion_Mode_Warm_Up/Counter1/DetectSat2
 *** S028180                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_11_Gestion_Mode_Warm_Up/Counter1/DetectSat3
 *** S028181                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_11_Gestion_Mode_Warm_Up/Counter1/rising_edge
 *** S028182                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_11_Gestion_Mode_Warm_Up/Counter2/Counter_Part
 *** S028183                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_11_Gestion_Mode_Warm_Up/Counter2/DetectSat2
 *** S028184                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_11_Gestion_Mode_Warm_Up/Counter2/DetectSat3
 *** S028185                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_11_Gestion_Mode_Warm_Up/Counter2/rising_edge
 *** S028186                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_12_Gestion_Couples_InterSysteme/SecureDivi
 *** S028187                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_12_Gestion_Couples_InterSysteme/SecureDivi/DetectSat
 *** S028188                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
 ***                          /F03_12_Gestion_Couples_InterSysteme/SecureDivi/SecureDivi_Part
 *** S028189                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240
 *** S028190                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY
 *** S028191                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F03_Bou
 ***                          chonnage_HY
 *** S028192                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_01_Indice_Sportivite
 *** S028193                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_02_Figeage_Clim
 *** S028194                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_03_Rapport_Cible
 *** S028195                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_04_Etat_Embrayage
 *** S028196                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_05_Rapport_Engage
 *** S028197                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_06_Phase_Changement_Rapport
 *** S028198                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_07_Type_Changement_Rapport
 *** S028199                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_08_Changement_Rapport_en_Cours
 *** S028200                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_09_Demande_Regulation_Regime
 *** S028201                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_10_Regime_Cible
 *** S028202                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_11_Couple_Embrayage
 *** S028203                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_12_Regime_Arbre_Primaire
 *** S028204                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_13_Position_Levier
 *** S028205                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_14_Etat_Transmission_Couple
 *** S028206                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_15_Etat_Demul
 *** S028207                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_16_Etat_Couplage
 *** S028208                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_17_Type_Regulation_Regime
 *** S028209                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_18_Etat_Rampage
 *** S028210                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_19_Decollage_Perfo
 *** S028211                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_20_Taux_conversion_couple
 *** S028212                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_08_Changement_Rapport_en_Cours/BasculeRS
 *** S028213                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_08_Changement_Rapport_en_Cours/Counter
 *** S028214                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_08_Changement_Rapport_en_Cours/rising_edge
 *** S028215                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_08_Changement_Rapport_en_Cours/rising_edge1
 *** S028216                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 *** trage_Entree_HY/F02_08_Changement_Rapport_en_Cours/Counter/Counter_Par
 ***                          t
 *** S028217                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_08_Changement_Rapport_en_Cours/Counter/DetectSat2
 *** S028218                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_08_Changement_Rapport_en_Cours/Counter/DetectSat3
 *** S028219                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_08_Changement_Rapport_en_Cours/Counter/rising_edge
 *** S028220                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_10_Regime_Cible/DetectSat
 *** S028221                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_20_Taux_conversion_couple/Counter
 *** S028222                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_20_Taux_conversion_couple/DLowPassFilter_TypeK2
 *** S028223                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_20_Taux_conversion_couple/rising_edge1
 *** S028224                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_20_Taux_conversion_couple/Counter/Counter_Part
 *** S028225                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_20_Taux_conversion_couple/Counter/DetectSat2
 *** S028226                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_20_Taux_conversion_couple/Counter/DetectSat3
 *** S028227                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 ***                          trage_Entree_HY/F02_20_Taux_conversion_couple/Counter/rising_edge
 *** S028228                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 *** trage_Entree_HY/F02_20_Taux_conversion_couple/DLowPassFilter_TypeK2/DL
 ***                          owPass_K_Part
 *** S028229                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 *** trage_Entree_HY/F02_20_Taux_conversion_couple/DLowPassFilter_TypeK2/De
 ***                          tectSat1
 *** S028230                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 *** trage_Entree_HY/F02_20_Taux_conversion_couple/DLowPassFilter_TypeK2/In
 ***                          iCdn
 *** S028231                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
 *** trage_Entree_HY/F02_20_Taux_conversion_couple/DLowPassFilter_TypeK2/Un
 ***                          itDly_ExtIni
 *** S028232                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546
 *** S028233                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT
 *** S028234                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F03_Stu
 ***                          bbing_DCT
 *** S028235                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_01_Sportiness_Index
 *** S028236                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_02_Air_Conditioning_Compressor_Freezing
 *** S028237                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_03_Target_Gear
 *** S028238                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_04_Clutch_State
 *** S028239                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_05_Engaged_Gear
 *** S028240                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_06_Gear_Shift_Phase
 *** S028241                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_07_Gearbox_Intervention_Type
 *** S028242                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_08_Gearbox_Intervention_Management
 *** S028243                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_09_Torque_Request
 *** S028244                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_10_Engine_Speed_Setpoint
 *** S028245                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_11_Engine_Speed_Regulation_Request
 *** S028246                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_12_Clutch_and_Engine_Regulation_Torques
 *** S028247                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_13_Primary_Shaft_Speed
 *** S028248                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_14_Gearbox_Lever_Position
 *** S028249                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_15_Torque_Transmission_State
 *** S028250                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_16_Gear_Ratio_State
 *** S028251                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_17_Coupling_State
 *** S028252                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_18_Engine_Speed_Regulation_Type
 *** S028253                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_19_Crawling_State
 *** S028254                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_20_Sporting_Take_Off
 *** S028255                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_21_Torque_Conversion_Rate
 *** S028256                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_22_Crawling_Management
 *** S028257                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_23_Gearbox_Mode
 *** S028258                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_24_Gearbox_Torque_Limitation
 *** S028259                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_25_Gearbox_Oil_Temperature
 *** S028260                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque
 *** S028261                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_27_Air_Torque_Request
 *** S028262                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_08_Gearbox_Intervention_Management/BasculeRS
 *** S028263                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_08_Gearbox_Intervention_Management/BasculeRS1
 *** S028264                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_08_Gearbox_Intervention_Management/rising_edge1
 *** S028265                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_08_Gearbox_Intervention_Management/rising_edge2
 *** S028266                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_08_Gearbox_Intervention_Management/rising_edge3
 *** S028267                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_10_Engine_Speed_Setpoint/DetectSat
 *** S028268                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_11_Engine_Speed_Regulation_Request/HysPos
 *** S028269                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_11_Engine_Speed_Regulation_Request/HysPos/Bascule
 ***                          RS
 *** S028270                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_12_Clutch_and_Engine_Regulation_Torques/DLowPassF
 ***                          ilter_TypeK1
 *** S028271                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_12_Clutch_and_Engine_Regulation_Torques/DLowPassF
 ***                          ilter_TypeK1/DLowPass_K_Part
 *** S028272                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_12_Clutch_and_Engine_Regulation_Torques/DLowPassF
 ***                          ilter_TypeK1/DetectSat1
 *** S028273                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_12_Clutch_and_Engine_Regulation_Torques/DLowPassF
 ***                          ilter_TypeK1/IniCdn
 *** S028274                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_12_Clutch_and_Engine_Regulation_Torques/DLowPassF
 ***                          ilter_TypeK1/UnitDly_ExtIni
 *** S028275                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_13_Primary_Shaft_Speed/SecureDivi
 *** S028276                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_13_Primary_Shaft_Speed/SecureDivi/DetectSat
 *** S028277                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_20_Sporting_Take_Off/BasculeRS
 *** S028278                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_21_Torque_Conversion_Rate/Counter
 *** S028279                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_21_Torque_Conversion_Rate/DLowPassFilter_TypeK2
 *** S028280                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_21_Torque_Conversion_Rate/rising_edge1
 *** S028281                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_21_Torque_Conversion_Rate/Counter/Counter_Part
 *** S028282                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_21_Torque_Conversion_Rate/Counter/DetectSat2
 *** S028283                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_21_Torque_Conversion_Rate/Counter/DetectSat3
 *** S028284                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 ***                          ut_Filtering_DCT/F02_21_Torque_Conversion_Rate/Counter/rising_edge
 *** S028285                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_21_Torque_Conversion_Rate/DLowPassFilter_TypeK2/D
 ***                          LowPass_K_Part
 *** S028286                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_21_Torque_Conversion_Rate/DLowPassFilter_TypeK2/D
 ***                          etectSat1
 *** S028287                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_21_Torque_Conversion_Rate/DLowPassFilter_TypeK2/I
 ***                          niCdn
 *** S028288                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_21_Torque_Conversion_Rate/DLowPassFilter_TypeK2/U
 ***                          nitDly_ExtIni
 *** S028289                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_01_Calcu
 ***                          lation_Type_Selection
 *** S028290                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torqu
 ***                          e_Calculation_Type_1
 *** S028291                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torqu
 ***                          e_Calculation_Type_2
 *** S028292                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_04_Torqu
 ***                          e_Weighting
 *** S028293                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torqu
 ***                          e_Calculation_Type_1/DLowPassFilter_TypeK1
 *** S028294                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torqu
 ***                          e_Calculation_Type_1/DLowPassFilter_TypeK4
 *** S028295                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torqu
 ***                          e_Calculation_Type_1/Product10
 *** S028296                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torqu
 ***                          e_Calculation_Type_1/Product11
 *** S028297                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torqu
 ***                          e_Calculation_Type_1/Product3
 *** S028298                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torqu
 ***                          e_Calculation_Type_1/Product7
 *** S028299                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torqu
 ***                          e_Calculation_Type_1/Product9
 *** S028300                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torqu
 ***                          e_Calculation_Type_1/DLowPassFilter_TypeK1/DLowPass_K_Part
 *** S028301                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torqu
 ***                          e_Calculation_Type_1/DLowPassFilter_TypeK1/DetectSat1
 *** S028302                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torqu
 ***                          e_Calculation_Type_1/DLowPassFilter_TypeK1/IniCdn
 *** S028303                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torqu
 ***                          e_Calculation_Type_1/DLowPassFilter_TypeK1/UnitDly_ExtIni
 *** S028304                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torqu
 ***                          e_Calculation_Type_1/DLowPassFilter_TypeK4/DLowPass_K_Part
 *** S028305                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torqu
 ***                          e_Calculation_Type_1/DLowPassFilter_TypeK4/DetectSat1
 *** S028306                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torqu
 ***                          e_Calculation_Type_1/DLowPassFilter_TypeK4/IniCdn
 *** S028307                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torqu
 ***                          e_Calculation_Type_1/DLowPassFilter_TypeK4/UnitDly_ExtIni
 *** S028308                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torqu
 ***                          e_Calculation_Type_2/DLowPassFilter_TypeK1
 *** S028309                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torqu
 ***                          e_Calculation_Type_2/DLowPassFilter_TypeK2
 *** S028310                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torqu
 ***                          e_Calculation_Type_2/DLowPassFilter_TypeK1/DLowPass_K_Part
 *** S028311                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torqu
 ***                          e_Calculation_Type_2/DLowPassFilter_TypeK1/DetectSat1
 *** S028312                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torqu
 ***                          e_Calculation_Type_2/DLowPassFilter_TypeK1/IniCdn
 *** S028313                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torqu
 ***                          e_Calculation_Type_2/DLowPassFilter_TypeK1/UnitDly_ExtIni
 *** S028314                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torqu
 ***                          e_Calculation_Type_2/DLowPassFilter_TypeK2/DLowPass_K_Part
 *** S028315                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torqu
 ***                          e_Calculation_Type_2/DLowPassFilter_TypeK2/DetectSat1
 *** S028316                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torqu
 ***                          e_Calculation_Type_2/DLowPassFilter_TypeK2/IniCdn
 *** S028317                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
 *** ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torqu
 ***                          e_Calculation_Type_2/DLowPassFilter_TypeK2/UnitDly_ExtIni
 *** 
 *** SF-NODE   CORRESPONDING STATEFLOW NODE                           DESCRIPTION
 *** 
 *** TargetLink version      : 3.0.1 from 26-May-2009
 *** Code generator version  : Build Id 3.0.1.7 from 2009-May-06 15:28:18
 *** Copyright (c) 2006 dSPACE GmbH
\**************************************************************************************************/

#ifndef _TRABVX_028_TEV_FCT_C_
#define _TRABVX_028_TEV_FCT_C_

/*----------------------------------------------------------------------------*\
  DEFINES (OPT)
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  INCLUDES
\*----------------------------------------------------------------------------*/
#include "TraBVx_028_TEV_fct.h"
#include "TraBVx_028_lut.h"
#include "TraBVx_028_calibrations.h"
#include "SC.h"
#include "dsfxp.h"
/*----------------------------------------------------------------------------*\
  DEFINES
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  TYPEDEFS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  ENUMS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  VARIABLES
\*----------------------------------------------------------------------------*/

#define TRABVX_START_SEC_CONST_UNSPECIFIED
#include "TraBVx_MemMap.h"
/******************************************************************************\
   AR_SEC_CONST_UNSPECIFIED_STATIC: Const UNSPECIFIED bits for AUTOSAR modules | Width: N.A.
\******************************************************************************/
AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS2I2T523 S028108_CoPt_s__ng1000AMT_T_map = {
   11 /* Nx:  */, 
   (const SInt8 *) &(CoPt_noTarGearV1000AMT_A[0]) /* x_table: vector with x-values */, 
   (const UInt16 *) &(CoPt_spdVehNEng1000AMT_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab2DS34I2T4196 S028109_CoPt_f__ReqDynAMT_M_map = {
   8 /* Nx:  */, 
   9 /* Ny:  */, 
   (const SInt16 *) &(CoPt_tqEfcTqAirReqAMTX_A[0]) /* x_table: vector with x-values */, 
   (const SInt16 *) &(CoPt_nDeltaTqAirReqAMTY_A[0]) /* y_table: vector with y-values */, 
   (const UInt16 *) &(CoPt_facTqAirReqDynAMT_M[0][0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab2DS34I2T4196 S028109_CoPt_f__ReqSptAMT_M_map = {
   8 /* Nx:  */, 
   9 /* Ny:  */, 
   (const SInt16 *) &(CoPt_tqEfcTqAirReqAMTX_A[0]) /* x_table: vector with x-values */, 
   (const SInt16 *) &(CoPt_nDeltaTqAirReqAMTY_A[0]) /* y_table: vector with y-values */, 
   (const UInt16 *) &(CoPt_facTqAirReqSptAMT_M[0][0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab2DS34I2T4196 S028109_CoPt_f__eqCmftAMT_M_map = {
   8 /* Nx:  */, 
   9 /* Ny:  */, 
   (const SInt16 *) &(CoPt_tqEfcTqAirReqAMTX_A[0]) /* x_table: vector with x-values */, 
   (const SInt16 *) &(CoPt_nDeltaTqAirReqAMTY_A[0]) /* y_table: vector with y-values */, 
   (const UInt16 *) &(CoPt_facTqAirReqCmftAMT_M[0][0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS2I2T521 S028110_CoPt_f__iTqDecAMT_T_map = {
   5 /* Nx:  */, 
   (const UInt16 *) &(CoPt_pAirExtMesAltiAMT_A[0]) /* x_table: vector with x-values */, 
   (const UInt16 *) &(CoPt_facAltiTqDecAMT_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab2DS34I2T16673 S028110_CoPt_t__DecDynAMT_M_map = {
   10 /* Nx:  */, 
   9 /* Ny:  */, 
   (const UInt16 *) &(CoPt_nEngTqAirReqAMTX_A[0]) /* x_table: vector with x-values */, 
   (const SInt16 *) &(CoPt_nDeltaTqAirReqAMTY_A[0]) /* y_table: vector with y-values */, 
   (const SInt16 *) &(CoPt_tqDecDynAMT_M[0][0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab2DS34I2T16673 S028110_CoPt_t__DecSptAMT_M_map = {
   10 /* Nx:  */, 
   9 /* Ny:  */, 
   (const UInt16 *) &(CoPt_nEngTqAirReqAMTX_A[0]) /* x_table: vector with x-values */, 
   (const SInt16 *) &(CoPt_nDeltaTqAirReqAMTY_A[0]) /* y_table: vector with y-values */, 
   (const SInt16 *) &(CoPt_tqDecSptAMT_M[0][0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab2DS34I2T16673 S028110_CoPt_t__ecCmftAMT_M_map = {
   10 /* Nx:  */, 
   9 /* Ny:  */, 
   (const UInt16 *) &(CoPt_nEngTqAirReqAMTX_A[0]) /* x_table: vector with x-values */, 
   (const SInt16 *) &(CoPt_nDeltaTqAirReqAMTY_A[0]) /* y_table: vector with y-values */, 
   (const SInt16 *) &(CoPt_tqDecCmftAMT_M[0][0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS2I2T521 S028111_CoPt_f__TqNRegAMT_T_map = {
   5 /* Nx:  */, 
   (const UInt16 *) &(CoPt_pAirExtMesAltiAMT_A[0]) /* x_table: vector with x-values */, 
   (const UInt16 *) &(CoPt_facAltiTqNRegAMT_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab2DS34I2T16673 S028111_CoPt_t__RegDynAMT_M_map = {
   10 /* Nx:  */, 
   9 /* Ny:  */, 
   (const UInt16 *) &(CoPt_nEngTqAirReqAMTX_A[0]) /* x_table: vector with x-values */, 
   (const SInt16 *) &(CoPt_nDeltaTqAirReqAMTY_A[0]) /* y_table: vector with y-values */, 
   (const SInt16 *) &(CoPt_tqNRegDynAMT_M[0][0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab2DS34I2T16673 S028111_CoPt_t__RegSptAMT_M_map = {
   10 /* Nx:  */, 
   9 /* Ny:  */, 
   (const UInt16 *) &(CoPt_nEngTqAirReqAMTX_A[0]) /* x_table: vector with x-values */, 
   (const SInt16 *) &(CoPt_nDeltaTqAirReqAMTY_A[0]) /* y_table: vector with y-values */, 
   (const SInt16 *) &(CoPt_tqNRegSptAMT_M[0][0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab2DS34I2T16673 S028111_CoPt_t__egCmftAMT_M_map = {
   10 /* Nx:  */, 
   9 /* Ny:  */, 
   (const UInt16 *) &(CoPt_nEngTqAirReqAMTX_A[0]) /* x_table: vector with x-values */, 
   (const SInt16 *) &(CoPt_nDeltaTqAirReqAMTY_A[0]) /* y_table: vector with y-values */, 
   (const SInt16 *) &(CoPt_tqNRegCmftAMT_M[0][0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS2I2T521 S028112_CoPt_f__iTqIncAMT_T_map = {
   5 /* Nx:  */, 
   (const UInt16 *) &(CoPt_pAirExtMesAltiAMT_A[0]) /* x_table: vector with x-values */, 
   (const UInt16 *) &(CoPt_facAltiTqIncAMT_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab2DS34I2T16676 S028112_CoPt_t__IncDynAMT_M_map = {
   8 /* Nx:  */, 
   9 /* Ny:  */, 
   (const SInt16 *) &(CoPt_tqReqTqAirReqAMTX_A[0]) /* x_table: vector with x-values */, 
   (const SInt16 *) &(CoPt_tqDeltaTqAirReqAMTY_A[0]) /* y_table: vector with y-values */, 
   (const SInt16 *) &(CoPt_tqDeltaIncDynAMT_M[0][0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab2DS34I2T16676 S028112_CoPt_t__IncSptAMT_M_map = {
   8 /* Nx:  */, 
   9 /* Ny:  */, 
   (const SInt16 *) &(CoPt_tqReqTqAirReqAMTX_A[0]) /* x_table: vector with x-values */, 
   (const SInt16 *) &(CoPt_tqDeltaTqAirReqAMTY_A[0]) /* y_table: vector with y-values */, 
   (const SInt16 *) &(CoPt_tqDeltaIncSptAMT_M[0][0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab2DS34I2T16676 S028112_CoPt_t__ncCmftAMT_M_map = {
   8 /* Nx:  */, 
   9 /* Ny:  */, 
   (const SInt16 *) &(CoPt_tqReqTqAirReqAMTX_A[0]) /* x_table: vector with x-values */, 
   (const SInt16 *) &(CoPt_tqDeltaTqAirReqAMTY_A[0]) /* y_table: vector with y-values */, 
   (const SInt16 *) &(CoPt_tqDeltaIncCmftAMT_M[0][0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS2I4T0 S02811_CoPt_idxPtSptAT_T_map = {
   6 /* Nx:  */, 
   (const UInt8 *) &(CoPt_idxPtSptThdAT_A[0]) /* x_table: vector with x-values */, 
   (const UInt8 *) &(CoPt_idxPtSptAT_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS2I2T521 S028150_CoPt_f__ctSliping_T_map = {
   9 /* Nx:  */, 
   (const UInt16 *) &(CoPt_nEngAJ_A[0]) /* x_table: vector with x-values */, 
   (const UInt16 *) &(CoPt_facDeacAJActSliping_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS2I2T521 S028150_CoPt_f__otSliping_T_map = {
   9 /* Nx:  */, 
   (const UInt16 *) &(CoPt_nEngAJ_A[0]) /* x_table: vector with x-values */, 
   (const UInt16 *) &(CoPt_facAcvAJPotSliping_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS2I2T521 S028150_CoPt_facDeacAJ_T_map = {
   9 /* Nx:  */, 
   (const UInt16 *) &(CoPt_nEngAJ_A[0]) /* x_table: vector with x-values */, 
   (const UInt16 *) &(CoPt_facDeacAJ_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab2DS34I2T25 S028154_CoPt_bAuthCrawl_M_map = {
   6 /* Nx:  */, 
   6 /* Ny:  */, 
   (const UInt16 *) &(CoPt_pAirX_A[0]) /* x_table: vector with x-values */, 
   (const SInt8 *) &(CoPt_tAirY_A[0]) /* y_table: vector with y-values */, 
   (const UInt8 *) &(CoPt_bAuthCrawl_M[0][0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS0I2T1042 S028157_CoPt_t__WupModDsl_T_map = {
   8 /* Nx:  */, 
   (const UInt32 *) &(CoPt_dstVehTotMes_A[0]) /* x_table: vector with x-values */, 
   (const UInt32 *) &(CoPt_tiMaxWupModDsl_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab2DS34I2T4185 S028158_CoPt_facNMinTqMax_M_map = {
   6 /* Nx:  */, 
   6 /* Ny:  */, 
   (const UInt16 *) &(CoPt_pAirX_A[0]) /* x_table: vector with x-values */, 
   (const SInt8 *) &(CoPt_tAirY_A[0]) /* y_table: vector with y-values */, 
   (const UInt16 *) &(CoPt_facNMinTqMax_M[0][0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS0I2T523 S028163_CoPt_facTiFrzTrb_T_map = {
   11 /* Nx:  */, 
   (const SInt8 *) &(CoPt_noGearFrzTrb_A[0]) /* x_table: vector with x-values */, 
   (const UInt16 *) &(CoPt_facTiFrzTrb_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab2DS0I2T4193 S028163_CoPt_tiFrzTrb_M_map = {
   10 /* Nx:  */, 
   9 /* Ny:  */, 
   (const UInt16 *) &(CoPt_nEngTiFrzTrbX_A[0]) /* x_table: vector with x-values */, 
   (const SInt16 *) &(CoPt_nDeltaTiFrzTrbY_A[0]) /* y_table: vector with y-values */, 
   (const UInt16 *) &(CoPt_tiFrzTrb_M[0][0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS2I4T0 S028192_CoPt_idxPtSptHyb_T_map = {
   6 /* Nx:  */, 
   (const UInt8 *) &(CoPt_idxPtSptThdHyb_A[0]) /* x_table: vector with x-values */, 
   (const UInt8 *) &(CoPt_idxPtSptHyb_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS2I4T0 S028208_CoPt_n__IDGainHyb_T_map = {
   28 /* Nx:  */, 
   (const UInt8 *) &(CoPt_stNRegTypHyb_A[0]) /* x_table: vector with x-values */, 
   (const UInt8 *) &(CoPt_noTypPIDGainHyb_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS2I4T523 S028211_CoPt_rCnvTqHyb_T_map = {
   11 /* Nx:  */, 
   (const SInt8 *) &(CoPt_noGearHyb_A[0]) /* x_table: vector with x-values */, 
   (const UInt16 *) &(CoPt_rCnvTqHyb_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS0I4T0 S028235_CoPt_idxPtSptDCT_T_map = {
   6 /* Nx:  */, 
   (const UInt8 *) &(CoPt_idxPtSptThdDCT_A[0]) /* x_table: vector with x-values */, 
   (const UInt8 *) &(CoPt_idxPtSptDCT_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS0I2T523 S028247_CoPt_s__ng1000DCT_T_map = {
   11 /* Nx:  */, 
   (const SInt8 *) &(CoPt_noTarGearV1000DCT_A[0]) /* x_table: vector with x-values */, 
   (const UInt16 *) &(CoPt_spdVehNEng1000DCT_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS0I4T0 S028252_CoPt_n__IDGainDCT_T_map = {
   32 /* Nx:  */, 
   (const UInt8 *) &(CoPt_stNRegTypDCT_A[0]) /* x_table: vector with x-values */, 
   (const UInt8 *) &(CoPt_noTypPIDGainDCT_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS0I4T523 S028255_CoPt_rCnvTqDCT_T_map = {
   11 /* Nx:  */, 
   (const SInt8 *) &(CoPt_noGearDCT_A[0]) /* x_table: vector with x-values */, 
   (const UInt16 *) &(CoPt_rCnvTqDCT_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS0I2T2081 S028261_CoPt_t__sCrawlDCT_T_map = {
   8 /* Nx:  */, 
   (const UInt16 *) &(CoPt_nEngTqAirDCT_A[0]) /* x_table: vector with x-values */, 
   (const SInt16 *) &(CoPt_tqAirOfsCrawlDCT_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS0I2T2084 S028261_CoPt_tqAirOfsDCT_T_map = {
   9 /* Nx:  */, 
   (const SInt16 *) &(CoPt_nErrTqAirDCT_A[0]) /* x_table: vector with x-values */, 
   (const SInt16 *) &(CoPt_tqAirOfsDCT_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS0I2T524 S028292_CoPt_facFfNRegDCT_T_map = {
   9 /* Nx:  */, 
   (const SInt16 *) &(CoPt_nErrFfNRegDCT_A[0]) /* x_table: vector with x-values */, 
   (const UInt16 *) &(CoPt_facFfNRegDCT_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS2I2T2084 S02842_CoPt_tq__GBxLimSIP_T_map = {
   7 /* Nx:  */, 
   (const SInt16 *) &(CoPt_nDeltaIdlEng_A[0]) /* x_table: vector with x-values */, 
   (const SInt16 *) &(CoPt_tqMinGBxLimSIP_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS2I2T2083 S02844_CoPt_tqLimSIPORng_T_map = {
   11 /* Nx:  */, 
   (const SInt8 *) &(CoPt_noGearTqLim_A[0]) /* x_table: vector with x-values */, 
   (const SInt16 *) &(CoPt_tqLimSIPORng_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS2I2T2081 S02845_CoPt_tqMaxGBxLimHi_T_map = {
   7 /* Nx:  */, 
   (const UInt16 *) &(CoPt_nEngTqMaxGBx_A[0]) /* x_table: vector with x-values */, 
   (const SInt16 *) &(CoPt_tqMaxGBxLimHi_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS2I2T2081 S02845_CoPt_tqMaxGBxLimLo_T_map = {
   7 /* Nx:  */, 
   (const UInt16 *) &(CoPt_nEngTqMaxGBx_A[0]) /* x_table: vector with x-values */, 
   (const SInt16 *) &(CoPt_tqMaxGBxLimLo_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS2I2T2084 S02845_CoPt_tqMinGBxLim_T_map = {
   7 /* Nx:  */, 
   (const SInt16 *) &(CoPt_nDeltaIdlEng_A[0]) /* x_table: vector with x-values */, 
   (const SInt16 *) &(CoPt_tqMinGBxLim_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS2I4T523 S02863_CoPt_rCnvTqMT_T_map = {
   10 /* Nx:  */, 
   (const SInt8 *) &(CoPt_noGearMT_A[0]) /* x_table: vector with x-values */, 
   (const UInt16 *) &(CoPt_rCnvTqMT_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS2I4T0 S02877_CoPt_idxPtSptAMT_T_map = {
   6 /* Nx:  */, 
   (const UInt8 *) &(CoPt_idxPtSptThdAMT_A[0]) /* x_table: vector with x-values */, 
   (const UInt8 *) &(CoPt_idxPtSptAMT_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_TraBVx_028_Tab1DS2I4T523 S02897_CoPt_rCnvTqAMT_T_map = {
   11 /* Nx:  */, 
   (const SInt8 *) &(CoPt_noGearAMT_A[0]) /* x_table: vector with x-values */, 
   (const UInt16 *) &(CoPt_rCnvTqAMT_T[0]) /* z_table: matrix with z-values */
};

#define TRABVX_STOP_SEC_CONST_UNSPECIFIED
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_GLOBAL_16BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   AR_IF_GLOBAL_16BIT: Global 16 bits for AUTOSAR modules | Width: 16
\******************************************************************************/
AR_IF_GLOBAL_16BIT UInt16 CoPt_facAntiJerk_out /* 
   Unit       : -
   Description: Pondration du couple d'agrment curatif
   LSB: 2^-8 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_16BIT UInt16 CoPt_nMinTqMaxGBxMsg_out /* 
   Unit       : RPM
   Description: Rgime mini au couple max (message intersystme)
   LSB: 2^-2 OFF:  0 MIN/MAX:  0 .. 8000 */;
AR_IF_GLOBAL_16BIT UInt16 CoPt_nPrimShaftTar_out /* 
   Unit       : RPM
   Description: Rgime arbre primaire en rapport cible
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 8000 */;
AR_IF_GLOBAL_16BIT UInt16 CoPt_nPrimShaft_out /* 
   Unit       : RPM
   Description: Rgime arbre primaire
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 8000 */;
AR_IF_GLOBAL_16BIT UInt16 CoPt_nTar_out /* 
   Unit       : RPM
   Description: Rgime cible en rgulation par la BV
   LSB: 2^-2 OFF:  0 MIN/MAX:  0 .. 8000 */;
AR_IF_GLOBAL_16BIT UInt16 CoPt_nTrb_out /* 
   Unit       : RPM
   Description: Rgime turbine
   LSB: 2^-2 OFF:  0 MIN/MAX:  0 .. 8000 */;
AR_IF_GLOBAL_16BIT UInt16 CoPt_rCnvTq_out /* 
   Unit       : -
   Description: Taux de conversion de couple
   LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 20 */;
AR_IF_GLOBAL_16BIT SInt16 CoPt_tOilGBx_out /* 
   Unit       : C
   Description: Temprature d'huile BV
   LSB: 2^-2 OFF:  0 MIN/MAX:  -50 .. 200 */;
AR_IF_GLOBAL_16BIT UInt16 CoPt_tiDeacPrfMod_out /* 
   Unit       : s
   Description: Temps de dsactivation de la demande ocerboost/perfo
   LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 10 */;
AR_IF_GLOBAL_16BIT SInt16 CoPt_tqAirMaxGBx_out /* 
   Unit       : N.m
   Description: Couple max admissible par la BV pour la branche air
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 CoPt_tqCnvClu_out /* 
   Unit       : N.m
   Description: Couple prlev par le convertisseur de couple
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 CoPt_tqFfNReg_out /* 
   Unit       : N.m
   Description: Couple de feed-forward pour la rgulation de rgime
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 CoPt_tqMaxClu_out /* 
   Unit       : N.m
   Description: Couple transmissible par l'embrayage
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 CoPt_tqMaxGBxAir_out /* 
   Unit       : N.m
   Description: Couple max BV pour le pilotage de la branche air
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 CoPt_tqMaxGBx_nReg_out /* 
   Unit       : N.m
   Description: Couple de limitation BV en rgulation de rgime
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 CoPt_tqMaxGBx_out /* 
   Unit       : N.m
   Description: Couple max admissible par la BV
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 CoPt_tqMinGBxMsg_out /* 
   Unit       : N.m
   Description: Couple mini (message intersystme)
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 CoPt_tqReqClu_out /* 
   Unit       : N.m
   Description: Consigne de couple embrayage
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 Re_TraBVx_028_TEV_CoPt_tqGBxLossNReg_irv_out /* 
   Unit       : N.m
   Description: Couple de pertes BV en rgulation de rgime
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_028_CoCha_tqEfcAirReq_in /* 
   Unit       : N.m
   Description: Couple air coordonn avec les consignes de couple ESP
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT UInt16 TraBVx_028_CoPt_facAntiJerkExt_in /* 
   Unit       : -
   Description: Pondration du couple d'agrment curatif extrieure
   LSB: 2^-8 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_16BIT UInt16 TraBVx_028_CoVSCtl_rAccPEngTrv_in /* 
   Unit       : %
   Description: Position pdale coordonne
   LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 100 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_028_CoVSCtl_tqSIPTar_in /* 
   Unit       : N.m
   Description: Couple cible en SIP de sortie de la coordination XVV
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_028_EngLim_tqEfcMaxNReg_in /* 
   Unit       : N.m
   Description: Couple de limitation en effectif pour la rgulation de rgime BV
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_028_EngLim_tqEfcMinCurCutOffTrv_in /* 
   Unit       : N.m
   Description: Couple mini avec coupure transversal
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_028_EngLim_tqEfcMinCurTrv_in /* 
   Unit       : N.m
   Description: Couple mini hors coupure transversal
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_028_EngLim_tqEfcNRegTakeOffLim_in /* 
   Unit       : N.m
   Description: Couple effectif de limitation max pour la rgulation de rgime
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT UInt16 TraBVx_028_Ext_nEng_in /* 
   Unit       : RPM
   Description: Rgime moteur au PMH
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 7500 */;
AR_IF_GLOBAL_16BIT UInt16 TraBVx_028_Ext_pAirExtMes_in /* 
   Unit       : mbar
   Description: Pression atmosphrique
   LSB: 2^0 OFF:  0 MIN/MAX:  500 .. 1500 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_028_Ext_tCoMes_in /* 
   Unit       : C
   Description: Temprature d eau
   LSB: 2^0 OFF:  0 MIN/MAX:  -40 .. 214 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_028_Ext_tOilGBx_in /* 
   Unit       : C
   Description: temprature d'huile boite
   LSB: 2^0 OFF:  0 MIN/MAX:  -40 .. 250 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_028_TqCmp_tqSumLossCmp_in /* 
   Unit       : N.m
   Description: Couple de pertes globales  compenser
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT UInt16 TraBVx_028_TqSys_nTarIdl_in /* 
   Unit       : RPM
   Description: Rgime de ralenti cible final
   LSB: 2^-2 OFF:  0 MIN/MAX:  0 .. 8000 */;
AR_IF_GLOBAL_16BIT UInt16 TraBVx_028_TqSys_tiDeacOvbReq_in /* 
   Unit       : s
   Description: Temps de dsactivation de la demande overboost/perfo
   LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 10 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_028_TqSys_tqEfcIdl_in /* 
   Unit       : N.m
   Description: Couple effectif du rgulateur ralenti avance Essence/Diesel
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT UInt16 TraBVx_028_Tra_nPrimShaft_in /* 
   Unit       : RPM
   Description: Rgime arbre primaire
   LSB: 2^-2 OFF:  0 MIN/MAX:  0 .. 8000 */;
AR_IF_GLOBAL_16BIT UInt16 TraBVx_028_Tra_nTar_in /* 
   Unit       : RPM
   Description: Rgime cible en rgulation
   LSB: 2^-2 OFF:  0 MIN/MAX:  0 .. 8000 */;
AR_IF_GLOBAL_16BIT UInt16 TraBVx_028_Tra_nTrb_in /* 
   Unit       : RPM
   Description: Rgime turbine
   LSB: 2^1 OFF:  0 MIN/MAX:  0 .. 8000 */;
AR_IF_GLOBAL_16BIT UInt16 TraBVx_028_Tra_rCnvTq_in /* 
   Unit       : -
   Description: Taux de conversion de couple
   LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 20 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_028_Tra_tqCnvClu_in /* 
   Unit       : N.m
   Description: Couple prlev par le convertisseur de couple
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_028_Tra_tqMaxClu_in /* 
   Unit       : N.m
   Description: Couple max admissible par l'embrayage
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_028_Tra_tqMaxGBx_in /* 
   Unit       : N.m
   Description: Couple max admissible par la boite
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_028_Tra_tqReqClu_in /* 
   Unit       : N.m
   Description: Consigne de couple embrayage
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_028_Tra_tqReqGBx_in /* 
   Unit       : N.m
   Description: Consigne de couple boite
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT UInt16 TraBVx_028_Veh_spdVeh_in /* 
   Unit       : km/h
   Description: Vitesse vehicule
   LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 500 */;

#define TRABVX_STOP_SEC_GLOBAL_16BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_GLOBAL_32BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   AR_IF_GLOBAL_32BIT: Global 32 bits for AUTOSAR modules | Width: 32
\******************************************************************************/
AR_IF_GLOBAL_32BIT UInt32 TraBVx_028_EOM_tiEngRun_in /* 
   Unit       : s
   Description: Temps pass depuis le dmarrage
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 4294967295 */;
AR_IF_GLOBAL_32BIT UInt32 TraBVx_028_Ext_dstVehTotMes_in /* 
   Unit       : km
   Description: Kilomtrage absolu
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 16777214 */;

#define TRABVX_STOP_SEC_GLOBAL_32BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_GLOBAL_8BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   AR_IF_GLOBAL_8BIT: Global 8 bits for AUTOSAR modules | Width: 8
\******************************************************************************/
AR_IF_GLOBAL_8BIT UInt8 CoPt_idxPrfGBxMsg_out /* 
   Unit       : -
   Description: Indice de perfo moteur (message intersystme)
   LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_8BIT UInt8 CoPt_idxPtSpt_out /* 
   Description: Indice de sportivit du GMP
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 100 */;
AR_IF_GLOBAL_8BIT SInt8 CoPt_noCylCutAuth_out /* 
   Description: Nombre de cylindre autoriss  tre coup
   LSB: 2^0 OFF:  0 MIN/MAX:  -1 .. 6 */;
AR_IF_GLOBAL_8BIT UInt8 CoPt_noDrivFilTyp_out /* 
   Description: Type d'agrment prventif demand
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 4 */;
AR_IF_GLOBAL_8BIT SInt8 CoPt_noEgdGear_out /* 
   Description: Rapport engag mcaniquement
   LSB: 2^0 OFF:  0 MIN/MAX:  -1 .. 9 */;
AR_IF_GLOBAL_8BIT SInt8 CoPt_noTarGear_out /* 
   Description: Rapport cible
   LSB: 2^0 OFF:  0 MIN/MAX:  -1 .. 9 */;
AR_IF_GLOBAL_8BIT UInt8 CoPt_posnLev_out /* 
   Description: Position levier
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 7 */;
AR_IF_GLOBAL_8BIT UInt8 CoPt_stClu_out /* 
   Description: Etat embrayage
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 3 */;
AR_IF_GLOBAL_8BIT UInt8 CoPt_stCnvCluFil_out /* 
   Description: Etat convertisseur filtr
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 2 */;
AR_IF_GLOBAL_8BIT UInt8 CoPt_stCpl_out /* 
   Description: Etat couplage
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 3 */;
AR_IF_GLOBAL_8BIT UInt8 CoPt_stCrawl_out /* 
   Description: Etat rampage
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 2 */;
AR_IF_GLOBAL_8BIT UInt8 CoPt_stDragRed_out /* 
   Description: Etat de la rduction de trane
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 3 */;
AR_IF_GLOBAL_8BIT UInt8 CoPt_stGBxMod_out /* 
   Description: Mode BV utilis
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 2 */;
AR_IF_GLOBAL_8BIT UInt8 CoPt_stGSTyp_out /* 
   Description: Type de changement de rapport
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 5 */;
AR_IF_GLOBAL_8BIT UInt8 CoPt_stGearRat_out /* 
   Description: Etat dmul
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 2 */;
AR_IF_GLOBAL_8BIT SInt8 CoPt_stVehDirEstim_out /* 
   Description: Sens de marche du vhicule
   LSB: 2^0 OFF:  0 MIN/MAX:  -1 .. 2 */;
AR_IF_GLOBAL_8BIT UInt8 CoPt_stVoltAltBoostReq_out /* 
   Description: Etat demande de boost de la tension alternateur
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 3 */;
AR_IF_GLOBAL_8BIT UInt8 Re_TraBVx_028_TEV_CoPt_noTypPIDGain_irv_out /* 
   Description: Type de rgulation de rgime
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 4 */;
AR_IF_GLOBAL_8BIT UInt8 Re_TraBVx_028_TEV_CoPt_stPhaGS_irv_out /* 
   Description: Phase de changement de rapport
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 2 */;
AR_IF_GLOBAL_8BIT SInt8 TraBVx_028_CoPt_noEgdGearCordIt_in /* 
   Description: Rapport de boite engag coordonn pour la structure couple
   LSB: 2^0 OFF:  0 MIN/MAX:  -1 .. 8 */;
AR_IF_GLOBAL_8BIT UInt8 TraBVx_028_Ext_posnGBxLev_in /* 
   Description: Position levier
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 13 */;
AR_IF_GLOBAL_8BIT UInt8 TraBVx_028_Ext_stGBxCf_in /* 
   Description: Type de boite de vitesse
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 2 */;
AR_IF_GLOBAL_8BIT UInt8 TraBVx_028_Ext_stTraTypCf_in /* 
   Description: Type de boite automatique ou pilot
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 7 */;
AR_IF_GLOBAL_8BIT SInt8 TraBVx_028_Ext_tAir_in /* 
   Unit       : C
   Description: Temprature d'air ambiant
   LSB: 2^0 OFF:  0 MIN/MAX:  -40 .. 100 */;
AR_IF_GLOBAL_8BIT UInt8 TraBVx_028_TqSys_stStrtEngTyp_in /* 
   Description: Type de dmarrage
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 7 */;
AR_IF_GLOBAL_8BIT UInt8 TraBVx_028_TqSys_stTypPwtCf_in /* 
   Description: Type de GMP prsent
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 2 */;
AR_IF_GLOBAL_8BIT UInt8 TraBVx_028_Tra_idxPtSpt_in /* 
   Description: Indice de sportivit du GMP
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 100 */;
AR_IF_GLOBAL_8BIT SInt8 TraBVx_028_Tra_noEgdGear_in /* 
   Description: Rapport engag mcaniquement
   LSB: 2^0 OFF:  0 MIN/MAX:  -1 .. 9 */;
AR_IF_GLOBAL_8BIT SInt8 TraBVx_028_Tra_noTarGear_in /* 
   Description: Rapport cible
   LSB: 2^0 OFF:  0 MIN/MAX:  -1 .. 9 */;
AR_IF_GLOBAL_8BIT UInt8 TraBVx_028_Tra_stClu_in /* 
   Description: Etat embrayage
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 3 */;
AR_IF_GLOBAL_8BIT UInt8 TraBVx_028_Tra_stCnvClu_in /* 
   Description: Etat convertisseur
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 3 */;
AR_IF_GLOBAL_8BIT UInt8 TraBVx_028_Tra_stCpl_in /* 
   Description: Etat couplage
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 3 */;
AR_IF_GLOBAL_8BIT UInt8 TraBVx_028_Tra_stCrawl_in /* 
   Description: Etat rampage
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 2 */;
AR_IF_GLOBAL_8BIT UInt8 TraBVx_028_Tra_stDragRed_in /* 
   Description: Etat de la rduction de trane
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 3 */;
AR_IF_GLOBAL_8BIT UInt8 TraBVx_028_Tra_stGBxMod_in /* 
   Description: Programme BV slectionn
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 3 */;
AR_IF_GLOBAL_8BIT UInt8 TraBVx_028_Tra_stGSTyp_in /* 
   Description: Type de changement de rapport
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 7 */;
AR_IF_GLOBAL_8BIT UInt8 TraBVx_028_Tra_stGearRat_in /* 
   Description: Etat dmul
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 2 */;
AR_IF_GLOBAL_8BIT UInt8 TraBVx_028_Tra_stPhaGearShift_in /* 
   Description: Phase de changement de rapport
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 3 */;
AR_IF_GLOBAL_8BIT SInt8 TraBVx_028_Tra_stVehDirEstim_in /* 
   Description: Sens de marche du vhicule
   LSB: 2^0 OFF:  0 MIN/MAX:  -1 .. 2 */;

#define TRABVX_STOP_SEC_GLOBAL_8BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_GLOBAL_BOOLEAN
#include "TraBVx_MemMap.h"

/******************************************************************************\
   AR_IF_GLOBAL_BOOLEAN: Global boolean for AUTOSAR modules | Width: 8
\******************************************************************************/
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bAcvCycMod_out /* 
   Description: Boolen d'activation du mode cycle
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bAcvDynTqResCrawl_out /* 
   Description: Activation des rserves pour rampage dynamique
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bAcvIdlCrawl_out /* 
   Description: Boolen d'activation de la consigne de ralenti spcifique au rampage BVMP
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bAcvNRegReq_out /* 
   Description: Demande d'activation de la rgulation de rgime
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bAcvSptTakeOff_out /* 
   Description: Dcollage perfo
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bAcvStatTqResCrawl_out /* 
   Description: Activation des rserves pour rampage statiques
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bAcvTqNCord_out /* 
   Description: Boolen d'intervention BV hors SIP
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bAcvWupMod_out /* 
   Description: Demande Mode BVA/BVMP mise en temprature
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bAuthCrawl_out /* 
   Description: Autorisation de rampage
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bBrioUHAuth_out /* 
   Description: Autorisation d'activation de la stratgie de brio
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bDiagSIPORng_out /* 
   Description: Diagnostique de temps de passage dpass
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bEngCrawlAuth_out /* 
   Description: Flag d'autorisation de rampage envoy par le TCU
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bFrzAC_out /* 
   Description: Demande de figeage du compresseur de climatisation
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bFrzEGR_out /* 
   Description: Demande de figeage de l'EGR
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bFrzTrbSt_out /* 
   Description: Demande de figeage de l'tat du turbo
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bInhAC_out /* 
   Description: Demande d'inhibition du compresseur de climatisation
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bInhEGR_out /* 
   Description: Demande de coupure EGR
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bInhRecup_out /* 
   Description: Demande d'inhibition de la stratgie de rcupration
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bInjCutDynAuth3_out /* 
   Description: Autorisation d'activation de la coupure dynamique
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bPrepSIP_out /* 
   Description: Demande de prparation de changement de rapport
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bPrfModReq_out /* 
   Description: Demande de mode perfo
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bSIP_out /* 
   Description: Changement de rapport en cours
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bSmkFil_out /* 
   Description: Demande de limitation de la chute des cartos fumes
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bSpdVehLoDet_out /* 
   Description: Flag d'arrt strict du vhicule
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bTakeOff_out /* 
   Description: Etat dcollage
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bTqAltFrzReq_out /* 
   Description: Demande de figeage du couple alternateur
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bTqAltGrdLimReq_out /* 
   Description: Demande de limitation de gradient du couple alternateur
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_bTqTx_out /* 
   Description: Etat transmission de couple
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean CoPt_stDrvTra_out /* 
   Description: Etat de la chaine de traction
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean Re_TraBVx_028_TEV_CoPt_bInhNCross_irv_out /* 
   Description: Demande d'inhibition de la stratgie de croisement de rgime
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_028_CoPtUH_bRStrtTypAT_in /* 
   Description: Typage de redmarrage pour BVA
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_028_EOM_bTWCHeatPha_in /* 
   Description: Flag de chauffe cata en cours
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_028_FRM_bInhCoPtCrawl_in /* 
   Description: Flag d'inhibition de la fonction de rampage
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_028_FRM_bInhCoPtSIP_in /* 
   Description: Inhibition des fonctions BV en cas de perte de communication
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_028_InjSys_bFuCutOff_in /* 
   Description: Flag de coupure totale
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_028_TqSys_bAcvCllIt_in /* 
   Description: Demande de bouclage
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_028_TqSys_bAcvOvbReq_in /* 
   Description: Flag de demande Overboost/perfo (condition conducteur)
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_028_TqSys_bTypFu_in /* 
   Description: Type de carburant
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_028_Tra_bEngCrawlAuth_in /* 
   Description: Engine crawling function authorization
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_028_Tra_bFrzAC_in /* 
   Description: Demande de figeage du compresseur de climatisation
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_028_Tra_bInhAC_in /* 
   Description: Torque inhibition request for AC compressor
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_028_Tra_bNRegReq_in /* 
   Description: Demande de rgulation de rgime
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_028_Tra_bNRegTyp_in /* 
   Description: Type d'accostage
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_028_Tra_bSIPPrep_in /* 
   Description: Demande de prparation de changement de rapport
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_028_Tra_bSIP_in /* 
   Description: Changement de rapport en cours
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_028_Tra_bSpdVehLoDet_in /* 
   Description: Flag for plain vehicle stop
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_028_Tra_bTqTx_in /* 
   Description: Etat transmission de couple
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_028_Tra_bVoltAltBoostReqGBx_in /* 
   Description: flux de demande de boost issu du CAN DCT.
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;

#define TRABVX_STOP_SEC_GLOBAL_BOOLEAN
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_16BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobal: SLStaticGlobal = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8BIT AR_S
   EC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 16
\******************************************************************************/
static SInt16 S028144_Multiport_Switch[17] /* different scalings */;

#define TRABVX_STOP_SEC_VAR_16BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_16BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobalInit: SLStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 16
\******************************************************************************/
static UInt16 CoPt_nPrimShaftAT;
static UInt16 CoPt_nPrimShaftMT;
static UInt16 CoPt_nTarMT /* LSB: 2^-2 OFF:  0 MIN/MAX:  0 .. 16383.75 */;
static UInt16 CoPt_nTrbAMT /* LSB: 2^-2 OFF:  0 MIN/MAX:  0 .. 16383.75 */;
static UInt16 CoPt_nTrbHyb /* LSB: 2^-2 OFF:  0 MIN/MAX:  0 .. 16383.75 */;
static UInt16 CoPt_nTrbMT /* LSB: 2^-2 OFF:  0 MIN/MAX:  0 .. 16383.75 */;
static SInt16 CoPt_tOilGBxAMT /* LSB: 2^-2 OFF:  0 MIN/MAX:  -8192 .. 8191.75 */;
static SInt16 CoPt_tOilGBxHyb /* LSB: 2^-2 OFF:  0 MIN/MAX:  -8192 .. 8191.75 */;
static SInt16 CoPt_tOilGBxMT /* LSB: 2^-2 OFF:  0 MIN/MAX:  -8192 .. 8191.75 */;
static SInt16 CoPt_tqAirMaxGBxAMT /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 CoPt_tqAirMaxGBxHyb /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 CoPt_tqAirMaxGBxMT /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 CoPt_tqAirReqGBxHyb /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 CoPt_tqAirReqGBxMT /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 CoPt_tqCnvCluAMT /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 CoPt_tqCnvCluHyb /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 CoPt_tqCnvCluMT /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 CoPt_tqGBxLossNRegMT /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 CoPt_tqMaxCluAT /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 CoPt_tqMaxCluMT /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 CoPt_tqMaxGBxAMT /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 CoPt_tqMaxGBxAirAMT /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 CoPt_tqMaxGBxAirHyb /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 CoPt_tqMaxGBxAirMT /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 CoPt_tqMaxGBxHyb /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 CoPt_tqMaxGBxMT /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 CoPt_tqMaxGBx_nRegAMT /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 CoPt_tqMaxGBx_nRegHyb /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 CoPt_tqMaxGBx_nRegMT /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 CoPt_tqReqCluAT /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 CoPt_tqReqCluMT /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 CoPt_tqReqGBxHyb /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 CoPt_tqReqGBxMT /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static UInt16 IF_S028234_Constant5;

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
static UInt16 UnitDelay1 /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 511.9921875 */;
#endif

 
/* TraBVx_bHybAcv_SC */
static UInt16 UnitDelay125 /* LSB: 2^-11 OFF:  0 MIN/MAX:  0 .. 31.99951171875 */;
static SInt16 UnitDelay127 /* LSB: 2^-2 OFF:  0 MIN/MAX:  -8192 .. 8191.75 */;
static SInt16 UnitDelay141 /* LSB: 2^-2 OFF:  0 MIN/MAX:  -8192 .. 8191.75 */;
static UInt16 UnitDelay4 /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 511.9921875 */;
static SInt16 UnitDelay51 /* LSB: 2^-2 OFF:  0 MIN/MAX:  -8192 .. 8191.75 */;
static SInt16 UnitDelay56 /* LSB: 2^-2 OFF:  0 MIN/MAX:  -8192 .. 8191.75 */;
static SInt16 UnitDelay62 /* LSB: 2^-2 OFF:  0 MIN/MAX:  -8192 .. 8191.75 */;
static UInt16 UnitDelay9 /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 511.9921875 */;
static UInt16 UnitDelay91 /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 511.9921875 */;
static UInt16 UnitDelay92 /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 511.9921875 */;
static UInt16 UnitDelay93 /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 511.9921875 */;
static UInt16 X_S028126_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;
static UInt16 X_S028136_Unit_Delay2 /* LSB: 2^-11 OFF:  0 MIN/MAX:  0 .. 31.99951171875 */;
static UInt16 X_S028150_UnitDelay /* LSB: 2^-8 OFF:  0 MIN/MAX:  0 .. 255.99609375 */;
static UInt16 X_S028163_UnitDelay1 /* LSB: 2^-14 OFF:  0 MIN/MAX:  0 .. 3.9999389648438 */;
static UInt16 X_S028167_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 400 */;
static UInt16 X_S028176_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;
static UInt16 X_S028177_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
static UInt16 X_S028213_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;
#endif

 
/* TraBVx_bHybAcv_SC */

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
static UInt16 X_S028221_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;
#endif

 
/* TraBVx_bHybAcv_SC */
static SInt16 X_S028274_Unit_Delay2 /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static UInt16 X_S028288_Unit_Delay2 /* LSB: 2^-11 OFF:  0 MIN/MAX:  0 .. 31.99951171875 */;
static UInt16 X_S028303_Unit_Delay2 /* LSB: 2^-3 OFF:  0 MIN/MAX:  0 .. 8191.875 */;
static SInt16 X_S028307_Unit_Delay2 /* LSB: 2^4 OFF:  0 MIN/MAX:  -524288 .. 524272 */;
static SInt16 X_S028313_Unit_Delay2 /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 X_S028317_Unit_Delay2 /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static UInt16 X_S02850_UnitDelay;
static UInt16 X_S02859_Unit_Delay2 /* LSB: 2^-11 OFF:  0 MIN/MAX:  0 .. 31.99951171875 */;
static UInt16 X_S02874_Unit_Delay2 /* LSB: 2^-11 OFF:  0 MIN/MAX:  0 .. 31.99951171875 */;
static SInt16 X_S02884_UnitDelay;
static UInt16 X_S02896_UnitDelay /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 511.9921875 */;
static UInt16 X_S02896_UnitDelay1 /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 511.9921875 */;
static UInt16 X_S02896_UnitDelay2 /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 511.9921875 */;
static UInt16 X_S02897_UnitDelay1 /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 511.9921875 */;
static SInt16 X_S02897_UnitDelay2;
static UInt16 X_S02899_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;

#define TRABVX_STOP_SEC_VAR_16BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_32BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobalInit: SLStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 32
\******************************************************************************/
static UInt32 UnitDelay6 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 42949672.95 */;
static UInt32 X_S028124_Unit_Delay2 /* LSB: 2^-11 OFF:  0 MIN/MAX:  0 .. 2097151.99951172 */;

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
static UInt32 X_S028231_Unit_Delay2 /* LSB: 2^-14 OFF:  0 MIN/MAX:  0 .. 262143.999938965 */;
#endif

 
/* TraBVx_bHybAcv_SC */
static UInt32 X_S02823_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 42949672.95 */;
static UInt32 X_S028278_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 42949672.95 */;
static UInt32 X_S02835_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 42949672.95 */;
static UInt32 X_S02864_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 42949672.95 */;

#define TRABVX_STOP_SEC_VAR_32BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_8BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobal: SLStaticGlobal = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8BIT AR_S
   EC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 8
\******************************************************************************/
static SInt8 S028140_Multiport_Switch[15];

#define TRABVX_STOP_SEC_VAR_8BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_BOOLEAN
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobal: SLStaticGlobal = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8BIT AR_S
   EC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 8
\******************************************************************************/
static Boolean S028142_Multiport_Switch[12];
static Boolean S0282_Logical_Operator;

#define TRABVX_STOP_SEC_VAR_BOOLEAN
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_8BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobalInit: SLStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 8
\******************************************************************************/
static UInt8 CoPt_idxPtSptMT;
static SInt8 CoPt_noEgdGearMT;
static SInt8 CoPt_noTarGearMT;
static UInt8 CoPt_noTypPIDGainMT /*
   Description: Type de rgulation de rgime en BVMP */;
static UInt8 CoPt_posnLevMT;
static UInt8 CoPt_stCluAT;
static UInt8 CoPt_stCluMT;
static UInt8 CoPt_stCnvCluFilAMT;
static UInt8 CoPt_stCnvCluFilHyb;
static UInt8 CoPt_stCnvCluFilMT;
static UInt8 CoPt_stCrawlAT;
static UInt8 CoPt_stCrawlMT;
static UInt8 CoPt_stDragRedAMT;
static UInt8 CoPt_stDragRedHyb;
static UInt8 CoPt_stDragRedMT;
static UInt8 CoPt_stGBxModAMT;
static UInt8 CoPt_stGBxModHyb;
static UInt8 CoPt_stGBxModMT;
static UInt8 CoPt_stGSTypMT;
static UInt8 CoPt_stPhaGSAT;
static UInt8 CoPt_stPhaGSMT;
static SInt8 UnitDelay /* LSB: 2^0 OFF:  0 MIN/MAX:  -1 .. 9 */;
static SInt8 UnitDelay126;

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
static SInt8 UnitDelay2;
#endif

 
/* TraBVx_bHybAcv_SC */

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
static SInt8 UnitDelay3;
#endif

 
/* TraBVx_bHybAcv_SC */
static SInt8 UnitDelay5;
static SInt8 UnitDelay8;
static UInt8 UnitDelay_stCnvCluFilAT;

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
static SInt8 X_S028199_UnitDelay;
#endif

 
/* TraBVx_bHybAcv_SC */

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
#endif

 
/* TraBVx_bHybAcv_SC */

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
#endif

 
/* TraBVx_bHybAcv_SC */

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
#endif

 
/* TraBVx_bHybAcv_SC */

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
#endif

 
/* TraBVx_bHybAcv_SC */

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
#endif

 
/* TraBVx_bHybAcv_SC */

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
#endif

 
/* TraBVx_bHybAcv_SC */

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
#endif

 
/* TraBVx_bHybAcv_SC */

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
#endif

 
/* TraBVx_bHybAcv_SC */

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
#endif

 
/* TraBVx_bHybAcv_SC */
static SInt8 X_S02863_UnitDelay3 /* LSB: 2^0 OFF:  0 MIN/MAX:  -1 .. 8 */;
static SInt8 X_S02897_UnitDelay3;

#define TRABVX_STOP_SEC_VAR_8BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_BOOLEAN
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobalInit: SLStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 8
\******************************************************************************/
static Boolean CoPt_bAcvNRegReqMT;
static Boolean CoPt_bAcvSptTakeOffMT;
static Boolean CoPt_bDftSIPORngMT;
static Boolean CoPt_bDiagAcvSIPORngMT;
static Boolean CoPt_bFrzACMT;
static Boolean CoPt_bPrepSIPMT;
static Boolean CoPt_bSIPMT;
static Boolean IF_S028199_Constant2;
static Boolean IF_S028234_Constant10;
static Boolean IF_S028234_Constant11;
static Boolean IF_S028234_Constant6;
static Boolean IF_S028242_Constant;
static Boolean IF_S028242_Constant2;
static Boolean S028107_ROWD;
static Boolean S028164_Logical_Operator16;
static Boolean S028165_Logical_Operator13;
static Boolean S028166_Switch;
static Boolean S0285_ROWD;

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
#endif

 
/* TraBVx_bHybAcv_SC */

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
#endif

 
/* TraBVx_bHybAcv_SC */
static Boolean X_S028100_UnitDelay;
static Boolean X_S028101_UnitDelay;
static Boolean X_S028105_UnitDelay;
static Boolean X_S028123_UnitDelay;
static Boolean X_S028124_Unit_Delay1;
static Boolean X_S028125_UnitDelay;
static Boolean X_S028125_UnitDelay1;
static Boolean X_S028128_UnitDelay;
static Boolean X_S028132_UnitDelay;
static Boolean X_S028135_UnitDelay;
static Boolean X_S028136_Unit_Delay1;
static Boolean X_S028161_UnitDelay;
static Boolean X_S028161_UnitDelay1;
static Boolean X_S028166_UnitDelay;
static Boolean X_S028166_UnitDelay1;
static Boolean X_S028168_UnitDelay;
static Boolean X_S028169_UnitDelay;
static Boolean X_S028170_UnitDelay;
static Boolean X_S028171_UnitDelay;
static Boolean X_S028175_UnitDelay;
static Boolean X_S028181_UnitDelay;

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
#endif

 
/* TraBVx_bHybAcv_SC */

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
static Boolean X_S028212_UnitDelay;
#endif

 
/* TraBVx_bHybAcv_SC */

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
static Boolean X_S028212_UnitDelay1;
#endif

 
/* TraBVx_bHybAcv_SC */

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
static Boolean X_S028214_UnitDelay;
#endif

 
/* TraBVx_bHybAcv_SC */

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
static Boolean X_S028215_UnitDelay;
#endif

 
/* TraBVx_bHybAcv_SC */

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
static Boolean X_S028219_UnitDelay;
#endif

 
/* TraBVx_bHybAcv_SC */

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
static Boolean X_S028223_UnitDelay;
#endif

 
/* TraBVx_bHybAcv_SC */

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
static Boolean X_S028227_UnitDelay;
#endif

 
/* TraBVx_bHybAcv_SC */

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
static Boolean X_S028230_UnitDelay;
#endif

 
/* TraBVx_bHybAcv_SC */

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
static Boolean X_S028231_Unit_Delay1;
#endif

 
/* TraBVx_bHybAcv_SC */
static Boolean X_S028262_UnitDelay;
static Boolean X_S028262_UnitDelay1;
static Boolean X_S028263_UnitDelay;
static Boolean X_S028263_UnitDelay1;
static Boolean X_S028264_UnitDelay;
static Boolean X_S028265_UnitDelay;
static Boolean X_S028266_UnitDelay;
static Boolean X_S028269_UnitDelay;
static Boolean X_S028269_UnitDelay1;
static Boolean X_S028273_UnitDelay;
static Boolean X_S028274_Unit_Delay1;
static Boolean X_S028277_UnitDelay;
static Boolean X_S028277_UnitDelay1;
static Boolean X_S028280_UnitDelay;
static Boolean X_S028284_UnitDelay;
static Boolean X_S028287_UnitDelay;
static Boolean X_S028288_Unit_Delay1;
static Boolean X_S028302_UnitDelay;
static Boolean X_S028303_Unit_Delay1;
static Boolean X_S028306_UnitDelay;
static Boolean X_S028307_Unit_Delay1;
static Boolean X_S028312_UnitDelay;
static Boolean X_S028313_Unit_Delay1;
static Boolean X_S028316_UnitDelay;
static Boolean X_S028317_Unit_Delay1;
static Boolean X_S02834_UnitDelay;
static Boolean X_S02834_UnitDelay1;
static Boolean X_S02836_UnitDelay;
static Boolean X_S02837_UnitDelay;
static Boolean X_S02841_UnitDelay;
static Boolean X_S02847_UnitDelay;
static Boolean X_S02847_UnitDelay1;
static Boolean X_S02848_UnitDelay;
static Boolean X_S02851_UnitDelay;
static Boolean X_S02851_UnitDelay1;
static Boolean X_S02855_UnitDelay;
static Boolean X_S02858_UnitDelay;
static Boolean X_S02859_Unit_Delay1;
static Boolean X_S02866_UnitDelay;
static Boolean X_S02870_UnitDelay;
static Boolean X_S02873_UnitDelay;
static Boolean X_S02874_Unit_Delay1;
static Boolean X_S02898_UnitDelay;
static Boolean X_S02898_UnitDelay1;

#define TRABVX_STOP_SEC_VAR_BOOLEAN
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_8BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticLocalInit: SLStaticLocalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8BI
   T AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 8
\******************************************************************************/
static UInt8 DD_S028108_CoP__AMT_T_lastIndex /*
   Description: local_xLow */;
static UInt8 DD_S028109_CoP__AMT_M_lastInd_a /*
   Description: local_yLow */;
static UInt8 DD_S028109_CoP__AMT_M_lastInd_b /*
   Description: local_xLow */;
static UInt8 DD_S028109_CoP__AMT_M_lastInd_c /*
   Description: local_yLow */;
static UInt8 DD_S028109_CoP__AMT_M_lastInd_d /*
   Description: local_xLow */;
static UInt8 DD_S028109_CoP__AMT_M_lastInd_e /*
   Description: local_yLow */;
static UInt8 DD_S028109_CoP__AMT_M_lastIndex /*
   Description: local_xLow */;
static UInt8 DD_S028110_CoP__AMT_M_lastInd_a /*
   Description: local_yLow */;
static UInt8 DD_S028110_CoP__AMT_M_lastInd_b /*
   Description: local_xLow */;
static UInt8 DD_S028110_CoP__AMT_M_lastInd_c /*
   Description: local_yLow */;
static UInt8 DD_S028110_CoP__AMT_M_lastInd_d /*
   Description: local_xLow */;
static UInt8 DD_S028110_CoP__AMT_M_lastInd_e /*
   Description: local_yLow */;
static UInt8 DD_S028110_CoP__AMT_M_lastIndex /*
   Description: local_xLow */;
static UInt8 DD_S028110_CoP__AMT_T_lastIndex /*
   Description: local_xLow */;
static UInt8 DD_S028111_CoP__AMT_M_lastInd_a /*
   Description: local_yLow */;
static UInt8 DD_S028111_CoP__AMT_M_lastInd_b /*
   Description: local_xLow */;
static UInt8 DD_S028111_CoP__AMT_M_lastInd_c /*
   Description: local_yLow */;
static UInt8 DD_S028111_CoP__AMT_M_lastInd_d /*
   Description: local_xLow */;
static UInt8 DD_S028111_CoP__AMT_M_lastInd_e /*
   Description: local_yLow */;
static UInt8 DD_S028111_CoP__AMT_M_lastIndex /*
   Description: local_xLow */;
static UInt8 DD_S028111_CoP__AMT_T_lastIndex /*
   Description: local_xLow */;
static UInt8 DD_S028112_CoP__AMT_M_lastInd_a /*
   Description: local_yLow */;
static UInt8 DD_S028112_CoP__AMT_M_lastInd_b /*
   Description: local_xLow */;
static UInt8 DD_S028112_CoP__AMT_M_lastInd_c /*
   Description: local_yLow */;
static UInt8 DD_S028112_CoP__AMT_M_lastInd_d /*
   Description: local_xLow */;
static UInt8 DD_S028112_CoP__AMT_M_lastInd_e /*
   Description: local_yLow */;
static UInt8 DD_S028112_CoP__AMT_M_lastIndex /*
   Description: local_xLow */;
static UInt8 DD_S028112_CoP__AMT_T_lastIndex /*
   Description: local_xLow */;
static UInt8 DD_S02811_CoPt__tAT_T_lastIndex /*
   Description: local_xLow */;
static UInt8 DD_S028150_CoP__cAJ_T_lastIndex /*
   Description: local_xLow */;
static UInt8 DD_S028150_CoP__ing_T_lastInd_a /*
   Description: local_xLow */;
static UInt8 DD_S028150_CoP__ing_T_lastIndex /*
   Description: local_xLow */;
static UInt8 DD_S028154_CoP__awl_M_lastInd_a /*
   Description: local_yLow */;
static UInt8 DD_S028154_CoP__awl_M_lastIndex /*
   Description: local_xLow */;
static UInt8 DD_S028158_CoP__Max_M_lastInd_a /*
   Description: local_yLow */;
static UInt8 DD_S028158_CoP__Max_M_lastIndex /*
   Description: local_xLow */;

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
static UInt8 DD_S028192_CoP__Hyb_T_lastIndex /*
   Description: local_xLow */;
#endif

 
/* TraBVx_bHybAcv_SC */

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
static UInt8 DD_S028208_CoP__Hyb_T_lastIndex /*
   Description: local_xLow */;
#endif

 
/* TraBVx_bHybAcv_SC */

/* results from
   F00_Superviseur_Synthese/028/Constant7 */
#if TraBVx_bHybAcv_SC
static UInt8 DD_S028211_CoP__Hyb_T_lastIndex /*
   Description: local_xLow */;
#endif

 
/* TraBVx_bHybAcv_SC */
static UInt8 DD_S02842_CoPt__SIP_T_lastIndex /*
   Description: local_xLow */;
static UInt8 DD_S02844_CoPt__Rng_T_lastIndex /*
   Description: local_xLow */;
static UInt8 DD_S02845_CoPt__Lim_T_lastIndex /*
   Description: local_xLow */;
static UInt8 DD_S02845_CoPt__mHi_T_lastIndex /*
   Description: local_xLow */;
static UInt8 DD_S02845_CoPt__mLo_T_lastIndex /*
   Description: local_xLow */;
static UInt8 DD_S02863_CoPt__qMT_T_lastIndex /*
   Description: local_xLow */;
static UInt8 DD_S02877_CoPt__AMT_T_lastIndex /*
   Description: local_xLow */;
static UInt8 DD_S02897_CoPt__AMT_T_lastIndex /*
   Description: local_xLow */;

#define TRABVX_STOP_SEC_VAR_8BIT
#include "TraBVx_MemMap.h"

/*----------------------------------------------------------------------------*\
  PARAMETERIZED MACROS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  FUNCTION PROTOTYPES
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  INLINE FUNCTIONS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  FUNCTION DEFINITIONS
\*----------------------------------------------------------------------------*/

/**************************************************************************************************\
 ***  FUNCTION:
 ***      TraBVx_028_MSE_ini
 *** 
 ***  DESCRIPTION:
 ***      Main restart function
 ***      
 *** 
 ***  PARAMETERS:
 ***      Type               Name                Description
 ***      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 ***
 ***  RETURNS:
 ***      Void
 ***
 ***  SETTINGS:
 ***
\**************************************************************************************************/

#define TRABVX_START_SEC_CODE
#include "TraBVx_MemMap.h"
Void TraBVx_028_MSE_ini(Void)
{
   TraBVx_028_FctVarInit();
}

#define TRABVX_STOP_SEC_CODE
#include "TraBVx_MemMap.h"

/**************************************************************************************************\
 ***  FUNCTION:
 ***      TraBVx_028_TEV_fct
 *** 
 ***  DESCRIPTION:
 ***      
 *** 
 ***  PARAMETERS:
 ***      Type               Name                Description
 ***      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 ***
 ***  RETURNS:
 ***      Void
 ***
 ***  SETTINGS:
 ***
\**************************************************************************************************/

#define TRABVX_START_SEC_CODE
#include "TraBVx_MemMap.h"
Void TraBVx_028_TEV_fct(Void)
{
   /* SLLocal: Default storage class for local variables | Width: 32 */
   SInt32 S028188_Divide /* LSB: 2^-7 OFF:  0 MIN/MAX:  -16777216 .. 16777215.9921875 */;

   /* SLLocal: Default storage class for local variables | Width: 16 */
   SInt16 S028158_Switch1 /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
   UInt16 S028162_MinMax1 /* LSB: 2^-8 OFF:  0 MIN/MAX:  0 .. 255.99609375 */;
   UInt16 S028162_MinMax2 /* LSB: 2^-8 OFF:  0 MIN/MAX:  0 .. 255.99609375 */;
   UInt16 S028163_Switch3 /* LSB: 2^-14 OFF:  0 MIN/MAX:  0 .. 3.9999389648438 */;
   UInt16 S028172_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 400.01 */;
   UInt16 S028174_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;
   UInt16 S028174_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 400 */;
   UInt16 S028178_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;
   UInt16 S028180_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;
   UInt16 S028180_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;
   UInt16 S028182_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;
   UInt16 S028184_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;
   UInt16 S028186_MinMax /* LSB: 2^-4 OFF:  0 MIN/MAX:  0 .. 4095.9375 */;

   /* SLLocal: Default storage class for local variables | Width: 8 */
   Boolean S028148_Multiport_Switch;
   Boolean S028148_Relational_Operator;
   Boolean S028152_Logical_Operator5;
   Boolean S028152_Multiport_Switch1;
   Boolean S028152_Multiport_Switch2;
   Boolean S028152_Multiport_Switch3;
   Boolean S028152_Multiport_Switch4;
   Boolean S028152_Multiport_Switch8;
   Boolean S028152_Multiport_Switch9;
   Boolean S028152_Relational_Operator2;
   Boolean S028153_Logical_Operator2;
   Boolean S028161_Switch;
   Boolean S028163_Logical_Operator14;
   Boolean S028164_Switch2;
   Boolean S028165_Switch1;

   /* SLLocal: Default storage class for local variables | Width: 32 */
   SInt32 Aux_I32;
   SInt32 Aux_I32_a;
   UInt32 Aux_U32;
   UInt32 Aux_U32_a;

   /* SLLocal: Default storage class for local variables | Width: 16 */
   SInt16 Aux_I16;
   UInt16 Aux_U16;

   /* F00_Superviseur_Synthese/028/F01_01460_10_01237/Enable: Enable condition
      F00_Superviseur_Synthese/028/F01_01460_10_01237/Enable: Omitted comparison with constant. */
   if (TraBVx_028_Ext_stTraTypCf_in == 1) {
      /* SLLocal: Default storage class for local variables | Width: 32 */
      UInt32 S02823_Switch2 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 42949672 */;
      UInt32 S02823_Switch5 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 42949672 */;
      UInt32 S02838_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 42949672.95 */;
      UInt32 S02840_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 42949672.95 */;
      UInt32 S02840_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 42949672.95 */;

      /* SLLocal: Default storage class for local variables | Width: 16 */
      UInt16 S02816_Multiport_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;
      SInt16 S02845_CoPt_tqMinGBxLim_T /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
      SInt16 S02845_MinMax3 /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
      SInt16 S02846_Multiport_Switch1 /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
      UInt16 S02850_Switch;
      UInt16 S02856_Switch /* LSB: 2^-11 OFF:  0 MIN/MAX:  0 .. 31.99951171875 */;

      /* SLLocal: Default storage class for local variables | Width: 8 */
      Boolean S02816_Logical_Operator;
      Boolean S02832_Relational_Operator2;
      Boolean S02834_Switch;
      Boolean S02844_Switch1;
      Boolean S02847_Switch;
      Boolean S02851_Switch;

      /* SLLocal: Default storage class for local variables | Width: 16 */
      UInt16 Aux_U16_a;
      UInt16 Aux_U16_b;

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_03_Rapp
         ort_Cible/Switch2
         
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_03_Rapport_Cibl
         e/Switch2: Omitted comparison with constant. */
      if (TraBVx_028_FRM_bInhCoPtSIP_in) {
         CoPt_noTarGearAT = 9 /* 9. */;
      }
      else {
         CoPt_noTarGearAT = TraBVx_028_Tra_noTarGear_in;
      }
      S02816_Logical_Operator = (UnitDelay5 != CoPt_noTarGearAT) || (TraBVx_028_Tra_bSIP_in &&
       (!(X_S02836_UnitDelay)));

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_Chan
         gement_Rapport_en_Cours/Counter/Counter_Part/Switch1
         
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_Changement_R
         apport_en_Cours/Counter/Counter_Part/Switch1: Omitted comparison with constant. */
      if (S02816_Logical_Operator && (!(X_S02841_UnitDelay))) {
         S02838_Switch1 = 0 /* 0. */;
      }
      else {
         /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_C
            hangement_Rapport_en_Cours/Counter/Switch2
            
            F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_Changemen
            t_Rapport_en_Cours/Counter/Switch2: Omitted comparison with constant. */
         if (TraBVx_028_Tra_bSIP_in) {
            /* # combined # Sum: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree
               _Ax6/F02_06_Changement_Rapport_en_Cours/Counter/Sum
               
               # combined # MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Ent
               ree_Ax6/F02_06_Changement_Rapport_en_Cours/Counter/DetectSat2/MinMax2
               
               F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_Change
               ment_Rapport_en_Cours/Counter/DetectSat2/MinMax2: Signal of the second input is alway
               s smaller than the first input signal. Only using the second input signal.
               
               # combined # MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Ent
               ree_Ax6/F02_06_Changement_Rapport_en_Cours/Counter/DetectSat2/MinMax1
               
               F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_Change
               ment_Rapport_en_Cours/Counter/DetectSat2/MinMax1: folded operation max to constant va
               lue 0.01 */
            S02838_Switch1 = 1 /* 0.01 */ + X_S02835_Unit_Delay;
         }
         else {
            S02838_Switch1 = X_S02835_Unit_Delay;
         }
      }

      /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_Chan
         gement_Rapport_en_Cours/Counter/DetectSat3/MinMax1 */
      if (S02838_Switch1) {
         S02840_MinMax1 = S02838_Switch1;
      }
      else {
         S02840_MinMax1 = 0 /* 0. */;
      }

      /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_Chan
         gement_Rapport_en_Cours/Counter/DetectSat3/MinMax2 */
      if (40000 /* 400. */ < S02840_MinMax1) {
         S02840_MinMax2 = 40000 /* 400. */;
      }
      else {
         S02840_MinMax2 = S02840_MinMax1;
      }

      /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F
         02_05_Type_Changement_Rapport/Multiport Switch */
      switch (TraBVx_028_Tra_stGSTyp_in) {
         case 0: {
            CoPt_stGSTypAT = 1 /* 1. */;
            break;
         }
         case 1: {
            CoPt_stGSTypAT = 0 /* 0. */;
            break;
         }
         case 2: {
            CoPt_stGSTypAT = 3 /* 3. */;
            break;
         }
         case 3: {
            CoPt_stGSTypAT = 5 /* 5. */;
            break;
         }
         case 4: {
            CoPt_stGSTypAT = 2 /* 2. */;
            break;
         }
         case 5: {
            CoPt_stGSTypAT = 4 /* 4. */;
            break;
         }
         case 6: {
            CoPt_stGSTypAT = 5 /* 5. */;
            break;
         }
         case 7: {
            CoPt_stGSTypAT = 5 /* 5. */;
            break;
         }
      }

      /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F
         02_06_Changement_Rapport_en_Cours/Multiport Switch1 */
      switch (CoPt_stGSTypAT) {
         case 0: {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_Change
               ment_Rapport_en_Cours/Multiport Switch1: Omitted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_Change
               ment_Rapport_en_Cours/Multiport Switch1: Omitted lower saturation */
            S02816_Multiport_Switch1 = CoPt_tiMaxIntvDownAT_C;
            break;
         }
         case 1: {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_Change
               ment_Rapport_en_Cours/Multiport Switch1: Omitted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_Change
               ment_Rapport_en_Cours/Multiport Switch1: Omitted lower saturation */
            S02816_Multiport_Switch1 = CoPt_tiMaxIntvUpAT_C;
            break;
         }
         case 2: {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_Change
               ment_Rapport_en_Cours/Multiport Switch1: Omitted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_Change
               ment_Rapport_en_Cours/Multiport Switch1: Omitted lower saturation */
            S02816_Multiport_Switch1 = CoPt_tiMaxIntvTakeOffAT_C;
            break;
         }
         case 3: {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_Change
               ment_Rapport_en_Cours/Multiport Switch1: Omitted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_Change
               ment_Rapport_en_Cours/Multiport Switch1: Omitted lower saturation */
            S02816_Multiport_Switch1 = CoPt_tiMaxIntvLockAT_C;
            break;
         }
         case 4: {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_Change
               ment_Rapport_en_Cours/Multiport Switch1: Omitted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_Change
               ment_Rapport_en_Cours/Multiport Switch1: Omitted lower saturation */
            S02816_Multiport_Switch1 = CoPt_tiMaxIntvStrtAT_C;
            break;
         }
         case 5: {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_Change
               ment_Rapport_en_Cours/Multiport Switch1: Omitted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_Change
               ment_Rapport_en_Cours/Multiport Switch1: Omitted lower saturation */
            S02816_Multiport_Switch1 = CoPt_tiMaxIntvDftAT_C;
            break;
         }
      }
      CoPt_bDftSIPORngAT = S02840_MinMax2 >= ((UInt32) S02816_Multiport_Switch1);

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_Chan
         gement_Rapport_en_Cours/BasculeRS/Switch
         
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_Changement_R
         apport_en_Cours/BasculeRS/Switch: Omitted comparison with constant. */
      if (X_S02834_UnitDelay1) {
         S02834_Switch = (X_S02834_UnitDelay || (TraBVx_028_Tra_bSIP_in && (!(X_S02837_UnitDelay))))
           && (!(TraBVx_028_FRM_bInhCoPtSIP_in));
      }
      else {
         S02834_Switch = 1 /* 1. */;
      }

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_Chan
         gement_Rapport_en_Cours/Switch4
         
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_Changement_R
         apport_en_Cours/Switch4: Omitted comparison with constant. */
      if (S02834_Switch) {
         CoPt_bSIPAT = TraBVx_028_Tra_bSIP_in && (!(CoPt_bDftSIPORngAT));
      }
      else {
         CoPt_bSIPAT = 0 /* 0. */;
      }

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Cons
         ignes_Limitations_Couple/F02_08_01_Consigne_Rapide/BasculeRS1/Switch
         
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consignes_Li
         mitations_Couple/F02_08_01_Consigne_Rapide/BasculeRS1/Switch: Omitted comparison with const
         ant. */
      if (X_S02847_UnitDelay1) {
         /* SLLocal: Default storage class for local variables | Width: 8 */
         Boolean S02842_Switch4;

         /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_C
            onsignes_Limitations_Couple/F02_08_01_Consigne_Rapide/Switch4
            
            F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consignes
            _Limitations_Couple/F02_08_01_Consigne_Rapide/Switch4: Omitted comparison with constant.
          */
         if (CoPt_bSIPAT && (!(X_S02848_UnitDelay))) {
            S02842_Switch4 = TraBVx_028_InjSys_bFuCutOff_in;
         }
         else {
            S02842_Switch4 = 0 /* 0. */;
         }
         S02847_Switch = (X_S02847_UnitDelay || S02842_Switch4) && TraBVx_028_InjSys_bFuCutOff_in;
      }
      else {
         S02847_Switch = 1 /* 1. */;
      }

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_04_Rapp
         ort_Engage/Switch2
         
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_04_Rapport_Enga
         ge/Switch2: Omitted comparison with constant. */
      if (TraBVx_028_FRM_bInhCoPtSIP_in) {
         CoPt_noEgdGearAT = 9 /* 9. */;
      }
      else {
         CoPt_noEgdGearAT = TraBVx_028_Tra_noEgdGear_in;
      }

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Cons
         ignes_Limitations_Couple/F02_08_03_Limitation_Lente/Switch7
         
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consignes_Li
         mitations_Couple/F02_08_03_Limitation_Lente/Switch7: Omitted comparison with constant. */
      if (TraBVx_028_FRM_bInhCoPtSIP_in) {
         CoPt_tqAirMaxGBxAT = (SInt16) CoPt_tqAirMaxGBxInhSIP_C;
      }
      else {
         /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_C
            onsignes_Limitations_Couple/F02_08_03_Limitation_Lente/Switch6
            
            F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consignes
            _Limitations_Couple/F02_08_03_Limitation_Lente/Switch6: Omitted comparison with constant
            . */
         if (CoPt_bDftSIPORngAT) {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consig
               nes_Limitations_Couple/F02_08_03_Limitation_Lente/Switch6: Omitted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consig
               nes_Limitations_Couple/F02_08_03_Limitation_Lente/Switch6: Omitted lower saturation
               
               # combined # TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrag
               e_Entree_Ax6/F02_08_Consignes_Limitations_Couple/F02_08_03_Limitation_Lente/CoPt_tqLi
               mSIPORng_T */
            CoPt_tqAirMaxGBxAT = TraBVx_028_Tab1DS2I2T2083(&(S02844_CoPt_tqLimSIPORng_T_map),
             CoPt_noEgdGearAT, &(DD_S02844_CoPt__Rng_T_lastIndex));
         }
         else {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consig
               nes_Limitations_Couple/F02_08_03_Limitation_Lente/Switch6: Omitted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consig
               nes_Limitations_Couple/F02_08_03_Limitation_Lente/Switch6: Omitted lower saturation
             */
            CoPt_tqAirMaxGBxAT = TraBVx_028_Tra_tqMaxGBx_in;
         }
      }

      /* TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08
         _Consignes_Limitations_Couple/F02_08_04_Limitation_Rapide/CoPt_tqMinGBxLim_T
         
         # combined # Sum: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F
         02_08_Consignes_Limitations_Couple/F02_08_04_Limitation_Rapide/Sum2
         
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consignes_Li
         mitations_Couple/F02_08_04_Limitation_Rapide/Sum2: Omitted upper saturation
         
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consignes_Li
         mitations_Couple/F02_08_04_Limitation_Rapide/Sum2: Omitted lower saturation */
      S02845_CoPt_tqMinGBxLim_T = TraBVx_028_Tab1DS2I2T2084(&(S02845_CoPt_tqMinGBxLim_T_map),
       (SInt16) (((SInt16) (((UInt16) (SInt16) (TraBVx_028_Ext_nEng_in << 2)) -
       TraBVx_028_TqSys_nTarIdl_in)) >> 2), &(DD_S02845_CoPt__Lim_T_lastIndex));

      /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Cons
         ignes_Limitations_Couple/F02_08_04_Limitation_Rapide/MinMax3 */
      if (CoPt_tqAirMaxGBxAT > S02845_CoPt_tqMinGBxLim_T) {
         S02845_MinMax3 = CoPt_tqAirMaxGBxAT;
      }
      else {
         S02845_MinMax3 = S02845_CoPt_tqMinGBxLim_T;
      }

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Cons
         ignes_Limitations_Couple/F02_08_04_Limitation_Rapide/HysPos/BasculeRS/Switch
         
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consignes_Li
         mitations_Couple/F02_08_04_Limitation_Rapide/HysPos/BasculeRS/Switch: Omitted comparison wi
         th constant. */
      if (X_S02851_UnitDelay1) {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 S02845_CoPt_tqMaxGBxLimHi_T /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
         SInt16 S02845_CoPt_tqMaxGBxLimLo_T /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;

         /* SLLocal: Default storage class for local variables | Width: 8 */
         Boolean S02849_Switch;

         /* TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02
            _08_Consignes_Limitations_Couple/F02_08_04_Limitation_Rapide/CoPt_tqMaxGBxLimHi_T */
         S02845_CoPt_tqMaxGBxLimHi_T = TraBVx_028_Tab1DS2I2T2081(&(S02845_CoPt_tqMaxGBxLimHi_T_map),
           TraBVx_028_Ext_nEng_in, &(DD_S02845_CoPt__mHi_T_lastIndex));

         /* TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02
            _08_Consignes_Limitations_Couple/F02_08_04_Limitation_Rapide/CoPt_tqMaxGBxLimLo_T */
         S02845_CoPt_tqMaxGBxLimLo_T = TraBVx_028_Tab1DS2I2T2081(&(S02845_CoPt_tqMaxGBxLimLo_T_map),
           TraBVx_028_Ext_nEng_in, &(DD_S02845_CoPt__mLo_T_lastIndex));

         /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_C
            onsignes_Limitations_Couple/F02_08_04_Limitation_Rapide/HysPos/Switch
            
            F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consignes
            _Limitations_Couple/F02_08_04_Limitation_Rapide/HysPos/Switch: Omitted comparison with c
            onstant. */
         if (S02845_CoPt_tqMaxGBxLimHi_T != S02845_CoPt_tqMaxGBxLimLo_T) {
            S02849_Switch = S02845_MinMax3 <= S02845_CoPt_tqMaxGBxLimLo_T;
         }
         else {
            S02849_Switch = S02845_MinMax3 < S02845_CoPt_tqMaxGBxLimLo_T;
         }
         S02851_Switch = (X_S02851_UnitDelay || (S02845_CoPt_tqMaxGBxLimHi_T <= S02845_MinMax3)) &&
          (!(S02849_Switch));
      }
      else {
         S02851_Switch = 1 /* 1. */;
      }

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Cons
         ignes_Limitations_Couple/F02_08_04_Limitation_Rapide/TurnOnDelay/Switch
         
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consignes_Li
         mitations_Couple/F02_08_04_Limitation_Rapide/TurnOnDelay/Switch: Omitted comparison with co
         nstant. */
      if (CoPt_bSIPAT) {
         /* # combined # Sum: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
            6/F02_08_Consignes_Limitations_Couple/F02_08_04_Limitation_Rapide/TurnOnDelay/Sum */
         S02850_Switch = (UInt16) (X_S02850_UnitDelay + 1);
      }
      else {
         S02850_Switch = 0 /* 0. */;
      }

      /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Cons
         ignes_Limitations_Couple/F02_08_04_Limitation_Rapide/TurnOnDelay/MinMax
         
         # combined # Product: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_A
         x6/F02_08_Consignes_Limitations_Couple/F02_08_04_Limitation_Rapide/TurnOnDelay/TurnOnDelayL
         ight_Part/Product */
      if (S02850_Switch < CoPt_tiDlyAcvSIPTqMax_C) {
         /* # combined # Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_En
            tree_Ax6/F02_08_Consignes_Limitations_Couple/F02_08_04_Limitation_Rapide/TurnOnDelay/Uni
            tDelay */
         X_S02850_UnitDelay = S02850_Switch;
      }
      else {
         /* # combined # Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_En
            tree_Ax6/F02_08_Consignes_Limitations_Couple/F02_08_04_Limitation_Rapide/TurnOnDelay/Uni
            tDelay
            
            # combined # Product: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entre
            e_Ax6/F02_08_Consignes_Limitations_Couple/F02_08_04_Limitation_Rapide/TurnOnDelay/TurnOn
            DelayLight_Part/Product */
         X_S02850_UnitDelay = CoPt_tiDlyAcvSIPTqMax_C;
      }
      S02832_Relational_Operator2 = TraBVx_028_Tra_rCnvTq_in != 0 /* 0. */;

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_22_Taux
         _conversion_couple/DLowPassFilter_TypeK2/DLowPass_K_Part/Switch
         
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_22_Taux_convers
         ion_couple/DLowPassFilter_TypeK2/DLowPass_K_Part/Switch: Omitted comparison with constant.
       */
      if (S02832_Relational_Operator2 && (!(X_S02855_UnitDelay))) {
         S02856_Switch = (UInt16) (TraBVx_028_Tra_rCnvTq_in << 4);
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         UInt16 S02859_Switch /* LSB: 2^-11 OFF:  0 MIN/MAX:  0 .. 31.99951171875 */;

         /* SLLocal: Default storage class for local variables | Width: 8 */
         UInt8 S02857_MinMax1 /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 1.9921875 */;

         /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_22_T
            aux_conversion_couple/DLowPassFilter_TypeK2/DetectSat1/MinMax1 */
         if (CoPt_facFilRatCnvTqAT_C) {
            S02857_MinMax1 = CoPt_facFilRatCnvTqAT_C;
         }
         else {
            S02857_MinMax1 = 0 /* 0. */;
         }

         /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_22_T
            aux_conversion_couple/DLowPassFilter_TypeK2/UnitDly_ExtIni/Switch
            
            F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_22_Taux_conv
            ersion_couple/DLowPassFilter_TypeK2/UnitDly_ExtIni/Switch: Omitted comparison with const
            ant. */
         if (X_S02859_Unit_Delay1) {
            S02859_Switch = X_S02859_Unit_Delay2;
         }
         else {
            S02859_Switch = (UInt16) (TraBVx_028_Tra_rCnvTq_in << 4);
         }

         /* # combined # Sum: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
            6/F02_22_Taux_conversion_couple/DLowPassFilter_TypeK2/Sum2
            
            # combined # Product: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entre
            e_Ax6/F02_22_Taux_conversion_couple/DLowPassFilter_TypeK2/Product2
            
            # combined # Product: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entre
            e_Ax6/F02_22_Taux_conversion_couple/DLowPassFilter_TypeK2/Product1
            
            # combined # Sum: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
            6/F02_22_Taux_conversion_couple/DLowPassFilter_TypeK2/Sum1 */
         S02856_Switch = (UInt16) (((((UInt32) TraBVx_028_Tra_rCnvTq_in) * ((UInt32)
          S02857_MinMax1)) + ((UInt32) ((((UInt32) (UInt8) (((UInt8) (-S02857_MinMax1)) + 128)) *
          ((UInt32) S02859_Switch)) >> 4))) >> 3);
      }

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_22_Taux
         _conversion_couple/Switch2
         
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_22_Taux_convers
         ion_couple/Switch2: Omitted comparison with constant. */
      if (0 == TraBVx_028_Tra_rCnvTq_in) {
         CoPt_rCnvTqAT = UnitDelay9;
      }
      else {
         /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_22_T
            aux_conversion_couple/DLowPassFilter_TypeK2/IniCdn/Switch
            
            F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_22_Taux_conv
            ersion_couple/DLowPassFilter_TypeK2/IniCdn/Switch: Omitted comparison with constant. */
         if (X_S02858_UnitDelay) {
            CoPt_rCnvTqAT = (UInt16) (S02856_Switch >> 4);
         }
         else {
            CoPt_rCnvTqAT = TraBVx_028_Tra_rCnvTq_in;
         }
      }

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_16_Couple
         _Convertisseur/Gain */
      CoPt_tqCnvCluAT = TraBVx_028_Tra_tqCnvClu_in;

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_16_Coup
         le_Convertisseur/Switch2
         
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_16_Couple_Conve
         rtisseur/Switch2: Omitted comparison with constant. */
      if (CoPt_bTqCmpNRegAT_C) {
         CoPt_tqGBxLossNRegAT = CoPt_tqCnvCluAT;
      }
      else {
         CoPt_tqGBxLossNRegAT = 0 /* 0. */;
      }
      CoPt_bAcvSptTakeOffAT = CoPt_bAcvSptTakeOffAT_C && TraBVx_028_CoPtUH_bRStrtTypAT_in;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01237/F03_Bouchonnage_Ax6/Gain5
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F03_Bouchonnage_Ax6/Gain5: folded operation
          multiplication to constant value 0 */
      CoPt_stCrawlAT = 0 /* 0. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_20_Etat_C
         ouplage/Gain */
      CoPt_stCplAT = TraBVx_028_Tra_stCpl_in;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_19_Etat_D
         emul/Gain */
      CoPt_stGearRatAT = TraBVx_028_Tra_stGearRat_in;

      /* F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_18_Etat_Transmi
         ssion_Couple/Rescaler */
      CoPt_bTqTxAT = TraBVx_028_Tra_bTqTx_in;

      /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F
         02_11_Mode_BV/Multiport itch */
      switch (TraBVx_028_Tra_stGBxMod_in) {
         case 0: {
            CoPt_stGBxModAT = 0 /* 0. */;
            break;
         }
         case 1: {
            CoPt_stGBxModAT = 1 /* 1. */;
            break;
         }
         case 2: {
            CoPt_stGBxModAT = 2 /* 2. */;
            break;
         }
         case 3: {
            CoPt_stGBxModAT = 0 /* 0. */;
            break;
         }
      }

      /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F
         02_21_Type_Regulation_Regime/Multiport Switch1 */
      switch (CoPt_stGSTypAT) {
         case 0: {
            CoPt_noTypPIDGainAT = CoPt_stGBxModAT;
            break;
         }
         case 1: {
            CoPt_noTypPIDGainAT = 0 /* 0. */;
            break;
         }
         case 2: {
            CoPt_noTypPIDGainAT = 0 /* 0. */;
            break;
         }
         case 3: {
            CoPt_noTypPIDGainAT = 3 /* 3. */;
            break;
         }
         case 4: {
            CoPt_noTypPIDGainAT = 4 /* 4. */;
            break;
         }
         case 5: {
            CoPt_noTypPIDGainAT = 0 /* 0. */;
            break;
         }
      }

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_17_Etat_R
         eduction_Trainee/Gain */
      CoPt_stDragRedAT = TraBVx_028_Tra_stDragRed_in;

      /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F
         02_15_Position_Levier/Multiport Switch1 */
      switch (TraBVx_028_Ext_posnGBxLev_in) {
         case 0: {
            CoPt_posnLevAT = 2 /* 2. */;
            break;
         }
         case 1: {
            CoPt_posnLevAT = 6 /* 6. */;
            break;
         }
         case 2: {
            CoPt_posnLevAT = 6 /* 6. */;
            break;
         }
         case 3: {
            CoPt_posnLevAT = 6 /* 6. */;
            break;
         }
         case 4: {
            CoPt_posnLevAT = 6 /* 6. */;
            break;
         }
         case 5: {
            CoPt_posnLevAT = 6 /* 6. */;
            break;
         }
         case 6: {
            CoPt_posnLevAT = 6 /* 6. */;
            break;
         }
         case 7: {
            CoPt_posnLevAT = 1 /* 1. */;
            break;
         }
         case 8: {
            CoPt_posnLevAT = 0 /* 0. */;
            break;
         }
         case 9: {
            CoPt_posnLevAT = 3 /* 3. */;
            break;
         }
         case 10: {
            CoPt_posnLevAT = 6 /* 6. */;
            break;
         }
         case 11: {
            CoPt_posnLevAT = 5 /* 5. */;
            break;
         }
         case 12: {
            CoPt_posnLevAT = 7 /* 7. */;
            break;
         }
         case 13: {
            CoPt_posnLevAT = 7 /* 7. */;
            break;
         }
      }

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_14_Regime
         _Turbine/Gain */
      CoPt_nTrbAT = (UInt16) (TraBVx_028_Tra_nTrb_in << 3);

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_13_Etat
         _Convertisseur/Switch2
         
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_13_Etat_Convert
         isseur/Switch2: Omitted comparison with constant. */
      if (TraBVx_028_Tra_stCnvClu_in == 1) {
         /* Sum: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_13_Etat
            _Convertisseur/Sum
            
            F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_13_Etat_Conv
            ertisseur/Sum: Omitted lower saturation */
         if (X_S02823_UnitDelay1 > 4294967294U) {
            /* # combined # F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/
               F02_13_Etat_Convertisseur/Switch2: Omitted lower saturation */
            S02823_Switch2 = 4294967295U;
         }
         else {
            /* # combined # F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/
               F02_13_Etat_Convertisseur/Switch2: Omitted lower saturation */
            S02823_Switch2 = X_S02823_UnitDelay1 + 1;
         }
      }
      else {
         S02823_Switch2 = 0 /* 0. */;
      }

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_13_Etat
         _Convertisseur/Switch5
         
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_13_Etat_Convert
         isseur/Switch5: Omitted comparison with constant. */
      if (TraBVx_028_Tra_stCnvClu_in == 2) {
         /* Sum: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_13_Etat
            _Convertisseur/Sum3
            
            F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_13_Etat_Conv
            ertisseur/Sum3: Omitted lower saturation */
         if (UnitDelay6 > 4294967294U) {
            S02823_Switch5 = 4294967295U;
         }
         else {
            S02823_Switch5 = UnitDelay6 + 1;
         }
      }
      else {
         S02823_Switch5 = 0 /* 0. */;
      }

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_13_Etat
         _Convertisseur/Switch1
         
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_13_Etat_Convert
         isseur/Switch1: Omitted comparison with constant. */
      if (TraBVx_028_FRM_bInhCoPtSIP_in) {
         CoPt_stCnvCluFilAT = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 8 */
         UInt8 S02823_Multiport_Switch /* LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 3 */;

         /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
            6/F02_13_Etat_Convertisseur/Multiport Switch */
         switch (TraBVx_028_Tra_stCnvClu_in) {
            case 0: {
               S02823_Multiport_Switch = TraBVx_028_Tra_stCnvClu_in;
               break;
            }
            case 1: {
               /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F0
                  2_13_Etat_Convertisseur/Switch4
                  
                  F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_13_Eta
                  t_Convertisseur/Switch4: Omitted comparison with constant. */
               if ((0 == UnitDelay_stCnvCluFilAT) || (S02823_Switch2 >= ((UInt32)
                CoPt_tiCfmStSliping_C))) {
                  S02823_Multiport_Switch = TraBVx_028_Tra_stCnvClu_in;
               }
               else {
                  S02823_Multiport_Switch = UnitDelay_stCnvCluFilAT;
               }
               break;
            }
            case 2: {
               /* SLLocal: Default storage class for local variables | Width: 16 */
               UInt16 S02823_Switch6 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;

               /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F0
                  2_13_Etat_Convertisseur/Switch6
                  
                  F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_13_Eta
                  t_Convertisseur/Switch6: Omitted comparison with constant. */
               if (0 == UnitDelay_stCnvCluFilAT) {
                  /* F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_13_
                     Etat_Convertisseur/Switch6: Omitted upper saturation
                     
                     F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_13_
                     Etat_Convertisseur/Switch6: Omitted lower saturation */
                  S02823_Switch6 = CoPt_tiCfmStUnlockLock_C;
               }
               else {
                  /* F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_13_
                     Etat_Convertisseur/Switch6: Omitted upper saturation
                     
                     F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_13_
                     Etat_Convertisseur/Switch6: Omitted lower saturation */
                  S02823_Switch6 = CoPt_tiCfmStSlipingLock_C;
               }

               /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F0
                  2_13_Etat_Convertisseur/Switch3
                  
                  F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_13_Eta
                  t_Convertisseur/Switch3: Omitted comparison with constant. */
               if (S02823_Switch5 >= ((UInt32) S02823_Switch6)) {
                  S02823_Multiport_Switch = TraBVx_028_Tra_stCnvClu_in;
               }
               else {
                  S02823_Multiport_Switch = UnitDelay_stCnvCluFilAT;
               }
               break;
            }
            case 3: {
               S02823_Multiport_Switch = 2 /* 2. */;
               break;
            }
         }
         CoPt_stCnvCluFilAT = S02823_Multiport_Switch;
      }
      Aux_I16 = (SInt16) (TraBVx_028_Ext_tOilGBx_in << 2);

      /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_12_Temp
         erature_Huile_BV/MinMax */
      if (Aux_I16 < 800 /* 200. */) {
         CoPt_tOilGBxAT = Aux_I16;
      }
      else {
         CoPt_tOilGBxAT = 800 /* 200. */;
      }

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01237/F03_Bouchonnage_Ax6/Gain4
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F03_Bouchonnage_Ax6/Gain4: folded operation
          multiplication to constant value 0 */
      CoPt_nPrimShaftAT = 0 /* 0. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01237/F03_Bouchonnage_Ax6/Gain3
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F03_Bouchonnage_Ax6/Gain3: folded operation
          multiplication to constant value 0 */
      CoPt_tqReqCluAT = 0 /* 0. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01237/F03_Bouchonnage_Ax6/Gain2
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F03_Bouchonnage_Ax6/Gain2: folded operation
          multiplication to constant value 0 */
      CoPt_tqMaxCluAT = 0 /* 0. */;
      Aux_U16 = TraBVx_028_Tra_nTar_in;
      Aux_U16_a = (UInt16) (CoPt_nMinNRegAT_C << 2);

      /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_10_Regi
         me_Cible/DetectSat/MinMax1 */
      if (Aux_U16 > Aux_U16_a) {
         Aux_U16_b = (UInt16) (SInt16) Aux_U16;
      }
      else {
         Aux_U16_b = (UInt16) (SInt16) Aux_U16_a;
      }
      Aux_U16 = (UInt16) (CoPt_nMaxNRegAT_C << 2);

      /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_10_Regi
         me_Cible/DetectSat/MinMax2 */
      if (Aux_U16 < Aux_U16_b) {
         CoPt_nTarAT = Aux_U16;
      }
      else {
         CoPt_nTarAT = Aux_U16_b;
      }
      CoPt_bAcvNRegReqAT = CoPt_bSIPAT && TraBVx_028_Tra_bNRegReq_in;
      CoPt_bPrepSIPAT = TraBVx_028_Tra_bSIPPrep_in || CoPt_bSIPAT;

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Cons
         ignes_Limitations_Couple/F02_08_03_Limitation_Lente/Switch1
         
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consignes_Li
         mitations_Couple/F02_08_03_Limitation_Lente/Switch1: Omitted comparison with constant. */
      if (CoPt_bAcvPrepSIPTqMaxAT_C) {
         S02844_Switch1 = CoPt_bPrepSIPAT;
      }
      else {
         S02844_Switch1 = CoPt_bSIPAT;
      }

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Cons
         ignes_Limitations_Couple/F02_08_03_Limitation_Lente/Switch8
         
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consignes_Li
         mitations_Couple/F02_08_03_Limitation_Lente/Switch8: Omitted comparison with constant. */
      if (S02844_Switch1) {
         CoPt_tqMaxGBxAirAT = 32000 /* 2000. */;
      }
      else {
         CoPt_tqMaxGBxAirAT = TraBVx_028_Tra_tqMaxGBx_in;
      }

      /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F
         02_08_Consignes_Limitations_Couple/F02_08_05_Limitation_Regulation_Regime/Multiport Switch1
       */
      switch (CoPt_stGSTypAT) {
         case 0: {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consig
               nes_Limitations_Couple/F02_08_05_Limitation_Regulation_Regime/Multiport Switch1: Omit
               ted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consig
               nes_Limitations_Couple/F02_08_05_Limitation_Regulation_Regime/Multiport Switch1: Omit
               ted lower saturation */
            S02846_Multiport_Switch1 = (SInt16) CoPt_tqMaxNRegDownAT_C;
            break;
         }
         case 1: {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consig
               nes_Limitations_Couple/F02_08_05_Limitation_Regulation_Regime/Multiport Switch1: Omit
               ted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consig
               nes_Limitations_Couple/F02_08_05_Limitation_Regulation_Regime/Multiport Switch1: Omit
               ted lower saturation */
            S02846_Multiport_Switch1 = (SInt16) CoPt_tqMaxNRegUpAT_C;
            break;
         }
         case 2: {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consig
               nes_Limitations_Couple/F02_08_05_Limitation_Regulation_Regime/Multiport Switch1: Omit
               ted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consig
               nes_Limitations_Couple/F02_08_05_Limitation_Regulation_Regime/Multiport Switch1: Omit
               ted lower saturation */
            S02846_Multiport_Switch1 = (SInt16) CoPt_tqMaxNRegTakeOffAT_C;
            break;
         }
         case 3: {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consig
               nes_Limitations_Couple/F02_08_05_Limitation_Regulation_Regime/Multiport Switch1: Omit
               ted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consig
               nes_Limitations_Couple/F02_08_05_Limitation_Regulation_Regime/Multiport Switch1: Omit
               ted lower saturation */
            S02846_Multiport_Switch1 = (SInt16) CoPt_tqMaxNRegLockAT_C;
            break;
         }
         case 4: {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consig
               nes_Limitations_Couple/F02_08_05_Limitation_Regulation_Regime/Multiport Switch1: Omit
               ted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consig
               nes_Limitations_Couple/F02_08_05_Limitation_Regulation_Regime/Multiport Switch1: Omit
               ted lower saturation */
            S02846_Multiport_Switch1 = (SInt16) CoPt_tqMaxNRegStrtAT_C;
            break;
         }
         case 5: {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consig
               nes_Limitations_Couple/F02_08_05_Limitation_Regulation_Regime/Multiport Switch1: Omit
               ted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consig
               nes_Limitations_Couple/F02_08_05_Limitation_Regulation_Regime/Multiport Switch1: Omit
               ted lower saturation */
            S02846_Multiport_Switch1 = (SInt16) CoPt_tqMaxNRegDftAT_C;
            break;
         }
      }

      /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Cons
         ignes_Limitations_Couple/F02_08_05_Limitation_Regulation_Regime/MinMax3 */
      if (TraBVx_028_Tra_tqMaxGBx_in < S02846_Multiport_Switch1) {
         CoPt_tqMaxGBx_nRegAT = TraBVx_028_Tra_tqMaxGBx_in;
      }
      else {
         CoPt_tqMaxGBx_nRegAT = S02846_Multiport_Switch1;
      }

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Cons
         ignes_Limitations_Couple/F02_08_02_Consigne_Lente/Switch2
         
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consignes_Li
         mitations_Couple/F02_08_02_Consigne_Lente/Switch2: Omitted comparison with constant. */
      if (CoPt_bSIPAT) {
         CoPt_tqAirReqGBxAT = TraBVx_028_Tra_tqMaxGBx_in;
      }
      else {
         CoPt_tqAirReqGBxAT = 0 /* 0. */;
      }

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Cons
         ignes_Limitations_Couple/F02_08_01_Consigne_Rapide/Switch2
         
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consignes_Li
         mitations_Couple/F02_08_01_Consigne_Rapide/Switch2: Omitted comparison with constant. */
      if (CoPt_bSIPAT) {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 S02842_CoPt_tqMinGBxLimSIP_T /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
         SInt16 S02842_Switch1 /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;

         /* TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02
            _08_Consignes_Limitations_Couple/F02_08_01_Consigne_Rapide/CoPt_tqMinGBxLimSIP_T
            
            # combined # Sum: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax
            6/F02_08_Consignes_Limitations_Couple/F02_08_01_Consigne_Rapide/Sum1
            
            F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consignes
            _Limitations_Couple/F02_08_01_Consigne_Rapide/Sum1: Omitted upper saturation
            
            F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consignes
            _Limitations_Couple/F02_08_01_Consigne_Rapide/Sum1: Omitted lower saturation */
         S02842_CoPt_tqMinGBxLimSIP_T =
          TraBVx_028_Tab1DS2I2T2084(&(S02842_CoPt_tq__GBxLimSIP_T_map), (SInt16) (((SInt16)
          (((UInt16) (SInt16) (TraBVx_028_Ext_nEng_in << 2)) - TraBVx_028_TqSys_nTarIdl_in)) >> 2),
          &(DD_S02842_CoPt__SIP_T_lastIndex));

         /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_C
            onsignes_Limitations_Couple/F02_08_01_Consigne_Rapide/Switch1
            
            F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consignes
            _Limitations_Couple/F02_08_01_Consigne_Rapide/Switch1: Omitted comparison with constant.
          */
         if (CoPt_bAuthCutOffAT_C || S02847_Switch || (!(TraBVx_028_TqSys_bTypFu_in))) {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consig
               nes_Limitations_Couple/F02_08_01_Consigne_Rapide/Switch1: Omitted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consig
               nes_Limitations_Couple/F02_08_01_Consigne_Rapide/Switch1: Omitted lower saturation */
            S02842_Switch1 = TraBVx_028_Tra_tqReqGBx_in;
         }
         else {
            /* SLLocal: Default storage class for local variables | Width: 32 */
            SInt32 S02842_Sum /* LSB: 2^-4 OFF:  0 MIN/MAX:  -134217728 .. 134217727.9375 */;

            /* Sum: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_C
               onsignes_Limitations_Couple/F02_08_01_Consigne_Rapide/Sum */
            Aux_I32 = (SInt32) (((UInt32) InjSys_tqOfsCutOff_C) - ((UInt32)
             TraBVx_028_TqCmp_tqSumLossCmp_in));
            S02842_Sum = C__I32SATI32_SATb(Aux_I32, 32000 /* 2000. */, -32000 /* -2000. */);

            /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_0
               8_Consignes_Limitations_Couple/F02_08_01_Consigne_Rapide/MinMax2
               
               # combined # Saturation: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage
               _Entree_Ax6/F02_08_Consignes_Limitations_Couple/F02_08_01_Consigne_Rapide/Saturation2
             */
            if (TraBVx_028_Tra_tqReqGBx_in > ((SInt16) S02842_Sum)) {
               /* # combined # F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_A
                  x6/F02_08_Consignes_Limitations_Couple/F02_08_01_Consigne_Rapide/Switch1: Omitted 
                  upper saturation
                  
                  F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Con
                  signes_Limitations_Couple/F02_08_01_Consigne_Rapide/Switch1: Omitted lower saturat
                  ion */
               S02842_Switch1 = TraBVx_028_Tra_tqReqGBx_in;
            }
            else {
               /* # combined # F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_A
                  x6/F02_08_Consignes_Limitations_Couple/F02_08_01_Consigne_Rapide/Switch1: Omitted 
                  upper saturation
                  
                  F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Con
                  signes_Limitations_Couple/F02_08_01_Consigne_Rapide/Switch1: Omitted lower saturat
                  ion
                  
                  # combined # Saturation: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtr
                  age_Entree_Ax6/F02_08_Consignes_Limitations_Couple/F02_08_01_Consigne_Rapide/Satur
                  ation2 */
               S02842_Switch1 = (SInt16) S02842_Sum;
            }
         }

         /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_C
            onsignes_Limitations_Couple/F02_08_01_Consigne_Rapide/MinMax3 */
         if (S02842_CoPt_tqMinGBxLimSIP_T > S02842_Switch1) {
            CoPt_tqReqGBxAT = S02842_CoPt_tqMinGBxLimSIP_T;
         }
         else {
            CoPt_tqReqGBxAT = S02842_Switch1;
         }
      }
      else {
         CoPt_tqReqGBxAT = 0 /* 0. */;
      }

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Cons
         ignes_Limitations_Couple/F02_08_04_Limitation_Rapide/Switch6
         
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consignes_Li
         mitations_Couple/F02_08_04_Limitation_Rapide/Switch6: Omitted comparison with constant.
         
         # combined # Product: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_A
         x6/F02_08_Consignes_Limitations_Couple/F02_08_04_Limitation_Rapide/TurnOnDelay/TurnOnDelayL
         ight_Part/Product */
      if (CoPt_bSIPAT && (S02850_Switch > CoPt_tiDlyAcvSIPTqMax_C)) {
         CoPt_tqMaxGBxAT = 32000 /* 2000. */;
      }
      else {
         /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_C
            onsignes_Limitations_Couple/F02_08_04_Limitation_Rapide/Switch5
            
            F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consignes
            _Limitations_Couple/F02_08_04_Limitation_Rapide/Switch5: Omitted comparison with constan
            t. */
         if (TraBVx_028_TqSys_bAcvCllIt_in || (!(TraBVx_028_TqSys_bTypFu_in))) {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consig
               nes_Limitations_Couple/F02_08_04_Limitation_Rapide/Switch5: Omitted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consig
               nes_Limitations_Couple/F02_08_04_Limitation_Rapide/Switch5: Omitted lower saturation
             */
            CoPt_tqMaxGBxAT = S02845_MinMax3;
         }
         else {
            /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_0
               8_Consignes_Limitations_Couple/F02_08_04_Limitation_Rapide/Switch3
               
               F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Consig
               nes_Limitations_Couple/F02_08_04_Limitation_Rapide/Switch3: Omitted comparison with c
               onstant. */
            if (S02851_Switch) {
               /* # combined # F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_A
                  x6/F02_08_Consignes_Limitations_Couple/F02_08_04_Limitation_Rapide/Switch5: Omitte
                  d upper saturation
                  
                  F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Con
                  signes_Limitations_Couple/F02_08_04_Limitation_Rapide/Switch5: Omitted lower satur
                  ation */
               CoPt_tqMaxGBxAT = 32000 /* 2000. */;
            }
            else {
               /* F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Con
                  signes_Limitations_Couple/F02_08_04_Limitation_Rapide/Switch3: Omitted upper satur
                  ation
                  
                  F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Con
                  signes_Limitations_Couple/F02_08_04_Limitation_Rapide/Switch3: Omitted lower satur
                  ation
                  
                  # combined # F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_A
                  x6/F02_08_Consignes_Limitations_Couple/F02_08_04_Limitation_Rapide/Switch5: Omitte
                  d upper saturation
                  
                  F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_Con
                  signes_Limitations_Couple/F02_08_04_Limitation_Rapide/Switch5: Omitted lower satur
                  ation */
               CoPt_tqMaxGBxAT = S02845_MinMax3;
            }
         }
      }

      /* F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_Changement_R
         apport_en_Cours/Rescaler */
      CoPt_bDiagAcvSIPORngAT = 1 /* 1. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01237/F03_Bouchonnage_Ax6/Gain1
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F03_Bouchonnage_Ax6/Gain1: folded operation
          multiplication to constant value 0 */
      CoPt_stPhaGSAT = 0 /* 0. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01237/F03_Bouchonnage_Ax6/Gain
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F03_Bouchonnage_Ax6/Gain: folded operation 
         multiplication to constant value 0 */
      CoPt_stCluAT = 0 /* 0. */;

      /* F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_02_Figeage_Clim
         /Rescaler */
      CoPt_bFrzACAT = TraBVx_028_Tra_bFrzAC_in;

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_01_Indi
         ce_Sportivite/Switch2
         
         F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_01_Indice_Sport
         ivite/Switch2: Omitted comparison with constant. */
      if (TraBVx_028_FRM_bInhCoPtSIP_in) {
         CoPt_idxPtSptAT = 1 /* 1. */;
      }
      else {
         /* # combined # TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_E
            ntree_Ax6/F02_01_Indice_Sportivite/CoPt_idxPtSptAT_T */
         CoPt_idxPtSptAT = TraBVx_028_Tab1DS2I4T0(&(S02811_CoPt_idxPtSptAT_T_map),
          TraBVx_028_Tra_idxPtSpt_in, &(DD_S02811_CoPt__tAT_T_lastIndex));
      }

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_
         Changement_Rapport_en_Cours/UnitDelay */
      UnitDelay5 = CoPt_noTarGearAT;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_
         Changement_Rapport_en_Cours/rising_edge/UnitDelay */
      X_S02836_UnitDelay = TraBVx_028_Tra_bSIP_in;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_
         Changement_Rapport_en_Cours/Counter/rising_edge/UnitDelay */
      X_S02841_UnitDelay = S02816_Logical_Operator;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_
         Changement_Rapport_en_Cours/Counter/Unit Delay */
      X_S02835_Unit_Delay = S02840_MinMax2;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_
         Changement_Rapport_en_Cours/BasculeRS/UnitDelay1 */
      X_S02834_UnitDelay1 = 1 /* 1. */;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_
         Changement_Rapport_en_Cours/BasculeRS/UnitDelay */
      X_S02834_UnitDelay = S02834_Switch;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_06_
         Changement_Rapport_en_Cours/rising_edge1/UnitDelay */
      X_S02837_UnitDelay = TraBVx_028_Tra_bSIP_in;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_
         Consignes_Limitations_Couple/F02_08_01_Consigne_Rapide/BasculeRS1/UnitDelay1 */
      X_S02847_UnitDelay1 = 1 /* 1. */;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_
         Consignes_Limitations_Couple/F02_08_01_Consigne_Rapide/BasculeRS1/UnitDelay */
      X_S02847_UnitDelay = S02847_Switch;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_
         Consignes_Limitations_Couple/F02_08_01_Consigne_Rapide/rising_edge1/UnitDelay */
      X_S02848_UnitDelay = CoPt_bSIPAT;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_
         Consignes_Limitations_Couple/F02_08_04_Limitation_Rapide/HysPos/BasculeRS/UnitDelay1 */
      X_S02851_UnitDelay1 = 1 /* 1. */;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_08_
         Consignes_Limitations_Couple/F02_08_04_Limitation_Rapide/HysPos/BasculeRS/UnitDelay */
      X_S02851_UnitDelay = S02851_Switch;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_22_
         Taux_conversion_couple/rising_edge1/UnitDelay */
      X_S02855_UnitDelay = S02832_Relational_Operator2;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_22_
         Taux_conversion_couple/DLowPassFilter_TypeK2/UnitDly_ExtIni/Unit Delay1 */
      X_S02859_Unit_Delay1 = 1 /* 1. */;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_22_
         Taux_conversion_couple/DLowPassFilter_TypeK2/UnitDly_ExtIni/Unit Delay2 */
      X_S02859_Unit_Delay2 = S02856_Switch;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_22_
         Taux_conversion_couple/UnitDelay1 */
      UnitDelay9 = CoPt_rCnvTqAT;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_22_
         Taux_conversion_couple/DLowPassFilter_TypeK2/IniCdn/UnitDelay */
      X_S02858_UnitDelay = 1 /* 1. */;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_13_
         Etat_Convertisseur/UnitDelay1 */
      X_S02823_UnitDelay1 = S02823_Switch2;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_13_
         Etat_Convertisseur/UnitDelay2 */
      UnitDelay6 = S02823_Switch5;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01237/F02_Filtrage_Entree_Ax6/F02_13_
         Etat_Convertisseur/UnitDelay */
      UnitDelay_stCnvCluFilAT = CoPt_stCnvCluFilAT;
   }
   #if TraBVx_bDCTAcv_SC

      /* F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/Enable: Enable condition
         F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/Enable: Omitted comparison w
         ith constant. */
      if ((TraBVx_028_TqSys_stTypPwtCf_in == 0) && (TraBVx_028_Ext_stTraTypCf_in == 3)) {
         /* SLLocal: Default storage class for local variables | Width: 32 */
         UInt32 S028275_MinMax /* LSB: 2^-15 OFF:  0 MIN/MAX:  0 .. 131071.999969482 */;
         SInt32 S028275_Product /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 16384000 */;
         UInt32 S028276_MinMax2 /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 33554431.9921875 */;
         UInt32 S028281_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 42949672.95 */;
         UInt32 S028283_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 42949672.95 */;

         /* SLLocal: Default storage class for local variables | Width: 16 */
         UInt16 S028254_UnitDelay /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 511.9921875 */;
         UInt16 S028254_UnitDelay1 /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 511.9921875 */;
         SInt16 S028255_CoPt_rCnvTqDCT_T /* LSB: 2^-7 OFF:  0 MIN/MAX:  -256 .. 255.9921875 */;
         UInt16 S028267_MinMax1 /* LSB: 2^-2 OFF:  0 MIN/MAX:  0 .. 16383.75 */;
         SInt16 S028271_Switch /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
         SInt16 S028272_MinMax1 /* LSB: 2^-14 OFF:  0 MIN/MAX:  -2 .. 1.9999389648438 */;
         SInt16 S028274_Switch /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
         UInt16 S028285_Switch /* LSB: 2^-10 OFF:  0 MIN/MAX:  0 .. 40 */;
         SInt16 S028292_Multiport_Switch /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
         UInt16 S028292_Switch1 /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 511.9921875 */;

         /* SLLocal: Default storage class for local variables | Width: 8 */
         Boolean S028242_Relational_Operator4;
         Boolean S028242_Relational_Operator5;
         Boolean S028245_Switch4;
         UInt8 S028252_Multiport_Switch5;
         Boolean S028252_Relational_Operator;
         UInt8 S028252_Switch1;
         Boolean S028255_Relational_Operator2;
         Boolean S028255_Relational_Operator4;
         SInt8 S028255_Switch3;
         Boolean S028262_Switch;
         Boolean S028263_Switch;
         Boolean S028269_Switch;

         /* Multiport switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
            ut_Filtering_DCT/F02_07_Gearbox_Intervention_Type/Multiport Switch */
         switch (TraBVx_028_Tra_stGSTyp_in) {
            case 0: {
               CoPt_stGSTypDCT = 1 /* 1. */;
               break;
            }
            case 1: {
               CoPt_stGSTypDCT = 0 /* 0. */;
               break;
            }
            case 2: {
               CoPt_stGSTypDCT = 3 /* 3. */;
               break;
            }
            case 3: {
               CoPt_stGSTypDCT = 5 /* 5. */;
               break;
            }
            case 4: {
               CoPt_stGSTypDCT = 2 /* 2. */;
               break;
            }
            case 5: {
               CoPt_stGSTypDCT = 4 /* 4. */;
               break;
            }
            case 6: {
               CoPt_stGSTypDCT = 5 /* 5. */;
               break;
            }
            case 7: {
               CoPt_stGSTypDCT = 5 /* 5. */;
               break;
            }
         }
         S028242_Relational_Operator5 = 2 /* 2. */ == CoPt_stGSTypDCT;
         S028242_Relational_Operator4 = CoPt_stGSTypDCT == 4 /* 4. */;

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_08_Gearbox_Intervention_Management/BasculeRS1/Switch
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_08_Gearbox_Intervention_Management/BasculeRS1/Switch: Omitted comparison with constan
            t. */
         if (X_S028263_UnitDelay1) {
            S028263_Switch = (X_S028263_UnitDelay || (S028242_Relational_Operator5 &&
             (!(X_S028265_UnitDelay))) || (S028242_Relational_Operator4 &&
             (!(X_S028266_UnitDelay)))) && (!(TraBVx_028_FRM_bInhCoPtSIP_in));
         }
         else {
            S028263_Switch = 1 /* 1. */;
         }

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_05_Engaged_Gear/Switch2
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_05_Engaged_Gear/Switch2: Omitted comparison with constant. */
         if (TraBVx_028_FRM_bInhCoPtSIP_in) {
            CoPt_noEgdGearDCT = 9 /* 9. */;
         }
         else {
            CoPt_noEgdGearDCT = TraBVx_028_Tra_noEgdGear_in;
         }
         S028255_Relational_Operator4 = CoPt_noEgdGearDCT != UnitDelay126;

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_21_Torque_Conversion_Rate/Counter/Counter_Part/Switch1
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_21_Torque_Conversion_Rate/Counter/Counter_Part/Switch1: Omitted comparison with const
            ant. */
         if (S028255_Relational_Operator4 && (!(X_S028284_UnitDelay))) {
            S028281_Switch1 = 0 /* 0. */;
         }
         else {
            /* # combined # Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_
               Input_Filtering_DCT/F02_21_Torque_Conversion_Rate/Counter/Sum
               
               # combined # MinMax: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F
               02_Input_Filtering_DCT/F02_21_Torque_Conversion_Rate/Counter/DetectSat2/MinMax2
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_21_Torque_Conversion_Rate/Counter/DetectSat2/MinMax2: Signal of the second inpu
               t is always smaller than the first input signal. Only using the second input signal.
               
               # combined # MinMax: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F
               02_Input_Filtering_DCT/F02_21_Torque_Conversion_Rate/Counter/DetectSat2/MinMax1
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_21_Torque_Conversion_Rate/Counter/DetectSat2/MinMax1: folded operation max to c
               onstant value 0.01 */
            S028281_Switch1 = 1 /* 0.01 */ + X_S028278_Unit_Delay;
         }

         /* MinMax: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_21_Torque_Conversion_Rate/Counter/DetectSat3/MinMax1 */
         if (S028281_Switch1) {
            S028283_MinMax1 = S028281_Switch1;
         }
         else {
            S028283_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_21_Torque_Conversion_Rate/Counter/DetectSat3/MinMax2 */
         if (1000 /* 10. */ < S028283_MinMax1) {
            CoPt_tiEgdGearDCT_MP = 1000 /* 10. */;
         }
         else {
            CoPt_tiEgdGearDCT_MP = S028283_MinMax1;
         }

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_21_Torque_Conversion_Rate/Switch3
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_21_Torque_Conversion_Rate/Switch3: Omitted comparison with constant. */
         if (((UInt16) CoPt_tiEgdGearDCT_MP) >= CoPt_tiCfmEgdGearDCT_C) {
            /* F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_21_Torque_Conversion_Rate/Switch3: Omitted upper saturation
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_21_Torque_Conversion_Rate/Switch3: Omitted lower saturation */
            S028255_Switch3 = CoPt_noEgdGearDCT;
         }
         else {
            /* F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_21_Torque_Conversion_Rate/Switch3: Omitted upper saturation
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_21_Torque_Conversion_Rate/Switch3: Omitted lower saturation */
            S028255_Switch3 = UnitDelay;
         }

         /* TableLookup: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fi
            ltering_DCT/F02_21_Torque_Conversion_Rate/CoPt_rCnvTqDCT_T */
         S028255_CoPt_rCnvTqDCT_T = (SInt16)
          TraBVx_028_Tab1DS0I4T523(&(S028255_CoPt_rCnvTqDCT_T_map), S028255_Switch3);

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_03_Target_Gear/Switch2
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_03_Target_Gear/Switch2: Omitted comparison with constant. */
         if (TraBVx_028_FRM_bInhCoPtSIP_in) {
            CoPt_noTarGearDCT = 9 /* 9. */;
         }
         else {
            CoPt_noTarGearDCT = TraBVx_028_Tra_noTarGear_in;
         }

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_20_Sporting_Take_Off/UnitDelay */
         S028254_UnitDelay = UnitDelay91;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_20_Sporting_Take_Off/UnitDelay1 */
         S028254_UnitDelay1 = UnitDelay92;

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_20_Sporting_Take_Off/BasculeRS/Switch
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_20_Sporting_Take_Off/BasculeRS/Switch: Omitted comparison with constant. */
         if (X_S028277_UnitDelay1) {
            /* SLLocal: Default storage class for local variables | Width: 8 */
            Boolean S028254_Relational_Operator11;

            /* Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
               ng_DCT/F02_20_Sporting_Take_Off/Sum
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_20_Sporting_Take_Off/Sum: Omitted upper saturation */
            Aux_I32 = (SInt32) (((UInt32) TraBVx_028_CoVSCtl_rAccPEngTrv_in) - ((UInt32)
             UnitDelay93));

            /* Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
               tering_DCT/F02_20_Sporting_Take_Off/Product1 */
            CoPt_rAccPGrdDCT_MP = (SInt16) ((((SInt32) C__I16FITI32_SATl(Aux_I32, 32767)) * 17067)
             >> 13);
            S028254_Relational_Operator11 = CoPt_stGSTypDCT == 2 /* 2. */;
            CoPt_bAcvSptTakeOffDCT = (X_S028277_UnitDelay || ((CoPt_noTarGearDCT == 1 /* 1. */) &&
             (((((SInt16) (CoPt_rAccPGrdDCT_MP >> 3)) >= CoPt_rAccPGrdThdSmkDCT_C) && (((UInt8)
             (TraBVx_028_CoVSCtl_rAccPEngTrv_in >> 7)) >= CoPt_rAccPThdHiSmkDCT_C)) || (((UInt8)
             (TraBVx_028_CoVSCtl_rAccPEngTrv_in >> 7)) >= CoPt_rAccPThdKdSmkDCT_C)) &&
             S028254_Relational_Operator11)) && (!((!(S028254_Relational_Operator11)) || (((UInt8)
             (TraBVx_028_CoVSCtl_rAccPEngTrv_in >> 7)) < CoPt_rAccPThdLoSmkDCT_C)));
         }
         else {
            CoPt_bAcvSptTakeOffDCT = 0 /* 0. */;
         }
         Aux_U16 = (UInt16) (CoPt_nMinNRegDCT_C << 2);

         /* MinMax: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_10_Engine_Speed_Setpoint/DetectSat/MinMax1 */
         if (TraBVx_028_Tra_nTar_in > Aux_U16) {
            S028267_MinMax1 = TraBVx_028_Tra_nTar_in;
         }
         else {
            S028267_MinMax1 = Aux_U16;
         }
         Aux_U16 = (UInt16) (CoPt_nMaxNRegDCT_C << 2);

         /* MinMax: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_10_Engine_Speed_Setpoint/DetectSat/MinMax2 */
         if (Aux_U16 < S028267_MinMax1) {
            CoPt_nTarDCT = Aux_U16;
         }
         else {
            CoPt_nTarDCT = S028267_MinMax1;
         }

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_11_Engine_Speed_Regulation_Request/HysPos/BasculeRS/Switch
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_11_Engine_Speed_Regulation_Request/HysPos/BasculeRS/Switch: Omitted comparison with c
            onstant. */
         if (X_S028269_UnitDelay1) {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            UInt16 S028245_Sum /* LSB: 2^-2 OFF:  0 MIN/MAX:  0 .. 16383.75 */;
            SInt16 S028245_Sum1 /* LSB: 2^-2 OFF:  0 MIN/MAX:  -8192 .. 8191.75 */;

            /* SLLocal: Default storage class for local variables | Width: 8 */
            Boolean S028268_Switch;

            /* Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
               ng_DCT/F02_11_Engine_Speed_Regulation_Request/Sum
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_11_Engine_Speed_Regulation_Request/Sum: Omitted upper saturation
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_11_Engine_Speed_Regulation_Request/Sum: Omitted lower saturation */
            S028245_Sum = (UInt16) (CoPt_nOfsHiNTarIdlDCT_C + TraBVx_028_TqSys_nTarIdl_in);

            /* Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
               ng_DCT/F02_11_Engine_Speed_Regulation_Request/Sum1
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_11_Engine_Speed_Regulation_Request/Sum1: Omitted upper saturation
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_11_Engine_Speed_Regulation_Request/Sum1: Omitted lower saturation */
            S028245_Sum1 = (SInt16) (TraBVx_028_TqSys_nTarIdl_in - CoPt_nOfsLoNTarIdlDCT_C);

            /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filt
               ering_DCT/F02_11_Engine_Speed_Regulation_Request/HysPos/Switch
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_11_Engine_Speed_Regulation_Request/HysPos/Switch: Omitted comparison with const
               ant. */
            if (((SInt32) S028245_Sum) != ((SInt32) S028245_Sum1)) {
               S028268_Switch = ((SInt16) CoPt_nTarDCT) <= S028245_Sum1;
            }
            else {
               S028268_Switch = ((SInt16) CoPt_nTarDCT) < S028245_Sum1;
            }
            S028269_Switch = (X_S028269_UnitDelay || (S028245_Sum <= CoPt_nTarDCT)) &&
             (!(S028268_Switch));
         }
         else {
            S028269_Switch = 1 /* 1. */;
         }

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_08_Gearbox_Intervention_Management/BasculeRS/Switch
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_08_Gearbox_Intervention_Management/BasculeRS/Switch: Omitted comparison with constant
            . */
         if (X_S028262_UnitDelay1) {
            S028262_Switch = (X_S028262_UnitDelay || (TraBVx_028_Tra_bSIP_in &&
             (!(X_S028264_UnitDelay)))) && (!(TraBVx_028_FRM_bInhCoPtSIP_in));
         }
         else {
            S028262_Switch = 1 /* 1. */;
         }

         /* # combined # Abs: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
            ut_Filtering_DCT/F02_13_Primary_Shaft_Speed/SecureDivi/Abs1
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_13_Primary_Shaft_Speed/SecureDivi/Abs1: folded operation abs to constant value 3.0517
            5781e-005 */
         Aux_U32 = (UInt32) (UInt8) (SInt8) (16384 /* 3.051757813e-005 */ >> 14);

         /* # combined # Abs: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
            ut_Filtering_DCT/F02_13_Primary_Shaft_Speed/SecureDivi/Abs
            
            # combined # TableLookup: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546
            /F02_Input_Filtering_DCT/F02_13_Primary_Shaft_Speed/CoPt_spdVehNEng1000DCT_T */
         Aux_U32_a = (UInt32) (((SInt32) (SInt16)
          (TraBVx_028_Tab1DS0I2T523(&(S028247_CoPt_s__ng1000DCT_T_map), CoPt_noTarGearDCT) >> 1)) <<
           9);

         /* MinMax: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_13_Primary_Shaft_Speed/SecureDivi/MinMax */
         if (Aux_U32 > Aux_U32_a) {
            S028275_MinMax = Aux_U32;
         }
         else {
            S028275_MinMax = Aux_U32_a;
         }

         /* Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
            ing_DCT/F02_13_Primary_Shaft_Speed/SecureDivi/Product */
         if (S028275_MinMax != 0) {
            S028275_Product = (SInt32) (((UInt32) (((UInt32) TraBVx_028_Veh_spdVeh_in) << 15)) / 
             S028275_MinMax);
         }
         else {
            /* F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_13_Primary_Shaft_Speed/SecureDivi/Product: Numerator always greater than or equ
               al to zero. */
            S028275_Product = 2097152000 /* 16384000. */;
         }

         /* F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_02_Air_Conditioning_Compressor_Freezing/Rescaler1 */
         CoPt_bInhACDCT = TraBVx_028_Tra_bInhAC_in;

         /* F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_22_Crawling_Management/Rescaler1 */
         CoPt_bSpdVehLoDetDCT = TraBVx_028_Tra_bSpdVehLoDet_in;

         /* Gain: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering
            _DCT/F02_22_Crawling_Management/Gain2 */
         CoPt_stVehDirEstimDCT = TraBVx_028_Tra_stVehDirEstim_in;

         /* F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_22_Crawling_Management/Rescaler */
         CoPt_bEngCrawlAuthDCT = TraBVx_028_Tra_bEngCrawlAuth_in;

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_01_Calculation_Type_Selection/Switch
            1
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_26_Engine_Speed_Regulation_Torque/F02_26_01_Calculation_Type_Selection/Switch1: Omitt
            ed comparison with constant. */
         if (CoPt_bAcvTqFfClcDCT_C) {
            CoPt_stTqFfTypDCT = 1 /* 1. */;
         }
         else {
            CoPt_stTqFfTypDCT = 2 /* 2. */;
         }

         /* F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type_1/Enable: Enable 
            condition
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type_1/Enable: Omitted
             comparison with constant.
            
            # combined # F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fi
            ltering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_01_Calculation_Type_Selection/R
            escaler */
         if (CoPt_bAcvTqFfClcDCT_C) {
            /* SLLocal: Default storage class for local variables | Width: 32 */
            SInt32 S028304_Switch /* LSB: 2^-12 OFF:  0 MIN/MAX:  -2000 .. 343808.484848485 */;

            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 S028290_UnitDelay19 /* LSB: 2^-2 OFF:  0 MIN/MAX:  -8192 .. 8191.75 */;
            SInt16 S028290_UnitDelay2 /* LSB: 2^-2 OFF:  0 MIN/MAX:  -8192 .. 8191.75 */;
            SInt16 S028290_UnitDelay20 /* LSB: 2^-2 OFF:  0 MIN/MAX:  -8192 .. 8191.75 */;
            SInt16 S028290_UnitDelay3 /* LSB: 2^-2 OFF:  0 MIN/MAX:  -8192 .. 8191.75 */;
            UInt16 S028300_Switch /* LSB: 2^-3 OFF:  0 MIN/MAX:  0 .. 8000 */;
            SInt16 S028301_MinMax1 /* LSB: 2^-14 OFF:  0 MIN/MAX:  -2 .. 1.9999389648438 */;
            UInt16 S028303_Switch /* LSB: 2^-3 OFF:  0 MIN/MAX:  0 .. 8000 */;
            SInt16 S028305_MinMax1 /* LSB: 2^-14 OFF:  0 MIN/MAX:  -2 .. 1.9999389648438 */;
            SInt16 S028307_Switch /* LSB: 2^4 OFF:  0 MIN/MAX:  -524288 .. 524272 */;

            Aux_U16 = (UInt16) (((UInt16) CoPt_facFilNTarDCT_C) << 7);

            /* MinMax: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filt
               ering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type_1/D
               LowPassFilter_TypeK1/DetectSat1/MinMax1 */
            if (Aux_U16) {
               S028301_MinMax1 = (SInt16) Aux_U16;
            }
            else {
               S028301_MinMax1 = 0 /* 0. */;
            }

            /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filt
               ering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type_1/D
               LowPassFilter_TypeK1/UnitDly_ExtIni/Switch
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type_1/DLowPassF
               ilter_TypeK1/UnitDly_ExtIni/Switch: Omitted comparison with constant. */
            if (X_S028303_Unit_Delay1) {
               S028303_Switch = X_S028303_Unit_Delay2;
            }
            else {
               S028303_Switch = (UInt16) (CoPt_nTarDCT << 1);
            }

            /* # combined # Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_
               Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculatio
               n_Type_1/DLowPassFilter_TypeK1/Sum2
               
               # combined # Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/
               F02_Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calcul
               ation_Type_1/DLowPassFilter_TypeK1/Product2
               
               # combined # Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/
               F02_Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calcul
               ation_Type_1/DLowPassFilter_TypeK1/Product1
               
               # combined # Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_
               Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculatio
               n_Type_1/DLowPassFilter_TypeK1/Sum1 */
            S028300_Switch = (UInt16) (((UInt16) ((((UInt32) CoPt_nTarDCT) * ((UInt32)
             S028301_MinMax1)) >> 13)) + ((UInt16) ((((UInt32) (UInt16) (((UInt16) (-((UInt16)
             (S028301_MinMax1 << 1)))) + 32768)) * ((UInt32) S028303_Switch)) >> 15)));

            /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filt
               ering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type_1/D
               LowPassFilter_TypeK1/IniCdn/Switch
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type_1/DLowPassF
               ilter_TypeK1/IniCdn/Switch: Omitted comparison with constant. */
            if (X_S028302_UnitDelay) {
               CoPt_nTarFilDCT_MP = S028300_Switch;
            }
            else {
               CoPt_nTarFilDCT_MP = (UInt16) (CoPt_nTarDCT << 1);
            }

            /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
               Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
               _1/UnitDelay20 */
            S028290_UnitDelay20 = UnitDelay127;

            /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
               Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
               _1/UnitDelay2 */
            S028290_UnitDelay2 = UnitDelay51;

            /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
               Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
               _1/UnitDelay19 */
            S028290_UnitDelay19 = UnitDelay62;

            /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
               Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
               _1/UnitDelay3 */
            S028290_UnitDelay3 = UnitDelay141;

            /* Multiport switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_
               Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculatio
               n_Type_1/Multiport Switch1 */
            switch (CoPt_stTypFfNRegDCT_C) {
               case 0: {
                  CoPt_tqFfNRegUnfilDCT_MP = 0 /* 0. */;
                  break;
               }
               case 1: {
                  /* SLLocal: Default storage class for local variables | Width: 32 */
                  SInt32 S028290_Gain_pi_30__8 /* LSB: 2^-20 OFF:  0 MIN/MAX:  -2048 .. 2047.9999990
                  4633 */;
                  SInt32 S028299_Product6_1 /* LSB: 2^-21 OFF:  0 MIN/MAX:  -1024 .. 1023.9999995231
                  6 */;

                  /* Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_F
                     iltering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation
                     _Type_1/Sum7
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
                     _1/Sum7: Omitted lower saturation */
                  Aux_I32 = (SInt32) (((UInt32) (UInt16) (CoPt_nTarFilDCT_MP >> 1)) - ((UInt32)
                   S028290_UnitDelay20));

                  /* Gain: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
                     Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculatio
                     n_Type_1/Gain_pi__30__8
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
                     _1/Gain_pi/30__8: Omitted upper saturation
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
                     _1/Gain_pi/30__8: Omitted lower saturation */
                  S028290_Gain_pi_30__8 = ((SInt32) C__I16FITI32_SATu(Aux_I32, 32767 /* 8191.75 */))
                    * 27446;

                  /* Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
                     ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calcula
                     tion_Type_1/Product9/Product6_1
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
                     _1/Product9/Product6_1: ANSI_F_64MUL_LE32LE32_WOPGT32 */
                  F__I64MULU32I32((UInt32) CoPt_jEngCluDCT_C, S028290_Gain_pi_30__8, &(Aux_I32),
                   &(Aux_U32));
                  S028299_Product6_1 = C__I32SHRI64C6_LT32_SATb(Aux_I32, Aux_U32, 9, 23, 255,
                   4294966784U, -256, 0);

                  /* Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
                     ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calcula
                     tion_Type_1/Product9/Product6
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
                     _1/Product9/Product6: ANSI_F_64MUL_LE32LE32_WOPGT32 */
                  F__I64MULI32U32(S028299_Product6_1, (UInt32) 25, &(Aux_I32), &(Aux_U32));
                  Aux_I32_a = C__I32SHRI64C6_LT32(Aux_I32, Aux_U32, 7, 25);

                  /* # combined # Saturation: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_
                     10_01546/F02_Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_0
                     2_Torque_Calculation_Type_1/Saturation */
                  CoPt_tqFfNRegUnfilDCT_MP = (SInt16) (C__I32SATI32_SATb(Aux_I32_a, 8192000 /* 2000.
                   */, -8192000 /* -2000. */) >> 8);
                  break;
               }
               case 2: {
                  /* SLLocal: Default storage class for local variables | Width: 32 */
                  SInt32 S028290_Gain_pi_30__10 /* LSB: 2^-20 OFF:  0 MIN/MAX:  -2048 .. 2047.999999
                  04633 */;
                  SInt32 S028296_Product6_1 /* LSB: 2^-21 OFF:  0 MIN/MAX:  -1024 .. 1023.9999995231
                  6 */;

                  /* Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_F
                     iltering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation
                     _Type_1/Sum9
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
                     _1/Sum9: Omitted lower saturation */
                  Aux_I32 = (SInt32) (((UInt32) (UInt16) (CoPt_nTarFilDCT_MP >> 1)) - ((UInt32)
                   S028290_UnitDelay2));

                  /* Gain: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
                     Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculatio
                     n_Type_1/Gain_pi__30__10
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
                     _1/Gain_pi/30__10: Omitted upper saturation
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
                     _1/Gain_pi/30__10: Omitted lower saturation */
                  S028290_Gain_pi_30__10 = ((SInt32) C__I16FITI32_SATu(Aux_I32, 32767 /* 8191.75 */
                   )) * 27446;

                  /* Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
                     ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calcula
                     tion_Type_1/Product11/Product6_1
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
                     _1/Product11/Product6_1: ANSI_F_64MUL_LE32LE32_WOPGT32 */
                  F__I64MULU32I32((UInt32) CoPt_jEngCluDCT_C, S028290_Gain_pi_30__10, &(Aux_I32),
                   &(Aux_U32));
                  S028296_Product6_1 = C__I32SHRI64C6_LT32_SATb(Aux_I32, Aux_U32, 9, 23, 255,
                   4294966784U, -256, 0);

                  /* Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
                     ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calcula
                     tion_Type_1/Product11/Product6
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
                     _1/Product11/Product6: ANSI_F_64MUL_LE32LE32_WOPGT32 */
                  F__I64MULI32U32(S028296_Product6_1, (UInt32) 25, &(Aux_I32), &(Aux_U32));
                  Aux_I32_a = C__I32SHRI64C6_LT32(Aux_I32, Aux_U32, 8, 24);

                  /* # combined # Saturation: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_
                     10_01546/F02_Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_0
                     2_Torque_Calculation_Type_1/Saturation1 */
                  CoPt_tqFfNRegUnfilDCT_MP = (SInt16) (C__I32SATI32_SATb(Aux_I32_a, 8192000 /* 2000.
                   */, -8192000 /* -2000. */) >> 8);
                  break;
               }
               case 3: {
                  /* SLLocal: Default storage class for local variables | Width: 32 */
                  SInt32 S028290_Gain_pi_30__6 /* LSB: 2^-20 OFF:  0 MIN/MAX:  -2048 .. 2047.9999990
                  4633 */;
                  SInt32 S028298_Product2_1 /* LSB: 2^-21 OFF:  0 MIN/MAX:  -1024 .. 1023.9999995231
                  6 */;

                  /* Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_F
                     iltering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation
                     _Type_1/Sum5
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
                     _1/Sum5: Omitted lower saturation */
                  Aux_I32 = (SInt32) (((UInt32) (UInt16) (CoPt_nTarFilDCT_MP >> 1)) - ((UInt32)
                   S028290_UnitDelay19));

                  /* Gain: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
                     Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculatio
                     n_Type_1/Gain_pi__30__6
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
                     _1/Gain_pi/30__6: Omitted upper saturation
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
                     _1/Gain_pi/30__6: Omitted lower saturation */
                  S028290_Gain_pi_30__6 = ((SInt32) C__I16FITI32_SATu(Aux_I32, 32767 /* 8191.75 */))
                    * 27446;

                  /* Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
                     ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calcula
                     tion_Type_1/Product7/Product2_1
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
                     _1/Product7/Product2_1: ANSI_F_64MUL_LE32LE32_WOPGT32 */
                  F__I64MULU32I32((UInt32) CoPt_jEngCluDCT_C, S028290_Gain_pi_30__6, &(Aux_I32),
                   &(Aux_U32));
                  S028298_Product2_1 = C__I32SHRI64C6_LT32_SATb(Aux_I32, Aux_U32, 9, 23, 255,
                   4294966784U, -256, 0);

                  /* Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
                     ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calcula
                     tion_Type_1/Product7/Product2
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
                     _1/Product7/Product2: ANSI_F_64MUL_LE32LE32_WOPGT32 */
                  F__I64MULI32U32(S028298_Product2_1, (UInt32) 69905067, &(Aux_I32), &(Aux_U32));
                  Aux_I32_a = C__I32SHRI64C6_LT32(Aux_I32, Aux_U32, 30, 2);

                  /* # combined # Saturation: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_
                     10_01546/F02_Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_0
                     2_Torque_Calculation_Type_1/Saturation2 */
                  CoPt_tqFfNRegUnfilDCT_MP = (SInt16) (C__I32SATI32_SATb(Aux_I32_a, 8192000 /* 2000.
                   */, -8192000 /* -2000. */) >> 8);
                  break;
               }
               case 4: {
                  /* SLLocal: Default storage class for local variables | Width: 32 */
                  SInt32 S028295_Product5_1 /* LSB: 2^-21 OFF:  0 MIN/MAX:  -1024 .. 1023.9999995231
                  6 */;

                  /* Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_F
                     iltering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation
                     _Type_1/Sum11
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
                     _1/Sum11: Omitted lower saturation */
                  Aux_I32 = (SInt32) (((UInt32) (UInt16) (CoPt_nTarFilDCT_MP >> 1)) - ((UInt32)
                   S028290_UnitDelay3));

                  /* Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
                     ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calcula
                     tion_Type_1/Product10/Product5_1
                     
                     # combined # Gain: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_015
                     46/F02_Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torq
                     ue_Calculation_Type_1/Gain_pi__30__9
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
                     _1/Gain_pi/30__9: Omitted upper saturation
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
                     _1/Gain_pi/30__9: Omitted lower saturation */
                  Aux_I32_a = ((SInt32) CoPt_jEngCluDCT_C) * ((SInt32) (SInt16) ((((SInt32)
                   C__I16FITI32_SATu(Aux_I32, 32767 /* 8191.75 */)) * 13723) >> 14));
                  S028295_Product5_1 = C__I32SHLI32C6_SATb(Aux_I32_a, 6, 33554431, -33554432);

                  /* Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
                     ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calcula
                     tion_Type_1/Product10/Product5
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
                     _1/Product10/Product5: ANSI_F_64MUL_LE32LE32_WOPGT32 */
                  F__I64MULI32U32(S028295_Product5_1, (UInt32) 25, &(Aux_I32), &(Aux_U32));
                  Aux_I32_a = C__I32SHRI64C6_LT32(Aux_I32, Aux_U32, 9, 23);

                  /* # combined # Saturation: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_
                     10_01546/F02_Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_0
                     2_Torque_Calculation_Type_1/Saturation3 */
                  CoPt_tqFfNRegUnfilDCT_MP = (SInt16) (C__I32SATI32_SATb(Aux_I32_a, 8192000 /* 2000.
                   */, -8192000 /* -2000. */) >> 8);
                  break;
               }
               case 5: {
                  /* SLLocal: Default storage class for local variables | Width: 32 */
                  SInt32 S028290_Gain_pi_30__7 /* LSB: 2^-20 OFF:  0 MIN/MAX:  -2048 .. 2047.9999990
                  4633 */;
                  SInt32 S028297_Product1_1 /* LSB: 2^-21 OFF:  0 MIN/MAX:  -1024 .. 1023.9999995231
                  6 */;

                  /* Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_F
                     iltering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation
                     _Type_1/Sum8
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
                     _1/Sum8: Omitted lower saturation */
                  Aux_I32 = (SInt32) (((UInt32) (UInt16) (CoPt_nTarFilDCT_MP >> 1)) - ((UInt32)
                   UnitDelay56));

                  /* Gain: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
                     Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculatio
                     n_Type_1/Gain_pi__30__7
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
                     _1/Gain_pi/30__7: Omitted upper saturation
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
                     _1/Gain_pi/30__7: Omitted lower saturation */
                  S028290_Gain_pi_30__7 = ((SInt32) C__I16FITI32_SATu(Aux_I32, 32767 /* 8191.75 */))
                    * 27446;

                  /* Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
                     ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calcula
                     tion_Type_1/Product3/Product1_1
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
                     _1/Product3/Product1_1: ANSI_F_64MUL_LE32LE32_WOPGT32 */
                  F__I64MULU32I32((UInt32) CoPt_jEngCluDCT_C, S028290_Gain_pi_30__7, &(Aux_I32),
                   &(Aux_U32));
                  S028297_Product1_1 = C__I32SHRI64C6_LT32_SATb(Aux_I32, Aux_U32, 9, 23, 255,
                   4294966784U, -256, 0);

                  /* Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
                     ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calcula
                     tion_Type_1/Product3/Product1
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
                     _1/Product3/Product1: ANSI_F_64MUL_LE32LE32_WOPGT32 */
                  F__I64MULI32U32(S028297_Product1_1, (UInt32) 5, &(Aux_I32), &(Aux_U32));
                  Aux_I32_a = C__I32SHRI64C6_LT32(Aux_I32, Aux_U32, 7, 25);

                  /* # combined # Saturation: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_
                     10_01546/F02_Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_0
                     2_Torque_Calculation_Type_1/Saturation4 */
                  CoPt_tqFfNRegUnfilDCT_MP = (SInt16) (C__I32SATI32_SATb(Aux_I32_a, 8192000 /* 2000.
                   */, -8192000 /* -2000. */) >> 8);
                  break;
               }
            }
            Aux_U16 = (UInt16) (((UInt16) CoPt_facFilTqFfNRegDCT_C) << 7);

            /* MinMax: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filt
               ering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type_1/D
               LowPassFilter_TypeK4/DetectSat1/MinMax1 */
            if (Aux_U16) {
               S028305_MinMax1 = (SInt16) Aux_U16;
            }
            else {
               S028305_MinMax1 = 0 /* 0. */;
            }

            /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filt
               ering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type_1/D
               LowPassFilter_TypeK4/UnitDly_ExtIni/Switch
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type_1/DLowPassF
               ilter_TypeK4/UnitDly_ExtIni/Switch: Omitted comparison with constant. */
            if (X_S028307_Unit_Delay1) {
               S028307_Switch = X_S028307_Unit_Delay2;
            }
            else {
               S028307_Switch = (SInt16) (CoPt_tqFfNRegUnfilDCT_MP >> 8);
            }

            /* # combined # Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_
               Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculatio
               n_Type_1/DLowPassFilter_TypeK4/Sum2
               
               # combined # Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/
               F02_Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calcul
               ation_Type_1/DLowPassFilter_TypeK4/Product2
               
               # combined # Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/
               F02_Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calcul
               ation_Type_1/DLowPassFilter_TypeK4/Product1
               
               # combined # Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_
               Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculatio
               n_Type_1/DLowPassFilter_TypeK4/Sum1 */
            S028304_Switch = (SInt32) (((SInt32) (SInt16) (((UInt16) (SInt16) (((SInt16) ((((SInt32)
              CoPt_tqFfNRegUnfilDCT_MP) * ((SInt32) S028305_MinMax1)) >> 14)) >> 8)) + ((UInt16)
             (SInt16) ((((SInt32) (SInt16) (((SInt16) (-S028305_MinMax1)) + 16384)) * ((SInt32)
             S028307_Switch)) >> 14)))) << 16);

            /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filt
               ering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type_1/D
               LowPassFilter_TypeK4/IniCdn/Switch
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type_1/DLowPassF
               ilter_TypeK4/IniCdn/Switch: Omitted comparison with constant. */
            if (X_S028306_UnitDelay) {
               CoPt_tqFfNRegDCTTyp1 = (SInt16) (S028304_Switch >> 8);
            }
            else {
               CoPt_tqFfNRegDCTTyp1 = CoPt_tqFfNRegUnfilDCT_MP;
            }

            /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
               Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
               _1/DLowPassFilter_TypeK1/UnitDly_ExtIni/Unit Delay1 */
            X_S028303_Unit_Delay1 = 1 /* 1. */;

            /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
               Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
               _1/DLowPassFilter_TypeK1/UnitDly_ExtIni/Unit Delay2 */
            X_S028303_Unit_Delay2 = S028300_Switch;

            /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
               Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
               _1/DLowPassFilter_TypeK1/IniCdn/UnitDelay */
            X_S028302_UnitDelay = 1 /* 1. */;

            /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
               Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
               _1/UnitDelay20 */
            UnitDelay127 = (SInt16) (CoPt_nTarFilDCT_MP >> 1);

            /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
               Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
               _1/UnitDelay2 */
            UnitDelay51 = S028290_UnitDelay20;

            /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
               Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
               _1/UnitDelay19 */
            UnitDelay62 = S028290_UnitDelay2;

            /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
               Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
               _1/UnitDelay3 */
            UnitDelay141 = S028290_UnitDelay19;

            /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
               Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
               _1/UnitDelay17 */
            UnitDelay56 = S028290_UnitDelay3;

            /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
               Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
               _1/DLowPassFilter_TypeK4/UnitDly_ExtIni/Unit Delay1 */
            X_S028307_Unit_Delay1 = 1 /* 1. */;

            /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
               Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
               _1/DLowPassFilter_TypeK4/UnitDly_ExtIni/Unit Delay2 */
            X_S028307_Unit_Delay2 = (SInt16) (S028304_Switch >> 16);

            /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
               Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_02_Torque_Calculation_Type
               _1/DLowPassFilter_TypeK4/IniCdn/UnitDelay */
            X_S028306_UnitDelay = 1 /* 1. */;
         }

         /* F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calculation_Type_2/Enable: Enable 
            condition
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calculation_Type_2/Enable: Omitted
             comparison with constant.
            
            # combined # F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fi
            ltering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_01_Calculation_Type_Selection/R
            escaler */
         if (!(CoPt_bAcvTqFfClcDCT_C)) {
            /* SLLocal: Default storage class for local variables | Width: 32 */
            SInt32 S028291_Product /* LSB: 2^-4 OFF:  0 MIN/MAX:  -134217728 .. 134217727.9375 */;

            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 S028310_Switch /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
            SInt16 S028311_MinMax1 /* LSB: 2^-14 OFF:  0 MIN/MAX:  -2 .. 1.9999389648438 */;
            SInt16 S028312_Switch /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
            SInt16 S028313_Switch /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
            SInt16 S028314_Switch /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
            SInt16 S028315_MinMax1 /* LSB: 2^-14 OFF:  0 MIN/MAX:  -2 .. 1.9999389648438 */;
            SInt16 S028316_Switch /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
            SInt16 S028317_Switch /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;

            Aux_U16 = (UInt16) (((UInt16) CoPt_facFilTqReqFfDCT_C) << 7);

            /* MinMax: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filt
               ering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calculation_Type_2/D
               LowPassFilter_TypeK1/DetectSat1/MinMax1 */
            if (Aux_U16) {
               S028311_MinMax1 = (SInt16) Aux_U16;
            }
            else {
               S028311_MinMax1 = 0 /* 0. */;
            }

            /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filt
               ering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calculation_Type_2/D
               LowPassFilter_TypeK1/UnitDly_ExtIni/Switch
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calculation_Type_2/DLowPassF
               ilter_TypeK1/UnitDly_ExtIni/Switch: Omitted comparison with constant. */
            if (X_S028313_Unit_Delay1) {
               S028313_Switch = X_S028313_Unit_Delay2;
            }
            else {
               S028313_Switch = TraBVx_028_Tra_tqReqClu_in;
            }

            /* # combined # Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_
               Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calculatio
               n_Type_2/DLowPassFilter_TypeK1/Sum2
               
               # combined # Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/
               F02_Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calcul
               ation_Type_2/DLowPassFilter_TypeK1/Product2
               
               # combined # Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/
               F02_Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calcul
               ation_Type_2/DLowPassFilter_TypeK1/Product1
               
               # combined # Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_
               Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calculatio
               n_Type_2/DLowPassFilter_TypeK1/Sum1 */
            S028310_Switch = (SInt16) (((UInt16) (SInt16) ((((SInt32) TraBVx_028_Tra_tqReqClu_in) *
             ((SInt32) S028311_MinMax1)) >> 14)) + ((UInt16) (SInt16) ((((SInt32) (SInt16)
             (((SInt16) (-S028311_MinMax1)) + 16384)) * ((SInt32) S028313_Switch)) >> 14)));

            /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filt
               ering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calculation_Type_2/D
               LowPassFilter_TypeK1/IniCdn/Switch
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calculation_Type_2/DLowPassF
               ilter_TypeK1/IniCdn/Switch: Omitted comparison with constant. */
            if (X_S028312_UnitDelay) {
               S028312_Switch = S028310_Switch;
            }
            else {
               S028312_Switch = TraBVx_028_Tra_tqReqClu_in;
            }
            Aux_U16 = (UInt16) (((UInt16) CoPt_facFilTqMaxFfDCT_C) << 7);

            /* MinMax: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filt
               ering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calculation_Type_2/D
               LowPassFilter_TypeK2/DetectSat1/MinMax1 */
            if (Aux_U16) {
               S028315_MinMax1 = (SInt16) Aux_U16;
            }
            else {
               S028315_MinMax1 = 0 /* 0. */;
            }

            /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filt
               ering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calculation_Type_2/D
               LowPassFilter_TypeK2/UnitDly_ExtIni/Switch
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calculation_Type_2/DLowPassF
               ilter_TypeK2/UnitDly_ExtIni/Switch: Omitted comparison with constant. */
            if (X_S028317_Unit_Delay1) {
               S028317_Switch = X_S028317_Unit_Delay2;
            }
            else {
               S028317_Switch = TraBVx_028_Tra_tqMaxClu_in;
            }

            /* # combined # Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_
               Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calculatio
               n_Type_2/DLowPassFilter_TypeK2/Sum2
               
               # combined # Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/
               F02_Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calcul
               ation_Type_2/DLowPassFilter_TypeK2/Product2
               
               # combined # Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/
               F02_Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calcul
               ation_Type_2/DLowPassFilter_TypeK2/Product1
               
               # combined # Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_
               Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calculatio
               n_Type_2/DLowPassFilter_TypeK2/Sum1 */
            S028314_Switch = (SInt16) (((UInt16) (SInt16) ((((SInt32) TraBVx_028_Tra_tqMaxClu_in) *
             ((SInt32) S028315_MinMax1)) >> 14)) + ((UInt16) (SInt16) ((((SInt32) (SInt16)
             (((SInt16) (-S028315_MinMax1)) + 16384)) * ((SInt32) S028317_Switch)) >> 14)));

            /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filt
               ering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calculation_Type_2/D
               LowPassFilter_TypeK2/IniCdn/Switch
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calculation_Type_2/DLowPassF
               ilter_TypeK2/IniCdn/Switch: Omitted comparison with constant. */
            if (X_S028316_UnitDelay) {
               S028316_Switch = S028314_Switch;
            }
            else {
               S028316_Switch = TraBVx_028_Tra_tqMaxClu_in;
            }

            /* Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
               tering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calculation_Type_2/
               Product
               
               # combined # Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_
               Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calculatio
               n_Type_2/Sum */
            S028291_Product = (SInt32) ((((SInt32) (((UInt32) S028312_Switch) - ((UInt32)
             S028316_Switch))) * ((SInt32) CoPt_facCorrTqFfDCT_C)) >> 7);

            /* Saturation: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
               Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calculation_Type
               _2/Saturation1 */
            CoPt_tqFfNRegDCTTyp2 = C__I16SATI32_SATb(S028291_Product, 32000 /* 2000. */, -32000 /* -
            2000. */);

            /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
               Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calculation_Type
               _2/DLowPassFilter_TypeK1/UnitDly_ExtIni/Unit Delay1 */
            X_S028313_Unit_Delay1 = 1 /* 1. */;

            /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
               Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calculation_Type
               _2/DLowPassFilter_TypeK1/UnitDly_ExtIni/Unit Delay2 */
            X_S028313_Unit_Delay2 = S028310_Switch;

            /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
               Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calculation_Type
               _2/DLowPassFilter_TypeK1/IniCdn/UnitDelay */
            X_S028312_UnitDelay = 1 /* 1. */;

            /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
               Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calculation_Type
               _2/DLowPassFilter_TypeK2/UnitDly_ExtIni/Unit Delay1 */
            X_S028317_Unit_Delay1 = 1 /* 1. */;

            /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
               Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calculation_Type
               _2/DLowPassFilter_TypeK2/UnitDly_ExtIni/Unit Delay2 */
            X_S028317_Unit_Delay2 = S028314_Switch;

            /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
               Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_03_Torque_Calculation_Type
               _2/DLowPassFilter_TypeK2/IniCdn/UnitDelay */
            X_S028316_UnitDelay = 1 /* 1. */;
         }

         /* Multiport switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
            ut_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_04_Torque_Weighting/Multip
            ort Switch */
         switch (CoPt_stTqFfTypDCT) {
            case 1: {
               S028292_Multiport_Switch = CoPt_tqFfNRegDCTTyp1;
               break;
            }
            case 2: {
               S028292_Multiport_Switch = CoPt_tqFfNRegDCTTyp2;
               break;
            }
         }

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_08_Gearbox_Intervention_Management/Switch2
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_08_Gearbox_Intervention_Management/Switch2: Omitted comparison with constant. */
         if (S028263_Switch) {
            CoPt_bAcvTqNCordDCT = (2 /* 2. */ == CoPt_stGSTypDCT) || (CoPt_stGSTypDCT == 4 /* 4. */
             );
         }
         else {
            CoPt_bAcvTqNCordDCT = 0 /* 0. */;
         }

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_04_Torque_Weighting/Switch1
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_26_Engine_Speed_Regulation_Torque/F02_26_04_Torque_Weighting/Switch1: Omitted compari
            son with constant. */
         if (CoPt_bAcvTqNCordDCT && CoPt_bDeacFfTqNCordDCT_C) {
            S028292_Switch1 = 0 /* 0. */;
         }
         else {
            /* F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_26_Engine_Speed_Regulation_Torque/F02_26_04_Torque_Weighting/Switch1: Omitted u
               pper saturation
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_26_Engine_Speed_Regulation_Torque/F02_26_04_Torque_Weighting/Switch1: Omitted l
               ower saturation
               
               # combined # TableLookup: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01
               546/F02_Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_04_Torque_We
               ighting/CoPt_facFfNRegDCT_T
               
               # combined # Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_
               Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_04_Torque_Weighting/
               Sum1
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_26_Engine_Speed_Regulation_Torque/F02_26_04_Torque_Weighting/Sum1: Omitted uppe
               r saturation
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_26_Engine_Speed_Regulation_Torque/F02_26_04_Torque_Weighting/Sum1: Omitted lowe
               r saturation */
            S028292_Switch1 = TraBVx_028_Tab1DS0I2T524(&(S028292_CoPt_facFfNRegDCT_T_map), (SInt16)
             (((SInt16) (((UInt16) (SInt16) (TraBVx_028_Ext_nEng_in << 2)) - CoPt_nTarDCT)) >> 2));
         }

         /* Saturation: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_04_Torque_Weighting/Saturation
            
            # combined # Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02
            _Input_Filtering_DCT/F02_26_Engine_Speed_Regulation_Torque/F02_26_04_Torque_Weighting/Pr
            oduct */
         Aux_I32 = (SInt32) (((SInt32) ((((SInt32) S028292_Multiport_Switch) * ((SInt32)
          S028292_Switch1)) >> 4)) >> 3);
         CoPt_tqFfNRegDCT = C__I16SATI32_SATb(Aux_I32, 32000 /* 2000. */, -32000 /* -2000. */);

         /* MinMax: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_13_Primary_Shaft_Speed/SecureDivi/DetectSat/MinMax1 */
         if (S028275_Product) {
            Aux_I32 = S028275_Product;
         }
         else {
            Aux_I32 = 0 /* 0. */;
         }

         /* MinMax: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_13_Primary_Shaft_Speed/SecureDivi/DetectSat/MinMax2 */
         if (1024 /* 8. */ < Aux_I32) {
            S028276_MinMax2 = 1024 /* 8. */;
         }
         else {
            S028276_MinMax2 = (UInt32) Aux_I32;
         }

         /* Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
            ing_DCT/F02_13_Primary_Shaft_Speed/Product
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_13_Primary_Shaft_Speed/Product: ANSI_F_64MUL_LE32LE32_WOPGT32 */
         F__U64MULU32U32(S028276_MinMax2, (UInt32) 125, &(Aux_U32), &(Aux_U32_a));

         /* F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_13_Primary_Shaft_Speed/Product: Omitted lower saturation */
         CoPt_nPrimShaftTarDCT = C__U16SHRU64C6_LT32_SATu(Aux_U32, Aux_U32_a, 4, 28, 0, 1048560);
         S028255_Relational_Operator2 = S028255_CoPt_rCnvTqDCT_T != 0 /* 0. */;

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_21_Torque_Conversion_Rate/DLowPassFilter_TypeK2/DLowPass_K_Part/Switch
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_21_Torque_Conversion_Rate/DLowPassFilter_TypeK2/DLowPass_K_Part/Switch: Omitted compa
            rison with constant. */
         if (S028255_Relational_Operator2 && (!(X_S028280_UnitDelay))) {
            S028285_Switch = (UInt16) (S028255_CoPt_rCnvTqDCT_T << 3);
         }
         else {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 S028286_MinMax1 /* LSB: 2^-14 OFF:  0 MIN/MAX:  -2 .. 1.9999389648438 */;
            UInt16 S028288_Switch /* LSB: 2^-11 OFF:  0 MIN/MAX:  0 .. 31.99951171875 */;

            Aux_U16 = (UInt16) (((UInt16) CoPt_facFilRatCnvTqDCT_C) << 7);

            /* MinMax: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filt
               ering_DCT/F02_21_Torque_Conversion_Rate/DLowPassFilter_TypeK2/DetectSat1/MinMax1 */
            if (Aux_U16) {
               S028286_MinMax1 = (SInt16) Aux_U16;
            }
            else {
               S028286_MinMax1 = 0 /* 0. */;
            }

            /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filt
               ering_DCT/F02_21_Torque_Conversion_Rate/DLowPassFilter_TypeK2/UnitDly_ExtIni/Switch
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_21_Torque_Conversion_Rate/DLowPassFilter_TypeK2/UnitDly_ExtIni/Switch: Omitted 
               comparison with constant. */
            if (X_S028288_Unit_Delay1) {
               S028288_Switch = X_S028288_Unit_Delay2;
            }
            else {
               S028288_Switch = (UInt16) (S028255_CoPt_rCnvTqDCT_T << 4);
            }

            /* # combined # Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_
               Input_Filtering_DCT/F02_21_Torque_Conversion_Rate/DLowPassFilter_TypeK2/Sum2
               
               # combined # Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/
               F02_Input_Filtering_DCT/F02_21_Torque_Conversion_Rate/DLowPassFilter_TypeK2/Product2
               
               # combined # Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/
               F02_Input_Filtering_DCT/F02_21_Torque_Conversion_Rate/DLowPassFilter_TypeK2/Product1
               
               # combined # Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_
               Input_Filtering_DCT/F02_21_Torque_Conversion_Rate/DLowPassFilter_TypeK2/Sum1 */
            S028285_Switch = (UInt16) ((((UInt32) (UInt16) ((((UInt32) S028255_CoPt_rCnvTqDCT_T) *
             ((UInt32) S028286_MinMax1)) >> 10)) + ((UInt32) (UInt16) ((((UInt32) (UInt16)
             (((UInt16) (-((UInt16) (S028286_MinMax1 << 1)))) + 32768)) * ((UInt32) S028288_Switch))
              >> 15))) >> 1);
         }

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_21_Torque_Conversion_Rate/Switch2
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_21_Torque_Conversion_Rate/Switch2: Omitted comparison with constant. */
         if (0 == S028255_CoPt_rCnvTqDCT_T) {
            CoPt_rCnvTqDCT = UnitDelay125;
         }
         else {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            UInt16 S028287_Switch /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 20 */;

            /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filt
               ering_DCT/F02_21_Torque_Conversion_Rate/DLowPassFilter_TypeK2/IniCdn/Switch
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_21_Torque_Conversion_Rate/DLowPassFilter_TypeK2/IniCdn/Switch: Omitted comparis
               on with constant. */
            if (X_S028287_UnitDelay) {
               S028287_Switch = (UInt16) (S028285_Switch >> 3);
            }
            else {
               S028287_Switch = (UInt16) S028255_CoPt_rCnvTqDCT_T;
            }
            CoPt_rCnvTqDCT = (UInt16) (S028287_Switch << 4);
         }
         Aux_U16 = (UInt16) (((UInt16) CoPt_facFilTqMaxCluDCT_C) << 7);

         /* MinMax: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_12_Clutch_and_Engine_Regulation_Torques/DLowPassFilter_TypeK1/DetectSat1/MinM
            ax1 */
         if (Aux_U16) {
            S028272_MinMax1 = (SInt16) Aux_U16;
         }
         else {
            S028272_MinMax1 = 0 /* 0. */;
         }

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_12_Clutch_and_Engine_Regulation_Torques/DLowPassFilter_TypeK1/UnitDly_ExtIni/
            Switch
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_12_Clutch_and_Engine_Regulation_Torques/DLowPassFilter_TypeK1/UnitDly_ExtIni/Switch: 
            Omitted comparison with constant. */
         if (X_S028274_Unit_Delay1) {
            S028274_Switch = X_S028274_Unit_Delay2;
         }
         else {
            S028274_Switch = TraBVx_028_Tra_tqMaxClu_in;
         }

         /* # combined # Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
            ut_Filtering_DCT/F02_12_Clutch_and_Engine_Regulation_Torques/DLowPassFilter_TypeK1/Sum2
            
            # combined # Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02
            _Input_Filtering_DCT/F02_12_Clutch_and_Engine_Regulation_Torques/DLowPassFilter_TypeK1/P
            roduct2
            
            # combined # Product: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02
            _Input_Filtering_DCT/F02_12_Clutch_and_Engine_Regulation_Torques/DLowPassFilter_TypeK1/P
            roduct1
            
            # combined # Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
            ut_Filtering_DCT/F02_12_Clutch_and_Engine_Regulation_Torques/DLowPassFilter_TypeK1/Sum1
          */
         S028271_Switch = (SInt16) (((UInt16) (SInt16) ((((SInt32) TraBVx_028_Tra_tqMaxClu_in) *
          ((SInt32) S028272_MinMax1)) >> 14)) + ((UInt16) (SInt16) ((((SInt32) (SInt16) (((SInt16)
          (-S028272_MinMax1)) + 16384)) * ((SInt32) S028274_Switch)) >> 14)));

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_12_Clutch_and_Engine_Regulation_Torques/Switch1
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_12_Clutch_and_Engine_Regulation_Torques/Switch1: Omitted comparison with constant. */
         if (TraBVx_028_FRM_bInhCoPtSIP_in) {
            CoPt_tqMaxCluDCT = 0 /* 0. */;
         }
         else {
            /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filt
               ering_DCT/F02_12_Clutch_and_Engine_Regulation_Torques/DLowPassFilter_TypeK1/IniCdn/Sw
               itch
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_12_Clutch_and_Engine_Regulation_Torques/DLowPassFilter_TypeK1/IniCdn/Switch: Om
               itted comparison with constant. */
            if (X_S028273_UnitDelay) {
               CoPt_tqMaxCluDCT = S028271_Switch;
            }
            else {
               CoPt_tqMaxCluDCT = TraBVx_028_Tra_tqMaxClu_in;
            }
         }

         /* Multiport switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
            ut_Filtering_DCT/F02_12_Clutch_and_Engine_Regulation_Torques/Multiport Switch1 */
         switch (CoPt_stTqCmpNRegDCT_C) {
            case 0: {
               CoPt_tqGBxLossNRegDCT = 0 /* 0. */;
               break;
            }
            case 1: {
               CoPt_tqGBxLossNRegDCT = CoPt_tqMaxCluDCT;
               break;
            }
            case 2: {
               /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_F
                  iltering_DCT/F02_12_Clutch_and_Engine_Regulation_Torques/Switch
                  
                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering
                  _DCT/F02_12_Clutch_and_Engine_Regulation_Torques/Switch: Omitted comparison with c
                  onstant. */
               if (TraBVx_028_FRM_bInhCoPtSIP_in) {
                  CoPt_tqGBxLossNRegDCT = 0 /* 0. */;
               }
               else {
                  CoPt_tqGBxLossNRegDCT = TraBVx_028_Tra_tqMaxClu_in;
               }
               break;
            }
         }

         /* Multiport switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
            ut_Filtering_DCT/F02_19_Crawling_State/Multiport Switch */
         switch (TraBVx_028_Tra_stCrawl_in) {
            case 0: {
               CoPt_stCrawlDCT = 0 /* 0. */;
               break;
            }
            case 1: {
               CoPt_stCrawlDCT = 1 /* 1. */;
               break;
            }
            case 2: {
               CoPt_stCrawlDCT = 2 /* 2. */;
               break;
            }
            case 3: {
               CoPt_stCrawlDCT = 0 /* 0. */;
               break;
            }
         }

         /* Gain: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering
            _DCT/F02_17_Coupling_State/Gain */
         CoPt_stCplDCT = TraBVx_028_Tra_stCpl_in;

         /* Gain: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering
            _DCT/F02_16_Gear_Ratio_State/Gain */
         CoPt_stGearRatDCT = TraBVx_028_Tra_stGearRat_in;

         /* F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_15_Torque_Transmission_State/Rescaler */
         CoPt_bTqTxDCT = TraBVx_028_Tra_bTqTx_in;

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_01_Sportiness_Index/Switch2
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_01_Sportiness_Index/Switch2: Omitted comparison with constant. */
         if (TraBVx_028_FRM_bInhCoPtSIP_in) {
            CoPt_idxPtSptDCT = 1 /* 1. */;
         }
         else {
            /* # combined # TableLookup: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01
               546/F02_Input_Filtering_DCT/F02_01_Sportiness_Index/CoPt_idxPtSptDCT_T */
            CoPt_idxPtSptDCT = TraBVx_028_Tab1DS0I4T0(&(S028235_CoPt_idxPtSptDCT_T_map),
             TraBVx_028_Tra_idxPtSpt_in);
         }
         S028252_Relational_Operator = CoPt_idxPtSptDCT < 3 /* 3. */;

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_18_Engine_Speed_Regulation_Type/Switch1
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_18_Engine_Speed_Regulation_Type/Switch1: Omitted comparison with constant. */
         if (S028252_Relational_Operator) {
            S028252_Switch1 = 12 /* 12. */;
         }
         else {
            S028252_Switch1 = 13 /* 13. */;
         }

         /* Multiport switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
            ut_Filtering_DCT/F02_18_Engine_Speed_Regulation_Type/Multiport Switch5 */
         switch (CoPt_stGSTypDCT) {
            case 0: {
               /* SLLocal: Default storage class for local variables | Width: 8 */
               UInt8 S028252_Multiport_Switch1;

               /* Multiport switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F
                  02_Input_Filtering_DCT/F02_18_Engine_Speed_Regulation_Type/Multiport Switch1 */
               switch (CoPt_idxPtSptDCT) {
                  case 0: {
                     S028252_Multiport_Switch1 = 6 /* 6. */;
                     break;
                  }
                  case 1: {
                     S028252_Multiport_Switch1 = 7 /* 7. */;
                     break;
                  }
                  case 2: {
                     S028252_Multiport_Switch1 = 8 /* 8. */;
                     break;
                  }
                  case 3: {
                     S028252_Multiport_Switch1 = 9 /* 9. */;
                     break;
                  }
                  case 4: {
                     S028252_Multiport_Switch1 = 10 /* 10. */;
                     break;
                  }
                  case 5: {
                     S028252_Multiport_Switch1 = 11 /* 11. */;
                     break;
                  }
               }

               /* F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering
                  _DCT/F02_18_Engine_Speed_Regulation_Type/Multiport Switch5: Omitted upper saturati
                  on
                  
                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering
                  _DCT/F02_18_Engine_Speed_Regulation_Type/Multiport Switch5: Omitted lower saturati
                  on */
               S028252_Multiport_Switch5 = S028252_Multiport_Switch1;
               break;
            }
            case 1: {
               /* SLLocal: Default storage class for local variables | Width: 8 */
               UInt8 S028252_Multiport_Switch4;

               /* Multiport switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F
                  02_Input_Filtering_DCT/F02_18_Engine_Speed_Regulation_Type/Multiport Switch4 */
               switch (CoPt_idxPtSptDCT) {
                  case 0: {
                     S028252_Multiport_Switch4 = 0 /* 0. */;
                     break;
                  }
                  case 1: {
                     S028252_Multiport_Switch4 = 1 /* 1. */;
                     break;
                  }
                  case 2: {
                     S028252_Multiport_Switch4 = 2 /* 2. */;
                     break;
                  }
                  case 3: {
                     S028252_Multiport_Switch4 = 3 /* 3. */;
                     break;
                  }
                  case 4: {
                     S028252_Multiport_Switch4 = 4 /* 4. */;
                     break;
                  }
                  case 5: {
                     S028252_Multiport_Switch4 = 5 /* 5. */;
                     break;
                  }
               }

               /* F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering
                  _DCT/F02_18_Engine_Speed_Regulation_Type/Multiport Switch5: Omitted upper saturati
                  on
                  
                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering
                  _DCT/F02_18_Engine_Speed_Regulation_Type/Multiport Switch5: Omitted lower saturati
                  on */
               S028252_Multiport_Switch5 = S028252_Multiport_Switch4;
               break;
            }
            case 2: {
               /* F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering
                  _DCT/F02_18_Engine_Speed_Regulation_Type/Multiport Switch5: Omitted upper saturati
                  on
                  
                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering
                  _DCT/F02_18_Engine_Speed_Regulation_Type/Multiport Switch5: Omitted lower saturati
                  on */
               S028252_Multiport_Switch5 = S028252_Switch1;
               break;
            }
            case 3: {
               /* F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering
                  _DCT/F02_18_Engine_Speed_Regulation_Type/Multiport Switch5: Omitted upper saturati
                  on
                  
                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering
                  _DCT/F02_18_Engine_Speed_Regulation_Type/Multiport Switch5: Omitted lower saturati
                  on */
               S028252_Multiport_Switch5 = S028252_Switch1;
               break;
            }
            case 4: {
               /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_F
                  iltering_DCT/F02_18_Engine_Speed_Regulation_Type/Switch2
                  
                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering
                  _DCT/F02_18_Engine_Speed_Regulation_Type/Switch2: Omitted comparison with constant
                  . */
               if (S028252_Relational_Operator) {
                  /* # combined # F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02
                     _Input_Filtering_DCT/F02_18_Engine_Speed_Regulation_Type/Multiport Switch5: Omi
                     tted upper saturation
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_18_Engine_Speed_Regulation_Type/Multiport Switch5: Omitted lower sa
                     turation */
                  S028252_Multiport_Switch5 = 14 /* 14. */;
               }
               else {
                  /* # combined # F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02
                     _Input_Filtering_DCT/F02_18_Engine_Speed_Regulation_Type/Multiport Switch5: Omi
                     tted upper saturation
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_18_Engine_Speed_Regulation_Type/Multiport Switch5: Omitted lower sa
                     turation */
                  S028252_Multiport_Switch5 = 15 /* 15. */;
               }
               break;
            }
            case 5: {
               /* F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering
                  _DCT/F02_18_Engine_Speed_Regulation_Type/Multiport Switch5: Omitted upper saturati
                  on
                  
                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering
                  _DCT/F02_18_Engine_Speed_Regulation_Type/Multiport Switch5: Omitted lower saturati
                  on */
               S028252_Multiport_Switch5 = S028252_Switch1;
               break;
            }
         }

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_18_Engine_Speed_Regulation_Type/Switch3
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_18_Engine_Speed_Regulation_Type/Switch3: Omitted comparison with constant. */
         if (TraBVx_028_Tra_bNRegTyp_in) {
            /* Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
               ng_DCT/F02_18_Engine_Speed_Regulation_Type/Sum
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_18_Engine_Speed_Regulation_Type/Sum: Omitted lower saturation */
            if (S028252_Multiport_Switch5 > 239) {
               CoPt_stNRegTypDCT_MP = 255;
            }
            else {
               CoPt_stNRegTypDCT_MP = (UInt8) (S028252_Multiport_Switch5 + 16);
            }
         }
         else {
            CoPt_stNRegTypDCT_MP = S028252_Multiport_Switch5;
         }

         /* TableLookup: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fi
            ltering_DCT/F02_18_Engine_Speed_Regulation_Type/CoPt_noTypPIDGainDCT_T */
         CoPt_noTypPIDGainDCT = TraBVx_028_Tab1DS0I4T0(&(S028252_CoPt_n__IDGainDCT_T_map),
          CoPt_stNRegTypDCT_MP);

         /* update of variable(s) associated with F00_Superviseur_Synthese/028/Subsystem_1546/F01_01
            460_10_01546/F03_Stubbing_DCT/Constant11 */
         IF_S028234_Constant11 = 0 /* 0. */;

         /* update of variable(s) associated with F00_Superviseur_Synthese/028/Subsystem_1546/F01_01
            460_10_01546/F03_Stubbing_DCT/Constant10 */
         IF_S028234_Constant10 = 0 /* 0. */;

         /* Multiport switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
            ut_Filtering_DCT/F02_14_Gearbox_Lever_Position/Multiport Switch1 */
         switch (TraBVx_028_Ext_posnGBxLev_in) {
            case 0: {
               CoPt_posnLevDCT = 2 /* 2. */;
               break;
            }
            case 1: {
               CoPt_posnLevDCT = 6 /* 6. */;
               break;
            }
            case 2: {
               CoPt_posnLevDCT = 6 /* 6. */;
               break;
            }
            case 3: {
               CoPt_posnLevDCT = 6 /* 6. */;
               break;
            }
            case 4: {
               CoPt_posnLevDCT = 6 /* 6. */;
               break;
            }
            case 5: {
               CoPt_posnLevDCT = 6 /* 6. */;
               break;
            }
            case 6: {
               CoPt_posnLevDCT = 6 /* 6. */;
               break;
            }
            case 7: {
               CoPt_posnLevDCT = 1 /* 1. */;
               break;
            }
            case 8: {
               CoPt_posnLevDCT = 0 /* 0. */;
               break;
            }
            case 9: {
               CoPt_posnLevDCT = 3 /* 3. */;
               break;
            }
            case 10: {
               CoPt_posnLevDCT = 6 /* 6. */;
               break;
            }
            case 11: {
               CoPt_posnLevDCT = 5 /* 5. */;
               break;
            }
            case 12: {
               CoPt_posnLevDCT = 7 /* 7. */;
               break;
            }
            case 13: {
               CoPt_posnLevDCT = 7 /* 7. */;
               break;
            }
         }

         /* update of variable(s) associated with F00_Superviseur_Synthese/028/Subsystem_1546/F01_01
            460_10_01546/F03_Stubbing_DCT/Constant5 */
         IF_S028234_Constant5 = 750 /* 750. */;

         /* update of variable(s) associated with F00_Superviseur_Synthese/028/Subsystem_1546/F01_01
            460_10_01546/F03_Stubbing_DCT/Constant6 */
         IF_S028234_Constant6 = 0 /* 0. */;
         Aux_I16 = (SInt16) (TraBVx_028_Ext_tOilGBx_in << 2);

         /* MinMax: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_25_Gearbox_Oil_Temperature/MinMax */
         if (Aux_I16 < 800 /* 200. */) {
            CoPt_tOilGBxDCT = Aux_I16;
         }
         else {
            CoPt_tOilGBxDCT = 800 /* 200. */;
         }

         /* Multiport switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
            ut_Filtering_DCT/F02_23_Gearbox_Mode/Multiport itch */
         switch (TraBVx_028_Tra_stGBxMod_in) {
            case 0: {
               CoPt_stGBxModDCT = 0 /* 0. */;
               break;
            }
            case 1: {
               CoPt_stGBxModDCT = 1 /* 1. */;
               break;
            }
            case 2: {
               CoPt_stGBxModDCT = 2 /* 2. */;
               break;
            }
            case 3: {
               CoPt_stGBxModDCT = 0 /* 0. */;
               break;
            }
         }

         /* Gain: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering
            _DCT/F02_13_Primary_Shaft_Speed/Gain */
         CoPt_nPrimShaftDCT = TraBVx_028_Tra_nPrimShaft_in;

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_12_Clutch_and_Engine_Regulation_Torques/Switch2
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_12_Clutch_and_Engine_Regulation_Torques/Switch2: Omitted comparison with constant. */
         if (TraBVx_028_FRM_bInhCoPtSIP_in) {
            CoPt_tqReqCluDCT = 0 /* 0. */;
         }
         else {
            /* Abs: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
               ng_DCT/F02_12_Clutch_and_Engine_Regulation_Torques/Abs1 */
            if (TraBVx_028_Tra_tqMaxClu_in >= 0) {
               /* F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering
                  _DCT/F02_12_Clutch_and_Engine_Regulation_Torques/Abs1: Omitted upper saturation
                  
                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering
                  _DCT/F02_12_Clutch_and_Engine_Regulation_Torques/Abs1: Omitted lower saturation
                  
                  # combined # F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_In
                  put_Filtering_DCT/F02_12_Clutch_and_Engine_Regulation_Torques/Switch2: Omitted upp
                  er saturation
                  
                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering
                  _DCT/F02_12_Clutch_and_Engine_Regulation_Torques/Switch2: Omitted lower saturation
                */
               CoPt_tqReqCluDCT = TraBVx_028_Tra_tqMaxClu_in;
            }
            else {
               /* F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering
                  _DCT/F02_12_Clutch_and_Engine_Regulation_Torques/Abs1: Omitted upper saturation
                  
                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering
                  _DCT/F02_12_Clutch_and_Engine_Regulation_Torques/Abs1: Omitted lower saturation
                  
                  # combined # F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_In
                  put_Filtering_DCT/F02_12_Clutch_and_Engine_Regulation_Torques/Switch2: Omitted upp
                  er saturation
                  
                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering
                  _DCT/F02_12_Clutch_and_Engine_Regulation_Torques/Switch2: Omitted lower saturation
                */
               CoPt_tqReqCluDCT = -TraBVx_028_Tra_tqMaxClu_in;
            }
         }

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_08_Gearbox_Intervention_Management/Switch4
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_08_Gearbox_Intervention_Management/Switch4: Omitted comparison with constant. */
         if (S028262_Switch) {
            CoPt_bSIPDCT = TraBVx_028_Tra_bSIP_in;
         }
         else {
            CoPt_bSIPDCT = 0 /* 0. */;
         }

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_11_Engine_Speed_Regulation_Request/Switch4
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_11_Engine_Speed_Regulation_Request/Switch4: Omitted comparison with constant. */
         if (CoPt_bDeacNRegIdlDCT_C) {
            S028245_Switch4 = S028269_Switch;
         }
         else {
            S028245_Switch4 = 1 /* 1. */;
         }
         CoPt_bAcvNRegReqDCT = (CoPt_bSIPDCT || CoPt_bAcvTqNCordDCT) && TraBVx_028_Tra_bNRegReq_in
          && S028245_Switch4;

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_24_Gearbox_Torque_Limitation/Switch2
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_24_Gearbox_Torque_Limitation/Switch2: Omitted comparison with constant. */
         if (CoPt_bAcvNRegReqDCT) {
            CoPt_tqMaxGBxDCT = 32000 /* 2000. */;
         }
         else {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 S028258_Switch;

            /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filt
               ering_DCT/F02_24_Gearbox_Torque_Limitation/Switch
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_24_Gearbox_Torque_Limitation/Switch: Omitted comparison with constant. */
            if (CoPt_bDeacTqMaxGBxDCT_C) {
               S028258_Switch = 2000 /* 2000. */;
            }
            else {
               S028258_Switch = (SInt16) (TraBVx_028_Tra_tqMaxGBx_in >> 4);
            }
            CoPt_tqMaxGBxDCT = (SInt16) (S028258_Switch << 4);
         }

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_24_Gearbox_Torque_Limitation/Switch1
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_24_Gearbox_Torque_Limitation/Switch1: Omitted comparison with constant. */
         if (CoPt_bDeacTqMaxNRegDCT_C) {
            CoPt_tqMaxGBx_nRegDCT = 32000 /* 2000. */;
         }
         else {
            CoPt_tqMaxGBx_nRegDCT = TraBVx_028_Tra_tqMaxGBx_in;
         }

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_09_Torque_Request/Switch4
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_09_Torque_Request/Switch4: Omitted comparison with constant. */
         if (CoPt_bSIPDCT || CoPt_bAcvTqNCordDCT) {
            CoPt_tqReqGBxDCT = TraBVx_028_Tra_tqReqGBx_in;
         }
         else {
            CoPt_tqReqGBxDCT = 0 /* 0. */;
         }

         /* F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_27_Air_Torque_Request/Enable: Enable condition
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_27_Air_Torque_Request/Enable: Omitted comparison with constant. */
         if (TraBVx_028_TqSys_bTypFu_in) {
            /* SLLocal: Default storage class for local variables | Width: 32 */
            SInt32 S028261_Switch3 /* LSB: 2^-4 OFF:  0 MIN/MAX:  -134217728 .. 134217727.9375 */;

            /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filt
               ering_DCT/F02_27_Air_Torque_Request/Switch3
               
               F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DC
               T/F02_27_Air_Torque_Request/Switch3: Omitted comparison with constant. */
            if (CoPt_bSIPDCT || CoPt_bAcvTqNCordDCT) {
               /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_F
                  iltering_DCT/F02_27_Air_Torque_Request/Switch2
                  
                  F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering
                  _DCT/F02_27_Air_Torque_Request/Switch2: Omitted comparison with constant. */
               if (CoPt_bAcvTqAirDCT_C) {
                  /* SLLocal: Default storage class for local variables | Width: 32 */
                  SInt32 S028261_Multiport_Switch1 /* LSB: 2^-4 OFF:  0 MIN/MAX:  -134217728 .. 1342
                  17727.9375 */;
                  SInt32 S028261_Sum2 /* LSB: 2^-4 OFF:  0 MIN/MAX:  -134217728 .. 134217727.9375 */
                   ;
                  SInt32 S028261_Sum3 /* LSB: 2^-4 OFF:  0 MIN/MAX:  -134217728 .. 134217727.9375 */
                   ;

                  /* Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_F
                     iltering_DCT/F02_27_Air_Torque_Request/Sum2 */
                  S028261_Sum2 = ((SInt32) CoPt_tqGBxLossNRegDCT) + ((SInt32) CoPt_tqFfNRegDCT);

                  /* Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_F
                     iltering_DCT/F02_27_Air_Torque_Request/Sum3
                     
                     # combined # TableLookup: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460
                     _10_01546/F02_Input_Filtering_DCT/F02_27_Air_Torque_Request/CoPt_tqAirOfsCrawlD
                     CT_T */
                  S028261_Sum3 = S028261_Sum2 + ((SInt32) (((UInt16)
                   (TraBVx_028_Tab1DS0I2T2081(&(S028261_CoPt_t__sCrawlDCT_T_map),
                   TraBVx_028_Ext_nEng_in) << 7)) >> 3));

                  /* Multiport switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_0154
                     6/F02_Input_Filtering_DCT/F02_27_Air_Torque_Request/Multiport Switch1 */
                  switch (CoPt_stGSTypDCT) {
                     case 0: {
                        /* # combined # Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_1
                           0_01546/F02_Input_Filtering_DCT/F02_27_Air_Torque_Request/Sum5
                           
                           # combined # TableLookup: F00_Superviseur_Synthese/028/Subsystem_1546/F01
                           _01460_10_01546/F02_Input_Filtering_DCT/F02_27_Air_Torque_Request/CoPt_tq
                           AirOfsDCT_T
                           
                           # combined # Sum: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_1
                           0_01546/F02_Input_Filtering_DCT/F02_27_Air_Torque_Request/Sum1 */
                        S028261_Multiport_Switch1 = S028261_Sum2 + ((SInt32) (((UInt16)
                         (TraBVx_028_Tab1DS0I2T2084(&(S028261_CoPt_tqAirOfsDCT_T_map), (SInt16)
                         (TraBVx_028_Ext_nEng_in - CoPt_nPrimShaftTarDCT)) << 7)) >> 3));
                        break;
                     }
                     case 1: {
                        /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F0
                           2_Input_Filtering_DCT/F02_27_Air_Torque_Request/Switch1
                           
                           F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
                           Filtering_DCT/F02_27_Air_Torque_Request/Switch1: Omitted comparison with 
                           constant. */
                        if (CoPt_bAcvTqLossDCT_C && CoPt_bAcvNRegReqDCT) {
                           /* # combined # F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_
                              01546/F02_Input_Filtering_DCT/F02_27_Air_Torque_Request/Switch1: Omitt
                              ed upper saturation
                              
                              F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
                              ut_Filtering_DCT/F02_27_Air_Torque_Request/Switch1: Omitted lower satu
                              ration
                              
                              # combined # Gain: F00_Superviseur_Synthese/028/Subsystem_1546/F01_014
                              60_10_01546/F02_Input_Filtering_DCT/F02_27_Air_Torque_Request/Gain */
                           S028261_Multiport_Switch1 = (SInt32) (-TraBVx_028_TqCmp_tqSumLossCmp_in);
                        }
                        else {
                           /* # combined # F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_
                              01546/F02_Input_Filtering_DCT/F02_27_Air_Torque_Request/Switch1: Omitt
                              ed upper saturation
                              
                              F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Inp
                              ut_Filtering_DCT/F02_27_Air_Torque_Request/Switch1: Omitted lower satu
                              ration */
                           S028261_Multiport_Switch1 = (SInt32) TraBVx_028_CoVSCtl_tqSIPTar_in;
                        }
                        break;
                     }
                     case 2: {
                        S028261_Multiport_Switch1 = S028261_Sum3;
                        break;
                     }
                     case 3: {
                        S028261_Multiport_Switch1 = S028261_Sum3;
                        break;
                     }
                     case 4: {
                        S028261_Multiport_Switch1 = S028261_Sum3;
                        break;
                     }
                     case 5: {
                        S028261_Multiport_Switch1 = S028261_Sum3;
                        break;
                     }
                  }

                  /* F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_27_Air_Torque_Request/Switch2: Omitted upper saturation
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_27_Air_Torque_Request/Switch2: Omitted lower saturation
                     
                     # combined # F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02
                     _Input_Filtering_DCT/F02_27_Air_Torque_Request/Switch3: Omitted upper saturatio
                     n
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_27_Air_Torque_Request/Switch3: Omitted lower saturation */
                  S028261_Switch3 = S028261_Multiport_Switch1;
               }
               else {
                  /* F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_27_Air_Torque_Request/Switch2: Omitted upper saturation
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_27_Air_Torque_Request/Switch2: Omitted lower saturation
                     
                     # combined # F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02
                     _Input_Filtering_DCT/F02_27_Air_Torque_Request/Switch3: Omitted upper saturatio
                     n
                     
                     F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filter
                     ing_DCT/F02_27_Air_Torque_Request/Switch3: Omitted lower saturation */
                  S028261_Switch3 = (SInt32) CoPt_tqReqGBxDCT;
               }
            }
            else {
               S028261_Switch3 = 0 /* 0. */;
            }

            /* Saturation: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_
               Filtering_DCT/F02_27_Air_Torque_Request/Saturation1 */
            CoPt_tqAirReqGBxDCT = C__I16SATI32_SATb(S028261_Switch3, 32000 /* 2000. */, -32000 /* -2
            000. */);
         }

         /* update of variable(s) associated with F00_Superviseur_Synthese/028/Subsystem_1546/F01_01
            460_10_01546/F02_Input_Filtering_DCT/F02_08_Gearbox_Intervention_Management/Constant2 */
         IF_S028242_Constant2 = 0 /* 0. */;

         /* update of variable(s) associated with F00_Superviseur_Synthese/028/Subsystem_1546/F01_01
            460_10_01546/F02_Input_Filtering_DCT/F02_08_Gearbox_Intervention_Management/Constant */
         IF_S028242_Constant = 0 /* 0. */;

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_06_Gear_Shift_Phase/Switch
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_06_Gear_Shift_Phase/Switch: Omitted comparison with constant. */
         if (TraBVx_028_FRM_bInhCoPtSIP_in) {
            CoPt_stPhaGSDCT = 2 /* 2. */;
         }
         else {
            /* SLLocal: Default storage class for local variables | Width: 8 */
            UInt8 S028240_Multiport_Switch;

            /* Multiport switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_
               Input_Filtering_DCT/F02_06_Gear_Shift_Phase/Multiport Switch */
            switch (TraBVx_028_Tra_stPhaGearShift_in) {
               case 0: {
                  S028240_Multiport_Switch = 1 /* 1. */;
                  break;
               }
               case 1: {
                  S028240_Multiport_Switch = 0 /* 0. */;
                  break;
               }
               case 2: {
                  S028240_Multiport_Switch = 2 /* 2. */;
                  break;
               }
               case 3: {
                  S028240_Multiport_Switch = 2 /* 2. */;
                  break;
               }
            }
            CoPt_stPhaGSDCT = S028240_Multiport_Switch;
         }

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filteri
            ng_DCT/F02_04_Clutch_State/Switch
            
            F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_04_Clutch_State/Switch: Omitted comparison with constant. */
         if (TraBVx_028_FRM_bInhCoPtSIP_in) {
            CoPt_stCluDCT = 0 /* 0. */;
         }
         else {
            /* SLLocal: Default storage class for local variables | Width: 8 */
            UInt8 S028238_Multiport_Switch;

            /* Multiport switch: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_
               Input_Filtering_DCT/F02_04_Clutch_State/Multiport Switch */
            switch (TraBVx_028_Tra_stClu_in) {
               case 0: {
                  S028238_Multiport_Switch = 1 /* 1. */;
                  break;
               }
               case 1: {
                  S028238_Multiport_Switch = 0 /* 0. */;
                  break;
               }
               case 2: {
                  S028238_Multiport_Switch = 3 /* 3. */;
                  break;
               }
               case 3: {
                  S028238_Multiport_Switch = 2 /* 2. */;
                  break;
               }
            }
            CoPt_stCluDCT = S028238_Multiport_Switch;
         }

         /* F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Filtering_DCT/F
            02_02_Air_Conditioning_Compressor_Freezing/Rescaler */
         CoPt_bFrzACDCT = TraBVx_028_Tra_bFrzAC_in;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_08_Gearbox_Intervention_Management/BasculeRS1/UnitDelay1 */
         X_S028263_UnitDelay1 = 1 /* 1. */;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_08_Gearbox_Intervention_Management/BasculeRS1/UnitDelay */
         X_S028263_UnitDelay = S028263_Switch;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_08_Gearbox_Intervention_Management/rising_edge2/UnitDelay */
         X_S028265_UnitDelay = S028242_Relational_Operator5;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_08_Gearbox_Intervention_Management/rising_edge3/UnitDelay */
         X_S028266_UnitDelay = S028242_Relational_Operator4;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_21_Torque_Conversion_Rate/UnitDelay2 */
         UnitDelay126 = CoPt_noEgdGearDCT;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_21_Torque_Conversion_Rate/Counter/rising_edge/UnitDelay */
         X_S028284_UnitDelay = S028255_Relational_Operator4;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_21_Torque_Conversion_Rate/Counter/Unit Delay */
         X_S028278_Unit_Delay = CoPt_tiEgdGearDCT_MP;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_21_Torque_Conversion_Rate/UnitDelay3 */
         UnitDelay = S028255_Switch3;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_20_Sporting_Take_Off/UnitDelay */
         UnitDelay91 = TraBVx_028_CoVSCtl_rAccPEngTrv_in;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_20_Sporting_Take_Off/UnitDelay1 */
         UnitDelay92 = S028254_UnitDelay;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_20_Sporting_Take_Off/BasculeRS/UnitDelay1 */
         X_S028277_UnitDelay1 = 1 /* 1. */;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_20_Sporting_Take_Off/BasculeRS/UnitDelay */
         X_S028277_UnitDelay = CoPt_bAcvSptTakeOffDCT;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_20_Sporting_Take_Off/UnitDelay2 */
         UnitDelay93 = S028254_UnitDelay1;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_11_Engine_Speed_Regulation_Request/HysPos/BasculeRS/UnitDelay1 */
         X_S028269_UnitDelay1 = 1 /* 1. */;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_11_Engine_Speed_Regulation_Request/HysPos/BasculeRS/UnitDelay */
         X_S028269_UnitDelay = S028269_Switch;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_08_Gearbox_Intervention_Management/BasculeRS/UnitDelay1 */
         X_S028262_UnitDelay1 = 1 /* 1. */;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_08_Gearbox_Intervention_Management/BasculeRS/UnitDelay */
         X_S028262_UnitDelay = S028262_Switch;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_08_Gearbox_Intervention_Management/rising_edge1/UnitDelay */
         X_S028264_UnitDelay = TraBVx_028_Tra_bSIP_in;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_21_Torque_Conversion_Rate/rising_edge1/UnitDelay */
         X_S028280_UnitDelay = S028255_Relational_Operator2;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_21_Torque_Conversion_Rate/DLowPassFilter_TypeK2/UnitDly_ExtIni/Unit Delay
            1 */
         X_S028288_Unit_Delay1 = 1 /* 1. */;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_21_Torque_Conversion_Rate/DLowPassFilter_TypeK2/UnitDly_ExtIni/Unit Delay
            2 */
         X_S028288_Unit_Delay2 = (UInt16) (S028285_Switch << 1);

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_21_Torque_Conversion_Rate/UnitDelay1 */
         UnitDelay125 = CoPt_rCnvTqDCT;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_21_Torque_Conversion_Rate/DLowPassFilter_TypeK2/IniCdn/UnitDelay */
         X_S028287_UnitDelay = 1 /* 1. */;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_12_Clutch_and_Engine_Regulation_Torques/DLowPassFilter_TypeK1/UnitDly_Ext
            Ini/Unit Delay1 */
         X_S028274_Unit_Delay1 = 1 /* 1. */;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_12_Clutch_and_Engine_Regulation_Torques/DLowPassFilter_TypeK1/UnitDly_Ext
            Ini/Unit Delay2 */
         X_S028274_Unit_Delay2 = S028271_Switch;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1546/F01_01460_10_01546/F02_Input_Fil
            tering_DCT/F02_12_Clutch_and_Engine_Regulation_Torques/DLowPassFilter_TypeK1/IniCdn/Unit
            Delay */
         X_S028273_UnitDelay = 1 /* 1. */;
      }
   #endif

    S0282_Logical_Operator = (TraBVx_028_Ext_stTraTypCf_in == 4 /* 4. */) ||
     (TraBVx_028_Ext_stTraTypCf_in == 5 /* 5. */);

   /* F00_Superviseur_Synthese/028/F01_01460_10_01239/Enable: Enable condition
      F00_Superviseur_Synthese/028/F01_01460_10_01239/Enable: Omitted comparison with constant. */
   if ((TraBVx_028_TqSys_stTypPwtCf_in == 0) && S0282_Logical_Operator) {
      /* SLLocal: Default storage class for local variables | Width: 32 */
      UInt32 S028121_Switch /* LSB: 2^-10 OFF:  0 MIN/MAX:  0 .. 4194303.99902344 */;
      UInt32 S028124_Switch /* LSB: 2^-11 OFF:  0 MIN/MAX:  0 .. 2097151.99951172 */;

      /* SLLocal: Default storage class for local variables | Width: 16 */
      UInt16 S028102_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;
      UInt16 S028104_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;
      UInt16 S028104_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;
      UInt16 S028119_MinMax1 /* LSB: 2^-2 OFF:  0 MIN/MAX:  0 .. 16383.75 */;
      UInt16 S028129_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;
      UInt16 S028131_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;
      UInt16 S028131_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;
      UInt16 S028133_Switch /* LSB: 2^-11 OFF:  0 MIN/MAX:  0 .. 31.99951171875 */;
      UInt16 S02884_Multiport_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;
      UInt16 S02888_MinMax2 /* LSB: 2^-4 OFF:  0 MIN/MAX:  0 .. 4095.9375 */;
      UInt16 S02896_UnitDelay /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 511.9921875 */;
      UInt16 S02896_UnitDelay1 /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 511.9921875 */;
      UInt16 S02897_CoPt_rCnvTqAMT_T /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 511.9921875 */;

      /* SLLocal: Default storage class for local variables | Width: 8 */
      UInt8 S028122_MinMax1 /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 1.9921875 */;
      Boolean S02884_Logical_Operator;
      Boolean S02884_Switch4;
      Boolean S02897_Relational_Operator2;
      Boolean S02897_Relational_Operator4;
      SInt8 S02897_Switch3;
      Boolean S02898_Switch;

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_05_Rapp
         ort_Engage/Switch2
         
         F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_05_Rapport_Enga
         ge/Switch2: Omitted comparison with constant. */
      if (TraBVx_028_FRM_bInhCoPtSIP_in) {
         CoPt_noEgdGearAMT = 9 /* 9. */;
      }
      else {
         CoPt_noEgdGearAMT = TraBVx_028_Tra_noEgdGear_in;
      }
      S02897_Relational_Operator4 = ((SInt16) CoPt_noEgdGearAMT) != X_S02897_UnitDelay2;

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_Taux
         _conversion_couple/Counter/Counter_Part/Switch1
         
         F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_Taux_convers
         ion_couple/Counter/Counter_Part/Switch1: Omitted comparison with constant. */
      if (S02897_Relational_Operator4 && (!(X_S028132_UnitDelay))) {
         S028129_Switch1 = 0 /* 0. */;
      }
      else {
         /* # combined # Sum: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
            T/F02_21_Taux_conversion_couple/Counter/Sum
            
            # combined # MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree
            _AMT/F02_21_Taux_conversion_couple/Counter/DetectSat2/MinMax2
            
            F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_Taux_conv
            ersion_couple/Counter/DetectSat2/MinMax2: Signal of the second input is always smaller t
            han the first input signal. Only using the second input signal.
            
            # combined # MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree
            _AMT/F02_21_Taux_conversion_couple/Counter/DetectSat2/MinMax1
            
            F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_Taux_conv
            ersion_couple/Counter/DetectSat2/MinMax1: folded operation max to constant value 0.01 */
         S028129_Switch1 = (UInt16) (((UInt16) 1 /* 0.01 */) + X_S028126_Unit_Delay);
      }

      /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_Taux
         _conversion_couple/Counter/DetectSat3/MinMax1 */
      if (S028129_Switch1) {
         S028131_MinMax1 = S028129_Switch1;
      }
      else {
         S028131_MinMax1 = 0 /* 0. */;
      }

      /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_Taux
         _conversion_couple/Counter/DetectSat3/MinMax2 */
      if (40000 /* 400. */ < S028131_MinMax1) {
         S028131_MinMax2 = 40000 /* 400. */;
      }
      else {
         S028131_MinMax2 = S028131_MinMax1;
      }

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_Taux
         _conversion_couple/Switch3
         
         F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_Taux_convers
         ion_couple/Switch3: Omitted comparison with constant. */
      if (S028131_MinMax2 >= CoPt_tiCfmEgdGearAMT_C) {
         /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_Taux_conv
            ersion_couple/Switch3: Omitted upper saturation
            
            F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_Taux_conv
            ersion_couple/Switch3: Omitted lower saturation */
         S02897_Switch3 = CoPt_noEgdGearAMT;
      }
      else {
         /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_Taux_conv
            ersion_couple/Switch3: Omitted upper saturation
            
            F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_Taux_conv
            ersion_couple/Switch3: Omitted lower saturation */
         S02897_Switch3 = X_S02897_UnitDelay3;
      }

      /* TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21
         _Taux_conversion_couple/CoPt_rCnvTqAMT_T */
      S02897_CoPt_rCnvTqAMT_T = TraBVx_028_Tab1DS2I4T523(&(S02897_CoPt_rCnvTqAMT_T_map),
       S02897_Switch3, &(DD_S02897_CoPt__AMT_T_lastIndex));

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_03_Rapp
         ort_Cible/Switch2
         
         F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_03_Rapport_Cibl
         e/Switch2: Omitted comparison with constant. */
      if (TraBVx_028_FRM_bInhCoPtSIP_in) {
         CoPt_noTarGearAMT = 9 /* 9. */;
      }
      else {
         CoPt_noTarGearAMT = TraBVx_028_Tra_noTarGear_in;
      }

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_20_
         Decollage_Perfo/UnitDelay */
      S02896_UnitDelay = X_S02896_UnitDelay;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_20_
         Decollage_Perfo/UnitDelay1 */
      S02896_UnitDelay1 = X_S02896_UnitDelay1;

      /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
         02_07_Type_Changement_Rapport/Multiport Switch */
      switch (TraBVx_028_Tra_stGSTyp_in) {
         case 0: {
            CoPt_stGSTypAMT = 1 /* 1. */;
            break;
         }
         case 1: {
            CoPt_stGSTypAMT = 0 /* 0. */;
            break;
         }
         case 2: {
            CoPt_stGSTypAMT = 3 /* 3. */;
            break;
         }
         case 3: {
            CoPt_stGSTypAMT = 5 /* 5. */;
            break;
         }
         case 4: {
            CoPt_stGSTypAMT = 2 /* 2. */;
            break;
         }
         case 5: {
            CoPt_stGSTypAMT = 4 /* 4. */;
            break;
         }
         case 6: {
            CoPt_stGSTypAMT = 5 /* 5. */;
            break;
         }
         case 7: {
            CoPt_stGSTypAMT = 5 /* 5. */;
            break;
         }
      }

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_20_Deco
         llage_Perfo/BasculeRS/Switch
         
         F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_20_Decollage_Pe
         rfo/BasculeRS/Switch: Omitted comparison with constant. */
      if (X_S028125_UnitDelay1) {
         /* SLLocal: Default storage class for local variables | Width: 8 */
         Boolean S02896_Relational_Operator11;

         /* Sum: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_20_Deco
            llage_Perfo/Sum
            
            F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_20_Decollage
            _Perfo/Sum: Omitted upper saturation */
         Aux_I32 = (SInt32) (((UInt32) TraBVx_028_CoVSCtl_rAccPEngTrv_in) - ((UInt32)
          X_S02896_UnitDelay2));

         /* Product: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_20_
            Decollage_Perfo/Product1 */
         CoPt_rAccPGrd_MP = (SInt32) ((((SInt32) C__I16FITI32_SATl(Aux_I32, 32767)) * 17067) >> 9);
         S02896_Relational_Operator11 = CoPt_stGSTypAMT == 2 /* 2. */;
         CoPt_bAcvSptTakeOffAMT = (X_S028125_UnitDelay || ((CoPt_noTarGearAMT == 1 /* 1. */) &&
          (((((SInt16) (CoPt_rAccPGrd_MP >> 7)) >= CoPt_rAccPGrdThdSmkAMT_C) && (((UInt8)
          (TraBVx_028_CoVSCtl_rAccPEngTrv_in >> 7)) >= CoPt_rAccPThdHiSmkAMT_C)) || (((UInt8)
          (TraBVx_028_CoVSCtl_rAccPEngTrv_in >> 7)) >= CoPt_rAccPThdKdSmkAMT_C)) &&
          S02896_Relational_Operator11)) && (!((!(S02896_Relational_Operator11)) || (((UInt8)
          (TraBVx_028_CoVSCtl_rAccPEngTrv_in >> 7)) < CoPt_rAccPThdLoSmkAMT_C)));
      }
      else {
         CoPt_bAcvSptTakeOffAMT = 0 /* 0. */;
      }
      Aux_I16 = TraBVx_028_Tra_tqMaxClu_in;

      /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_12_Coup
         le_Embrayage/MinMax2 */
      if (Aux_I16 > 0) {
         S02888_MinMax2 = (UInt16) Aux_I16;
      }
      else {
         S02888_MinMax2 = 0 /* 0. */;
      }

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_Chan
         gement_Rapport_en_Cours/BasculeRS/Switch
         
         F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_Changement_R
         apport_en_Cours/BasculeRS/Switch: Omitted comparison with constant. */
      if (X_S02898_UnitDelay1) {
         S02898_Switch = (X_S02898_UnitDelay || (TraBVx_028_Tra_bSIP_in &&
          (!(X_S028101_UnitDelay)))) && (!(TraBVx_028_FRM_bInhCoPtSIP_in));
      }
      else {
         S02898_Switch = 1 /* 1. */;
      }
      S02884_Logical_Operator = (X_S02884_UnitDelay != ((SInt16) CoPt_noTarGearAMT)) ||
       (TraBVx_028_Tra_bSIP_in && (!(X_S028100_UnitDelay)));

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_Chan
         gement_Rapport_en_Cours/Counter/Counter_Part/Switch1
         
         F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_Changement_R
         apport_en_Cours/Counter/Counter_Part/Switch1: Omitted comparison with constant. */
      if (S02884_Logical_Operator && (!(X_S028105_UnitDelay))) {
         S028102_Switch1 = 0 /* 0. */;
      }
      else {
         /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_C
            hangement_Rapport_en_Cours/Counter/Switch2
            
            F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_Changemen
            t_Rapport_en_Cours/Counter/Switch2: Omitted comparison with constant. */
         if (TraBVx_028_Tra_bSIP_in) {
            /* # combined # Sum: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree
               _AMT/F02_08_Changement_Rapport_en_Cours/Counter/Sum
               
               # combined # MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Ent
               ree_AMT/F02_08_Changement_Rapport_en_Cours/Counter/DetectSat2/MinMax2
               
               F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_Change
               ment_Rapport_en_Cours/Counter/DetectSat2/MinMax2: Signal of the second input is alway
               s smaller than the first input signal. Only using the second input signal.
               
               # combined # MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Ent
               ree_AMT/F02_08_Changement_Rapport_en_Cours/Counter/DetectSat2/MinMax1
               
               F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_Change
               ment_Rapport_en_Cours/Counter/DetectSat2/MinMax1: folded operation max to constant va
               lue 0.01 */
            S028102_Switch1 = (UInt16) (((UInt16) 1 /* 0.01 */) + X_S02899_Unit_Delay);
         }
         else {
            S028102_Switch1 = X_S02899_Unit_Delay;
         }
      }
      S02897_Relational_Operator2 = S02897_CoPt_rCnvTqAMT_T != 0 /* 0. */;

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_Taux
         _conversion_couple/DLowPassFilter_TypeK2/DLowPass_K_Part/Switch
         
         F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_Taux_convers
         ion_couple/DLowPassFilter_TypeK2/DLowPass_K_Part/Switch: Omitted comparison with constant.
       */
      if (S02897_Relational_Operator2 && (!(X_S028128_UnitDelay))) {
         S028133_Switch = (UInt16) (S02897_CoPt_rCnvTqAMT_T << 4);
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         UInt16 S028136_Switch /* LSB: 2^-11 OFF:  0 MIN/MAX:  0 .. 31.99951171875 */;

         /* SLLocal: Default storage class for local variables | Width: 8 */
         UInt8 S028134_MinMax1 /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 1.9921875 */;

         /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_T
            aux_conversion_couple/DLowPassFilter_TypeK2/DetectSat1/MinMax1 */
         if (CoPt_facFilRatCnvTqAMT_C) {
            S028134_MinMax1 = CoPt_facFilRatCnvTqAMT_C;
         }
         else {
            S028134_MinMax1 = 0 /* 0. */;
         }

         /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_T
            aux_conversion_couple/DLowPassFilter_TypeK2/UnitDly_ExtIni/Switch
            
            F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_Taux_conv
            ersion_couple/DLowPassFilter_TypeK2/UnitDly_ExtIni/Switch: Omitted comparison with const
            ant. */
         if (X_S028136_Unit_Delay1) {
            S028136_Switch = X_S028136_Unit_Delay2;
         }
         else {
            S028136_Switch = (UInt16) (S02897_CoPt_rCnvTqAMT_T << 4);
         }

         /* # combined # Sum: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
            T/F02_21_Taux_conversion_couple/DLowPassFilter_TypeK2/Sum2
            
            # combined # Product: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entre
            e_AMT/F02_21_Taux_conversion_couple/DLowPassFilter_TypeK2/Product2
            
            # combined # Product: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entre
            e_AMT/F02_21_Taux_conversion_couple/DLowPassFilter_TypeK2/Product1
            
            # combined # Sum: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
            T/F02_21_Taux_conversion_couple/DLowPassFilter_TypeK2/Sum1 */
         S028133_Switch = (UInt16) (((((UInt32) S02897_CoPt_rCnvTqAMT_T) * ((UInt32)
          S028134_MinMax1)) + ((UInt32) ((((UInt32) (UInt8) (((UInt8) (-S028134_MinMax1)) + 128)) *
          ((UInt32) S028136_Switch)) >> 4))) >> 3);
      }

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_Taux
         _conversion_couple/Switch2
         
         F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_Taux_convers
         ion_couple/Switch2: Omitted comparison with constant. */
      if (0 == S02897_CoPt_rCnvTqAMT_T) {
         CoPt_rCnvTqAMT = X_S02897_UnitDelay1;
      }
      else {
         /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_T
            aux_conversion_couple/DLowPassFilter_TypeK2/IniCdn/Switch
            
            F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_Taux_conv
            ersion_couple/DLowPassFilter_TypeK2/IniCdn/Switch: Omitted comparison with constant. */
         if (X_S028135_UnitDelay) {
            CoPt_rCnvTqAMT = (UInt16) (S028133_Switch >> 4);
         }
         else {
            CoPt_rCnvTqAMT = S02897_CoPt_rCnvTqAMT_T;
         }
      }

      /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_12_Coup
         le_Embrayage/DLowPassFilter_TypeK1/DetectSat1/MinMax1 */
      if (CoPt_facFilTqMaxCluAMT_C) {
         S028122_MinMax1 = CoPt_facFilTqMaxCluAMT_C;
      }
      else {
         S028122_MinMax1 = 0 /* 0. */;
      }

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_12_Coup
         le_Embrayage/DLowPassFilter_TypeK1/UnitDly_ExtIni/Switch
         
         F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_12_Couple_Embra
         yage/DLowPassFilter_TypeK1/UnitDly_ExtIni/Switch: Omitted comparison with constant. */
      if (X_S028124_Unit_Delay1) {
         S028124_Switch = X_S028124_Unit_Delay2;
      }
      else {
         S028124_Switch = (UInt32) (((UInt32) S02888_MinMax2) << 7);
      }

      /* Product: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_12_Cou
         ple_Embrayage/DLowPassFilter_TypeK1/Product1
         
         F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_12_Couple_Embra
         yage/DLowPassFilter_TypeK1/Product1: ANSI_F_64MUL_LE32LE32_WOPGT32
         
         # combined # Sum: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
         02_12_Couple_Embrayage/DLowPassFilter_TypeK1/Sum1 */
      F__U64MULU32U32((UInt32) (UInt8) (((UInt8) (-S028122_MinMax1)) + 128), S028124_Switch,
       &(Aux_U32), &(Aux_U32_a));

      /* # combined # Sum: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
         02_12_Couple_Embrayage/DLowPassFilter_TypeK1/Sum2
         
         # combined # Product: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_A
         MT/F02_12_Couple_Embrayage/DLowPassFilter_TypeK1/Product2 */
      S028121_Switch = (UInt32) (((((UInt32) S02888_MinMax2) * ((UInt32) S028122_MinMax1)) +
       C__U32SHRU64C6_LT32(Aux_U32, Aux_U32_a, 7, 25)) >> 1);

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_12_Coup
         le_Embrayage/DLowPassFilter_TypeK1/IniCdn/Switch
         
         F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_12_Couple_Embra
         yage/DLowPassFilter_TypeK1/IniCdn/Switch: Omitted comparison with constant. */
      if (X_S028123_UnitDelay) {
         CoPt_tqMaxCluAMT = (SInt16) (S028121_Switch >> 6);
      }
      else {
         CoPt_tqMaxCluAMT = (SInt16) S02888_MinMax2;
      }

      /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_12_Coup
         le_Embrayage/MinMax3 */
      if (TraBVx_028_Tra_tqReqClu_in > 0) {
         CoPt_tqReqCluAMT = TraBVx_028_Tra_tqReqClu_in;
      }
      else {
         CoPt_tqReqCluAMT = 0 /* 0. */;
      }

      /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
         02_12_Couple_Embrayage/Multiport Switch1 */
      switch (CoPt_stTqCmpNRegAMT_C) {
         case 0: {
            CoPt_tqGBxLossNRegAMT = 0 /* 0. */;
            break;
         }
         case 1: {
            CoPt_tqGBxLossNRegAMT = CoPt_tqMaxCluAMT;
            break;
         }
         case 2: {
            CoPt_tqGBxLossNRegAMT = CoPt_tqReqCluAMT;
            break;
         }
      }

      /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
         02_19_Etat_Rampage/Multiport Switch */
      switch (TraBVx_028_Tra_stCrawl_in) {
         case 0: {
            CoPt_stCrawlAMT = 0 /* 0. */;
            break;
         }
         case 1: {
            CoPt_stCrawlAMT = 1 /* 1. */;
            break;
         }
         case 2: {
            CoPt_stCrawlAMT = 2 /* 2. */;
            break;
         }
         case 3: {
            CoPt_stCrawlAMT = 0 /* 0. */;
            break;
         }
      }

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_17_Etat_C
         ouplage/Gain */
      CoPt_stCplAMT = TraBVx_028_Tra_stCpl_in;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_16_Etat_D
         emul/Gain */
      CoPt_stGearRatAMT = TraBVx_028_Tra_stGearRat_in;

      /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_15_Etat_Transmi
         ssion_Couple/Rescaler4 */
      CoPt_bTqTxAMT = TraBVx_028_Tra_bTqTx_in;

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_01_Indi
         ce_Sportivite/Switch2
         
         F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_01_Indice_Sport
         ivite/Switch2: Omitted comparison with constant. */
      if (TraBVx_028_FRM_bInhCoPtSIP_in) {
         CoPt_idxPtSptAMT = 1 /* 1. */;
      }
      else {
         /* # combined # TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_E
            ntree_AMT/F02_01_Indice_Sportivite/CoPt_idxPtSptAMT_T */
         CoPt_idxPtSptAMT = TraBVx_028_Tab1DS2I4T0(&(S02877_CoPt_idxPtSptAMT_T_map),
          TraBVx_028_Tra_idxPtSpt_in, &(DD_S02877_CoPt__AMT_T_lastIndex));
      }

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_18_Type
         _Regulation_Regime/Switch1
         
         F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_18_Type_Regulat
         ion_Regime/Switch1: Omitted comparison with constant. */
      if (CoPt_stGSTypAMT == 1) {
         CoPt_noTypPIDGainAMT = 4 /* 4. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 8 */
         UInt8 S02894_Multiport_Switch1;

         /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
            T/F02_18_Type_Regulation_Regime/Multiport Switch1 */
         switch (CoPt_idxPtSptAMT) {
            case 0: {
               S02894_Multiport_Switch1 = 0 /* 0. */;
               break;
            }
            case 1: {
               S02894_Multiport_Switch1 = 0 /* 0. */;
               break;
            }
            case 2: {
               S02894_Multiport_Switch1 = 1 /* 1. */;
               break;
            }
            case 3: {
               S02894_Multiport_Switch1 = 2 /* 2. */;
               break;
            }
            case 4: {
               S02894_Multiport_Switch1 = 3 /* 3. */;
               break;
            }
            case 5: {
               S02894_Multiport_Switch1 = 3 /* 3. */;
               break;
            }
         }
         CoPt_noTypPIDGainAMT = S02894_Multiport_Switch1;
      }

      /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F03_Bouchonnage_AMT/Rescaler10 */
      CoPt_stDragRedAMT = 0 /* 0. */;

      /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F03_Bouchonnage_AMT/Rescaler9 */
      CoPt_tqCnvCluAMT = 0 /* 0. */;

      /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
         02_14_Position_Levier/Multiport Switch1 */
      switch (TraBVx_028_Ext_posnGBxLev_in) {
         case 0: {
            CoPt_posnLevAMT = 2 /* 2. */;
            break;
         }
         case 1: {
            CoPt_posnLevAMT = 6 /* 6. */;
            break;
         }
         case 2: {
            CoPt_posnLevAMT = 6 /* 6. */;
            break;
         }
         case 3: {
            CoPt_posnLevAMT = 6 /* 6. */;
            break;
         }
         case 4: {
            CoPt_posnLevAMT = 6 /* 6. */;
            break;
         }
         case 5: {
            CoPt_posnLevAMT = 6 /* 6. */;
            break;
         }
         case 6: {
            CoPt_posnLevAMT = 6 /* 6. */;
            break;
         }
         case 7: {
            CoPt_posnLevAMT = 1 /* 1. */;
            break;
         }
         case 8: {
            CoPt_posnLevAMT = 0 /* 0. */;
            break;
         }
         case 9: {
            CoPt_posnLevAMT = 3 /* 3. */;
            break;
         }
         case 10: {
            CoPt_posnLevAMT = 6 /* 6. */;
            break;
         }
         case 11: {
            CoPt_posnLevAMT = 5 /* 5. */;
            break;
         }
         case 12: {
            CoPt_posnLevAMT = 7 /* 7. */;
            break;
         }
         case 13: {
            CoPt_posnLevAMT = 7 /* 7. */;
            break;
         }
      }

      /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F03_Bouchonnage_AMT/Rescaler8 */
      CoPt_nTrbAMT = 0 /* 0. */;

      /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F03_Bouchonnage_AMT/Rescaler7 */
      CoPt_stCnvCluFilAMT = 0 /* 0. */;

      /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F03_Bouchonnage_AMT/Rescaler6 */
      CoPt_tOilGBxAMT = 160 /* 40. */;

      /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F03_Bouchonnage_AMT/Rescaler5 */
      CoPt_stGBxModAMT = 0 /* 0. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_13_Regime
         _Arbre_Primaire/Gain */
      CoPt_nPrimShaftAMT = TraBVx_028_Tra_nPrimShaft_in;
      Aux_U16 = (UInt16) (CoPt_nMinNRegAMT_C << 2);

      /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_11_Regi
         me_Cible/DetectSat/MinMax1 */
      if (TraBVx_028_Tra_nTar_in > Aux_U16) {
         S028119_MinMax1 = TraBVx_028_Tra_nTar_in;
      }
      else {
         S028119_MinMax1 = Aux_U16;
      }
      Aux_U16 = (UInt16) (CoPt_nMaxNRegAMT_C << 2);

      /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_11_Regi
         me_Cible/DetectSat/MinMax2 */
      if (Aux_U16 < S028119_MinMax1) {
         CoPt_nTarAMT = Aux_U16;
      }
      else {
         CoPt_nTarAMT = S028119_MinMax1;
      }

      /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_Chan
         gement_Rapport_en_Cours/Counter/DetectSat3/MinMax1 */
      if (S028102_Switch1) {
         S028104_MinMax1 = S028102_Switch1;
      }
      else {
         S028104_MinMax1 = 0 /* 0. */;
      }

      /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_Chan
         gement_Rapport_en_Cours/Counter/DetectSat3/MinMax2 */
      if (40000 /* 400. */ < S028104_MinMax1) {
         S028104_MinMax2 = 40000 /* 400. */;
      }
      else {
         S028104_MinMax2 = S028104_MinMax1;
      }

      /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
         02_08_Changement_Rapport_en_Cours/Multiport Switch1 */
      switch (CoPt_stGSTypAMT) {
         case 0: {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_Change
               ment_Rapport_en_Cours/Multiport Switch1: Omitted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_Change
               ment_Rapport_en_Cours/Multiport Switch1: Omitted lower saturation */
            S02884_Multiport_Switch1 = CoPt_tiMaxIntvDownAMT_C;
            break;
         }
         case 1: {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_Change
               ment_Rapport_en_Cours/Multiport Switch1: Omitted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_Change
               ment_Rapport_en_Cours/Multiport Switch1: Omitted lower saturation */
            S02884_Multiport_Switch1 = CoPt_tiMaxIntvUpAMT_C;
            break;
         }
         case 2: {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_Change
               ment_Rapport_en_Cours/Multiport Switch1: Omitted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_Change
               ment_Rapport_en_Cours/Multiport Switch1: Omitted lower saturation */
            S02884_Multiport_Switch1 = CoPt_tiMaxIntvTakeOffAMT_C;
            break;
         }
         case 3: {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_Change
               ment_Rapport_en_Cours/Multiport Switch1: Omitted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_Change
               ment_Rapport_en_Cours/Multiport Switch1: Omitted lower saturation */
            S02884_Multiport_Switch1 = CoPt_tiMaxIntvLockAMT_C;
            break;
         }
         case 4: {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_Change
               ment_Rapport_en_Cours/Multiport Switch1: Omitted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_Change
               ment_Rapport_en_Cours/Multiport Switch1: Omitted lower saturation */
            S02884_Multiport_Switch1 = CoPt_tiMaxIntvStrtAMT_C;
            break;
         }
         case 5: {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_Change
               ment_Rapport_en_Cours/Multiport Switch1: Omitted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_Change
               ment_Rapport_en_Cours/Multiport Switch1: Omitted lower saturation */
            S02884_Multiport_Switch1 = CoPt_tiMaxIntvDftAMT_C;
            break;
         }
      }
      CoPt_bDftSIPORngAMT = S028104_MinMax2 >= S02884_Multiport_Switch1;

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_Chan
         gement_Rapport_en_Cours/Switch4
         
         F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_Changement_R
         apport_en_Cours/Switch4: Omitted comparison with constant. */
      if (S02898_Switch) {
         S02884_Switch4 = TraBVx_028_Tra_bSIP_in && (!(CoPt_bDftSIPORngAMT));
      }
      else {
         S02884_Switch4 = 0 /* 0. */;
      }

      /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_Changement_R
         apport_en_Cours/Rescaler2 */
      CoPt_bSIPAMT = S02884_Switch4;
      CoPt_bAcvNRegReqAMT = CoPt_bSIPAMT && TraBVx_028_Tra_bNRegReq_in;

      /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F03_Bouchonnage_AMT/Rescaler4 */
      CoPt_tqMaxGBxAirAMT = 32000 /* 2000. */;

      /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F03_Bouchonnage_AMT/Rescaler3 */
      CoPt_tqMaxGBx_nRegAMT = 32000 /* 2000. */;

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_06_Phas
         e_Changement_Rapport/Switch
         
         F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_06_Phase_Change
         ment_Rapport/Switch: Omitted comparison with constant. */
      if (TraBVx_028_FRM_bInhCoPtSIP_in) {
         CoPt_stPhaGSAMT = 2 /* 2. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 8 */
         UInt8 S02882_Multiport_Switch;

         /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
            T/F02_06_Phase_Changement_Rapport/Multiport Switch */
         switch (TraBVx_028_Tra_stPhaGearShift_in) {
            case 0: {
               S02882_Multiport_Switch = 1 /* 1. */;
               break;
            }
            case 1: {
               S02882_Multiport_Switch = 0 /* 0. */;
               break;
            }
            case 2: {
               S02882_Multiport_Switch = 2 /* 2. */;
               break;
            }
            case 3: {
               S02882_Multiport_Switch = 2 /* 2. */;
               break;
            }
         }
         CoPt_stPhaGSAMT = S02882_Multiport_Switch;
      }

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_Cons
         ignes_Couple/F02_09_01_Couple_rapide/Switch4
         
         F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_Consignes_Co
         uple/F02_09_01_Couple_rapide/Switch4: Omitted comparison with constant. */
      if (CoPt_bSIPAMT) {
         CoPt_TqReqGBxAMT = TraBVx_028_Tra_tqReqGBx_in;
      }
      else {
         CoPt_TqReqGBxAMT = 0 /* 0. */;
      }

      /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_Consignes_Co
         uple/F02_09_02_Couple_Lent/Enable: Enable condition
         
         F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_Consignes_Co
         uple/F02_09_02_Couple_Lent/Enable: Omitted comparison with constant. */
      if (TraBVx_028_TqSys_bTypFu_in) {
         /* SLLocal: Default storage class for local variables | Width: 32 */
         UInt32 S028114_Switch /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 33554431.9921875 */;
         UInt32 S028116_Divide /* LSB: 2^-16 OFF:  0 MIN/MAX:  0 .. 65535.9999847412 */;

         /* SLLocal: Default storage class for local variables | Width: 16 */
         UInt16 S028108_CoPt_s__ehNEng1000AMT_T /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 511.9921875 */;
         UInt16 S028114_MinMax /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 511.9921875 */;

         /* TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02
            _09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_01_Calcul_Delta_Regime/CoPt_spdVehN
            Eng1000AMT_T */
         S028108_CoPt_s__ehNEng1000AMT_T =
          TraBVx_028_Tab1DS2I2T523(&(S028108_CoPt_s__ng1000AMT_T_map), CoPt_noTarGearAMT,
          &(DD_S028108_CoP__AMT_T_lastIndex));

         /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_C
            onsignes_Couple/F02_09_02_Couple_Lent/F02_09_02_01_Calcul_Delta_Regime/SecureDivi/MinMax
            
            # combined # Abs: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
            T/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_01_Calcul_Delta_Regime/SecureD
            ivi/Abs
            
            # combined # Abs: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
            T/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_01_Calcul_Delta_Regime/SecureD
            ivi/Abs1
            
            F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_Consignes
            _Couple/F02_09_02_Couple_Lent/F02_09_02_01_Calcul_Delta_Regime/SecureDivi/Abs1: folded o
            peration abs to constant value 0.0078125 */
         if (1 /* 0.0078125 */ > S028108_CoPt_s__ehNEng1000AMT_T) {
            /* # combined # Abs: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree
               _AMT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_01_Calcul_Delta_Regime/S
               ecureDivi/Abs1
               
               F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_Consig
               nes_Couple/F02_09_02_Couple_Lent/F02_09_02_01_Calcul_Delta_Regime/SecureDivi/Abs1: fo
               lded operation abs to constant value 0.0078125 */
            S028114_MinMax = 1 /* 0.0078125 */;
         }
         else {
            /* # combined # Abs: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree
               _AMT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_01_Calcul_Delta_Regime/S
               ecureDivi/Abs */
            S028114_MinMax = S028108_CoPt_s__ehNEng1000AMT_T;
         }

         /* Product: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_
            Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_01_Calcul_Delta_Regime/SecureDivi/Secur
            eDivi_Part/Divide */
         if (S028114_MinMax != 0) {
            S028116_Divide = ((UInt32) (((UInt32) TraBVx_028_Veh_spdVeh_in) << 16)) / 
             S028114_MinMax;
         }
         else {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_Consig
               nes_Couple/F02_09_02_Couple_Lent/F02_09_02_01_Calcul_Delta_Regime/SecureDivi/SecureDi
               vi_Part/Divide: Numerator always greater than or equal to zero. */
            S028116_Divide = 4294967295U;
         }
         S028114_Switch = (UInt32) (S028116_Divide >> 9);

         /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_C
            onsignes_Couple/F02_09_02_Couple_Lent/F02_09_02_06_Coordination_Couple/Switch
            
            F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_Consignes
            _Couple/F02_09_02_Couple_Lent/F02_09_02_06_Coordination_Couple/Switch: Omitted compariso
            n with constant. */
         if (CoPt_bSIPAMT) {
            /* SLLocal: Default storage class for local variables | Width: 32 */
            UInt32 S028115_MinMax1 /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 33554431.9921875 */;
            UInt32 S028115_MinMax2 /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 33554431.9921875 */;

            /* SLLocal: Default storage class for local variables | Width: 16 */
            UInt16 S028109_CoPt_f__AirReqCmftAMT_M /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 511.9921875
            */;
            UInt16 S028109_CoPt_f__qAirReqDynAMT_M /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 511.9921875
            */;
            UInt16 S028109_CoPt_f__qAirReqSptAMT_M /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 511.9921875
            */;
            SInt16 S028113_Multiport_Switch1 /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;

            /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_0
               9_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_01_Calcul_Delta_Regime/SecureDivi/
               DetectSat/MinMax1 */
            if (S028114_Switch) {
               S028115_MinMax1 = S028114_Switch;
            }
            else {
               S028115_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_0
               9_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_01_Calcul_Delta_Regime/SecureDivi/
               DetectSat/MinMax2 */
            if (12800000 /* 100000. */ < S028115_MinMax1) {
               S028115_MinMax2 = 12800000 /* 100000. */;
            }
            else {
               S028115_MinMax2 = S028115_MinMax1;
            }

            /* Product: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_
               09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_01_Calcul_Delta_Regime/Product
               
               F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_Consig
               nes_Couple/F02_09_02_Couple_Lent/F02_09_02_01_Calcul_Delta_Regime/Product: ANSI_F_64M
               UL_LE32LE32_WOPGT32
               
               F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_Consig
               nes_Couple/F02_09_02_Couple_Lent/F02_09_02_01_Calcul_Delta_Regime/Product: Omitted lo
               wer saturation */
            F__U64MULU32U32(S028115_MinMax2, (UInt32) 125, &(Aux_U32), &(Aux_U32_a));

            /* Saturation: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
               02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_01_Calcul_Delta_Regime/Saturat
               ion1 */
            CoPt_nTar_spdVehEng1000_MP = C__U32SATU64_SATu(Aux_U32, Aux_U32_a, 128000 /* 8000. */);

            /* Saturation: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
               02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_01_Calcul_Delta_Regime/Saturat
               ion2 
               
               # combined # Sum: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree
               _AMT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_01_Calcul_Delta_Regime/S
               um
               
               F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_Consig
               nes_Couple/F02_09_02_Couple_Lent/F02_09_02_01_Calcul_Delta_Regime/Sum: Omitted upper 
               saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_Consig
               nes_Couple/F02_09_02_Couple_Lent/F02_09_02_01_Calcul_Delta_Regime/Sum: Omitted lower 
               saturation */
            CoPt_nDeltaTqAir = (SInt32) (((UInt32) (SInt32) (((UInt32) TraBVx_028_Ext_nEng_in) <<
             4)) - CoPt_nTar_spdVehEng1000_MP);

            /* 2D-TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_A
               MT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_02_Calcul_Ponderation_Coup
               le/CoPt_facTqAirReqCmftAMT_M */
            S028109_CoPt_f__AirReqCmftAMT_M =
             TraBVx_028_Tab2DS34I2T4196(&(S028109_CoPt_f__eqCmftAMT_M_map),
             TraBVx_028_CoCha_tqEfcAirReq_in, (SInt16) (CoPt_nDeltaTqAir >> 4),
             &(DD_S028109_CoP__AMT_M_lastIndex), &(DD_S028109_CoP__AMT_M_lastInd_a));

            /* 2D-TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_A
               MT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_02_Calcul_Ponderation_Coup
               le/CoPt_facTqAirReqSptAMT_M */
            S028109_CoPt_f__qAirReqSptAMT_M =
             TraBVx_028_Tab2DS34I2T4196(&(S028109_CoPt_f__ReqSptAMT_M_map),
             TraBVx_028_CoCha_tqEfcAirReq_in, (SInt16) (CoPt_nDeltaTqAir >> 4),
             &(DD_S028109_CoP__AMT_M_lastInd_d), &(DD_S028109_CoP__AMT_M_lastInd_e));

            /* 2D-TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_A
               MT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_02_Calcul_Ponderation_Coup
               le/CoPt_facTqAirReqDynAMT_M */
            S028109_CoPt_f__qAirReqDynAMT_M =
             TraBVx_028_Tab2DS34I2T4196(&(S028109_CoPt_f__ReqDynAMT_M_map),
             TraBVx_028_CoCha_tqEfcAirReq_in, (SInt16) (CoPt_nDeltaTqAir >> 4),
             &(DD_S028109_CoP__AMT_M_lastInd_b), &(DD_S028109_CoP__AMT_M_lastInd_c));

            /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree
               _AMT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_02_Calcul_Ponderation_Co
               uple/Multiport Switch */
            switch (CoPt_idxPtSptAMT) {
               case 0: {
                  CoPt_facTqAirReq = S028109_CoPt_f__AirReqCmftAMT_M;
                  break;
               }
               case 1: {
                  CoPt_facTqAirReq = S028109_CoPt_f__AirReqCmftAMT_M;
                  break;
               }
               case 2: {
                  CoPt_facTqAirReq = S028109_CoPt_f__qAirReqSptAMT_M;
                  break;
               }
               case 3: {
                  CoPt_facTqAirReq = S028109_CoPt_f__qAirReqSptAMT_M;
                  break;
               }
               case 4: {
                  CoPt_facTqAirReq = S028109_CoPt_f__qAirReqDynAMT_M;
                  break;
               }
               case 5: {
                  CoPt_facTqAirReq = S028109_CoPt_f__qAirReqDynAMT_M;
                  break;
               }
            }

            /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree
               _AMT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_06_Coordination_Couple/M
               ultiport Switch1 */
            switch (CoPt_stPhaGSAMT) {
               case 0: {
                  /* SLLocal: Default storage class for local variables | Width: 32 */
                  SInt32 S028117_Product_1 /* LSB: 2^-7 OFF:  0 MIN/MAX:  -16777216 .. 16777215.9921
                  875 */;

                  /* SLLocal: Default storage class for local variables | Width: 16 */
                  SInt16 S028110_CoPt_t__ltaDecCmftAMT_M /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 204
                  7.9375 */;
                  SInt16 S028110_CoPt_tqDeltaDecDynAMT_M /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 204
                  7.9375 */;
                  SInt16 S028110_CoPt_tqDeltaDecSptAMT_M /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 204
                  7.9375 */;
                  SInt16 S028110_Multiport_Switch /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375
                  */;

                  /* 2D-TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_En
                     tree_AMT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_Estompage/C
                     oPt_tqDeltaDecCmftAMT_M */
                  S028110_CoPt_t__ltaDecCmftAMT_M =
                   TraBVx_028_Tab2DS34I2T16673(&(S028110_CoPt_t__ecCmftAMT_M_map),
                   TraBVx_028_Ext_nEng_in, (SInt16) (CoPt_nDeltaTqAir >> 4),
                   &(DD_S028110_CoP__AMT_M_lastIndex), &(DD_S028110_CoP__AMT_M_lastInd_a));

                  /* 2D-TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_En
                     tree_AMT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_Estompage/C
                     oPt_tqDeltaDecSptAMT_M */
                  S028110_CoPt_tqDeltaDecSptAMT_M =
                   TraBVx_028_Tab2DS34I2T16673(&(S028110_CoPt_t__DecSptAMT_M_map),
                   TraBVx_028_Ext_nEng_in, (SInt16) (CoPt_nDeltaTqAir >> 4),
                   &(DD_S028110_CoP__AMT_M_lastInd_d), &(DD_S028110_CoP__AMT_M_lastInd_e));

                  /* 2D-TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_En
                     tree_AMT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_Estompage/C
                     oPt_tqDeltaDecDynAMT_M */
                  S028110_CoPt_tqDeltaDecDynAMT_M =
                   TraBVx_028_Tab2DS34I2T16673(&(S028110_CoPt_t__DecDynAMT_M_map),
                   TraBVx_028_Ext_nEng_in, (SInt16) (CoPt_nDeltaTqAir >> 4),
                   &(DD_S028110_CoP__AMT_M_lastInd_b), &(DD_S028110_CoP__AMT_M_lastInd_c));

                  /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_
                     Entree_AMT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_Estompage
                     /Multiport Switch */
                  switch (CoPt_idxPtSptAMT) {
                     case 0: {
                        /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_Estompage/Multi
                           port Switch: Omitted upper saturation
                           
                           F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_Estompage/Multi
                           port Switch: Omitted lower saturation */
                        S028110_Multiport_Switch = S028110_CoPt_t__ltaDecCmftAMT_M;
                        break;
                     }
                     case 1: {
                        /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_Estompage/Multi
                           port Switch: Omitted upper saturation
                           
                           F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_Estompage/Multi
                           port Switch: Omitted lower saturation */
                        S028110_Multiport_Switch = S028110_CoPt_t__ltaDecCmftAMT_M;
                        break;
                     }
                     case 2: {
                        /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_Estompage/Multi
                           port Switch: Omitted upper saturation
                           
                           F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_Estompage/Multi
                           port Switch: Omitted lower saturation */
                        S028110_Multiport_Switch = S028110_CoPt_tqDeltaDecSptAMT_M;
                        break;
                     }
                     case 3: {
                        /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_Estompage/Multi
                           port Switch: Omitted upper saturation
                           
                           F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_Estompage/Multi
                           port Switch: Omitted lower saturation */
                        S028110_Multiport_Switch = S028110_CoPt_tqDeltaDecSptAMT_M;
                        break;
                     }
                     case 4: {
                        /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_Estompage/Multi
                           port Switch: Omitted upper saturation
                           
                           F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_Estompage/Multi
                           port Switch: Omitted lower saturation */
                        S028110_Multiport_Switch = S028110_CoPt_tqDeltaDecDynAMT_M;
                        break;
                     }
                     case 5: {
                        /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_Estompage/Multi
                           port Switch: Omitted upper saturation
                           
                           F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_Estompage/Multi
                           port Switch: Omitted lower saturation */
                        S028110_Multiport_Switch = S028110_CoPt_tqDeltaDecDynAMT_M;
                        break;
                     }
                  }

                  /* Product: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
                     T/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_Estompage/Product/
                     Product_1
                     
                     F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_
                     Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_Estompage/Product/Product_1
                     : Omitted upper saturation
                     
                     F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_
                     Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_Estompage/Product/Product_1
                     : Omitted lower saturation */
                  S028117_Product_1 = (SInt32) ((((SInt32) S028110_Multiport_Switch) * ((SInt32)
                   CoPt_facTqAirReq)) >> 4);

                  /* Product: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
                     T/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_Estompage/Product/
                     Product
                     
                     F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_
                     Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_Estompage/Product/Product: 
                     ANSI_F_64MUL_LE32LE32_WOPGT32
                     
                     # combined # TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_F
                     iltrage_Entree_AMT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_E
                     stompage/CoPt_facAltiTqDecAMT_T */
                  F__I64MULI32I32(S028117_Product_1, (SInt32) (SInt16)
                   TraBVx_028_Tab1DS2I2T521(&(S028110_CoPt_f__iTqDecAMT_T_map),
                   TraBVx_028_Ext_pAirExtMes_in, &(DD_S028110_CoP__AMT_T_lastIndex)), &(Aux_I32),
                   &(Aux_U32));

                  /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_
                     Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_Estompage/Product/Product: 
                     Omitted upper saturation
                     
                     F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_
                     Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_Estompage/Product/Product: 
                     Omitted lower saturation */
                  Aux_I32_a = (SInt32) (C__I32SHRI64C6_LT32(Aux_I32, Aux_U32, 7, 25) >> 3);

                  /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT
                     /F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_03_Estompage/MinMax */
                  if (((SInt32) CoPt_TqReqGBxAMT) > Aux_I32_a) {
                     CoPt_tqAirReqDec = CoPt_TqReqGBxAMT;
                  }
                  else {
                     CoPt_tqAirReqDec = (SInt16) Aux_I32_a;
                  }

                  /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_
                     Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_06_Coordination_Couple/Multipo
                     rt Switch1: Omitted upper saturation
                     
                     F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_
                     Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_06_Coordination_Couple/Multipo
                     rt Switch1: Omitted lower saturation */
                  S028113_Multiport_Switch1 = CoPt_tqAirReqDec;
                  break;
               }
               case 1: {
                  /* SLLocal: Default storage class for local variables | Width: 32 */
                  SInt32 S028118_Product_1 /* LSB: 2^-7 OFF:  0 MIN/MAX:  -16777216 .. 16777215.9921
                  875 */;

                  /* SLLocal: Default storage class for local variables | Width: 16 */
                  SInt16 S028111_CoPt_t__ltaNRegDynAMT_M /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 204
                  7.9375 */;
                  SInt16 S028111_CoPt_t__ltaNRegSptAMT_M /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 204
                  7.9375 */;
                  SInt16 S028111_CoPt_t__taNRegCmftAMT_M /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 204
                  7.9375 */;
                  SInt16 S028111_Multiport_Switch /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375
                  */;

                  /* 2D-TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_En
                     tree_AMT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_Controle_en
                     _Regime/CoPt_tqDeltaNRegCmftAMT_M */
                  S028111_CoPt_t__taNRegCmftAMT_M =
                   TraBVx_028_Tab2DS34I2T16673(&(S028111_CoPt_t__egCmftAMT_M_map),
                   TraBVx_028_Ext_nEng_in, (SInt16) (CoPt_nDeltaTqAir >> 4),
                   &(DD_S028111_CoP__AMT_M_lastIndex), &(DD_S028111_CoP__AMT_M_lastInd_a));

                  /* 2D-TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_En
                     tree_AMT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_Controle_en
                     _Regime/CoPt_tqDeltaNRegSptAMT_M */
                  S028111_CoPt_t__ltaNRegSptAMT_M =
                   TraBVx_028_Tab2DS34I2T16673(&(S028111_CoPt_t__RegSptAMT_M_map),
                   TraBVx_028_Ext_nEng_in, (SInt16) (CoPt_nDeltaTqAir >> 4),
                   &(DD_S028111_CoP__AMT_M_lastInd_d), &(DD_S028111_CoP__AMT_M_lastInd_e));

                  /* 2D-TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_En
                     tree_AMT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_Controle_en
                     _Regime/CoPt_tqDeltaNRegDynAMT_M */
                  S028111_CoPt_t__ltaNRegDynAMT_M =
                   TraBVx_028_Tab2DS34I2T16673(&(S028111_CoPt_t__RegDynAMT_M_map),
                   TraBVx_028_Ext_nEng_in, (SInt16) (CoPt_nDeltaTqAir >> 4),
                   &(DD_S028111_CoP__AMT_M_lastInd_b), &(DD_S028111_CoP__AMT_M_lastInd_c));

                  /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_
                     Entree_AMT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_Controle_
                     en_Regime/Multiport Switch */
                  switch (CoPt_idxPtSptAMT) {
                     case 0: {
                        /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_Controle_en_Reg
                           ime/Multiport Switch: Omitted upper saturation
                           
                           F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_Controle_en_Reg
                           ime/Multiport Switch: Omitted lower saturation */
                        S028111_Multiport_Switch = S028111_CoPt_t__taNRegCmftAMT_M;
                        break;
                     }
                     case 1: {
                        /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_Controle_en_Reg
                           ime/Multiport Switch: Omitted upper saturation
                           
                           F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_Controle_en_Reg
                           ime/Multiport Switch: Omitted lower saturation */
                        S028111_Multiport_Switch = S028111_CoPt_t__taNRegCmftAMT_M;
                        break;
                     }
                     case 2: {
                        /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_Controle_en_Reg
                           ime/Multiport Switch: Omitted upper saturation
                           
                           F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_Controle_en_Reg
                           ime/Multiport Switch: Omitted lower saturation */
                        S028111_Multiport_Switch = S028111_CoPt_t__ltaNRegSptAMT_M;
                        break;
                     }
                     case 3: {
                        /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_Controle_en_Reg
                           ime/Multiport Switch: Omitted upper saturation
                           
                           F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_Controle_en_Reg
                           ime/Multiport Switch: Omitted lower saturation */
                        S028111_Multiport_Switch = S028111_CoPt_t__ltaNRegSptAMT_M;
                        break;
                     }
                     case 4: {
                        /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_Controle_en_Reg
                           ime/Multiport Switch: Omitted upper saturation
                           
                           F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_Controle_en_Reg
                           ime/Multiport Switch: Omitted lower saturation */
                        S028111_Multiport_Switch = S028111_CoPt_t__ltaNRegDynAMT_M;
                        break;
                     }
                     case 5: {
                        /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_Controle_en_Reg
                           ime/Multiport Switch: Omitted upper saturation
                           
                           F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_Controle_en_Reg
                           ime/Multiport Switch: Omitted lower saturation */
                        S028111_Multiport_Switch = S028111_CoPt_t__ltaNRegDynAMT_M;
                        break;
                     }
                  }

                  /* Product: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
                     T/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_Controle_en_Regime
                     /Product/Product_1
                     
                     F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_
                     Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_Controle_en_Regime/Product/
                     Product_1: Omitted upper saturation
                     
                     F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_
                     Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_Controle_en_Regime/Product/
                     Product_1: Omitted lower saturation */
                  S028118_Product_1 = (SInt32) ((((SInt32) S028111_Multiport_Switch) * ((SInt32)
                   CoPt_facTqAirReq)) >> 4);

                  /* Product: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
                     T/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_Controle_en_Regime
                     /Product/Product
                     
                     F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_
                     Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_Controle_en_Regime/Product/
                     Product: ANSI_F_64MUL_LE32LE32_WOPGT32
                     
                     # combined # TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_F
                     iltrage_Entree_AMT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_C
                     ontrole_en_Regime/CoPt_facAltiTqNRegAMT_T */
                  F__I64MULI32I32(S028118_Product_1, (SInt32) (SInt16)
                   TraBVx_028_Tab1DS2I2T521(&(S028111_CoPt_f__TqNRegAMT_T_map),
                   TraBVx_028_Ext_pAirExtMes_in, &(DD_S028111_CoP__AMT_T_lastIndex)), &(Aux_I32),
                   &(Aux_U32));

                  /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_
                     Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_Controle_en_Regime/Product/
                     Product: Omitted upper saturation
                     
                     F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_
                     Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_Controle_en_Regime/Product/
                     Product: Omitted lower saturation */
                  Aux_I32_a = (SInt32) (C__I32SHRI64C6_LT32(Aux_I32, Aux_U32, 7, 25) >> 3);

                  /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT
                     /F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_04_Controle_en_Regime/
                     MinMax */
                  if (((SInt32) CoPt_TqReqGBxAMT) > Aux_I32_a) {
                     CoPt_tqAirReqNReg = CoPt_TqReqGBxAMT;
                  }
                  else {
                     CoPt_tqAirReqNReg = (SInt16) Aux_I32_a;
                  }

                  /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_
                     Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_06_Coordination_Couple/Multipo
                     rt Switch1: Omitted upper saturation
                     
                     F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_
                     Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_06_Coordination_Couple/Multipo
                     rt Switch1: Omitted lower saturation */
                  S028113_Multiport_Switch1 = CoPt_tqAirReqNReg;
                  break;
               }
               case 2: {
                  /* SLLocal: Default storage class for local variables | Width: 32 */
                  SInt32 S028112_Sum /* LSB: 2^-4 OFF:  0 MIN/MAX:  -134217728 .. 134217727.9375 */;

                  /* SLLocal: Default storage class for local variables | Width: 16 */
                  SInt16 S028112_CoPt_t__ltaIncCmftAMT_M /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 204
                  7.9375 */;
                  SInt16 S028112_CoPt_tqDeltaIncDynAMT_M /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 204
                  7.9375 */;
                  SInt16 S028112_CoPt_tqDeltaIncSptAMT_M /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 204
                  7.9375 */;
                  SInt16 S028112_Multiport_Switch /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375
                  */;

                  /* Sum: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F0
                     2_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Remise_de_Couple/Sum
                   */
                  Aux_I32 = (SInt32) (((UInt32) TraBVx_028_CoCha_tqEfcAirReq_in) - ((UInt32)
                   CoPt_TqReqGBxAMT));
                  S028112_Sum = C__I32SATI32_SATb(Aux_I32, 32000 /* 2000. */, -32000 /* -2000. */);

                  /* 2D-TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_En
                     tree_AMT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Remise_de_C
                     ouple/CoPt_tqDeltaIncCmftAMT_M
                     
                     # combined # Saturation: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Fi
                     ltrage_Entree_AMT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Re
                     mise_de_Couple/Saturation2 */
                  S028112_CoPt_t__ltaIncCmftAMT_M =
                   TraBVx_028_Tab2DS34I2T16676(&(S028112_CoPt_t__ncCmftAMT_M_map),
                   TraBVx_028_CoCha_tqEfcAirReq_in, (SInt16) S028112_Sum,
                   &(DD_S028112_CoP__AMT_M_lastIndex), &(DD_S028112_CoP__AMT_M_lastInd_a));

                  /* 2D-TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_En
                     tree_AMT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Remise_de_C
                     ouple/CoPt_tqDeltaIncSptAMT_M
                     
                     # combined # Saturation: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Fi
                     ltrage_Entree_AMT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Re
                     mise_de_Couple/Saturation2 */
                  S028112_CoPt_tqDeltaIncSptAMT_M =
                   TraBVx_028_Tab2DS34I2T16676(&(S028112_CoPt_t__IncSptAMT_M_map),
                   TraBVx_028_CoCha_tqEfcAirReq_in, (SInt16) S028112_Sum,
                   &(DD_S028112_CoP__AMT_M_lastInd_d), &(DD_S028112_CoP__AMT_M_lastInd_e));

                  /* 2D-TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_En
                     tree_AMT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Remise_de_C
                     ouple/CoPt_tqDeltaIncDynAMT_M
                     
                     # combined # Saturation: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Fi
                     ltrage_Entree_AMT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Re
                     mise_de_Couple/Saturation2 */
                  S028112_CoPt_tqDeltaIncDynAMT_M =
                   TraBVx_028_Tab2DS34I2T16676(&(S028112_CoPt_t__IncDynAMT_M_map),
                   TraBVx_028_CoCha_tqEfcAirReq_in, (SInt16) S028112_Sum,
                   &(DD_S028112_CoP__AMT_M_lastInd_b), &(DD_S028112_CoP__AMT_M_lastInd_c));

                  /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_
                     Entree_AMT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Remise_de
                     _Couple/Multiport Switch */
                  switch (CoPt_idxPtSptAMT) {
                     case 0: {
                        /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Remise_de_Coupl
                           e/Multiport Switch: Omitted upper saturation
                           
                           F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Remise_de_Coupl
                           e/Multiport Switch: Omitted lower saturation */
                        S028112_Multiport_Switch = S028112_CoPt_t__ltaIncCmftAMT_M;
                        break;
                     }
                     case 1: {
                        /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Remise_de_Coupl
                           e/Multiport Switch: Omitted upper saturation
                           
                           F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Remise_de_Coupl
                           e/Multiport Switch: Omitted lower saturation */
                        S028112_Multiport_Switch = S028112_CoPt_t__ltaIncCmftAMT_M;
                        break;
                     }
                     case 2: {
                        /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Remise_de_Coupl
                           e/Multiport Switch: Omitted upper saturation
                           
                           F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Remise_de_Coupl
                           e/Multiport Switch: Omitted lower saturation */
                        S028112_Multiport_Switch = S028112_CoPt_tqDeltaIncSptAMT_M;
                        break;
                     }
                     case 3: {
                        /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Remise_de_Coupl
                           e/Multiport Switch: Omitted upper saturation
                           
                           F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Remise_de_Coupl
                           e/Multiport Switch: Omitted lower saturation */
                        S028112_Multiport_Switch = S028112_CoPt_tqDeltaIncSptAMT_M;
                        break;
                     }
                     case 4: {
                        /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Remise_de_Coupl
                           e/Multiport Switch: Omitted upper saturation
                           
                           F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Remise_de_Coupl
                           e/Multiport Switch: Omitted lower saturation */
                        S028112_Multiport_Switch = S028112_CoPt_tqDeltaIncDynAMT_M;
                        break;
                     }
                     case 5: {
                        /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Remise_de_Coupl
                           e/Multiport Switch: Omitted upper saturation
                           
                           F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F
                           02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Remise_de_Coupl
                           e/Multiport Switch: Omitted lower saturation */
                        S028112_Multiport_Switch = S028112_CoPt_tqDeltaIncDynAMT_M;
                        break;
                     }
                  }

                  /* # combined # Sum: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_
                     Entree_AMT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Remise_de
                     _Couple/ 
                     
                     F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_
                     Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Remise_de_Couple/ : Omitted
                      upper saturation
                     
                     F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_
                     Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Remise_de_Couple/ : Omitted
                      lower saturation
                     
                     # combined # Product: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtr
                     age_Entree_AMT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Remis
                     e_de_Couple/Product
                     
                     F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_
                     Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Remise_de_Couple/Product: O
                     mitted upper saturation
                     
                     F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_
                     Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Remise_de_Couple/Product: O
                     mitted lower saturation
                     
                     # combined # TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_F
                     iltrage_Entree_AMT/F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_R
                     emise_de_Couple/CoPt_facAltiTqIncAMT_T */
                  Aux_I32 = (SInt32) ((((SInt32) (((SInt32) CoPt_TqReqGBxAMT) << 3)) + ((SInt32)
                   ((((SInt32) S028112_Multiport_Switch) * ((SInt32)
                   TraBVx_028_Tab1DS2I2T521(&(S028112_CoPt_f__iTqIncAMT_T_map),
                   TraBVx_028_Ext_pAirExtMes_in, &(DD_S028112_CoP__AMT_T_lastIndex)))) >> 4))) >>
                   3);

                  /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT
                     /F02_09_Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_05_Remise_de_Couple/Mi
                     nMax1 */
                  if (((SInt32) CoPt_TqReqGBxAMT) > Aux_I32) {
                     CoPt_tqAirReqInc = CoPt_TqReqGBxAMT;
                  }
                  else {
                     CoPt_tqAirReqInc = (SInt16) Aux_I32;
                  }

                  /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_
                     Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_06_Coordination_Couple/Multipo
                     rt Switch1: Omitted upper saturation
                     
                     F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_
                     Consignes_Couple/F02_09_02_Couple_Lent/F02_09_02_06_Coordination_Couple/Multipo
                     rt Switch1: Omitted lower saturation */
                  S028113_Multiport_Switch1 = CoPt_tqAirReqInc;
                  break;
               }
            }
            CoPt_tqAirReqGBxAMT = S028113_Multiport_Switch1;
         }
         else {
            CoPt_tqAirReqGBxAMT = 0 /* 0. */;
         }

         /* outport reset necessary if system will be disabled */
         S028107_ROWD = 1;
      }
      else {
         /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_09_Consignes
            _Couple/F02_09_02_Couple_Lent: Omitted comparison with constant. */
         if (S028107_ROWD) {
            /* outport reset */
            CoPt_tqAirReqGBxAMT = 0 /* 0. */;

            /* outport reset not necessary in the next step */
            S028107_ROWD = 0;
         }
      }

      /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F03_Bouchonnage_AMT/Rescaler2 */
      CoPt_tqAirMaxGBxAMT = 32000 /* 2000. */;

      /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F03_Bouchonnage_AMT/Rescaler1 */
      CoPt_tqMaxGBxAMT = 32000 /* 2000. */;

      /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_Changement_R
         apport_en_Cours/Rescaler1 */
      CoPt_bPrepSIPAMT = S02884_Switch4;

      /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_Changement_R
         apport_en_Cours/Rescaler */
      CoPt_bDiagAcvSIPORngAMT = 1 /* 1. */;

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_04_Etat
         _Embrayage/Switch
         
         F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_04_Etat_Embraya
         ge/Switch: Omitted comparison with constant. */
      if (TraBVx_028_FRM_bInhCoPtSIP_in) {
         CoPt_stCluAMT = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 8 */
         UInt8 S02880_Multiport_Switch;

         /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AM
            T/F02_04_Etat_Embrayage/Multiport Switch */
         switch (TraBVx_028_Tra_stClu_in) {
            case 0: {
               S02880_Multiport_Switch = 1 /* 1. */;
               break;
            }
            case 1: {
               S02880_Multiport_Switch = 0 /* 0. */;
               break;
            }
            case 2: {
               S02880_Multiport_Switch = 3 /* 3. */;
               break;
            }
            case 3: {
               S02880_Multiport_Switch = 2 /* 2. */;
               break;
            }
         }
         CoPt_stCluAMT = S02880_Multiport_Switch;
      }

      /* F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_02_Figeage_Clim
         /Rescaler4 */
      CoPt_bFrzACAMT = TraBVx_028_Tra_bFrzAC_in;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_
         Taux_conversion_couple/UnitDelay2 */
      X_S02897_UnitDelay2 = (SInt16) CoPt_noEgdGearAMT;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_
         Taux_conversion_couple/Counter/rising_edge/UnitDelay */
      X_S028132_UnitDelay = S02897_Relational_Operator4;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_
         Taux_conversion_couple/Counter/Unit Delay */
      X_S028126_Unit_Delay = S028131_MinMax2;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_
         Taux_conversion_couple/UnitDelay3 */
      X_S02897_UnitDelay3 = S02897_Switch3;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_20_
         Decollage_Perfo/UnitDelay */
      X_S02896_UnitDelay = TraBVx_028_CoVSCtl_rAccPEngTrv_in;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_20_
         Decollage_Perfo/UnitDelay1 */
      X_S02896_UnitDelay1 = S02896_UnitDelay;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_20_
         Decollage_Perfo/BasculeRS/UnitDelay1 */
      X_S028125_UnitDelay1 = 1 /* 1. */;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_20_
         Decollage_Perfo/BasculeRS/UnitDelay */
      X_S028125_UnitDelay = CoPt_bAcvSptTakeOffAMT;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_20_
         Decollage_Perfo/UnitDelay2 */
      X_S02896_UnitDelay2 = S02896_UnitDelay1;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_
         Changement_Rapport_en_Cours/BasculeRS/UnitDelay1 */
      X_S02898_UnitDelay1 = 1 /* 1. */;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_
         Changement_Rapport_en_Cours/BasculeRS/UnitDelay */
      X_S02898_UnitDelay = S02898_Switch;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_
         Changement_Rapport_en_Cours/rising_edge1/UnitDelay */
      X_S028101_UnitDelay = TraBVx_028_Tra_bSIP_in;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_
         Changement_Rapport_en_Cours/UnitDelay */
      X_S02884_UnitDelay = (SInt16) CoPt_noTarGearAMT;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_
         Changement_Rapport_en_Cours/rising_edge/UnitDelay */
      X_S028100_UnitDelay = TraBVx_028_Tra_bSIP_in;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_
         Changement_Rapport_en_Cours/Counter/rising_edge/UnitDelay */
      X_S028105_UnitDelay = S02884_Logical_Operator;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_08_
         Changement_Rapport_en_Cours/Counter/Unit Delay */
      X_S02899_Unit_Delay = S028104_MinMax2;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_
         Taux_conversion_couple/rising_edge1/UnitDelay */
      X_S028128_UnitDelay = S02897_Relational_Operator2;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_
         Taux_conversion_couple/DLowPassFilter_TypeK2/UnitDly_ExtIni/Unit Delay1 */
      X_S028136_Unit_Delay1 = 1 /* 1. */;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_
         Taux_conversion_couple/DLowPassFilter_TypeK2/UnitDly_ExtIni/Unit Delay2 */
      X_S028136_Unit_Delay2 = S028133_Switch;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_
         Taux_conversion_couple/UnitDelay1 */
      X_S02897_UnitDelay1 = CoPt_rCnvTqAMT;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_21_
         Taux_conversion_couple/DLowPassFilter_TypeK2/IniCdn/UnitDelay */
      X_S028135_UnitDelay = 1 /* 1. */;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_12_
         Couple_Embrayage/DLowPassFilter_TypeK1/UnitDly_ExtIni/Unit Delay1 */
      X_S028124_Unit_Delay1 = 1 /* 1. */;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_12_
         Couple_Embrayage/DLowPassFilter_TypeK1/UnitDly_ExtIni/Unit Delay2 */
      X_S028124_Unit_Delay2 = (UInt32) (S028121_Switch << 1);

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01239/F02_Filtrage_Entree_AMT/F02_12_
         Couple_Embrayage/DLowPassFilter_TypeK1/IniCdn/UnitDelay */
      X_S028123_UnitDelay = 1 /* 1. */;

      /* outport reset necessary if system will be disabled */
      S0285_ROWD = 1;
   }
   else {
      /* F00_Superviseur_Synthese/028/F01_01460_10_01239: Omitted comparison with constant. */
      if (S0285_ROWD) {
         /* outport reset */
         CoPt_tqAirReqGBxAMT = 0 /* 0. */;

         /* outport reset not necessary in the next step */
         S0285_ROWD = 0;
      }
   }

   /* F00_Superviseur_Synthese/028/F01_01460_10_01238/Enable: Enable condition
      F00_Superviseur_Synthese/028/F01_01460_10_01238/Enable: Omitted comparison with constant. */
   if ((TraBVx_028_TqSys_stTypPwtCf_in == 0) && (TraBVx_028_Ext_stTraTypCf_in == 7)) {
      /* SLLocal: Default storage class for local variables | Width: 32 */
      UInt32 S02867_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 42949672.95 */;
      UInt32 S02869_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 42949672.95 */;
      UInt32 S02869_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 42949672.95 */;

      /* SLLocal: Default storage class for local variables | Width: 16 */
      UInt16 S02863_CoPt_rCnvTqMT_T /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 511.9921875 */;
      UInt16 S02871_Switch /* LSB: 2^-11 OFF:  0 MIN/MAX:  0 .. 31.99951171875 */;

      /* SLLocal: Default storage class for local variables | Width: 8 */
      Boolean S02862_Relational_Operator;
      Boolean S02863_Relational_Operator2;
      Boolean S02863_Relational_Operator4;
      SInt8 S02863_Switch3;

      S02863_Relational_Operator4 = TraBVx_028_CoPt_noEgdGearCordIt_in != UnitDelay8;

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Taux_co
         nversion_couple/Counter1/Counter_Part/Switch1
         
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Taux_conversion
         _couple/Counter1/Counter_Part/Switch1: Omitted comparison with constant. */
      if (S02863_Relational_Operator4 && (!(X_S02870_UnitDelay))) {
         S02867_Switch1 = 0 /* 0. */;
      }
      else {
         /* # combined # Sum: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F
            02_02_Taux_conversion_couple/Counter1/Sum
            
            # combined # MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entree
            s/F02_02_Taux_conversion_couple/Counter1/DetectSat2/MinMax2
            
            F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Taux_convers
            ion_couple/Counter1/DetectSat2/MinMax2: Signal of the second input is always smaller tha
            n the first input signal. Only using the second input signal.
            
            # combined # MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entree
            s/F02_02_Taux_conversion_couple/Counter1/DetectSat2/MinMax1
            
            F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Taux_convers
            ion_couple/Counter1/DetectSat2/MinMax1: folded operation max to constant value 0.01 */
         S02867_Switch1 = ((UInt32) 1 /* 0.01 */) + X_S02864_Unit_Delay;
      }

      /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Taux_co
         nversion_couple/Counter1/DetectSat3/MinMax1 */
      if (S02867_Switch1) {
         S02869_MinMax1 = S02867_Switch1;
      }
      else {
         S02869_MinMax1 = 0 /* 0. */;
      }

      /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Taux_co
         nversion_couple/Counter1/DetectSat3/MinMax2 */
      if (40000 /* 400. */ < S02869_MinMax1) {
         S02869_MinMax2 = 40000 /* 400. */;
      }
      else {
         S02869_MinMax2 = S02869_MinMax1;
      }

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Taux_co
         nversion_couple/Switch3
         
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Taux_conversion
         _couple/Switch3: Omitted comparison with constant. */
      if (S02869_MinMax2 >= ((UInt32) CoPt_tiCfmEgdGearMT_C)) {
         /* F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Taux_convers
            ion_couple/Switch3: Omitted upper saturation
            
            F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Taux_convers
            ion_couple/Switch3: Omitted lower saturation */
         S02863_Switch3 = TraBVx_028_CoPt_noEgdGearCordIt_in;
      }
      else {
         /* F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Taux_convers
            ion_couple/Switch3: Omitted upper saturation
            
            F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Taux_convers
            ion_couple/Switch3: Omitted lower saturation */
         S02863_Switch3 = X_S02863_UnitDelay3;
      }

      /* TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Ta
         ux_conversion_couple/CoPt_rCnvTqMT_T */
      S02863_CoPt_rCnvTqMT_T = TraBVx_028_Tab1DS2I4T523(&(S02863_CoPt_rCnvTqMT_T_map),
       S02863_Switch3, &(DD_S02863_CoPt__qMT_T_lastIndex));
      S02863_Relational_Operator2 = S02863_CoPt_rCnvTqMT_T != 0 /* 0. */;

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Taux_co
         nversion_couple/DLowPassFilter_TypeK/DLowPass_K_Part/Switch
         
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Taux_conversion
         _couple/DLowPassFilter_TypeK/DLowPass_K_Part/Switch: Omitted comparison with constant. */
      if (S02863_Relational_Operator2 && (!(X_S02866_UnitDelay))) {
         S02871_Switch = (UInt16) (S02863_CoPt_rCnvTqMT_T << 4);
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         UInt16 S02874_Switch /* LSB: 2^-11 OFF:  0 MIN/MAX:  0 .. 31.99951171875 */;

         /* SLLocal: Default storage class for local variables | Width: 8 */
         UInt8 S02872_MinMax1 /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 1.9921875 */;

         /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Taux
            _conversion_couple/DLowPassFilter_TypeK/DetectSat1/MinMax1 */
         if (CoPt_facFilRatCnvTqMT_C) {
            S02872_MinMax1 = CoPt_facFilRatCnvTqMT_C;
         }
         else {
            S02872_MinMax1 = 0 /* 0. */;
         }

         /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Taux
            _conversion_couple/DLowPassFilter_TypeK/UnitDly_ExtIni/Switch
            
            F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Taux_convers
            ion_couple/DLowPassFilter_TypeK/UnitDly_ExtIni/Switch: Omitted comparison with constant.
          */
         if (X_S02874_Unit_Delay1) {
            S02874_Switch = X_S02874_Unit_Delay2;
         }
         else {
            S02874_Switch = (UInt16) (S02863_CoPt_rCnvTqMT_T << 4);
         }

         /* # combined # Sum: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F
            02_02_Taux_conversion_couple/DLowPassFilter_TypeK/Sum2
            
            # combined # Product: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entre
            es/F02_02_Taux_conversion_couple/DLowPassFilter_TypeK/Product2
            
            # combined # Product: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entre
            es/F02_02_Taux_conversion_couple/DLowPassFilter_TypeK/Product1
            
            # combined # Sum: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F
            02_02_Taux_conversion_couple/DLowPassFilter_TypeK/Sum1 */
         S02871_Switch = (UInt16) (((((UInt32) S02863_CoPt_rCnvTqMT_T) * ((UInt32) S02872_MinMax1))
          + ((UInt32) ((((UInt32) (UInt8) (((UInt8) (-S02872_MinMax1)) + 128)) * ((UInt32)
          S02874_Switch)) >> 4))) >> 3);
      }

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Taux_co
         nversion_couple/Switch2
         
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Taux_conversion
         _couple/Switch2: Omitted comparison with constant. */
      if (0 == S02863_CoPt_rCnvTqMT_T) {
         CoPt_rCnvTqMT = UnitDelay4;
      }
      else {
         /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Taux
            _conversion_couple/DLowPassFilter_TypeK/IniCdn/Switch
            
            F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Taux_convers
            ion_couple/DLowPassFilter_TypeK/IniCdn/Switch: Omitted comparison with constant. */
         if (X_S02873_UnitDelay) {
            CoPt_rCnvTqMT = (UInt16) (S02871_Switch >> 4);
         }
         else {
            CoPt_rCnvTqMT = S02863_CoPt_rCnvTqMT_T;
         }
      }

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain26
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain26: folded operation
          multiplication to constant value 0 */
      CoPt_tqGBxLossNRegMT = 0 /* 0. */;

      /* F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Rescaler7 */
      CoPt_bAcvSptTakeOffMT = 0 /* 0. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain25
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain25: folded operation
          multiplication to constant value 0 */
      CoPt_stCrawlMT = 0 /* 0. */;
      S02862_Relational_Operator = TraBVx_028_CoPt_noEgdGearCordIt_in == 0 /* 0. */;

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_01_Etats_C
         haine_Traction/Switch2
         
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_01_Etats_Chaine_Tr
         action/Switch2: Omitted comparison with constant. */
      if (S02862_Relational_Operator) {
         CoPt_stCplMT = 0 /* 0. */;
      }
      else {
         CoPt_stCplMT = 3 /* 3. */;
      }

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_01_Etats_C
         haine_Traction/Switch1
         
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_01_Etats_Chaine_Tr
         action/Switch1: Omitted comparison with constant. */
      if (S02862_Relational_Operator) {
         CoPt_stGearRatMT = 0 /* 0. */;
      }
      else {
         CoPt_stGearRatMT = 2 /* 2. */;
      }
      CoPt_bTqTxMT = !(S02862_Relational_Operator);

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain24
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain24: folded operation
          multiplication to constant value 0 */
      CoPt_noTypPIDGainMT = 0 /* 0. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain23
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain23: folded operation
          multiplication to constant value 0 */
      CoPt_stDragRedMT = 0 /* 0. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain22
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain22: folded operation
          multiplication to constant value 0 */
      CoPt_tqCnvCluMT = 0 /* 0. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain21
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain21: folded operation
          multiplication to constant value 6 */
      CoPt_posnLevMT = 6 /* 6. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain20
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain20: folded operation
          multiplication to constant value 0 */
      CoPt_nTrbMT = 0 /* 0. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain19
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain19: folded operation
          multiplication to constant value 0 */
      CoPt_stCnvCluFilMT = 0 /* 0. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain18
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain18: folded operation
          multiplication to constant value 40 */
      CoPt_tOilGBxMT = 160 /* 40. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain17
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain17: folded operation
          multiplication to constant value 0 */
      CoPt_stGBxModMT = 0 /* 0. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain16
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain16: folded operation
          multiplication to constant value 0 */
      CoPt_nPrimShaftMT = 0 /* 0. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain15
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain15: folded operation
          multiplication to constant value 0 */
      CoPt_tqReqCluMT = 0 /* 0. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain14
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain14: folded operation
          multiplication to constant value 0 */
      CoPt_tqMaxCluMT = 0 /* 0. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain13
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain13: folded operation
          multiplication to constant value 750 */
      CoPt_nTarMT = 3000 /* 750. */;

      /* F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Rescaler6 */
      CoPt_bAcvNRegReqMT = 0 /* 0. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain12
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain12: folded operation
          multiplication to constant value 2000 */
      CoPt_tqMaxGBxAirMT = 32000 /* 2000. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain11
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain11: folded operation
          multiplication to constant value 2000 */
      CoPt_tqMaxGBx_nRegMT = 32000 /* 2000. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain10
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain10: folded operation
          multiplication to constant value 0 */
      CoPt_tqAirReqGBxMT = 0 /* 0. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain9
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain9: folded operation 
         multiplication to constant value 2000 */
      CoPt_tqAirMaxGBxMT = 32000 /* 2000. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain8
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain8: folded operation 
         multiplication to constant value 0 */
      CoPt_tqReqGBxMT = 0 /* 0. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain7
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain7: folded operation 
         multiplication to constant value 2000 */
      CoPt_tqMaxGBxMT = 32000 /* 2000. */;

      /* F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Rescaler5 */
      CoPt_bPrepSIPMT = 0 /* 0. */;

      /* F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Rescaler4 */
      CoPt_bDiagAcvSIPORngMT = 1 /* 1. */;

      /* F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Rescaler3 */
      CoPt_bDftSIPORngMT = 0 /* 0. */;

      /* F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Rescaler2 */
      CoPt_bSIPMT = 0 /* 0. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain6
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain6: folded operation 
         multiplication to constant value 5 */
      CoPt_stGSTypMT = 5 /* 5. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain5
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain5: folded operation 
         multiplication to constant value 2 */
      CoPt_stPhaGSMT = 2 /* 2. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain4
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain4: folded operation 
         multiplication to constant value 0 */
      CoPt_noEgdGearMT = 0 /* 0. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain3
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain3: folded operation 
         multiplication to constant value 0 */
      CoPt_stCluMT = 0 /* 0. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain2
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain2: folded operation 
         multiplication to constant value 0 */
      CoPt_noTarGearMT = 0 /* 0. */;

      /* F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Rescaler1 */
      CoPt_bFrzACMT = 0 /* 0. */;

      /* Gain: F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain1
         F00_Superviseur_Synthese/028/F01_01460_10_01238/F03_Bouchonnage_MT/Gain1: folded operation 
         multiplication to constant value 0 */
      CoPt_idxPtSptMT = 0 /* 0. */;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Tau
         x_conversion_couple/UnitDelay2 */
      UnitDelay8 = TraBVx_028_CoPt_noEgdGearCordIt_in;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Tau
         x_conversion_couple/Counter1/rising_edge/UnitDelay */
      X_S02870_UnitDelay = S02863_Relational_Operator4;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Tau
         x_conversion_couple/Counter1/Unit Delay */
      X_S02864_Unit_Delay = S02869_MinMax2;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Tau
         x_conversion_couple/UnitDelay3 */
      X_S02863_UnitDelay3 = S02863_Switch3;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Tau
         x_conversion_couple/rising_edge1/UnitDelay */
      X_S02866_UnitDelay = S02863_Relational_Operator2;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Tau
         x_conversion_couple/DLowPassFilter_TypeK/UnitDly_ExtIni/Unit Delay1 */
      X_S02874_Unit_Delay1 = 1 /* 1. */;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Tau
         x_conversion_couple/DLowPassFilter_TypeK/UnitDly_ExtIni/Unit Delay2 */
      X_S02874_Unit_Delay2 = S02871_Switch;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Tau
         x_conversion_couple/UnitDelay1 */
      UnitDelay4 = CoPt_rCnvTqMT;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01238/F02_Filtrage_Entrees/F02_02_Tau
         x_conversion_couple/DLowPassFilter_TypeK/IniCdn/UnitDelay */
      X_S02873_UnitDelay = 1 /* 1. */;
   }
   #if TraBVx_bHybAcv_SC

      /* F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/Enable: Enable condition
         F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/Enable: Omitted comparison w
         ith constant. */
      if (S0282_Logical_Operator && (TraBVx_028_TqSys_stTypPwtCf_in == 1)) {
         /* results from
            F00_Superviseur_Synthese/028/Constant7 */
         #if TraBVx_bHybAcv_SC
            UInt32 S028228_Switch /* LSB: 2^-14 OFF:  0 MIN/MAX:  0 .. 262143.999938965 */;
         #endif

 
         /* TraBVx_bHybAcv_SC */

         /* results from
            F00_Superviseur_Synthese/028/Constant7 */
         #if TraBVx_bHybAcv_SC
            UInt16 S028199_Multiport_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;
         #endif

 
         /* TraBVx_bHybAcv_SC */

         /* results from
            F00_Superviseur_Synthese/028/Constant7 */
         #if TraBVx_bHybAcv_SC
            UInt16 S028211_CoPt_rCnvTqHyb_T /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 511.9921875 */;
         #endif

 
         /* TraBVx_bHybAcv_SC */

         /* results from
            F00_Superviseur_Synthese/028/Constant7 */
         #if TraBVx_bHybAcv_SC
            UInt16 S028216_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;
         #endif

 
         /* TraBVx_bHybAcv_SC */

         /* results from
            F00_Superviseur_Synthese/028/Constant7 */
         #if TraBVx_bHybAcv_SC
            UInt16 S028218_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;
         #endif

 
         /* TraBVx_bHybAcv_SC */

         /* results from
            F00_Superviseur_Synthese/028/Constant7 */
         #if TraBVx_bHybAcv_SC
            UInt16 S028218_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;
         #endif

 
         /* TraBVx_bHybAcv_SC */

         /* results from
            F00_Superviseur_Synthese/028/Constant7 */
         #if TraBVx_bHybAcv_SC
            UInt16 S028220_MinMax1 /* LSB: 2^-2 OFF:  0 MIN/MAX:  0 .. 16383.75 */;
         #endif

 
         /* TraBVx_bHybAcv_SC */

         /* results from
            F00_Superviseur_Synthese/028/Constant7 */
         #if TraBVx_bHybAcv_SC
            UInt16 S028224_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;
         #endif

 
         /* TraBVx_bHybAcv_SC */

         /* results from
            F00_Superviseur_Synthese/028/Constant7 */
         #if TraBVx_bHybAcv_SC
            UInt16 S028226_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;
         #endif

 
         /* TraBVx_bHybAcv_SC */

         /* results from
            F00_Superviseur_Synthese/028/Constant7 */
         #if TraBVx_bHybAcv_SC
            UInt16 S028226_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;
         #endif

 
         /* TraBVx_bHybAcv_SC */

         /* results from
            F00_Superviseur_Synthese/028/Constant7 */
         #if TraBVx_bHybAcv_SC
            Boolean S028199_Logical_Operator;
         #endif

 
         /* TraBVx_bHybAcv_SC */

         /* results from
            F00_Superviseur_Synthese/028/Constant7 */
         #if TraBVx_bHybAcv_SC
            UInt8 S028208_Multiport_Switch5;
         #endif

 
         /* TraBVx_bHybAcv_SC */

         /* results from
            F00_Superviseur_Synthese/028/Constant7 */
         #if TraBVx_bHybAcv_SC
            UInt8 S028208_Switch1;
         #endif

 
         /* TraBVx_bHybAcv_SC */

         /* results from
            F00_Superviseur_Synthese/028/Constant7 */
         #if TraBVx_bHybAcv_SC
            Boolean S028211_Relational_Operator2;
         #endif

 
         /* TraBVx_bHybAcv_SC */

         /* results from
            F00_Superviseur_Synthese/028/Constant7 */
         #if TraBVx_bHybAcv_SC
            Boolean S028211_Relational_Operator4;
         #endif

 
         /* TraBVx_bHybAcv_SC */

         /* results from
            F00_Superviseur_Synthese/028/Constant7 */
         #if TraBVx_bHybAcv_SC
            SInt8 S028211_Switch3 /* LSB: 2^0 OFF:  0 MIN/MAX:  -1 .. 9 */;
         #endif

 
         /* TraBVx_bHybAcv_SC */

         /* results from
            F00_Superviseur_Synthese/028/Constant7 */
         #if TraBVx_bHybAcv_SC
            Boolean S028212_Switch;
         #endif

 
         /* TraBVx_bHybAcv_SC */

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entr
            ee_HY/F02_05_Rapport_Engage/Switch2
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree_HY/F0
            2_05_Rapport_Engage/Switch2: Omitted comparison with constant. */
         if (TraBVx_028_FRM_bInhCoPtSIP_in) {
            CoPt_noEgdGearHyb = 9 /* 9. */;
         }
         else {
            CoPt_noEgdGearHyb = TraBVx_028_Tra_noEgdGear_in;
         }
         S028211_Relational_Operator4 = CoPt_noEgdGearHyb != UnitDelay2;

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entr
            ee_HY/F02_20_Taux_conversion_couple/Counter/Counter_Part/Switch1
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree_HY/F0
            2_20_Taux_conversion_couple/Counter/Counter_Part/Switch1: Omitted comparison with consta
            nt. */
         if (S028211_Relational_Operator4 && (!(X_S028227_UnitDelay))) {
            S028224_Switch1 = 0 /* 0. */;
         }
         else {
            /* # combined # Sum: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_
               Filtrage_Entree_HY/F02_20_Taux_conversion_couple/Counter/Sum
               
               # combined # MinMax: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F
               02_Filtrage_Entree_HY/F02_20_Taux_conversion_couple/Counter/DetectSat2/MinMax2
               
               F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree_HY
               /F02_20_Taux_conversion_couple/Counter/DetectSat2/MinMax2: Signal of the second input
                is always smaller than the first input signal. Only using the second input signal.
               
               # combined # MinMax: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F
               02_Filtrage_Entree_HY/F02_20_Taux_conversion_couple/Counter/DetectSat2/MinMax1
               
               F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree_HY
               /F02_20_Taux_conversion_couple/Counter/DetectSat2/MinMax1: folded operation max to co
               nstant value 0.01 */
            S028224_Switch1 = (UInt16) (((UInt16) 1 /* 0.01 */) + X_S028221_Unit_Delay);
         }

         /* MinMax: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entr
            ee_HY/F02_20_Taux_conversion_couple/Counter/DetectSat3/MinMax1 */
         if (S028224_Switch1) {
            S028226_MinMax1 = S028224_Switch1;
         }
         else {
            S028226_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entr
            ee_HY/F02_20_Taux_conversion_couple/Counter/DetectSat3/MinMax2 */
         if (40000 /* 400. */ < S028226_MinMax1) {
            S028226_MinMax2 = 40000 /* 400. */;
         }
         else {
            S028226_MinMax2 = S028226_MinMax1;
         }

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entr
            ee_HY/F02_20_Taux_conversion_couple/Switch3
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree_HY/F0
            2_20_Taux_conversion_couple/Switch3: Omitted comparison with constant. */
         if (S028226_MinMax2 >= CoPt_tiCfmEgdGearHyb_C) {
            S028211_Switch3 = CoPt_noEgdGearHyb;
         }
         else {
            S028211_Switch3 = UnitDelay3;
         }

         /* TableLookup: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage
            _Entree_HY/F02_20_Taux_conversion_couple/CoPt_rCnvTqHyb_T */
         S028211_CoPt_rCnvTqHyb_T = TraBVx_028_Tab1DS2I4T523(&(S028211_CoPt_rCnvTqHyb_T_map),
          S028211_Switch3, &(DD_S028211_CoP__Hyb_T_lastIndex));

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entr
            ee_HY/F02_08_Changement_Rapport_en_Cours/BasculeRS/Switch
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree_HY/F0
            2_08_Changement_Rapport_en_Cours/BasculeRS/Switch: Omitted comparison with constant. */
         if (X_S028212_UnitDelay1) {
            S028212_Switch = (X_S028212_UnitDelay || (TraBVx_028_Tra_bSIP_in &&
             (!(X_S028215_UnitDelay)))) && (!(TraBVx_028_FRM_bInhCoPtSIP_in));
         }
         else {
            S028212_Switch = 1 /* 1. */;
         }

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entr
            ee_HY/F02_03_Rapport_Cible/Switch2
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree_HY/F0
            2_03_Rapport_Cible/Switch2: Omitted comparison with constant. */
         if (TraBVx_028_FRM_bInhCoPtSIP_in) {
            CoPt_noTarGearHyb = 9 /* 9. */;
         }
         else {
            CoPt_noTarGearHyb = TraBVx_028_Tra_noTarGear_in;
         }
         S028199_Logical_Operator = (X_S028199_UnitDelay != CoPt_noTarGearHyb) ||
          (TraBVx_028_Tra_bSIP_in && (!(X_S028214_UnitDelay)));

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entr
            ee_HY/F02_08_Changement_Rapport_en_Cours/Counter/Counter_Part/Switch1
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree_HY/F0
            2_08_Changement_Rapport_en_Cours/Counter/Counter_Part/Switch1: Omitted comparison with c
            onstant. */
         if (S028199_Logical_Operator && (!(X_S028219_UnitDelay))) {
            S028216_Switch1 = 0 /* 0. */;
         }
         else {
            /* Switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_E
               ntree_HY/F02_08_Changement_Rapport_en_Cours/Counter/Switch2
               
               F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree_HY
               /F02_08_Changement_Rapport_en_Cours/Counter/Switch2: Omitted comparison with constant
               . */
            if (TraBVx_028_Tra_bSIP_in) {
               /* # combined # Sum: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F
                  02_Filtrage_Entree_HY/F02_08_Changement_Rapport_en_Cours/Counter/Sum
                  
                  # combined # MinMax: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_0124
                  0/F02_Filtrage_Entree_HY/F02_08_Changement_Rapport_en_Cours/Counter/DetectSat2/Min
                  Max2
                  
                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
                  _HY/F02_08_Changement_Rapport_en_Cours/Counter/DetectSat2/MinMax2: Signal of the s
                  econd input is always smaller than the first input signal. Only using the second i
                  nput signal.
                  
                  # combined # MinMax: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_0124
                  0/F02_Filtrage_Entree_HY/F02_08_Changement_Rapport_en_Cours/Counter/DetectSat2/Min
                  Max1
                  
                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
                  _HY/F02_08_Changement_Rapport_en_Cours/Counter/DetectSat2/MinMax1: folded operatio
                  n max to constant value 0.01 */
               S028216_Switch1 = (UInt16) (((UInt16) 1 /* 0.01 */) + X_S028213_Unit_Delay);
            }
            else {
               S028216_Switch1 = X_S028213_Unit_Delay;
            }
         }
         S028211_Relational_Operator2 = S028211_CoPt_rCnvTqHyb_T != 0 /* 0. */;

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entr
            ee_HY/F02_20_Taux_conversion_couple/DLowPassFilter_TypeK2/DLowPass_K_Part/Switch
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree_HY/F0
            2_20_Taux_conversion_couple/DLowPassFilter_TypeK2/DLowPass_K_Part/Switch: Omitted compar
            ison with constant. */
         if (S028211_Relational_Operator2 && (!(X_S028223_UnitDelay))) {
            S028228_Switch = (UInt32) (((UInt32) S028211_CoPt_rCnvTqHyb_T) << 7);
         }
         else {
            /* results from
               F00_Superviseur_Synthese/028/Constant7 */
            #if TraBVx_bHybAcv_SC
               UInt32 S028231_Switch /* LSB: 2^-14 OFF:  0 MIN/MAX:  0 .. 262143.999938965 */;
            #endif

 
            /* TraBVx_bHybAcv_SC */

            /* results from
               F00_Superviseur_Synthese/028/Constant7 */
            #if TraBVx_bHybAcv_SC
               UInt8 S028229_MinMax1 /* LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 1.9921875 */;
            #endif

 
            /* TraBVx_bHybAcv_SC */

            /* results from
               F00_Superviseur_Synthese/028/Constant7 */
            #if TraBVx_bHybAcv_SC
               UInt8 Aux_U8;
            #endif

 
            /* TraBVx_bHybAcv_SC */

            Aux_U8 = (UInt8) CoPt_facFilRatCnvTqHyb_C;

            /* MinMax: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_E
               ntree_HY/F02_20_Taux_conversion_couple/DLowPassFilter_TypeK2/DetectSat1/MinMax1 */
            if (Aux_U8) {
               S028229_MinMax1 = Aux_U8;
            }
            else {
               S028229_MinMax1 = 0 /* 0. */;
            }

            /* Switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_E
               ntree_HY/F02_20_Taux_conversion_couple/DLowPassFilter_TypeK2/UnitDly_ExtIni/Switch
               
               F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree_HY
               /F02_20_Taux_conversion_couple/DLowPassFilter_TypeK2/UnitDly_ExtIni/Switch: Omitted c
               omparison with constant. */
            if (X_S028231_Unit_Delay1) {
               S028231_Switch = X_S028231_Unit_Delay2;
            }
            else {
               S028231_Switch = (UInt32) (((UInt32) S028211_CoPt_rCnvTqHyb_T) << 7);
            }

            /* Product: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_
               Entree_HY/F02_20_Taux_conversion_couple/DLowPassFilter_TypeK2/Product1
               
               F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree_HY
               /F02_20_Taux_conversion_couple/DLowPassFilter_TypeK2/Product1: ANSI_F_64MUL_LE32LE32_
               WOPGT32
               
               # combined # Sum: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_
               Filtrage_Entree_HY/F02_20_Taux_conversion_couple/DLowPassFilter_TypeK2/Sum1 */
            F__U64MULU32U32((UInt32) (UInt8) (((UInt8) (-S028229_MinMax1)) + 128), S028231_Switch,
             &(Aux_U32), &(Aux_U32_a));

            /* # combined # Sum: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_
               Filtrage_Entree_HY/F02_20_Taux_conversion_couple/DLowPassFilter_TypeK2/Sum2
               
               # combined # Product: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/
               F02_Filtrage_Entree_HY/F02_20_Taux_conversion_couple/DLowPassFilter_TypeK2/Product2
             */
            S028228_Switch = (((UInt32) S028211_CoPt_rCnvTqHyb_T) * ((UInt32) S028229_MinMax1)) +
             C__U32SHRU64C6_LT32(Aux_U32, Aux_U32_a, 7, 25);
         }

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entr
            ee_HY/F02_20_Taux_conversion_couple/Switch2
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree_HY/F0
            2_20_Taux_conversion_couple/Switch2: Omitted comparison with constant. */
         if (0 == S028211_CoPt_rCnvTqHyb_T) {
            CoPt_rCnvTqHyb = UnitDelay1;
         }
         else {
            /* Switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_E
               ntree_HY/F02_20_Taux_conversion_couple/DLowPassFilter_TypeK2/IniCdn/Switch
               
               F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree_HY
               /F02_20_Taux_conversion_couple/DLowPassFilter_TypeK2/IniCdn/Switch: Omitted compariso
               n with constant. */
            if (X_S028230_UnitDelay) {
               CoPt_rCnvTqHyb = (UInt16) (S028228_Switch >> 7);
            }
            else {
               CoPt_rCnvTqHyb = S028211_CoPt_rCnvTqHyb_T;
            }
         }

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entr
            ee_HY/F02_11_Couple_Embrayage/Switch4
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree_HY/F0
            2_11_Couple_Embrayage/Switch4: Omitted comparison with constant. */
         if (TraBVx_028_FRM_bInhCoPtSIP_in) {
            CoPt_tqMaxCluHyb = 0 /* 0. */;
         }
         else {
            CoPt_tqMaxCluHyb = TraBVx_028_Tra_tqMaxClu_in;
         }

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entr
            ee_HY/F02_11_Couple_Embrayage/Switch2
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree_HY/F0
            2_11_Couple_Embrayage/Switch2: Omitted comparison with constant. */
         if (TraBVx_028_FRM_bInhCoPtSIP_in) {
            CoPt_tqReqCluHyb = 0 /* 0. */;
         }
         else {
            CoPt_tqReqCluHyb = TraBVx_028_Tra_tqReqClu_in;
         }

         /* Multiport switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
            trage_Entree_HY/F02_11_Couple_Embrayage/Multiport Switch1 */
         switch (CoPt_stTqCmpNRegHyb_C) {
            case 0: {
               CoPt_tqGBxLossNRegHyb = 0 /* 0. */;
               break;
            }
            case 1: {
               CoPt_tqGBxLossNRegHyb = CoPt_tqMaxCluHyb;
               break;
            }
            case 2: {
               CoPt_tqGBxLossNRegHyb = CoPt_tqReqCluHyb;
               break;
            }
         }
         CoPt_bAcvSptTakeOffHyb = TraBVx_028_TqSys_stStrtEngTyp_in == 1 /* 1. */;

         /* Multiport switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
            trage_Entree_HY/F02_18_Etat_Rampage/Multiport Switch */
         switch (TraBVx_028_Tra_stCrawl_in) {
            case 0: {
               CoPt_stCrawlHyb = 0 /* 0. */;
               break;
            }
            case 1: {
               CoPt_stCrawlHyb = 1 /* 1. */;
               break;
            }
            case 2: {
               CoPt_stCrawlHyb = 2 /* 2. */;
               break;
            }
            case 3: {
               CoPt_stCrawlHyb = 0 /* 0. */;
               break;
            }
         }

         /* Gain: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
            _HY/F02_16_Etat_Couplage/Gain */
         CoPt_stCplHyb = TraBVx_028_Tra_stCpl_in;

         /* Gain: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
            _HY/F02_15_Etat_Demul/Gain */
         CoPt_stGearRatHyb = TraBVx_028_Tra_stGearRat_in;

         /* F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree_HY/F0
            2_14_Etat_Transmission_Couple/Rescaler */
         CoPt_bTqTxHyb = TraBVx_028_Tra_bTqTx_in;

         /* Multiport switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
            trage_Entree_HY/F02_07_Type_Changement_Rapport/Multiport Switch */
         switch (TraBVx_028_Tra_stGSTyp_in) {
            case 0: {
               CoPt_stGSTypHyb = 1 /* 1. */;
               break;
            }
            case 1: {
               CoPt_stGSTypHyb = 0 /* 0. */;
               break;
            }
            case 2: {
               CoPt_stGSTypHyb = 3 /* 3. */;
               break;
            }
            case 3: {
               CoPt_stGSTypHyb = 5 /* 5. */;
               break;
            }
            case 4: {
               CoPt_stGSTypHyb = 2 /* 2. */;
               break;
            }
            case 5: {
               CoPt_stGSTypHyb = 4 /* 4. */;
               break;
            }
            case 6: {
               CoPt_stGSTypHyb = 5 /* 5. */;
               break;
            }
            case 7: {
               CoPt_stGSTypHyb = 5 /* 5. */;
               break;
            }
         }

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entr
            ee_HY/F02_01_Indice_Sportivite/Switch2
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree_HY/F0
            2_01_Indice_Sportivite/Switch2: Omitted comparison with constant. */
         if (TraBVx_028_FRM_bInhCoPtSIP_in) {
            CoPt_idxPtSptHyb = 1 /* 1. */;
         }
         else {
            /* # combined # TableLookup: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01
               240/F02_Filtrage_Entree_HY/F02_01_Indice_Sportivite/CoPt_idxPtSptHyb_T */
            CoPt_idxPtSptHyb = TraBVx_028_Tab1DS2I4T0(&(S028192_CoPt_idxPtSptHyb_T_map),
             TraBVx_028_Tra_idxPtSpt_in, &(DD_S028192_CoP__Hyb_T_lastIndex));
         }

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entr
            ee_HY/F02_17_Type_Regulation_Regime/Switch1
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree_HY/F0
            2_17_Type_Regulation_Regime/Switch1: Omitted comparison with constant. */
         if (CoPt_idxPtSptHyb < 3) {
            S028208_Switch1 = 12 /* 12. */;
         }
         else {
            S028208_Switch1 = 13 /* 13. */;
         }

         /* Multiport switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
            trage_Entree_HY/F02_17_Type_Regulation_Regime/Multiport Switch5 */
         switch (CoPt_stGSTypHyb) {
            case 0: {
               /* results from
                  F00_Superviseur_Synthese/028/Constant7 */
               #if TraBVx_bHybAcv_SC
                  UInt8 S028208_Multiport_Switch1;
               #endif

 
               /* TraBVx_bHybAcv_SC */

               /* Multiport switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F
                  02_Filtrage_Entree_HY/F02_17_Type_Regulation_Regime/Multiport Switch1 */
               switch (CoPt_idxPtSptHyb) {
                  case 0: {
                     S028208_Multiport_Switch1 = 6 /* 6. */;
                     break;
                  }
                  case 1: {
                     S028208_Multiport_Switch1 = 7 /* 7. */;
                     break;
                  }
                  case 2: {
                     S028208_Multiport_Switch1 = 8 /* 8. */;
                     break;
                  }
                  case 3: {
                     S028208_Multiport_Switch1 = 9 /* 9. */;
                     break;
                  }
                  case 4: {
                     S028208_Multiport_Switch1 = 10 /* 10. */;
                     break;
                  }
                  case 5: {
                     S028208_Multiport_Switch1 = 11 /* 11. */;
                     break;
                  }
               }

               /* F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
                  _HY/F02_17_Type_Regulation_Regime/Multiport Switch5: Omitted upper saturation
                  
                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
                  _HY/F02_17_Type_Regulation_Regime/Multiport Switch5: Omitted lower saturation */
               S028208_Multiport_Switch5 = S028208_Multiport_Switch1;
               break;
            }
            case 1: {
               /* results from
                  F00_Superviseur_Synthese/028/Constant7 */
               #if TraBVx_bHybAcv_SC
                  UInt8 S028208_Multiport_Switch4;
               #endif

 
               /* TraBVx_bHybAcv_SC */

               /* Multiport switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F
                  02_Filtrage_Entree_HY/F02_17_Type_Regulation_Regime/Multiport Switch4 */
               switch (CoPt_idxPtSptHyb) {
                  case 0: {
                     S028208_Multiport_Switch4 = 0 /* 0. */;
                     break;
                  }
                  case 1: {
                     S028208_Multiport_Switch4 = 1 /* 1. */;
                     break;
                  }
                  case 2: {
                     S028208_Multiport_Switch4 = 2 /* 2. */;
                     break;
                  }
                  case 3: {
                     S028208_Multiport_Switch4 = 3 /* 3. */;
                     break;
                  }
                  case 4: {
                     S028208_Multiport_Switch4 = 4 /* 4. */;
                     break;
                  }
                  case 5: {
                     S028208_Multiport_Switch4 = 5 /* 5. */;
                     break;
                  }
               }

               /* F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
                  _HY/F02_17_Type_Regulation_Regime/Multiport Switch5: Omitted upper saturation
                  
                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
                  _HY/F02_17_Type_Regulation_Regime/Multiport Switch5: Omitted lower saturation */
               S028208_Multiport_Switch5 = S028208_Multiport_Switch4;
               break;
            }
            case 2: {
               /* F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
                  _HY/F02_17_Type_Regulation_Regime/Multiport Switch5: Omitted upper saturation
                  
                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
                  _HY/F02_17_Type_Regulation_Regime/Multiport Switch5: Omitted lower saturation */
               S028208_Multiport_Switch5 = S028208_Switch1;
               break;
            }
            case 3: {
               /* F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
                  _HY/F02_17_Type_Regulation_Regime/Multiport Switch5: Omitted upper saturation
                  
                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
                  _HY/F02_17_Type_Regulation_Regime/Multiport Switch5: Omitted lower saturation */
               S028208_Multiport_Switch5 = S028208_Switch1;
               break;
            }
            case 4: {
               /* F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
                  _HY/F02_17_Type_Regulation_Regime/Multiport Switch5: Omitted upper saturation
                  
                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
                  _HY/F02_17_Type_Regulation_Regime/Multiport Switch5: Omitted lower saturation */
               S028208_Multiport_Switch5 = S028208_Switch1;
               break;
            }
            case 5: {
               /* F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
                  _HY/F02_17_Type_Regulation_Regime/Multiport Switch5: Omitted upper saturation
                  
                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
                  _HY/F02_17_Type_Regulation_Regime/Multiport Switch5: Omitted lower saturation */
               S028208_Multiport_Switch5 = S028208_Switch1;
               break;
            }
         }

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entr
            ee_HY/F02_17_Type_Regulation_Regime/Switch3
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree_HY/F0
            2_17_Type_Regulation_Regime/Switch3: Omitted comparison with constant. */
         if (TraBVx_028_Tra_bNRegTyp_in) {
            /* Sum: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entr
               ee_HY/F02_17_Type_Regulation_Regime/Sum
               
               F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree_HY
               /F02_17_Type_Regulation_Regime/Sum: Omitted lower saturation */
            if (S028208_Multiport_Switch5 > 241) {
               CoPt_stNRegTyp_MP = 255;
            }
            else {
               CoPt_stNRegTyp_MP = (UInt8) (S028208_Multiport_Switch5 + 14);
            }
         }
         else {
            CoPt_stNRegTyp_MP = S028208_Multiport_Switch5;
         }

         /* TableLookup: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage
            _Entree_HY/F02_17_Type_Regulation_Regime/CoPt_noTypPIDGainHyb_T */
         CoPt_noTypPIDGainHyb = TraBVx_028_Tab1DS2I4T0(&(S028208_CoPt_n__IDGainHyb_T_map),
          CoPt_stNRegTyp_MP, &(DD_S028208_CoP__Hyb_T_lastIndex));

         /* Gain: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F03_Bouchonnage_HY/
            Gain1
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F03_Bouchonnage_HY/Gain1:
             folded operation multiplication to constant value 0 */
         CoPt_stDragRedHyb = 0 /* 0. */;

         /* Gain: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F03_Bouchonnage_HY/
            Gain24
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F03_Bouchonnage_HY/Gain24
            : folded operation multiplication to constant value 0 */
         CoPt_tqCnvCluHyb = 0 /* 0. */;

         /* Multiport switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
            trage_Entree_HY/F02_13_Position_Levier/Multiport Switch1 */
         switch (TraBVx_028_Ext_posnGBxLev_in) {
            case 0: {
               CoPt_posnLevHyb = 2 /* 2. */;
               break;
            }
            case 1: {
               CoPt_posnLevHyb = 6 /* 6. */;
               break;
            }
            case 2: {
               CoPt_posnLevHyb = 6 /* 6. */;
               break;
            }
            case 3: {
               CoPt_posnLevHyb = 6 /* 6. */;
               break;
            }
            case 4: {
               CoPt_posnLevHyb = 6 /* 6. */;
               break;
            }
            case 5: {
               CoPt_posnLevHyb = 6 /* 6. */;
               break;
            }
            case 6: {
               CoPt_posnLevHyb = 6 /* 6. */;
               break;
            }
            case 7: {
               CoPt_posnLevHyb = 1 /* 1. */;
               break;
            }
            case 8: {
               CoPt_posnLevHyb = 0 /* 0. */;
               break;
            }
            case 9: {
               CoPt_posnLevHyb = 3 /* 3. */;
               break;
            }
            case 10: {
               CoPt_posnLevHyb = 6 /* 6. */;
               break;
            }
            case 11: {
               CoPt_posnLevHyb = 5 /* 5. */;
               break;
            }
            case 12: {
               CoPt_posnLevHyb = 7 /* 7. */;
               break;
            }
            case 13: {
               CoPt_posnLevHyb = 7 /* 7. */;
               break;
            }
         }

         /* Gain: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F03_Bouchonnage_HY/
            Gain23
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F03_Bouchonnage_HY/Gain23
            : folded operation multiplication to constant value 0 */
         CoPt_nTrbHyb = 0 /* 0. */;

         /* Gain: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F03_Bouchonnage_HY/
            Gain22
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F03_Bouchonnage_HY/Gain22
            : folded operation multiplication to constant value 0 */
         CoPt_stCnvCluFilHyb = 0 /* 0. */;

         /* Gain: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F03_Bouchonnage_HY/
            Gain21
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F03_Bouchonnage_HY/Gain21
            : folded operation multiplication to constant value 40 */
         CoPt_tOilGBxHyb = 160 /* 40. */;

         /* Gain: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F03_Bouchonnage_HY/
            Gain20
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F03_Bouchonnage_HY/Gain20
            : folded operation multiplication to constant value 0 */
         CoPt_stGBxModHyb = 0 /* 0. */;

         /* Gain: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
            _HY/F02_12_Regime_Arbre_Primaire/Gain */
         CoPt_nPrimShaftHyb = TraBVx_028_Tra_nPrimShaft_in;
         Aux_U16 = (UInt16) (CoPt_nMinNRegHyb_C << 2);

         /* MinMax: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entr
            ee_HY/F02_10_Regime_Cible/DetectSat/MinMax1 */
         if (TraBVx_028_Tra_nTar_in > Aux_U16) {
            S028220_MinMax1 = TraBVx_028_Tra_nTar_in;
         }
         else {
            S028220_MinMax1 = Aux_U16;
         }
         Aux_U16 = (UInt16) (CoPt_nMaxNRegHyb_C << 2);

         /* MinMax: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entr
            ee_HY/F02_10_Regime_Cible/DetectSat/MinMax2 */
         if (Aux_U16 < S028220_MinMax1) {
            CoPt_nTarHyb = Aux_U16;
         }
         else {
            CoPt_nTarHyb = S028220_MinMax1;
         }

         /* MinMax: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entr
            ee_HY/F02_08_Changement_Rapport_en_Cours/Counter/DetectSat3/MinMax1 */
         if (S028216_Switch1) {
            S028218_MinMax1 = S028216_Switch1;
         }
         else {
            S028218_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entr
            ee_HY/F02_08_Changement_Rapport_en_Cours/Counter/DetectSat3/MinMax2 */
         if (40000 /* 400. */ < S028218_MinMax1) {
            S028218_MinMax2 = 40000 /* 400. */;
         }
         else {
            S028218_MinMax2 = S028218_MinMax1;
         }

         /* Multiport switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Fil
            trage_Entree_HY/F02_08_Changement_Rapport_en_Cours/Multiport Switch1 */
         switch (CoPt_stGSTypHyb) {
            case 0: {
               /* F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
                  _HY/F02_08_Changement_Rapport_en_Cours/Multiport Switch1: Omitted upper saturation
                  
                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
                  _HY/F02_08_Changement_Rapport_en_Cours/Multiport Switch1: Omitted lower saturation
                */
               S028199_Multiport_Switch1 = CoPt_tiMaxIntvDownHyb_C;
               break;
            }
            case 1: {
               /* F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
                  _HY/F02_08_Changement_Rapport_en_Cours/Multiport Switch1: Omitted upper saturation
                  
                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
                  _HY/F02_08_Changement_Rapport_en_Cours/Multiport Switch1: Omitted lower saturation
                */
               S028199_Multiport_Switch1 = CoPt_tiMaxIntvUpHyb_C;
               break;
            }
            case 2: {
               /* F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
                  _HY/F02_08_Changement_Rapport_en_Cours/Multiport Switch1: Omitted upper saturation
                  
                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
                  _HY/F02_08_Changement_Rapport_en_Cours/Multiport Switch1: Omitted lower saturation
                */
               S028199_Multiport_Switch1 = CoPt_tiMaxIntvTakeOffHyb_C;
               break;
            }
            case 3: {
               /* F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
                  _HY/F02_08_Changement_Rapport_en_Cours/Multiport Switch1: Omitted upper saturation
                  
                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
                  _HY/F02_08_Changement_Rapport_en_Cours/Multiport Switch1: Omitted lower saturation
                */
               S028199_Multiport_Switch1 = CoPt_tiMaxIntvLockHyb_C;
               break;
            }
            case 4: {
               /* F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
                  _HY/F02_08_Changement_Rapport_en_Cours/Multiport Switch1: Omitted upper saturation
                  
                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
                  _HY/F02_08_Changement_Rapport_en_Cours/Multiport Switch1: Omitted lower saturation
                */
               S028199_Multiport_Switch1 = CoPt_tiMaxIntvStrtHyb_C;
               break;
            }
            case 5: {
               /* F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
                  _HY/F02_08_Changement_Rapport_en_Cours/Multiport Switch1: Omitted upper saturation
                  
                  F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree
                  _HY/F02_08_Changement_Rapport_en_Cours/Multiport Switch1: Omitted lower saturation
                */
               S028199_Multiport_Switch1 = CoPt_tiMaxIntvDftHyb_C;
               break;
            }
         }
         CoPt_bDftSIPORngHyb = S028218_MinMax2 >= S028199_Multiport_Switch1;

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entr
            ee_HY/F02_08_Changement_Rapport_en_Cours/Switch4
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree_HY/F0
            2_08_Changement_Rapport_en_Cours/Switch4: Omitted comparison with constant. */
         if (S028212_Switch) {
            CoPt_bSIPHyb = TraBVx_028_Tra_bSIP_in && (!(CoPt_bDftSIPORngHyb));
         }
         else {
            CoPt_bSIPHyb = 0 /* 0. */;
         }
         CoPt_bAcvNRegReqHyb = TraBVx_028_Tra_bNRegReq_in && (CoPt_bSIPHyb || (2 /* 2. */ ==
          CoPt_stGSTypHyb));

         /* Gain: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F03_Bouchonnage_HY/
            Gain19
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F03_Bouchonnage_HY/Gain19
            : folded operation multiplication to constant value 2000 */
         CoPt_tqMaxGBxAirHyb = 32000 /* 2000. */;

         /* Gain: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F03_Bouchonnage_HY/
            Gain18
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F03_Bouchonnage_HY/Gain18
            : folded operation multiplication to constant value 2000 */
         CoPt_tqMaxGBx_nRegHyb = 32000 /* 2000. */;

         /* Gain: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F03_Bouchonnage_HY/
            Gain17
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F03_Bouchonnage_HY/Gain17
            : folded operation multiplication to constant value 0 */
         CoPt_tqAirReqGBxHyb = 0 /* 0. */;

         /* Gain: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F03_Bouchonnage_HY/
            Gain16
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F03_Bouchonnage_HY/Gain16
            : folded operation multiplication to constant value 2000 */
         CoPt_tqAirMaxGBxHyb = 32000 /* 2000. */;

         /* Gain: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F03_Bouchonnage_HY/
            Gain15
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F03_Bouchonnage_HY/Gain15
            : folded operation multiplication to constant value 0 */
         CoPt_tqReqGBxHyb = 0 /* 0. */;

         /* Gain: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F03_Bouchonnage_HY/
            Gain14
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F03_Bouchonnage_HY/Gain14
            : folded operation multiplication to constant value 2000 */
         CoPt_tqMaxGBxHyb = 32000 /* 2000. */;

         /* F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree_HY/F0
            2_08_Changement_Rapport_en_Cours/Rescaler1 */
         CoPt_bPrepSIPHyb = CoPt_bSIPHyb;

         /* update of variable(s) associated with F00_Superviseur_Synthese/028/Subsystem_1240/F01_01
            460_10_01240/F02_Filtrage_Entree_HY/F02_08_Changement_Rapport_en_Cours/Constant2 */
         IF_S028199_Constant2 = CoPt_bDiagAcvSIPORngHyb;

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entr
            ee_HY/F02_06_Phase_Changement_Rapport/Switch
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree_HY/F0
            2_06_Phase_Changement_Rapport/Switch: Omitted comparison with constant. */
         if (TraBVx_028_FRM_bInhCoPtSIP_in) {
            CoPt_stPhaGSHyb = 2 /* 2. */;
         }
         else {
            /* results from
               F00_Superviseur_Synthese/028/Constant7 */
            #if TraBVx_bHybAcv_SC
               UInt8 S028197_Multiport_Switch;
            #endif

 
            /* TraBVx_bHybAcv_SC */

            /* Multiport switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_
               Filtrage_Entree_HY/F02_06_Phase_Changement_Rapport/Multiport Switch */
            switch (TraBVx_028_Tra_stPhaGearShift_in) {
               case 0: {
                  S028197_Multiport_Switch = 1 /* 1. */;
                  break;
               }
               case 1: {
                  S028197_Multiport_Switch = 0 /* 0. */;
                  break;
               }
               case 2: {
                  S028197_Multiport_Switch = 2 /* 2. */;
                  break;
               }
               case 3: {
                  S028197_Multiport_Switch = 2 /* 2. */;
                  break;
               }
            }
            CoPt_stPhaGSHyb = S028197_Multiport_Switch;
         }

         /* Switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entr
            ee_HY/F02_04_Etat_Embrayage/Switch
            
            F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree_HY/F0
            2_04_Etat_Embrayage/Switch: Omitted comparison with constant. */
         if (TraBVx_028_FRM_bInhCoPtSIP_in) {
            CoPt_stCluHyb = 0 /* 0. */;
         }
         else {
            /* results from
               F00_Superviseur_Synthese/028/Constant7 */
            #if TraBVx_bHybAcv_SC
               UInt8 S028195_Multiport_Switch;
            #endif

 
            /* TraBVx_bHybAcv_SC */

            /* Multiport switch: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_
               Filtrage_Entree_HY/F02_04_Etat_Embrayage/Multiport Switch */
            switch (TraBVx_028_Tra_stClu_in) {
               case 0: {
                  S028195_Multiport_Switch = 1 /* 1. */;
                  break;
               }
               case 1: {
                  S028195_Multiport_Switch = 0 /* 0. */;
                  break;
               }
               case 2: {
                  S028195_Multiport_Switch = 3 /* 3. */;
                  break;
               }
               case 3: {
                  S028195_Multiport_Switch = 2 /* 2. */;
                  break;
               }
            }
            CoPt_stCluHyb = S028195_Multiport_Switch;
         }

         /* F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_Entree_HY/F0
            2_02_Figeage_Clim/Rescaler */
         CoPt_bFrzACHyb = TraBVx_028_Tra_bFrzAC_in;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_
            Entree_HY/F02_20_Taux_conversion_couple/UnitDelay2 */
         UnitDelay2 = CoPt_noEgdGearHyb;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_
            Entree_HY/F02_20_Taux_conversion_couple/Counter/rising_edge/UnitDelay */
         X_S028227_UnitDelay = S028211_Relational_Operator4;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_
            Entree_HY/F02_20_Taux_conversion_couple/Counter/Unit Delay */
         X_S028221_Unit_Delay = S028226_MinMax2;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_
            Entree_HY/F02_20_Taux_conversion_couple/UnitDelay3 */
         UnitDelay3 = S028211_Switch3;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_
            Entree_HY/F02_08_Changement_Rapport_en_Cours/BasculeRS/UnitDelay1 */
         X_S028212_UnitDelay1 = 1 /* 1. */;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_
            Entree_HY/F02_08_Changement_Rapport_en_Cours/BasculeRS/UnitDelay */
         X_S028212_UnitDelay = S028212_Switch;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_
            Entree_HY/F02_08_Changement_Rapport_en_Cours/rising_edge1/UnitDelay */
         X_S028215_UnitDelay = TraBVx_028_Tra_bSIP_in;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_
            Entree_HY/F02_08_Changement_Rapport_en_Cours/UnitDelay */
         X_S028199_UnitDelay = CoPt_noTarGearHyb;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_
            Entree_HY/F02_08_Changement_Rapport_en_Cours/rising_edge/UnitDelay */
         X_S028214_UnitDelay = TraBVx_028_Tra_bSIP_in;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_
            Entree_HY/F02_08_Changement_Rapport_en_Cours/Counter/rising_edge/UnitDelay */
         X_S028219_UnitDelay = S028199_Logical_Operator;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_
            Entree_HY/F02_08_Changement_Rapport_en_Cours/Counter/Unit Delay */
         X_S028213_Unit_Delay = S028218_MinMax2;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_
            Entree_HY/F02_20_Taux_conversion_couple/rising_edge1/UnitDelay */
         X_S028223_UnitDelay = S028211_Relational_Operator2;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_
            Entree_HY/F02_20_Taux_conversion_couple/DLowPassFilter_TypeK2/UnitDly_ExtIni/Unit Delay1
          */
         X_S028231_Unit_Delay1 = 1 /* 1. */;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_
            Entree_HY/F02_20_Taux_conversion_couple/DLowPassFilter_TypeK2/UnitDly_ExtIni/Unit Delay2
          */
         X_S028231_Unit_Delay2 = S028228_Switch;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_
            Entree_HY/F02_20_Taux_conversion_couple/UnitDelay1 */
         UnitDelay1 = CoPt_rCnvTqHyb;

         /* Unit delay: F00_Superviseur_Synthese/028/Subsystem_1240/F01_01460_10_01240/F02_Filtrage_
            Entree_HY/F02_20_Taux_conversion_couple/DLowPassFilter_TypeK2/IniCdn/UnitDelay */
         X_S028230_UnitDelay = 1 /* 1. */;
      }
   #endif

 
   /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F02_Synthese_Flux_BV/MultiCo
      nfSwitch3/Multiport Switch */
   switch (TraBVx_028_TqSys_stTypPwtCf_in) {
      case 0: {
         /* SLLocal: Default storage class for local variables | Width: 8 */
         Boolean S028141_Multiport_Switch[12];

         /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F02_Synthese_Flux_BV/M
            ultiConfSwitch2/Multiport Switch */
         switch (TraBVx_028_Ext_stTraTypCf_in) {
            case 0: {
               for (Aux_I32 = 0; Aux_I32 <= 11; (Aux_I32)++)
               {
                  S028141_Multiport_Switch[Aux_I32] = 0 /* 0. */;
               }
               break;
            }
            case 1: {
               S028141_Multiport_Switch[0] = CoPt_bFrzACAT;
               S028141_Multiport_Switch[1] = CoPt_bSIPAT;
               S028141_Multiport_Switch[2] = CoPt_bDftSIPORngAT;
               S028141_Multiport_Switch[3] = CoPt_bDiagAcvSIPORngAT;
               S028141_Multiport_Switch[4] = CoPt_bPrepSIPAT;
               S028141_Multiport_Switch[5] = CoPt_bAcvNRegReqAT;
               S028141_Multiport_Switch[6] = CoPt_bTqTxAT;
               S028141_Multiport_Switch[7] = CoPt_bAcvSptTakeOffAT;
               S028141_Multiport_Switch[8] = 0 /* 0. */;
               S028141_Multiport_Switch[9] = 0 /* 0. */;
               S028141_Multiport_Switch[10] = 0 /* 0. */;
               S028141_Multiport_Switch[11] = 0 /* 0. */;
               break;
            }
            case 2: {
               for (Aux_I32 = 0; Aux_I32 <= 11; (Aux_I32)++)
               {
                  S028141_Multiport_Switch[Aux_I32] = 0 /* 0. */;
               }
               break;
            }
            case 3: {
               S028141_Multiport_Switch[0] = CoPt_bFrzACDCT;
               S028141_Multiport_Switch[1] = CoPt_bSIPDCT;
               S028141_Multiport_Switch[2] = IF_S028242_Constant;
               S028141_Multiport_Switch[3] = IF_S028242_Constant2;
               S028141_Multiport_Switch[4] = CoPt_bSIPDCT;
               S028141_Multiport_Switch[5] = CoPt_bAcvNRegReqDCT;
               S028141_Multiport_Switch[6] = CoPt_bTqTxDCT;
               S028141_Multiport_Switch[7] = CoPt_bAcvSptTakeOffDCT;
               S028141_Multiport_Switch[8] = CoPt_bAcvTqNCordDCT;
               S028141_Multiport_Switch[9] = CoPt_bEngCrawlAuthDCT;
               S028141_Multiport_Switch[10] = CoPt_bSpdVehLoDetDCT;
               S028141_Multiport_Switch[11] = CoPt_bInhACDCT;
               break;
            }
            case 4: {
               S028141_Multiport_Switch[0] = CoPt_bFrzACAMT;
               S028141_Multiport_Switch[1] = CoPt_bSIPAMT;
               S028141_Multiport_Switch[2] = CoPt_bDftSIPORngAMT;
               S028141_Multiport_Switch[3] = CoPt_bDiagAcvSIPORngAMT;
               S028141_Multiport_Switch[4] = CoPt_bPrepSIPAMT;
               S028141_Multiport_Switch[5] = CoPt_bAcvNRegReqAMT;
               S028141_Multiport_Switch[6] = CoPt_bTqTxAMT;
               S028141_Multiport_Switch[7] = CoPt_bAcvSptTakeOffAMT;
               S028141_Multiport_Switch[8] = 0 /* 0. */;
               S028141_Multiport_Switch[9] = 0 /* 0. */;
               S028141_Multiport_Switch[10] = 0 /* 0. */;
               S028141_Multiport_Switch[11] = 0 /* 0. */;
               break;
            }
            case 5: {
               S028141_Multiport_Switch[0] = CoPt_bFrzACAMT;
               S028141_Multiport_Switch[1] = CoPt_bSIPAMT;
               S028141_Multiport_Switch[2] = CoPt_bDftSIPORngAMT;
               S028141_Multiport_Switch[3] = CoPt_bDiagAcvSIPORngAMT;
               S028141_Multiport_Switch[4] = CoPt_bPrepSIPAMT;
               S028141_Multiport_Switch[5] = CoPt_bAcvNRegReqAMT;
               S028141_Multiport_Switch[6] = CoPt_bTqTxAMT;
               S028141_Multiport_Switch[7] = CoPt_bAcvSptTakeOffAMT;
               S028141_Multiport_Switch[8] = 0 /* 0. */;
               S028141_Multiport_Switch[9] = 0 /* 0. */;
               S028141_Multiport_Switch[10] = 0 /* 0. */;
               S028141_Multiport_Switch[11] = 0 /* 0. */;
               break;
            }
            case 6: {
               for (Aux_I32 = 0; Aux_I32 <= 11; (Aux_I32)++)
               {
                  S028141_Multiport_Switch[Aux_I32] = 0 /* 0. */;
               }
               break;
            }
            case 7: {
               S028141_Multiport_Switch[0] = CoPt_bFrzACMT;
               S028141_Multiport_Switch[1] = CoPt_bSIPMT;
               S028141_Multiport_Switch[2] = CoPt_bDftSIPORngMT;
               S028141_Multiport_Switch[3] = CoPt_bDiagAcvSIPORngMT;
               S028141_Multiport_Switch[4] = CoPt_bPrepSIPMT;
               S028141_Multiport_Switch[5] = CoPt_bAcvNRegReqMT;
               S028141_Multiport_Switch[6] = CoPt_bTqTxMT;
               S028141_Multiport_Switch[7] = CoPt_bAcvSptTakeOffMT;
               S028141_Multiport_Switch[8] = 0 /* 0. */;
               S028141_Multiport_Switch[9] = 0 /* 0. */;
               S028141_Multiport_Switch[10] = 0 /* 0. */;
               S028141_Multiport_Switch[11] = 0 /* 0. */;
               break;
            }
         }
         for (Aux_I32 = 0; Aux_I32 <= 11; (Aux_I32)++)
         {
            S028142_Multiport_Switch[Aux_I32] = S028141_Multiport_Switch[Aux_I32];
         }
         break;
      }
      case 1: {
         /* SLLocal: Default storage class for local variables | Width: 8 */
         Boolean S028145_Multiport_Switch[12];

         /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F02_Synthese_Flux_BV/M
            ultiConfSwitch6/Multiport Switch */
         switch (TraBVx_028_Ext_stTraTypCf_in) {
            case 0: {
               for (Aux_I32 = 0; Aux_I32 <= 11; (Aux_I32)++)
               {
                  S028145_Multiport_Switch[Aux_I32] = 0 /* 0. */;
               }
               break;
            }
            case 1: {
               S028145_Multiport_Switch[0] = CoPt_bFrzACAT;
               S028145_Multiport_Switch[1] = CoPt_bSIPAT;
               S028145_Multiport_Switch[2] = CoPt_bDftSIPORngAT;
               S028145_Multiport_Switch[3] = CoPt_bDiagAcvSIPORngAT;
               S028145_Multiport_Switch[4] = CoPt_bPrepSIPAT;
               S028145_Multiport_Switch[5] = CoPt_bAcvNRegReqAT;
               S028145_Multiport_Switch[6] = CoPt_bTqTxAT;
               S028145_Multiport_Switch[7] = CoPt_bAcvSptTakeOffAT;
               S028145_Multiport_Switch[8] = 0 /* 0. */;
               S028145_Multiport_Switch[9] = 0 /* 0. */;
               S028145_Multiport_Switch[10] = 0 /* 0. */;
               S028145_Multiport_Switch[11] = 0 /* 0. */;
               break;
            }
            case 2: {
               for (Aux_I32 = 0; Aux_I32 <= 11; (Aux_I32)++)
               {
                  S028145_Multiport_Switch[Aux_I32] = 0 /* 0. */;
               }
               break;
            }
            case 3: {
               for (Aux_I32 = 0; Aux_I32 <= 11; (Aux_I32)++)
               {
                  S028145_Multiport_Switch[Aux_I32] = 0 /* 0. */;
               }
               break;
            }
            case 4: {
               S028145_Multiport_Switch[0] = CoPt_bFrzACHyb;
               S028145_Multiport_Switch[1] = CoPt_bSIPHyb;
               S028145_Multiport_Switch[2] = CoPt_bDftSIPORngHyb;
               S028145_Multiport_Switch[3] = IF_S028199_Constant2;
               S028145_Multiport_Switch[4] = CoPt_bPrepSIPHyb;
               S028145_Multiport_Switch[5] = CoPt_bAcvNRegReqHyb;
               S028145_Multiport_Switch[6] = CoPt_bTqTxHyb;
               S028145_Multiport_Switch[7] = CoPt_bAcvSptTakeOffHyb;
               S028145_Multiport_Switch[8] = 0 /* 0. */;
               S028145_Multiport_Switch[9] = 0 /* 0. */;
               S028145_Multiport_Switch[10] = 0 /* 0. */;
               S028145_Multiport_Switch[11] = 0 /* 0. */;
               break;
            }
            case 5: {
               S028145_Multiport_Switch[0] = CoPt_bFrzACHyb;
               S028145_Multiport_Switch[1] = CoPt_bSIPHyb;
               S028145_Multiport_Switch[2] = CoPt_bDftSIPORngHyb;
               S028145_Multiport_Switch[3] = IF_S028199_Constant2;
               S028145_Multiport_Switch[4] = CoPt_bPrepSIPHyb;
               S028145_Multiport_Switch[5] = CoPt_bAcvNRegReqHyb;
               S028145_Multiport_Switch[6] = CoPt_bTqTxHyb;
               S028145_Multiport_Switch[7] = CoPt_bAcvSptTakeOffHyb;
               S028145_Multiport_Switch[8] = 0 /* 0. */;
               S028145_Multiport_Switch[9] = 0 /* 0. */;
               S028145_Multiport_Switch[10] = 0 /* 0. */;
               S028145_Multiport_Switch[11] = 0 /* 0. */;
               break;
            }
            case 6: {
               for (Aux_I32 = 0; Aux_I32 <= 11; (Aux_I32)++)
               {
                  S028145_Multiport_Switch[Aux_I32] = 0 /* 0. */;
               }
               break;
            }
            case 7: {
               for (Aux_I32 = 0; Aux_I32 <= 11; (Aux_I32)++)
               {
                  S028145_Multiport_Switch[Aux_I32] = 0 /* 0. */;
               }
               break;
            }
         }
         for (Aux_I32 = 0; Aux_I32 <= 11; (Aux_I32)++)
         {
            S028142_Multiport_Switch[Aux_I32] = S028145_Multiport_Switch[Aux_I32];
         }
         break;
      }
      case 2: {
         for (Aux_I32 = 0; Aux_I32 <= 11; (Aux_I32)++)
         {
            S028142_Multiport_Switch[Aux_I32] = 0 /* 0. */;
         }
         break;
      }
   }

   /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F02_Synthese_Flux_BV/MultiCo
      nfSwitch5/Multiport Switch */
   switch (TraBVx_028_TqSys_stTypPwtCf_in) {
      case 0: {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 S028143_Multiport_Switch[17] /* different scalings */;

         /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F02_Synthese_Flux_BV/M
            ultiConfSwitch4/Multiport Switch */
         switch (TraBVx_028_Ext_stTraTypCf_in) {
            case 0: {
               for (Aux_I32 = 0; Aux_I32 <= 5; (Aux_I32)++)
               {
                  S028143_Multiport_Switch[Aux_I32] = 0 /* 0. */;
               }
               S028143_Multiport_Switch[6] = 0 /* 0. */;
               S028143_Multiport_Switch[7] = 0 /* 0. */;
               S028143_Multiport_Switch[8] = 0 /* 0. */;
               S028143_Multiport_Switch[9] = 0 /* 0. */;
               S028143_Multiport_Switch[10] = 0 /* 0. */;
               S028143_Multiport_Switch[11] = 0 /* 0. */;
               S028143_Multiport_Switch[12] = 0 /* 0. */;
               S028143_Multiport_Switch[13] = 0 /* 0. */;
               S028143_Multiport_Switch[14] = 0 /* 0. */;
               S028143_Multiport_Switch[15] = 0 /* 0. */;
               S028143_Multiport_Switch[16] = 0 /* 0. */;
               break;
            }
            case 1: {
               S028143_Multiport_Switch[0] = CoPt_tqMaxGBxAT;
               S028143_Multiport_Switch[1] = CoPt_tqReqGBxAT;
               S028143_Multiport_Switch[2] = CoPt_tqAirMaxGBxAT;
               S028143_Multiport_Switch[3] = CoPt_tqAirReqGBxAT;
               S028143_Multiport_Switch[4] = CoPt_tqMaxGBx_nRegAT;
               S028143_Multiport_Switch[5] = CoPt_tqMaxGBxAirAT;
               S028143_Multiport_Switch[6] = (SInt16) CoPt_nTarAT;
               S028143_Multiport_Switch[7] = CoPt_tqMaxCluAT;
               S028143_Multiport_Switch[8] = CoPt_tqReqCluAT;
               S028143_Multiport_Switch[9] = (SInt16) (CoPt_nPrimShaftAT << 2);
               S028143_Multiport_Switch[10] = CoPt_tOilGBxAT;
               S028143_Multiport_Switch[11] = (SInt16) CoPt_nTrbAT;
               S028143_Multiport_Switch[12] = CoPt_tqCnvCluAT;
               S028143_Multiport_Switch[13] = CoPt_tqGBxLossNRegAT;
               S028143_Multiport_Switch[14] = (SInt16) (CoPt_rCnvTqAT << 3);
               S028143_Multiport_Switch[15] = 0 /* 0. */;
               S028143_Multiport_Switch[16] = 0 /* 0. */;
               break;
            }
            case 2: {
               for (Aux_I32 = 0; Aux_I32 <= 5; (Aux_I32)++)
               {
                  S028143_Multiport_Switch[Aux_I32] = 0 /* 0. */;
               }
               S028143_Multiport_Switch[6] = 0 /* 0. */;
               S028143_Multiport_Switch[7] = 0 /* 0. */;
               S028143_Multiport_Switch[8] = 0 /* 0. */;
               S028143_Multiport_Switch[9] = 0 /* 0. */;
               S028143_Multiport_Switch[10] = 0 /* 0. */;
               S028143_Multiport_Switch[11] = 0 /* 0. */;
               S028143_Multiport_Switch[12] = 0 /* 0. */;
               S028143_Multiport_Switch[13] = 0 /* 0. */;
               S028143_Multiport_Switch[14] = 0 /* 0. */;
               S028143_Multiport_Switch[15] = 0 /* 0. */;
               S028143_Multiport_Switch[16] = 0 /* 0. */;
               break;
            }
            case 3: {
               S028143_Multiport_Switch[0] = CoPt_tqMaxGBxDCT;
               S028143_Multiport_Switch[1] = CoPt_tqReqGBxDCT;
               S028143_Multiport_Switch[2] = CoPt_tqMaxGBxDCT;
               S028143_Multiport_Switch[3] = CoPt_tqAirReqGBxDCT;
               S028143_Multiport_Switch[4] = CoPt_tqMaxGBx_nRegDCT;
               S028143_Multiport_Switch[5] = CoPt_tqMaxGBxDCT;
               S028143_Multiport_Switch[6] = (SInt16) CoPt_nTarDCT;
               S028143_Multiport_Switch[7] = CoPt_tqMaxCluDCT;
               S028143_Multiport_Switch[8] = CoPt_tqReqCluDCT;
               S028143_Multiport_Switch[9] = (SInt16) CoPt_nPrimShaftDCT;
               S028143_Multiport_Switch[10] = CoPt_tOilGBxDCT;
               S028143_Multiport_Switch[11] = (SInt16) (IF_S028234_Constant5 << 2);
               S028143_Multiport_Switch[12] = (SInt16) (((UInt16) IF_S028234_Constant10) << 4);
               S028143_Multiport_Switch[13] = CoPt_tqGBxLossNRegDCT;
               S028143_Multiport_Switch[14] = (SInt16) (CoPt_rCnvTqDCT >> 1);
               S028143_Multiport_Switch[15] = (SInt16) CoPt_nPrimShaftTarDCT;
               S028143_Multiport_Switch[16] = CoPt_tqFfNRegDCT;
               break;
            }
            case 4: {
               S028143_Multiport_Switch[0] = CoPt_tqMaxGBxAMT;
               S028143_Multiport_Switch[1] = CoPt_TqReqGBxAMT;
               S028143_Multiport_Switch[2] = CoPt_tqAirMaxGBxAMT;
               S028143_Multiport_Switch[3] = CoPt_tqAirReqGBxAMT;
               S028143_Multiport_Switch[4] = CoPt_tqMaxGBx_nRegAMT;
               S028143_Multiport_Switch[5] = CoPt_tqMaxGBxAirAMT;
               S028143_Multiport_Switch[6] = (SInt16) CoPt_nTarAMT;
               S028143_Multiport_Switch[7] = CoPt_tqMaxCluAMT;
               S028143_Multiport_Switch[8] = CoPt_tqReqCluAMT;
               S028143_Multiport_Switch[9] = (SInt16) CoPt_nPrimShaftAMT;
               S028143_Multiport_Switch[10] = CoPt_tOilGBxAMT;
               S028143_Multiport_Switch[11] = (SInt16) CoPt_nTrbAMT;
               S028143_Multiport_Switch[12] = CoPt_tqCnvCluAMT;
               S028143_Multiport_Switch[13] = CoPt_tqGBxLossNRegAMT;
               S028143_Multiport_Switch[14] = (SInt16) (CoPt_rCnvTqAMT << 3);
               S028143_Multiport_Switch[15] = 0 /* 0. */;
               S028143_Multiport_Switch[16] = 0 /* 0. */;
               break;
            }
            case 5: {
               S028143_Multiport_Switch[0] = CoPt_tqMaxGBxAMT;
               S028143_Multiport_Switch[1] = CoPt_TqReqGBxAMT;
               S028143_Multiport_Switch[2] = CoPt_tqAirMaxGBxAMT;
               S028143_Multiport_Switch[3] = CoPt_tqAirReqGBxAMT;
               S028143_Multiport_Switch[4] = CoPt_tqMaxGBx_nRegAMT;
               S028143_Multiport_Switch[5] = CoPt_tqMaxGBxAirAMT;
               S028143_Multiport_Switch[6] = (SInt16) CoPt_nTarAMT;
               S028143_Multiport_Switch[7] = CoPt_tqMaxCluAMT;
               S028143_Multiport_Switch[8] = CoPt_tqReqCluAMT;
               S028143_Multiport_Switch[9] = (SInt16) CoPt_nPrimShaftAMT;
               S028143_Multiport_Switch[10] = CoPt_tOilGBxAMT;
               S028143_Multiport_Switch[11] = (SInt16) CoPt_nTrbAMT;
               S028143_Multiport_Switch[12] = CoPt_tqCnvCluAMT;
               S028143_Multiport_Switch[13] = CoPt_tqGBxLossNRegAMT;
               S028143_Multiport_Switch[14] = (SInt16) (CoPt_rCnvTqAMT << 3);
               S028143_Multiport_Switch[15] = 0 /* 0. */;
               S028143_Multiport_Switch[16] = 0 /* 0. */;
               break;
            }
            case 6: {
               for (Aux_I32 = 0; Aux_I32 <= 5; (Aux_I32)++)
               {
                  S028143_Multiport_Switch[Aux_I32] = 0 /* 0. */;
               }
               S028143_Multiport_Switch[6] = 0 /* 0. */;
               S028143_Multiport_Switch[7] = 0 /* 0. */;
               S028143_Multiport_Switch[8] = 0 /* 0. */;
               S028143_Multiport_Switch[9] = 0 /* 0. */;
               S028143_Multiport_Switch[10] = 0 /* 0. */;
               S028143_Multiport_Switch[11] = 0 /* 0. */;
               S028143_Multiport_Switch[12] = 0 /* 0. */;
               S028143_Multiport_Switch[13] = 0 /* 0. */;
               S028143_Multiport_Switch[14] = 0 /* 0. */;
               S028143_Multiport_Switch[15] = 0 /* 0. */;
               S028143_Multiport_Switch[16] = 0 /* 0. */;
               break;
            }
            case 7: {
               S028143_Multiport_Switch[0] = CoPt_tqMaxGBxMT;
               S028143_Multiport_Switch[1] = CoPt_tqReqGBxMT;
               S028143_Multiport_Switch[2] = CoPt_tqAirMaxGBxMT;
               S028143_Multiport_Switch[3] = CoPt_tqAirReqGBxMT;
               S028143_Multiport_Switch[4] = CoPt_tqMaxGBx_nRegMT;
               S028143_Multiport_Switch[5] = CoPt_tqMaxGBxAirMT;
               S028143_Multiport_Switch[6] = (SInt16) CoPt_nTarMT;
               S028143_Multiport_Switch[7] = CoPt_tqMaxCluMT;
               S028143_Multiport_Switch[8] = CoPt_tqReqCluMT;
               S028143_Multiport_Switch[9] = (SInt16) (CoPt_nPrimShaftMT << 2);
               S028143_Multiport_Switch[10] = CoPt_tOilGBxMT;
               S028143_Multiport_Switch[11] = (SInt16) CoPt_nTrbMT;
               S028143_Multiport_Switch[12] = CoPt_tqCnvCluMT;
               S028143_Multiport_Switch[13] = CoPt_tqGBxLossNRegMT;
               S028143_Multiport_Switch[14] = (SInt16) (CoPt_rCnvTqMT << 3);
               S028143_Multiport_Switch[15] = 0 /* 0. */;
               S028143_Multiport_Switch[16] = 0 /* 0. */;
               break;
            }
         }
         for (Aux_I32 = 0; Aux_I32 <= 5; (Aux_I32)++)
         {
            S028144_Multiport_Switch[Aux_I32] = S028143_Multiport_Switch[Aux_I32];
         }
         S028144_Multiport_Switch[6] = S028143_Multiport_Switch[6];
         S028144_Multiport_Switch[7] = S028143_Multiport_Switch[7];
         S028144_Multiport_Switch[8] = S028143_Multiport_Switch[8];
         S028144_Multiport_Switch[9] = S028143_Multiport_Switch[9];
         S028144_Multiport_Switch[10] = S028143_Multiport_Switch[10];
         S028144_Multiport_Switch[11] = S028143_Multiport_Switch[11];
         S028144_Multiport_Switch[12] = S028143_Multiport_Switch[12];

         /* # combined # F00_Superviseur_Synthese/028/F01_01460_10_01241/F02_Synthese_Flux_BV/Rescal
            er3 */
         CoPt_tqGBxLossNReg_irv_MP = S028143_Multiport_Switch[13];
         S028144_Multiport_Switch[14] = S028143_Multiport_Switch[14];
         S028144_Multiport_Switch[15] = S028143_Multiport_Switch[15];
         S028144_Multiport_Switch[16] = S028143_Multiport_Switch[16];
         break;
      }
      case 1: {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 S028147_Multiport_Switch[17] /* different scalings */;

         /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F02_Synthese_Flux_BV/M
            ultiConfSwitch8/Multiport Switch */
         switch (TraBVx_028_Ext_stTraTypCf_in) {
            case 0: {
               for (Aux_I32 = 0; Aux_I32 <= 5; (Aux_I32)++)
               {
                  S028147_Multiport_Switch[Aux_I32] = 0 /* 0. */;
               }
               S028147_Multiport_Switch[6] = 0 /* 0. */;
               S028147_Multiport_Switch[7] = 0 /* 0. */;
               S028147_Multiport_Switch[8] = 0 /* 0. */;
               S028147_Multiport_Switch[9] = 0 /* 0. */;
               S028147_Multiport_Switch[10] = 0 /* 0. */;
               S028147_Multiport_Switch[11] = 0 /* 0. */;
               S028147_Multiport_Switch[12] = 0 /* 0. */;
               S028147_Multiport_Switch[13] = 0 /* 0. */;
               S028147_Multiport_Switch[14] = 0 /* 0. */;
               S028147_Multiport_Switch[15] = 0 /* 0. */;
               S028147_Multiport_Switch[16] = 0 /* 0. */;
               break;
            }
            case 1: {
               S028147_Multiport_Switch[0] = CoPt_tqMaxGBxAT;
               S028147_Multiport_Switch[1] = CoPt_tqReqGBxAT;
               S028147_Multiport_Switch[2] = CoPt_tqAirMaxGBxAT;
               S028147_Multiport_Switch[3] = CoPt_tqAirReqGBxAT;
               S028147_Multiport_Switch[4] = CoPt_tqMaxGBx_nRegAT;
               S028147_Multiport_Switch[5] = CoPt_tqMaxGBxAirAT;
               S028147_Multiport_Switch[6] = (SInt16) CoPt_nTarAT;
               S028147_Multiport_Switch[7] = CoPt_tqMaxCluAT;
               S028147_Multiport_Switch[8] = CoPt_tqReqCluAT;
               S028147_Multiport_Switch[9] = (SInt16) (CoPt_nPrimShaftAT << 2);
               S028147_Multiport_Switch[10] = CoPt_tOilGBxAT;
               S028147_Multiport_Switch[11] = (SInt16) CoPt_nTrbAT;
               S028147_Multiport_Switch[12] = CoPt_tqCnvCluAT;
               S028147_Multiport_Switch[13] = CoPt_tqGBxLossNRegAT;
               S028147_Multiport_Switch[14] = (SInt16) (CoPt_rCnvTqAT << 3);
               S028147_Multiport_Switch[15] = 0 /* 0. */;
               S028147_Multiport_Switch[16] = 0 /* 0. */;
               break;
            }
            case 2: {
               for (Aux_I32 = 0; Aux_I32 <= 5; (Aux_I32)++)
               {
                  S028147_Multiport_Switch[Aux_I32] = 0 /* 0. */;
               }
               S028147_Multiport_Switch[6] = 0 /* 0. */;
               S028147_Multiport_Switch[7] = 0 /* 0. */;
               S028147_Multiport_Switch[8] = 0 /* 0. */;
               S028147_Multiport_Switch[9] = 0 /* 0. */;
               S028147_Multiport_Switch[10] = 0 /* 0. */;
               S028147_Multiport_Switch[11] = 0 /* 0. */;
               S028147_Multiport_Switch[12] = 0 /* 0. */;
               S028147_Multiport_Switch[13] = 0 /* 0. */;
               S028147_Multiport_Switch[14] = 0 /* 0. */;
               S028147_Multiport_Switch[15] = 0 /* 0. */;
               S028147_Multiport_Switch[16] = 0 /* 0. */;
               break;
            }
            case 3: {
               for (Aux_I32 = 0; Aux_I32 <= 5; (Aux_I32)++)
               {
                  S028147_Multiport_Switch[Aux_I32] = 0 /* 0. */;
               }
               S028147_Multiport_Switch[6] = 0 /* 0. */;
               S028147_Multiport_Switch[7] = 0 /* 0. */;
               S028147_Multiport_Switch[8] = 0 /* 0. */;
               S028147_Multiport_Switch[9] = 0 /* 0. */;
               S028147_Multiport_Switch[10] = 0 /* 0. */;
               S028147_Multiport_Switch[11] = 0 /* 0. */;
               S028147_Multiport_Switch[12] = 0 /* 0. */;
               S028147_Multiport_Switch[13] = 0 /* 0. */;
               S028147_Multiport_Switch[14] = 0 /* 0. */;
               S028147_Multiport_Switch[15] = 0 /* 0. */;
               S028147_Multiport_Switch[16] = 0 /* 0. */;
               break;
            }
            case 4: {
               S028147_Multiport_Switch[0] = CoPt_tqMaxGBxHyb;
               S028147_Multiport_Switch[1] = CoPt_tqReqGBxHyb;
               S028147_Multiport_Switch[2] = CoPt_tqAirMaxGBxHyb;
               S028147_Multiport_Switch[3] = CoPt_tqAirReqGBxHyb;
               S028147_Multiport_Switch[4] = CoPt_tqMaxGBx_nRegHyb;
               S028147_Multiport_Switch[5] = CoPt_tqMaxGBxAirHyb;
               S028147_Multiport_Switch[6] = (SInt16) CoPt_nTarHyb;
               S028147_Multiport_Switch[7] = CoPt_tqMaxCluHyb;
               S028147_Multiport_Switch[8] = CoPt_tqReqCluHyb;
               S028147_Multiport_Switch[9] = (SInt16) CoPt_nPrimShaftHyb;
               S028147_Multiport_Switch[10] = CoPt_tOilGBxHyb;
               S028147_Multiport_Switch[11] = (SInt16) CoPt_nTrbHyb;
               S028147_Multiport_Switch[12] = CoPt_tqCnvCluHyb;
               S028147_Multiport_Switch[13] = CoPt_tqGBxLossNRegHyb;
               S028147_Multiport_Switch[14] = (SInt16) (CoPt_rCnvTqHyb << 3);
               S028147_Multiport_Switch[15] = 0 /* 0. */;
               S028147_Multiport_Switch[16] = 0 /* 0. */;
               break;
            }
            case 5: {
               S028147_Multiport_Switch[0] = CoPt_tqMaxGBxHyb;
               S028147_Multiport_Switch[1] = CoPt_tqReqGBxHyb;
               S028147_Multiport_Switch[2] = CoPt_tqAirMaxGBxHyb;
               S028147_Multiport_Switch[3] = CoPt_tqAirReqGBxHyb;
               S028147_Multiport_Switch[4] = CoPt_tqMaxGBx_nRegHyb;
               S028147_Multiport_Switch[5] = CoPt_tqMaxGBxAirHyb;
               S028147_Multiport_Switch[6] = (SInt16) CoPt_nTarHyb;
               S028147_Multiport_Switch[7] = CoPt_tqMaxCluHyb;
               S028147_Multiport_Switch[8] = CoPt_tqReqCluHyb;
               S028147_Multiport_Switch[9] = (SInt16) CoPt_nPrimShaftHyb;
               S028147_Multiport_Switch[10] = CoPt_tOilGBxHyb;
               S028147_Multiport_Switch[11] = (SInt16) CoPt_nTrbHyb;
               S028147_Multiport_Switch[12] = CoPt_tqCnvCluHyb;
               S028147_Multiport_Switch[13] = CoPt_tqGBxLossNRegHyb;
               S028147_Multiport_Switch[14] = (SInt16) (CoPt_rCnvTqHyb << 3);
               S028147_Multiport_Switch[15] = 0 /* 0. */;
               S028147_Multiport_Switch[16] = 0 /* 0. */;
               break;
            }
            case 6: {
               for (Aux_I32 = 0; Aux_I32 <= 5; (Aux_I32)++)
               {
                  S028147_Multiport_Switch[Aux_I32] = 0 /* 0. */;
               }
               S028147_Multiport_Switch[6] = 0 /* 0. */;
               S028147_Multiport_Switch[7] = 0 /* 0. */;
               S028147_Multiport_Switch[8] = 0 /* 0. */;
               S028147_Multiport_Switch[9] = 0 /* 0. */;
               S028147_Multiport_Switch[10] = 0 /* 0. */;
               S028147_Multiport_Switch[11] = 0 /* 0. */;
               S028147_Multiport_Switch[12] = 0 /* 0. */;
               S028147_Multiport_Switch[13] = 0 /* 0. */;
               S028147_Multiport_Switch[14] = 0 /* 0. */;
               S028147_Multiport_Switch[15] = 0 /* 0. */;
               S028147_Multiport_Switch[16] = 0 /* 0. */;
               break;
            }
            case 7: {
               for (Aux_I32 = 0; Aux_I32 <= 5; (Aux_I32)++)
               {
                  S028147_Multiport_Switch[Aux_I32] = 0 /* 0. */;
               }
               S028147_Multiport_Switch[6] = 0 /* 0. */;
               S028147_Multiport_Switch[7] = 0 /* 0. */;
               S028147_Multiport_Switch[8] = 0 /* 0. */;
               S028147_Multiport_Switch[9] = 0 /* 0. */;
               S028147_Multiport_Switch[10] = 0 /* 0. */;
               S028147_Multiport_Switch[11] = 0 /* 0. */;
               S028147_Multiport_Switch[12] = 0 /* 0. */;
               S028147_Multiport_Switch[13] = 0 /* 0. */;
               S028147_Multiport_Switch[14] = 0 /* 0. */;
               S028147_Multiport_Switch[15] = 0 /* 0. */;
               S028147_Multiport_Switch[16] = 0 /* 0. */;
               break;
            }
         }
         for (Aux_I32 = 0; Aux_I32 <= 5; (Aux_I32)++)
         {
            S028144_Multiport_Switch[Aux_I32] = S028147_Multiport_Switch[Aux_I32];
         }
         S028144_Multiport_Switch[6] = S028147_Multiport_Switch[6];
         S028144_Multiport_Switch[7] = S028147_Multiport_Switch[7];
         S028144_Multiport_Switch[8] = S028147_Multiport_Switch[8];
         S028144_Multiport_Switch[9] = S028147_Multiport_Switch[9];
         S028144_Multiport_Switch[10] = S028147_Multiport_Switch[10];
         S028144_Multiport_Switch[11] = S028147_Multiport_Switch[11];
         S028144_Multiport_Switch[12] = S028147_Multiport_Switch[12];

         /* # combined # F00_Superviseur_Synthese/028/F01_01460_10_01241/F02_Synthese_Flux_BV/Rescal
            er3 */
         CoPt_tqGBxLossNReg_irv_MP = S028147_Multiport_Switch[13];
         S028144_Multiport_Switch[14] = S028147_Multiport_Switch[14];
         S028144_Multiport_Switch[15] = S028147_Multiport_Switch[15];
         S028144_Multiport_Switch[16] = S028147_Multiport_Switch[16];
         break;
      }
      case 2: {
         for (Aux_I32 = 0; Aux_I32 <= 5; (Aux_I32)++)
         {
            S028144_Multiport_Switch[Aux_I32] = 0 /* 0. */;
         }
         S028144_Multiport_Switch[6] = 0 /* 0. */;
         S028144_Multiport_Switch[7] = 0 /* 0. */;
         S028144_Multiport_Switch[8] = 0 /* 0. */;
         S028144_Multiport_Switch[9] = 0 /* 0. */;
         S028144_Multiport_Switch[10] = 0 /* 0. */;
         S028144_Multiport_Switch[11] = 0 /* 0. */;
         S028144_Multiport_Switch[12] = 0 /* 0. */;

         /* # combined # F00_Superviseur_Synthese/028/F01_01460_10_01241/F02_Synthese_Flux_BV/Rescal
            er3 */
         CoPt_tqGBxLossNReg_irv_MP = 0 /* 0. */;
         S028144_Multiport_Switch[14] = 0 /* 0. */;
         S028144_Multiport_Switch[15] = 0 /* 0. */;
         S028144_Multiport_Switch[16] = 0 /* 0. */;
         break;
      }
   }

   /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F02_Synthese_Flux_BV/MultiCo
      nfSwitch1/Multiport Switch */
   switch (TraBVx_028_TqSys_stTypPwtCf_in) {
      case 0: {
         /* SLLocal: Default storage class for local variables | Width: 8 */
         SInt8 S028139_Multiport_Switch[15];

         /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F02_Synthese_Flux_BV/M
            ultiConfSwitch/Multiport Switch */
         switch (TraBVx_028_Ext_stTraTypCf_in) {
            case 0: {
               for (Aux_I32 = 0; Aux_I32 <= 14; (Aux_I32)++)
               {
                  S028139_Multiport_Switch[Aux_I32] = 0 /* 0. */;
               }
               break;
            }
            case 1: {
               S028139_Multiport_Switch[0] = (SInt8) CoPt_idxPtSptAT;
               S028139_Multiport_Switch[1] = CoPt_noTarGearAT;
               S028139_Multiport_Switch[2] = (SInt8) CoPt_stCluAT;
               S028139_Multiport_Switch[3] = CoPt_noEgdGearAT;
               S028139_Multiport_Switch[4] = (SInt8) CoPt_stPhaGSAT;
               S028139_Multiport_Switch[5] = (SInt8) CoPt_stGSTypAT;
               S028139_Multiport_Switch[6] = (SInt8) CoPt_stGBxModAT;
               S028139_Multiport_Switch[7] = (SInt8) CoPt_stCnvCluFilAT;
               S028139_Multiport_Switch[8] = (SInt8) CoPt_posnLevAT;
               S028139_Multiport_Switch[9] = (SInt8) CoPt_stDragRedAT;
               S028139_Multiport_Switch[10] = (SInt8) CoPt_noTypPIDGainAT;
               S028139_Multiport_Switch[11] = (SInt8) CoPt_stGearRatAT;
               S028139_Multiport_Switch[12] = (SInt8) CoPt_stCplAT;
               S028139_Multiport_Switch[13] = (SInt8) CoPt_stCrawlAT;
               S028139_Multiport_Switch[14] = 2 /* 2. */;
               break;
            }
            case 2: {
               for (Aux_I32 = 0; Aux_I32 <= 14; (Aux_I32)++)
               {
                  S028139_Multiport_Switch[Aux_I32] = 0 /* 0. */;
               }
               break;
            }
            case 3: {
               S028139_Multiport_Switch[0] = (SInt8) CoPt_idxPtSptDCT;
               S028139_Multiport_Switch[1] = CoPt_noTarGearDCT;
               S028139_Multiport_Switch[2] = (SInt8) CoPt_stCluDCT;
               S028139_Multiport_Switch[3] = CoPt_noEgdGearDCT;
               S028139_Multiport_Switch[4] = (SInt8) CoPt_stPhaGSDCT;
               S028139_Multiport_Switch[5] = (SInt8) CoPt_stGSTypDCT;
               S028139_Multiport_Switch[6] = (SInt8) CoPt_stGBxModDCT;
               S028139_Multiport_Switch[7] = (SInt8) IF_S028234_Constant6;
               S028139_Multiport_Switch[8] = (SInt8) CoPt_posnLevDCT;
               S028139_Multiport_Switch[9] = (SInt8) IF_S028234_Constant11;
               S028139_Multiport_Switch[10] = (SInt8) CoPt_noTypPIDGainDCT;
               S028139_Multiport_Switch[11] = (SInt8) CoPt_stGearRatDCT;
               S028139_Multiport_Switch[12] = (SInt8) CoPt_stCplDCT;
               S028139_Multiport_Switch[13] = (SInt8) CoPt_stCrawlDCT;
               S028139_Multiport_Switch[14] = CoPt_stVehDirEstimDCT;
               break;
            }
            case 4: {
               S028139_Multiport_Switch[0] = (SInt8) CoPt_idxPtSptAMT;
               S028139_Multiport_Switch[1] = CoPt_noTarGearAMT;
               S028139_Multiport_Switch[2] = (SInt8) CoPt_stCluAMT;
               S028139_Multiport_Switch[3] = CoPt_noEgdGearAMT;
               S028139_Multiport_Switch[4] = (SInt8) CoPt_stPhaGSAMT;
               S028139_Multiport_Switch[5] = (SInt8) CoPt_stGSTypAMT;
               S028139_Multiport_Switch[6] = (SInt8) CoPt_stGBxModAMT;
               S028139_Multiport_Switch[7] = (SInt8) CoPt_stCnvCluFilAMT;
               S028139_Multiport_Switch[8] = (SInt8) CoPt_posnLevAMT;
               S028139_Multiport_Switch[9] = (SInt8) CoPt_stDragRedAMT;
               S028139_Multiport_Switch[10] = (SInt8) CoPt_noTypPIDGainAMT;
               S028139_Multiport_Switch[11] = (SInt8) CoPt_stGearRatAMT;
               S028139_Multiport_Switch[12] = (SInt8) CoPt_stCplAMT;
               S028139_Multiport_Switch[13] = (SInt8) CoPt_stCrawlAMT;
               S028139_Multiport_Switch[14] = 2 /* 2. */;
               break;
            }
            case 5: {
               S028139_Multiport_Switch[0] = (SInt8) CoPt_idxPtSptAMT;
               S028139_Multiport_Switch[1] = CoPt_noTarGearAMT;
               S028139_Multiport_Switch[2] = (SInt8) CoPt_stCluAMT;
               S028139_Multiport_Switch[3] = CoPt_noEgdGearAMT;
               S028139_Multiport_Switch[4] = (SInt8) CoPt_stPhaGSAMT;
               S028139_Multiport_Switch[5] = (SInt8) CoPt_stGSTypAMT;
               S028139_Multiport_Switch[6] = (SInt8) CoPt_stGBxModAMT;
               S028139_Multiport_Switch[7] = (SInt8) CoPt_stCnvCluFilAMT;
               S028139_Multiport_Switch[8] = (SInt8) CoPt_posnLevAMT;
               S028139_Multiport_Switch[9] = (SInt8) CoPt_stDragRedAMT;
               S028139_Multiport_Switch[10] = (SInt8) CoPt_noTypPIDGainAMT;
               S028139_Multiport_Switch[11] = (SInt8) CoPt_stGearRatAMT;
               S028139_Multiport_Switch[12] = (SInt8) CoPt_stCplAMT;
               S028139_Multiport_Switch[13] = (SInt8) CoPt_stCrawlAMT;
               S028139_Multiport_Switch[14] = 2 /* 2. */;
               break;
            }
            case 6: {
               for (Aux_I32 = 0; Aux_I32 <= 14; (Aux_I32)++)
               {
                  S028139_Multiport_Switch[Aux_I32] = 0 /* 0. */;
               }
               break;
            }
            case 7: {
               S028139_Multiport_Switch[0] = (SInt8) CoPt_idxPtSptMT;
               S028139_Multiport_Switch[1] = CoPt_noTarGearMT;
               S028139_Multiport_Switch[2] = (SInt8) CoPt_stCluMT;
               S028139_Multiport_Switch[3] = CoPt_noEgdGearMT;
               S028139_Multiport_Switch[4] = (SInt8) CoPt_stPhaGSMT;
               S028139_Multiport_Switch[5] = (SInt8) CoPt_stGSTypMT;
               S028139_Multiport_Switch[6] = (SInt8) CoPt_stGBxModMT;
               S028139_Multiport_Switch[7] = (SInt8) CoPt_stCnvCluFilMT;
               S028139_Multiport_Switch[8] = (SInt8) CoPt_posnLevMT;
               S028139_Multiport_Switch[9] = (SInt8) CoPt_stDragRedMT;
               S028139_Multiport_Switch[10] = (SInt8) CoPt_noTypPIDGainMT;
               S028139_Multiport_Switch[11] = (SInt8) CoPt_stGearRatMT;
               S028139_Multiport_Switch[12] = (SInt8) CoPt_stCplMT;
               S028139_Multiport_Switch[13] = (SInt8) CoPt_stCrawlMT;
               S028139_Multiport_Switch[14] = 2 /* 2. */;
               break;
            }
         }
         for (Aux_I32 = 0; Aux_I32 <= 14; (Aux_I32)++)
         {
            S028140_Multiport_Switch[Aux_I32] = S028139_Multiport_Switch[Aux_I32];
         }
         break;
      }
      case 1: {
         /* SLLocal: Default storage class for local variables | Width: 8 */
         SInt8 S028146_Multiport_Switch[15];

         /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F02_Synthese_Flux_BV/M
            ultiConfSwitch7/Multiport Switch */
         switch (TraBVx_028_Ext_stTraTypCf_in) {
            case 0: {
               for (Aux_I32 = 0; Aux_I32 <= 14; (Aux_I32)++)
               {
                  S028146_Multiport_Switch[Aux_I32] = 0 /* 0. */;
               }
               break;
            }
            case 1: {
               S028146_Multiport_Switch[0] = (SInt8) CoPt_idxPtSptAT;
               S028146_Multiport_Switch[1] = CoPt_noTarGearAT;
               S028146_Multiport_Switch[2] = (SInt8) CoPt_stCluAT;
               S028146_Multiport_Switch[3] = CoPt_noEgdGearAT;
               S028146_Multiport_Switch[4] = (SInt8) CoPt_stPhaGSAT;
               S028146_Multiport_Switch[5] = (SInt8) CoPt_stGSTypAT;
               S028146_Multiport_Switch[6] = (SInt8) CoPt_stGBxModAT;
               S028146_Multiport_Switch[7] = (SInt8) CoPt_stCnvCluFilAT;
               S028146_Multiport_Switch[8] = (SInt8) CoPt_posnLevAT;
               S028146_Multiport_Switch[9] = (SInt8) CoPt_stDragRedAT;
               S028146_Multiport_Switch[10] = (SInt8) CoPt_noTypPIDGainAT;
               S028146_Multiport_Switch[11] = (SInt8) CoPt_stGearRatAT;
               S028146_Multiport_Switch[12] = (SInt8) CoPt_stCplAT;
               S028146_Multiport_Switch[13] = (SInt8) CoPt_stCrawlAT;
               S028146_Multiport_Switch[14] = 2 /* 2. */;
               break;
            }
            case 2: {
               for (Aux_I32 = 0; Aux_I32 <= 14; (Aux_I32)++)
               {
                  S028146_Multiport_Switch[Aux_I32] = 0 /* 0. */;
               }
               break;
            }
            case 3: {
               for (Aux_I32 = 0; Aux_I32 <= 14; (Aux_I32)++)
               {
                  S028146_Multiport_Switch[Aux_I32] = 0 /* 0. */;
               }
               break;
            }
            case 4: {
               S028146_Multiport_Switch[0] = (SInt8) CoPt_idxPtSptHyb;
               S028146_Multiport_Switch[1] = CoPt_noTarGearHyb;
               S028146_Multiport_Switch[2] = (SInt8) CoPt_stCluHyb;
               S028146_Multiport_Switch[3] = CoPt_noEgdGearHyb;
               S028146_Multiport_Switch[4] = (SInt8) CoPt_stPhaGSHyb;
               S028146_Multiport_Switch[5] = (SInt8) CoPt_stGSTypHyb;
               S028146_Multiport_Switch[6] = (SInt8) CoPt_stGBxModHyb;
               S028146_Multiport_Switch[7] = (SInt8) CoPt_stCnvCluFilHyb;
               S028146_Multiport_Switch[8] = (SInt8) CoPt_posnLevHyb;
               S028146_Multiport_Switch[9] = (SInt8) CoPt_stDragRedHyb;
               S028146_Multiport_Switch[10] = (SInt8) CoPt_noTypPIDGainHyb;
               S028146_Multiport_Switch[11] = (SInt8) CoPt_stGearRatHyb;
               S028146_Multiport_Switch[12] = (SInt8) CoPt_stCplHyb;
               S028146_Multiport_Switch[13] = (SInt8) CoPt_stCrawlHyb;
               S028146_Multiport_Switch[14] = 2 /* 2. */;
               break;
            }
            case 5: {
               S028146_Multiport_Switch[0] = (SInt8) CoPt_idxPtSptHyb;
               S028146_Multiport_Switch[1] = CoPt_noTarGearHyb;
               S028146_Multiport_Switch[2] = (SInt8) CoPt_stCluHyb;
               S028146_Multiport_Switch[3] = CoPt_noEgdGearHyb;
               S028146_Multiport_Switch[4] = (SInt8) CoPt_stPhaGSHyb;
               S028146_Multiport_Switch[5] = (SInt8) CoPt_stGSTypHyb;
               S028146_Multiport_Switch[6] = (SInt8) CoPt_stGBxModHyb;
               S028146_Multiport_Switch[7] = (SInt8) CoPt_stCnvCluFilHyb;
               S028146_Multiport_Switch[8] = (SInt8) CoPt_posnLevHyb;
               S028146_Multiport_Switch[9] = (SInt8) CoPt_stDragRedHyb;
               S028146_Multiport_Switch[10] = (SInt8) CoPt_noTypPIDGainHyb;
               S028146_Multiport_Switch[11] = (SInt8) CoPt_stGearRatHyb;
               S028146_Multiport_Switch[12] = (SInt8) CoPt_stCplHyb;
               S028146_Multiport_Switch[13] = (SInt8) CoPt_stCrawlHyb;
               S028146_Multiport_Switch[14] = 2 /* 2. */;
               break;
            }
            case 6: {
               for (Aux_I32 = 0; Aux_I32 <= 14; (Aux_I32)++)
               {
                  S028146_Multiport_Switch[Aux_I32] = 0 /* 0. */;
               }
               break;
            }
            case 7: {
               for (Aux_I32 = 0; Aux_I32 <= 14; (Aux_I32)++)
               {
                  S028146_Multiport_Switch[Aux_I32] = 0 /* 0. */;
               }
               break;
            }
         }
         for (Aux_I32 = 0; Aux_I32 <= 14; (Aux_I32)++)
         {
            S028140_Multiport_Switch[Aux_I32] = S028146_Multiport_Switch[Aux_I32];
         }
         break;
      }
      case 2: {
         for (Aux_I32 = 0; Aux_I32 <= 14; (Aux_I32)++)
         {
            S028140_Multiport_Switch[Aux_I32] = 0 /* 0. */;
         }
         break;
      }
   }
   #if TraBVx_bDCTAcv_SC
      S028163_Logical_Operator14 = (S028142_Multiport_Switch[1] && (!(X_S028170_UnitDelay))) ||
       (S028142_Multiport_Switch[5] && (!(X_S028168_UnitDelay)));

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_Gesti
         on_Boucle_Air/Subsystem/Counter1/Counter_Part/Switch1
         
         F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_Gestion_Boucl
         e_Air/Subsystem/Counter1/Counter_Part/Switch1: Omitted comparison with constant. */
      if (S028163_Logical_Operator14 && (!(X_S028175_UnitDelay))) {
         S028172_Switch1 = 0 /* 0. */;
      }
      else {
         /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_Ge
            stion_Boucle_Air/Subsystem/Counter1/Switch2
            
            F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_Gestion_Bo
            ucle_Air/Subsystem/Counter1/Switch2: Omitted comparison with constant. */
         if (S028142_Multiport_Switch[5]) {
            /* # combined # Sum: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts
               _BV/F03_06_Gestion_Boucle_Air/Subsystem/Counter1/Sum
               
               # combined # MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impa
               cts_BV/F03_06_Gestion_Boucle_Air/Subsystem/Counter1/DetectSat2/MinMax2
               
               F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_Gestion
               _Boucle_Air/Subsystem/Counter1/DetectSat2/MinMax2: Signal of the second input is alwa
               ys smaller than the first input signal. Only using the second input signal.
               
               # combined # MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impa
               cts_BV/F03_06_Gestion_Boucle_Air/Subsystem/Counter1/DetectSat2/MinMax1
               
               F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_Gestion
               _Boucle_Air/Subsystem/Counter1/DetectSat2/MinMax1: folded operation max to constant v
               alue 0.01 */
            S028172_Switch1 = (UInt16) (((UInt16) 1 /* 0.01 */) + X_S028167_Unit_Delay);
         }
         else {
            S028172_Switch1 = X_S028167_Unit_Delay;
         }
      }

      /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_Gesti
         on_Boucle_Air/Subsystem/Counter1/DetectSat3/MinMax1 */
      if (S028172_Switch1) {
         S028174_MinMax1 = S028172_Switch1;
      }
      else {
         S028174_MinMax1 = 0 /* 0. */;
      }

      /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_Gesti
         on_Boucle_Air/Subsystem/Counter1/DetectSat3/MinMax2 */
      if (40000 /* 400. */ < S028174_MinMax1) {
         S028174_MinMax2 = 40000 /* 400. */;
      }
      else {
         S028174_MinMax2 = S028174_MinMax1;
      }

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_Gesti
         on_Boucle_Air/Subsystem/Switch3
         
         F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_Gestion_Boucl
         e_Air/Subsystem/Switch3: Omitted comparison with constant. */
      if (S028142_Multiport_Switch[5] && (!(X_S028169_UnitDelay))) {
         /* # combined # Product: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impact
            s_BV/F03_06_Gestion_Boucle_Air/Subsystem/Product1
            
            # combined # 2D-TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion
            _Impacts_BV/F03_06_Gestion_Boucle_Air/Subsystem/CoPt_tiFrzTrb_M
            
            # combined # Sum: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
            /F03_06_Gestion_Boucle_Air/Subsystem/Sum
            
            # combined # TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Im
            pacts_BV/F03_06_Gestion_Boucle_Air/Subsystem/CoPt_facTiFrzTrb_T */
         S028163_Switch3 = (UInt16) ((((UInt32)
          TraBVx_028_Tab2DS0I2T4193(&(S028163_CoPt_tiFrzTrb_M_map), TraBVx_028_Ext_nEng_in, (SInt16)
           (TraBVx_028_Ext_nEng_in - ((UInt16) S028144_Multiport_Switch[15])))) * ((UInt32)
          TraBVx_028_Tab1DS0I2T523(&(S028163_CoPt_facTiFrzTrb_T_map), S028140_Multiport_Switch[1])))
           >> 1);
      }
      else {
         S028163_Switch3 = X_S028163_UnitDelay1;
      }

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_Gesti
         on_Boucle_Air/Subsystem/BasculeRS/Switch
         
         F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_Gestion_Boucl
         e_Air/Subsystem/BasculeRS/Switch: Omitted comparison with constant. */
      if (X_S028166_UnitDelay1) {
         S028166_Switch = (X_S028166_UnitDelay || (S028142_Multiport_Switch[1] &&
          (!(X_S028171_UnitDelay)))) && (!((((UInt32) (((UInt32) S028174_MinMax2) << 12)) / 25) >=
          ((UInt32) S028163_Switch3)));
      }
      else {
         S028166_Switch = 1 /* 1. */;
      }

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_G
         estion_Boucle_Air/Subsystem/rising_edge3/UnitDelay */
      X_S028170_UnitDelay = S028142_Multiport_Switch[1];

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_G
         estion_Boucle_Air/Subsystem/rising_edge1/UnitDelay */
      X_S028168_UnitDelay = S028142_Multiport_Switch[5];

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_G
         estion_Boucle_Air/Subsystem/Counter1/rising_edge2/UnitDelay */
      X_S028175_UnitDelay = S028163_Logical_Operator14;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_G
         estion_Boucle_Air/Subsystem/Counter1/Unit Delay */
      X_S028167_Unit_Delay = S028174_MinMax2;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_G
         estion_Boucle_Air/Subsystem/rising_edge2/UnitDelay */
      X_S028169_UnitDelay = S028142_Multiport_Switch[5];

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_G
         estion_Boucle_Air/Subsystem/UnitDelay1 */
      X_S028163_UnitDelay1 = S028163_Switch3;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_G
         estion_Boucle_Air/Subsystem/BasculeRS/UnitDelay1 */
      X_S028166_UnitDelay1 = 1 /* 1. */;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_G
         estion_Boucle_Air/Subsystem/BasculeRS/UnitDelay */
      X_S028166_UnitDelay = S028166_Switch;

      /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_G
         estion_Boucle_Air/Subsystem/rising_edge4/UnitDelay */
      X_S028171_UnitDelay = S028142_Multiport_Switch[1];
   #endif

 
   /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_01_Gestion_
      Decollage/NegHys/BasculeRS/Switch
      
      F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_01_Gestion_Decollag
      e/NegHys/BasculeRS/Switch: Omitted comparison with constant. */
   if (X_S028161_UnitDelay1) {
      S028161_Switch = (X_S028161_UnitDelay || (CoPt_spdVehTakeOffAcv_C >=
       TraBVx_028_Veh_spdVeh_in)) && (!(TraBVx_028_Veh_spdVeh_in >= CoPt_spdVehTakeOffDeac_C));
   }
   else {
      S028161_Switch = 0 /* 0. */;
   }

   /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_11_Gestion_
      Mode_Warm_Up/Counter2/Switch2
      
      F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_11_Gestion_Mode_War
      m_Up/Counter2/Switch2: Omitted comparison with constant. */
   if ((TraBVx_028_EOM_tiEngRun_in != 0) && ((S028140_Multiport_Switch[8] == 3) ||
    CoPt_bInhCdnPosnLev_C) && ((S028140_Multiport_Switch[3] != 0) || CoPt_bInhCdnEgdGear_C)) {
      /* # combined # Sum: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F0
         3_11_Gestion_Mode_Warm_Up/Counter2/Sum
         
         # combined # MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
         /F03_11_Gestion_Mode_Warm_Up/Counter2/DetectSat2/MinMax2
         
         F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_11_Gestion_Mode_
         Warm_Up/Counter2/DetectSat2/MinMax2: Signal of the second input is always smaller than the 
         first input signal. Only using the second input signal.
         
         # combined # MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
         /F03_11_Gestion_Mode_Warm_Up/Counter2/DetectSat2/MinMax1
         
         F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_11_Gestion_Mode_
         Warm_Up/Counter2/DetectSat2/MinMax1: folded operation max to constant value 0.01 */
      S028182_Switch1 = (UInt16) (1 /* 0.01 */ + X_S028177_Unit_Delay);
   }
   else {
      S028182_Switch1 = X_S028177_Unit_Delay;
   }

   /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_11_Gestion_
      Mode_Warm_Up/Counter1/Counter_Part/Switch1
      
      F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_11_Gestion_Mode_War
      m_Up/Counter1/Counter_Part/Switch1: Omitted comparison with constant. */
   if (TraBVx_028_EOM_bTWCHeatPha_in && (!(X_S028181_UnitDelay))) {
      S028178_Switch1 = 0 /* 0. */;
   }
   else {
      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_11_Gesti
         on_Mode_Warm_Up/Counter1/Switch2
         
         F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_11_Gestion_Mode_
         Warm_Up/Counter1/Switch2: Omitted comparison with constant. */
      if (TraBVx_028_EOM_bTWCHeatPha_in) {
         /* # combined # Sum: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
            /F03_11_Gestion_Mode_Warm_Up/Counter1/Sum
            
            # combined # MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts
            _BV/F03_11_Gestion_Mode_Warm_Up/Counter1/DetectSat2/MinMax2
            
            F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_11_Gestion_Mo
            de_Warm_Up/Counter1/DetectSat2/MinMax2: Signal of the second input is always smaller tha
            n the first input signal. Only using the second input signal.
            
            # combined # MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts
            _BV/F03_11_Gestion_Mode_Warm_Up/Counter1/DetectSat2/MinMax1
            
            F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_11_Gestion_Mo
            de_Warm_Up/Counter1/DetectSat2/MinMax1: folded operation max to constant value 0.01 */
         S028178_Switch1 = (UInt16) (1 /* 0.01 */ + X_S028176_Unit_Delay);
      }
      else {
         S028178_Switch1 = X_S028176_Unit_Delay;
      }
   }

   /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_03_Gestion_
      Agrement_Curatif/Switch1
      
      F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_03_Gestion_Agrement
      _Curatif/Switch1: Omitted comparison with constant. */
   if (S028142_Multiport_Switch[6]) {
      /* SLLocal: Default storage class for local variables | Width: 16 */
      SInt16 S028150_Multiport_Switch1 /* LSB: 2^-8 OFF:  0 MIN/MAX:  -128 .. 127.99609375 */;

      /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F0
         3_03_Gestion_Agrement_Curatif/Multiport Switch1 */
      switch (S028140_Multiport_Switch[11]) {
         case 0: {
            S028150_Multiport_Switch1 = 0 /* 0. */;
            break;
         }
         case 1: {
            /* Sum: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_03_Ge
               stion_Agrement_Curatif/Sum
               
               # combined # TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion
               _Impacts_BV/F03_03_Gestion_Agrement_Curatif/CoPt_facDeacAJ_T */
            Aux_I32 = (SInt32) (((UInt32) X_S028150_UnitDelay) - ((UInt32)
             TraBVx_028_Tab1DS2I2T521(&(S028150_CoPt_facDeacAJ_T_map), TraBVx_028_Ext_nEng_in,
             &(DD_S028150_CoP__cAJ_T_lastIndex))));

            /* F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_03_Gestion
               _Agrement_Curatif/Multiport Switch1: Omitted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_03_Gestion
               _Agrement_Curatif/Multiport Switch1: Omitted lower saturation */
            S028150_Multiport_Switch1 = C__I16FITI32_SAT(Aux_I32, 32767 /* 127.9960938 */);
            break;
         }
         case 2: {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 S028150_Multiport_Switch /* LSB: 2^-8 OFF:  0 MIN/MAX:  -128 .. 127.99609375 */;

            /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts
               _BV/F03_03_Gestion_Agrement_Curatif/Multiport Switch */
            switch (S028140_Multiport_Switch[12]) {
               case 0: {
                  S028150_Multiport_Switch = 0 /* 0. */;
                  break;
               }
               case 1: {
                  /* Sum: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03
                     _03_Gestion_Agrement_Curatif/Sum1
                     
                     # combined # TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_G
                     estion_Impacts_BV/F03_03_Gestion_Agrement_Curatif/CoPt_facDeacAJActSliping_T */
                  Aux_I32 = (SInt32) (((UInt32) X_S028150_UnitDelay) - ((UInt32)
                   TraBVx_028_Tab1DS2I2T521(&(S028150_CoPt_f__ctSliping_T_map),
                   TraBVx_028_Ext_nEng_in, &(DD_S028150_CoP__ing_T_lastInd_a))));

                  /* F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_03_G
                     estion_Agrement_Curatif/Multiport Switch: Omitted upper saturation
                     
                     F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_03_G
                     estion_Agrement_Curatif/Multiport Switch: Omitted lower saturation */
                  S028150_Multiport_Switch = C__I16FITI32_SAT(Aux_I32, 32767 /* 127.9960938 */);
                  break;
               }
               case 2: {
                  /* SLLocal: Default storage class for local variables | Width: 16 */
                  UInt16 S028150_MinMax /* LSB: 2^-8 OFF:  0 MIN/MAX:  0 .. 255.99609375 */;
                  UInt16 S028150_Sum2 /* LSB: 2^-8 OFF:  0 MIN/MAX:  0 .. 255.99609375 */;

                  /* Sum: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03
                     _03_Gestion_Agrement_Curatif/Sum2
                     
                     F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_03_G
                     estion_Agrement_Curatif/Sum2: Omitted lower saturation
                     
                     # combined # TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_G
                     estion_Impacts_BV/F03_03_Gestion_Agrement_Curatif/CoPt_facAcvAJPotSliping_T */
                  S028150_Sum2 = X_S028150_UnitDelay +
                   TraBVx_028_Tab1DS2I2T521(&(S028150_CoPt_f__otSliping_T_map),
                   TraBVx_028_Ext_nEng_in, &(DD_S028150_CoP__ing_T_lastIndex));
                  if (S028150_Sum2 < X_S028150_UnitDelay) {
                     S028150_Sum2 = 65535;
                  }

                  /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/
                     F03_03_Gestion_Agrement_Curatif/MinMax */
                  if (CoPt_facMaxAJPotSliping_C < S028150_Sum2) {
                     S028150_MinMax = CoPt_facMaxAJPotSliping_C;
                  }
                  else {
                     S028150_MinMax = S028150_Sum2;
                  }

                  /* F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_03_G
                     estion_Agrement_Curatif/Multiport Switch: Omitted lower saturation */
                  S028150_Multiport_Switch = C__I16FITU16_SATu(S028150_MinMax, 32767 /* 127.9960938
                  */);
                  break;
               }
               case 3: {
                  S028150_Multiport_Switch = 256 /* 1. */;
                  break;
               }
               default: {
                  /* Default case could be executed! In case, the output value of the block 'Multipo
                     rt switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_
                     BV/F03_03_Gestion_Agrement_Curatif/Multiport Switch' will be undefined */
               }
            }

            /* F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_03_Gestion
               _Agrement_Curatif/Multiport Switch1: Omitted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_03_Gestion
               _Agrement_Curatif/Multiport Switch1: Omitted lower saturation */
            S028150_Multiport_Switch1 = S028150_Multiport_Switch;
            break;
         }
         default: {
            /* Default case could be executed! In case, the output value of the block 'Multiport swi
               tch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_03_Ge
               stion_Agrement_Curatif/Multiport Switch1' will be undefined */
         }
      }

      /* F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_03_Gestion_Agrem
         ent_Curatif/Switch1: Omitted upper saturation
         
         F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_03_Gestion_Agrem
         ent_Curatif/Switch1: Omitted lower saturation */
      Aux_I16 = S028150_Multiport_Switch1;
   }
   else {
      Aux_I16 = 0 /* 0. */;
   }

   /* Abs: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_12_Gestion_Cou
      ples_InterSysteme/SecureDivi/Abs */
   Aux_U16 = (UInt16) TraBVx_028_EngLim_tqEfcNRegTakeOffLim_in;
   if (TraBVx_028_EngLim_tqEfcNRegTakeOffLim_in < 0) {
      Aux_U16 = -((SInt16) Aux_U16);
   }

   /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_12_Gestion_
      Couples_InterSysteme/SecureDivi/MinMax
      
      # combined # Abs: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_1
      2_Gestion_Couples_InterSysteme/SecureDivi/Abs1
      
      F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_12_Gestion_Couples_
      InterSysteme/SecureDivi/Abs1: folded operation abs to constant value 0.0625 */
   if (1 /* 0.0625 */ > Aux_U16) {
      /* # combined # Abs: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F0
         3_12_Gestion_Couples_InterSysteme/SecureDivi/Abs1
         
         F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_12_Gestion_Coupl
         es_InterSysteme/SecureDivi/Abs1: folded operation abs to constant value 0.0625 */
      S028186_MinMax = 1 /* 0.0625 */;
   }
   else {
      S028186_MinMax = Aux_U16;
   }

   /* Product: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_12_Gestion
      _Couples_InterSysteme/SecureDivi/SecureDivi_Part/Divide */
   if (S028186_MinMax != 0) {
      S028188_Divide = ((SInt32) (((SInt32) TraBVx_028_EngLim_tqEfcMaxNReg_in) << 7)) / 
       S028186_MinMax;
   }
   else {
      if (TraBVx_028_EngLim_tqEfcMaxNReg_in < 0) {
         S028188_Divide = (-2147483647L -1L) /* INT32MIN */;
      }
      else {
         S028188_Divide = 2147483647;
      }
   }

   /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_12_Gestion_
      Couples_InterSysteme/SecureDivi/Switch
      
      F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_12_Gestion_Couples_
      InterSysteme/SecureDivi/Switch: Omitted comparison with constant. */
   if (TraBVx_028_EngLim_tqEfcNRegTakeOffLim_in >= 0) {
      Aux_I32 = S028188_Divide;
   }
   else {
      /* # combined # Gain: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F
         03_12_Gestion_Couples_InterSysteme/SecureDivi/Gain */
      Aux_I32 = -S028188_Divide;
   }

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_bInhAC */
   CoPt_bInhAC_out = S028142_Multiport_Switch[11];

   /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_11_Gestion_
      Mode_Warm_Up/Switch
      
      F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_11_Gestion_Mode_War
      m_Up/Switch: Omitted comparison with constant. */
   if (CoPt_bDeacCycMod_C) {
      /* # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_bAcvCycMod */
      CoPt_bAcvCycMod_out = 0 /* 0. */;
   }
   else {
      CoPt_bAcvCycMod_out = 0 /* 0. */ == S028140_Multiport_Switch[0];
   }

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_nPrimShaftTar */
   CoPt_nPrimShaftTar_out = (UInt16) S028144_Multiport_Switch[15];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_bAcvTqNCord */
   CoPt_bAcvTqNCord_out = S028142_Multiport_Switch[8];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_bSpdVehLoDet */
   CoPt_bSpdVehLoDet_out = S028142_Multiport_Switch[10];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_stVehDirEstim */
   CoPt_stVehDirEstim_out = S028140_Multiport_Switch[14];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_bEngCrawlAuth */
   CoPt_bEngCrawlAuth_out = S028142_Multiport_Switch[9];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_tqFfNReg */
   CoPt_tqFfNReg_out = S028144_Multiport_Switch[16];

   /* F00_Superviseur_Synthese/028/F01_01460_10_01241/F02_Synthese_Flux_BV/Rescaler1 */
   CoPt_stPhaGS_irv_MP = (UInt8) S028140_Multiport_Switch[4];

   /* F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_13_Gestion_Demandes
      _FEEGO/Enable: Enable condition
      
      F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_13_Gestion_Demandes
      _FEEGO/Enable: Omitted comparison with constant. */
   if (TraBVx_028_Ext_stGBxCf_in == 2) {
      /* SLLocal: Default storage class for local variables | Width: 8 */
      UInt8 S028159_Switch;

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_13_Gesti
         on_Demandes_FEEGO/Switch
         
         F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_13_Gestion_Deman
         des_FEEGO/Switch: Omitted comparison with constant. */
      if (S028142_Multiport_Switch[1] && CoPt_bAcvVoltAltBoostReq_C) {
         /* SLLocal: Default storage class for local variables | Width: 8 */
         UInt8 S028159_Multiport_Switch;

         /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV
            /F03_13_Gestion_Demandes_FEEGO/Multiport Switch */
         switch (CoPt_stPhaGS_irv_MP) {
            case 0: {
               S028159_Multiport_Switch = 1 /* 1. */;
               break;
            }
            case 1: {
               S028159_Multiport_Switch = 2 /* 2. */;
               break;
            }
            case 2: {
               S028159_Multiport_Switch = 3 /* 3. */;
               break;
            }
         }

         /* F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_13_Gestion_De
            mandes_FEEGO/Switch: Omitted upper saturation
            
            F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_13_Gestion_De
            mandes_FEEGO/Switch: Omitted lower saturation */
         S028159_Switch = S028159_Multiport_Switch;
      }
      else {
         S028159_Switch = 0 /* 0. */;
      }

      /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F0
         3_13_Gestion_Demandes_FEEGO/Multiport Switch1 */
      switch (TraBVx_028_Ext_stTraTypCf_in) {
         case 0: {
            /* # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_stVoltAltBoostReq */
            CoPt_stVoltAltBoostReq_out = 0 /* 0. */;
            break;
         }
         case 1: {
            /* # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_stVoltAltBoostReq */
            CoPt_stVoltAltBoostReq_out = 0 /* 0. */;
            break;
         }
         case 2: {
            /* # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_stVoltAltBoostReq */
            CoPt_stVoltAltBoostReq_out = 0 /* 0. */;
            break;
         }
         case 3: {
            /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_13
               _Gestion_Demandes_FEEGO/Switch1
               
               F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_13_Gestion
               _Demandes_FEEGO/Switch1: Omitted comparison with constant. */
            if (TraBVx_028_Tra_bVoltAltBoostReqGBx_in) {
               /* F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_13_Gest
                  ion_Demandes_FEEGO/Switch1: Omitted upper saturation
                  
                  F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_13_Gest
                  ion_Demandes_FEEGO/Switch1: Omitted lower saturation
                  
                  # combined # # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_stVolt
                  AltBoostReq */
               CoPt_stVoltAltBoostReq_out = CoPt_stVoltAltBoostReqDCT_C;
            }
            else {
               /* # combined # # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_stVolt
                  AltBoostReq */
               CoPt_stVoltAltBoostReq_out = 0 /* 0. */;
            }
            break;
         }
         case 4: {
            /* # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_stVoltAltBoostReq */
            CoPt_stVoltAltBoostReq_out = S028159_Switch;
            break;
         }
         case 5: {
            /* # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_stVoltAltBoostReq */
            CoPt_stVoltAltBoostReq_out = S028159_Switch;
            break;
         }
         case 6: {
            /* # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_stVoltAltBoostReq */
            CoPt_stVoltAltBoostReq_out = 0 /* 0. */;
            break;
         }
         case 7: {
            /* # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_stVoltAltBoostReq */
            CoPt_stVoltAltBoostReq_out = 0 /* 0. */;
            break;
         }
      }
   }

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_tiDeacPrfMod 
      # combined # Gain: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_
      06_Gestion_Boucle_Air/Gain
      
      F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_Gestion_Boucle_A
      ir/Gain: Omitted upper saturation
      
      F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_Gestion_Boucle_A
      ir/Gain: Omitted lower saturation */
   CoPt_tiDeacPrfMod_out = TraBVx_028_TqSys_tiDeacOvbReq_in;

   /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_12_Gestion_
      Couples_InterSysteme/SecureDivi/DetectSat/MinMax1 */
   if (Aux_I32 > 0) {
      Aux_U32 = (UInt32) Aux_I32;
   }
   else {
      Aux_U32 = 0 /* 0. */;
   }

   /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_12_Gestion_
      Couples_InterSysteme/SecureDivi/DetectSat/MinMax2 */
   if (128 /* 1. */ < Aux_U32) {
      /* # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_idxPrfGBxMsg */
      CoPt_idxPrfGBxMsg_out = 128 /* 1. */;
   }
   else {
      /* # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_idxPrfGBxMsg */
      CoPt_idxPrfGBxMsg_out = (UInt8) Aux_U32;
   }

   /* Product: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_12_Gestion
      _Couples_InterSysteme/Product
      
      F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_12_Gestion_Couples_
      InterSysteme/Product: Omitted lower saturation
      
      # combined # 2D-TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impac
      ts_BV/F03_12_Gestion_Couples_InterSysteme/CoPt_facNMinTqMax_M */
   Aux_U32 = ((UInt32) CoPt_nMinTqMax_C) * ((UInt32)
    TraBVx_028_Tab2DS34I2T4185(&(S028158_CoPt_facNMinTqMax_M_map), TraBVx_028_Ext_pAirExtMes_in,
    TraBVx_028_Ext_tAir_in, &(DD_S028158_CoP__Max_M_lastIndex),
    &(DD_S028158_CoP__Max_M_lastInd_a)));

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_nMinTqMaxGBxMsg */
   CoPt_nMinTqMaxGBxMsg_out = C__U16SHRU32C6_LT16_SATu(Aux_U32, 5, 2097120);

   /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_12_Gestion_
      Couples_InterSysteme/Switch1
      
      F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_12_Gestion_Couples_
      InterSysteme/Switch1: Omitted comparison with constant. */
   if (CoPt_bTqMinGBx_C) {
      /* F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_12_Gestion_Coupl
         es_InterSysteme/Switch1: Omitted upper saturation
         
         F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_12_Gestion_Coupl
         es_InterSysteme/Switch1: Omitted lower saturation */
      S028158_Switch1 = TraBVx_028_EngLim_tqEfcMinCurTrv_in;
   }
   else {
      /* F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_12_Gestion_Coupl
         es_InterSysteme/Switch1: Omitted upper saturation
         
         F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_12_Gestion_Coupl
         es_InterSysteme/Switch1: Omitted lower saturation */
      S028158_Switch1 = TraBVx_028_EngLim_tqEfcMinCurCutOffTrv_in;
   }

   /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_12_Gestion_
      Couples_InterSysteme/Switch
      
      F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_12_Gestion_Couples_
      InterSysteme/Switch: Omitted comparison with constant. */
   if (CoPt_bAcvTqIdlTqMinGBx_C) {
      /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_12_Gesti
         on_Couples_InterSysteme/MinMax2 */
      if (TraBVx_028_TqSys_tqEfcIdl_in > S028158_Switch1) {
         /* # combined # F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_
            12_Gestion_Couples_InterSysteme/Switch: Omitted upper saturation
            
            F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_12_Gestion_Co
            uples_InterSysteme/Switch: Omitted lower saturation
            
            # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_tqMinGBxMsg */
         CoPt_tqMinGBxMsg_out = TraBVx_028_TqSys_tqEfcIdl_in;
      }
      else {
         /* # combined # F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_
            12_Gestion_Couples_InterSysteme/Switch: Omitted upper saturation
            
            F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_12_Gestion_Co
            uples_InterSysteme/Switch: Omitted lower saturation
            
            # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_tqMinGBxMsg */
         CoPt_tqMinGBxMsg_out = S028158_Switch1;
      }
   }
   else {
      /* F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_12_Gestion_Coupl
         es_InterSysteme/Switch: Omitted upper saturation
         
         F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_12_Gestion_Coupl
         es_InterSysteme/Switch: Omitted lower saturation
         
         # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_tqMinGBxMsg */
      CoPt_tqMinGBxMsg_out = S028158_Switch1;
   }

   /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_11_Gestion_
      Mode_Warm_Up/Counter1/DetectSat3/MinMax1 */
   if (S028178_Switch1) {
      S028180_MinMax1 = S028178_Switch1;
   }
   else {
      S028180_MinMax1 = 0 /* 0. */;
   }

   /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_11_Gestion_
      Mode_Warm_Up/Counter1/DetectSat3/MinMax2 */
   if (40000 /* 400. */ < S028180_MinMax1) {
      S028180_MinMax2 = 40000 /* 400. */;
   }
   else {
      S028180_MinMax2 = S028180_MinMax1;
   }

   /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_11_Gestion_
      Mode_Warm_Up/Counter2/DetectSat3/MinMax1 */
   if (S028182_Switch1) {
      S028184_MinMax1 = S028182_Switch1;
   }
   else {
      S028184_MinMax1 = 0 /* 0. */;
   }

   /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_11_Gestion_
      Mode_Warm_Up/Switch2
      
      F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_11_Gestion_Mode_War
      m_Up/Switch2: Omitted comparison with constant. */
   if ((1 == TraBVx_028_TqSys_stTypPwtCf_in) && (2 == TraBVx_028_Ext_stGBxCf_in) &&
    (!(TraBVx_028_TqSys_bTypFu_in))) {
      CoPt_bAcvWupMod_out = 0 /* 0. */ == S028140_Multiport_Switch[0];
   }
   else {
      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_11_Gesti
         on_Mode_Warm_Up/Switch1
         
         F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_11_Gestion_Mode_
         Warm_Up/Switch1: Omitted comparison with constant. */
      if (TraBVx_028_TqSys_bTypFu_in) {
         CoPt_bAcvWupMod_out = TraBVx_028_EOM_bTWCHeatPha_in && (S028180_MinMax2 < (((UInt16)
          CoPt_tiMaxWupMod_C) * 100));
      }
      else {
         /* # combined # TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Im
            pacts_BV/F03_11_Gestion_Mode_Warm_Up/CoPt_tiMaxWupModDsl_T
            
            # combined # MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts
            _BV/F03_11_Gestion_Mode_Warm_Up/Counter2/DetectSat3/MinMax2
            
            F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_11_Gestion_Mo
            de_Warm_Up/Counter2/DetectSat3/MinMax2: Signal of the second input is always smaller tha
            n the first input signal. Only using the second input signal. */
         CoPt_bAcvWupMod_out = ((UInt32) S028184_MinMax1) <
          TraBVx_028_Tab1DS0I2T1042(&(S028157_CoPt_t__WupModDsl_T_map),
          TraBVx_028_Ext_dstVehTotMes_in);
      }
   }

   /* F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_10_Gestion_Inhibiti
      on_Croisement_Regime/Enable: Enable condition
      
      F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_10_Gestion_Inhibiti
      on_Croisement_Regime/Enable: Omitted comparison with constant. */
   if (TraBVx_028_Ext_stGBxCf_in == 1) {
      CoPt_bInhNCross_irv_MP = !(S028142_Multiport_Switch[6] && (S028140_Multiport_Switch[11] == 2
       /* 2. */) && (S028140_Multiport_Switch[12] == 0 /* 0. */));
   }

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_bInhNCross */
   Re_TraBVx_028_TEV_CoPt_bInhNCross_irv_out = CoPt_bInhNCross_irv_MP;
   CoPt_stDrvTra_out = S028142_Multiport_Switch[6];

   /* F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_08_Gestion_Rampage/
      Enable: Enable condition
      
      F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_08_Gestion_Rampage/
      Enable: Omitted comparison with constant. */
   if (TraBVx_028_Ext_stGBxCf_in == 2) {
      /* SLLocal: Default storage class for local variables | Width: 32 */
      UInt32 Aux_U32_b /* 
         Unit       : s
         LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 42949672.95 */;
      UInt32 Aux_U32_c /* 
         Unit       : s
         LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 42949672.95 */;

      /* Relational: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_08_G
         estion_Rampage/Relational Operator2
         
         F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_08_Gestion_Rampa
         ge/Relational Operator2: ANSI_F_64MUL_LE32LE32_WOPGT32 */
      F__U64MULU32U32(TraBVx_028_EOM_tiEngRun_in, (UInt32) 100, &(Aux_U32), &(Aux_U32_a));
      C__U64COPYU32((UInt32) CoPt_tiAuthCrawl_C, Aux_U32_b, Aux_U32_c);

      /* # combined # 2D-TableLookup: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Im
         pacts_BV/F03_08_Gestion_Rampage/CoPt_bAuthCrawl_M */
      CoPt_bAuthCrawl_out = (!(TraBVx_028_FRM_bInhCoPtCrawl_in)) && C__GE64(Aux_U32, Aux_U32_a,
       Aux_U32_b, Aux_U32_c) && (TraBVx_028_Ext_tCoMes_in >= CoPt_tCoAuthCrawl_C) && (1 /* 1. */ ==
       TraBVx_028_Tab2DS34I2T25(&(S028154_CoPt_bAuthCrawl_M_map), TraBVx_028_Ext_pAirExtMes_in,
       TraBVx_028_Ext_tAir_in, &(DD_S028154_CoP__awl_M_lastIndex),
       &(DD_S028154_CoP__awl_M_lastInd_a)));

      /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F0
         3_08_Gestion_Rampage/Multiport Switch5 */
      switch (S028140_Multiport_Switch[13]) {
         case 0: {
            /* # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_bAcvIdlCrawl */
            CoPt_bAcvIdlCrawl_out = 0 /* 0. */;
            break;
         }
         case 1: {
            /* # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_bAcvIdlCrawl */
            CoPt_bAcvIdlCrawl_out = 1 /* 1. */;
            break;
         }
         case 2: {
            /* # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_bAcvIdlCrawl */
            CoPt_bAcvIdlCrawl_out = 1 /* 1. */;
            break;
         }
         default: {
            /* Default case could be executed! In case, the output value of the block 'Multiport swi
               tch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_08_Ge
               stion_Rampage/Multiport Switch5' will be undefined */
         }
      }

      /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F0
         3_08_Gestion_Rampage/Multiport Switch3 */
      switch (S028140_Multiport_Switch[13]) {
         case 0: {
            /* # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_bAcvStatTqResCrawl */
            CoPt_bAcvStatTqResCrawl_out = 0 /* 0. */;
            break;
         }
         case 1: {
            /* # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_bAcvStatTqResCrawl */
            CoPt_bAcvStatTqResCrawl_out = 0 /* 0. */;
            break;
         }
         case 2: {
            /* # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_bAcvStatTqResCrawl */
            CoPt_bAcvStatTqResCrawl_out = 1 /* 1. */;
            break;
         }
         default: {
            /* Default case could be executed! In case, the output value of the block 'Multiport swi
               tch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_08_Ge
               stion_Rampage/Multiport Switch3' will be undefined */
         }
      }

      /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F0
         3_08_Gestion_Rampage/Multiport Switch4 */
      switch (S028140_Multiport_Switch[13]) {
         case 0: {
            /* # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_bAcvDynTqResCrawl */
            CoPt_bAcvDynTqResCrawl_out = 0 /* 0. */;
            break;
         }
         case 1: {
            /* # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_bAcvDynTqResCrawl */
            CoPt_bAcvDynTqResCrawl_out = 1 /* 1. */;
            break;
         }
         case 2: {
            /* # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_bAcvDynTqResCrawl */
            CoPt_bAcvDynTqResCrawl_out = 0 /* 0. */;
            break;
         }
         default: {
            /* Default case could be executed! In case, the output value of the block 'Multiport swi
               tch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_08_Ge
               stion_Rampage/Multiport Switch4' will be undefined */
         }
      }
   }

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_bInhRecup */
   CoPt_bInhRecup_out = 0 /* 0. */;

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_bBrioUHAuth */
   CoPt_bBrioUHAuth_out = 1 /* 1. */;
   S028153_Logical_Operator2 = S028142_Multiport_Switch[4] || ((S028140_Multiport_Switch[5] == 2 /* 
   2. */) && CoPt_bAcvGBxUHTakeOff_C);
   CoPt_bTqAltFrzReq_out = S028153_Logical_Operator2 && (!(CoPt_bTypGBxUH_C));
   CoPt_bTqAltGrdLimReq_out = S028153_Logical_Operator2 && CoPt_bTypGBxUH_C;
   CoPt_bPrfModReq_out = (!((CoPt_bInhPrfModPrepSIP_C && S028142_Multiport_Switch[4]) ||
    (CoPt_bInhPrfModSIP_C && S028142_Multiport_Switch[1]))) && ((CoPt_bAcvPrfModTakeOff_C &&
    S028142_Multiport_Switch[7]) || TraBVx_028_TqSys_bAcvOvbReq_in);
   #if TraBVx_bDCTAcv_SC

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_Gesti
         on_Boucle_Air/Subsystem2/Switch1
         
         F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_Gestion_Boucl
         e_Air/Subsystem2/Switch1: Omitted comparison with constant. */
      if (S028140_Multiport_Switch[5] == 1) {
         S028165_Switch1 = S028166_Switch;
      }
      else {
         S028165_Switch1 = 1 /* 1. */;
      }
      S028165_Logical_Operator13 = (CoPt_stAcvFrzTrbSt_C != 0 /* 0. */) &&
       S028142_Multiport_Switch[1] && S028165_Switch1;
   #endif

 
   /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_0
      6_Gestion_Boucle_Air/Multiport Switch4 */
   switch (CoPt_stAcvFrzTrbSt_C) {
      case 0: {
         S028152_Multiport_Switch4 = 0 /* 0. */;
         break;
      }
      case 1: {
         S028152_Multiport_Switch4 = S028142_Multiport_Switch[4];
         break;
      }
      case 2: {
         S028152_Multiport_Switch4 = S028142_Multiport_Switch[4] || S028142_Multiport_Switch[1];
         break;
      }
      case 3: {
         S028152_Multiport_Switch4 = S028142_Multiport_Switch[1];
         break;
      }
   }

   /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_0
      6_Gestion_Boucle_Air/Multiport Switch8 */
   switch (TraBVx_028_Ext_stTraTypCf_in) {
      case 0: {
         S028152_Multiport_Switch8 = S028152_Multiport_Switch4;
         break;
      }
      case 1: {
         S028152_Multiport_Switch8 = S028152_Multiport_Switch4;
         break;
      }
      case 2: {
         S028152_Multiport_Switch8 = S028152_Multiport_Switch4;
         break;
      }
      case 3: {
         S028152_Multiport_Switch8 = S028165_Logical_Operator13;
         break;
      }
      case 4: {
         S028152_Multiport_Switch8 = S028152_Multiport_Switch4;
         break;
      }
      case 5: {
         S028152_Multiport_Switch8 = S028152_Multiport_Switch4;
         break;
      }
      case 6: {
         S028152_Multiport_Switch8 = S028152_Multiport_Switch4;
         break;
      }
      case 7: {
         S028152_Multiport_Switch8 = S028152_Multiport_Switch4;
         break;
      }
   }

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_bFrzTrbSt */
   CoPt_bFrzTrbSt_out = S028152_Multiport_Switch8;
   S028152_Relational_Operator2 = S028140_Multiport_Switch[5] == 1 /* 1. */;

   /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_0
      6_Gestion_Boucle_Air/Multiport Switch3 */
   switch (CoPt_stAcvInhEGR_C) {
      case 0: {
         S028152_Multiport_Switch3 = 0 /* 0. */;
         break;
      }
      case 1: {
         S028152_Multiport_Switch3 = S028142_Multiport_Switch[4];
         break;
      }
      case 2: {
         S028152_Multiport_Switch3 = S028142_Multiport_Switch[4] || S028142_Multiport_Switch[1];
         break;
      }
      case 3: {
         S028152_Multiport_Switch3 = S028142_Multiport_Switch[1];
         break;
      }
   }
   S028152_Logical_Operator5 = (!(S028152_Relational_Operator2)) && S028152_Multiport_Switch3;
   #if TraBVx_bDCTAcv_SC

      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_Gesti
         on_Boucle_Air/Subsystem1/Switch2
         
         F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_06_Gestion_Boucl
         e_Air/Subsystem1/Switch2: Omitted comparison with constant. */
      if (S028140_Multiport_Switch[5] == 1) {
         S028164_Switch2 = S028142_Multiport_Switch[5] && S028166_Switch;
      }
      else {
         S028164_Switch2 = 1 /* 1. */;
      }
      S028164_Logical_Operator16 = (CoPt_stAcvInhEGR_C != 0 /* 0. */) && S028142_Multiport_Switch[1]
        && S028164_Switch2;
   #endif

 
   /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_0
      6_Gestion_Boucle_Air/Multiport Switch9 */
   switch (TraBVx_028_Ext_stTraTypCf_in) {
      case 0: {
         S028152_Multiport_Switch9 = S028152_Logical_Operator5;
         break;
      }
      case 1: {
         S028152_Multiport_Switch9 = S028152_Logical_Operator5;
         break;
      }
      case 2: {
         S028152_Multiport_Switch9 = S028152_Logical_Operator5;
         break;
      }
      case 3: {
         S028152_Multiport_Switch9 = S028164_Logical_Operator16;
         break;
      }
      case 4: {
         S028152_Multiport_Switch9 = S028152_Logical_Operator5;
         break;
      }
      case 5: {
         S028152_Multiport_Switch9 = S028152_Logical_Operator5;
         break;
      }
      case 6: {
         S028152_Multiport_Switch9 = S028152_Logical_Operator5;
         break;
      }
      case 7: {
         S028152_Multiport_Switch9 = S028152_Logical_Operator5;
         break;
      }
   }

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_bInhEGR */
   CoPt_bInhEGR_out = S028152_Multiport_Switch9;

   /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_0
      6_Gestion_Boucle_Air/Multiport Switch2 */
   switch (CoPt_stAcvFrzEGR_C) {
      case 0: {
         S028152_Multiport_Switch2 = 0 /* 0. */;
         break;
      }
      case 1: {
         S028152_Multiport_Switch2 = S028142_Multiport_Switch[4];
         break;
      }
      case 2: {
         S028152_Multiport_Switch2 = S028142_Multiport_Switch[4] || S028142_Multiport_Switch[1];
         break;
      }
      case 3: {
         S028152_Multiport_Switch2 = S028142_Multiport_Switch[1];
         break;
      }
   }
   CoPt_bFrzEGR_out = S028152_Multiport_Switch2 && S028152_Relational_Operator2;

   /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_0
      6_Gestion_Boucle_Air/Multiport Switch1 */
   switch (CoPt_stAcvSmkFil_C) {
      case 0: {
         S028152_Multiport_Switch1 = 0 /* 0. */;
         break;
      }
      case 1: {
         S028152_Multiport_Switch1 = S028142_Multiport_Switch[4];
         break;
      }
      case 2: {
         S028152_Multiport_Switch1 = S028142_Multiport_Switch[4] || S028142_Multiport_Switch[1];
         break;
      }
      case 3: {
         S028152_Multiport_Switch1 = S028142_Multiport_Switch[1];
         break;
      }
   }

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_bSmkFil */
   CoPt_bSmkFil_out = S028152_Multiport_Switch1;

   /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_04_Gestion_
      Coupure/Switch3
      
      F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_04_Gestion_Coupure/
      Switch3: Omitted comparison with constant. */
   if (S028142_Multiport_Switch[5]) {
      /* F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_04_Gestion_Coupu
         re/Switch3: Omitted upper saturation
         
         F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_04_Gestion_Coupu
         re/Switch3: Omitted lower saturation
         
         # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_noCylCutAuth */
      CoPt_noCylCutAuth_out = CoPt_noCylCutAuthNReg_C;
   }
   else {
      /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_04_Gesti
         on_Coupure/Switch2
         
         F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_04_Gestion_Coupu
         re/Switch2: Omitted comparison with constant. */
      if (S028142_Multiport_Switch[1]) {
         /* F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_04_Gestion_Co
            upure/Switch2: Omitted upper saturation
            
            F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_04_Gestion_Co
            upure/Switch2: Omitted lower saturation
            
            # combined # F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_
            04_Gestion_Coupure/Switch3: Omitted upper saturation
            
            F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_04_Gestion_Co
            upure/Switch3: Omitted lower saturation
            
            # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_noCylCutAuth */
         CoPt_noCylCutAuth_out = CoPt_noCylCutAuth_C;
      }
      else {
         /* # combined # F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_
            04_Gestion_Coupure/Switch3: Omitted upper saturation
            
            F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_04_Gestion_Co
            upure/Switch3: Omitted lower saturation
            
            # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_noCylCutAuth */
         CoPt_noCylCutAuth_out = -1 /* -1. */;
      }
   }
   CoPt_bInjCutDynAuth3_out = (!(S028142_Multiport_Switch[1])) && S028142_Multiport_Switch[6] &&
    (S028140_Multiport_Switch[11] == 2 /* 2. */) && (S028140_Multiport_Switch[12] == 3 /* 3. */);

   /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_03_Gestion_
      Agrement_Curatif/DetectSat/MinMax1 */
   if (Aux_I16 > 0) {
      S028162_MinMax1 = (UInt16) Aux_I16;
   }
   else {
      S028162_MinMax1 = 0 /* 0. */;
   }

   /* MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_03_Gestion_
      Agrement_Curatif/DetectSat/MinMax2 */
   if (256 /* 1. */ < S028162_MinMax1) {
      S028162_MinMax2 = 256 /* 1. */;
   }
   else {
      S028162_MinMax2 = S028162_MinMax1;
   }

   /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_03_Gestion_
      Agrement_Curatif/Switch2
      
      F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_03_Gestion_Agrement
      _Curatif/Switch2: Omitted comparison with constant. */
   if (((1 == TraBVx_028_TqSys_stTypPwtCf_in) && (2 == TraBVx_028_Ext_stGBxCf_in)) ||
    CoPt_bAcvAntiJerkExt_C) {
      /* F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_03_Gestion_Agrem
         ent_Curatif/Switch2: Omitted upper saturation
         
         F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_03_Gestion_Agrem
         ent_Curatif/Switch2: Omitted lower saturation
         
         # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_facAntiJerk */
      CoPt_facAntiJerk_out = TraBVx_028_CoPt_facAntiJerkExt_in;
   }
   else {
      /* F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_03_Gestion_Agrem
         ent_Curatif/Switch2: Omitted upper saturation
         
         F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_03_Gestion_Agrem
         ent_Curatif/Switch2: Omitted lower saturation
         
         # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_facAntiJerk */
      CoPt_facAntiJerk_out = S028162_MinMax2;
   }

   /* Switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_02_Gestion_
      Agrement_Preventif/Switch
      
      F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_02_Gestion_Agrement
      _Preventif/Switch: Omitted comparison with constant. */
   if (S028142_Multiport_Switch[6]) {
      /* SLLocal: Default storage class for local variables | Width: 8 */
      UInt8 S028149_Multiport_Switch;

      /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F0
         3_02_Gestion_Agrement_Preventif/Multiport Switch */
      switch (S028140_Multiport_Switch[12]) {
         case 0: {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_02_Gestion
               _Agrement_Preventif/Multiport Switch: Omitted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_02_Gestion
               _Agrement_Preventif/Multiport Switch: Omitted lower saturation */
            S028149_Multiport_Switch = CoPt_noDrivFilTypOp_C;
            break;
         }
         case 1: {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_02_Gestion
               _Agrement_Preventif/Multiport Switch: Omitted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_02_Gestion
               _Agrement_Preventif/Multiport Switch: Omitted lower saturation */
            S028149_Multiport_Switch = CoPt_noDrivFilTypRealSliping_C;
            break;
         }
         case 2: {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_02_Gestion
               _Agrement_Preventif/Multiport Switch: Omitted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_02_Gestion
               _Agrement_Preventif/Multiport Switch: Omitted lower saturation */
            S028149_Multiport_Switch = CoPt_noDrivFilTypPotSliping_C;
            break;
         }
         case 3: {
            /* F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_02_Gestion
               _Agrement_Preventif/Multiport Switch: Omitted upper saturation
               
               F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_02_Gestion
               _Agrement_Preventif/Multiport Switch: Omitted lower saturation */
            S028149_Multiport_Switch = CoPt_noDrivFilTypCls_C;
            break;
         }
         default: {
            /* Default case could be executed! In case, the output value of the block 'Multiport swi
               tch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_02_Ge
               stion_Agrement_Preventif/Multiport Switch' will be undefined */
         }
      }

      /* F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_02_Gestion_Agrem
         ent_Preventif/Switch: Omitted upper saturation
         
         F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_02_Gestion_Agrem
         ent_Preventif/Switch: Omitted lower saturation
         
         # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_noDrivFilTyp */
      CoPt_noDrivFilTyp_out = S028149_Multiport_Switch;
   }
   else {
      /* F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_02_Gestion_Agrem
         ent_Preventif/Switch: Omitted upper saturation
         
         F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_02_Gestion_Agrem
         ent_Preventif/Switch: Omitted lower saturation
         
         # combined # TargetLink outport: F00_Superviseur_Synthese/CoPt_noDrivFilTyp */
      CoPt_noDrivFilTyp_out = CoPt_noDrivFilTypNotTqTx_C;
   }
   S028148_Relational_Operator = S028140_Multiport_Switch[5] == 2 /* 2. */;

   /* Multiport switch: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_0
      1_Gestion_Decollage/Multiport Switch */
   switch (CoPt_stTakeOff_C) {
      case 0: {
         S028148_Multiport_Switch = S028161_Switch;
         break;
      }
      case 1: {
         S028148_Multiport_Switch = S028161_Switch || S028148_Relational_Operator;
         break;
      }
      case 2: {
         S028148_Multiport_Switch = S028148_Relational_Operator;
         break;
      }
   }

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_bTakeOff */
   CoPt_bTakeOff_out = S028148_Multiport_Switch;

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_rCnvTq */
   CoPt_rCnvTq_out = (UInt16) (SInt16) (S028144_Multiport_Switch[14] >> 3);

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_tqGBxLossNReg */
   Re_TraBVx_028_TEV_CoPt_tqGBxLossNReg_irv_out = CoPt_tqGBxLossNReg_irv_MP;

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_bAcvSptTakeOff */
   CoPt_bAcvSptTakeOff_out = S028142_Multiport_Switch[7];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_stCrawl */
   CoPt_stCrawl_out = (UInt8) S028140_Multiport_Switch[13];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_stCpl */
   CoPt_stCpl_out = (UInt8) S028140_Multiport_Switch[12];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_stGearRat */
   CoPt_stGearRat_out = (UInt8) S028140_Multiport_Switch[11];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_bTqTx */
   CoPt_bTqTx_out = S028142_Multiport_Switch[6];

   /* F00_Superviseur_Synthese/028/F01_01460_10_01241/F02_Synthese_Flux_BV/Rescaler */
   CoPt_noTypPIDGain_irv_MP = (UInt8) S028140_Multiport_Switch[10];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_noTypPIDGain */
   Re_TraBVx_028_TEV_CoPt_noTypPIDGain_irv_out = CoPt_noTypPIDGain_irv_MP;

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_stDragRed */
   CoPt_stDragRed_out = (UInt8) S028140_Multiport_Switch[9];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_tqCnvClu */
   CoPt_tqCnvClu_out = S028144_Multiport_Switch[12];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_posnLev */
   CoPt_posnLev_out = (UInt8) S028140_Multiport_Switch[8];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_nTrb */
   CoPt_nTrb_out = (UInt16) S028144_Multiport_Switch[11];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_stCnvCluFil */
   CoPt_stCnvCluFil_out = (UInt8) S028140_Multiport_Switch[7];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_tOilGBx */
   CoPt_tOilGBx_out = S028144_Multiport_Switch[10];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_stGBxMod */
   CoPt_stGBxMod_out = (UInt8) S028140_Multiport_Switch[6];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_nPrimShaft */
   CoPt_nPrimShaft_out = (UInt16) (SInt16) (S028144_Multiport_Switch[9] >> 2);

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_tqReqClu */
   CoPt_tqReqClu_out = S028144_Multiport_Switch[8];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_tqMaxClu */
   CoPt_tqMaxClu_out = S028144_Multiport_Switch[7];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_nTar */
   CoPt_nTar_out = (UInt16) S028144_Multiport_Switch[6];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_bAcvNRegReq */
   CoPt_bAcvNRegReq_out = S028142_Multiport_Switch[5];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_tqMaxGBxAir */
   CoPt_tqMaxGBxAir_out = S028144_Multiport_Switch[5];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_tqMaxGBx_nReg */
   CoPt_tqMaxGBx_nReg_out = S028144_Multiport_Switch[4];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_tqAirReqGBx */
   Re_TraBVx_028_TEV_CoPt_tqAirReqGBx_out = S028144_Multiport_Switch[3];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_tqAirMaxGBx */
   CoPt_tqAirMaxGBx_out = S028144_Multiport_Switch[2];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_tqReqGBx */
   Re_TraBVx_028_TEV_CoPt_tqReqGBx_out = S028144_Multiport_Switch[1];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_tqMaxGBx */
   CoPt_tqMaxGBx_out = S028144_Multiport_Switch[0];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_bPrepSIP */
   CoPt_bPrepSIP_out = S028142_Multiport_Switch[4];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_bDiagSIPORng */
   CoPt_bDiagSIPORng_out = S028142_Multiport_Switch[2];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_bSIP */
   CoPt_bSIP_out = S028142_Multiport_Switch[1];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_stGSTyp */
   CoPt_stGSTyp_out = (UInt8) S028140_Multiport_Switch[5];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_stPhaGS */
   Re_TraBVx_028_TEV_CoPt_stPhaGS_irv_out = CoPt_stPhaGS_irv_MP;

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_noEgdGear */
   CoPt_noEgdGear_out = S028140_Multiport_Switch[3];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_stClu */
   CoPt_stClu_out = (UInt8) S028140_Multiport_Switch[2];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_noTarGear */
   CoPt_noTarGear_out = S028140_Multiport_Switch[1];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_bFrzAC */
   CoPt_bFrzAC_out = S028142_Multiport_Switch[0];

   /* TargetLink outport: F00_Superviseur_Synthese/CoPt_idxPtSpt */
   CoPt_idxPtSpt_out = (UInt8) S028140_Multiport_Switch[0];

   /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_01_Gest
      ion_Decollage/NegHys/BasculeRS/UnitDelay1 */
   X_S028161_UnitDelay1 = 1 /* 1. */;

   /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_01_Gest
      ion_Decollage/NegHys/BasculeRS/UnitDelay */
   X_S028161_UnitDelay = S028161_Switch;

   /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_11_Gest
      ion_Mode_Warm_Up/Counter2/Unit Delay 
      
      # combined # MinMax: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F0
      3_11_Gestion_Mode_Warm_Up/Counter2/DetectSat3/MinMax2
      
      F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_11_Gestion_Mode_War
      m_Up/Counter2/DetectSat3/MinMax2: Signal of the second input is always smaller than the first 
      input signal. Only using the second input signal. */
   X_S028177_Unit_Delay = S028184_MinMax1;

   /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_11_Gest
      ion_Mode_Warm_Up/Counter1/rising_edge/UnitDelay */
   X_S028181_UnitDelay = TraBVx_028_EOM_bTWCHeatPha_in;

   /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_11_Gest
      ion_Mode_Warm_Up/Counter1/Unit Delay */
   X_S028176_Unit_Delay = S028180_MinMax2;

   /* Unit delay: F00_Superviseur_Synthese/028/F01_01460_10_01241/F03_Gestion_Impacts_BV/F03_03_Gest
      ion_Agrement_Curatif/UnitDelay */
   X_S028150_UnitDelay = S028162_MinMax2;
}

#define TRABVX_STOP_SEC_CODE
#include "TraBVx_MemMap.h"

/**************************************************************************************************\
 ***  FUNCTION:
 ***      TraBVx_028_FctVarInit
 *** 
 ***  DESCRIPTION:
 ***      AR_IF_GLOBAL_32BIT
 *** 
 ***  PARAMETERS:
 ***      Type               Name                Description
 ***      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 ***
 ***  RETURNS:
 ***      Void
 ***
 ***  SETTINGS:
 ***
\**************************************************************************************************/

#define TRABVX_START_SEC_CODE
#include "TraBVx_MemMap.h"
Void TraBVx_028_FctVarInit(Void)
{
   CoPt_TqReqGBxAMT = 0 /* 0. */;
   CoPt_bAcvDynTqResCrawl_out = 0 /* 0. */;
   CoPt_bAcvIdlCrawl_out = 0 /* 0. */;
   CoPt_bAcvNRegReqAMT = 0 /* 0. */;
   CoPt_bAcvNRegReqAT = 0 /* 0. */;
   CoPt_bAcvNRegReqDCT = 0 /* 0. */;
   CoPt_bAcvNRegReqHyb = 0 /* 0. */;
   CoPt_bAcvNRegReqMT = 0 /* 0. */;
   CoPt_bAcvNRegReq_out = 0 /* 0. */;
   CoPt_bAcvSptTakeOffAMT = 0 /* 0. */;
   CoPt_bAcvSptTakeOffAT = 0 /* 0. */;
   CoPt_bAcvSptTakeOffDCT = 0 /* 0. */;
   CoPt_bAcvSptTakeOffHyb = 0 /* 0. */;
   CoPt_bAcvSptTakeOffMT = 0 /* 0. */;
   CoPt_bAcvSptTakeOff_out = 0 /* 0. */;
   CoPt_bAcvStatTqResCrawl_out = 0 /* 0. */;
   CoPt_bAcvTqNCordDCT = 0 /* 0. */;
   CoPt_bAcvTqNCord_out = 0 /* 0. */;
   CoPt_bAcvWupMod_out = 1 /* 1. */;
   CoPt_bAuthCrawl_out = 1 /* 1. */;
   CoPt_bBrioUHAuth_out = 0 /* 0. */;
   CoPt_bDftSIPORngAMT = 0 /* 0. */;
   CoPt_bDftSIPORngAT = 0 /* 0. */;
   CoPt_bDftSIPORngHyb = 0 /* 0. */;
   CoPt_bDftSIPORngMT = 0 /* 0. */;
   CoPt_bDiagAcvSIPORngAMT = 1 /* 1. */;
   CoPt_bDiagAcvSIPORngAT = 1 /* 1. */;

   /* results from
      F00_Superviseur_Synthese/028/Constant7 */
   #if TraBVx_bHybAcv_SC
      CoPt_bDiagAcvSIPORngHyb = 1 /* 1. */;
   #endif

 
   /* TraBVx_bHybAcv_SC */
   CoPt_bDiagAcvSIPORngMT = 1 /* 1. */;
   CoPt_bDiagSIPORng_out = 0 /* 0. */;
   CoPt_bEngCrawlAuthDCT = 0 /* 0. */;
   CoPt_bEngCrawlAuth_out = 0 /* 0. */;
   CoPt_bFrzACAMT = 0 /* 0. */;
   CoPt_bFrzACAT = 0 /* 0. */;
   CoPt_bFrzACDCT = 0 /* 0. */;
   CoPt_bFrzACHyb = 0 /* 0. */;
   CoPt_bFrzACMT = 0 /* 0. */;
   CoPt_bFrzAC_out = 0 /* 0. */;
   CoPt_bFrzEGR_out = 0 /* 0. */;
   CoPt_bFrzTrbSt_out = 0 /* 0. */;
   CoPt_bInhACDCT = 0 /* 0. */;
   CoPt_bInhEGR_out = 0 /* 0. */;
   CoPt_bInhNCross_irv_MP = 1 /* 1. */;
   CoPt_bInhRecup_out = 0 /* 0. */;
   CoPt_bInjCutDynAuth3_out = 1 /* 1. */;
   CoPt_bPrepSIPAMT = 0 /* 0. */;
   CoPt_bPrepSIPAT = 0 /* 0. */;
   CoPt_bPrepSIPHyb = 0 /* 0. */;
   CoPt_bPrepSIPMT = 0 /* 0. */;
   CoPt_bPrepSIP_out = 0 /* 0. */;
   CoPt_bPrfModReq_out = 0 /* 0. */;
   CoPt_bSIPAMT = 0 /* 0. */;
   CoPt_bSIPAT = 0 /* 0. */;
   CoPt_bSIPDCT = 0 /* 0. */;
   CoPt_bSIPHyb = 0 /* 0. */;
   CoPt_bSIPMT = 0 /* 0. */;
   CoPt_bSIP_out = 0 /* 0. */;
   CoPt_bSmkFil_out = 0 /* 0. */;
   CoPt_bSpdVehLoDetDCT = 0 /* 0. */;
   CoPt_bSpdVehLoDet_out = 0 /* 0. */;
   CoPt_bTakeOff_out = 0 /* 0. */;
   CoPt_bTqAltFrzReq_out = 0 /* 0. */;
   CoPt_bTqAltGrdLimReq_out = 0 /* 0. */;
   CoPt_bTqTxAMT = 0 /* 0. */;
   CoPt_bTqTxAT = 0 /* 0. */;
   CoPt_bTqTxDCT = 0 /* 0. */;
   CoPt_bTqTxHyb = 0 /* 0. */;
   CoPt_bTqTxMT = 0 /* 0. */;
   CoPt_bTqTx_out = 0 /* 0. */;
   CoPt_facAntiJerk_out = 256 /* 1. */;
   CoPt_idxPrfGBxMsg_out = 128 /* 1. */;
   CoPt_idxPtSptAMT = 0 /* 0. */;
   CoPt_idxPtSptAT = 0 /* 0. */;
   CoPt_idxPtSptDCT = 0 /* 0. */;
   CoPt_idxPtSptHyb = 0 /* 0. */;
   CoPt_idxPtSptMT = 0 /* 0. */;
   CoPt_idxPtSpt_out = 0 /* 0. */;
   CoPt_nMinTqMaxGBxMsg_out = 0 /* 0. */;
   CoPt_nPrimShaftAMT = 0 /* 0. */;
   CoPt_nPrimShaftAT = 0 /* 0. */;
   CoPt_nPrimShaftDCT = 0 /* 0. */;
   CoPt_nPrimShaftHyb = 0 /* 0. */;
   CoPt_nPrimShaftMT = 0 /* 0. */;
   CoPt_nPrimShaftTarDCT = 0 /* 0. */;
   CoPt_nPrimShaft_out = 0 /* 0. */;
   CoPt_nTarAMT = 3000 /* 750. */;
   CoPt_nTarAT = 3000 /* 750. */;
   CoPt_nTarDCT = 0 /* 0. */;
   CoPt_nTarHyb = 3000 /* 750. */;
   CoPt_nTarMT = 3000 /* 750. */;
   CoPt_nTar_out = 0 /* 0. */;
   CoPt_nTrbAMT = 0 /* 0. */;
   CoPt_nTrbAT = 0 /* 0. */;
   CoPt_nTrbHyb = 0 /* 0. */;
   CoPt_nTrbMT = 0 /* 0. */;
   CoPt_nTrb_out = 0 /* 0. */;
   CoPt_noCylCutAuth_out = -1 /* -1. */;
   CoPt_noDrivFilTyp_out = 0 /* 0. */;
   CoPt_noEgdGearAMT = 0 /* 0. */;
   CoPt_noEgdGearAT = 0 /* 0. */;
   CoPt_noEgdGearDCT = 0 /* 0. */;
   CoPt_noEgdGearHyb = 0 /* 0. */;
   CoPt_noEgdGearMT = 0 /* 0. */;
   CoPt_noEgdGear_out = 0 /* 0. */;
   CoPt_noTarGearAMT = 0 /* 0. */;
   CoPt_noTarGearAT = 0 /* 0. */;
   CoPt_noTarGearDCT = 0 /* 0. */;
   CoPt_noTarGearHyb = 0 /* 0. */;
   CoPt_noTarGearMT = 0 /* 0. */;
   CoPt_noTarGear_out = 0 /* 0. */;
   CoPt_noTypPIDGainAMT = 0 /* 0. */;
   CoPt_noTypPIDGainAT = 0 /* 0. */;
   CoPt_noTypPIDGainDCT = 0 /* 0. */;
   CoPt_noTypPIDGainHyb = 0 /* 0. */;
   CoPt_noTypPIDGainMT = 0 /* 0. */;
   CoPt_posnLevAMT = 0 /* 0. */;
   CoPt_posnLevAT = 0 /* 0. */;
   CoPt_posnLevDCT = 0 /* 0. */;
   CoPt_posnLevHyb = 0 /* 0. */;
   CoPt_posnLevMT = 6 /* 6. */;
   CoPt_posnLev_out = 0 /* 0. */;
   CoPt_rCnvTqAMT = 1 /* 0.0078125 */;
   CoPt_rCnvTqAT = 1 /* 0.0078125 */;
   CoPt_rCnvTqDCT = 0 /* 0. */;
   CoPt_rCnvTqHyb = 1 /* 0.0078125 */;
   CoPt_rCnvTqMT = 1 /* 0.0078125 */;
   CoPt_rCnvTq_out = 1 /* 0.0078125 */;
   CoPt_stCluAMT = 0 /* 0. */;
   CoPt_stCluAT = 0 /* 0. */;
   CoPt_stCluDCT = 0 /* 0. */;
   CoPt_stCluHyb = 0 /* 0. */;
   CoPt_stCluMT = 0 /* 0. */;
   CoPt_stClu_out = 0 /* 0. */;
   CoPt_stCnvCluFilAMT = 0 /* 0. */;
   CoPt_stCnvCluFilAT = 0 /* 0. */;
   CoPt_stCnvCluFilHyb = 0 /* 0. */;
   CoPt_stCnvCluFilMT = 0 /* 0. */;
   CoPt_stCnvCluFil_out = 0 /* 0. */;
   CoPt_stCplAMT = 0 /* 0. */;
   CoPt_stCplAT = 0 /* 0. */;
   CoPt_stCplDCT = 0 /* 0. */;
   CoPt_stCplHyb = 0 /* 0. */;
   CoPt_stCplMT = 0 /* 0. */;
   CoPt_stCpl_out = 0 /* 0. */;
   CoPt_stCrawlAMT = 0 /* 0. */;
   CoPt_stCrawlAT = 0 /* 0. */;
   CoPt_stCrawlDCT = 0 /* 0. */;
   CoPt_stCrawlHyb = 0 /* 0. */;
   CoPt_stCrawlMT = 0 /* 0. */;
   CoPt_stCrawl_out = 0 /* 0. */;
   CoPt_stDragRedAMT = 0 /* 0. */;
   CoPt_stDragRedAT = 0 /* 0. */;
   CoPt_stDragRedHyb = 0 /* 0. */;
   CoPt_stDragRedMT = 0 /* 0. */;
   CoPt_stDragRed_out = 0 /* 0. */;
   CoPt_stDrvTra_out = 0 /* 0. */;
   CoPt_stGBxModAMT = 0 /* 0. */;
   CoPt_stGBxModAT = 0 /* 0. */;
   CoPt_stGBxModDCT = 0 /* 0. */;
   CoPt_stGBxModHyb = 0 /* 0. */;
   CoPt_stGBxModMT = 0 /* 0. */;
   CoPt_stGBxMod_out = 0 /* 0. */;
   CoPt_stGSTypAMT = 5 /* 5. */;
   CoPt_stGSTypAT = 5 /* 5. */;
   CoPt_stGSTypDCT = 0 /* 0. */;
   CoPt_stGSTypHyb = 5 /* 5. */;
   CoPt_stGSTypMT = 5 /* 5. */;
   CoPt_stGSTyp_out = 5 /* 5. */;
   CoPt_stGearRatAMT = 0 /* 0. */;
   CoPt_stGearRatAT = 0 /* 0. */;
   CoPt_stGearRatDCT = 0 /* 0. */;
   CoPt_stGearRatHyb = 0 /* 0. */;
   CoPt_stGearRatMT = 0 /* 0. */;
   CoPt_stGearRat_out = 0 /* 0. */;
   CoPt_stPhaGSAMT = 2 /* 2. */;
   CoPt_stPhaGSAT = 2 /* 2. */;
   CoPt_stPhaGSDCT = 0 /* 0. */;
   CoPt_stPhaGSHyb = 2 /* 2. */;
   CoPt_stPhaGSMT = 2 /* 2. */;
   CoPt_stVehDirEstimDCT = 0 /* 0. */;
   CoPt_stVehDirEstim_out = 0 /* 0. */;
   CoPt_stVoltAltBoostReq_out = 0 /* 0. */;
   CoPt_tOilGBxAMT = 160 /* 40. */;
   CoPt_tOilGBxAT = 160 /* 40. */;
   CoPt_tOilGBxDCT = 0 /* 0. */;
   CoPt_tOilGBxHyb = 160 /* 40. */;
   CoPt_tOilGBxMT = 160 /* 40. */;
   CoPt_tOilGBx_out = 160 /* 40. */;
   CoPt_tiDeacPrfMod_out = 1 /* 0.01 */;
   CoPt_tqAirMaxGBxAMT = 32000 /* 2000. */;
   CoPt_tqAirMaxGBxAT = 32000 /* 2000. */;
   CoPt_tqAirMaxGBxHyb = 32000 /* 2000. */;
   CoPt_tqAirMaxGBxMT = 32000 /* 2000. */;
   CoPt_tqAirMaxGBx_out = 32000 /* 2000. */;
   CoPt_tqAirReqGBxAMT = 0 /* 0. */;
   CoPt_tqAirReqGBxAT = 0 /* 0. */;
   CoPt_tqAirReqGBxDCT = 0 /* 0. */;
   CoPt_tqAirReqGBxHyb = 0 /* 0. */;
   CoPt_tqAirReqGBxMT = 0 /* 0. */;
   CoPt_tqCnvCluAMT = 0 /* 0. */;
   CoPt_tqCnvCluAT = 0 /* 0. */;
   CoPt_tqCnvCluHyb = 0 /* 0. */;
   CoPt_tqCnvCluMT = 0 /* 0. */;
   CoPt_tqCnvClu_out = 0 /* 0. */;
   CoPt_tqFfNRegDCT = 0 /* 0. */;

   /* results from
      F00_Superviseur_Synthese/028/Constant5 */
   #if TraBVx_bDCTAcv_SC
      CoPt_tqFfNRegDCTTyp1 = 0 /* 0. */;
      CoPt_tqFfNRegDCTTyp2 = 0 /* 0. */;
   #endif

 
   /* TraBVx_bDCTAcv_SC */
   CoPt_tqFfNReg_out = 0 /* 0. */;
   CoPt_tqGBxLossNRegAMT = 0 /* 0. */;
   CoPt_tqGBxLossNRegAT = 0 /* 0. */;
   CoPt_tqGBxLossNRegDCT = 0 /* 0. */;
   CoPt_tqGBxLossNRegHyb = 0 /* 0. */;
   CoPt_tqGBxLossNRegMT = 0 /* 0. */;
   CoPt_tqMaxCluAMT = 0 /* 0. */;
   CoPt_tqMaxCluAT = 0 /* 0. */;
   CoPt_tqMaxCluDCT = 0 /* 0. */;
   CoPt_tqMaxCluHyb = 0 /* 0. */;
   CoPt_tqMaxCluMT = 0 /* 0. */;
   CoPt_tqMaxClu_out = 0 /* 0. */;
   CoPt_tqMaxGBxAMT = 32000 /* 2000. */;
   CoPt_tqMaxGBxAT = 32000 /* 2000. */;
   CoPt_tqMaxGBxAirAMT = 32000 /* 2000. */;
   CoPt_tqMaxGBxAirAT = 32000 /* 2000. */;
   CoPt_tqMaxGBxAirHyb = 32000 /* 2000. */;
   CoPt_tqMaxGBxAirMT = 32000 /* 2000. */;
   CoPt_tqMaxGBxAir_out = 32000 /* 2000. */;
   CoPt_tqMaxGBxDCT = 0 /* 0. */;
   CoPt_tqMaxGBxHyb = 32000 /* 2000. */;
   CoPt_tqMaxGBxMT = 32000 /* 2000. */;
   CoPt_tqMaxGBx_nRegAMT = 32000 /* 2000. */;
   CoPt_tqMaxGBx_nRegAT = 32000 /* 2000. */;
   CoPt_tqMaxGBx_nRegDCT = 0 /* 0. */;
   CoPt_tqMaxGBx_nRegHyb = 32000 /* 2000. */;
   CoPt_tqMaxGBx_nRegMT = 32000 /* 2000. */;
   CoPt_tqMaxGBx_nReg_out = 32000 /* 2000. */;
   CoPt_tqMaxGBx_out = 0 /* 0. */;
   CoPt_tqMinGBxMsg_out = 0 /* 0. */;
   CoPt_tqReqCluAMT = 0 /* 0. */;
   CoPt_tqReqCluAT = 0 /* 0. */;
   CoPt_tqReqCluDCT = 0 /* 0. */;
   CoPt_tqReqCluHyb = 0 /* 0. */;
   CoPt_tqReqCluMT = 0 /* 0. */;
   CoPt_tqReqClu_out = 0 /* 0. */;
   CoPt_tqReqGBxAT = 0 /* 0. */;
   CoPt_tqReqGBxDCT = 0 /* 0. */;
   CoPt_tqReqGBxHyb = 0 /* 0. */;
   CoPt_tqReqGBxMT = 0 /* 0. */;
   DD_S028108_CoP__AMT_T_lastIndex = 0 /* 0. */;
   DD_S028109_CoP__AMT_M_lastInd_a = 0 /* 0. */;
   DD_S028109_CoP__AMT_M_lastInd_b = 0 /* 0. */;
   DD_S028109_CoP__AMT_M_lastInd_c = 0 /* 0. */;
   DD_S028109_CoP__AMT_M_lastInd_d = 0 /* 0. */;
   DD_S028109_CoP__AMT_M_lastInd_e = 0 /* 0. */;
   DD_S028109_CoP__AMT_M_lastIndex = 0 /* 0. */;
   DD_S028110_CoP__AMT_M_lastInd_a = 0 /* 0. */;
   DD_S028110_CoP__AMT_M_lastInd_b = 0 /* 0. */;
   DD_S028110_CoP__AMT_M_lastInd_c = 0 /* 0. */;
   DD_S028110_CoP__AMT_M_lastInd_d = 0 /* 0. */;
   DD_S028110_CoP__AMT_M_lastInd_e = 0 /* 0. */;
   DD_S028110_CoP__AMT_M_lastIndex = 0 /* 0. */;
   DD_S028110_CoP__AMT_T_lastIndex = 0 /* 0. */;
   DD_S028111_CoP__AMT_M_lastInd_a = 0 /* 0. */;
   DD_S028111_CoP__AMT_M_lastInd_b = 0 /* 0. */;
   DD_S028111_CoP__AMT_M_lastInd_c = 0 /* 0. */;
   DD_S028111_CoP__AMT_M_lastInd_d = 0 /* 0. */;
   DD_S028111_CoP__AMT_M_lastInd_e = 0 /* 0. */;
   DD_S028111_CoP__AMT_M_lastIndex = 0 /* 0. */;
   DD_S028111_CoP__AMT_T_lastIndex = 0 /* 0. */;
   DD_S028112_CoP__AMT_M_lastInd_a = 0 /* 0. */;
   DD_S028112_CoP__AMT_M_lastInd_b = 0 /* 0. */;
   DD_S028112_CoP__AMT_M_lastInd_c = 0 /* 0. */;
   DD_S028112_CoP__AMT_M_lastInd_d = 0 /* 0. */;
   DD_S028112_CoP__AMT_M_lastInd_e = 0 /* 0. */;
   DD_S028112_CoP__AMT_M_lastIndex = 0 /* 0. */;
   DD_S028112_CoP__AMT_T_lastIndex = 0 /* 0. */;
   DD_S02811_CoPt__tAT_T_lastIndex = 0 /* 0. */;
   DD_S028150_CoP__cAJ_T_lastIndex = 0 /* 0. */;
   DD_S028150_CoP__ing_T_lastInd_a = 0 /* 0. */;
   DD_S028150_CoP__ing_T_lastIndex = 0 /* 0. */;
   DD_S028154_CoP__awl_M_lastInd_a = 0 /* 0. */;
   DD_S028154_CoP__awl_M_lastIndex = 0 /* 0. */;
   DD_S028158_CoP__Max_M_lastInd_a = 0 /* 0. */;
   DD_S028158_CoP__Max_M_lastIndex = 0 /* 0. */;

   /* results from
      F00_Superviseur_Synthese/028/Constant7 */
   #if TraBVx_bHybAcv_SC
      DD_S028192_CoP__Hyb_T_lastIndex = 0 /* 0. */;
      DD_S028208_CoP__Hyb_T_lastIndex = 0 /* 0. */;
      DD_S028211_CoP__Hyb_T_lastIndex = 0 /* 0. */;
   #endif

 
   /* TraBVx_bHybAcv_SC */
   DD_S02842_CoPt__SIP_T_lastIndex = 0 /* 0. */;
   DD_S02844_CoPt__Rng_T_lastIndex = 0 /* 0. */;
   DD_S02845_CoPt__Lim_T_lastIndex = 0 /* 0. */;
   DD_S02845_CoPt__mHi_T_lastIndex = 0 /* 0. */;
   DD_S02845_CoPt__mLo_T_lastIndex = 0 /* 0. */;
   DD_S02863_CoPt__qMT_T_lastIndex = 0 /* 0. */;
   DD_S02877_CoPt__AMT_T_lastIndex = 0 /* 0. */;
   DD_S02897_CoPt__AMT_T_lastIndex = 0 /* 0. */;
   IF_S028199_Constant2 = 1 /* 1. */;
   IF_S028234_Constant10 = 0 /* 0. */;
   IF_S028234_Constant11 = 0 /* 0. */;
   IF_S028234_Constant5 = 0 /* 0. */;
   IF_S028234_Constant6 = 0 /* 0. */;
   IF_S028242_Constant = 0 /* 0. */;
   IF_S028242_Constant2 = 0 /* 0. */;
   Re_TraBVx_028_TEV_CoPt_bInhNCross_irv_out = 0 /* 0. */;
   Re_TraBVx_028_TEV_CoPt_noTypPIDGain_irv_out = 0 /* 0. */;
   Re_TraBVx_028_TEV_CoPt_stPhaGS_irv_out = 2 /* 2. */;
   Re_TraBVx_028_TEV_CoPt_tqAirReqGBx_out = 0 /* 0. */;
   Re_TraBVx_028_TEV_CoPt_tqGBxLossNReg_irv_out = 0 /* 0. */;
   Re_TraBVx_028_TEV_CoPt_tqReqGBx_out = 0 /* 0. */;
   S028107_ROWD = 0 /* 0. */;
   S028164_Logical_Operator16 = 0 /* 0. */;
   S028165_Logical_Operator13 = 0 /* 0. */;

   /* results from
      F00_Superviseur_Synthese/028/Constant5 */
   #if TraBVx_bDCTAcv_SC
      S028166_Switch = 0 /* 0. */;
   #endif

 
   /* TraBVx_bDCTAcv_SC */
   S0285_ROWD = 0 /* 0. */;
   TraBVx_028_CoCha_tqEfcAirReq_in = 0 /* 0. */;
   TraBVx_028_CoPtUH_bRStrtTypAT_in = 0 /* 0. */;
   TraBVx_028_CoPt_facAntiJerkExt_in = 0 /* 0. */;

   /* results from
      F00_Superviseur_Synthese/028/Constant5 */
   #if TraBVx_bDCTAcv_SC
      TraBVx_028_CoVSCtl_tqSIPTar_in = 0 /* 0. */;
   #endif

 
   /* TraBVx_bDCTAcv_SC */
   TraBVx_028_EOM_bTWCHeatPha_in = 0 /* 0. */;
   TraBVx_028_EOM_tiEngRun_in = 0 /* 0. */;
   TraBVx_028_EngLim_tqEfcMaxNReg_in = 0 /* 0. */;
   TraBVx_028_EngLim_tqEfcMinCurCutOffTrv_in = 0 /* 0. */;
   TraBVx_028_EngLim_tqEfcMinCurTrv_in = 0 /* 0. */;
   TraBVx_028_EngLim_tqEfcNRegTakeOffLim_in = 0 /* 0. */;
   TraBVx_028_Ext_stGBxCf_in = 0 /* 0. */;
   TraBVx_028_Ext_stTraTypCf_in = 0 /* 0. */;
   TraBVx_028_Ext_tAir_in = 0 /* 0. */;
   TraBVx_028_Ext_tCoMes_in = 0 /* 0. */;
   TraBVx_028_FRM_bInhCoPtCrawl_in = 0 /* 0. */;
   TraBVx_028_TqSys_bAcvOvbReq_in = 0 /* 0. */;

   /* results from
      F00_Superviseur_Synthese/028/Constant7 */
   #if TraBVx_bHybAcv_SC
      TraBVx_028_TqSys_stStrtEngTyp_in = 0 /* 0. */;
   #endif

 
   /* TraBVx_bHybAcv_SC */
   TraBVx_028_TqSys_stTypPwtCf_in = 0 /* 0. */;
   TraBVx_028_TqSys_tiDeacOvbReq_in = 0 /* 0. */;
   TraBVx_028_TqSys_tqEfcIdl_in = 0 /* 0. */;

   /* results from
      F00_Superviseur_Synthese/028/Constant5
      F00_Superviseur_Synthese/028/Constant7 */
   #ifdef S0280__B_AUX
      TraBVx_028_Tra_bNRegTyp_in = 0 /* 0. */;
   #endif

 
   /* S0280__B_AUX */
   TraBVx_028_Tra_stClu_in = 0 /* 0. */;
   TraBVx_028_Tra_stCrawl_in = 0 /* 0. */;
   TraBVx_028_Tra_stPhaGearShift_in = 0 /* 0. */;
   TraBVx_028_Tra_tqMaxClu_in = 0 /* 0. */;
   TraBVx_028_Tra_tqReqClu_in = 0 /* 0. */;

   /* results from
      F00_Superviseur_Synthese/028/Constant5 */
   #if TraBVx_bDCTAcv_SC
      UnitDelay = 0 /* 0. */;
   #endif

 
   /* TraBVx_bDCTAcv_SC */

   /* results from
      F00_Superviseur_Synthese/028/Constant7 */
   #if TraBVx_bHybAcv_SC
      UnitDelay1 = 0 /* 0. */;
   #endif

 
   /* TraBVx_bHybAcv_SC */

   /* results from
      F00_Superviseur_Synthese/028/Constant5 */
   #if TraBVx_bDCTAcv_SC
      UnitDelay125 = 0 /* 0. */;
      UnitDelay126 = 0 /* 0. */;
      UnitDelay127 = 0 /* 0. */;
      UnitDelay141 = 0 /* 0. */;
   #endif

 
   /* TraBVx_bDCTAcv_SC */

   /* results from
      F00_Superviseur_Synthese/028/Constant7 */
   #if TraBVx_bHybAcv_SC
      UnitDelay2 = 0 /* 0. */;
      UnitDelay3 = 0 /* 0. */;
   #endif

 
   /* TraBVx_bHybAcv_SC */
   UnitDelay4 = 0 /* 0. */;
   UnitDelay5 = 0 /* 0. */;

   /* results from
      F00_Superviseur_Synthese/028/Constant5 */
   #if TraBVx_bDCTAcv_SC
      UnitDelay51 = 0 /* 0. */;
      UnitDelay56 = 0 /* 0. */;
   #endif

 
   /* TraBVx_bDCTAcv_SC */
   UnitDelay6 = 0 /* 0. */;

   /* results from
      F00_Superviseur_Synthese/028/Constant5 */
   #if TraBVx_bDCTAcv_SC
      UnitDelay62 = 0 /* 0. */;
   #endif

 
   /* TraBVx_bDCTAcv_SC */
   UnitDelay8 = 0 /* 0. */;
   UnitDelay9 = 0 /* 0. */;

   /* results from
      F00_Superviseur_Synthese/028/Constant5 */
   #if TraBVx_bDCTAcv_SC
      UnitDelay91 = 0 /* 0. */;
      UnitDelay92 = 0 /* 0. */;
      UnitDelay93 = 0 /* 0. */;
   #endif

 
   /* TraBVx_bDCTAcv_SC */
   UnitDelay_stCnvCluFilAT = 0 /* 0. */;
   X_S028100_UnitDelay = 0 /* 0. */;
   X_S028101_UnitDelay = 0 /* 0. */;
   X_S028105_UnitDelay = 0 /* 0. */;
   X_S028123_UnitDelay = 0 /* 0. */;
   X_S028124_Unit_Delay1 = 0 /* 0. */;
   X_S028124_Unit_Delay2 = 0 /* 0. */;
   X_S028125_UnitDelay = 0 /* 0. */;
   X_S028125_UnitDelay1 = 0 /* 0. */;
   X_S028126_Unit_Delay = 0 /* 0. */;
   X_S028128_UnitDelay = 0 /* 0. */;
   X_S028132_UnitDelay = 0 /* 0. */;
   X_S028135_UnitDelay = 0 /* 0. */;
   X_S028136_Unit_Delay1 = 0 /* 0. */;
   X_S028136_Unit_Delay2 = 0 /* 0. */;
   X_S028150_UnitDelay = 0 /* 0. */;
   X_S028161_UnitDelay = 0 /* 0. */;
   X_S028161_UnitDelay1 = 0 /* 0. */;

   /* results from
      F00_Superviseur_Synthese/028/Constant5 */
   #if TraBVx_bDCTAcv_SC
      X_S028163_UnitDelay1 = 0 /* 0. */;
      X_S028166_UnitDelay = 1 /* 1. */;
      X_S028166_UnitDelay1 = 0 /* 0. */;
      X_S028167_Unit_Delay = 0 /* 0. */;
      X_S028168_UnitDelay = 0 /* 0. */;
      X_S028169_UnitDelay = 0 /* 0. */;
      X_S028170_UnitDelay = 0 /* 0. */;
      X_S028171_UnitDelay = 0 /* 0. */;
      X_S028175_UnitDelay = 0 /* 0. */;
   #endif

 
   /* TraBVx_bDCTAcv_SC */
   X_S028176_Unit_Delay = 0 /* 0. */;
   X_S028177_Unit_Delay = 0 /* 0. */;
   X_S028181_UnitDelay = 0 /* 0. */;

   /* results from
      F00_Superviseur_Synthese/028/Constant7 */
   #if TraBVx_bHybAcv_SC
      X_S028199_UnitDelay = 0 /* 0. */;
      X_S028212_UnitDelay = 1 /* 1. */;
      X_S028212_UnitDelay1 = 0 /* 0. */;
      X_S028213_Unit_Delay = 0 /* 0. */;
      X_S028214_UnitDelay = 0 /* 0. */;
      X_S028215_UnitDelay = 0 /* 0. */;
      X_S028219_UnitDelay = 0 /* 0. */;
      X_S028221_Unit_Delay = 0 /* 0. */;
      X_S028223_UnitDelay = 0 /* 0. */;
      X_S028227_UnitDelay = 0 /* 0. */;
      X_S028230_UnitDelay = 0 /* 0. */;
      X_S028231_Unit_Delay1 = 0 /* 0. */;
      X_S028231_Unit_Delay2 = 0 /* 0. */;
   #endif

 
   /* TraBVx_bHybAcv_SC */
   X_S02823_UnitDelay1 = 0 /* 0. */;

   /* results from
      F00_Superviseur_Synthese/028/Constant5 */
   #if TraBVx_bDCTAcv_SC
      X_S028262_UnitDelay = 1 /* 1. */;
      X_S028262_UnitDelay1 = 0 /* 0. */;
      X_S028263_UnitDelay = 1 /* 1. */;
      X_S028263_UnitDelay1 = 0 /* 0. */;
      X_S028264_UnitDelay = 0 /* 0. */;
      X_S028265_UnitDelay = 0 /* 0. */;
      X_S028266_UnitDelay = 0 /* 0. */;
      X_S028269_UnitDelay = 1 /* 1. */;
      X_S028269_UnitDelay1 = 0 /* 0. */;
      X_S028273_UnitDelay = 0 /* 0. */;
      X_S028274_Unit_Delay1 = 0 /* 0. */;
      X_S028274_Unit_Delay2 = 0 /* 0. */;
      X_S028277_UnitDelay = 0 /* 0. */;
      X_S028277_UnitDelay1 = 0 /* 0. */;
      X_S028278_Unit_Delay = 0 /* 0. */;
      X_S028280_UnitDelay = 0 /* 0. */;
      X_S028284_UnitDelay = 0 /* 0. */;
      X_S028287_UnitDelay = 0 /* 0. */;
      X_S028288_Unit_Delay1 = 0 /* 0. */;
      X_S028288_Unit_Delay2 = 0 /* 0. */;
      X_S028302_UnitDelay = 0 /* 0. */;
      X_S028303_Unit_Delay1 = 0 /* 0. */;
      X_S028303_Unit_Delay2 = 0 /* 0. */;
      X_S028306_UnitDelay = 0 /* 0. */;
      X_S028307_Unit_Delay1 = 0 /* 0. */;
      X_S028307_Unit_Delay2 = 0 /* 0. */;
      X_S028312_UnitDelay = 0 /* 0. */;
      X_S028313_Unit_Delay1 = 0 /* 0. */;
      X_S028313_Unit_Delay2 = 0 /* 0. */;
      X_S028316_UnitDelay = 0 /* 0. */;
      X_S028317_Unit_Delay1 = 0 /* 0. */;
      X_S028317_Unit_Delay2 = 0 /* 0. */;
   #endif

 
   /* TraBVx_bDCTAcv_SC */
   X_S02834_UnitDelay = 1 /* 1. */;
   X_S02834_UnitDelay1 = 0 /* 0. */;
   X_S02835_Unit_Delay = 0 /* 0. */;
   X_S02836_UnitDelay = 0 /* 0. */;
   X_S02837_UnitDelay = 0 /* 0. */;
   X_S02841_UnitDelay = 0 /* 0. */;
   X_S02847_UnitDelay = 1 /* 1. */;
   X_S02847_UnitDelay1 = 0 /* 0. */;
   X_S02848_UnitDelay = 0 /* 0. */;
   X_S02850_UnitDelay = 0 /* 0. */;
   X_S02851_UnitDelay = 1 /* 1. */;
   X_S02851_UnitDelay1 = 0 /* 0. */;
   X_S02855_UnitDelay = 0 /* 0. */;
   X_S02858_UnitDelay = 0 /* 0. */;
   X_S02859_Unit_Delay1 = 0 /* 0. */;
   X_S02859_Unit_Delay2 = 0 /* 0. */;
   X_S02863_UnitDelay3 = 0 /* 0. */;
   X_S02864_Unit_Delay = 0 /* 0. */;
   X_S02866_UnitDelay = 0 /* 0. */;
   X_S02870_UnitDelay = 0 /* 0. */;
   X_S02873_UnitDelay = 0 /* 0. */;
   X_S02874_Unit_Delay1 = 0 /* 0. */;
   X_S02874_Unit_Delay2 = 0 /* 0. */;
   X_S02884_UnitDelay = 0 /* 0. */;
   X_S02896_UnitDelay = 0 /* 0. */;
   X_S02896_UnitDelay1 = 0 /* 0. */;
   X_S02896_UnitDelay2 = 0 /* 0. */;
   X_S02897_UnitDelay1 = 0 /* 0. */;
   X_S02897_UnitDelay2 = 0 /* 0. */;
   X_S02897_UnitDelay3 = 0 /* 0. */;
   X_S02898_UnitDelay = 1 /* 1. */;
   X_S02898_UnitDelay1 = 0 /* 0. */;
   X_S02899_Unit_Delay = 0 /* 0. */;
}

#define TRABVX_STOP_SEC_CODE
#include "TraBVx_MemMap.h"

/*----------------------------------------------------------------------------*\
  MODULE LOCAL FUNCTION DEFINITIONS
\*----------------------------------------------------------------------------*/

#endif/*_TRABVX_028_TEV_FCT_C_ */
/*----------------------------------------------------------------------------*\
  END OF FILE
\*----------------------------------------------------------------------------*/
