#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov 28 15:43:39 2025
# Process ID: 43516
# Current directory: D:/Users/Administrator/Desktop/lesson33.2/prj/prj.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: D:/Users/Administrator/Desktop/lesson33.2/prj/prj.runs/impl_1/top.vdi
# Journal file: D:/Users/Administrator/Desktop/lesson33.2/prj/prj.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: link_design -top top -part xcku040-ffva1156-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-i
INFO: [Project 1-454] Reading design checkpoint 'd:/Users/Administrator/Desktop/lesson33.2/ip/clk_global/clk_global.dcp' for cell 'u1_clk_global'
INFO: [Project 1-454] Reading design checkpoint 'd:/Users/Administrator/Desktop/lesson33.2/ip/ila_0/ila_0.dcp' for cell 'u1_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Users/Administrator/Desktop/lesson33.2/ip/fifo_uart_rx_buf/fifo_uart_rx_buf.dcp' for cell 'u1_uart_rx_buf/u1_fifo_uart_rx_buf'
INFO: [Project 1-454] Reading design checkpoint 'd:/Users/Administrator/Desktop/lesson33.2/ip/fifo_uart_tx_buf/fifo_uart_tx_buf.dcp' for cell 'u1_uart_tx_buf/u1_fifo_uart_tx_buf'
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: u1_ila_0 UUID: 7517e949-b25f-5c7a-9883-72a1fe59612b 
Parsing XDC File [d:/Users/Administrator/Desktop/lesson33.2/ip/clk_global/clk_global_board.xdc] for cell 'u1_clk_global/inst'
Finished Parsing XDC File [d:/Users/Administrator/Desktop/lesson33.2/ip/clk_global/clk_global_board.xdc] for cell 'u1_clk_global/inst'
Parsing XDC File [d:/Users/Administrator/Desktop/lesson33.2/ip/clk_global/clk_global.xdc] for cell 'u1_clk_global/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Users/Administrator/Desktop/lesson33.2/ip/clk_global/clk_global.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Users/Administrator/Desktop/lesson33.2/ip/clk_global/clk_global.xdc:57]
Finished Parsing XDC File [d:/Users/Administrator/Desktop/lesson33.2/ip/clk_global/clk_global.xdc] for cell 'u1_clk_global/inst'
Parsing XDC File [d:/Users/Administrator/Desktop/lesson33.2/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u1_ila_0/inst'
Finished Parsing XDC File [d:/Users/Administrator/Desktop/lesson33.2/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u1_ila_0/inst'
Parsing XDC File [d:/Users/Administrator/Desktop/lesson33.2/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u1_ila_0/inst'
Finished Parsing XDC File [d:/Users/Administrator/Desktop/lesson33.2/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u1_ila_0/inst'
Parsing XDC File [d:/Users/Administrator/Desktop/lesson33.2/ip/fifo_uart_rx_buf/fifo_uart_rx_buf.xdc] for cell 'u1_uart_rx_buf/u1_fifo_uart_rx_buf/U0'
Finished Parsing XDC File [d:/Users/Administrator/Desktop/lesson33.2/ip/fifo_uart_rx_buf/fifo_uart_rx_buf.xdc] for cell 'u1_uart_rx_buf/u1_fifo_uart_rx_buf/U0'
Parsing XDC File [d:/Users/Administrator/Desktop/lesson33.2/ip/fifo_uart_tx_buf/fifo_uart_tx_buf.xdc] for cell 'u1_uart_tx_buf/u1_fifo_uart_tx_buf/U0'
Finished Parsing XDC File [d:/Users/Administrator/Desktop/lesson33.2/ip/fifo_uart_tx_buf/fifo_uart_tx_buf.xdc] for cell 'u1_uart_tx_buf/u1_fifo_uart_tx_buf/U0'
Parsing XDC File [D:/Users/Administrator/Desktop/lesson33.2/xdc/xdc.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk_p' already exists, overwriting the previous clock with the same name. [D:/Users/Administrator/Desktop/lesson33.2/xdc/xdc.xdc:2]
Finished Parsing XDC File [D:/Users/Administrator/Desktop/lesson33.2/xdc/xdc.xdc]
Parsing XDC File [d:/Users/Administrator/Desktop/lesson33.2/ip/fifo_uart_rx_buf/fifo_uart_rx_buf_clocks.xdc] for cell 'u1_uart_rx_buf/u1_fifo_uart_rx_buf/U0'
Finished Parsing XDC File [d:/Users/Administrator/Desktop/lesson33.2/ip/fifo_uart_rx_buf/fifo_uart_rx_buf_clocks.xdc] for cell 'u1_uart_rx_buf/u1_fifo_uart_rx_buf/U0'
Parsing XDC File [d:/Users/Administrator/Desktop/lesson33.2/ip/fifo_uart_tx_buf/fifo_uart_tx_buf_clocks.xdc] for cell 'u1_uart_tx_buf/u1_fifo_uart_tx_buf/U0'
Finished Parsing XDC File [d:/Users/Administrator/Desktop/lesson33.2/ip/fifo_uart_tx_buf/fifo_uart_tx_buf_clocks.xdc] for cell 'u1_uart_tx_buf/u1_fifo_uart_tx_buf/U0'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u1_uart_rx_buf/u1_fifo_uart_rx_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'u1_uart_rx_buf/u1_fifo_uart_rx_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: u1_uart_rx_buf/u1_fifo_uart_rx_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u1_uart_rx_buf/u1_fifo_uart_rx_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u1_uart_rx_buf/u1_fifo_uart_rx_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'u1_uart_rx_buf/u1_fifo_uart_rx_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: u1_uart_rx_buf/u1_fifo_uart_rx_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u1_uart_rx_buf/u1_fifo_uart_rx_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u1_uart_tx_buf/u1_fifo_uart_tx_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'u1_uart_tx_buf/u1_fifo_uart_tx_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: u1_uart_tx_buf/u1_fifo_uart_tx_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u1_uart_tx_buf/u1_fifo_uart_tx_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u1_uart_tx_buf/u1_fifo_uart_tx_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'u1_uart_tx_buf/u1_fifo_uart_tx_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: u1_uart_tx_buf/u1_fifo_uart_tx_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [E:/Vivado2019.1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u1_uart_tx_buf/u1_fifo_uart_tx_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u1_uart_rx_buf/u1_fifo_uart_rx_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u1_uart_tx_buf/u1_fifo_uart_tx_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1319.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 82 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 80 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances

20 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1319.965 ; gain = 916.941
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.584 . Memory (MB): peak = 1319.965 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ac9348d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1319.965 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "30cc24a3084c3b86".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1464.461 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 113997d97

Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1464.461 ; gain = 38.066

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 138 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u1_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u1_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u1_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 14cadad38

Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1464.461 ; gain = 38.066
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 20 cells
INFO: [Opt 31-1021] In phase Retarget, 67 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 99f4882f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1464.461 ; gain = 38.066
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: b8b8dc99

Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1464.461 ; gain = 38.066
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 80 cells
INFO: [Opt 31-1021] In phase Sweep, 950 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: b8b8dc99

Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1464.461 ; gain = 38.066
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: b8b8dc99

Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1464.461 ; gain = 38.066
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: b8b8dc99

Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1464.461 ; gain = 38.066
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              20  |                                             67  |
|  Constant propagation         |               0  |              16  |                                             50  |
|  Sweep                        |               0  |              80  |                                            950  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             65  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1464.461 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 120e32c7a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1464.461 ; gain = 38.066

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.770 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 9f19cfbc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3001.035 ; gain = 0.000
Ending Power Optimization Task | Checksum: 9f19cfbc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3001.035 ; gain = 1536.574

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 9f19cfbc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3001.035 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3001.035 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: f8664073

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3001.035 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 3001.035 ; gain = 1681.070
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3001.035 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3001.035 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Users/Administrator/Desktop/lesson33.2/prj/prj.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Users/Administrator/Desktop/lesson33.2/prj/prj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3001.035 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6eb033c2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3001.035 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1164ff010

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.768 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20bd3e35d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20bd3e35d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3001.035 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 20bd3e35d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 194321bee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3001.035 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 23df6a38a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3001.035 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 27a8c7315

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3001.035 ; gain = 0.000
Phase 2 Global Placement | Checksum: 27a8c7315

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c0181322

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25c24ef32

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 275ea61b5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1995c7894

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 26b45872a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 21d446ad5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1bc98e167

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 252ca5545

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1f443d804

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 201c581b6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1e6c0d221

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3001.035 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e6c0d221

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c22582de

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c22582de

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3001.035 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.809. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 112fe066e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3001.035 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 112fe066e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 112fe066e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3001.035 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ae4a9940

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3001.035 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 19233a813

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3001.035 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19233a813

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3001.035 ; gain = 0.000
Ending Placer Task | Checksum: 182a45f75

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3001.035 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3001.035 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3001.035 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.124 . Memory (MB): peak = 3001.035 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Users/Administrator/Desktop/lesson33.2/prj/prj.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 3001.035 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 3001.035 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4de1d55a ConstDB: 0 ShapeSum: 9975f749 RouteDB: 9b4c92d2

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f0b3be00

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3001.035 ; gain = 0.000
Post Restoration Checksum: NetGraph: 8589bfe4 NumContArr: dc915749 Constraints: 9545b797 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1f760cec4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1f760cec4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1f760cec4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 172d7c4da

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2a9816a5f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3001.035 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.073  | TNS=0.000  | WHS=-0.076 | THS=-1.348 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 2c7d4e1b8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3001.035 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.073  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 26537f1b3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3001.035 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 2d9a79024

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3001.035 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3598
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3033
  Number of Partially Routed Nets     = 565
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a3fcb0ac

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 559
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.895  | TNS=0.000  | WHS=-0.005 | THS=-0.005 |

Phase 4.1 Global Iteration 0 | Checksum: 20e13f579

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1d5b78956

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3001.035 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1d5b78956

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 28942a2f9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3001.035 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.895  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2382da361

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2382da361

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3001.035 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 2382da361

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fde93b7a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 3001.035 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.895  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22956a225

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 3001.035 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 22956a225

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.100376 %
  Global Horizontal Routing Utilization  = 0.108324 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b972c7a0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b972c7a0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b972c7a0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3001.035 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.895  | TNS=0.000  | WHS=0.004  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b972c7a0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3001.035 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3001.035 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3001.035 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3001.035 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 3001.035 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Users/Administrator/Desktop/lesson33.2/prj/prj.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Users/Administrator/Desktop/lesson33.2/prj/prj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Users/Administrator/Desktop/lesson33.2/prj/prj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
117 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are u1_uart_rx_buf/u1_fifo_uart_rx_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u1_uart_tx_buf/u1_fifo_uart_tx_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], u1_uart_rx_buf/u1_fifo_uart_rx_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, u1_uart_rx_buf/u1_fifo_uart_rx_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, u1_uart_tx_buf/u1_fifo_uart_tx_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i... and (the first 15 of 31 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
136 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3001.035 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 28 15:45:13 2025...
