/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  reg [3:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [13:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [10:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire [14:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_0z[2] | in_data[141]);
  assign celloutsig_1_19z = ~(celloutsig_1_6z | celloutsig_1_0z[4]);
  assign celloutsig_0_26z = ~(celloutsig_0_9z | celloutsig_0_7z);
  assign celloutsig_0_8z = ~_00_;
  assign celloutsig_0_9z = ~celloutsig_0_27z;
  assign celloutsig_0_13z = ~celloutsig_0_4z;
  assign celloutsig_0_0z = ~((in_data[77] | in_data[39]) & in_data[3]);
  assign celloutsig_0_4z = ~((in_data[17] | celloutsig_0_2z) & in_data[69]);
  assign celloutsig_1_10z = ~((celloutsig_1_1z[0] | celloutsig_1_8z) & celloutsig_1_9z);
  assign celloutsig_0_7z = ~((celloutsig_0_5z | celloutsig_0_2z) & celloutsig_0_2z);
  assign celloutsig_0_21z = ~((celloutsig_0_16z | celloutsig_0_20z[2]) & celloutsig_0_15z);
  assign celloutsig_0_70z = celloutsig_0_64z | ~(celloutsig_0_16z);
  assign celloutsig_0_64z = celloutsig_0_63z | celloutsig_0_26z;
  assign celloutsig_1_18z = celloutsig_1_12z | celloutsig_1_11z[3];
  assign celloutsig_0_16z = celloutsig_0_10z | celloutsig_0_4z;
  assign celloutsig_0_5z = in_data[55] ^ celloutsig_0_3z[0];
  assign celloutsig_0_10z = celloutsig_0_8z ^ celloutsig_0_9z;
  reg [9:0] _20_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _20_ <= 10'h000;
    else _20_ <= in_data[60:51];
  assign { _01_[9], celloutsig_0_27z, _01_[7:4], _00_, _01_[2:0] } = _20_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _02_ <= 4'h0;
    else _02_ <= celloutsig_0_19z;
  assign celloutsig_1_11z = celloutsig_1_4z[5:0] & { in_data[122:118], celloutsig_1_10z };
  assign celloutsig_1_6z = { celloutsig_1_0z[7:6], celloutsig_1_0z, celloutsig_1_1z } >= { celloutsig_1_4z[14:3], celloutsig_1_5z };
  assign celloutsig_1_9z = { celloutsig_1_4z[6:2], celloutsig_1_6z, celloutsig_1_1z } >= { celloutsig_1_0z[6:1], celloutsig_1_1z };
  assign celloutsig_0_31z = { celloutsig_0_19z[2:1], celloutsig_0_10z, _01_[9], celloutsig_0_27z, _01_[7:4], _00_, _01_[2:0], celloutsig_0_2z, celloutsig_0_4z } >= { celloutsig_0_23z[2], celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_6z };
  assign celloutsig_0_3z = { in_data[3:2], celloutsig_0_0z } % { 1'h1, _01_[6:5] };
  assign celloutsig_1_1z = in_data[182:178] % { 1'h1, celloutsig_1_0z[9:6] };
  assign celloutsig_1_0z = in_data[115:104] * in_data[157:146];
  assign celloutsig_1_2z = celloutsig_1_0z[9:1] * in_data[140:132];
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_0z } * { celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_23z = { celloutsig_0_0z, _01_[9], celloutsig_0_27z, _01_[7:4], _00_, _01_[2:0], celloutsig_0_20z } * { celloutsig_0_14z[4:1], _01_[9], celloutsig_0_27z, _01_[7:4], _00_, _01_[2:0] };
  assign celloutsig_0_32z = - { celloutsig_0_23z[12], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_22z, _02_, celloutsig_0_26z, celloutsig_0_9z };
  assign celloutsig_1_4z = - { in_data[191:182], celloutsig_1_1z };
  assign celloutsig_0_19z = - celloutsig_0_14z[5:2];
  assign celloutsig_0_20z = - { _00_, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_63z = celloutsig_0_31z & celloutsig_0_32z[3];
  assign celloutsig_1_12z = | celloutsig_1_4z[12:1];
  assign celloutsig_0_22z = | { celloutsig_0_9z, celloutsig_0_6z, in_data[35:17] };
  assign celloutsig_1_5z = celloutsig_1_2z[6:0] >> { celloutsig_1_1z[2:1], celloutsig_1_1z };
  assign celloutsig_0_14z = { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_13z } ~^ { _01_[7:4], _00_, _01_[2], celloutsig_0_5z };
  assign celloutsig_0_2z = ~((_01_[1] & in_data[68]) | celloutsig_0_0z);
  assign celloutsig_0_15z = ~((celloutsig_0_3z[2] & celloutsig_0_0z) | celloutsig_0_9z);
  assign { _01_[8], _01_[3] } = { celloutsig_0_27z, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, 1'h1, celloutsig_0_70z };
endmodule
