test_name                                                      ,architecture          ,verilog                      ,exit,max_rss(MiB),exec_time(ms),synthesis_time(ms)
batch_simulation/twobits_arithmetic_multiply/k6_N10_mem32K_40nm,k6_N10_mem32K_40nm.xml,twobits_arithmetic_multiply.v,0   ,24.1        ,25.0         ,1.0
batch_simulation/twobits_arithmetic_multiply/k6_N10_mem32K_40nm,k6_N10_mem32K_40nm.xml,twobits_arithmetic_multiply.v,0   ,24.1        ,25.0         ,1.0
