
---------- Begin Simulation Statistics ----------
final_tick                                   19602000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  14045                       # Simulator instruction rate (inst/s)
host_mem_usage                                 657144                       # Number of bytes of host memory used
host_op_rate                                    16476                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.33                       # Real time elapsed on the host
host_tick_rate                               59898331                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        4592                       # Number of instructions simulated
sim_ops                                          5391                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000020                       # Number of seconds simulated
sim_ticks                                    19602000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                     28072                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     3315                       # number of cc regfile writes
system.cpu.committedInsts                        4592                       # Number of Instructions Simulated
system.cpu.committedOps                          5391                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               8.537674                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         8.537674                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                           25192                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  381                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1420                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.203877                       # Inst execution rate
system.cpu.iew.exec_refs                         3055                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1273                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1089                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2273                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 36                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                39                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 1582                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               10523                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1782                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               421                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                  7993                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    50                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    371                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    58                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          307                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             74                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                      6944                       # num instructions consuming a value
system.cpu.iew.wb_count                          7552                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.518289                       # average fanout of values written-back
system.cpu.iew.wb_producers                      3599                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.192628                       # insts written-back per cycle
system.cpu.iew.wb_sent                           7675                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                     8205                       # number of integer regfile reads
system.cpu.int_regfile_writes                    4320                       # number of integer regfile writes
system.cpu.ipc                               0.117128                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.117128                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                14      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  5110     60.73%     60.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    7      0.08%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     60.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1954     23.22%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1329     15.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   8414                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         159                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018897                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      10      6.29%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      6.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     53     33.33%     39.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    96     60.38%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                   8559                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              31024                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses         7552                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             15663                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      10475                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                      8414                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  48                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            5131                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                24                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             15                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        12809                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         14013                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.600442                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.370697                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               10778     76.91%     76.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1196      8.53%     85.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 691      4.93%     90.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 431      3.08%     93.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 385      2.75%     96.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 310      2.21%     98.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 133      0.95%     99.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  57      0.41%     99.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  32      0.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           14013                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.214615                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads                23                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               11                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2273                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1582                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   23056                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     45                       # number of misc regfile writes
system.cpu.numCycles                            39205                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             234                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       16                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           453                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           70                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           70                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          531                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             75                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    2697                       # Number of BP lookups
system.cpu.branchPred.condPredicted              1777                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               502                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1415                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     716                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             50.600707                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     264                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 41                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             146                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 11                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              135                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           64                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts            5137                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               351                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples        13071                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.412440                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.226946                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0           10994     84.11%     84.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1             858      6.56%     90.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2             462      3.53%     94.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3             205      1.57%     95.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4             176      1.35%     97.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5             189      1.45%     98.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6              52      0.40%     98.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7              47      0.36%     99.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8              88      0.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total        13071                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted                 4592                       # Number of instructions committed
system.cpu.commit.opsCommitted                   5391                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                        2009                       # Number of memory references committed
system.cpu.commit.loads                          1010                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          12                       # Number of memory barriers committed
system.cpu.commit.branches                        958                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                        4663                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                    89                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu         3378     62.66%     62.66% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            4      0.07%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead         1010     18.73%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite          999     18.53%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total         5391                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples            88                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data         2038                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2038                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2038                       # number of overall hits
system.cpu.dcache.overall_hits::total            2038                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          576                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            576                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          576                       # number of overall misses
system.cpu.dcache.overall_misses::total           576                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     38128998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     38128998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     38128998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     38128998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         2614                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2614                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2614                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2614                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.220352                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.220352                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.220352                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.220352                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66196.177083                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66196.177083                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66196.177083                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66196.177083                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          295                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          413                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          413                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          413                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          413                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          163                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          163                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          163                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          163                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12403999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12403999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12403999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12403999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.062357                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.062357                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.062357                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062357                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76098.153374                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76098.153374                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76098.153374                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76098.153374                       # average overall mshr miss latency
system.cpu.dcache.replacements                      7                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1378                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1378                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17245500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17245500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1643                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1643                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.161290                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.161290                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65077.358491                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65077.358491                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          151                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          151                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8176500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8176500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.069385                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.069385                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71723.684211                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71723.684211                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          660                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            660                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          311                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          311                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     20883498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20883498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          971                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          971                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.320288                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.320288                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67149.511254                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67149.511254                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          262                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          262                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           49                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           49                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4227499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4227499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.050463                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.050463                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86275.489796                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86275.489796                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           11                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     19602000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            90.226205                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2225                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               163                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.650307                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    90.226205                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.176223                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.176223                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.304688                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              5441                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             5441                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     19602000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                     7161                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                  4191                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                      2117                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                   173                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                    371                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                  818                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   179                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                  12271                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                   605                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     19602000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     19602000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles               8373                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                          12880                       # Number of instructions fetch has processed
system.cpu.fetch.branches                        2697                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches                991                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                          4599                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    1066                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                   12                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           464                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                      2006                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   342                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples              14013                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.063512                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.456232                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                    11339     80.92%     80.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                      276      1.97%     82.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                      209      1.49%     84.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                      163      1.16%     85.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                      289      2.06%     87.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                      274      1.96%     89.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                      175      1.25%     90.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                      160      1.14%     91.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                     1128      8.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total                14013                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.068792                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.328530                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst         1553                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1553                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1553                       # number of overall hits
system.cpu.icache.overall_hits::total            1553                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          453                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            453                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          453                       # number of overall misses
system.cpu.icache.overall_misses::total           453                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     31973000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     31973000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     31973000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     31973000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         2006                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2006                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         2006                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2006                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.225823                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.225823                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.225823                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.225823                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70580.573951                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70580.573951                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70580.573951                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70580.573951                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          564                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           94                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           26                       # number of writebacks
system.cpu.icache.writebacks::total                26                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          118                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          118                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          118                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          118                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          335                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          335                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          335                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          335                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     25194500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25194500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     25194500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     25194500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.166999                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.166999                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.166999                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.166999                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75207.462687                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75207.462687                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75207.462687                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75207.462687                       # average overall mshr miss latency
system.cpu.icache.replacements                     26                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1553                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1553                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          453                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           453                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     31973000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     31973000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         2006                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2006                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.225823                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.225823                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70580.573951                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70580.573951                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          335                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          335                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     25194500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25194500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.166999                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.166999                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75207.462687                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75207.462687                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     19602000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           164.336172                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1887                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               334                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.649701                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   164.336172                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.320969                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.320969                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              4346                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             4346                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     19602000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     19602000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     19602000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                          26                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    1263                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  13                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                    583                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    9                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                      6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON     19602000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                    371                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                     7391                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                    1219                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2195                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                      2040                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                   797                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                  11527                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     44                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      2                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                    724                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands               12091                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                       52165                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                    12990                       # Number of integer rename lookups
system.cpu.rename.vecLookups                       16                       # Number of vector rename lookups
system.cpu.rename.committedMaps                  5472                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                     6619                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      36                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  36                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                       506                       # count of insts added to the skid buffer
system.cpu.rob.reads                            23355                       # The number of ROB reads
system.cpu.rob.writes                           22012                       # The number of ROB writes
system.cpu.thread_0.numInsts                     4592                       # Number of Instructions committed
system.cpu.thread_0.numOps                       5391                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   18                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   20                       # number of demand (read+write) hits
system.l2.demand_hits::total                       38                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  18                       # number of overall hits
system.l2.overall_hits::.cpu.data                  20                       # number of overall hits
system.l2.overall_hits::total                      38                       # number of overall hits
system.l2.demand_misses::.cpu.inst                317                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                143                       # number of demand (read+write) misses
system.l2.demand_misses::total                    460                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               317                       # number of overall misses
system.l2.overall_misses::.cpu.data               143                       # number of overall misses
system.l2.overall_misses::total                   460                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     24488500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     11921000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         36409500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     24488500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     11921000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        36409500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              335                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              163                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  498                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             335                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             163                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 498                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.946269                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.877301                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.923695                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.946269                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.877301                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.923695                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77250.788644                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83363.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79151.086957                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77250.788644                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83363.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79151.086957                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           317                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           136                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               453                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              453                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     21328500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     10089000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     31417500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     21328500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     10089000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     31417500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.946269                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.834356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.909639                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.946269                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.834356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.909639                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67282.334385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74183.823529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69354.304636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67282.334385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74183.823529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69354.304636                       # average overall mshr miss latency
system.l2.replacements                             76                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            1                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                1                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           24                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               24                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           24                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           24                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              49                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  49                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      4151500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4151500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            49                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                49                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84724.489796                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84724.489796                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           49                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             49                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      3661500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3661500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74724.489796                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74724.489796                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          317                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              317                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     24488500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     24488500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          335                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            335                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.946269                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.946269                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77250.788644                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77250.788644                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          317                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          317                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     21328500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21328500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.946269                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.946269                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67282.334385                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67282.334385                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           94                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              94                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7769500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7769500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.824561                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.824561                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82654.255319                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82654.255319                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           87                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           87                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6427500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6427500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.763158                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.763158                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73879.310345                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73879.310345                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     19602000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   217.019292                       # Cycle average of tags in use
system.l2.tags.total_refs                         517                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       462                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.119048                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.669090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       143.883258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        71.466944                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008782                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.004362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.013246                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           386                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          197                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.023560                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      8862                       # Number of tag accesses
system.l2.tags.data_accesses                     8862                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     19602000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000565500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 888                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         452                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       452                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   452                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   28928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1475.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      19518000                       # Total gap between requests
system.mem_ctrls.avgGap                      43181.42                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        20224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data         8704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1031731455.973880290985                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 444036322.824201643467                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          316                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          136                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst      8326500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      4468500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26349.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32856.62                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        20224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data         8704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         28928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        20224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        20224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          316                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          136                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            452                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst   1031731456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    444036323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1475767779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst   1031731456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total   1031731456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst   1031731456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    444036323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1475767779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  452                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           55                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           44                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           29                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           48                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           13                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           49                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           17                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           67                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 4320000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               2260000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           12795000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9557.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28307.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 359                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.42                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples           83                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   322.313253                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   205.483550                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   312.488748                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           23     27.71%     27.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           23     27.71%     55.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           11     13.25%     68.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            5      6.02%     74.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            8      9.64%     84.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            3      3.61%     87.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           10     12.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total           83                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 28928                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1475.767779                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   11.53                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               11.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     19602000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          264180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          117645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        1520820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy      8731260                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy       174720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      12037905                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   614.116162                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       398000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     18684000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          399840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          197340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        1706460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy      8636640                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy       254400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      12423960                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   633.810836                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE       606250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     18475750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     19602000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                403                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                49                       # Transaction distribution
system.membus.trans_dist::ReadExResp               49                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           403                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port          905                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                    905                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        28928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   28928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               452                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     452    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 452                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     19602000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              561500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2394000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               448                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           26                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              82                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               49                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              49                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           335                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          114                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          695                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          333                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  1028                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        23040                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        10496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  33536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                              76                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              574                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.214286                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.431408                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    456     79.44%     79.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    113     19.69%     99.13% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                574                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     19602000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             292500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            501000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            247993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
