FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright 2018 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
/* bench 5150.2.0 526bc65039d9 */
/* bench 5150.2.1 4568111777d3 */
/* bench 5150.2.2 c2c13b2d2b46 */
/* bench 5150.2.3 09f65e4a785f */
/* bench 5150.2.4 e960a016851c */
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: AMD
 *
 */

#ifndef __DAL_DCCG_H__
#define __DAL_DCCG_H__

#include "dc_types.h"
#include "hw_shared.h"

struct dccg {
/* bench 20567.1.0 3118462c9a48 */
/* bench 20567.1.1 b36d9b15c455 */
/* bench 20567.1.2 103e6b74eae5 */
	int pipe_dppclk_khz[MAX_PIPES];
	int ref_dppclk;
/* bench 29239.1.0 46e7b2978255 */
/* bench 29239.1.1 0511b509748e */
/* bench 29239.1.2 fdea45d995c6 */
/* bench 29239.1.3 66c7ae6b4921 */
/* bench 29239.1.4 752cbd3acb09 */
/* bench 29239.1.5 19726a773abb */
/* bench 29239.1.6 f48e461da039 */
/* bench 29239.1.7 587d9a062e53 */
/* bench 29239.1.8 6db92413bed7 */
/* bench 29239.1.9 7ed91a1acca2 */
/* bench 29239.1.10 e9a5bfcbf02c */
/* bench 29239.1.11 ee4723ed1b07 */
/* bench 29239.1.12 f2395603cc18 */
/* bench 29239.1.13 1799c08bccd3 */
/* bench 29239.1.14 d1de7f7b6467 */
/* bench 29239.1.15 6f28fed34e49 */
/* bench 29239.1.16 b43bc3af8b25 */
/* bench 29239.1.17 c647f5d0b144 */
/* bench 29239.1.18 56a4f96095f8 */

struct dccg_funcs {
	void (*update_dpp_dto)(struct dccg *dccg,
			int dpp_inst,
			int req_dppclk);
	void (*get_dccg_ref_freq)(struct dccg *dccg,
			unsigned int xtalin_freq_inKhz,
			unsigned int *dccg_ref_freq_inKhz);
	void (*dccg_init)(struct dccg *dccg);
};

#endif //__DAL_DCCG_H__
