Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 30 19:40:31 2018
| Host         : LAPTOP-FB69CRM4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.842        0.000                      0                 3421        0.055        0.000                      0                 3421        4.020        0.000                       0                  1423  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.842        0.000                      0                 3413        0.055        0.000                      0                 3413        4.020        0.000                       0                  1423  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               7.765        0.000                      0                    8        0.345        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 4.680ns (52.126%)  route 4.298ns (47.874%))
  Logic Levels:           16  (CARRY4=9 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.650     2.944    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y91         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=11, routed)          0.748     4.148    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/Q[2]
    SLICE_X43Y91         LUT3 (Prop_lut3_I0_O)        0.124     4.272 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1_i_9/O
                         net (fo=10, routed)          0.495     4.767    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1_i_9_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I3_O)        0.124     4.891 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_8/O
                         net (fo=3, routed)           0.571     5.463    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h0[6]
    SLICE_X43Y89         LUT4 (Prop_lut4_I0_O)        0.124     5.587 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_1/O
                         net (fo=2, routed)           0.509     6.096    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_1_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.220 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.220    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_4_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.596 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.596    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.919 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1/O[1]
                         net (fo=6, routed)           0.682     7.601    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1[9]
    SLICE_X41Y90         LUT4 (Prop_lut4_I2_O)        0.306     7.907 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.907    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_i_7_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.457 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.457    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.791 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__2/O[1]
                         net (fo=6, routed)           0.815     9.606    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2[13]
    SLICE_X40Y90         LUT4 (Prop_lut4_I2_O)        0.303     9.909 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.909    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_i_7_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.459 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.459    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.573 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.573    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__3_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.687 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.687    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__4_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.801 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.801    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__5_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.072 f  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/axi_rdata_reg[31]_i_2/CO[0]
                         net (fo=4, routed)           0.477    11.549    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/hash_data[31]
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.373    11.922 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000    11.922    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X39Y93         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.479    12.658    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y93         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X39Y93         FDRE (Setup_fdre_C_D)        0.031    12.764    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 4.680ns (51.999%)  route 4.320ns (48.001%))
  Logic Levels:           16  (CARRY4=9 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.650     2.944    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y91         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=11, routed)          0.748     4.148    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/Q[2]
    SLICE_X43Y91         LUT3 (Prop_lut3_I0_O)        0.124     4.272 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1_i_9/O
                         net (fo=10, routed)          0.495     4.767    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1_i_9_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I3_O)        0.124     4.891 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_8/O
                         net (fo=3, routed)           0.571     5.463    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h0[6]
    SLICE_X43Y89         LUT4 (Prop_lut4_I0_O)        0.124     5.587 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_1/O
                         net (fo=2, routed)           0.509     6.096    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_1_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.220 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.220    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_4_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.596 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.596    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.919 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1/O[1]
                         net (fo=6, routed)           0.682     7.601    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1[9]
    SLICE_X41Y90         LUT4 (Prop_lut4_I2_O)        0.306     7.907 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.907    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_i_7_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.457 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.457    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.791 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__2/O[1]
                         net (fo=6, routed)           0.815     9.606    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2[13]
    SLICE_X40Y90         LUT4 (Prop_lut4_I2_O)        0.303     9.909 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.909    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_i_7_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.459 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.459    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.573 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.573    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__3_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.687 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.687    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__4_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.801 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.801    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__5_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.072 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/axi_rdata_reg[31]_i_2/CO[0]
                         net (fo=4, routed)           0.499    11.571    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/hash_data[31]
    SLICE_X38Y93         LUT6 (Prop_lut6_I4_O)        0.373    11.944 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata[31]_i_1/O
                         net (fo=1, routed)           0.000    11.944    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X38Y93         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.479    12.658    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y93         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y93         FDRE (Setup_fdre_C_D)        0.079    12.812    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                         -11.944    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 4.680ns (52.057%)  route 4.310ns (47.943%))
  Logic Levels:           16  (CARRY4=9 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.650     2.944    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y91         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=11, routed)          0.748     4.148    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/Q[2]
    SLICE_X43Y91         LUT3 (Prop_lut3_I0_O)        0.124     4.272 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1_i_9/O
                         net (fo=10, routed)          0.495     4.767    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1_i_9_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I3_O)        0.124     4.891 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_8/O
                         net (fo=3, routed)           0.571     5.463    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h0[6]
    SLICE_X43Y89         LUT4 (Prop_lut4_I0_O)        0.124     5.587 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_1/O
                         net (fo=2, routed)           0.509     6.096    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_1_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.220 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.220    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_4_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.596 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.596    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.919 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1/O[1]
                         net (fo=6, routed)           0.682     7.601    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1[9]
    SLICE_X41Y90         LUT4 (Prop_lut4_I2_O)        0.306     7.907 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.907    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_i_7_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.457 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.457    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.791 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__2/O[1]
                         net (fo=6, routed)           0.815     9.606    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2[13]
    SLICE_X40Y90         LUT4 (Prop_lut4_I2_O)        0.303     9.909 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.909    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_i_7_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.459 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.459    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.573 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.573    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__3_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.687 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.687    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__4_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.801 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.801    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__5_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.072 f  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/axi_rdata_reg[31]_i_2/CO[0]
                         net (fo=4, routed)           0.489    11.561    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/hash_data[31]
    SLICE_X38Y93         LUT6 (Prop_lut6_I4_O)        0.373    11.934 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000    11.934    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X38Y93         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.479    12.658    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y93         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y93         FDRE (Setup_fdre_C_D)        0.079    12.812    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                         -11.934    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.889ns  (logic 4.559ns (51.287%)  route 4.330ns (48.713%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.650     2.944    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y91         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=11, routed)          0.748     4.148    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/Q[2]
    SLICE_X43Y91         LUT3 (Prop_lut3_I0_O)        0.124     4.272 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1_i_9/O
                         net (fo=10, routed)          0.495     4.767    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1_i_9_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I3_O)        0.124     4.891 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_8/O
                         net (fo=3, routed)           0.571     5.463    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h0[6]
    SLICE_X43Y89         LUT4 (Prop_lut4_I0_O)        0.124     5.587 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_1/O
                         net (fo=2, routed)           0.509     6.096    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_1_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.220 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.220    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_4_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.596 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.596    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.919 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1/O[1]
                         net (fo=6, routed)           0.682     7.601    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1[9]
    SLICE_X41Y90         LUT4 (Prop_lut4_I2_O)        0.306     7.907 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.907    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_i_7_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.457 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.457    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.791 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__2/O[1]
                         net (fo=6, routed)           0.815     9.606    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2[13]
    SLICE_X40Y90         LUT4 (Prop_lut4_I2_O)        0.303     9.909 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.909    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_i_7_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.459 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.459    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.573 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.573    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__3_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.687 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.687    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__4_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.021 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__5/O[1]
                         net (fo=1, routed)           0.509    11.530    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/hash_data[25]
    SLICE_X38Y93         LUT6 (Prop_lut6_I4_O)        0.303    11.833 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000    11.833    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X38Y93         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.479    12.658    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y93         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y93         FDRE (Setup_fdre_C_D)        0.081    12.814    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                         -11.833    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.835ns  (logic 4.680ns (52.973%)  route 4.155ns (47.027%))
  Logic Levels:           16  (CARRY4=9 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.650     2.944    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y91         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=11, routed)          0.748     4.148    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/Q[2]
    SLICE_X43Y91         LUT3 (Prop_lut3_I0_O)        0.124     4.272 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1_i_9/O
                         net (fo=10, routed)          0.495     4.767    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1_i_9_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I3_O)        0.124     4.891 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_8/O
                         net (fo=3, routed)           0.571     5.463    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h0[6]
    SLICE_X43Y89         LUT4 (Prop_lut4_I0_O)        0.124     5.587 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_1/O
                         net (fo=2, routed)           0.509     6.096    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_1_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.220 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.220    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_4_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.596 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.596    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.919 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1/O[1]
                         net (fo=6, routed)           0.682     7.601    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1[9]
    SLICE_X41Y90         LUT4 (Prop_lut4_I2_O)        0.306     7.907 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.907    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_i_7_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.457 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.457    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.791 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__2/O[1]
                         net (fo=6, routed)           0.815     9.606    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2[13]
    SLICE_X40Y90         LUT4 (Prop_lut4_I2_O)        0.303     9.909 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.909    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_i_7_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.459 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.459    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.573 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.573    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__3_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.687 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.687    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__4_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.801 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.801    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__5_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.072 f  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/axi_rdata_reg[31]_i_2/CO[0]
                         net (fo=4, routed)           0.334    11.406    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/hash_data[31]
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.373    11.779 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000    11.779    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X39Y93         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.479    12.658    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y93         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X39Y93         FDRE (Setup_fdre_C_D)        0.031    12.764    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -11.779    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 4.463ns (51.111%)  route 4.269ns (48.889%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.650     2.944    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y91         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=11, routed)          0.748     4.148    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/Q[2]
    SLICE_X43Y91         LUT3 (Prop_lut3_I0_O)        0.124     4.272 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1_i_9/O
                         net (fo=10, routed)          0.495     4.767    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1_i_9_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I3_O)        0.124     4.891 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_8/O
                         net (fo=3, routed)           0.571     5.463    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h0[6]
    SLICE_X43Y89         LUT4 (Prop_lut4_I0_O)        0.124     5.587 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_1/O
                         net (fo=2, routed)           0.509     6.096    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_1_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.220 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.220    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_4_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.596 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.596    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.919 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1/O[1]
                         net (fo=6, routed)           0.682     7.601    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1[9]
    SLICE_X41Y90         LUT4 (Prop_lut4_I2_O)        0.306     7.907 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.907    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_i_7_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.457 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.457    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.791 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__2/O[1]
                         net (fo=6, routed)           0.815     9.606    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2[13]
    SLICE_X40Y90         LUT4 (Prop_lut4_I2_O)        0.303     9.909 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.909    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_i_7_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.459 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.459    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.573 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.573    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__3_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.687 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.687    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__4_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.926 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__5/O[2]
                         net (fo=1, routed)           0.448    11.374    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/hash_data[26]
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.302    11.676 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    11.676    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X39Y93         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.479    12.658    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y93         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X39Y93         FDRE (Setup_fdre_C_D)        0.029    12.762    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.737ns  (logic 4.443ns (50.853%)  route 4.294ns (49.146%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.650     2.944    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y91         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=11, routed)          0.748     4.148    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/Q[2]
    SLICE_X43Y91         LUT3 (Prop_lut3_I0_O)        0.124     4.272 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1_i_9/O
                         net (fo=10, routed)          0.495     4.767    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1_i_9_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I3_O)        0.124     4.891 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_8/O
                         net (fo=3, routed)           0.571     5.463    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h0[6]
    SLICE_X43Y89         LUT4 (Prop_lut4_I0_O)        0.124     5.587 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_1/O
                         net (fo=2, routed)           0.509     6.096    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_1_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.220 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.220    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_4_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.596 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.596    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.919 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1/O[1]
                         net (fo=6, routed)           0.682     7.601    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1[9]
    SLICE_X41Y90         LUT4 (Prop_lut4_I2_O)        0.306     7.907 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.907    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_i_7_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.457 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.457    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.791 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__2/O[1]
                         net (fo=6, routed)           0.815     9.606    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2[13]
    SLICE_X40Y90         LUT4 (Prop_lut4_I2_O)        0.303     9.909 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.909    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_i_7_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.459 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.459    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.573 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.573    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__3_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.687 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.687    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__4_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.909 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__5/O[0]
                         net (fo=1, routed)           0.473    11.382    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/hash_data[24]
    SLICE_X38Y93         LUT6 (Prop_lut6_I4_O)        0.299    11.681 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    11.681    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X38Y93         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.479    12.658    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y93         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y93         FDRE (Setup_fdre_C_D)        0.077    12.810    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                         -11.681    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.680ns  (logic 4.541ns (52.314%)  route 4.139ns (47.686%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.650     2.944    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y91         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=11, routed)          0.748     4.148    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/Q[2]
    SLICE_X43Y91         LUT3 (Prop_lut3_I0_O)        0.124     4.272 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1_i_9/O
                         net (fo=10, routed)          0.495     4.767    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1_i_9_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I3_O)        0.124     4.891 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_8/O
                         net (fo=3, routed)           0.571     5.463    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h0[6]
    SLICE_X43Y89         LUT4 (Prop_lut4_I0_O)        0.124     5.587 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_1/O
                         net (fo=2, routed)           0.509     6.096    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_1_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.220 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.220    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_4_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.596 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.596    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.919 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1/O[1]
                         net (fo=6, routed)           0.682     7.601    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1[9]
    SLICE_X41Y90         LUT4 (Prop_lut4_I2_O)        0.306     7.907 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.907    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_i_7_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.457 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.457    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.791 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__2/O[1]
                         net (fo=6, routed)           0.815     9.606    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2[13]
    SLICE_X40Y90         LUT4 (Prop_lut4_I2_O)        0.303     9.909 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.909    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_i_7_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.459 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.459    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.573 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.573    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__3_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.687 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.687    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__4_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.000 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__5/O[3]
                         net (fo=1, routed)           0.318    11.318    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/hash_data[27]
    SLICE_X39Y92         LUT6 (Prop_lut6_I4_O)        0.306    11.624 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000    11.624    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X39Y92         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.478    12.657    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y92         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X39Y92         FDRE (Setup_fdre_C_D)        0.032    12.764    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.193ns  (required time - arrival time)
  Source:                 design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.624ns  (logic 4.329ns (50.198%)  route 4.295ns (49.802%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.650     2.944    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y91         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=11, routed)          0.748     4.148    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/Q[2]
    SLICE_X43Y91         LUT3 (Prop_lut3_I0_O)        0.124     4.272 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1_i_9/O
                         net (fo=10, routed)          0.495     4.767    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1_i_9_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I3_O)        0.124     4.891 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_8/O
                         net (fo=3, routed)           0.571     5.463    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h0[6]
    SLICE_X43Y89         LUT4 (Prop_lut4_I0_O)        0.124     5.587 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_1/O
                         net (fo=2, routed)           0.509     6.096    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_1_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.220 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.220    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_4_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.596 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.596    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.919 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1/O[1]
                         net (fo=6, routed)           0.682     7.601    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1[9]
    SLICE_X41Y90         LUT4 (Prop_lut4_I2_O)        0.306     7.907 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.907    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_i_7_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.457 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.457    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.791 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__2/O[1]
                         net (fo=6, routed)           0.815     9.606    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2[13]
    SLICE_X40Y90         LUT4 (Prop_lut4_I2_O)        0.303     9.909 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.909    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_i_7_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.459 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.459    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.573 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.573    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__3_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.795 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__4/O[0]
                         net (fo=1, routed)           0.474    11.269    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/hash_data[20]
    SLICE_X39Y92         LUT6 (Prop_lut6_I4_O)        0.299    11.568 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000    11.568    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X39Y92         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.478    12.657    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y92         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X39Y92         FDRE (Setup_fdre_C_D)        0.029    12.761    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                         -11.568    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.587ns  (logic 4.313ns (50.226%)  route 4.274ns (49.774%))
  Logic Levels:           13  (CARRY4=6 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.650     2.944    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y91         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=11, routed)          0.748     4.148    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/Q[2]
    SLICE_X43Y91         LUT3 (Prop_lut3_I0_O)        0.124     4.272 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1_i_9/O
                         net (fo=10, routed)          0.495     4.767    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1_i_9_n_0
    SLICE_X43Y90         LUT5 (Prop_lut5_I3_O)        0.124     4.891 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_8/O
                         net (fo=3, routed)           0.571     5.463    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h0[6]
    SLICE_X43Y89         LUT4 (Prop_lut4_I0_O)        0.124     5.587 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_1/O
                         net (fo=2, routed)           0.509     6.096    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_1_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.220 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.220    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_i_4_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.596 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.596    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__0_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.919 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1__1_carry__1/O[1]
                         net (fo=6, routed)           0.682     7.601    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h1[9]
    SLICE_X41Y90         LUT4 (Prop_lut4_I2_O)        0.306     7.907 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.907    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_i_7_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.457 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.457    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__1_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.791 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2__1_carry__2/O[1]
                         net (fo=6, routed)           0.815     9.606    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h2[13]
    SLICE_X40Y90         LUT4 (Prop_lut4_I2_O)        0.303     9.909 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.909    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_i_7_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.459 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.459    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__2_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.772 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/h3__1_carry__3/O[3]
                         net (fo=1, routed)           0.453    11.225    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/hash_data[19]
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.306    11.531 r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/H1/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000    11.531    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X39Y91         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.478    12.657    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y91         FDRE                                         r  design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X39Y91         FDRE (Setup_fdre_C_D)        0.031    12.763    design_1_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                  1.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.243    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.188    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.912%)  route 0.119ns (48.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.558     0.894    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.128     1.022 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.119     1.140    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X32Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.057    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.508%)  route 0.119ns (44.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.148     1.040 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.119     1.158    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X32Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.055    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.738%)  route 0.189ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.189     1.322    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.738%)  route 0.189ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.189     1.322    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.558     0.894    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.116     1.150    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X32Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.044    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.558     0.894    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.116     1.150    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X32Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.042    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.552     0.888    design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y86         FDRE                                         r  design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q
                         net (fo=1, routed)           0.056     1.085    design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[12]
    SLICE_X38Y86         LUT5 (Prop_lut5_I4_O)        0.045     1.130 r  design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     1.130    design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X38Y86         FDRE                                         r  design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.819     1.185    design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y86         FDRE                                         r  design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.284     0.901    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.120     1.021    design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.059     1.179    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.067    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.100    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_3_out[1]
    SLICE_X36Y97         LUT5 (Prop_lut5_I1_O)        0.045     1.145 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.145    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X36Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.825     1.191    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.285     0.906    
    SLICE_X36Y97         FDRE (Hold_fdre_C_D)         0.121     1.027    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X36Y91    design_1_i/alu_0/inst/alu_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y88    design_1_i/alu_0/inst/alu_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y87    design_1_i/alu_0/inst/alu_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y88    design_1_i/alu_0/inst/alu_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y90    design_1_i/alu_0/inst/alu_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y90    design_1_i/alu_0/inst/alu_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y91    design_1_i/alu_0/inst/alu_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y91    design_1_i/alu_0/inst/alu_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X36Y89    design_1_i/paritybit_0/inst/paritybit_v1_0_S00_AXI_inst/aw_en_reg/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.765ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.456ns (30.342%)  route 1.047ns (69.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.652     2.946    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.047     4.449    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aresetn
    SLICE_X52Y91         FDCE                                         f  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.465    12.644    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aclk
    SLICE_X52Y91         FDCE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[0]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X52Y91         FDCE (Recov_fdce_C_CLR)     -0.405    12.214    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[0]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                          -4.449    
  -------------------------------------------------------------------
                         slack                                  7.765    

Slack (MET) :             7.765ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.456ns (30.342%)  route 1.047ns (69.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.652     2.946    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.047     4.449    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aresetn
    SLICE_X52Y91         FDCE                                         f  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.465    12.644    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aclk
    SLICE_X52Y91         FDCE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[1]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X52Y91         FDCE (Recov_fdce_C_CLR)     -0.405    12.214    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[1]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                          -4.449    
  -------------------------------------------------------------------
                         slack                                  7.765    

Slack (MET) :             7.765ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.456ns (30.342%)  route 1.047ns (69.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.652     2.946    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.047     4.449    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aresetn
    SLICE_X52Y91         FDCE                                         f  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.465    12.644    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aclk
    SLICE_X52Y91         FDCE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[7]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X52Y91         FDCE (Recov_fdce_C_CLR)     -0.405    12.214    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[7]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                          -4.449    
  -------------------------------------------------------------------
                         slack                                  7.765    

Slack (MET) :             7.906ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.456ns (33.480%)  route 0.906ns (66.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.652     2.946    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.906     4.308    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aresetn
    SLICE_X52Y92         FDCE                                         f  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.465    12.644    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aclk
    SLICE_X52Y92         FDCE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[2]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X52Y92         FDCE (Recov_fdce_C_CLR)     -0.405    12.214    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[2]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  7.906    

Slack (MET) :             7.906ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.456ns (33.480%)  route 0.906ns (66.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.652     2.946    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.906     4.308    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aresetn
    SLICE_X52Y92         FDCE                                         f  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.465    12.644    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aclk
    SLICE_X52Y92         FDCE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[5]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X52Y92         FDCE (Recov_fdce_C_CLR)     -0.405    12.214    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[5]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  7.906    

Slack (MET) :             7.906ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.456ns (33.480%)  route 0.906ns (66.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.652     2.946    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.906     4.308    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aresetn
    SLICE_X52Y92         FDCE                                         f  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.465    12.644    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aclk
    SLICE_X52Y92         FDCE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[6]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X52Y92         FDCE (Recov_fdce_C_CLR)     -0.405    12.214    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[6]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  7.906    

Slack (MET) :             7.927ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.456ns (34.027%)  route 0.884ns (65.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.652     2.946    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.884     4.286    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aresetn
    SLICE_X51Y92         FDCE                                         f  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.465    12.644    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aclk
    SLICE_X51Y92         FDCE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[3]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X51Y92         FDCE (Recov_fdce_C_CLR)     -0.405    12.214    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[3]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                  7.927    

Slack (MET) :             7.927ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.456ns (34.027%)  route 0.884ns (65.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.652     2.946    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.884     4.286    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aresetn
    SLICE_X51Y92         FDCE                                         f  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        1.465    12.644    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aclk
    SLICE_X51Y92         FDCE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[4]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X51Y92         FDCE (Recov_fdce_C_CLR)     -0.405    12.214    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[4]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                  7.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.642%)  route 0.369ns (72.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.369     1.403    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aresetn
    SLICE_X51Y92         FDCE                                         f  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.819     1.185    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aclk
    SLICE_X51Y92         FDCE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[3]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.642%)  route 0.369ns (72.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.369     1.403    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aresetn
    SLICE_X51Y92         FDCE                                         f  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.819     1.185    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aclk
    SLICE_X51Y92         FDCE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[4]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.432%)  route 0.373ns (72.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.373     1.407    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aresetn
    SLICE_X52Y92         FDCE                                         f  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.819     1.185    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aclk
    SLICE_X52Y92         FDCE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[2]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X52Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.432%)  route 0.373ns (72.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.373     1.407    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aresetn
    SLICE_X52Y92         FDCE                                         f  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.819     1.185    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aclk
    SLICE_X52Y92         FDCE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[5]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X52Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.432%)  route 0.373ns (72.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.373     1.407    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aresetn
    SLICE_X52Y92         FDCE                                         f  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.819     1.185    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aclk
    SLICE_X52Y92         FDCE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[6]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X52Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.829%)  route 0.427ns (75.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.427     1.460    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aresetn
    SLICE_X52Y91         FDCE                                         f  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.819     1.185    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aclk
    SLICE_X52Y91         FDCE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[0]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X52Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.829%)  route 0.427ns (75.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.427     1.460    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aresetn
    SLICE_X52Y91         FDCE                                         f  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.819     1.185    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aclk
    SLICE_X52Y91         FDCE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[1]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X52Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.829%)  route 0.427ns (75.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X43Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.427     1.460    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aresetn
    SLICE_X52Y91         FDCE                                         f  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1423, routed)        0.819     1.185    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/s00_axi_aclk
    SLICE_X52Y91         FDCE                                         r  design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[7]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X52Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/R1/rgb_i/counter_256_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.403    





