

================================================================
== Vitis HLS Report for 'gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3'
================================================================
* Date:           Wed Sep  4 19:39:13 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.055 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      772|      772|  2.548 us|  2.548 us|  772|  772|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_55_2_VITIS_LOOP_56_3  |      770|      770|         4|          1|          1|   768|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%rhs = alloca i32 1"   --->   Operation 7 'alloca' 'rhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k_V = alloca i32 1"   --->   Operation 8 'alloca' 'k_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %gamma_lut, i64 666, i64 207, i64 1"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gamma_lut, void @empty, i32 0, i32 0, void @empty_18, i32 1, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %k_V"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %rhs"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten"   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.91ns)   --->   "%icmp_ln1073 = icmp_eq  i10 %indvar_flatten_load, i10 768"   --->   Operation 18 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.78ns)   --->   "%add_ln1073 = add i10 %indvar_flatten_load, i10 1"   --->   Operation 19 'add' 'add_ln1073' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln1073 = br i1 %icmp_ln1073, void %for.inc18.i, void %colLoop.i.preheader.exitStub"   --->   Operation 20 'br' 'br_ln1073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rhs_load = load i9 %rhs"   --->   Operation 21 'load' 'rhs_load' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%k_V_load = load i2 %k_V"   --->   Operation 22 'load' 'k_V_load' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.88ns)   --->   "%icmp_ln1073_1 = icmp_eq  i9 %rhs_load, i9 256"   --->   Operation 23 'icmp' 'icmp_ln1073_1' <Predicate = (!icmp_ln1073)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.39ns)   --->   "%select_ln42 = select i1 %icmp_ln1073_1, i9 0, i9 %rhs_load" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:42]   --->   Operation 24 'select' 'select_ln42' <Predicate = (!icmp_ln1073)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.54ns)   --->   "%add_ln886 = add i2 %k_V_load, i2 1"   --->   Operation 25 'add' 'add_ln886' <Predicate = (!icmp_ln1073)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.17ns)   --->   "%select_ln42_1 = select i1 %icmp_ln1073_1, i2 %add_ln886, i2 %k_V_load" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:42]   --->   Operation 26 'select' 'select_ln42_1' <Predicate = (!icmp_ln1073)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.44ns)   --->   "%switch_ln57 = switch i2 %select_ln42_1, void %arrayidx162.i.case.2, i2 0, void %arrayidx162.i.case.0, i2 1, void %arrayidx162.i.case.1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:57]   --->   Operation 27 'switch' 'switch_ln57' <Predicate = (!icmp_ln1073)> <Delay = 0.44>
ST_1 : Operation 28 [1/1] (0.77ns)   --->   "%j_V = add i9 %select_ln42, i9 1"   --->   Operation 28 'add' 'j_V' <Predicate = (!icmp_ln1073)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln56 = store i10 %add_ln1073, i10 %indvar_flatten" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:56]   --->   Operation 29 'store' 'store_ln56' <Predicate = (!icmp_ln1073)> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln56 = store i2 %select_ln42_1, i2 %k_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:56]   --->   Operation 30 'store' 'store_ln56' <Predicate = (!icmp_ln1073)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%lhs_mid2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %select_ln42_1, i8 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:42]   --->   Operation 31 'bitconcatenate' 'lhs_mid2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1541 = zext i9 %select_ln42"   --->   Operation 32 'zext' 'zext_ln1541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.78ns)   --->   "%ret_V = add i10 %lhs_mid2, i10 %zext_ln1541"   --->   Operation 33 'add' 'ret_V' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln587_3 = zext i10 %ret_V"   --->   Operation 34 'zext' 'zext_ln587_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%gamma_lut_addr = getelementptr i8 %gamma_lut, i64 0, i64 %zext_ln587_3" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:57]   --->   Operation 35 'getelementptr' 'gamma_lut_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.23ns)   --->   "%gamma_lut_load = load i10 %gamma_lut_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:57]   --->   Operation 36 'load' 'gamma_lut_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 768> <RAM>
ST_2 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln56 = store i9 %j_V, i9 %rhs" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:56]   --->   Operation 37 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:56]   --->   Operation 38 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 39 [1/2] (1.23ns)   --->   "%gamma_lut_load = load i10 %gamma_lut_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:57]   --->   Operation 39 'load' 'gamma_lut_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 768> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln1073)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_55_2_VITIS_LOOP_56_3_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln1541 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16"   --->   Operation 43 'specloopname' 'specloopname_ln1541' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i9 %select_ln42"   --->   Operation 44 'zext' 'zext_ln587' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%lut_p_addr = getelementptr i8 %lut_p, i64 0, i64 %zext_ln587" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:57]   --->   Operation 45 'getelementptr' 'lut_p_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%lut_p_1_addr = getelementptr i8 %lut_p_1, i64 0, i64 %zext_ln587" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:57]   --->   Operation 46 'getelementptr' 'lut_p_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%lut_p_2_addr = getelementptr i8 %lut_p_2, i64 0, i64 %zext_ln587" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:57]   --->   Operation 47 'getelementptr' 'lut_p_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.23ns)   --->   "%store_ln57 = store i8 %gamma_lut_load, i8 %lut_p_1_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:57]   --->   Operation 48 'store' 'store_ln57' <Predicate = (select_ln42_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx162.i.exit" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:57]   --->   Operation 49 'br' 'br_ln57' <Predicate = (select_ln42_1 == 1)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.23ns)   --->   "%store_ln57 = store i8 %gamma_lut_load, i8 %lut_p_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:57]   --->   Operation 50 'store' 'store_ln57' <Predicate = (select_ln42_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx162.i.exit" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:57]   --->   Operation 51 'br' 'br_ln57' <Predicate = (select_ln42_1 == 0)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.23ns)   --->   "%store_ln57 = store i8 %gamma_lut_load, i8 %lut_p_2_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:57]   --->   Operation 52 'store' 'store_ln57' <Predicate = (select_ln42_1 != 0 & select_ln42_1 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx162.i.exit" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:57]   --->   Operation 53 'br' 'br_ln57' <Predicate = (select_ln42_1 != 0 & select_ln42_1 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 2.05ns
The critical path consists of the following:
	'alloca' operation ('rhs') [5]  (0 ns)
	'load' operation ('rhs_load') on local variable 'rhs' [21]  (0 ns)
	'icmp' operation ('icmp_ln1073_1') [25]  (0.881 ns)
	'select' operation ('select_ln42', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:42) [26]  (0.398 ns)
	'add' operation ('j.V') [52]  (0.776 ns)

 <State 2>: 2.02ns
The critical path consists of the following:
	'add' operation ('ret.V') [33]  (0.787 ns)
	'getelementptr' operation ('gamma_lut_addr', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:57) [35]  (0 ns)
	'load' operation ('gamma_lut_load', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:57) on array 'gamma_lut' [36]  (1.24 ns)

 <State 3>: 1.24ns
The critical path consists of the following:
	'load' operation ('gamma_lut_load', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:57) on array 'gamma_lut' [36]  (1.24 ns)

 <State 4>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('lut_p_2_addr', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:57) [40]  (0 ns)
	'store' operation ('store_ln57', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:57) of variable 'gamma_lut_load', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:57 on array 'lut_p_2' [49]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
