{
  "creator": "Yosys 0.23 (git sha1 7ce5011c24b)",
  "modules": {
    "LtCell": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "LtCell.v:1.1-14.10"
      },
      "ports": {
        "a": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "b": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
        "$lt$LtCell.v:8$1": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "LtCell.v:8.15-8.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ 6, 7, 8, 9 ],
            "Y": [ 11 ]
          }
        },
        "$ternary$LtCell.v:8$2": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "LtCell.v:8.15-8.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 11 ],
            "Y": [ 10 ]
          }
        }
      },
      "netnames": {
        "$lt$LtCell.v:8$1_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "LtCell.v:8.15-8.20"
          }
        },
        "a": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "LtCell.v:3.14-3.15"
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "LtCell.v:4.14-4.15"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "LtCell.v:5.9-5.12"
          }
        }
      }
    }
  }
}
