## Hello World! ðŸ‘‹ I'm Auringzaib Sabir - Hardware Verification Engineer & Researcher
#### I am (!Gold_Medalist || !Failure)

<!--
**AuringzaibSabir/AuringzaibSabir** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ðŸ”­ Iâ€™m currently working on ...
- ðŸŒ± Iâ€™m currently learning ...
- ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with ...
- ðŸ’¬ Ask me about ...
- ðŸ“« How to reach me: ...
- ðŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->

[![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=auringzaibsabir&langs_count=2&theme=react )](https://github.com/AuringzaibSabir)
[![Auringzaib's GitHub stats](https://github-readme-stats.vercel.app/api?username=auringzaibsabir&hide=stars,issues,contribs&theme=react )](https://github.com/AuringzaibSabir/)

### Connect with me:

[![website](./img/twitter-light.svg)](https://twitter.com/AuringzaibSabir?t=UWYhkgWbyCA0HeEQQUl3kQ&s=08#gh-light-mode-only)
[![website](./img/twitter-dark.svg)](https://twitter.com/AuringzaibSabir?t=UWYhkgWbyCA0HeEQQUl3kQ&s=08#gh-dark-mode-only)
&nbsp;&nbsp;
[![website](./img/linkedin-light.svg)](https://www.linkedin.com/in/auringzaib-sabir/#gh-light-mode-only)
[![website](./img/linkedin-dark.svg)](https://www.linkedin.com/in/auringzaib-sabir/#gh-dark-mode-only)

### Languages and Tools:

[<img align="left" alt="Visual Studio Code" width="150px" src="https://upload.wikimedia.org/wikipedia/commons/thumb/9/9a/RISC-V-logo.svg/2560px-RISC-V-logo.svg.png" style="padding-right:10px;" />][webdevplaylist]
[<img align="left" alt="System Verilog" width="120px" src="https://upload.wikimedia.org/wikipedia/en/thumb/e/ef/SystemVerilog_logo.png/240px-SystemVerilog_logo.png" style="padding-right:10px;" />][webdevplaylist]

[webdevplaylist]: https://www.youtube.com/watch?v=ECuqb5Tv9qI&t=150s
