

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Tue Sep  5 22:43:15 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.420 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       84|       84| 0.280 us | 0.280 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 85


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 85
* Pipeline : 1
  Pipeline-0 : II = 1, D = 85, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.59>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%base_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %base_r" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:476]   --->   Operation 86 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast i64 %base_read" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:476]   --->   Operation 87 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_s, i32"   --->   Operation 88 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_Repl2_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_s, i32, i32"   --->   Operation 89 'partselect' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_Repl2_5 = trunc i64 %p_Val2_s"   --->   Operation 90 'trunc' 'p_Repl2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_s, i32"   --->   Operation 91 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_s_1186 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %p_Val2_s, i32, i32"   --->   Operation 92 'partselect' 'p_Result_s_1186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln492 = zext i6 %p_Result_s_1186"   --->   Operation 93 'zext' 'zext_ln492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i64, i64 %zext_ln492" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 94 'getelementptr' 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (0.59ns)   --->   "%pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_load = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 95 'load' 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_load' <Predicate = true> <Delay = 0.59> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 2 <SV = 1> <Delay = 1.65>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln503 = zext i11 %p_Repl2_s" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:503]   --->   Operation 96 'zext' 'zext_ln503' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.53ns)   --->   "%b_exp = add i12, i12 %zext_ln503" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:503]   --->   Operation 97 'add' 'b_exp' <Predicate = true> <Delay = 0.53> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.62ns)   --->   "%icmp_ln369 = icmp_eq  i12 %b_exp, i12" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 98 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.98ns)   --->   "%icmp_ln828 = icmp_eq  i52 %p_Repl2_5, i52"   --->   Operation 99 'icmp' 'icmp_ln828' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.12ns)   --->   "%x_is_1 = and i1 %icmp_ln369, i1 %icmp_ln828" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 100 'and' 'x_is_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%xor_ln936 = xor i1 %p_Result_16, i1"   --->   Operation 101 'xor' 'xor_ln936' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.12ns) (out node of the LUT)   --->   "%x_is_p1 = and i1 %x_is_1, i1 %xor_ln936" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:370]   --->   Operation 102 'and' 'x_is_p1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.61ns)   --->   "%icmp_ln828_1 = icmp_eq  i11 %p_Repl2_s, i11"   --->   Operation 103 'icmp' 'icmp_ln828_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node x_is_NaN)   --->   "%xor_ln832 = xor i1 %icmp_ln828, i1"   --->   Operation 104 'xor' 'xor_ln832' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.12ns) (out node of the LUT)   --->   "%x_is_NaN = and i1 %icmp_ln828_1, i1 %xor_ln832" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 105 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.61ns)   --->   "%x_is_0 = icmp_eq  i11 %p_Repl2_s, i11"   --->   Operation 106 'icmp' 'x_is_0' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.12ns)   --->   "%x_is_inf = and i1 %icmp_ln828_1, i1 %icmp_ln828" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 107 'and' 'x_is_inf' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node x_is_neg)   --->   "%or_ln386 = or i1 %x_is_0, i1 %x_is_inf" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 108 'or' 'or_ln386' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node x_is_neg)   --->   "%xor_ln386 = xor i1 %or_ln386, i1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 109 'xor' 'xor_ln386' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.12ns) (out node of the LUT)   --->   "%x_is_neg = and i1 %p_Result_16, i1 %xor_ln386" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386]   --->   Operation 110 'and' 'x_is_neg' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.12ns)   --->   "%or_ln407 = or i1 %x_is_p1, i1 %x_is_NaN" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 111 'or' 'or_ln407' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.53ns)   --->   "%b_exp_1 = add i12, i12 %zext_ln503" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:515]   --->   Operation 112 'add' 'b_exp_1' <Predicate = (p_Result_6)> <Delay = 0.53> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.29ns)   --->   "%b_exp_2 = select i1 %p_Result_6, i12 %b_exp_1, i12 %b_exp" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 113 'select' 'b_exp_2' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 114 [1/2] (0.59ns)   --->   "%pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_load = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 114 'load' 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_load' <Predicate = true> <Delay = 0.59> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln848_2)   --->   "%xor_ln407 = xor i1 %or_ln407, i1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 115 'xor' 'xor_ln407' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node or_ln848_2)   --->   "%and_ln371 = and i1 %p_Result_16, i1 %xor_ln407" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 116 'and' 'and_ln371' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln848_2)   --->   "%and_ln371_1 = and i1 %and_ln371, i1 %x_is_1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 117 'and' 'and_ln371_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%or_ln371 = or i1 %x_is_1, i1 %x_is_NaN" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 118 'or' 'or_ln371' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%xor_ln371 = xor i1 %or_ln371, i1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:371]   --->   Operation 119 'xor' 'xor_ln371' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18 = and i1 %x_is_inf, i1 %xor_ln371" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 120 'and' 'and_ln18' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.12ns)   --->   "%or_ln18 = or i1 %x_is_1, i1 %icmp_ln828_1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 121 'or' 'or_ln18' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln848_2 = or i1 %and_ln18, i1 %and_ln371_1"   --->   Operation 122 'or' 'or_ln848_2' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.42>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%p_Result_17 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1, i52 %p_Repl2_5, i1"   --->   Operation 123 'bitconcatenate' 'p_Result_17' <Predicate = (!p_Result_6 & !or_ln407)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%lshr_ln = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %p_Repl2_5"   --->   Operation 124 'bitconcatenate' 'lshr_ln' <Predicate = (p_Result_6 & !or_ln407)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1287 = zext i53 %lshr_ln"   --->   Operation 125 'zext' 'zext_ln1287' <Predicate = (p_Result_6 & !or_ln407)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.26ns)   --->   "%select_ln513 = select i1 %p_Result_6, i54 %zext_ln1287, i54 %p_Result_17" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 126 'select' 'select_ln513' <Predicate = (!or_ln407)> <Delay = 0.26> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln682 = zext i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_load"   --->   Operation 127 'zext' 'zext_ln682' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_3 : Operation 128 [5/5] (2.15ns)   --->   "%mul_ln682 = mul i54 %zext_ln682, i54 %select_ln513"   --->   Operation 128 'mul' 'mul_ln682' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 129 [4/5] (2.15ns)   --->   "%mul_ln682 = mul i54 %zext_ln682, i54 %select_ln513"   --->   Operation 129 'mul' 'mul_ln682' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 130 [3/5] (2.15ns)   --->   "%mul_ln682 = mul i54 %zext_ln682, i54 %select_ln513"   --->   Operation 130 'mul' 'mul_ln682' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 131 [2/5] (2.15ns)   --->   "%mul_ln682 = mul i54 %zext_ln682, i54 %select_ln513"   --->   Operation 131 'mul' 'mul_ln682' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 132 [1/5] (2.15ns)   --->   "%mul_ln682 = mul i54 %zext_ln682, i54 %select_ln513"   --->   Operation 132 'mul' 'mul_ln682' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%p_Val2_s_1187 = partselect i4 @_ssdm_op_PartSelect.i4.i54.i32.i32, i54 %mul_ln682, i32, i32"   --->   Operation 133 'partselect' 'p_Val2_s_1187' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i54 %mul_ln682"   --->   Operation 134 'trunc' 'trunc_ln657' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln682, i32"   --->   Operation 135 'bitselect' 'tmp_3' <Predicate = (!or_ln407)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i54.i17, i54 %mul_ln682, i17"   --->   Operation 136 'bitconcatenate' 'shl_ln' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln1070 = zext i4 %p_Val2_s_1187"   --->   Operation 137 'zext' 'zext_ln1070' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1072_1 = zext i71 %shl_ln"   --->   Operation 138 'zext' 'zext_ln1072_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 139 [5/5] (2.15ns)   --->   "%mul_ln1072_1 = mul i75 %zext_ln1070, i75 %zext_ln1072_1"   --->   Operation 139 'mul' 'mul_ln1072_1' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 140 [4/5] (2.15ns)   --->   "%mul_ln1072_1 = mul i75 %zext_ln1070, i75 %zext_ln1072_1"   --->   Operation 140 'mul' 'mul_ln1072_1' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 141 [3/5] (2.15ns)   --->   "%mul_ln1072_1 = mul i75 %zext_ln1070, i75 %zext_ln1072_1"   --->   Operation 141 'mul' 'mul_ln1072_1' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 142 [2/5] (2.15ns)   --->   "%mul_ln1072_1 = mul i75 %zext_ln1070, i75 %zext_ln1072_1"   --->   Operation 142 'mul' 'mul_ln1072_1' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.15>
ST_12 : Operation 143 [1/5] (2.15ns)   --->   "%mul_ln1072_1 = mul i75 %zext_ln1070, i75 %zext_ln1072_1"   --->   Operation 143 'mul' 'mul_ln1072_1' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.24>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%sf = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i5.i54.i16, i5, i54 %mul_ln682, i16"   --->   Operation 144 'bitconcatenate' 'sf' <Predicate = (!tmp_3 & !or_ln407)> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i76 @_ssdm_op_BitConcatenate.i76.i5.i54.i17, i5, i54 %mul_ln682, i17"   --->   Operation 145 'bitconcatenate' 'tmp_10' <Predicate = (tmp_3 & !or_ln407)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln1287_1 = zext i75 %sf"   --->   Operation 146 'zext' 'zext_ln1287_1' <Predicate = (!tmp_3 & !or_ln407)> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.35ns)   --->   "%select_ln1287 = select i1 %tmp_3, i76 %tmp_10, i76 %zext_ln1287_1"   --->   Operation 147 'select' 'select_ln1287' <Predicate = (!or_ln407)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln682_2 = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i50.i25, i50 %trunc_ln657, i25"   --->   Operation 148 'bitconcatenate' 'shl_ln682_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i75 %shl_ln682_2"   --->   Operation 149 'zext' 'zext_ln657' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1146 = add i76 %zext_ln657, i76 %select_ln1287"   --->   Operation 150 'add' 'add_ln1146' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1147 = zext i75 %mul_ln1072_1"   --->   Operation 151 'zext' 'zext_ln1147' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%sub_ln1147_1 = sub i76 %add_ln1146, i76 %zext_ln1147"   --->   Operation 152 'sub' 'sub_ln1147_1' <Predicate = (!or_ln407)> <Delay = 0.88> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i73 @_ssdm_op_PartSelect.i73.i76.i32.i32, i76 %sub_ln1147_1, i32, i32"   --->   Operation 153 'partselect' 'lshr_ln1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%p_Val2_1 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %sub_ln1147_1, i32, i32"   --->   Operation 154 'partselect' 'p_Val2_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i67 @_ssdm_op_PartSelect.i67.i76.i32.i32, i76 %sub_ln1147_1, i32, i32"   --->   Operation 155 'partselect' 'tmp_11' <Predicate = (!or_ln407)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.15>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1070_1 = zext i6 %p_Val2_1"   --->   Operation 156 'zext' 'zext_ln1070_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln1072_2 = zext i73 %lshr_ln1"   --->   Operation 157 'zext' 'zext_ln1072_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_14 : Operation 158 [5/5] (2.15ns)   --->   "%mul_ln1072_2 = mul i79 %zext_ln1072_2, i79 %zext_ln1070_1"   --->   Operation 158 'mul' 'mul_ln1072_2' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.15>
ST_15 : Operation 159 [4/5] (2.15ns)   --->   "%mul_ln1072_2 = mul i79 %zext_ln1072_2, i79 %zext_ln1070_1"   --->   Operation 159 'mul' 'mul_ln1072_2' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.15>
ST_16 : Operation 160 [3/5] (2.15ns)   --->   "%mul_ln1072_2 = mul i79 %zext_ln1072_2, i79 %zext_ln1070_1"   --->   Operation 160 'mul' 'mul_ln1072_2' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.15>
ST_17 : Operation 161 [2/5] (2.15ns)   --->   "%mul_ln1072_2 = mul i79 %zext_ln1072_2, i79 %zext_ln1070_1"   --->   Operation 161 'mul' 'mul_ln1072_2' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.15>
ST_18 : Operation 162 [1/5] (2.15ns)   --->   "%mul_ln1072_2 = mul i79 %zext_ln1072_2, i79 %zext_ln1070_1"   --->   Operation 162 'mul' 'mul_ln1072_2' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 0.90>
ST_19 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln662_5 = zext i73 %lshr_ln1"   --->   Operation 163 'zext' 'zext_ln662_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "%or_ln657_1 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i5.i76, i5, i76 %zext_ln662_5"   --->   Operation 164 'bitconcatenate' 'or_ln657_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%shl_ln682_3 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i67.i14, i67 %tmp_11, i14"   --->   Operation 165 'bitconcatenate' 'shl_ln682_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln657_3 = zext i81 %shl_ln682_3"   --->   Operation 166 'zext' 'zext_ln657_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln657_4 = zext i81 %or_ln657_1"   --->   Operation 167 'zext' 'zext_ln657_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1146_1 = add i82 %zext_ln657_3, i82 %zext_ln657_4"   --->   Operation 168 'add' 'add_ln1146_1' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 169 [1/1] (0.00ns)   --->   "%shl_ln682_4 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i79.i1, i79 %mul_ln1072_2, i1"   --->   Operation 169 'bitconcatenate' 'shl_ln682_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln1147_1 = zext i80 %shl_ln682_4"   --->   Operation 170 'zext' 'zext_ln1147_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 171 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%sub_ln1147_2 = sub i82 %add_ln1146_1, i82 %zext_ln1147_1"   --->   Operation 171 'sub' 'sub_ln1147_2' <Predicate = (!or_ln407)> <Delay = 0.90> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 172 [1/1] (0.00ns)   --->   "%p_Val2_2 = partselect i6 @_ssdm_op_PartSelect.i6.i82.i32.i32, i82 %sub_ln1147_2, i32, i32"   --->   Operation 172 'partselect' 'p_Val2_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln657_5 = trunc i82 %sub_ln1147_2"   --->   Operation 173 'trunc' 'trunc_ln657_5' <Predicate = (!or_ln407)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 2.15>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln685_1 = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i82.i1, i82 %sub_ln1147_2, i1"   --->   Operation 174 'bitconcatenate' 'shl_ln685_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1070_2 = zext i6 %p_Val2_2"   --->   Operation 175 'zext' 'zext_ln1070_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1072_3 = zext i83 %shl_ln685_1"   --->   Operation 176 'zext' 'zext_ln1072_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_20 : Operation 177 [5/5] (2.15ns)   --->   "%mul_ln1072_3 = mul i89 %zext_ln1070_2, i89 %zext_ln1072_3"   --->   Operation 177 'mul' 'mul_ln1072_3' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.15>
ST_21 : Operation 178 [4/5] (2.15ns)   --->   "%mul_ln1072_3 = mul i89 %zext_ln1070_2, i89 %zext_ln1072_3"   --->   Operation 178 'mul' 'mul_ln1072_3' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.15>
ST_22 : Operation 179 [3/5] (2.15ns)   --->   "%mul_ln1072_3 = mul i89 %zext_ln1070_2, i89 %zext_ln1072_3"   --->   Operation 179 'mul' 'mul_ln1072_3' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.15>
ST_23 : Operation 180 [2/5] (2.15ns)   --->   "%mul_ln1072_3 = mul i89 %zext_ln1070_2, i89 %zext_ln1072_3"   --->   Operation 180 'mul' 'mul_ln1072_3' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.15>
ST_24 : Operation 181 [1/5] (2.15ns)   --->   "%mul_ln1072_3 = mul i89 %zext_ln1070_2, i89 %zext_ln1072_3"   --->   Operation 181 'mul' 'mul_ln1072_3' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 0.97>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%or_ln657_2 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i13.i82.i1, i13, i82 %sub_ln1147_2, i1"   --->   Operation 182 'bitconcatenate' 'or_ln657_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%shl_ln682_5 = bitconcatenate i101 @_ssdm_op_BitConcatenate.i101.i76.i25, i76 %trunc_ln657_5, i25"   --->   Operation 183 'bitconcatenate' 'shl_ln682_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln657_6 = zext i101 %shl_ln682_5"   --->   Operation 184 'zext' 'zext_ln657_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln657_7 = zext i96 %or_ln657_2"   --->   Operation 185 'zext' 'zext_ln657_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1146_2 = add i102 %zext_ln657_7, i102 %zext_ln657_6"   --->   Operation 186 'add' 'add_ln1146_2' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "%shl_ln682_6 = bitconcatenate i95 @_ssdm_op_BitConcatenate.i95.i89.i6, i89 %mul_ln1072_3, i6"   --->   Operation 187 'bitconcatenate' 'shl_ln682_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln1147_2 = zext i95 %shl_ln682_6"   --->   Operation 188 'zext' 'zext_ln1147_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 189 [1/1] (0.97ns) (root node of TernaryAdder)   --->   "%sub_ln1147_3 = sub i102 %add_ln1146_2, i102 %zext_ln1147_2"   --->   Operation 189 'sub' 'sub_ln1147_3' <Predicate = (!or_ln407)> <Delay = 0.97> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "%lshr_ln662_3 = partselect i92 @_ssdm_op_PartSelect.i92.i102.i32.i32, i102 %sub_ln1147_3, i32, i32"   --->   Operation 190 'partselect' 'lshr_ln662_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i86 @_ssdm_op_PartSelect.i86.i102.i32.i32, i102 %sub_ln1147_3, i32, i32"   --->   Operation 191 'partselect' 'tmp_15' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_25 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i6 @_ssdm_op_PartSelect.i6.i102.i32.i32, i102 %sub_ln1147_3, i32, i32"   --->   Operation 192 'partselect' 'tmp_16' <Predicate = (!or_ln407)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 2.15>
ST_26 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln1070_4 = zext i6 %tmp_16"   --->   Operation 193 'zext' 'zext_ln1070_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_26 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1072_4 = zext i92 %lshr_ln662_3"   --->   Operation 194 'zext' 'zext_ln1072_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_26 : Operation 195 [5/5] (2.15ns)   --->   "%mul_ln1072_4 = mul i98 %zext_ln1072_4, i98 %zext_ln1070_4"   --->   Operation 195 'mul' 'mul_ln1072_4' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.15>
ST_27 : Operation 196 [4/5] (2.15ns)   --->   "%mul_ln1072_4 = mul i98 %zext_ln1072_4, i98 %zext_ln1070_4"   --->   Operation 196 'mul' 'mul_ln1072_4' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.15>
ST_28 : Operation 197 [3/5] (2.15ns)   --->   "%mul_ln1072_4 = mul i98 %zext_ln1072_4, i98 %zext_ln1070_4"   --->   Operation 197 'mul' 'mul_ln1072_4' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.15>
ST_29 : Operation 198 [2/5] (2.15ns)   --->   "%mul_ln1072_4 = mul i98 %zext_ln1072_4, i98 %zext_ln1070_4"   --->   Operation 198 'mul' 'mul_ln1072_4' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.15>
ST_30 : Operation 199 [1/5] (2.15ns)   --->   "%mul_ln1072_4 = mul i98 %zext_ln1072_4, i98 %zext_ln1070_4"   --->   Operation 199 'mul' 'mul_ln1072_4' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.04>
ST_31 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln662_6 = zext i92 %lshr_ln662_3"   --->   Operation 200 'zext' 'zext_ln662_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 201 [1/1] (0.00ns)   --->   "%or_ln657_3 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i8.i102, i8, i102 %zext_ln662_6"   --->   Operation 201 'bitconcatenate' 'or_ln657_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 202 [1/1] (0.00ns)   --->   "%shl_ln682_7 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i86.i34, i86 %tmp_15, i34"   --->   Operation 202 'bitconcatenate' 'shl_ln682_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln657_8 = zext i120 %shl_ln682_7"   --->   Operation 203 'zext' 'zext_ln657_8' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln657_9 = zext i110 %or_ln657_3"   --->   Operation 204 'zext' 'zext_ln657_9' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1146_3 = add i121 %zext_ln657_9, i121 %zext_ln657_8"   --->   Operation 205 'add' 'add_ln1146_3' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 206 [1/1] (0.00ns)   --->   "%shl_ln682_s = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i98.i11, i98 %mul_ln1072_4, i11"   --->   Operation 206 'bitconcatenate' 'shl_ln682_s' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln1147_3 = zext i109 %shl_ln682_s"   --->   Operation 207 'zext' 'zext_ln1147_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 208 [1/1] (1.04ns) (root node of TernaryAdder)   --->   "%sub_ln1147_4 = sub i121 %add_ln1146_3, i121 %zext_ln1147_3"   --->   Operation 208 'sub' 'sub_ln1147_4' <Predicate = (!or_ln407)> <Delay = 1.04> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln657_s = partselect i87 @_ssdm_op_PartSelect.i87.i121.i32.i32, i121 %sub_ln1147_4, i32, i32"   --->   Operation 209 'partselect' 'trunc_ln657_s' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i81 @_ssdm_op_PartSelect.i81.i121.i32.i32, i121 %sub_ln1147_4, i32, i32"   --->   Operation 210 'partselect' 'tmp_18' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_31 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i6 @_ssdm_op_PartSelect.i6.i121.i32.i32, i121 %sub_ln1147_4, i32, i32"   --->   Operation 211 'partselect' 'tmp_19' <Predicate = (!or_ln407)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 2.15>
ST_32 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln1070_5 = zext i6 %tmp_19"   --->   Operation 212 'zext' 'zext_ln1070_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_32 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln1072_5 = zext i87 %trunc_ln657_s"   --->   Operation 213 'zext' 'zext_ln1072_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_32 : Operation 214 [5/5] (2.15ns)   --->   "%mul_ln1072_5 = mul i93 %zext_ln1072_5, i93 %zext_ln1070_5"   --->   Operation 214 'mul' 'mul_ln1072_5' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.15>
ST_33 : Operation 215 [4/5] (2.15ns)   --->   "%mul_ln1072_5 = mul i93 %zext_ln1072_5, i93 %zext_ln1070_5"   --->   Operation 215 'mul' 'mul_ln1072_5' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.15>
ST_34 : Operation 216 [3/5] (2.15ns)   --->   "%mul_ln1072_5 = mul i93 %zext_ln1072_5, i93 %zext_ln1070_5"   --->   Operation 216 'mul' 'mul_ln1072_5' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.15>
ST_35 : Operation 217 [2/5] (2.15ns)   --->   "%mul_ln1072_5 = mul i93 %zext_ln1072_5, i93 %zext_ln1070_5"   --->   Operation 217 'mul' 'mul_ln1072_5' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.15>
ST_36 : Operation 218 [1/5] (2.15ns)   --->   "%mul_ln1072_5 = mul i93 %zext_ln1072_5, i93 %zext_ln1070_5"   --->   Operation 218 'mul' 'mul_ln1072_5' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.06>
ST_37 : Operation 219 [1/1] (0.00ns)   --->   "%or_ln657_4 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i23.i87, i23, i87 %trunc_ln657_s"   --->   Operation 219 'bitconcatenate' 'or_ln657_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 220 [1/1] (0.00ns)   --->   "%shl_ln682_1 = bitconcatenate i125 @_ssdm_op_BitConcatenate.i125.i81.i44, i81 %tmp_18, i44"   --->   Operation 220 'bitconcatenate' 'shl_ln682_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln657_10 = zext i125 %shl_ln682_1"   --->   Operation 221 'zext' 'zext_ln657_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln657_11 = zext i110 %or_ln657_4"   --->   Operation 222 'zext' 'zext_ln657_11' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1146_4 = add i126 %zext_ln657_11, i126 %zext_ln657_10"   --->   Operation 223 'add' 'add_ln1146_4' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 224 [1/1] (0.00ns)   --->   "%shl_ln682_11 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i93.i16, i93 %mul_ln1072_5, i16"   --->   Operation 224 'bitconcatenate' 'shl_ln682_11' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln1147_4 = zext i109 %shl_ln682_11"   --->   Operation 225 'zext' 'zext_ln1147_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 226 [1/1] (1.06ns) (root node of TernaryAdder)   --->   "%sub_ln1147_5 = sub i126 %add_ln1146_4, i126 %zext_ln1147_4"   --->   Operation 226 'sub' 'sub_ln1147_5' <Predicate = (!or_ln407)> <Delay = 1.06> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln657_1 = partselect i82 @_ssdm_op_PartSelect.i82.i126.i32.i32, i126 %sub_ln1147_5, i32, i32"   --->   Operation 227 'partselect' 'trunc_ln657_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i76 @_ssdm_op_PartSelect.i76.i126.i32.i32, i126 %sub_ln1147_5, i32, i32"   --->   Operation 228 'partselect' 'tmp_21' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_37 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i6 @_ssdm_op_PartSelect.i6.i126.i32.i32, i126 %sub_ln1147_5, i32, i32"   --->   Operation 229 'partselect' 'tmp_22' <Predicate = (!or_ln407)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 2.15>
ST_38 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln1070_6 = zext i6 %tmp_22"   --->   Operation 230 'zext' 'zext_ln1070_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_38 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln1072_6 = zext i82 %trunc_ln657_1"   --->   Operation 231 'zext' 'zext_ln1072_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_38 : Operation 232 [5/5] (2.15ns)   --->   "%mul_ln1072_6 = mul i88 %zext_ln1072_6, i88 %zext_ln1070_6"   --->   Operation 232 'mul' 'mul_ln1072_6' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.15>
ST_39 : Operation 233 [4/5] (2.15ns)   --->   "%mul_ln1072_6 = mul i88 %zext_ln1072_6, i88 %zext_ln1070_6"   --->   Operation 233 'mul' 'mul_ln1072_6' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.15>
ST_40 : Operation 234 [3/5] (2.15ns)   --->   "%mul_ln1072_6 = mul i88 %zext_ln1072_6, i88 %zext_ln1070_6"   --->   Operation 234 'mul' 'mul_ln1072_6' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.15>
ST_41 : Operation 235 [2/5] (2.15ns)   --->   "%mul_ln1072_6 = mul i88 %zext_ln1072_6, i88 %zext_ln1070_6"   --->   Operation 235 'mul' 'mul_ln1072_6' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.15>
ST_42 : Operation 236 [1/5] (2.15ns)   --->   "%mul_ln1072_6 = mul i88 %zext_ln1072_6, i88 %zext_ln1070_6"   --->   Operation 236 'mul' 'mul_ln1072_6' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.07>
ST_43 : Operation 237 [1/1] (0.00ns)   --->   "%or_ln657_5 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i28.i82, i28, i82 %trunc_ln657_1"   --->   Operation 237 'bitconcatenate' 'or_ln657_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 238 [1/1] (0.00ns)   --->   "%shl_ln682_12 = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i76.i54, i76 %tmp_21, i54"   --->   Operation 238 'bitconcatenate' 'shl_ln682_12' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln657_12 = zext i130 %shl_ln682_12"   --->   Operation 239 'zext' 'zext_ln657_12' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln657_13 = zext i110 %or_ln657_5"   --->   Operation 240 'zext' 'zext_ln657_13' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1146_5 = add i131 %zext_ln657_13, i131 %zext_ln657_12"   --->   Operation 241 'add' 'add_ln1146_5' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 242 [1/1] (0.00ns)   --->   "%shl_ln682_13 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i88.i21, i88 %mul_ln1072_6, i21"   --->   Operation 242 'bitconcatenate' 'shl_ln682_13' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln1147_5 = zext i109 %shl_ln682_13"   --->   Operation 243 'zext' 'zext_ln1147_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 244 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%sub_ln1147_6 = sub i131 %add_ln1146_5, i131 %zext_ln1147_5"   --->   Operation 244 'sub' 'sub_ln1147_6' <Predicate = (!or_ln407)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln657_2 = partselect i77 @_ssdm_op_PartSelect.i77.i131.i32.i32, i131 %sub_ln1147_6, i32, i32"   --->   Operation 245 'partselect' 'trunc_ln657_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i71 @_ssdm_op_PartSelect.i71.i131.i32.i32, i131 %sub_ln1147_6, i32, i32"   --->   Operation 246 'partselect' 'tmp_24' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_43 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i6 @_ssdm_op_PartSelect.i6.i131.i32.i32, i131 %sub_ln1147_6, i32, i32"   --->   Operation 247 'partselect' 'tmp_25' <Predicate = (!or_ln407)> <Delay = 0.00>

State 44 <SV = 43> <Delay = 2.15>
ST_44 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln1070_7 = zext i6 %tmp_25"   --->   Operation 248 'zext' 'zext_ln1070_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_44 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln1072_7 = zext i77 %trunc_ln657_2"   --->   Operation 249 'zext' 'zext_ln1072_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_44 : Operation 250 [5/5] (2.15ns)   --->   "%mul_ln1072_7 = mul i83 %zext_ln1072_7, i83 %zext_ln1070_7"   --->   Operation 250 'mul' 'mul_ln1072_7' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.15>
ST_45 : Operation 251 [4/5] (2.15ns)   --->   "%mul_ln1072_7 = mul i83 %zext_ln1072_7, i83 %zext_ln1070_7"   --->   Operation 251 'mul' 'mul_ln1072_7' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.15>
ST_46 : Operation 252 [3/5] (2.15ns)   --->   "%mul_ln1072_7 = mul i83 %zext_ln1072_7, i83 %zext_ln1070_7"   --->   Operation 252 'mul' 'mul_ln1072_7' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.15>
ST_47 : Operation 253 [2/5] (2.15ns)   --->   "%mul_ln1072_7 = mul i83 %zext_ln1072_7, i83 %zext_ln1070_7"   --->   Operation 253 'mul' 'mul_ln1072_7' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.15>
ST_48 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln657 = sext i12 %b_exp_2"   --->   Operation 254 'sext' 'sext_ln657' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_48 : Operation 255 [5/5] (2.15ns)   --->   "%mul_ln657 = mul i90, i90 %sext_ln657"   --->   Operation 255 'mul' 'mul_ln657' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 256 [1/5] (2.15ns)   --->   "%mul_ln1072_7 = mul i83 %zext_ln1072_7, i83 %zext_ln1070_7"   --->   Operation 256 'mul' 'mul_ln1072_7' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.15>
ST_49 : Operation 257 [4/5] (2.15ns)   --->   "%mul_ln657 = mul i90, i90 %sext_ln657"   --->   Operation 257 'mul' 'mul_ln657' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln492_6 = zext i6 %p_Val2_1"   --->   Operation 258 'zext' 'zext_ln492_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 259 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr = getelementptr i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i64, i64 %zext_ln492_6"   --->   Operation 259 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 260 [2/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_load = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr"   --->   Operation 260 'load' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_load' <Predicate = (!or_ln407)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_49 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln492_7 = zext i6 %p_Val2_2"   --->   Operation 261 'zext' 'zext_ln492_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 262 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr = getelementptr i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i64, i64 %zext_ln492_7"   --->   Operation 262 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 263 [2/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_load = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr"   --->   Operation 263 'load' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_load' <Predicate = (!or_ln407)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_49 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln492_10 = zext i6 %tmp_22"   --->   Operation 264 'zext' 'zext_ln492_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 265 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr = getelementptr i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i64, i64 %zext_ln492_10"   --->   Operation 265 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 266 [2/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_load = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr"   --->   Operation 266 'load' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_load' <Predicate = (!or_ln407)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_49 : Operation 267 [1/1] (0.00ns)   --->   "%or_ln657_6 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i33.i77, i33, i77 %trunc_ln657_2"   --->   Operation 267 'bitconcatenate' 'or_ln657_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 268 [1/1] (0.00ns)   --->   "%shl_ln682_15 = bitconcatenate i135 @_ssdm_op_BitConcatenate.i135.i71.i64, i71 %tmp_24, i64"   --->   Operation 268 'bitconcatenate' 'shl_ln682_15' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln657_14 = zext i135 %shl_ln682_15"   --->   Operation 269 'zext' 'zext_ln657_14' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln657_15 = zext i110 %or_ln657_6"   --->   Operation 270 'zext' 'zext_ln657_15' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1146_6 = add i136 %zext_ln657_15, i136 %zext_ln657_14"   --->   Operation 271 'add' 'add_ln1146_6' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 272 [1/1] (0.00ns)   --->   "%shl_ln682_16 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i83.i26, i83 %mul_ln1072_7, i26"   --->   Operation 272 'bitconcatenate' 'shl_ln682_16' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln1147_6 = zext i109 %shl_ln682_16"   --->   Operation 273 'zext' 'zext_ln1147_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 274 [1/1] (1.09ns) (root node of TernaryAdder)   --->   "%sub_ln1147_7 = sub i136 %add_ln1146_6, i136 %zext_ln1147_6"   --->   Operation 274 'sub' 'sub_ln1147_7' <Predicate = (!or_ln407)> <Delay = 1.09> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln492_11 = zext i6 %tmp_25"   --->   Operation 275 'zext' 'zext_ln492_11' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 276 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr = getelementptr i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i64, i64 %zext_ln492_11"   --->   Operation 276 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 277 [2/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_load = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr"   --->   Operation 277 'load' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_load' <Predicate = (!or_ln407)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_49 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i72 @_ssdm_op_PartSelect.i72.i136.i32.i32, i136 %sub_ln1147_7, i32, i32"   --->   Operation 278 'partselect' 'tmp_26' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_49 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i40 @_ssdm_op_PartSelect.i40.i136.i32.i32, i136 %sub_ln1147_7, i32, i32"   --->   Operation 279 'partselect' 'tmp_27' <Predicate = (!or_ln407)> <Delay = 0.00>

State 50 <SV = 49> <Delay = 2.27>
ST_50 : Operation 280 [3/5] (2.15ns)   --->   "%mul_ln657 = mul i90, i90 %sext_ln657"   --->   Operation 280 'mul' 'mul_ln657' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 281 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr = getelementptr i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i64, i64 %zext_ln492"   --->   Operation 281 'getelementptr' 'pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 282 [2/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_load = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr"   --->   Operation 282 'load' 'pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_load' <Predicate = (!or_ln407)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_50 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln492_1 = zext i4 %p_Val2_s_1187"   --->   Operation 283 'zext' 'zext_ln492_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 284 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr = getelementptr i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i64, i64 %zext_ln492_1"   --->   Operation 284 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 285 [2/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_load = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr"   --->   Operation 285 'load' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_load' <Predicate = (!or_ln407)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_50 : Operation 286 [1/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_load = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr"   --->   Operation 286 'load' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_load' <Predicate = (!or_ln407)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_50 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln662 = zext i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_load"   --->   Operation 287 'zext' 'zext_ln662' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 288 [1/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_load = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr"   --->   Operation 288 'load' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_load' <Predicate = (!or_ln407)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_50 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln662_1 = zext i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_load"   --->   Operation 289 'zext' 'zext_ln662_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln492_8 = zext i6 %tmp_16"   --->   Operation 290 'zext' 'zext_ln492_8' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 291 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr = getelementptr i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i64, i64 %zext_ln492_8"   --->   Operation 291 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 292 [2/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_load = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr"   --->   Operation 292 'load' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_load' <Predicate = (!or_ln407)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_50 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln492_9 = zext i6 %tmp_19"   --->   Operation 293 'zext' 'zext_ln492_9' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 294 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr = getelementptr i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i64, i64 %zext_ln492_9"   --->   Operation 294 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 295 [2/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_load = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr"   --->   Operation 295 'load' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_load' <Predicate = (!or_ln407)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_50 : Operation 296 [1/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_load = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr"   --->   Operation 296 'load' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_load' <Predicate = (!or_ln407)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_50 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln662_4 = zext i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_load"   --->   Operation 297 'zext' 'zext_ln662_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 298 [1/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_load = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr"   --->   Operation 298 'load' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_load' <Predicate = (!or_ln407)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_50 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln657_16 = zext i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_load"   --->   Operation 299 'zext' 'zext_ln657_16' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 300 [1/1] (0.99ns)   --->   "%add_ln657_2 = add i103 %zext_ln662_1, i103 %zext_ln662"   --->   Operation 300 'add' 'add_ln657_2' <Predicate = (!or_ln407)> <Delay = 0.99> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 301 [1/1] (0.88ns)   --->   "%add_ln657_5 = add i83 %zext_ln657_16, i83 %zext_ln662_4"   --->   Operation 301 'add' 'add_ln657_5' <Predicate = (!or_ln407)> <Delay = 0.88> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln1072_12 = zext i40 %tmp_27"   --->   Operation 302 'zext' 'zext_ln1072_12' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_50 : Operation 303 [2/2] (2.27ns)   --->   "%mul_ln1072 = mul i80 %zext_ln1072_12, i80 %zext_ln1072_12"   --->   Operation 303 'mul' 'mul_ln1072' <Predicate = (!or_ln407)> <Delay = 2.27> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.27>
ST_51 : Operation 304 [2/5] (2.15ns)   --->   "%mul_ln657 = mul i90, i90 %sext_ln657"   --->   Operation 304 'mul' 'mul_ln657' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 305 [1/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_load = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr"   --->   Operation 305 'load' 'pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_load' <Predicate = (!or_ln407)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_51 : Operation 306 [1/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_load = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr"   --->   Operation 306 'load' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_load' <Predicate = (!or_ln407)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_51 : Operation 307 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_load_i_cast = zext i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_load"   --->   Operation 307 'zext' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_load_i_cast' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_51 : Operation 308 [1/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_load = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr"   --->   Operation 308 'load' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_load' <Predicate = (!or_ln407)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_51 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln662_2 = zext i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_load"   --->   Operation 309 'zext' 'zext_ln662_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_51 : Operation 310 [1/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_load = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr"   --->   Operation 310 'load' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_load' <Predicate = (!or_ln407)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_51 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln662_3 = zext i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_load"   --->   Operation 311 'zext' 'zext_ln662_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_51 : Operation 312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln657 = add i109 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_load_i_cast, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_load"   --->   Operation 312 'add' 'add_ln657' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln657_17 = zext i103 %add_ln657_2"   --->   Operation 313 'zext' 'zext_ln657_17' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_51 : Operation 314 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln657_3 = add i109 %add_ln657, i109 %zext_ln657_17"   --->   Operation 314 'add' 'add_ln657_3' <Predicate = (!or_ln407)> <Delay = 1.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln657_4 = add i93 %zext_ln662_3, i93 %zext_ln662_2"   --->   Operation 315 'add' 'add_ln657_4' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln657_18 = zext i83 %add_ln657_5"   --->   Operation 316 'zext' 'zext_ln657_18' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_51 : Operation 317 [1/1] (0.94ns) (root node of TernaryAdder)   --->   "%add_ln657_6 = add i93 %add_ln657_4, i93 %zext_ln657_18"   --->   Operation 317 'add' 'add_ln657_6' <Predicate = (!or_ln407)> <Delay = 0.94> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 318 [1/2] (2.27ns)   --->   "%mul_ln1072 = mul i80 %zext_ln1072_12, i80 %zext_ln1072_12"   --->   Operation 318 'mul' 'mul_ln1072' <Predicate = (!or_ln407)> <Delay = 2.27> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 319 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i79 @_ssdm_op_PartSelect.i79.i80.i32.i32, i80 %mul_ln1072, i32, i32"   --->   Operation 319 'partselect' 'lshr_ln2' <Predicate = (!or_ln407)> <Delay = 0.00>

State 52 <SV = 51> <Delay = 2.15>
ST_52 : Operation 320 [1/5] (2.15ns)   --->   "%mul_ln657 = mul i90, i90 %sext_ln657"   --->   Operation 320 'mul' 'mul_ln657' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln657_19 = zext i93 %add_ln657_6"   --->   Operation 321 'zext' 'zext_ln657_19' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 322 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln657_7 = add i109 %add_ln657_3, i109 %zext_ln657_19"   --->   Operation 322 'add' 'add_ln657_7' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 323 [1/1] (0.00ns)   --->   "%shl_ln682_8 = bitconcatenate i117 @_ssdm_op_BitConcatenate.i117.i72.i45, i72 %tmp_26, i45"   --->   Operation 323 'bitconcatenate' 'shl_ln682_8' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln657_20 = zext i117 %shl_ln682_8"   --->   Operation 324 'zext' 'zext_ln657_20' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln1147_7 = zext i79 %lshr_ln2"   --->   Operation 325 'zext' 'zext_ln1147_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 326 [1/1] (1.08ns)   --->   "%sub_ln1147 = sub i118 %zext_ln657_20, i118 %zext_ln1147_7"   --->   Operation 326 'sub' 'sub_ln1147' <Predicate = (!or_ln407)> <Delay = 1.08> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i73 @_ssdm_op_PartSelect.i73.i118.i32.i32, i118 %sub_ln1147, i32, i32"   --->   Operation 327 'partselect' 'trunc_ln2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln1146 = sext i73 %trunc_ln2"   --->   Operation 328 'sext' 'sext_ln1146' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_52 : Operation 329 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln1146_7 = add i109 %sext_ln1146, i109 %add_ln657_7"   --->   Operation 329 'add' 'add_ln1146_7' <Predicate = (!or_ln407)> <Delay = 1.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 53 <SV = 52> <Delay = 1.09>
ST_53 : Operation 330 [1/1] (0.00ns)   --->   "%shl_ln682_14 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i90.i30, i90 %mul_ln657, i30"   --->   Operation 330 'bitconcatenate' 'shl_ln682_14' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_53 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln1146_1 = sext i109 %add_ln1146_7"   --->   Operation 331 'sext' 'sext_ln1146_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_53 : Operation 332 [1/1] (1.09ns)   --->   "%add_ln1146_8 = add i120 %shl_ln682_14, i120 %sext_ln1146_1"   --->   Operation 332 'add' 'add_ln1146_8' <Predicate = (!or_ln407)> <Delay = 1.09> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln662_1 = partselect i77 @_ssdm_op_PartSelect.i77.i120.i32.i32, i120 %add_ln1146_8, i32, i32"   --->   Operation 333 'partselect' 'trunc_ln662_1' <Predicate = (!or_ln407)> <Delay = 0.00>

State 54 <SV = 53> <Delay = 2.15>
ST_54 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln657_1 = sext i77 %trunc_ln662_1"   --->   Operation 334 'sext' 'sext_ln657_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_54 : Operation 335 [5/5] (2.15ns)   --->   "%p_Val2_11 = mul i130, i130 %sext_ln657_1"   --->   Operation 335 'mul' 'p_Val2_11' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 336 [5/5] (2.15ns)   --->   "%mul_ln657_2 = mul i130, i130 %sext_ln657_1"   --->   Operation 336 'mul' 'mul_ln657_2' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.15>
ST_55 : Operation 337 [4/5] (2.15ns)   --->   "%p_Val2_11 = mul i130, i130 %sext_ln657_1"   --->   Operation 337 'mul' 'p_Val2_11' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 338 [4/5] (2.15ns)   --->   "%mul_ln657_2 = mul i130, i130 %sext_ln657_1"   --->   Operation 338 'mul' 'mul_ln657_2' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.15>
ST_56 : Operation 339 [3/5] (2.15ns)   --->   "%p_Val2_11 = mul i130, i130 %sext_ln657_1"   --->   Operation 339 'mul' 'p_Val2_11' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 340 [3/5] (2.15ns)   --->   "%mul_ln657_2 = mul i130, i130 %sext_ln657_1"   --->   Operation 340 'mul' 'mul_ln657_2' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.15>
ST_57 : Operation 341 [2/5] (2.15ns)   --->   "%p_Val2_11 = mul i130, i130 %sext_ln657_1"   --->   Operation 341 'mul' 'p_Val2_11' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 342 [2/5] (2.15ns)   --->   "%mul_ln657_2 = mul i130, i130 %sext_ln657_1"   --->   Operation 342 'mul' 'mul_ln657_2' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.15>
ST_58 : Operation 343 [1/5] (2.15ns)   --->   "%p_Val2_11 = mul i130, i130 %sext_ln657_1"   --->   Operation 343 'mul' 'p_Val2_11' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 344 [1/5] (2.15ns)   --->   "%mul_ln657_2 = mul i130, i130 %sext_ln657_1"   --->   Operation 344 'mul' 'mul_ln657_2' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i129 @_ssdm_op_PartSelect.i129.i130.i32.i32, i130 %mul_ln657_2, i32, i32"   --->   Operation 345 'partselect' 'trunc_ln3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_58 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln662_3 = partselect i16 @_ssdm_op_PartSelect.i16.i130.i32.i32, i130 %mul_ln657_2, i32, i32"   --->   Operation 346 'partselect' 'trunc_ln662_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_58 : Operation 347 [1/1] (0.00ns)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i130.i32, i130 %mul_ln657_2, i32"   --->   Operation 347 'bitselect' 'p_Result_18' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_58 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln657_8 = partselect i59 @_ssdm_op_PartSelect.i59.i130.i32.i32, i130 %mul_ln657_2, i32, i32"   --->   Operation 348 'partselect' 'trunc_ln657_8' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_58 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i130.i32, i130 %p_Val2_11, i32"   --->   Operation 349 'bitselect' 'tmp_8' <Predicate = (!or_ln407)> <Delay = 0.00>

State 59 <SV = 58> <Delay = 1.25>
ST_59 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln1070 = sext i16 %trunc_ln662_3"   --->   Operation 350 'sext' 'sext_ln1070' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_59 : Operation 351 [3/3] (0.99ns) (grouped into DSP with root node p_Val2_8)   --->   "%mul_ln1072_8 = mul i31, i31 %sext_ln1070"   --->   Operation 351 'mul' 'mul_ln1072_8' <Predicate = (!or_ln407)> <Delay = 0.99> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln1453 = sext i129 %trunc_ln3"   --->   Operation 352 'sext' 'sext_ln1453' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_59 : Operation 353 [1/1] (1.25ns)   --->   "%icmp_ln1453 = icmp_ne  i130 %sext_ln1453, i130 %p_Val2_11"   --->   Operation 353 'icmp' 'icmp_ln1453' <Predicate = (!or_ln407)> <Delay = 1.25> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 0.99>
ST_60 : Operation 354 [2/3] (0.99ns) (grouped into DSP with root node p_Val2_8)   --->   "%mul_ln1072_8 = mul i31, i31 %sext_ln1070"   --->   Operation 354 'mul' 'mul_ln1072_8' <Predicate = (!or_ln407)> <Delay = 0.99> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 61 <SV = 60> <Delay = 0.64>
ST_61 : Operation 355 [1/3] (0.00ns) (grouped into DSP with root node p_Val2_8)   --->   "%mul_ln1072_8 = mul i31, i31 %sext_ln1070"   --->   Operation 355 'mul' 'mul_ln1072_8' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 356 [1/1] (0.00ns)   --->   "%shl_ln682_9 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_18, i18"   --->   Operation 356 'bitconcatenate' 'shl_ln682_9' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_61 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln1146_2 = sext i19 %shl_ln682_9"   --->   Operation 357 'sext' 'sext_ln1146_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_61 : Operation 358 [2/2] (0.64ns) (root node of the DSP)   --->   "%p_Val2_8 = add i31 %sext_ln1146_2, i31 %mul_ln1072_8"   --->   Operation 358 'add' 'p_Val2_8' <Predicate = (!or_ln407)> <Delay = 0.64> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 62 <SV = 61> <Delay = 1.66>
ST_62 : Operation 359 [1/2] (0.64ns) (root node of the DSP)   --->   "%p_Val2_8 = add i31 %sext_ln1146_2, i31 %mul_ln1072_8"   --->   Operation 359 'add' 'p_Val2_8' <Predicate = (!or_ln407)> <Delay = 0.64> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %p_Val2_8, i32, i32"   --->   Operation 360 'partselect' 'trunc_ln' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_62 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node select_ln804_1)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %p_Val2_8, i32"   --->   Operation 361 'bitselect' 'p_Result_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_62 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln805 = trunc i31 %p_Val2_8"   --->   Operation 362 'trunc' 'trunc_ln805' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_62 : Operation 363 [1/1] (0.69ns)   --->   "%icmp_ln805 = icmp_eq  i18 %trunc_ln805, i18"   --->   Operation 363 'icmp' 'icmp_ln805' <Predicate = (!or_ln407)> <Delay = 0.69> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 364 [1/1] (0.54ns)   --->   "%add_ln649 = add i13, i13 %trunc_ln"   --->   Operation 364 'add' 'add_ln649' <Predicate = (!or_ln407)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node select_ln804_1)   --->   "%select_ln804 = select i1 %icmp_ln805, i13 %trunc_ln, i13 %add_ln649"   --->   Operation 365 'select' 'select_ln804' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 366 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln804_1 = select i1 %p_Result_10, i13 %select_ln804, i13 %trunc_ln"   --->   Operation 366 'select' 'select_ln804_1' <Predicate = (!or_ln407)> <Delay = 0.32> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.15>
ST_63 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln1072 = sext i13 %select_ln804_1"   --->   Operation 367 'sext' 'sext_ln1072' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_63 : Operation 368 [5/5] (2.15ns)   --->   "%mul_ln1072_9 = mul i71, i71 %sext_ln1072"   --->   Operation 368 'mul' 'mul_ln1072_9' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.15>
ST_64 : Operation 369 [4/5] (2.15ns)   --->   "%mul_ln1072_9 = mul i71, i71 %sext_ln1072"   --->   Operation 369 'mul' 'mul_ln1072_9' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.15>
ST_65 : Operation 370 [3/5] (2.15ns)   --->   "%mul_ln1072_9 = mul i71, i71 %sext_ln1072"   --->   Operation 370 'mul' 'mul_ln1072_9' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.15>
ST_66 : Operation 371 [2/5] (2.15ns)   --->   "%mul_ln1072_9 = mul i71, i71 %sext_ln1072"   --->   Operation 371 'mul' 'mul_ln1072_9' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.15>
ST_67 : Operation 372 [1/5] (2.15ns)   --->   "%mul_ln1072_9 = mul i71, i71 %sext_ln1072"   --->   Operation 372 'mul' 'mul_ln1072_9' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln657_7 = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %mul_ln1072_9, i32, i32"   --->   Operation 373 'partselect' 'trunc_ln657_7' <Predicate = (!or_ln407)> <Delay = 0.00>

State 68 <SV = 67> <Delay = 1.95>
ST_68 : Operation 374 [1/1] (0.79ns)   --->   "%p_Val2_9 = sub i59 %trunc_ln657_8, i59 %trunc_ln657_7"   --->   Operation 374 'sub' 'p_Val2_9' <Predicate = (!or_ln407)> <Delay = 0.79> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 375 [1/1] (0.00ns)   --->   "%p_Result_4 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %p_Val2_9, i32, i32"   --->   Operation 375 'partselect' 'p_Result_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_68 : Operation 376 [1/1] (0.00ns)   --->   "%p_Val2_15 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %p_Val2_9, i32, i32"   --->   Operation 376 'partselect' 'p_Val2_15' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_68 : Operation 377 [1/1] (0.00ns)   --->   "%p_Val2_14 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %p_Val2_9, i32, i32"   --->   Operation 377 'partselect' 'p_Val2_14' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_68 : Operation 378 [1/1] (0.00ns)   --->   "%p_Val2_10 = trunc i59 %p_Val2_9"   --->   Operation 378 'trunc' 'p_Val2_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_68 : Operation 379 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %p_Val2_9, i32, i32"   --->   Operation 379 'partselect' 'p_Result_i' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_68 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln492_3 = zext i8 %p_Result_i"   --->   Operation 380 'zext' 'zext_ln492_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_68 : Operation 381 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_3"   --->   Operation 381 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_68 : Operation 382 [2/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 382 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = (!or_ln407)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_68 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln492_4 = zext i8 %p_Val2_14"   --->   Operation 383 'zext' 'zext_ln492_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_68 : Operation 384 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_4"   --->   Operation 384 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_68 : Operation 385 [2/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load_1 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 385 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load_1' <Predicate = (!or_ln407)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 69 <SV = 68> <Delay = 1.82>
ST_69 : Operation 386 [1/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 386 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = (!or_ln407)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_69 : Operation 387 [1/1] (0.00ns)   --->   "%lshr_ln1287_3 = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32, i32"   --->   Operation 387 'partselect' 'lshr_ln1287_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_69 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln657_21 = zext i35 %p_Val2_10"   --->   Operation 388 'zext' 'zext_ln657_21' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_69 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln657_22 = zext i10 %lshr_ln1287_3"   --->   Operation 389 'zext' 'zext_ln657_22' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_69 : Operation 390 [1/1] (0.66ns)   --->   "%add_ln1146_12 = add i36 %zext_ln657_22, i36 %zext_ln657_21"   --->   Operation 390 'add' 'add_ln1146_12' <Predicate = (!or_ln407)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 391 [1/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load_1 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 391 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load_1' <Predicate = (!or_ln407)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 70 <SV = 69> <Delay = 2.27>
ST_70 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_i = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %p_Val2_14, i9, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load_1"   --->   Operation 392 'bitconcatenate' 'tmp_i' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_70 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln1072_8 = zext i43 %tmp_i"   --->   Operation 393 'zext' 'zext_ln1072_8' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_70 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln1072_9 = zext i36 %add_ln1146_12"   --->   Operation 394 'zext' 'zext_ln1072_9' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_70 : Operation 395 [2/2] (2.27ns)   --->   "%mul_ln1072_11 = mul i79 %zext_ln1072_9, i79 %zext_ln1072_8"   --->   Operation 395 'mul' 'mul_ln1072_11' <Predicate = (!or_ln407)> <Delay = 2.27> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.27>
ST_71 : Operation 396 [1/2] (2.27ns)   --->   "%mul_ln1072_11 = mul i79 %zext_ln1072_9, i79 %zext_ln1072_8"   --->   Operation 396 'mul' 'mul_ln1072_11' <Predicate = (!or_ln407)> <Delay = 2.27> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln657_3 = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %mul_ln1072_11, i32, i32"   --->   Operation 397 'partselect' 'trunc_ln657_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_71 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln492_5 = zext i8 %p_Val2_15"   --->   Operation 398 'zext' 'zext_ln492_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_71 : Operation 399 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_5"   --->   Operation 399 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_71 : Operation 400 [2/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 400 'load' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = (!or_ln407)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 72 <SV = 71> <Delay = 1.35>
ST_72 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln1146 = zext i43 %tmp_i"   --->   Operation 401 'zext' 'zext_ln1146' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_72 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln657_23 = zext i20 %trunc_ln657_3"   --->   Operation 402 'zext' 'zext_ln657_23' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_72 : Operation 403 [1/1] (0.66ns)   --->   "%add_ln657_8 = add i36 %zext_ln657_23, i36 %add_ln1146_12"   --->   Operation 403 'add' 'add_ln657_8' <Predicate = (!or_ln407)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln657_24 = zext i36 %add_ln657_8"   --->   Operation 404 'zext' 'zext_ln657_24' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_72 : Operation 405 [1/1] (0.68ns)   --->   "%add_ln657_9 = add i44 %zext_ln1146, i44 %zext_ln657_24"   --->   Operation 405 'add' 'add_ln657_9' <Predicate = (!or_ln407)> <Delay = 0.68> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 406 [1/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 406 'load' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = (!or_ln407)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_72 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32, i32"   --->   Operation 407 'partselect' 'tmp_28' <Predicate = (!or_ln407)> <Delay = 0.00>

State 73 <SV = 72> <Delay = 2.15>
ST_73 : Operation 408 [1/1] (0.00ns)   --->   "%lshr_ln662_s = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %p_Val2_15, i1, i40 %tmp_28"   --->   Operation 408 'bitconcatenate' 'lshr_ln662_s' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_73 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln1072_10 = zext i49 %lshr_ln662_s"   --->   Operation 409 'zext' 'zext_ln1072_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_73 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln1072_11 = zext i44 %add_ln657_9"   --->   Operation 410 'zext' 'zext_ln1072_11' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_73 : Operation 411 [5/5] (2.15ns)   --->   "%mul_ln1072_12 = mul i93 %zext_ln1072_11, i93 %zext_ln1072_10"   --->   Operation 411 'mul' 'mul_ln1072_12' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.15>
ST_74 : Operation 412 [4/5] (2.15ns)   --->   "%mul_ln1072_12 = mul i93 %zext_ln1072_11, i93 %zext_ln1072_10"   --->   Operation 412 'mul' 'mul_ln1072_12' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.15>
ST_75 : Operation 413 [3/5] (2.15ns)   --->   "%mul_ln1072_12 = mul i93 %zext_ln1072_11, i93 %zext_ln1072_10"   --->   Operation 413 'mul' 'mul_ln1072_12' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.15>
ST_76 : Operation 414 [2/5] (2.15ns)   --->   "%mul_ln1072_12 = mul i93 %zext_ln1072_11, i93 %zext_ln1072_10"   --->   Operation 414 'mul' 'mul_ln1072_12' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.15>
ST_77 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln492_2 = zext i8 %p_Result_4"   --->   Operation 415 'zext' 'zext_ln492_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_77 : Operation 416 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 416 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_77 : Operation 417 [2/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 417 'load' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = (!or_ln407)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_77 : Operation 418 [1/5] (2.15ns)   --->   "%mul_ln1072_12 = mul i93 %zext_ln1072_11, i93 %zext_ln1072_10"   --->   Operation 418 'mul' 'mul_ln1072_12' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln657_4 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %mul_ln1072_12, i32, i32"   --->   Operation 419 'partselect' 'trunc_ln657_4' <Predicate = (!or_ln407)> <Delay = 0.00>

State 78 <SV = 77> <Delay = 1.42>
ST_78 : Operation 420 [1/2] (1.15ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 420 'load' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = (!or_ln407)> <Delay = 1.15> <Core = "ROM">   --->   Core 37 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_78 : Operation 421 [1/1] (0.00ns)   --->   "%and_ln682_1 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %p_Val2_15, i1, i40 %tmp_28, i2"   --->   Operation 421 'bitconcatenate' 'and_ln682_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_78 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln657_25 = zext i51 %and_ln682_1"   --->   Operation 422 'zext' 'zext_ln657_25' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_78 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln657_26 = zext i36 %trunc_ln657_4"   --->   Operation 423 'zext' 'zext_ln657_26' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_78 : Operation 424 [1/1] (0.69ns)   --->   "%add_ln657_11 = add i44 %zext_ln657_26, i44 %add_ln657_9"   --->   Operation 424 'add' 'add_ln657_11' <Predicate = (!or_ln407)> <Delay = 0.69> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln657_27 = zext i44 %add_ln657_11"   --->   Operation 425 'zext' 'zext_ln657_27' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_78 : Operation 426 [1/1] (0.73ns)   --->   "%add_ln657_10 = add i52 %zext_ln657_25, i52 %zext_ln657_27"   --->   Operation 426 'add' 'add_ln657_10' <Predicate = (!or_ln407)> <Delay = 0.73> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 427 [1/1] (0.00ns)   --->   "%lshr_ln662_1 = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %add_ln657_10, i32, i32"   --->   Operation 427 'partselect' 'lshr_ln662_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_78 : Operation 428 [1/1] (0.00ns)   --->   "%lshr_ln662_2 = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32, i32"   --->   Operation 428 'partselect' 'lshr_ln662_2' <Predicate = (!or_ln407)> <Delay = 0.00>

State 79 <SV = 78> <Delay = 2.15>
ST_79 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln1070_3 = zext i50 %lshr_ln662_2"   --->   Operation 429 'zext' 'zext_ln1070_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_79 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i50 %lshr_ln662_1"   --->   Operation 430 'zext' 'zext_ln1072' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_79 : Operation 431 [5/5] (2.15ns)   --->   "%mul_ln1072_10 = mul i100 %zext_ln1072, i100 %zext_ln1070_3"   --->   Operation 431 'mul' 'mul_ln1072_10' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.15>
ST_80 : Operation 432 [4/5] (2.15ns)   --->   "%mul_ln1072_10 = mul i100 %zext_ln1072, i100 %zext_ln1070_3"   --->   Operation 432 'mul' 'mul_ln1072_10' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.15>
ST_81 : Operation 433 [3/5] (2.15ns)   --->   "%mul_ln1072_10 = mul i100 %zext_ln1072, i100 %zext_ln1070_3"   --->   Operation 433 'mul' 'mul_ln1072_10' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 2.15>
ST_82 : Operation 434 [2/5] (2.15ns)   --->   "%mul_ln1072_10 = mul i100 %zext_ln1072, i100 %zext_ln1070_3"   --->   Operation 434 'mul' 'mul_ln1072_10' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.15>
ST_83 : Operation 435 [1/1] (0.78ns)   --->   "%add_ln1146_10 = add i58, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load"   --->   Operation 435 'add' 'add_ln1146_10' <Predicate = (!or_ln407)> <Delay = 0.78> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 436 [1/5] (2.15ns)   --->   "%mul_ln1072_10 = mul i100 %zext_ln1072, i100 %zext_ln1070_3"   --->   Operation 436 'mul' 'mul_ln1072_10' <Predicate = (!or_ln407)> <Delay = 2.15> <Core = "Multiplier">   --->   Core 5 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln1146 = trunc i58 %add_ln1146_10"   --->   Operation 437 'trunc' 'trunc_ln1146' <Predicate = (!or_ln848_2 & !or_ln407)> <Delay = 0.00>

State 84 <SV = 83> <Delay = 2.33>
ST_84 : Operation 438 [1/1] (0.00ns)   --->   "%shl_ln682_10 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %add_ln1146_10, i49"   --->   Operation 438 'bitconcatenate' 'shl_ln682_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_84 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln1146_1 = zext i100 %mul_ln1072_10"   --->   Operation 439 'zext' 'zext_ln1146_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_84 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln4 = bitconcatenate i106 @_ssdm_op_BitConcatenate.i106.i57.i49, i57 %trunc_ln1146, i49"   --->   Operation 440 'bitconcatenate' 'trunc_ln4' <Predicate = (!or_ln848_2 & !or_ln407)> <Delay = 0.00>
ST_84 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln1146_2 = zext i100 %mul_ln1072_10"   --->   Operation 441 'zext' 'zext_ln1146_2' <Predicate = (!or_ln848_2 & !or_ln407)> <Delay = 0.00>
ST_84 : Operation 442 [1/1] (1.02ns)   --->   "%add_ln1146_11 = add i107 %zext_ln1146_1, i107 %shl_ln682_10"   --->   Operation 442 'add' 'add_ln1146_11' <Predicate = (!or_ln407)> <Delay = 1.02> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 443 [1/1] (1.01ns)   --->   "%add_ln662 = add i106 %zext_ln1146_2, i106 %trunc_ln4"   --->   Operation 443 'add' 'add_ln662' <Predicate = (!or_ln848_2 & !or_ln407)> <Delay = 1.01> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %add_ln1146_11, i32"   --->   Operation 444 'bitselect' 'tmp_6' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_84 : Operation 445 [1/1] (0.54ns)   --->   "%add_ln23 = add i13, i13 %select_ln804_1"   --->   Operation 445 'add' 'add_ln23' <Predicate = (!or_ln407)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 446 [1/1] (0.32ns)   --->   "%select_ln651 = select i1 %tmp_6, i13 %select_ln804_1, i13 %add_ln23" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 446 'select' 'select_ln651' <Predicate = (!or_ln407)> <Delay = 0.32> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %select_ln651, i32, i32"   --->   Operation 447 'partselect' 'tmp_7' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_84 : Operation 448 [1/1] (0.49ns)   --->   "%icmp_ln844 = icmp_sgt  i3 %tmp_7, i3"   --->   Operation 448 'icmp' 'icmp_ln844' <Predicate = (!or_ln407)> <Delay = 0.49> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 449 [1/1] (0.12ns)   --->   "%or_ln657 = or i1 %icmp_ln1453, i1 %icmp_ln844" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 449 'or' 'or_ln657' <Predicate = (!or_ln407)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node and_ln181)   --->   "%xor_ln181 = xor i1 %tmp_8, i1"   --->   Operation 450 'xor' 'xor_ln181' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 451 [1/1] (0.64ns)   --->   "%icmp_ln848 = icmp_slt  i13 %select_ln651, i13"   --->   Operation 451 'icmp' 'icmp_ln848' <Predicate = (!or_ln407)> <Delay = 0.64> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node p_Result_9)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln1146_11, i32, i32"   --->   Operation 452 'partselect' 'tmp' <Predicate = (!or_ln848_2 & !or_ln407)> <Delay = 0.00>
ST_84 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node p_Result_9)   --->   "%tmp_s = partselect i52 @_ssdm_op_PartSelect.i52.i106.i32.i32, i106 %add_ln662, i32, i32"   --->   Operation 453 'partselect' 'tmp_s' <Predicate = (!or_ln848_2 & !or_ln407)> <Delay = 0.00>
ST_84 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node p_Result_9)   --->   "%p_Repl2_7 = select i1 %tmp_6, i52 %tmp, i52 %tmp_s" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 454 'select' 'p_Repl2_7' <Predicate = (!or_ln848_2 & !or_ln407)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln169 = trunc i13 %select_ln651"   --->   Operation 455 'trunc' 'trunc_ln169' <Predicate = (!or_ln848_2 & !or_ln407)> <Delay = 0.00>
ST_84 : Operation 456 [1/1] (0.53ns)   --->   "%p_Result_14 = add i11, i11 %trunc_ln169"   --->   Operation 456 'add' 'p_Result_14' <Predicate = (!or_ln848_2 & !or_ln407)> <Delay = 0.53> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 457 [1/1] (0.27ns) (out node of the LUT)   --->   "%p_Result_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %x_is_neg, i11 %p_Result_14, i52 %p_Repl2_7"   --->   Operation 457 'bitconcatenate' 'p_Result_9' <Predicate = (!or_ln848_2 & !or_ln407)> <Delay = 0.27>
ST_84 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node or_ln848_3)   --->   "%xor_ln18 = xor i1 %or_ln18, i1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 458 'xor' 'xor_ln18' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node or_ln848_3)   --->   "%and_ln828 = and i1 %x_is_0, i1 %xor_ln18"   --->   Operation 459 'and' 'and_ln828' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 460 [1/1] (0.12ns)   --->   "%or_ln828 = or i1 %or_ln18, i1 %x_is_0"   --->   Operation 460 'or' 'or_ln828' <Predicate = (!or_ln407)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node and_ln657)   --->   "%xor_ln828 = xor i1 %or_ln828, i1"   --->   Operation 461 'xor' 'xor_ln828' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 462 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln657 = and i1 %or_ln657, i1 %xor_ln828" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 462 'and' 'and_ln657' <Predicate = (!or_ln407)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 463 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln181 = and i1 %and_ln657, i1 %xor_ln181"   --->   Operation 463 'and' 'and_ln181' <Predicate = (!or_ln407)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node or_ln848)   --->   "%and_ln181_1 = and i1 %and_ln657, i1 %tmp_8"   --->   Operation 464 'and' 'and_ln181_1' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node or_ln848)   --->   "%or_ln657_7 = or i1 %or_ln828, i1 %or_ln657" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 465 'or' 'or_ln657_7' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node or_ln848)   --->   "%xor_ln657 = xor i1 %or_ln657_7, i1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 466 'xor' 'xor_ln657' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node or_ln848)   --->   "%and_ln848 = and i1 %icmp_ln848, i1 %xor_ln657"   --->   Operation 467 'and' 'and_ln848' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 468 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln848 = or i1 %and_ln848, i1 %and_ln181_1"   --->   Operation 468 'or' 'or_ln848' <Predicate = (!or_ln407)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node or_ln848_3)   --->   "%or_ln848_1 = or i1 %and_ln181, i1 %and_ln828"   --->   Operation 469 'or' 'or_ln848_1' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 470 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln848_3 = or i1 %or_ln848, i1 %or_ln848_1"   --->   Operation 470 'or' 'or_ln848_3' <Predicate = (!or_ln407)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 0.82>
ST_85 : Operation 471 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20"   --->   Operation 471 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_1)   --->   "%select_ln407 = select i1 %x_is_p1, i64, i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 472 'select' 'select_ln407' <Predicate = (or_ln407)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node select_ln848_3)   --->   "%p_Result_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %x_is_neg, i63"   --->   Operation 473 'bitconcatenate' 'p_Result_2' <Predicate = (!and_ln18 & or_ln848_2 & !or_ln848_3 & !or_ln407)> <Delay = 0.00>
ST_85 : Operation 474 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %x_is_neg, i63"   --->   Operation 474 'bitconcatenate' 'p_Result_s' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_85 : Operation 475 [1/1] (0.00ns)   --->   "%p_Result_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %x_is_neg, i63"   --->   Operation 475 'bitconcatenate' 'p_Result_5' <Predicate = (or_ln848_3 & !or_ln407)> <Delay = 0.00>
ST_85 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node select_ln848_2)   --->   "%select_ln848 = select i1 %and_ln181, i64 %p_Result_s, i64 %p_Result_5"   --->   Operation 476 'select' 'select_ln848' <Predicate = (!or_ln848 & or_ln848_3 & !or_ln407)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node select_ln848_3)   --->   "%select_ln848_1 = select i1 %and_ln18, i64 %p_Result_s, i64 %p_Result_2"   --->   Operation 477 'select' 'select_ln848_1' <Predicate = (or_ln848_2 & !or_ln848_3 & !or_ln407)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 478 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln848_2 = select i1 %or_ln848, i64 %p_Result_5, i64 %select_ln848"   --->   Operation 478 'select' 'select_ln848_2' <Predicate = (or_ln848_3 & !or_ln407)> <Delay = 0.41> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 479 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln848_3 = select i1 %or_ln848_2, i64 %select_ln848_1, i64 %p_Result_9"   --->   Operation 479 'select' 'select_ln848_3' <Predicate = (!or_ln848_3 & !or_ln407)> <Delay = 0.41> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_1)   --->   "%select_ln848_4 = select i1 %or_ln848_3, i64 %select_ln848_2, i64 %select_ln848_3"   --->   Operation 480 'select' 'select_ln848_4' <Predicate = (!or_ln407)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_1)   --->   "%bitcast_ln848 = bitcast i64 %select_ln848_4"   --->   Operation 481 'bitcast' 'bitcast_ln848' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_85 : Operation 482 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln407_1 = select i1 %or_ln407, i64 %select_ln407, i64 %bitcast_ln848" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 482 'select' 'select_ln407_1' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 483 [1/1] (0.00ns)   --->   "%ret_ln690 = ret i64 %select_ln407_1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690]   --->   Operation 483 'ret' 'ret_ln690' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.594ns
The critical path consists of the following:
	wire read on port 'base_r' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:476) [27]  (0 ns)
	'getelementptr' operation ('pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531) [63]  (0 ns)
	'load' operation ('pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_load', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531) on array 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V' [64]  (0.594 ns)

 <State 2>: 1.65ns
The critical path consists of the following:
	'add' operation ('b_exp', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:503) [33]  (0.534 ns)
	'icmp' operation ('icmp_ln369', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369) [34]  (0.629 ns)
	'and' operation ('x_is_1', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369) [36]  (0.122 ns)
	'and' operation ('x_is_p1', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:370) [38]  (0.122 ns)
	'or' operation ('or_ln407', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407) [47]  (0.122 ns)
	'xor' operation ('xor_ln407', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407) [321]  (0 ns)
	'and' operation ('and_ln371', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:371) [322]  (0 ns)
	'and' operation ('and_ln371_1', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:371) [323]  (0 ns)
	'or' operation ('or_ln848_2') [342]  (0.122 ns)

 <State 3>: 2.42ns
The critical path consists of the following:
	'select' operation ('select_ln513', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:513) [58]  (0.263 ns)
	'mul' operation ('mul_ln682') [68]  (2.16 ns)

 <State 4>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln682') [68]  (2.16 ns)

 <State 5>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln682') [68]  (2.16 ns)

 <State 6>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln682') [68]  (2.16 ns)

 <State 7>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln682') [68]  (2.16 ns)

 <State 8>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_1') [82]  (2.16 ns)

 <State 9>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_1') [82]  (2.16 ns)

 <State 10>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_1') [82]  (2.16 ns)

 <State 11>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_1') [82]  (2.16 ns)

 <State 12>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_1') [82]  (2.16 ns)

 <State 13>: 1.24ns
The critical path consists of the following:
	'select' operation ('select_ln1287') [76]  (0.356 ns)
	'add' operation ('add_ln1146') [79]  (0 ns)
	'sub' operation ('sub_ln1147_1') [84]  (0.885 ns)

 <State 14>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_2') [100]  (2.16 ns)

 <State 15>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_2') [100]  (2.16 ns)

 <State 16>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_2') [100]  (2.16 ns)

 <State 17>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_2') [100]  (2.16 ns)

 <State 18>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_2') [100]  (2.16 ns)

 <State 19>: 0.906ns
The critical path consists of the following:
	'add' operation ('add_ln1146_1') [97]  (0 ns)
	'sub' operation ('sub_ln1147_2') [103]  (0.906 ns)

 <State 20>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_3') [118]  (2.16 ns)

 <State 21>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_3') [118]  (2.16 ns)

 <State 22>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_3') [118]  (2.16 ns)

 <State 23>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_3') [118]  (2.16 ns)

 <State 24>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_3') [118]  (2.16 ns)

 <State 25>: 0.976ns
The critical path consists of the following:
	'add' operation ('add_ln1146_2') [115]  (0 ns)
	'sub' operation ('sub_ln1147_3') [121]  (0.976 ns)

 <State 26>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_4') [137]  (2.16 ns)

 <State 27>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_4') [137]  (2.16 ns)

 <State 28>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_4') [137]  (2.16 ns)

 <State 29>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_4') [137]  (2.16 ns)

 <State 30>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_4') [137]  (2.16 ns)

 <State 31>: 1.04ns
The critical path consists of the following:
	'add' operation ('add_ln1146_3') [133]  (0 ns)
	'sub' operation ('sub_ln1147_4') [140]  (1.04 ns)

 <State 32>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_5') [155]  (2.16 ns)

 <State 33>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_5') [155]  (2.16 ns)

 <State 34>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_5') [155]  (2.16 ns)

 <State 35>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_5') [155]  (2.16 ns)

 <State 36>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_5') [155]  (2.16 ns)

 <State 37>: 1.06ns
The critical path consists of the following:
	'add' operation ('add_ln1146_4') [151]  (0 ns)
	'sub' operation ('sub_ln1147_5') [158]  (1.06 ns)

 <State 38>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_6') [173]  (2.16 ns)

 <State 39>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_6') [173]  (2.16 ns)

 <State 40>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_6') [173]  (2.16 ns)

 <State 41>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_6') [173]  (2.16 ns)

 <State 42>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_6') [173]  (2.16 ns)

 <State 43>: 1.08ns
The critical path consists of the following:
	'add' operation ('add_ln1146_5') [169]  (0 ns)
	'sub' operation ('sub_ln1147_6') [176]  (1.08 ns)

 <State 44>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_7') [191]  (2.16 ns)

 <State 45>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_7') [191]  (2.16 ns)

 <State 46>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_7') [191]  (2.16 ns)

 <State 47>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_7') [191]  (2.16 ns)

 <State 48>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln657') [61]  (2.16 ns)

 <State 49>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln657') [61]  (2.16 ns)

 <State 50>: 2.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072') [212]  (2.28 ns)

 <State 51>: 2.28ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072') [212]  (2.28 ns)

 <State 52>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln657') [61]  (2.16 ns)

 <State 53>: 1.1ns
The critical path consists of the following:
	'add' operation ('add_ln1146_8') [223]  (1.1 ns)

 <State 54>: 2.16ns
The critical path consists of the following:
	'mul' operation ('__Val2__') [226]  (2.16 ns)

 <State 55>: 2.16ns
The critical path consists of the following:
	'mul' operation ('__Val2__') [226]  (2.16 ns)

 <State 56>: 2.16ns
The critical path consists of the following:
	'mul' operation ('__Val2__') [226]  (2.16 ns)

 <State 57>: 2.16ns
The critical path consists of the following:
	'mul' operation ('__Val2__') [226]  (2.16 ns)

 <State 58>: 2.16ns
The critical path consists of the following:
	'mul' operation ('__Val2__') [226]  (2.16 ns)

 <State 59>: 1.26ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1453') [310]  (1.26 ns)

 <State 60>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[235] ('mul_ln1072_8') [232]  (0.996 ns)

 <State 61>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[235] ('mul_ln1072_8') [232]  (0 ns)
	'add' operation of DSP[235] ('__Val2__') [235]  (0.645 ns)

 <State 62>: 1.66ns
The critical path consists of the following:
	'add' operation of DSP[235] ('__Val2__') [235]  (0.645 ns)
	'icmp' operation ('icmp_ln805') [239]  (0.699 ns)
	'select' operation ('select_ln804') [241]  (0 ns)
	'select' operation ('select_ln804_1') [242]  (0.321 ns)

 <State 63>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_9') [244]  (2.16 ns)

 <State 64>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_9') [244]  (2.16 ns)

 <State 65>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_9') [244]  (2.16 ns)

 <State 66>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_9') [244]  (2.16 ns)

 <State 67>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_9') [244]  (2.16 ns)

 <State 68>: 1.95ns
The critical path consists of the following:
	'sub' operation ('__Val2__') [247]  (0.796 ns)
	'getelementptr' operation ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr') [257]  (0 ns)
	'load' operation ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load') on array 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' [258]  (1.16 ns)

 <State 69>: 1.82ns
The critical path consists of the following:
	'load' operation ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load') on array 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' [258]  (1.16 ns)
	'add' operation ('add_ln1146_12') [262]  (0.667 ns)

 <State 70>: 2.27ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_11') [270]  (2.27 ns)

 <State 71>: 2.27ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_11') [270]  (2.27 ns)

 <State 72>: 1.35ns
The critical path consists of the following:
	'add' operation ('add_ln657_8') [273]  (0.666 ns)
	'add' operation ('add_ln657_9') [275]  (0.685 ns)

 <State 73>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_12') [283]  (2.16 ns)

 <State 74>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_12') [283]  (2.16 ns)

 <State 75>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_12') [283]  (2.16 ns)

 <State 76>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_12') [283]  (2.16 ns)

 <State 77>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_12') [283]  (2.16 ns)

 <State 78>: 1.43ns
The critical path consists of the following:
	'add' operation ('add_ln657_11') [288]  (0.692 ns)
	'add' operation ('add_ln657_10') [290]  (0.738 ns)

 <State 79>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_10') [296]  (2.16 ns)

 <State 80>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_10') [296]  (2.16 ns)

 <State 81>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_10') [296]  (2.16 ns)

 <State 82>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_10') [296]  (2.16 ns)

 <State 83>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1072_10') [296]  (2.16 ns)

 <State 84>: 2.33ns
The critical path consists of the following:
	'add' operation ('add_ln1146_11') [302]  (1.02 ns)
	'select' operation ('select_ln651', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651) [306]  (0.321 ns)
	'icmp' operation ('icmp_ln844') [308]  (0.5 ns)
	'or' operation ('or_ln657', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657) [311]  (0.122 ns)
	'and' operation ('and_ln657', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657) [332]  (0.122 ns)
	'and' operation ('and_ln181') [333]  (0.122 ns)
	'or' operation ('or_ln848_1') [340]  (0 ns)
	'or' operation ('or_ln848_3') [344]  (0.122 ns)

 <State 85>: 0.822ns
The critical path consists of the following:
	'select' operation ('select_ln848_1') [341]  (0 ns)
	'select' operation ('select_ln848_3') [345]  (0.411 ns)
	'select' operation ('select_ln848_4') [346]  (0 ns)
	'select' operation ('select_ln407_1', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407) [348]  (0.411 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
