`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB 
// Engineer: Wu Yuzhang
// 
// Design Name: RISCV-Pipline CPU
// Module Name: HarzardUnit
// Target Devices: Nexys4
// Tool Versions: Vivado 2017.4.1
// Description: Deal with harzards in pipline
//////////////////////////////////////////////////////////////////////////////////
//åŠŸèƒ½è¯´æ˜
    //HarzardUnitç”¨æ¥å¤„ç†æµæ°´çº¿å†²çªï¼Œé€šè¿‡æ’å…¥æ°”æ³¡ï¼Œforwardä»¥åŠå†²åˆ·æµæ°´æ®µè§£å†³æ•°æ®ç›¸å…³å’Œæ§åˆ¶ç›¸å…³ï¼Œç»„åˆé?»è¾‘ç”µè·¯
    //å¯ä»¥æœ?åå®ç°ã?‚å‰æœŸæµ‹è¯•CPUæ­£ç¡®æ€§æ—¶ï¼Œå¯ä»¥åœ¨æ¯ä¸¤æ¡æŒ‡ä»¤é—´æ’å…¥å››æ¡ç©ºæŒ‡ä»¤ï¼Œç„¶åç›´æ¥æŠŠæœ¬æ¨¡å—è¾“å‡ºå®šä¸ºï¼Œä¸forwardï¼Œä¸stallï¼Œä¸flush 
//è¾“å…¥
    //CpuRst                                    å¤–éƒ¨ä¿¡å·ï¼Œç”¨æ¥åˆå§‹åŒ–CPUï¼Œå½“CpuRst==1æ—¶CPUå…¨å±€å¤ä½æ¸…é›¶ï¼ˆæ‰€æœ‰æ®µå¯„å­˜å™¨flushï¼‰ï¼ŒCpu_Rst==0æ—¶cpuå¼?å§‹æ‰§è¡ŒæŒ‡ä»?
    //ICacheMiss, DCacheMiss                    ä¸ºåç»­å®éªŒé¢„ç•™ä¿¡å·ï¼Œæš‚æ—¶å¯ä»¥æ— è§†ï¼Œç”¨æ¥å¤„ç†cache miss
    //BranchE, JalrE, JalD                      ç”¨æ¥å¤„ç†æ§åˆ¶ç›¸å…³
    //Rs1D, Rs2D, Rs1E, Rs2E, RdE, RdM, RdW     ç”¨æ¥å¤„ç†æ•°æ®ç›¸å…³ï¼Œåˆ†åˆ«è¡¨ç¤ºæºå¯„å­˜å™?1å·ç ï¼Œæºå¯„å­˜å™?2å·ç ï¼Œç›®æ ‡å¯„å­˜å™¨å·ç 
    //RegReadE RegReadD[1]==1                   è¡¨ç¤ºA1å¯¹åº”çš„å¯„å­˜å™¨å€¼è¢«ä½¿ç”¨åˆ°äº†ï¼ŒRegReadD[0]==1è¡¨ç¤ºA2å¯¹åº”çš„å¯„å­˜å™¨å€¼è¢«ä½¿ç”¨åˆ°äº†ï¼Œç”¨äºforwardçš„å¤„ç?
    //RegWriteM, RegWriteW                      ç”¨æ¥å¤„ç†æ•°æ®ç›¸å…³ï¼ŒRegWrite!=3'b0è¯´æ˜å¯¹ç›®æ ‡å¯„å­˜å™¨æœ‰å†™å…¥æ“ä½?
    //MemToRegE                                 è¡¨ç¤ºExæ®µå½“å‰æŒ‡ä»? ä»Data Memoryä¸­åŠ è½½æ•°æ®åˆ°å¯„å­˜å™¨ä¸­
//è¾“å‡º
    //StallF, FlushF, StallD, FlushD, StallE, FlushE, StallM, FlushM, StallW, FlushW    æ§åˆ¶äº”ä¸ªæ®µå¯„å­˜å™¨è¿›è¡Œstallï¼ˆç»´æŒçŠ¶æ€ä¸å˜ï¼‰å’Œflushï¼ˆæ¸…é›¶ï¼‰
    //Forward1E, Forward2E                                                              æ§åˆ¶forward
//å®éªŒè¦æ±‚  
    //è¡¥å…¨æ¨¡å—  
`ifndef FORWARD_MUX_ID
`define FORWARD_MUX_ID

    `define FW1_ALU_MEM 2'b10
    `define FW1_REG_WB  2'b01
    `define FW1_REG_EX  2'b00

    `define FW2_ALU_MEM 2'b10
    `define FW2_REG_WB  2'b01
    `define FW2_REG_EX  2'b00

`endif
    
module HarzardUnit(
    input wire CpuRst, ICacheMiss, DCacheMiss, 
    input wire BranchE, JalrE, JalD, 
    input wire [4:0] Rs1D, Rs2D, Rs1E, Rs2E, RdE, RdM, RdW,
    input wire [1:0] RegReadE,
    input wire MemToRegE,
    input wire [2:0] RegWriteM, RegWriteW,
    output reg StallF, FlushF, StallD, FlushD, StallE, FlushE, StallM, FlushM, StallW, FlushW,
    output reg [1:0] Forward1E, Forward2E
    );
    
    
    // å¤§æ¦‚å’ŒCODå®éªŒå·®ä¸å¤šå§
    // Stall
    always @(*) begin
        if(CpuRst) begin
            {StallF, StallD, StallE, StallM, StallW} <= 5'b0;
            {FlushF, FlushD, FlushE, FlushM, FlushW} <= 5'b11111;
        end
        else if((RegReadE[0] && Rs1D == RdE && MemToRegE) || // å¯„å­˜å™¨ç«¯å?1 Hazard
           (RegReadE[1] && Rs2D == RdE && MemToRegE))   // å¯„å­˜å™¨ç«¯å?2 Hazard
           begin
               StallF <= 1;
               StallD <= 1;
               FlushE <= 1;
               {StallW, StallD, StallM, FlushF, FlushD, FlushE, FlushM, FlushW} <= 8'b0;
           end
        else if(BranchE != `NOBRANCH || JalrE != 0) begin
            FlushE <= 1'b1;
            FlushD <= 1'b1;
            {FlushF, FlushM, FlushW} <= 3'b0;
            {StallE, StallF, StallD, StallW, StallM} <= 5'b0;
        end
        else if (JalrE != 0) begin
            FlushE <= 1'b1;
            FlushD <= 1'b1;
            {FlushF, FlushM, FlushW} <= 3'b0;
            {StallE, StallF, StallD, StallW, StallM} <= 5'b0;
        end
        else if (JalD != 0) begin
           FlushD <= 1'b1; 
           {FlushF, FlushE, FlushM, FlushW} <= 3'b0;
           {StallE, StallF, StallD, StallW, StallM} <= 5'b0;
        end
        else begin
            {StallF, StallD, StallE, StallM, StallW} <= 5'b0;
            {FlushF, FlushD, FlushE, FlushM, FlushW} <= 5'b0;
        end
    end 

    // Forward
    always @(*) begin
        if(RegWriteM && (RdM != 0) && (RdM == Rs1E))
            Forward1E <= `FW1_ALU_MEM;
        else if(RegWriteW && (RdW != 0) && !(RegWriteM && (RdM != 0) && (RdM != Rs2E)) && (RdW == Rs1E))
            Forward1E <= `FW1_REG_WB;
        else
            Forward1E <= `FW1_REG_EX;
        if(RegWriteM && (RdM != 0) && (RdM == Rs2E))
            Forward2E <= `FW2_ALU_MEM;
        else if(RegWriteW && (RdW != 0) && !(RegWriteM && (RdM != 0) && (RdM != Rs2E)) && (RdW == Rs2E))
            Forward2E <= `FW2_REG_WB;
        else
            Forward2E <= `FW2_REG_EX;
    end

endmodule

  