I 000049 55 1990          1456773051378 Internal
(_unit VHDL (memory 0 5(internal 0 11))
	(_version vc6)
	(_time 1456773051379 2016.02.29 14:10:51)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code 5f0c0e5c0c085f49080c4d0407590b595a590b5909)
	(_ent
		(_time 1456772593464)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_Bus 1 0 8(_ent(_inout))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 12(_array 2 ((_to i 0 i 767)))))
		(_sig (_int RAM1 3 0 13(_arch(_uni((256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 17(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 4 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_trgt(4))(_sens(0)(1)(6)))))
			(line__21(_arch 1 0 21(_prcs (_trgt(5)(6))(_sens(2)(0)(1)(3(d_6_0))(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Internal 2 -1)
)
I 000049 55 1990          1456773057827 Internal
(_unit VHDL (memory 0 5(internal 0 11))
	(_version vc6)
	(_time 1456773057828 2016.02.29 14:10:57)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code 9aca9b95cecd9a8ccdc988c1c29cce9c9f9cce9ccc)
	(_ent
		(_time 1456772593464)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_Bus 1 0 8(_ent(_inout))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 12(_array 2 ((_to i 0 i 767)))))
		(_sig (_int RAM1 3 0 13(_arch(_uni((256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 17(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 4 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_trgt(4))(_sens(6)(0)(1)))))
			(line__21(_arch 1 0 21(_prcs (_trgt(5)(6))(_sens(2)(5)(0)(1)(3(d_6_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Internal 2 -1)
)
I 000051 55 1523          1456781498648 Behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1456781498649 2016.02.29 16:31:38)
	(_source (\./../src/9-6.vhd\))
	(_parameters tan)
	(_code 633730636534307460347639356461656665646461)
	(_ent
		(_time 1456781498646)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RegW -1 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int DR 0 0 8(_ent(_in))))
		(_port (_int SR1 0 0 8(_ent(_in))))
		(_port (_int SR2 0 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_In 1 0 9(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ReadReg1 2 0 10(_ent(_out))))
		(_port (_int ReadReg2 2 0 10(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAM 0 14(_array 3 ((_to i 0 i 31)))))
		(_sig (_int Regs 4 0 15(_arch(_uni((_others(_others(i 3))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(8))(_sens(0)(1)(2)(5))(_dssslsensitivity 1)(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(6))(_sens(8)(3))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(7))(_sens(8)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000049 55 1991          1456781498708 Internal
(_unit VHDL (memory 0 5(internal 0 11))
	(_version vc6)
	(_time 1456781498709 2016.02.29 16:31:38)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code a1f4a4f6a5f6a1b7f5a6b3faf9a7f5a7a4a7f5a7f7)
	(_ent
		(_time 1456772593464)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_Bus 1 0 8(_ent(_inout))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 12(_array 2 ((_to i 0 i 1023)))))
		(_sig (_int RAM1 3 0 16(_arch(_uni((256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 20(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 4 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment (_trgt(4))(_sens(0)(1)(6)))))
			(line__24(_arch 1 0 24(_prcs (_trgt(5)(6))(_sens(2)(0)(1)(3(d_9_0))(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Internal 2 -1)
)
I 000050 55 6572          1456781498742 structure
(_unit VHDL (mips 0 5(structure 0 12))
	(_version vc6)
	(_time 1456781498743 2016.02.29 16:31:38)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code c194c494c99795d6ca91859b99c6c1c6c2c795c7c8)
	(_ent
		(_time 1456781498740)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RegW -1 0 15(_ent (_in))))
				(_port (_int DR 2 0 16(_ent (_in))))
				(_port (_int SR1 2 0 16(_ent (_in))))
				(_port (_int SR2 2 0 16(_ent (_in))))
				(_port (_int Reg_In 3 0 17(_ent (_in))))
				(_port (_int ReadReg1 4 0 18(_ent (_out))))
				(_port (_int ReadReg2 4 0 18(_ent (_out))))
			)
		)
	)
	(_inst A1 0 47(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_Bus 1 0 9(_ent(_inout))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 20(_enum1 and1 or1 add sub slt shr shl jr (_to i 0 i 7))))
		(_sig (_int Op 5 0 21(_arch(_uni((i 0))))))
		(_sig (_int OpSave 5 0 21(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 22(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 6 0 23(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 24(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 7 0 24(_arch(_uni))))
		(_sig (_int Imm_Ext 7 0 24(_arch(_uni))))
		(_sig (_int PC 7 0 25(_arch(_uni))))
		(_sig (_int nPC 7 0 25(_arch(_uni))))
		(_sig (_int ReadReg1 7 0 25(_arch(_uni))))
		(_sig (_int ReadReg2 7 0 25(_arch(_uni))))
		(_sig (_int Reg_In 7 0 25(_arch(_uni))))
		(_sig (_int ALU_InA 7 0 26(_arch(_uni))))
		(_sig (_int ALU_InB 7 0 26(_arch(_uni))))
		(_sig (_int ALU_Result 7 0 26(_arch(_uni))))
		(_sig (_int ALU_Result_Save 7 0 27(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 29(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 29(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 30(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 8 0 30(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 31(_scalar (_to i 0 i 4))))
		(_sig (_int State 9 0 31(_arch(_uni((i 0))))))
		(_sig (_int nState 9 0 31(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 32(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 10 0 32(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 33(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 11 0 33(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 34(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 12 0 34(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 13 0 35(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 14 0 36(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 15 0 37(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 16 0 38(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 17 0 39(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 40(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 18 0 40(_arch(9(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 41(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 19 0 41(_arch(9(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 42(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 20 0 42(_arch(9(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 43(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 21 0 43(_arch(9(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 44(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 22 0 44(_arch(9(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 45(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 23 0 45(_arch(9(d_15_0)))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment (_trgt(10))(_sens(9(15))(9(d_15_0))))))
			(line__50(_arch 1 0 50(_assignment (_trgt(27))(_sens(8)(9(d_20_16))(9(d_15_11))))))
			(line__52(_arch 2 0 52(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(16))(_sens(13)))))
			(line__53(_arch 3 0 53(_assignment (_trgt(17))(_sens(10)(14)(25)))))
			(line__54(_arch 4 0 54(_assignment (_trgt(15))(_sens(5)(19)(26)))))
			(line__55(_arch 5 0 55(_assignment (_trgt(8))(_sens(30))(_mon))))
			(line__56(_arch 6 0 56(_assignment (_trgt(5))(_sens(14)(23)))))
			(line__58(_arch 7 0 58(_assignment (_trgt(4))(_sens(11)(19)(22)))))
			(line__60(_arch 8 0 60(_prcs (_simple)(_trgt(2)(3)(6)(12)(18)(20)(21)(22)(23)(24)(29))(_sens(6)(8)(9)(10)(11)(16)(17)(28)(30)(33))(_mon)(_read(7)(34)))))
			(line__125(_arch 9 0 125(_prcs (_trgt(7)(9)(11)(19)(25)(26)(28))(_sens(0)(1)(5)(6)(12)(18)(20)(24)(28)(29))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000046 55 2350          1456781498773 model
(_unit VHDL (complete_mips 0 5(model 0 10))
	(_version vc6)
	(_time 1456781498774 2016.02.29 16:31:38)
	(_source (\./../src/9-9.vhd\))
	(_parameters tan)
	(_code e0b5b2b3b6b7e0f7e1b5a3bab4e7e4e6e5e5b6e6b4)
	(_ent
		(_time 1456781498771)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 12(_ent (_in))))
				(_port (_int RST -1 0 12(_ent (_in))))
				(_port (_int CS -1 0 13(_ent (_out))))
				(_port (_int WE -1 0 13(_ent (_out))))
				(_port (_int ADDR 1 0 14(_ent (_out))))
				(_port (_int Mem_Bus 2 0 15(_ent (_inout))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 18(_ent (_in))))
				(_port (_int WE -1 0 18(_ent (_in))))
				(_port (_int Clk -1 0 18(_ent (_in))))
				(_port (_int ADDR 3 0 19(_ent (_in))))
				(_port (_int Mem_Bus 4 0 20(_ent (_inout))))
			)
		)
	)
	(_inst CPU 0 25(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(ADDR))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 26(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLK))
			((ADDR)(ADDR))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A_Out 0 0 7(_ent(_out))))
		(_port (_int D_Out 0 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 15(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 20(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int CS -1 0 22(_arch(_uni))))
		(_sig (_int WE -1 0 22(_arch(_uni))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 23(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int ADDR 5 0 23(_arch(_uni))))
		(_sig (_int Mem_Bus 5 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_alias((A_Out)(Addr)))(_trgt(2))(_sens(6)))))
			(line__28(_arch 1 0 28(_assignment (_alias((D_Out)(Mem_Bus)))(_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 2 -1)
)
I 000045 55 4804          1456781498820 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1456781498821 2016.02.29 16:31:38)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code 0f5a090950595b180a0f49545a090a080c080b090d)
	(_ent
		(_time 1456781498818)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_Bus 1 0 13(_ent (_inout))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 16(_ent (_in))))
				(_port (_int WE -1 0 16(_ent (_in))))
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int ADDR 2 0 17(_ent (_in))))
				(_port (_int Mem_Bus 3 0 18(_ent (_inout))))
			)
		)
	)
	(_inst CPU 0 65(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 66(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((CLK)(CLK))
			((ADDR)(Address_Mux))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 21(_arch((i 8)))))
		(_cnst (_int W -2 0 22(_arch((i 26)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 23(_array 4 ((_to i 1 i 26)))))
		(_cnst (_int Instr_List 5 0 24(_arch(((_string \"00110000000000000000000000000000"\))((_string \"00100000000000010000000000000110"\))((_string \"00110100000000100000000000010010"\))((_string \"00000000001000100001100000100000"\))((_string \"00000000010000010010000000100010"\))((_string \"00000000001000100010100000100100"\))((_string \"00000000001000100011000000100101"\))((_string \"00000000001000100011100000101010"\))((_string \"00000000000000100100000100000000"\))((_string \"00000000000000010100100001000010"\))((_string \"00010000001000100000000000000001"\))((_string \"10001100000010100000000000000100"\))((_string \"00010100011000100000000000000001"\))((_string \"00110000001000010000000000000000"\))((_string \"00001000000000000000000000010000"\))((_string \"00110000010000100000000000000000"\))((_string \"00000000010000000000000000001000"\))((_string \"00110000011000110000000000000000"\))((_string \"10101100000000110000000001000000"\))((_string \"10101100000001000000000001000001"\))((_string \"10101100000001010000000001000010"\))((_string \"10101100000001100000000001000011"\))((_string \"10101100000001110000000001000100"\))((_string \"10101100000010000000000001000101"\))((_string \"10101100000010010000000001000110"\))((_string \"10101100000010100000000001000111"\))))))
		(_type (_int output_arr 0 59(_array -2 ((_to i 1 i 8)))))
		(_cnst (_int expected 6 0 60(_arch(((i 24))((i 12))((i 2))((i 22))((i 1))((i 288))((i 3))((i 4268066))))))
		(_sig (_int CS -1 0 61(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 61(_arch(_uni((i 2)))(_event))))
		(_sig (_int CLK -1 0 61(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 62(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_Bus 7 0 62(_arch(_uni))))
		(_sig (_int Address 7 0 62(_arch(_uni))))
		(_sig (_int AddressTB 7 0 62(_arch(_uni))))
		(_sig (_int Address_Mux 7 0 62(_arch(_uni))))
		(_sig (_int RST -1 0 63(_arch(_uni))))
		(_sig (_int init -1 0 63(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 63(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 63(_arch(_uni))))
		(_sig (_int WE_TB -1 0 63(_arch(_uni))))
		(_sig (_int CS_TB -1 0 63(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(2))(_sens(2)))))
			(line__69(_arch 1 0 69(_assignment (_trgt(6))(_sens(4)(5)(8)))))
			(line__70(_arch 2 0 70(_assignment (_trgt(9))(_sens(1)(8)(11)))))
			(line__71(_arch 3 0 71(_assignment (_trgt(10))(_sens(0)(8)(12)))))
			(line__73(_arch 4 0 73(_prcs (_trgt(3)(5)(7)(8)(11)(12))(_sens(2))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(1886680399 1830843509 1634562921 979919732)
		(1953719636 543649385 1768843590 1684367475 58)
	)
	(_model . test 5 -1)
)
I 000049 55 1991          1456783420415 Internal
(_unit VHDL (memory 0 5(internal 0 11))
	(_version vc6)
	(_time 1456783420416 2016.02.29 17:03:40)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code 5354535055045345040041080b5507555655075505)
	(_ent
		(_time 1456772593464)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_Bus 1 0 8(_ent(_inout))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 12(_array 2 ((_to i 0 i 1023)))))
		(_sig (_int RAM1 3 0 16(_arch(_uni((256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 17(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 4 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_trgt(4))(_sens(0)(1)(6)))))
			(line__21(_arch 1 0 21(_prcs (_trgt(5)(6))(_sens(2)(0)(1)(3(d_9_0))(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Internal 2 -1)
)
I 000050 55 6663          1456784756898 structure
(_unit VHDL (mips 0 5(structure 0 12))
	(_version vc6)
	(_time 1456784756899 2016.02.29 17:25:56)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code c1cf9494c99795d693c5859b99c6c1c6c2c795c7c8)
	(_ent
		(_time 1456781498739)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RegW -1 0 15(_ent (_in))))
				(_port (_int DR 2 0 16(_ent (_in))))
				(_port (_int SR1 2 0 16(_ent (_in))))
				(_port (_int SR2 2 0 16(_ent (_in))))
				(_port (_int Reg_In 3 0 17(_ent (_in))))
				(_port (_int ReadReg1 4 0 18(_ent (_out))))
				(_port (_int ReadReg2 4 0 18(_ent (_out))))
			)
		)
	)
	(_inst A1 0 53(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_Bus 1 0 9(_ent(_inout))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 20(_enum1 and1 or1 add sub slt shr shl jr div divu mul mulu (_to i 0 i 11))))
		(_sig (_int Op 5 0 21(_arch(_uni((i 0))))))
		(_sig (_int OpSave 5 0 21(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 22(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 6 0 23(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 24(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 7 0 24(_arch(_uni))))
		(_sig (_int Imm_Ext 7 0 24(_arch(_uni))))
		(_sig (_int PC 7 0 25(_arch(_uni))))
		(_sig (_int nPC 7 0 25(_arch(_uni))))
		(_sig (_int ReadReg1 7 0 25(_arch(_uni))))
		(_sig (_int ReadReg2 7 0 25(_arch(_uni))))
		(_sig (_int Reg_In 7 0 25(_arch(_uni))))
		(_sig (_int ALU_InA 7 0 26(_arch(_uni))))
		(_sig (_int ALU_InB 7 0 26(_arch(_uni))))
		(_sig (_int ALU_Result 7 0 26(_arch(_uni))))
		(_sig (_int ALU_Result_Save 7 0 27(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 29(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 29(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 30(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 8 0 30(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 31(_scalar (_to i 0 i 4))))
		(_sig (_int State 9 0 31(_arch(_uni((i 0))))))
		(_sig (_int nState 9 0 31(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 32(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 10 0 32(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 33(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 11 0 33(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 34(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 12 0 34(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 13 0 35(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 14 0 36(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 15 0 37(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 16 0 38(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 17 0 39(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 46(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 18 0 46(_arch(9(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 47(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 19 0 47(_arch(9(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 48(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 20 0 48(_arch(9(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 49(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 21 0 49(_arch(9(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 50(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 22 0 50(_arch(9(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 23 0 51(_arch(9(d_15_0)))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment (_trgt(10))(_sens(9(15))(9(d_15_0))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(27))(_sens(8)(9(d_20_16))(9(d_15_11))))))
			(line__58(_arch 2 0 58(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(16))(_sens(13)))))
			(line__59(_arch 3 0 59(_assignment (_trgt(17))(_sens(10)(14)(25)))))
			(line__60(_arch 4 0 60(_assignment (_trgt(15))(_sens(5)(19)(26)))))
			(line__61(_arch 5 0 61(_assignment (_trgt(8))(_sens(30))(_mon))))
			(line__62(_arch 6 0 62(_assignment (_trgt(5))(_sens(14)(23)))))
			(line__64(_arch 7 0 64(_assignment (_trgt(4))(_sens(11)(19)(22)))))
			(line__66(_arch 8 0 66(_prcs (_simple)(_trgt(2)(3)(6)(12)(18)(20)(21)(22)(23)(24)(29))(_sens(6)(8)(9)(10)(11)(16)(17)(28)(30)(33))(_mon)(_read(7)(34)))))
			(line__144(_arch 9 0 144(_prcs (_trgt(7)(9)(11)(19)(25)(26)(28))(_sens(0)(1)(5)(6)(12)(18)(20)(24)(28)(29))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000051 55 1523          1456791682133 Behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1456791682134 2016.02.29 19:21:22)
	(_source (\./../src/9-6.vhd\))
	(_parameters tan)
	(_code 9b9ecd94ccccc88c98cc8ec1cd9c999d9e9d9c9c99)
	(_ent
		(_time 1456781498645)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RegW -1 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int DR 0 0 8(_ent(_in))))
		(_port (_int SR1 0 0 8(_ent(_in))))
		(_port (_int SR2 0 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_In 1 0 9(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ReadReg1 2 0 10(_ent(_out))))
		(_port (_int ReadReg2 2 0 10(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAM 0 14(_array 3 ((_to i 0 i 31)))))
		(_sig (_int Regs 4 0 15(_arch(_uni((_others(_others(i 3))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(8))(_sens(0)(1)(2)(5))(_dssslsensitivity 1)(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(6))(_sens(3)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(7))(_sens(4)(8))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000049 55 1991          1456791682180 Internal
(_unit VHDL (memory 0 5(internal 0 11))
	(_version vc6)
	(_time 1456791682181 2016.02.29 19:21:22)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code caceca9f9e9dcadc9d99d89192cc9ecccfcc9ecc9c)
	(_ent
		(_time 1456772593464)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_Bus 1 0 8(_ent(_inout))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 12(_array 2 ((_to i 0 i 1023)))))
		(_sig (_int RAM1 3 0 16(_arch(_uni((256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 17(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 4 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_trgt(4))(_sens(0)(1)(6)))))
			(line__21(_arch 1 0 21(_prcs (_trgt(5)(6))(_sens(2)(0)(1)(3(d_9_0))(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Internal 2 -1)
)
I 000050 55 6663          1456791682211 structure
(_unit VHDL (mips 0 5(structure 0 12))
	(_version vc6)
	(_time 1456791682212 2016.02.29 19:21:22)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code e9ede9bae9bfbdfebbedadb3b1eee9eeeaefbdefe0)
	(_ent
		(_time 1456781498739)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RegW -1 0 15(_ent (_in))))
				(_port (_int DR 2 0 16(_ent (_in))))
				(_port (_int SR1 2 0 16(_ent (_in))))
				(_port (_int SR2 2 0 16(_ent (_in))))
				(_port (_int Reg_In 3 0 17(_ent (_in))))
				(_port (_int ReadReg1 4 0 18(_ent (_out))))
				(_port (_int ReadReg2 4 0 18(_ent (_out))))
			)
		)
	)
	(_inst A1 0 53(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_Bus 1 0 9(_ent(_inout))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 20(_enum1 and1 or1 add sub slt shr shl jr div divu mul mulu (_to i 0 i 11))))
		(_sig (_int Op 5 0 21(_arch(_uni((i 0))))))
		(_sig (_int OpSave 5 0 21(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 22(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 6 0 23(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 24(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 7 0 24(_arch(_uni))))
		(_sig (_int Imm_Ext 7 0 24(_arch(_uni))))
		(_sig (_int PC 7 0 25(_arch(_uni))))
		(_sig (_int nPC 7 0 25(_arch(_uni))))
		(_sig (_int ReadReg1 7 0 25(_arch(_uni))))
		(_sig (_int ReadReg2 7 0 25(_arch(_uni))))
		(_sig (_int Reg_In 7 0 25(_arch(_uni))))
		(_sig (_int ALU_InA 7 0 26(_arch(_uni))))
		(_sig (_int ALU_InB 7 0 26(_arch(_uni))))
		(_sig (_int ALU_Result 7 0 26(_arch(_uni))))
		(_sig (_int ALU_Result_Save 7 0 27(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 29(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 29(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 30(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 8 0 30(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 31(_scalar (_to i 0 i 4))))
		(_sig (_int State 9 0 31(_arch(_uni((i 0))))))
		(_sig (_int nState 9 0 31(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 32(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 10 0 32(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 33(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 11 0 33(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 34(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 12 0 34(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 13 0 35(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 14 0 36(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 15 0 37(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 16 0 38(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 17 0 39(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 46(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 18 0 46(_arch(9(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 47(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 19 0 47(_arch(9(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 48(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 20 0 48(_arch(9(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 49(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 21 0 49(_arch(9(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 50(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 22 0 50(_arch(9(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 23 0 51(_arch(9(d_15_0)))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment (_trgt(10))(_sens(9(15))(9(d_15_0))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(27))(_sens(8)(9(d_20_16))(9(d_15_11))))))
			(line__58(_arch 2 0 58(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(16))(_sens(13)))))
			(line__59(_arch 3 0 59(_assignment (_trgt(17))(_sens(10)(14)(25)))))
			(line__60(_arch 4 0 60(_assignment (_trgt(15))(_sens(19)(26)(5)))))
			(line__61(_arch 5 0 61(_assignment (_trgt(8))(_sens(30))(_mon))))
			(line__62(_arch 6 0 62(_assignment (_trgt(5))(_sens(14)(23)))))
			(line__64(_arch 7 0 64(_assignment (_trgt(4))(_sens(11)(19)(22)))))
			(line__66(_arch 8 0 66(_prcs (_simple)(_trgt(6)(12)(18)(20)(21)(22)(23)(24)(29)(2)(3))(_sens(6)(8)(9)(10)(11)(16)(17)(28)(30)(33))(_mon)(_read(7)(34)))))
			(line__144(_arch 9 0 144(_prcs (_trgt(7)(9)(11)(19)(25)(26)(28))(_sens(0)(6)(12)(18)(20)(24)(28)(29)(1)(5))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000046 55 2350          1456791682242 model
(_unit VHDL (complete_mips 0 5(model 0 10))
	(_version vc6)
	(_time 1456791682243 2016.02.29 19:21:22)
	(_source (\./../src/9-9.vhd\))
	(_parameters tan)
	(_code 080c5e0e565f081f095d4b525c0f0c0e0d0d5e0e5c)
	(_ent
		(_time 1456781498770)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 12(_ent (_in))))
				(_port (_int RST -1 0 12(_ent (_in))))
				(_port (_int CS -1 0 13(_ent (_out))))
				(_port (_int WE -1 0 13(_ent (_out))))
				(_port (_int ADDR 1 0 14(_ent (_out))))
				(_port (_int Mem_Bus 2 0 15(_ent (_inout))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 18(_ent (_in))))
				(_port (_int WE -1 0 18(_ent (_in))))
				(_port (_int Clk -1 0 18(_ent (_in))))
				(_port (_int ADDR 3 0 19(_ent (_in))))
				(_port (_int Mem_Bus 4 0 20(_ent (_inout))))
			)
		)
	)
	(_inst CPU 0 25(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(ADDR))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 26(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLK))
			((ADDR)(ADDR))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A_Out 0 0 7(_ent(_out))))
		(_port (_int D_Out 0 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 15(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 20(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int CS -1 0 22(_arch(_uni))))
		(_sig (_int WE -1 0 22(_arch(_uni))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 23(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int ADDR 5 0 23(_arch(_uni))))
		(_sig (_int Mem_Bus 5 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_alias((A_Out)(Addr)))(_trgt(2))(_sens(6)))))
			(line__28(_arch 1 0 28(_assignment (_alias((D_Out)(Mem_Bus)))(_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 2 -1)
)
I 000045 55 4756          1456791769755 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1456791769756 2016.02.29 19:22:49)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code e5ebb2b6e9b3b1f2e0e8a3beb0e3e0e2e6e2e1e3e7)
	(_ent
		(_time 1456781498817)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_Bus 1 0 13(_ent (_inout))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 16(_ent (_in))))
				(_port (_int WE -1 0 16(_ent (_in))))
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int ADDR 2 0 17(_ent (_in))))
				(_port (_int Mem_Bus 3 0 18(_ent (_inout))))
			)
		)
	)
	(_inst CPU 0 68(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 69(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((CLK)(CLK))
			((ADDR)(Address_Mux))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 21(_arch((i 8)))))
		(_cnst (_int W -2 0 22(_arch((i 25)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 23(_array 4 ((_to i 1 i 25)))))
		(_cnst (_int Instr_List 5 0 24(_arch(((_string \"10001100000000010000000100000000"\))((_string \"10001100000000100000000100000001"\))((_string \"10001100000000110000000100000010"\))((_string \"10001100000001000000000100000011"\))((_string \"10001100000001010000000100000100"\))((_string \"10001100000001100000001000000000"\))((_string \"10001100000001110000001000000001"\))((_string \"10001100000010000000001000000010"\))((_string \"10001100000010010000001000000011"\))((_string \"10001100000010100000001000000100"\))((_string \"00000000001001100000100000011000"\))((_string \"00000000010001110001000000011000"\))((_string \"00000000011010000001100000011000"\))((_string \"00000000100010010010000000011000"\))((_string \"00000000101010100010100000011000"\))((_string \"00000000001000100000100000100000"\))((_string \"00000000001000110000100000100000"\))((_string \"00000000001001000000100000100000"\))((_string \"00000000001001010000100000100000"\))((_string \"00000000110001110011000000100000"\))((_string \"00000000110010000011000000100000"\))((_string \"00000000110010010011000000100000"\))((_string \"00000000110010100011000000100000"\))((_string \"00000000001001100000000000011010"\))((_string \"10101100000000000000000011111111"\))))))
		(_type (_int output_arr 0 62(_array -2 ((_to i 1 i 8)))))
		(_cnst (_int expected 6 0 63(_arch(((i 24))((i 12))((i 2))((i 22))((i 1))((i 288))((i 3))((i 4268066))))))
		(_sig (_int CS -1 0 64(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 64(_arch(_uni((i 2)))(_event))))
		(_sig (_int CLK -1 0 64(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 65(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_Bus 7 0 65(_arch(_uni))))
		(_sig (_int Address 7 0 65(_arch(_uni))))
		(_sig (_int AddressTB 7 0 65(_arch(_uni))))
		(_sig (_int Address_Mux 7 0 65(_arch(_uni))))
		(_sig (_int RST -1 0 66(_arch(_uni))))
		(_sig (_int init -1 0 66(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 66(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 66(_arch(_uni))))
		(_sig (_int WE_TB -1 0 66(_arch(_uni))))
		(_sig (_int CS_TB -1 0 66(_arch(_uni))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment (_trgt(2))(_sens(2)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(6))(_sens(4)(5)(8)))))
			(line__73(_arch 2 0 73(_assignment (_trgt(9))(_sens(1)(8)(11)))))
			(line__74(_arch 3 0 74(_assignment (_trgt(10))(_sens(0)(8)(12)))))
			(line__76(_arch 4 0 76(_prcs (_trgt(3)(5)(7)(8)(11)(12))(_sens(2))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(1886680399 1830843509 1634562921 979919732)
		(1953719636 543649385 1768843590 1684367475 58)
	)
	(_model . test 5 -1)
)
I 000045 55 4756          1456791774958 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1456791774959 2016.02.29 19:22:54)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code 303f6c3539666427353d766b653635373337343632)
	(_ent
		(_time 1456781498817)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_Bus 1 0 13(_ent (_inout))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 16(_ent (_in))))
				(_port (_int WE -1 0 16(_ent (_in))))
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int ADDR 2 0 17(_ent (_in))))
				(_port (_int Mem_Bus 3 0 18(_ent (_inout))))
			)
		)
	)
	(_inst CPU 0 68(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 69(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((CLK)(CLK))
			((ADDR)(Address_Mux))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 21(_arch((i 8)))))
		(_cnst (_int W -2 0 22(_arch((i 25)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 23(_array 4 ((_to i 1 i 25)))))
		(_cnst (_int Instr_List 5 0 24(_arch(((_string \"10001100000000010000000100000000"\))((_string \"10001100000000100000000100000001"\))((_string \"10001100000000110000000100000010"\))((_string \"10001100000001000000000100000011"\))((_string \"10001100000001010000000100000100"\))((_string \"10001100000001100000001000000000"\))((_string \"10001100000001110000001000000001"\))((_string \"10001100000010000000001000000010"\))((_string \"10001100000010010000001000000011"\))((_string \"10001100000010100000001000000100"\))((_string \"00000000001001100000100000011000"\))((_string \"00000000010001110001000000011000"\))((_string \"00000000011010000001100000011000"\))((_string \"00000000100010010010000000011000"\))((_string \"00000000101010100010100000011000"\))((_string \"00000000001000100000100000100000"\))((_string \"00000000001000110000100000100000"\))((_string \"00000000001001000000100000100000"\))((_string \"00000000001001010000100000100000"\))((_string \"00000000110001110011000000100000"\))((_string \"00000000110010000011000000100000"\))((_string \"00000000110010010011000000100000"\))((_string \"00000000110010100011000000100000"\))((_string \"00000000001001100000000000011010"\))((_string \"10101100000000000000000011111111"\))))))
		(_type (_int output_arr 0 62(_array -2 ((_to i 1 i 8)))))
		(_cnst (_int expected 6 0 63(_arch(((i 24))((i 12))((i 2))((i 22))((i 1))((i 288))((i 3))((i 4268066))))))
		(_sig (_int CS -1 0 64(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 64(_arch(_uni((i 2)))(_event))))
		(_sig (_int CLK -1 0 64(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 65(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_Bus 7 0 65(_arch(_uni))))
		(_sig (_int Address 7 0 65(_arch(_uni))))
		(_sig (_int AddressTB 7 0 65(_arch(_uni))))
		(_sig (_int Address_Mux 7 0 65(_arch(_uni))))
		(_sig (_int RST -1 0 66(_arch(_uni))))
		(_sig (_int init -1 0 66(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 66(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 66(_arch(_uni))))
		(_sig (_int WE_TB -1 0 66(_arch(_uni))))
		(_sig (_int CS_TB -1 0 66(_arch(_uni))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment (_trgt(2))(_sens(2)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(6))(_sens(4)(5)(8)))))
			(line__73(_arch 2 0 73(_assignment (_trgt(9))(_sens(1)(8)(11)))))
			(line__74(_arch 3 0 74(_assignment (_trgt(10))(_sens(0)(8)(12)))))
			(line__76(_arch 4 0 76(_prcs (_trgt(3)(5)(7)(8)(11)(12))(_sens(2))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(1886680399 1830843509 1634562921 979919732)
		(1953719636 543649385 1768843590 1684367475 58)
	)
	(_model . test 5 -1)
)
I 000051 55 1523          1456791783308 Behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1456791783309 2016.02.29 19:23:03)
	(_source (\./../src/9-6.vhd\))
	(_parameters tan)
	(_code ca9fc09f9e9d99ddc99ddf909ccdc8cccfcccdcdc8)
	(_ent
		(_time 1456781498645)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RegW -1 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int DR 0 0 8(_ent(_in))))
		(_port (_int SR1 0 0 8(_ent(_in))))
		(_port (_int SR2 0 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_In 1 0 9(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ReadReg1 2 0 10(_ent(_out))))
		(_port (_int ReadReg2 2 0 10(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAM 0 14(_array 3 ((_to i 0 i 31)))))
		(_sig (_int Regs 4 0 15(_arch(_uni((_others(_others(i 3))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(8))(_sens(0)(1)(2)(5))(_dssslsensitivity 1)(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(6))(_sens(8)(3))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(7))(_sens(8)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000049 55 1991          1456791783339 Internal
(_unit VHDL (memory 0 5(internal 0 11))
	(_version vc6)
	(_time 1456791783340 2016.02.29 19:23:03)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code e9bdb5bae5bee9ffbebafbb2b1efbdefecefbdefbf)
	(_ent
		(_time 1456772593464)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_Bus 1 0 8(_ent(_inout))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 12(_array 2 ((_to i 0 i 1023)))))
		(_sig (_int RAM1 3 0 16(_arch(_uni((256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 17(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 4 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_trgt(4))(_sens(0)(1)(6)))))
			(line__21(_arch 1 0 21(_prcs (_trgt(5)(6))(_sens(2)(0)(1)(3(d_9_0))(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Internal 2 -1)
)
I 000050 55 6663          1456791783371 structure
(_unit VHDL (mips 0 5(structure 0 12))
	(_version vc6)
	(_time 1456791783372 2016.02.29 19:23:03)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code 085c550e095e5c1f5a0c4c52500f080f0b0e5c0e01)
	(_ent
		(_time 1456781498739)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RegW -1 0 15(_ent (_in))))
				(_port (_int DR 2 0 16(_ent (_in))))
				(_port (_int SR1 2 0 16(_ent (_in))))
				(_port (_int SR2 2 0 16(_ent (_in))))
				(_port (_int Reg_In 3 0 17(_ent (_in))))
				(_port (_int ReadReg1 4 0 18(_ent (_out))))
				(_port (_int ReadReg2 4 0 18(_ent (_out))))
			)
		)
	)
	(_inst A1 0 53(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_Bus 1 0 9(_ent(_inout))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 20(_enum1 and1 or1 add sub slt shr shl jr div divu mul mulu (_to i 0 i 11))))
		(_sig (_int Op 5 0 21(_arch(_uni((i 0))))))
		(_sig (_int OpSave 5 0 21(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 22(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 6 0 23(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 24(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 7 0 24(_arch(_uni))))
		(_sig (_int Imm_Ext 7 0 24(_arch(_uni))))
		(_sig (_int PC 7 0 25(_arch(_uni))))
		(_sig (_int nPC 7 0 25(_arch(_uni))))
		(_sig (_int ReadReg1 7 0 25(_arch(_uni))))
		(_sig (_int ReadReg2 7 0 25(_arch(_uni))))
		(_sig (_int Reg_In 7 0 25(_arch(_uni))))
		(_sig (_int ALU_InA 7 0 26(_arch(_uni))))
		(_sig (_int ALU_InB 7 0 26(_arch(_uni))))
		(_sig (_int ALU_Result 7 0 26(_arch(_uni))))
		(_sig (_int ALU_Result_Save 7 0 27(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 29(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 29(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 30(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 8 0 30(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 31(_scalar (_to i 0 i 4))))
		(_sig (_int State 9 0 31(_arch(_uni((i 0))))))
		(_sig (_int nState 9 0 31(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 32(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 10 0 32(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 33(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 11 0 33(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 34(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 12 0 34(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 13 0 35(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 14 0 36(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 15 0 37(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 16 0 38(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 17 0 39(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 46(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 18 0 46(_arch(9(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 47(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 19 0 47(_arch(9(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 48(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 20 0 48(_arch(9(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 49(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 21 0 49(_arch(9(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 50(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 22 0 50(_arch(9(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 23 0 51(_arch(9(d_15_0)))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment (_trgt(10))(_sens(9(15))(9(d_15_0))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(27))(_sens(8)(9(d_20_16))(9(d_15_11))))))
			(line__58(_arch 2 0 58(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(16))(_sens(13)))))
			(line__59(_arch 3 0 59(_assignment (_trgt(17))(_sens(10)(14)(25)))))
			(line__60(_arch 4 0 60(_assignment (_trgt(15))(_sens(5)(19)(26)))))
			(line__61(_arch 5 0 61(_assignment (_trgt(8))(_sens(30))(_mon))))
			(line__62(_arch 6 0 62(_assignment (_trgt(5))(_sens(14)(23)))))
			(line__64(_arch 7 0 64(_assignment (_trgt(4))(_sens(11)(19)(22)))))
			(line__66(_arch 8 0 66(_prcs (_simple)(_trgt(2)(3)(6)(12)(18)(20)(21)(22)(23)(24)(29))(_sens(6)(8)(9)(10)(11)(16)(17)(28)(30)(33))(_mon)(_read(7)(34)))))
			(line__144(_arch 9 0 144(_prcs (_trgt(7)(9)(11)(19)(25)(26)(28))(_sens(0)(1)(5)(6)(12)(18)(20)(24)(28)(29))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000046 55 2350          1456791783402 model
(_unit VHDL (complete_mips 0 5(model 0 10))
	(_version vc6)
	(_time 1456791783403 2016.02.29 19:23:03)
	(_source (\./../src/9-9.vhd\))
	(_parameters tan)
	(_code 27732d23767027302672647d732023212222712173)
	(_ent
		(_time 1456781498770)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 12(_ent (_in))))
				(_port (_int RST -1 0 12(_ent (_in))))
				(_port (_int CS -1 0 13(_ent (_out))))
				(_port (_int WE -1 0 13(_ent (_out))))
				(_port (_int ADDR 1 0 14(_ent (_out))))
				(_port (_int Mem_Bus 2 0 15(_ent (_inout))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 18(_ent (_in))))
				(_port (_int WE -1 0 18(_ent (_in))))
				(_port (_int Clk -1 0 18(_ent (_in))))
				(_port (_int ADDR 3 0 19(_ent (_in))))
				(_port (_int Mem_Bus 4 0 20(_ent (_inout))))
			)
		)
	)
	(_inst CPU 0 25(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(ADDR))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 26(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLK))
			((ADDR)(ADDR))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A_Out 0 0 7(_ent(_out))))
		(_port (_int D_Out 0 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 15(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 20(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int CS -1 0 22(_arch(_uni))))
		(_sig (_int WE -1 0 22(_arch(_uni))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 23(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int ADDR 5 0 23(_arch(_uni))))
		(_sig (_int Mem_Bus 5 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_alias((A_Out)(Addr)))(_trgt(2))(_sens(6)))))
			(line__28(_arch 1 0 28(_assignment (_alias((D_Out)(Mem_Bus)))(_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 2 -1)
)
I 000045 55 4756          1456791783433 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1456791783434 2016.02.29 19:23:03)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code 46121b4449101251434b001d134043414541424044)
	(_ent
		(_time 1456781498817)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_Bus 1 0 13(_ent (_inout))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 16(_ent (_in))))
				(_port (_int WE -1 0 16(_ent (_in))))
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int ADDR 2 0 17(_ent (_in))))
				(_port (_int Mem_Bus 3 0 18(_ent (_inout))))
			)
		)
	)
	(_inst CPU 0 68(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 69(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((CLK)(CLK))
			((ADDR)(Address_Mux))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 21(_arch((i 8)))))
		(_cnst (_int W -2 0 22(_arch((i 25)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 23(_array 4 ((_to i 1 i 25)))))
		(_cnst (_int Instr_List 5 0 24(_arch(((_string \"10001100000000010000000100000000"\))((_string \"10001100000000100000000100000001"\))((_string \"10001100000000110000000100000010"\))((_string \"10001100000001000000000100000011"\))((_string \"10001100000001010000000100000100"\))((_string \"10001100000001100000001000000000"\))((_string \"10001100000001110000001000000001"\))((_string \"10001100000010000000001000000010"\))((_string \"10001100000010010000001000000011"\))((_string \"10001100000010100000001000000100"\))((_string \"00000000001001100000100000011000"\))((_string \"00000000010001110001000000011000"\))((_string \"00000000011010000001100000011000"\))((_string \"00000000100010010010000000011000"\))((_string \"00000000101010100010100000011000"\))((_string \"00000000001000100000100000100000"\))((_string \"00000000001000110000100000100000"\))((_string \"00000000001001000000100000100000"\))((_string \"00000000001001010000100000100000"\))((_string \"00000000110001110011000000100000"\))((_string \"00000000110010000011000000100000"\))((_string \"00000000110010010011000000100000"\))((_string \"00000000110010100011000000100000"\))((_string \"00000000001001100000000000011010"\))((_string \"10101100000000000000000011111111"\))))))
		(_type (_int output_arr 0 62(_array -2 ((_to i 1 i 8)))))
		(_cnst (_int expected 6 0 63(_arch(((i 24))((i 12))((i 2))((i 22))((i 1))((i 288))((i 3))((i 4268066))))))
		(_sig (_int CS -1 0 64(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 64(_arch(_uni((i 2)))(_event))))
		(_sig (_int CLK -1 0 64(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 65(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_Bus 7 0 65(_arch(_uni))))
		(_sig (_int Address 7 0 65(_arch(_uni))))
		(_sig (_int AddressTB 7 0 65(_arch(_uni))))
		(_sig (_int Address_Mux 7 0 65(_arch(_uni))))
		(_sig (_int RST -1 0 66(_arch(_uni))))
		(_sig (_int init -1 0 66(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 66(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 66(_arch(_uni))))
		(_sig (_int WE_TB -1 0 66(_arch(_uni))))
		(_sig (_int CS_TB -1 0 66(_arch(_uni))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment (_trgt(2))(_sens(2)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(6))(_sens(4)(5)(8)))))
			(line__73(_arch 2 0 73(_assignment (_trgt(9))(_sens(1)(8)(11)))))
			(line__74(_arch 3 0 74(_assignment (_trgt(10))(_sens(0)(8)(12)))))
			(line__76(_arch 4 0 76(_prcs (_trgt(3)(5)(7)(8)(11)(12))(_sens(2))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(1886680399 1830843509 1634562921 979919732)
		(1953719636 543649385 1768843590 1684367475 58)
	)
	(_model . test 5 -1)
)
I 000050 55 6780          1456792069853 structure
(_unit VHDL (mips 0 5(structure 0 12))
	(_version vc6)
	(_time 1456792069854 2016.02.29 19:27:49)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code 090e550f095f5d1e5b084d53510e090e0a0f5d0f00)
	(_ent
		(_time 1456781498739)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RegW -1 0 15(_ent (_in))))
				(_port (_int DR 2 0 16(_ent (_in))))
				(_port (_int SR1 2 0 16(_ent (_in))))
				(_port (_int SR2 2 0 16(_ent (_in))))
				(_port (_int Reg_In 3 0 17(_ent (_in))))
				(_port (_int ReadReg1 4 0 18(_ent (_out))))
				(_port (_int ReadReg2 4 0 18(_ent (_out))))
			)
		)
	)
	(_inst A1 0 53(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_Bus 1 0 9(_ent(_inout))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 20(_enum1 and1 or1 add sub slt shr shl jr div divu mul mulu (_to i 0 i 11))))
		(_sig (_int Op 5 0 21(_arch(_uni((i 0))))))
		(_sig (_int OpSave 5 0 21(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 22(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 6 0 23(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 24(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 7 0 24(_arch(_uni))))
		(_sig (_int Imm_Ext 7 0 24(_arch(_uni))))
		(_sig (_int PC 7 0 25(_arch(_uni))))
		(_sig (_int nPC 7 0 25(_arch(_uni))))
		(_sig (_int ReadReg1 7 0 25(_arch(_uni))))
		(_sig (_int ReadReg2 7 0 25(_arch(_uni))))
		(_sig (_int Reg_In 7 0 25(_arch(_uni))))
		(_sig (_int ALU_InA 7 0 26(_arch(_uni))))
		(_sig (_int ALU_InB 7 0 26(_arch(_uni))))
		(_sig (_int ALU_Result 7 0 26(_arch(_uni))))
		(_sig (_int ALU_Result_Save 7 0 27(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 29(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 29(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 30(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 8 0 30(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 31(_scalar (_to i 0 i 4))))
		(_sig (_int State 9 0 31(_arch(_uni((i 0))))))
		(_sig (_int nState 9 0 31(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 32(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 10 0 32(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 33(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 11 0 33(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 34(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 12 0 34(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 13 0 35(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 14 0 36(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 15 0 37(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 16 0 38(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 17 0 39(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 46(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 18 0 46(_arch(9(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 47(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 19 0 47(_arch(9(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 48(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 20 0 48(_arch(9(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 49(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 21 0 49(_arch(9(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 50(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 22 0 50(_arch(9(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 23 0 51(_arch(9(d_15_0)))))
		(_type (_int ~UNSIGNED{63~downto~0}~13 0 68(_array -1 ((_dto i 63 i 0)))))
		(_var (_int temp 24 0 68(_prcs 8)))
		(_prcs
			(line__54(_arch 0 0 54(_assignment (_trgt(10))(_sens(9(15))(9(d_15_0))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(27))(_sens(8)(9(d_20_16))(9(d_15_11))))))
			(line__58(_arch 2 0 58(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(16))(_sens(13)))))
			(line__59(_arch 3 0 59(_assignment (_trgt(17))(_sens(10)(14)(25)))))
			(line__60(_arch 4 0 60(_assignment (_trgt(15))(_sens(5)(19)(26)))))
			(line__61(_arch 5 0 61(_assignment (_trgt(8))(_sens(30))(_mon))))
			(line__62(_arch 6 0 62(_assignment (_trgt(5))(_sens(14)(23)))))
			(line__64(_arch 7 0 64(_assignment (_trgt(4))(_sens(11)(19)(22)))))
			(line__66(_arch 8 0 66(_prcs (_simple)(_trgt(2)(3)(6)(12)(18)(20)(21)(22)(23)(24)(29))(_sens(6)(8)(9)(10)(11)(16)(17)(28)(30)(33))(_mon)(_read(7)(34)))))
			(line__149(_arch 9 0 149(_prcs (_trgt(7)(9)(11)(19)(25)(26)(28))(_sens(0)(1)(5)(6)(12)(18)(20)(24)(28)(29))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000050 55 6780          1457800496194 structure
(_unit VHDL (mips 0 5(structure 0 12))
	(_version vc6)
	(_time 1457800496195 2016.03.12 11:34:56)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code 44404546491210531645001e1c434443474210424d)
	(_ent
		(_time 1456781498739)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RegW -1 0 15(_ent (_in))))
				(_port (_int DR 2 0 16(_ent (_in))))
				(_port (_int SR1 2 0 16(_ent (_in))))
				(_port (_int SR2 2 0 16(_ent (_in))))
				(_port (_int Reg_In 3 0 17(_ent (_in))))
				(_port (_int ReadReg1 4 0 18(_ent (_out))))
				(_port (_int ReadReg2 4 0 18(_ent (_out))))
			)
		)
	)
	(_inst A1 0 53(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_Bus 1 0 9(_ent(_inout))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 20(_enum1 and1 or1 add sub slt shr shl jr div divu mul mulu (_to i 0 i 11))))
		(_sig (_int Op 5 0 21(_arch(_uni((i 0))))))
		(_sig (_int OpSave 5 0 21(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 22(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 6 0 23(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 24(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 7 0 24(_arch(_uni))))
		(_sig (_int Imm_Ext 7 0 24(_arch(_uni))))
		(_sig (_int PC 7 0 25(_arch(_uni))))
		(_sig (_int nPC 7 0 25(_arch(_uni))))
		(_sig (_int ReadReg1 7 0 25(_arch(_uni))))
		(_sig (_int ReadReg2 7 0 25(_arch(_uni))))
		(_sig (_int Reg_In 7 0 25(_arch(_uni))))
		(_sig (_int ALU_InA 7 0 26(_arch(_uni))))
		(_sig (_int ALU_InB 7 0 26(_arch(_uni))))
		(_sig (_int ALU_Result 7 0 26(_arch(_uni))))
		(_sig (_int ALU_Result_Save 7 0 27(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 29(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 29(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 30(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 8 0 30(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 31(_scalar (_to i 0 i 4))))
		(_sig (_int State 9 0 31(_arch(_uni((i 0))))))
		(_sig (_int nState 9 0 31(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 32(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 10 0 32(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 33(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 11 0 33(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 34(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 12 0 34(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 13 0 35(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 14 0 36(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 15 0 37(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 16 0 38(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 17 0 39(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 46(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 18 0 46(_arch(9(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 47(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 19 0 47(_arch(9(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 48(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 20 0 48(_arch(9(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 49(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 21 0 49(_arch(9(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 50(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 22 0 50(_arch(9(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 23 0 51(_arch(9(d_15_0)))))
		(_type (_int ~UNSIGNED{63~downto~0}~13 0 68(_array -1 ((_dto i 63 i 0)))))
		(_var (_int temp 24 0 68(_prcs 8)))
		(_prcs
			(line__54(_arch 0 0 54(_assignment (_trgt(10))(_sens(9(15))(9(d_15_0))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(27))(_sens(8)(9(d_20_16))(9(d_15_11))))))
			(line__58(_arch 2 0 58(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(16))(_sens(13)))))
			(line__59(_arch 3 0 59(_assignment (_trgt(17))(_sens(10)(14)(25)))))
			(line__60(_arch 4 0 60(_assignment (_trgt(15))(_sens(19)(26)(5)))))
			(line__61(_arch 5 0 61(_assignment (_trgt(8))(_sens(30))(_mon))))
			(line__62(_arch 6 0 62(_assignment (_trgt(5))(_sens(14)(23)))))
			(line__64(_arch 7 0 64(_assignment (_trgt(4))(_sens(11)(19)(22)))))
			(line__66(_arch 8 0 66(_prcs (_simple)(_trgt(6)(12)(18)(20)(21)(22)(23)(24)(29)(2)(3))(_sens(6)(8)(9)(10)(11)(16)(17)(28)(30)(33))(_mon)(_read(7)(34)))))
			(line__149(_arch 9 0 149(_prcs (_trgt(7)(9)(11)(19)(25)(26)(28))(_sens(0)(6)(12)(18)(20)(24)(28)(29)(1)(5))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000045 55 4575          1457800714799 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1457800714800 2016.03.12 11:38:34)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code 353b6530396361223038736e603330323632313337)
	(_ent
		(_time 1456781498817)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_Bus 1 0 13(_ent (_inout))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 16(_ent (_in))))
				(_port (_int WE -1 0 16(_ent (_in))))
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int ADDR 2 0 17(_ent (_in))))
				(_port (_int Mem_Bus 3 0 18(_ent (_inout))))
			)
		)
	)
	(_inst CPU 0 68(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 69(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((CLK)(CLK))
			((ADDR)(Address_Mux))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 21(_arch((i 8)))))
		(_cnst (_int W -2 0 22(_arch((i 25)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 23(_array 4 ((_to i 1 i 25)))))
		(_cnst (_int Instr_List 5 0 24(_arch(((_string \"10001100000000010000000100000000"\))((_string \"10001100000000100000000100000001"\))((_string \"10001100000000110000000100000010"\))((_string \"10001100000001000000000100000011"\))((_string \"10001100000001010000000100000100"\))((_string \"10001100000001100000001000000000"\))((_string \"10001100000001110000001000000001"\))((_string \"10001100000010000000001000000010"\))((_string \"10001100000010010000001000000011"\))((_string \"10001100000010100000001000000100"\))((_string \"00000000001001100000100000011000"\))((_string \"00000000010001110001000000011000"\))((_string \"00000000011010000001100000011000"\))((_string \"00000000100010010010000000011000"\))((_string \"00000000101010100010100000011000"\))((_string \"00000000001000100000100000100000"\))((_string \"00000000001000110000100000100000"\))((_string \"00000000001001000000100000100000"\))((_string \"00000000001001010000100000100000"\))((_string \"00000000110001110011000000100000"\))((_string \"00000000110010000011000000100000"\))((_string \"00000000110010010011000000100000"\))((_string \"00000000110010100011000000100000"\))((_string \"00000000001001100000000000011010"\))((_string \"10101100000000000000000011111111"\))))))
		(_type (_int output_arr 0 62(_array -2 ((_to i 1 i 8)))))
		(_cnst (_int expected 6 0 63(_arch(((i 24))((i 12))((i 2))((i 22))((i 1))((i 288))((i 3))((i 4268066))))))
		(_sig (_int CS -1 0 64(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 64(_arch(_uni((i 2))))))
		(_sig (_int CLK -1 0 64(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 65(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_Bus 7 0 65(_arch(_uni))))
		(_sig (_int Address 7 0 65(_arch(_uni))))
		(_sig (_int AddressTB 7 0 65(_arch(_uni))))
		(_sig (_int Address_Mux 7 0 65(_arch(_uni))))
		(_sig (_int RST -1 0 66(_arch(_uni))))
		(_sig (_int init -1 0 66(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 66(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 66(_arch(_uni))))
		(_sig (_int WE_TB -1 0 66(_arch(_uni))))
		(_sig (_int CS_TB -1 0 66(_arch(_uni))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment (_trgt(2))(_sens(2)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(6))(_sens(4)(5)(8)))))
			(line__73(_arch 2 0 73(_assignment (_trgt(9))(_sens(1)(8)(11)))))
			(line__74(_arch 3 0 74(_assignment (_trgt(10))(_sens(0)(8)(12)))))
			(line__76(_arch 4 0 76(_prcs (_trgt(3)(5)(7)(8)(11)(12))(_sens(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . test 5 -1)
)
I 000045 55 4575          1457800964098 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1457800964099 2016.03.12 11:42:44)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code 06055000095052110300405d530003010501020004)
	(_ent
		(_time 1456781498817)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_Bus 1 0 13(_ent (_inout))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 16(_ent (_in))))
				(_port (_int WE -1 0 16(_ent (_in))))
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int ADDR 2 0 17(_ent (_in))))
				(_port (_int Mem_Bus 3 0 18(_ent (_inout))))
			)
		)
	)
	(_inst CPU 0 63(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 64(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((CLK)(CLK))
			((ADDR)(Address_Mux))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 21(_arch((i 8)))))
		(_cnst (_int W -2 0 22(_arch((i 25)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 23(_array 4 ((_to i 1 i 25)))))
		(_cnst (_int Instr_List 5 0 24(_arch(((_string \"10001100000000010000000100000000"\))((_string \"10001100000000100000000100000001"\))((_string \"10001100000000110000000100000010"\))((_string \"10001100000001000000000100000011"\))((_string \"10001100000001010000000100000100"\))((_string \"10001100000001100000001000000000"\))((_string \"10001100000001110000001000000001"\))((_string \"10001100000010000000001000000010"\))((_string \"10001100000010010000001000000011"\))((_string \"10001100000010100000001000000100"\))((_string \"00000000001001100000100000011000"\))((_string \"00000000010001110001000000011000"\))((_string \"00000000011010000001100000011000"\))((_string \"00000000100010010010000000011000"\))((_string \"00000000101010100010100000011000"\))((_string \"00000000001000100000100000100000"\))((_string \"00000000001000110000100000100000"\))((_string \"00000000001001000000100000100000"\))((_string \"00000000001001010000100000100000"\))((_string \"00000000110001110011000000100000"\))((_string \"00000000110010000011000000100000"\))((_string \"00000000110010010011000000100000"\))((_string \"00000000110010100011000000100000"\))((_string \"00000000001001100000000000011010"\))((_string \"10101100000000000000000011111111"\))))))
		(_type (_int output_arr 0 57(_array -2 ((_to i 1 i 8)))))
		(_cnst (_int expected 6 0 58(_arch(((i 24))((i 12))((i 2))((i 22))((i 1))((i 288))((i 3))((i 4268066))))))
		(_sig (_int CS -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int CLK -1 0 59(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 60(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_Bus 7 0 60(_arch(_uni))))
		(_sig (_int Address 7 0 60(_arch(_uni))))
		(_sig (_int AddressTB 7 0 60(_arch(_uni))))
		(_sig (_int Address_Mux 7 0 60(_arch(_uni))))
		(_sig (_int RST -1 0 61(_arch(_uni))))
		(_sig (_int init -1 0 61(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 61(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 61(_arch(_uni))))
		(_sig (_int WE_TB -1 0 61(_arch(_uni))))
		(_sig (_int CS_TB -1 0 61(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment (_trgt(2))(_sens(2)))))
			(line__67(_arch 1 0 67(_assignment (_trgt(6))(_sens(4)(5)(8)))))
			(line__68(_arch 2 0 68(_assignment (_trgt(9))(_sens(1)(8)(11)))))
			(line__69(_arch 3 0 69(_assignment (_trgt(10))(_sens(0)(8)(12)))))
			(line__71(_arch 4 0 71(_prcs (_trgt(3)(5)(7)(8)(11)(12))(_sens(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . test 5 -1)
)
I 000045 55 4575          1457800973586 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1457800973587 2016.03.12 11:42:53)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code 131240141945470416155548461516141014171511)
	(_ent
		(_time 1456781498817)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_Bus 1 0 13(_ent (_inout))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 16(_ent (_in))))
				(_port (_int WE -1 0 16(_ent (_in))))
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int ADDR 2 0 17(_ent (_in))))
				(_port (_int Mem_Bus 3 0 18(_ent (_inout))))
			)
		)
	)
	(_inst CPU 0 63(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 64(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((CLK)(CLK))
			((ADDR)(Address_Mux))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 21(_arch((i 8)))))
		(_cnst (_int W -2 0 22(_arch((i 25)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 23(_array 4 ((_to i 1 i 25)))))
		(_cnst (_int Instr_List 5 0 24(_arch(((_string \"10001100000000010000000100000000"\))((_string \"10001100000000100000000100000001"\))((_string \"10001100000000110000000100000010"\))((_string \"10001100000001000000000100000011"\))((_string \"10001100000001010000000100000100"\))((_string \"10001100000001100000001000000000"\))((_string \"10001100000001110000001000000001"\))((_string \"10001100000010000000001000000010"\))((_string \"10001100000010010000001000000011"\))((_string \"10001100000010100000001000000100"\))((_string \"00000000001001100000100000011000"\))((_string \"00000000010001110001000000011000"\))((_string \"00000000011010000001100000011000"\))((_string \"00000000100010010010000000011000"\))((_string \"00000000101010100010100000011000"\))((_string \"00000000001000100000100000100000"\))((_string \"00000000001000110000100000100000"\))((_string \"00000000001001000000100000100000"\))((_string \"00000000001001010000100000100000"\))((_string \"00000000110001110011000000100000"\))((_string \"00000000110010000011000000100000"\))((_string \"00000000110010010011000000100000"\))((_string \"00000000110010100011000000100000"\))((_string \"00000000001001100000000000011010"\))((_string \"10101100000000000000000011111111"\))))))
		(_type (_int output_arr 0 57(_array -2 ((_to i 1 i 8)))))
		(_cnst (_int expected 6 0 58(_arch(((i 24))((i 12))((i 2))((i 22))((i 1))((i 288))((i 3))((i 4268066))))))
		(_sig (_int CS -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int CLK -1 0 59(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 60(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_Bus 7 0 60(_arch(_uni))))
		(_sig (_int Address 7 0 60(_arch(_uni))))
		(_sig (_int AddressTB 7 0 60(_arch(_uni))))
		(_sig (_int Address_Mux 7 0 60(_arch(_uni))))
		(_sig (_int RST -1 0 61(_arch(_uni))))
		(_sig (_int init -1 0 61(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 61(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 61(_arch(_uni))))
		(_sig (_int WE_TB -1 0 61(_arch(_uni))))
		(_sig (_int CS_TB -1 0 61(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment (_trgt(2))(_sens(2)))))
			(line__67(_arch 1 0 67(_assignment (_trgt(6))(_sens(4)(5)(8)))))
			(line__68(_arch 2 0 68(_assignment (_trgt(9))(_sens(1)(8)(11)))))
			(line__69(_arch 3 0 69(_assignment (_trgt(10))(_sens(0)(8)(12)))))
			(line__71(_arch 4 0 71(_prcs (_trgt(3)(5)(7)(8)(11)(12))(_sens(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . test 5 -1)
)
I 000045 55 4705          1457801179584 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1457801179585 2016.03.12 11:46:19)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code c3ccc596c99597d4c6c5859896c5c6c4c0c4c7c5c1)
	(_ent
		(_time 1456781498817)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_Bus 1 0 13(_ent (_inout))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 16(_ent (_in))))
				(_port (_int WE -1 0 16(_ent (_in))))
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int ADDR 2 0 17(_ent (_in))))
				(_port (_int Mem_Bus 3 0 18(_ent (_inout))))
			)
		)
	)
	(_inst CPU 0 63(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 64(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((CLK)(CLK))
			((ADDR)(Address_Mux))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 21(_arch((i 2)))))
		(_cnst (_int W -2 0 22(_arch((i 25)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 23(_array 4 ((_to i 1 i 25)))))
		(_cnst (_int Instr_List 5 0 24(_arch(((_string \"10001100000000010000000100000000"\))((_string \"10001100000000100000000100000001"\))((_string \"10001100000000110000000100000010"\))((_string \"10001100000001000000000100000011"\))((_string \"10001100000001010000000100000100"\))((_string \"10001100000001100000001000000000"\))((_string \"10001100000001110000001000000001"\))((_string \"10001100000010000000001000000010"\))((_string \"10001100000010010000001000000011"\))((_string \"10001100000010100000001000000100"\))((_string \"00000000001001100000100000011000"\))((_string \"00000000010001110001000000011000"\))((_string \"00000000011010000001100000011000"\))((_string \"00000000100010010010000000011000"\))((_string \"00000000101010100010100000011000"\))((_string \"00000000001000100000100000100000"\))((_string \"00000000001000110000100000100000"\))((_string \"00000000001001000000100000100000"\))((_string \"00000000001001010000100000100000"\))((_string \"00000000110001110011000000100000"\))((_string \"00000000110010000011000000100000"\))((_string \"00000000110010010011000000100000"\))((_string \"00000000110010100011000000100000"\))((_string \"00000000001001100000000000011010"\))((_string \"10101100000000000000000011111111"\))))))
		(_type (_int output_arr 0 57(_array -2 ((_to i 1 i 2)))))
		(_cnst (_int expected 6 0 58(_arch(((i 24))((i 12))))))
		(_sig (_int CS -1 0 59(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 59(_arch(_uni((i 2)))(_event))))
		(_sig (_int CLK -1 0 59(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 60(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_Bus 7 0 60(_arch(_uni))))
		(_sig (_int Address 7 0 60(_arch(_uni))))
		(_sig (_int AddressTB 7 0 60(_arch(_uni))))
		(_sig (_int Address_Mux 7 0 60(_arch(_uni))))
		(_sig (_int RST -1 0 61(_arch(_uni))))
		(_sig (_int init -1 0 61(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 61(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 61(_arch(_uni))))
		(_sig (_int WE_TB -1 0 61(_arch(_uni))))
		(_sig (_int CS_TB -1 0 61(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment (_trgt(2))(_sens(2)))))
			(line__67(_arch 1 0 67(_assignment (_trgt(6))(_sens(4)(5)(8)))))
			(line__68(_arch 2 0 68(_assignment (_trgt(9))(_sens(1)(8)(11)))))
			(line__69(_arch 3 0 69(_assignment (_trgt(10))(_sens(0)(8)(12)))))
			(line__71(_arch 4 0 71(_prcs (_trgt(3)(5)(7)(8)(11)(12))(_sens(2))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(1886680399 1830843509 1634562921 979919732)
		(1953719636 543649385 1768843590 1684367475 58)
	)
	(_model . test 5 -1)
)
I 000049 55 1991          1458738103217 Internal
(_unit VHDL (memory 0 5(internal 0 11))
	(_version vc6)
	(_time 1458738103218 2016.03.23 09:01:43)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code dbdc8a898c8cdbcd8c89c98083dd8fdddedd8fdd8d)
	(_ent
		(_time 1456772593464)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_Bus 1 0 8(_ent(_inout))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 12(_array 2 ((_to i 0 i 1023)))))
		(_sig (_int RAM1 3 0 17(_arch(_uni((256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 18(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 4 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment (_trgt(4))(_sens(6)(0)(1)))))
			(line__22(_arch 1 0 22(_prcs (_trgt(5)(6))(_sens(2)(5)(0)(1)(3(d_9_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Internal 2 -1)
)
I 000045 55 5281          1458741753352 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1458741753353 2016.03.23 10:02:33)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code 287d742c297e7c3f2d7b6e737d2e2d2f2b2f2c2e2a)
	(_ent
		(_time 1456781498817)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_Bus 1 0 13(_ent (_inout))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 16(_ent (_in))))
				(_port (_int WE -1 0 16(_ent (_in))))
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int ADDR 2 0 17(_ent (_in))))
				(_port (_int Mem_Bus 3 0 18(_ent (_inout))))
			)
		)
	)
	(_inst CPU 0 75(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 76(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((CLK)(CLK))
			((ADDR)(Address_Mux))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 21(_arch((i 2)))))
		(_cnst (_int W -2 0 22(_arch((i 37)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 23(_array 4 ((_to i 1 i 37)))))
		(_cnst (_int Instr_List 5 0 24(_arch(((_string \"00100001000010000000000100000000"\))((_string \"00100001001010010000000100000001"\))((_string \"00100001010010100000000100000010"\))((_string \"00100001011010110000000100000011"\))((_string \"00100001100011000000000100000100"\))((_string \"00100001101011010000001000000000"\))((_string \"00100001110011100000001000000001"\))((_string \"00100001111011110000001000000010"\))((_string \"00100011000110000000001000000011"\))((_string \"00100011001110010000001000000100"\))((_string \"10001101000010000000000000000000"\))((_string \"10001101001010010000000000000000"\))((_string \"10001101010010100000000000000000"\))((_string \"10001101011010110000000000000000"\))((_string \"10001101100011000000000000000000"\))((_string \"10001101101011010000000000000000"\))((_string \"10001101110011100000000000000000"\))((_string \"10001101111011110000000000000000"\))((_string \"10001111000110000000000000000000"\))((_string \"10001111001110010000000000000000"\))((_string \"00000001000011010100000000011000"\))((_string \"00000001001011100100100000011000"\))((_string \"00000001010011110101000000011000"\))((_string \"00000001011110000101100000011000"\))((_string \"00000001100110010110000000011000"\))((_string \"00000001000010010100000000100000"\))((_string \"00000001000010100100000000100000"\))((_string \"00000001000010110100000000100000"\))((_string \"00000001000011000100000000100000"\))((_string \"00000001101011100110100000100000"\))((_string \"00000001101011110110100000100000"\))((_string \"00000001101110000110100000100000"\))((_string \"00000001101110010110100000100000"\))((_string \"00000001000011010100000000011010"\))((_string \"00110011001110010000000000000000"\))((_string \"00100011001110010000000011111111"\))((_string \"10101111001010000000000000000000"\))))))
		(_type (_int output_arr 0 69(_array -2 ((_to i 1 i 2)))))
		(_cnst (_int expected 6 0 70(_arch(((i 24))((i 12))))))
		(_sig (_int CS -1 0 71(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 71(_arch(_uni((i 2)))(_event))))
		(_sig (_int CLK -1 0 71(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 72(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_Bus 7 0 72(_arch(_uni))))
		(_sig (_int Address 7 0 72(_arch(_uni))))
		(_sig (_int AddressTB 7 0 72(_arch(_uni))))
		(_sig (_int Address_Mux 7 0 72(_arch(_uni))))
		(_sig (_int RST -1 0 73(_arch(_uni))))
		(_sig (_int init -1 0 73(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 73(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 73(_arch(_uni))))
		(_sig (_int WE_TB -1 0 73(_arch(_uni))))
		(_sig (_int CS_TB -1 0 73(_arch(_uni))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment (_trgt(2))(_sens(2)))))
			(line__79(_arch 1 0 79(_assignment (_trgt(6))(_sens(4)(5)(8)))))
			(line__80(_arch 2 0 80(_assignment (_trgt(9))(_sens(1)(8)(11)))))
			(line__81(_arch 3 0 81(_assignment (_trgt(10))(_sens(0)(8)(12)))))
			(line__83(_arch 4 0 83(_prcs (_trgt(3)(5)(7)(8)(11)(12))(_sens(2))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(1886680399 1830843509 1634562921 979919732)
		(1953719636 543649385 1768843590 1684367475 58)
	)
	(_model . test 5 -1)
)
I 000051 55 1523          1458742692998 Behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1458742692999 2016.03.23 10:18:12)
	(_source (\./../src/9-6.vhd\))
	(_parameters tan)
	(_code b1b7e6e5b5e6e2a6b2e6a4ebe7b6b3b7b4b7b6b6b3)
	(_ent
		(_time 1456781498645)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RegW -1 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int DR 0 0 8(_ent(_in))))
		(_port (_int SR1 0 0 8(_ent(_in))))
		(_port (_int SR2 0 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_In 1 0 9(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ReadReg1 2 0 10(_ent(_out))))
		(_port (_int ReadReg2 2 0 10(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAM 0 14(_array 3 ((_to i 0 i 31)))))
		(_sig (_int Regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(8))(_sens(0)(1)(2)(5))(_dssslsensitivity 1)(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(6))(_sens(8)(3))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(7))(_sens(8)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000045 55 5210          1458744006983 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1458744006984 2016.03.23 10:40:06)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code 71757770792725667422372a247774767276757773)
	(_ent
		(_time 1456781498817)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_Bus 1 0 13(_ent (_inout))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 16(_ent (_in))))
				(_port (_int WE -1 0 16(_ent (_in))))
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int ADDR 2 0 17(_ent (_in))))
				(_port (_int Mem_Bus 3 0 18(_ent (_inout))))
			)
		)
	)
	(_inst CPU 0 75(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 76(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((CLK)(CLK))
			((ADDR)(Address_Mux))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 21(_arch((i 1)))))
		(_cnst (_int W -2 0 22(_arch((i 37)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 23(_array 4 ((_to i 1 i 37)))))
		(_cnst (_int Instr_List 5 0 24(_arch(((_string \"00100001000010000000000100000000"\))((_string \"00100001001010010000000100000001"\))((_string \"00100001010010100000000100000010"\))((_string \"00100001011010110000000100000011"\))((_string \"00100001100011000000000100000100"\))((_string \"00100001101011010000001000000000"\))((_string \"00100001110011100000001000000001"\))((_string \"00100001111011110000001000000010"\))((_string \"00100011000110000000001000000011"\))((_string \"00100011001110010000001000000100"\))((_string \"10001101000010000000000000000000"\))((_string \"10001101001010010000000000000000"\))((_string \"10001101010010100000000000000000"\))((_string \"10001101011010110000000000000000"\))((_string \"10001101100011000000000000000000"\))((_string \"10001101101011010000000000000000"\))((_string \"10001101110011100000000000000000"\))((_string \"10001101111011110000000000000000"\))((_string \"10001111000110000000000000000000"\))((_string \"10001111001110010000000000000000"\))((_string \"00000001000011010100000000011000"\))((_string \"00000001001011100100100000011000"\))((_string \"00000001010011110101000000011000"\))((_string \"00000001011110000101100000011000"\))((_string \"00000001100110010110000000011000"\))((_string \"00000001000010010100000000100000"\))((_string \"00000001000010100100000000100000"\))((_string \"00000001000010110100000000100000"\))((_string \"00000001000011000100000000100000"\))((_string \"00000001101011100110100000100000"\))((_string \"00000001101011110110100000100000"\))((_string \"00000001101110000110100000100000"\))((_string \"00000001101110010110100000100000"\))((_string \"00000001000011010100000000011010"\))((_string \"00110011001110010000000000000000"\))((_string \"00100011001110010000000011111111"\))((_string \"10101111001010000000000000000000"\))))))
		(_cnst (_int expected -2 0 70(_arch((i 6)))))
		(_sig (_int CS -1 0 71(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 71(_arch(_uni((i 2)))(_event))))
		(_sig (_int CLK -1 0 71(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 72(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_Bus 6 0 72(_arch(_uni))))
		(_sig (_int Address 6 0 72(_arch(_uni))))
		(_sig (_int AddressTB 6 0 72(_arch(_uni))))
		(_sig (_int Address_Mux 6 0 72(_arch(_uni))))
		(_sig (_int RST -1 0 73(_arch(_uni))))
		(_sig (_int init -1 0 73(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 73(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 73(_arch(_uni))))
		(_sig (_int WE_TB -1 0 73(_arch(_uni))))
		(_sig (_int CS_TB -1 0 73(_arch(_uni))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment (_trgt(2))(_sens(2)))))
			(line__79(_arch 1 0 79(_assignment (_trgt(6))(_sens(4)(5)(8)))))
			(line__80(_arch 2 0 80(_assignment (_trgt(9))(_sens(1)(8)(11)))))
			(line__81(_arch 3 0 81(_assignment (_trgt(10))(_sens(0)(8)(12)))))
			(line__83(_arch 4 0 83(_prcs (_trgt(3)(5)(7)(8)(11)(12))(_sens(2))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(1886680399 1830843509 1634562921 979919732)
		(1953719636 543649385 1768843590 1684367475 58)
	)
	(_model . test 5 -1)
)
I 000051 55 1523          1458744488956 Behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1458744488957 2016.03.23 10:48:08)
	(_source (\./../src/9-6.vhd\))
	(_parameters tan)
	(_code 222d26262575713521753778742520242724252520)
	(_ent
		(_time 1456781498645)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RegW -1 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int DR 0 0 8(_ent(_in))))
		(_port (_int SR1 0 0 8(_ent(_in))))
		(_port (_int SR2 0 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_In 1 0 9(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ReadReg1 2 0 10(_ent(_out))))
		(_port (_int ReadReg2 2 0 10(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAM 0 14(_array 3 ((_to i 0 i 31)))))
		(_sig (_int Regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(8))(_sens(0)(1)(2)(5))(_dssslsensitivity 1)(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(6))(_sens(8)(3))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(7))(_sens(8)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000049 55 1991          1458744488974 Internal
(_unit VHDL (memory 0 5(internal 0 11))
	(_version vc6)
	(_time 1458744488975 2016.03.23 10:48:08)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code 313f6334356631276663236a693765373437653767)
	(_ent
		(_time 1456772593464)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_Bus 1 0 8(_ent(_inout))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 12(_array 2 ((_to i 0 i 1023)))))
		(_sig (_int RAM1 3 0 17(_arch(_uni((256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 18(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 4 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment (_trgt(4))(_sens(0)(1)(6)))))
			(line__22(_arch 1 0 22(_prcs (_trgt(5)(6))(_sens(2)(0)(1)(3(d_9_0))(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Internal 2 -1)
)
I 000050 55 6780          1458744488996 structure
(_unit VHDL (mips 0 5(structure 0 12))
	(_version vc6)
	(_time 1458744488997 2016.03.23 10:48:08)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code 515f0352590705460350150b095651565257055758)
	(_ent
		(_time 1456781498739)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RegW -1 0 15(_ent (_in))))
				(_port (_int DR 2 0 16(_ent (_in))))
				(_port (_int SR1 2 0 16(_ent (_in))))
				(_port (_int SR2 2 0 16(_ent (_in))))
				(_port (_int Reg_In 3 0 17(_ent (_in))))
				(_port (_int ReadReg1 4 0 18(_ent (_out))))
				(_port (_int ReadReg2 4 0 18(_ent (_out))))
			)
		)
	)
	(_inst A1 0 53(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_Bus 1 0 9(_ent(_inout))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 20(_enum1 and1 or1 add sub slt shr shl jr div divu mul mulu (_to i 0 i 11))))
		(_sig (_int Op 5 0 21(_arch(_uni((i 0))))))
		(_sig (_int OpSave 5 0 21(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 22(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 6 0 23(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 24(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 7 0 24(_arch(_uni))))
		(_sig (_int Imm_Ext 7 0 24(_arch(_uni))))
		(_sig (_int PC 7 0 25(_arch(_uni))))
		(_sig (_int nPC 7 0 25(_arch(_uni))))
		(_sig (_int ReadReg1 7 0 25(_arch(_uni))))
		(_sig (_int ReadReg2 7 0 25(_arch(_uni))))
		(_sig (_int Reg_In 7 0 25(_arch(_uni))))
		(_sig (_int ALU_InA 7 0 26(_arch(_uni))))
		(_sig (_int ALU_InB 7 0 26(_arch(_uni))))
		(_sig (_int ALU_Result 7 0 26(_arch(_uni))))
		(_sig (_int ALU_Result_Save 7 0 27(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 29(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 29(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 30(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 8 0 30(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 31(_scalar (_to i 0 i 4))))
		(_sig (_int State 9 0 31(_arch(_uni((i 0))))))
		(_sig (_int nState 9 0 31(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 32(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 10 0 32(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 33(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 11 0 33(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 34(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 12 0 34(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 13 0 35(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 14 0 36(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 15 0 37(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 16 0 38(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 17 0 39(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 46(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 18 0 46(_arch(9(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 47(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 19 0 47(_arch(9(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 48(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 20 0 48(_arch(9(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 49(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 21 0 49(_arch(9(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 50(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 22 0 50(_arch(9(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 23 0 51(_arch(9(d_15_0)))))
		(_type (_int ~UNSIGNED{63~downto~0}~13 0 68(_array -1 ((_dto i 63 i 0)))))
		(_var (_int temp 24 0 68(_prcs 8)))
		(_prcs
			(line__54(_arch 0 0 54(_assignment (_trgt(10))(_sens(9(15))(9(d_15_0))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(27))(_sens(8)(9(d_20_16))(9(d_15_11))))))
			(line__58(_arch 2 0 58(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(16))(_sens(13)))))
			(line__59(_arch 3 0 59(_assignment (_trgt(17))(_sens(10)(14)(25)))))
			(line__60(_arch 4 0 60(_assignment (_trgt(15))(_sens(5)(19)(26)))))
			(line__61(_arch 5 0 61(_assignment (_trgt(8))(_sens(30))(_mon))))
			(line__62(_arch 6 0 62(_assignment (_trgt(5))(_sens(14)(23)))))
			(line__64(_arch 7 0 64(_assignment (_trgt(4))(_sens(11)(19)(22)))))
			(line__66(_arch 8 0 66(_prcs (_simple)(_trgt(2)(3)(6)(12)(18)(20)(21)(22)(23)(24)(29))(_sens(6)(8)(9)(10)(11)(16)(17)(28)(30)(33))(_mon)(_read(7)(34)))))
			(line__149(_arch 9 0 149(_prcs (_trgt(7)(9)(11)(19)(25)(26)(28))(_sens(0)(1)(5)(6)(12)(18)(20)(24)(28)(29))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000046 55 2350          1458744489022 model
(_unit VHDL (complete_mips 0 5(model 0 10))
	(_version vc6)
	(_time 1458744489023 2016.03.23 10:48:09)
	(_source (\./../src/9-9.vhd\))
	(_parameters tan)
	(_code 606e6560363760776135233a346764666565366634)
	(_ent
		(_time 1456781498770)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 12(_ent (_in))))
				(_port (_int RST -1 0 12(_ent (_in))))
				(_port (_int CS -1 0 13(_ent (_out))))
				(_port (_int WE -1 0 13(_ent (_out))))
				(_port (_int ADDR 1 0 14(_ent (_out))))
				(_port (_int Mem_Bus 2 0 15(_ent (_inout))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 18(_ent (_in))))
				(_port (_int WE -1 0 18(_ent (_in))))
				(_port (_int Clk -1 0 18(_ent (_in))))
				(_port (_int ADDR 3 0 19(_ent (_in))))
				(_port (_int Mem_Bus 4 0 20(_ent (_inout))))
			)
		)
	)
	(_inst CPU 0 25(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(ADDR))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 26(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLK))
			((ADDR)(ADDR))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A_Out 0 0 7(_ent(_out))))
		(_port (_int D_Out 0 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 15(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 20(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int CS -1 0 22(_arch(_uni))))
		(_sig (_int WE -1 0 22(_arch(_uni))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 23(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int ADDR 5 0 23(_arch(_uni))))
		(_sig (_int Mem_Bus 5 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_alias((A_Out)(Addr)))(_trgt(2))(_sens(6)))))
			(line__28(_arch 1 0 28(_assignment (_alias((D_Out)(Mem_Bus)))(_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 2 -1)
)
I 000045 55 5210          1458744489042 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1458744489043 2016.03.23 10:48:09)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code 7f712d7e20292b687a2c39242a797a787c787b797d)
	(_ent
		(_time 1456781498817)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_Bus 1 0 13(_ent (_inout))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 16(_ent (_in))))
				(_port (_int WE -1 0 16(_ent (_in))))
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int ADDR 2 0 17(_ent (_in))))
				(_port (_int Mem_Bus 3 0 18(_ent (_inout))))
			)
		)
	)
	(_inst CPU 0 75(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 76(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((CLK)(CLK))
			((ADDR)(Address_Mux))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 21(_arch((i 1)))))
		(_cnst (_int W -2 0 22(_arch((i 37)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 23(_array 4 ((_to i 1 i 37)))))
		(_cnst (_int Instr_List 5 0 24(_arch(((_string \"00100001000010000000000100000000"\))((_string \"00100001001010010000000100000001"\))((_string \"00100001010010100000000100000010"\))((_string \"00100001011010110000000100000011"\))((_string \"00100001100011000000000100000100"\))((_string \"00100001101011010000001000000000"\))((_string \"00100001110011100000001000000001"\))((_string \"00100001111011110000001000000010"\))((_string \"00100011000110000000001000000011"\))((_string \"00100011001110010000001000000100"\))((_string \"10001101000010000000000000000000"\))((_string \"10001101001010010000000000000000"\))((_string \"10001101010010100000000000000000"\))((_string \"10001101011010110000000000000000"\))((_string \"10001101100011000000000000000000"\))((_string \"10001101101011010000000000000000"\))((_string \"10001101110011100000000000000000"\))((_string \"10001101111011110000000000000000"\))((_string \"10001111000110000000000000000000"\))((_string \"10001111001110010000000000000000"\))((_string \"00000001000011010100000000011000"\))((_string \"00000001001011100100100000011000"\))((_string \"00000001010011110101000000011000"\))((_string \"00000001011110000101100000011000"\))((_string \"00000001100110010110000000011000"\))((_string \"00000001000010010100000000100000"\))((_string \"00000001000010100100000000100000"\))((_string \"00000001000010110100000000100000"\))((_string \"00000001000011000100000000100000"\))((_string \"00000001101011100110100000100000"\))((_string \"00000001101011110110100000100000"\))((_string \"00000001101110000110100000100000"\))((_string \"00000001101110010110100000100000"\))((_string \"00000001000011010100000000011010"\))((_string \"00110011001110010000000000000000"\))((_string \"00100011001110010000000011111111"\))((_string \"10101111001010000000000000000000"\))))))
		(_cnst (_int expected -2 0 70(_arch((i 6)))))
		(_sig (_int CS -1 0 71(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 71(_arch(_uni((i 2)))(_event))))
		(_sig (_int CLK -1 0 71(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 72(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_Bus 6 0 72(_arch(_uni))))
		(_sig (_int Address 6 0 72(_arch(_uni))))
		(_sig (_int AddressTB 6 0 72(_arch(_uni))))
		(_sig (_int Address_Mux 6 0 72(_arch(_uni))))
		(_sig (_int RST -1 0 73(_arch(_uni))))
		(_sig (_int init -1 0 73(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 73(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 73(_arch(_uni))))
		(_sig (_int WE_TB -1 0 73(_arch(_uni))))
		(_sig (_int CS_TB -1 0 73(_arch(_uni))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment (_trgt(2))(_sens(2)))))
			(line__79(_arch 1 0 79(_assignment (_trgt(6))(_sens(4)(5)(8)))))
			(line__80(_arch 2 0 80(_assignment (_trgt(9))(_sens(1)(8)(11)))))
			(line__81(_arch 3 0 81(_assignment (_trgt(10))(_sens(0)(8)(12)))))
			(line__83(_arch 4 0 83(_prcs (_trgt(3)(5)(7)(8)(11)(12))(_sens(2))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(1886680399 1830843509 1634562921 979919732)
		(1953719636 543649385 1768843590 1684367475 58)
	)
	(_model . test 5 -1)
)
I 000050 55 6958          1459110931751 structure
(_unit VHDL (mips 0 5(structure 0 12))
	(_version vc6)
	(_time 1459110931752 2016.03.27 16:35:31)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code cfc8c99a90999bd89ec98b9597c8cfc8ccc99bc9c6)
	(_ent
		(_time 1456781498739)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RegW -1 0 15(_ent (_in))))
				(_port (_int DR 2 0 16(_ent (_in))))
				(_port (_int SR1 2 0 16(_ent (_in))))
				(_port (_int SR2 2 0 16(_ent (_in))))
				(_port (_int Reg_In 3 0 17(_ent (_in))))
				(_port (_int ReadReg1 4 0 18(_ent (_out))))
				(_port (_int ReadReg2 4 0 18(_ent (_out))))
			)
		)
	)
	(_inst A1 0 50(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_Bus 1 0 9(_ent(_inout))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 20(_enum1 and1 or1 add sub slt shr shl jr div divu mult multu mfhi mflo (_to i 0 i 13))))
		(_sig (_int Op 5 0 21(_arch(_uni((i 0))))))
		(_sig (_int OpSave 5 0 21(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 22(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 6 0 23(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 24(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 7 0 24(_arch(_uni))))
		(_sig (_int Imm_Ext 7 0 24(_arch(_uni))))
		(_sig (_int PC 7 0 25(_arch(_uni))))
		(_sig (_int nPC 7 0 25(_arch(_uni))))
		(_sig (_int ReadReg1 7 0 25(_arch(_uni))))
		(_sig (_int ReadReg2 7 0 25(_arch(_uni))))
		(_sig (_int Reg_In 7 0 25(_arch(_uni))))
		(_sig (_int ALU_InA 7 0 26(_arch(_uni))))
		(_sig (_int ALU_InB 7 0 26(_arch(_uni))))
		(_sig (_int ALU_Result 7 0 26(_arch(_uni))))
		(_sig (_int ALU_Result_Save 7 0 27(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 29(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 29(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 30(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 8 0 30(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 31(_scalar (_to i 0 i 4))))
		(_sig (_int State 9 0 31(_arch(_uni((i 0))))))
		(_sig (_int nState 9 0 31(_arch(_uni((i 0))))))
		(_sig (_int Rhi 7 0 32(_arch(_uni((_others(i 2)))))))
		(_sig (_int Rlo 7 0 32(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 33(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 10 0 33(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 34(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 11 0 34(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 12 0 35(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 13 0 36(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 14 0 37(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 15 0 38(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 16 0 39(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 40(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 17 0 40(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 43(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 18 0 43(_arch(9(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 44(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 19 0 44(_arch(9(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 45(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 20 0 45(_arch(9(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 46(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 21 0 46(_arch(9(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 47(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 22 0 47(_arch(9(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 48(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 23 0 48(_arch(9(d_15_0)))))
		(_type (_int ~UNSIGNED{63~downto~0}~13 0 65(_array -1 ((_dto i 63 i 0)))))
		(_var (_int temp 24 0 65(_prcs 8)))
		(_prcs
			(line__51(_arch 0 0 51(_assignment (_trgt(10))(_sens(9(15))(9(d_15_0))))))
			(line__53(_arch 1 0 53(_assignment (_trgt(27))(_sens(8)(9(d_20_16))(9(d_15_11))))))
			(line__55(_arch 2 0 55(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(16))(_sens(13)))))
			(line__56(_arch 3 0 56(_assignment (_trgt(17))(_sens(10)(14)(25)))))
			(line__57(_arch 4 0 57(_assignment (_trgt(15))(_sens(19)(26)(5)))))
			(line__58(_arch 5 0 58(_assignment (_trgt(8))(_sens(32))(_mon))))
			(line__59(_arch 6 0 59(_assignment (_trgt(5))(_sens(14)(23)))))
			(line__61(_arch 7 0 61(_assignment (_trgt(4))(_sens(11)(19)(22)))))
			(line__63(_arch 8 0 63(_prcs (_simple)(_trgt(6)(12)(18)(20)(21)(22)(23)(24)(29)(30)(31)(2)(3))(_sens(6)(8)(9)(10)(11)(16)(17)(28)(32)(35))(_mon)(_read(7)(30)(31)(36)))))
			(line__158(_arch 9 0 158(_prcs (_trgt(7)(9)(11)(19)(25)(26)(28))(_sens(0)(6)(12)(18)(20)(24)(28)(29)(1)(5))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686274 514)
		(33686274 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000050 55 6958          1459111205482 structure
(_unit VHDL (mips 0 5(structure 0 12))
	(_version vc6)
	(_time 1459111205483 2016.03.27 16:40:05)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code 16144b11194042014710524c4e111611151042101f)
	(_ent
		(_time 1456781498739)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RegW -1 0 15(_ent (_in))))
				(_port (_int DR 2 0 16(_ent (_in))))
				(_port (_int SR1 2 0 16(_ent (_in))))
				(_port (_int SR2 2 0 16(_ent (_in))))
				(_port (_int Reg_In 3 0 17(_ent (_in))))
				(_port (_int ReadReg1 4 0 18(_ent (_out))))
				(_port (_int ReadReg2 4 0 18(_ent (_out))))
			)
		)
	)
	(_inst A1 0 50(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_Bus 1 0 9(_ent(_inout))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 20(_enum1 and1 or1 add sub slt shr shl jr div divu mult multu mfhi mflo (_to i 0 i 13))))
		(_sig (_int Op 5 0 21(_arch(_uni((i 0))))))
		(_sig (_int OpSave 5 0 21(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 22(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 6 0 23(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 24(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 7 0 24(_arch(_uni))))
		(_sig (_int Imm_Ext 7 0 24(_arch(_uni))))
		(_sig (_int PC 7 0 25(_arch(_uni))))
		(_sig (_int nPC 7 0 25(_arch(_uni))))
		(_sig (_int ReadReg1 7 0 25(_arch(_uni))))
		(_sig (_int ReadReg2 7 0 25(_arch(_uni))))
		(_sig (_int Reg_In 7 0 25(_arch(_uni))))
		(_sig (_int ALU_InA 7 0 26(_arch(_uni))))
		(_sig (_int ALU_InB 7 0 26(_arch(_uni))))
		(_sig (_int ALU_Result 7 0 26(_arch(_uni))))
		(_sig (_int ALU_Result_Save 7 0 27(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 29(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 29(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 30(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 8 0 30(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 31(_scalar (_to i 0 i 4))))
		(_sig (_int State 9 0 31(_arch(_uni((i 0))))))
		(_sig (_int nState 9 0 31(_arch(_uni((i 0))))))
		(_sig (_int Rhi 7 0 32(_arch(_uni((_others(i 2)))))))
		(_sig (_int Rlo 7 0 32(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 33(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 10 0 33(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 34(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 11 0 34(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 12 0 35(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 13 0 36(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 14 0 37(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 15 0 38(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 16 0 39(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 40(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 17 0 40(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 43(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 18 0 43(_arch(9(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 44(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 19 0 44(_arch(9(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 45(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 20 0 45(_arch(9(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 46(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 21 0 46(_arch(9(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 47(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 22 0 47(_arch(9(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 48(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 23 0 48(_arch(9(d_15_0)))))
		(_type (_int ~UNSIGNED{63~downto~0}~13 0 65(_array -1 ((_dto i 63 i 0)))))
		(_var (_int temp 24 0 65(_prcs 8)))
		(_prcs
			(line__51(_arch 0 0 51(_assignment (_trgt(10))(_sens(9(15))(9(d_15_0))))))
			(line__53(_arch 1 0 53(_assignment (_trgt(27))(_sens(8)(9(d_20_16))(9(d_15_11))))))
			(line__55(_arch 2 0 55(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(16))(_sens(13)))))
			(line__56(_arch 3 0 56(_assignment (_trgt(17))(_sens(10)(14)(25)))))
			(line__57(_arch 4 0 57(_assignment (_trgt(15))(_sens(19)(26)(5)))))
			(line__58(_arch 5 0 58(_assignment (_trgt(8))(_sens(32))(_mon))))
			(line__59(_arch 6 0 59(_assignment (_trgt(5))(_sens(14)(23)))))
			(line__61(_arch 7 0 61(_assignment (_trgt(4))(_sens(11)(19)(22)))))
			(line__63(_arch 8 0 63(_prcs (_simple)(_trgt(6)(12)(18)(20)(21)(22)(23)(24)(29)(30)(31)(2)(3))(_sens(6)(8)(9)(10)(11)(16)(17)(28)(32)(35))(_mon)(_read(7)(30)(31)(36)))))
			(line__158(_arch 9 0 158(_prcs (_trgt(7)(9)(11)(19)(25)(26)(28))(_sens(0)(6)(12)(18)(20)(24)(28)(29)(1)(5))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686274 514)
		(33686274 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000051 55 1523          1459111230342 Behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1459111230343 2016.03.27 16:40:30)
	(_source (\./../src/9-6.vhd\))
	(_parameters tan)
	(_code 31676234356662263266246b673633373437363633)
	(_ent
		(_time 1456781498645)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RegW -1 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int DR 0 0 8(_ent(_in))))
		(_port (_int SR1 0 0 8(_ent(_in))))
		(_port (_int SR2 0 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_In 1 0 9(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ReadReg1 2 0 10(_ent(_out))))
		(_port (_int ReadReg2 2 0 10(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAM 0 14(_array 3 ((_to i 0 i 31)))))
		(_sig (_int Regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(8))(_sens(0)(1)(2)(5))(_dssslsensitivity 1)(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(6))(_sens(8)(3))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(7))(_sens(8)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
I 000049 55 1991          1459111230363 Internal
(_unit VHDL (memory 0 5(internal 0 11))
	(_version vc6)
	(_time 1459111230364 2016.03.27 16:40:30)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code 50075553550750460702420b085604565556045606)
	(_ent
		(_time 1456772593464)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_Bus 1 0 8(_ent(_inout))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 12(_array 2 ((_to i 0 i 1023)))))
		(_sig (_int RAM1 3 0 17(_arch(_uni((256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 18(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 4 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment (_trgt(4))(_sens(0)(1)(6)))))
			(line__22(_arch 1 0 22(_prcs (_trgt(5)(6))(_sens(2)(0)(1)(3(d_9_0))(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Internal 2 -1)
)
I 000050 55 6958          1459111230383 structure
(_unit VHDL (mips 0 5(structure 0 12))
	(_version vc6)
	(_time 1459111230384 2016.03.27 16:40:30)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code 60376560693634773166243a386760676366346669)
	(_ent
		(_time 1456781498739)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RegW -1 0 15(_ent (_in))))
				(_port (_int DR 2 0 16(_ent (_in))))
				(_port (_int SR1 2 0 16(_ent (_in))))
				(_port (_int SR2 2 0 16(_ent (_in))))
				(_port (_int Reg_In 3 0 17(_ent (_in))))
				(_port (_int ReadReg1 4 0 18(_ent (_out))))
				(_port (_int ReadReg2 4 0 18(_ent (_out))))
			)
		)
	)
	(_inst A1 0 50(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_Bus 1 0 9(_ent(_inout))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 20(_enum1 and1 or1 add sub slt shr shl jr div divu mult multu mfhi mflo (_to i 0 i 13))))
		(_sig (_int Op 5 0 21(_arch(_uni((i 0))))))
		(_sig (_int OpSave 5 0 21(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 22(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 6 0 23(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 24(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 7 0 24(_arch(_uni))))
		(_sig (_int Imm_Ext 7 0 24(_arch(_uni))))
		(_sig (_int PC 7 0 25(_arch(_uni))))
		(_sig (_int nPC 7 0 25(_arch(_uni))))
		(_sig (_int ReadReg1 7 0 25(_arch(_uni))))
		(_sig (_int ReadReg2 7 0 25(_arch(_uni))))
		(_sig (_int Reg_In 7 0 25(_arch(_uni))))
		(_sig (_int ALU_InA 7 0 26(_arch(_uni))))
		(_sig (_int ALU_InB 7 0 26(_arch(_uni))))
		(_sig (_int ALU_Result 7 0 26(_arch(_uni))))
		(_sig (_int ALU_Result_Save 7 0 27(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 29(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 29(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 30(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 8 0 30(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 31(_scalar (_to i 0 i 4))))
		(_sig (_int State 9 0 31(_arch(_uni((i 0))))))
		(_sig (_int nState 9 0 31(_arch(_uni((i 0))))))
		(_sig (_int Rhi 7 0 32(_arch(_uni((_others(i 2)))))))
		(_sig (_int Rlo 7 0 32(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 33(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 10 0 33(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 34(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 11 0 34(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 12 0 35(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 13 0 36(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 14 0 37(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 15 0 38(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 16 0 39(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 40(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 17 0 40(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 43(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 18 0 43(_arch(9(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 44(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 19 0 44(_arch(9(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 45(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 20 0 45(_arch(9(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 46(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 21 0 46(_arch(9(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 47(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 22 0 47(_arch(9(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 48(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 23 0 48(_arch(9(d_15_0)))))
		(_type (_int ~UNSIGNED{63~downto~0}~13 0 65(_array -1 ((_dto i 63 i 0)))))
		(_var (_int temp 24 0 65(_prcs 8)))
		(_prcs
			(line__51(_arch 0 0 51(_assignment (_trgt(10))(_sens(9(15))(9(d_15_0))))))
			(line__53(_arch 1 0 53(_assignment (_trgt(27))(_sens(8)(9(d_20_16))(9(d_15_11))))))
			(line__55(_arch 2 0 55(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(16))(_sens(13)))))
			(line__56(_arch 3 0 56(_assignment (_trgt(17))(_sens(10)(14)(25)))))
			(line__57(_arch 4 0 57(_assignment (_trgt(15))(_sens(5)(19)(26)))))
			(line__58(_arch 5 0 58(_assignment (_trgt(8))(_sens(32))(_mon))))
			(line__59(_arch 6 0 59(_assignment (_trgt(5))(_sens(14)(23)))))
			(line__61(_arch 7 0 61(_assignment (_trgt(4))(_sens(11)(19)(22)))))
			(line__63(_arch 8 0 63(_prcs (_simple)(_trgt(2)(3)(6)(12)(18)(20)(21)(22)(23)(24)(29)(30)(31))(_sens(6)(8)(9)(10)(11)(16)(17)(28)(32)(35))(_mon)(_read(7)(30)(31)(36)))))
			(line__158(_arch 9 0 158(_prcs (_trgt(7)(9)(11)(19)(25)(26)(28))(_sens(0)(1)(5)(6)(12)(18)(20)(24)(28)(29))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686274 514)
		(33686274 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000046 55 2350          1459111230408 model
(_unit VHDL (complete_mips 0 5(model 0 10))
	(_version vc6)
	(_time 1459111230409 2016.03.27 16:40:30)
	(_source (\./../src/9-9.vhd\))
	(_parameters tan)
	(_code 7f282d7e7f287f687e2a3c252b787b797a7a29792b)
	(_ent
		(_time 1456781498770)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 12(_ent (_in))))
				(_port (_int RST -1 0 12(_ent (_in))))
				(_port (_int CS -1 0 13(_ent (_out))))
				(_port (_int WE -1 0 13(_ent (_out))))
				(_port (_int ADDR 1 0 14(_ent (_out))))
				(_port (_int Mem_Bus 2 0 15(_ent (_inout))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 18(_ent (_in))))
				(_port (_int WE -1 0 18(_ent (_in))))
				(_port (_int Clk -1 0 18(_ent (_in))))
				(_port (_int ADDR 3 0 19(_ent (_in))))
				(_port (_int Mem_Bus 4 0 20(_ent (_inout))))
			)
		)
	)
	(_inst CPU 0 25(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(ADDR))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 26(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLK))
			((ADDR)(ADDR))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A_Out 0 0 7(_ent(_out))))
		(_port (_int D_Out 0 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 15(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 20(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int CS -1 0 22(_arch(_uni))))
		(_sig (_int WE -1 0 22(_arch(_uni))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 23(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int ADDR 5 0 23(_arch(_uni))))
		(_sig (_int Mem_Bus 5 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_alias((A_Out)(Addr)))(_trgt(2))(_sens(6)))))
			(line__28(_arch 1 0 28(_assignment (_alias((D_Out)(Mem_Bus)))(_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 2 -1)
)
I 000045 55 5210          1459111230426 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1459111230427 2016.03.27 16:40:30)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code 8fd88a81d0d9db988adcc9d4da898a888c888b898d)
	(_ent
		(_time 1456781498817)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_Bus 1 0 13(_ent (_inout))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 16(_ent (_in))))
				(_port (_int WE -1 0 16(_ent (_in))))
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int ADDR 2 0 17(_ent (_in))))
				(_port (_int Mem_Bus 3 0 18(_ent (_inout))))
			)
		)
	)
	(_inst CPU 0 75(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 76(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((CLK)(CLK))
			((ADDR)(Address_Mux))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 21(_arch((i 1)))))
		(_cnst (_int W -2 0 22(_arch((i 37)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 23(_array 4 ((_to i 1 i 37)))))
		(_cnst (_int Instr_List 5 0 24(_arch(((_string \"00100001000010000000000100000000"\))((_string \"00100001001010010000000100000001"\))((_string \"00100001010010100000000100000010"\))((_string \"00100001011010110000000100000011"\))((_string \"00100001100011000000000100000100"\))((_string \"00100001101011010000001000000000"\))((_string \"00100001110011100000001000000001"\))((_string \"00100001111011110000001000000010"\))((_string \"00100011000110000000001000000011"\))((_string \"00100011001110010000001000000100"\))((_string \"10001101000010000000000000000000"\))((_string \"10001101001010010000000000000000"\))((_string \"10001101010010100000000000000000"\))((_string \"10001101011010110000000000000000"\))((_string \"10001101100011000000000000000000"\))((_string \"10001101101011010000000000000000"\))((_string \"10001101110011100000000000000000"\))((_string \"10001101111011110000000000000000"\))((_string \"10001111000110000000000000000000"\))((_string \"10001111001110010000000000000000"\))((_string \"00000001000011010100000000011000"\))((_string \"00000001001011100100100000011000"\))((_string \"00000001010011110101000000011000"\))((_string \"00000001011110000101100000011000"\))((_string \"00000001100110010110000000011000"\))((_string \"00000001000010010100000000100000"\))((_string \"00000001000010100100000000100000"\))((_string \"00000001000010110100000000100000"\))((_string \"00000001000011000100000000100000"\))((_string \"00000001101011100110100000100000"\))((_string \"00000001101011110110100000100000"\))((_string \"00000001101110000110100000100000"\))((_string \"00000001101110010110100000100000"\))((_string \"00000001000011010100000000011010"\))((_string \"00110011001110010000000000000000"\))((_string \"00100011001110010000000011111111"\))((_string \"10101111001010000000000000000000"\))))))
		(_cnst (_int expected -2 0 70(_arch((i 6)))))
		(_sig (_int CS -1 0 71(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 71(_arch(_uni((i 2)))(_event))))
		(_sig (_int CLK -1 0 71(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 72(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_Bus 6 0 72(_arch(_uni))))
		(_sig (_int Address 6 0 72(_arch(_uni))))
		(_sig (_int AddressTB 6 0 72(_arch(_uni))))
		(_sig (_int Address_Mux 6 0 72(_arch(_uni))))
		(_sig (_int RST -1 0 73(_arch(_uni))))
		(_sig (_int init -1 0 73(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 73(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 73(_arch(_uni))))
		(_sig (_int WE_TB -1 0 73(_arch(_uni))))
		(_sig (_int CS_TB -1 0 73(_arch(_uni))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment (_trgt(2))(_sens(2)))))
			(line__79(_arch 1 0 79(_assignment (_trgt(6))(_sens(4)(5)(8)))))
			(line__80(_arch 2 0 80(_assignment (_trgt(9))(_sens(1)(8)(11)))))
			(line__81(_arch 3 0 81(_assignment (_trgt(10))(_sens(0)(8)(12)))))
			(line__83(_arch 4 0 83(_prcs (_trgt(3)(5)(7)(8)(11)(12))(_sens(2))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(1886680399 1830843509 1634562921 979919732)
		(1953719636 543649385 1768843590 1684367475 58)
	)
	(_model . test 5 -1)
)
I 000050 55 6958          1459111526921 structure
(_unit VHDL (mips 0 5(structure 0 12))
	(_version vc6)
	(_time 1459111526922 2016.03.27 16:45:26)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code b3b6e7e7b9e5e7a4e2b5f7e9ebb4b3b4b0b5e7b5ba)
	(_ent
		(_time 1456781498739)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RegW -1 0 15(_ent (_in))))
				(_port (_int DR 2 0 16(_ent (_in))))
				(_port (_int SR1 2 0 16(_ent (_in))))
				(_port (_int SR2 2 0 16(_ent (_in))))
				(_port (_int Reg_In 3 0 17(_ent (_in))))
				(_port (_int ReadReg1 4 0 18(_ent (_out))))
				(_port (_int ReadReg2 4 0 18(_ent (_out))))
			)
		)
	)
	(_inst A1 0 50(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_Bus 1 0 9(_ent(_inout))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 20(_enum1 and1 or1 add sub slt shr shl jr div divu mult multu mfhi mflo (_to i 0 i 13))))
		(_sig (_int Op 5 0 21(_arch(_uni((i 0))))))
		(_sig (_int OpSave 5 0 21(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 22(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 6 0 23(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 24(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 7 0 24(_arch(_uni))))
		(_sig (_int Imm_Ext 7 0 24(_arch(_uni))))
		(_sig (_int PC 7 0 25(_arch(_uni))))
		(_sig (_int nPC 7 0 25(_arch(_uni))))
		(_sig (_int ReadReg1 7 0 25(_arch(_uni))))
		(_sig (_int ReadReg2 7 0 25(_arch(_uni))))
		(_sig (_int Reg_In 7 0 25(_arch(_uni))))
		(_sig (_int ALU_InA 7 0 26(_arch(_uni))))
		(_sig (_int ALU_InB 7 0 26(_arch(_uni))))
		(_sig (_int ALU_Result 7 0 26(_arch(_uni))))
		(_sig (_int ALU_Result_Save 7 0 27(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 29(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 29(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 30(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 8 0 30(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 31(_scalar (_to i 0 i 4))))
		(_sig (_int State 9 0 31(_arch(_uni((i 0))))))
		(_sig (_int nState 9 0 31(_arch(_uni((i 0))))))
		(_sig (_int Rhi 7 0 32(_arch(_uni((_others(i 2)))))))
		(_sig (_int Rlo 7 0 32(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 33(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 10 0 33(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 34(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 11 0 34(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 12 0 35(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 13 0 36(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 14 0 37(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 15 0 38(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 16 0 39(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 40(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 17 0 40(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 43(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 18 0 43(_arch(9(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 44(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 19 0 44(_arch(9(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 45(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 20 0 45(_arch(9(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 46(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 21 0 46(_arch(9(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 47(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 22 0 47(_arch(9(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 48(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 23 0 48(_arch(9(d_15_0)))))
		(_type (_int ~UNSIGNED{63~downto~0}~13 0 65(_array -1 ((_dto i 63 i 0)))))
		(_var (_int temp 24 0 65(_prcs 8)))
		(_prcs
			(line__51(_arch 0 0 51(_assignment (_trgt(10))(_sens(9(15))(9(d_15_0))))))
			(line__53(_arch 1 0 53(_assignment (_trgt(27))(_sens(8)(9(d_20_16))(9(d_15_11))))))
			(line__55(_arch 2 0 55(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(16))(_sens(13)))))
			(line__56(_arch 3 0 56(_assignment (_trgt(17))(_sens(10)(14)(25)))))
			(line__57(_arch 4 0 57(_assignment (_trgt(15))(_sens(19)(26)(5)))))
			(line__58(_arch 5 0 58(_assignment (_trgt(8))(_sens(32))(_mon))))
			(line__59(_arch 6 0 59(_assignment (_trgt(5))(_sens(14)(23)))))
			(line__61(_arch 7 0 61(_assignment (_trgt(4))(_sens(11)(19)(22)))))
			(line__63(_arch 8 0 63(_prcs (_simple)(_trgt(6)(12)(18)(20)(21)(22)(23)(24)(29)(30)(31)(2)(3))(_sens(6)(8)(9)(10)(11)(16)(17)(28)(32)(35))(_mon)(_read(7)(30)(31)(36)))))
			(line__158(_arch 9 0 158(_prcs (_trgt(7)(9)(11)(19)(25)(26)(28))(_sens(0)(6)(12)(18)(20)(24)(28)(29)(1)(5))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686274 514)
		(33686274 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
I 000045 55 5498          1459113959477 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1459113959478 2016.03.27 17:25:59)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code e6e4e7b5e9b0b2f1e2e5a0bdb3e0e3e1e5e1e2e0e4)
	(_ent
		(_time 1456781498817)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_Bus 1 0 13(_ent (_inout))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 16(_ent (_in))))
				(_port (_int WE -1 0 16(_ent (_in))))
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int ADDR 2 0 17(_ent (_in))))
				(_port (_int Mem_Bus 3 0 18(_ent (_inout))))
			)
		)
	)
	(_inst CPU 0 82(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 83(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((CLK)(CLK))
			((ADDR)(Address_Mux))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 21(_arch((i 1)))))
		(_cnst (_int W -2 0 22(_arch((i 43)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 23(_array 4 ((_to i 1 i 43)))))
		(_cnst (_int Instr_List 5 0 24(_arch(((_string \"00100001000010000000000100000000"\))((_string \"00100001001010010000000100000001"\))((_string \"00100001010010100000000100000010"\))((_string \"00100001011010110000000100000011"\))((_string \"00100001100011000000000100000100"\))((_string \"00100001101011010000001000000000"\))((_string \"00100001110011100000001000000001"\))((_string \"00100001111011110000001000000010"\))((_string \"00100011000110000000001000000011"\))((_string \"00100011001110010000001000000100"\))((_string \"10001101000010000000000000000000"\))((_string \"10001101001010010000000000000000"\))((_string \"10001101010010100000000000000000"\))((_string \"10001101011010110000000000000000"\))((_string \"10001101100011000000000000000000"\))((_string \"10001101101011010000000000000000"\))((_string \"10001101110011100000000000000000"\))((_string \"10001101111011110000000000000000"\))((_string \"10001111000110000000000000000000"\))((_string \"10001111001110010000000000000000"\))((_string \"00000001000011010000000000011000"\))((_string \"00000000000000000100000000010010"\))((_string \"00000001001011100000000000011000"\))((_string \"00000000000000000100100000010010"\))((_string \"00000001010011110000000000011000"\))((_string \"00000000000000000101000000010010"\))((_string \"00000001011110000000000000011000"\))((_string \"00000000000000000101100000010010"\))((_string \"00000001100110010000000000011000"\))((_string \"00000000000000000110000000010010"\))((_string \"00000001000010010100000000100000"\))((_string \"00000001000010100100000000100000"\))((_string \"00000001000010110100000000100000"\))((_string \"00000001000011000100000000100000"\))((_string \"00000001101011100110100000100000"\))((_string \"00000001101011110110100000100000"\))((_string \"00000001101110000110100000100000"\))((_string \"00000001101110010110100000100000"\))((_string \"00000001000011010000000000011010"\))((_string \"00000000000000000100000000010010"\))((_string \"00110011001110010000000000000000"\))((_string \"00100011001110010000000011111111"\))((_string \"10101111001010000000000000000000"\))))))
		(_cnst (_int expected -2 0 77(_arch((i 6)))))
		(_sig (_int CS -1 0 78(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 78(_arch(_uni((i 2)))(_event))))
		(_sig (_int CLK -1 0 78(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 79(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_Bus 6 0 79(_arch(_uni))))
		(_sig (_int Address 6 0 79(_arch(_uni))))
		(_sig (_int AddressTB 6 0 79(_arch(_uni))))
		(_sig (_int Address_Mux 6 0 79(_arch(_uni))))
		(_sig (_int RST -1 0 80(_arch(_uni))))
		(_sig (_int init -1 0 80(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 80(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 80(_arch(_uni))))
		(_sig (_int WE_TB -1 0 80(_arch(_uni))))
		(_sig (_int CS_TB -1 0 80(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment (_trgt(2))(_sens(2)))))
			(line__86(_arch 1 0 86(_assignment (_trgt(6))(_sens(4)(5)(8)))))
			(line__87(_arch 2 0 87(_assignment (_trgt(9))(_sens(1)(8)(11)))))
			(line__88(_arch 3 0 88(_assignment (_trgt(10))(_sens(0)(8)(12)))))
			(line__90(_arch 4 0 90(_prcs (_trgt(3)(5)(7)(8)(11)(12))(_sens(2))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(1886680399 1830843509 1634562921 979919732)
		(1953719636 543649385 1768843590 1684367475 58)
	)
	(_model . test 5 -1)
)
V 000051 55 1523          1459113992937 Behavioral
(_unit VHDL (reg 0 5(behavioral 0 13))
	(_version vc6)
	(_time 1459113992938 2016.03.27 17:26:32)
	(_source (\./../src/9-6.vhd\))
	(_parameters tan)
	(_code 93c0909c95c4c08490c486c9c59491959695949491)
	(_ent
		(_time 1456781498645)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RegW -1 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int DR 0 0 8(_ent(_in))))
		(_port (_int SR1 0 0 8(_ent(_in))))
		(_port (_int SR2 0 0 8(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_In 1 0 9(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ReadReg1 2 0 10(_ent(_out))))
		(_port (_int ReadReg2 2 0 10(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAM 0 14(_array 3 ((_to i 0 i 31)))))
		(_sig (_int Regs 4 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_trgt(8))(_sens(0)(1)(2)(5))(_dssslsensitivity 1)(_mon))))
			(line__25(_arch 1 0 25(_assignment (_trgt(6))(_sens(8)(3))(_mon))))
			(line__26(_arch 2 0 26(_assignment (_trgt(7))(_sens(8)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 3 -1)
)
V 000049 55 1991          1459113992953 Internal
(_unit VHDL (memory 0 5(internal 0 11))
	(_version vc6)
	(_time 1459113992954 2016.03.27 17:26:32)
	(_source (\./../src/9-7.vhd\))
	(_parameters tan)
	(_code a3f1f6f4a5f4a3b5f4f1b1f8fba5f7a5a6a5f7a5f5)
	(_ent
		(_time 1456772593464)
	)
	(_object
		(_port (_int CS -1 0 6(_ent(_in))))
		(_port (_int WE -1 0 6(_ent(_in))))
		(_port (_int Clk -1 0 6(_ent(_in)(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 7(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_Bus 1 0 8(_ent(_inout))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int RAMtype 0 12(_array 2 ((_to i 0 i 1023)))))
		(_sig (_int RAM1 3 0 17(_arch(_uni((256(_string \"00000000000000000000000000000010"\))(257(_string \"00000000000000000000000000000011"\))(258(_string \"00000000000000000000000000000101"\))(259(_string \"00000000000000000000000000000111"\))(260(_string \"00000000000000000000000000001011"\))(512(_string \"00000000000000000000000000010001"\))(513(_string \"00000000000000000000000000010011"\))(514(_string \"00000000000000000000000000010111"\))(515(_string \"00000000000000000000000000011101"\))(516(_string \"00000000000000000000000000011111"\))(_others(_others(i 2))))))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 18(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output 4 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment (_trgt(4))(_sens(0)(1)(6)))))
			(line__22(_arch 1 0 22(_prcs (_trgt(5)(6))(_sens(2)(0)(1)(3(d_9_0))(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Internal 2 -1)
)
V 000050 55 6958          1459113992968 structure
(_unit VHDL (mips 0 5(structure 0 12))
	(_version vc6)
	(_time 1459113992969 2016.03.27 17:26:32)
	(_source (\./../src/9-8.vhd\))
	(_parameters tan)
	(_code b2e0e7e6b9e4e6a5e3b4f6e8eab5b2b5b1b4e6b4bb)
	(_ent
		(_time 1456781498739)
	)
	(_comp
		(REG
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RegW -1 0 15(_ent (_in))))
				(_port (_int DR 2 0 16(_ent (_in))))
				(_port (_int SR1 2 0 16(_ent (_in))))
				(_port (_int SR2 2 0 16(_ent (_in))))
				(_port (_int Reg_In 3 0 17(_ent (_in))))
				(_port (_int ReadReg1 4 0 18(_ent (_out))))
				(_port (_int ReadReg2 4 0 18(_ent (_out))))
			)
		)
	)
	(_inst A1 0 50(_comp REG)
		(_port
			((CLK)(CLK))
			((RegW)(RegW))
			((DR)(DR))
			((SR1)(SR1))
			((SR2)(SR2))
			((Reg_In)(Reg_In))
			((ReadReg1)(ReadReg1))
			((ReadReg2)(ReadReg2))
		)
		(_use (_ent . REG)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_port (_int CS -1 0 7(_ent(_out))))
		(_port (_int WE -1 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~122 0 9(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Mem_Bus 1 0 9(_ent(_inout))))
		(_type (_int ~UNSIGNED{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 18(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Operation 0 20(_enum1 and1 or1 add sub slt shr shl jr div divu mult multu mfhi mflo (_to i 0 i 13))))
		(_sig (_int Op 5 0 21(_arch(_uni((i 0))))))
		(_sig (_int OpSave 5 0 21(_arch(_uni((i 0))))))
		(_type (_int Instr_Format 0 22(_enum1 r i j (_to i 0 i 2))))
		(_sig (_int Format 6 0 23(_arch(_uni((i 0))))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 24(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Instr 7 0 24(_arch(_uni))))
		(_sig (_int Imm_Ext 7 0 24(_arch(_uni))))
		(_sig (_int PC 7 0 25(_arch(_uni))))
		(_sig (_int nPC 7 0 25(_arch(_uni))))
		(_sig (_int ReadReg1 7 0 25(_arch(_uni))))
		(_sig (_int ReadReg2 7 0 25(_arch(_uni))))
		(_sig (_int Reg_In 7 0 25(_arch(_uni))))
		(_sig (_int ALU_InA 7 0 26(_arch(_uni))))
		(_sig (_int ALU_InB 7 0 26(_arch(_uni))))
		(_sig (_int ALU_Result 7 0 26(_arch(_uni))))
		(_sig (_int ALU_Result_Save 7 0 27(_arch(_uni))))
		(_sig (_int ALUorMEM -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int RegW -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int FetchDorI -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int Writing -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int REGorIMM_Save -1 0 29(_arch(_uni((i 2))))))
		(_sig (_int ALUorMEM_Save -1 0 29(_arch(_uni((i 2))))))
		(_type (_int ~UNSIGNED{4~downto~0}~136 0 30(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int DR 8 0 30(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 31(_scalar (_to i 0 i 4))))
		(_sig (_int State 9 0 31(_arch(_uni((i 0))))))
		(_sig (_int nState 9 0 31(_arch(_uni((i 0))))))
		(_sig (_int Rhi 7 0 32(_arch(_uni((_others(i 2)))))))
		(_sig (_int Rlo 7 0 32(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{5~downto~0}~13 0 33(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int addi 10 0 33(_arch(_string \"001000"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~138 0 34(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int andi 11 0 34(_arch(_string \"001100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1310 0 35(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ori 12 0 35(_arch(_string \"001101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1312 0 36(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int lw 13 0 36(_arch(_string \"100011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1314 0 37(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int sw 14 0 37(_arch(_string \"101011"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1316 0 38(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int beq 15 0 38(_arch(_string \"000100"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1318 0 39(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int bne 16 0 39(_arch(_string \"000101"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1320 0 40(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int jump 17 0 40(_arch(_string \"000010"\))))
		(_type (_int ~UNSIGNED{5~downto~0}~1322 0 43(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias opcode 18 0 43(_arch(9(d_31_26)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1324 0 44(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR1 19 0 44(_arch(9(d_25_21)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1326 0 45(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias SR2 20 0 45(_arch(9(d_20_16)))))
		(_type (_int ~UNSIGNED{5~downto~0}~1328 0 46(_array -1 ((_dto i 5 i 0)))))
		(_sig (_alias F_Code 21 0 46(_arch(9(d_5_0)))))
		(_type (_int ~UNSIGNED{4~downto~0}~1331 0 47(_array -1 ((_dto i 4 i 0)))))
		(_sig (_alias NumShift 22 0 47(_arch(9(d_10_6)))))
		(_type (_int ~UNSIGNED{15~downto~0}~13 0 48(_array -1 ((_dto i 15 i 0)))))
		(_sig (_alias ImmField 23 0 48(_arch(9(d_15_0)))))
		(_type (_int ~UNSIGNED{63~downto~0}~13 0 65(_array -1 ((_dto i 63 i 0)))))
		(_var (_int temp 24 0 65(_prcs 8)))
		(_prcs
			(line__51(_arch 0 0 51(_assignment (_trgt(10))(_sens(9(15))(9(d_15_0))))))
			(line__53(_arch 1 0 53(_assignment (_trgt(27))(_sens(8)(9(d_20_16))(9(d_15_11))))))
			(line__55(_arch 2 0 55(_assignment (_alias((ALU_InA)(ReadReg1)))(_trgt(16))(_sens(13)))))
			(line__56(_arch 3 0 56(_assignment (_trgt(17))(_sens(10)(14)(25)))))
			(line__57(_arch 4 0 57(_assignment (_trgt(15))(_sens(5)(19)(26)))))
			(line__58(_arch 5 0 58(_assignment (_trgt(8))(_sens(32))(_mon))))
			(line__59(_arch 6 0 59(_assignment (_trgt(5))(_sens(14)(23)))))
			(line__61(_arch 7 0 61(_assignment (_trgt(4))(_sens(11)(19)(22)))))
			(line__63(_arch 8 0 63(_prcs (_simple)(_trgt(2)(3)(6)(12)(18)(20)(21)(22)(23)(24)(29)(30)(31))(_sens(6)(8)(9)(10)(11)(16)(17)(28)(32)(35))(_mon)(_read(7)(30)(31)(36)))))
			(line__158(_arch 9 0 158(_prcs (_trgt(7)(9)(11)(19)(25)(26)(28))(_sens(0)(1)(5)(6)(12)(18)(20)(24)(28)(29))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33751554 514)
		(33751810 515)
		(33751810 771)
		(33751810 514)
		(33751810 770)
		(33686274 514)
		(33686274 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . structure 10 -1)
)
V 000046 55 2350          1459113992984 model
(_unit VHDL (complete_mips 0 5(model 0 10))
	(_version vc6)
	(_time 1459113992985 2016.03.27 17:26:32)
	(_source (\./../src/9-9.vhd\))
	(_parameters tan)
	(_code c290c0979695c2d5c397819896c5c6c4c7c794c496)
	(_ent
		(_time 1456781498770)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 12(_ent (_in))))
				(_port (_int RST -1 0 12(_ent (_in))))
				(_port (_int CS -1 0 13(_ent (_out))))
				(_port (_int WE -1 0 13(_ent (_out))))
				(_port (_int ADDR 1 0 14(_ent (_out))))
				(_port (_int Mem_Bus 2 0 15(_ent (_inout))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 18(_ent (_in))))
				(_port (_int WE -1 0 18(_ent (_in))))
				(_port (_int Clk -1 0 18(_ent (_in))))
				(_port (_int ADDR 3 0 19(_ent (_in))))
				(_port (_int Mem_Bus 4 0 20(_ent (_inout))))
			)
		)
	)
	(_inst CPU 0 25(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(ADDR))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 26(_comp Memory)
		(_port
			((CS)(CS))
			((WE)(WE))
			((Clk)(CLK))
			((ADDR)(ADDR))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RST -1 0 6(_ent(_in))))
		(_type (_int ~UNSIGNED{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int A_Out 0 0 7(_ent(_out))))
		(_port (_int D_Out 0 0 7(_ent(_out))))
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 15(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 19(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 20(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int CS -1 0 22(_arch(_uni))))
		(_sig (_int WE -1 0 22(_arch(_uni))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 23(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int ADDR 5 0 23(_arch(_uni))))
		(_sig (_int Mem_Bus 5 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_alias((A_Out)(Addr)))(_trgt(2))(_sens(6)))))
			(line__28(_arch 1 0 28(_assignment (_alias((D_Out)(Mem_Bus)))(_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . model 2 -1)
)
V 000045 55 5498          1459113992999 test
(_unit VHDL (mips_testbench 0 5(test 0 8))
	(_version vc6)
	(_time 1459113993000 2016.03.27 17:26:32)
	(_source (\./../src/9-10.vhd\))
	(_parameters tan)
	(_code d1838483d98785c6d5d2978a84d7d4d6d2d6d5d7d3)
	(_ent
		(_time 1456781498817)
	)
	(_comp
		(MIPS
			(_object
				(_port (_int CLK -1 0 10(_ent (_in))))
				(_port (_int RST -1 0 10(_ent (_in))))
				(_port (_int CS -1 0 11(_ent (_out))))
				(_port (_int WE -1 0 11(_ent (_out))))
				(_port (_int ADDR 0 0 12(_ent (_out))))
				(_port (_int Mem_Bus 1 0 13(_ent (_inout))))
			)
		)
		(Memory
			(_object
				(_port (_int CS -1 0 16(_ent (_in))))
				(_port (_int WE -1 0 16(_ent (_in))))
				(_port (_int CLK -1 0 16(_ent (_in))))
				(_port (_int ADDR 2 0 17(_ent (_in))))
				(_port (_int Mem_Bus 3 0 18(_ent (_inout))))
			)
		)
	)
	(_inst CPU 0 82(_comp MIPS)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CS)(CS))
			((WE)(WE))
			((ADDR)(Address))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . MIPS)
		)
	)
	(_inst MEM 0 83(_comp Memory)
		(_port
			((CS)(CS_Mux))
			((WE)(WE_Mux))
			((CLK)(CLK))
			((ADDR)(Address_Mux))
			((Mem_Bus)(Mem_Bus))
		)
		(_use (_ent . Memory)
		)
	)
	(_object
		(_type (_int ~UNSIGNED{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~132 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~134 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~UNSIGNED{31~downto~0}~136 0 18(_array -1 ((_dto i 31 i 0)))))
		(_cnst (_int N -2 0 21(_arch((i 1)))))
		(_cnst (_int W -2 0 22(_arch((i 43)))))
		(_type (_int ~UNSIGNED{31~downto~0}~138 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int Iarr 0 23(_array 4 ((_to i 1 i 43)))))
		(_cnst (_int Instr_List 5 0 24(_arch(((_string \"00100001000010000000000100000000"\))((_string \"00100001001010010000000100000001"\))((_string \"00100001010010100000000100000010"\))((_string \"00100001011010110000000100000011"\))((_string \"00100001100011000000000100000100"\))((_string \"00100001101011010000001000000000"\))((_string \"00100001110011100000001000000001"\))((_string \"00100001111011110000001000000010"\))((_string \"00100011000110000000001000000011"\))((_string \"00100011001110010000001000000100"\))((_string \"10001101000010000000000000000000"\))((_string \"10001101001010010000000000000000"\))((_string \"10001101010010100000000000000000"\))((_string \"10001101011010110000000000000000"\))((_string \"10001101100011000000000000000000"\))((_string \"10001101101011010000000000000000"\))((_string \"10001101110011100000000000000000"\))((_string \"10001101111011110000000000000000"\))((_string \"10001111000110000000000000000000"\))((_string \"10001111001110010000000000000000"\))((_string \"00000001000011010000000000011000"\))((_string \"00000000000000000100000000010010"\))((_string \"00000001001011100000000000011000"\))((_string \"00000000000000000100100000010010"\))((_string \"00000001010011110000000000011000"\))((_string \"00000000000000000101000000010010"\))((_string \"00000001011110000000000000011000"\))((_string \"00000000000000000101100000010010"\))((_string \"00000001100110010000000000011000"\))((_string \"00000000000000000110000000010010"\))((_string \"00000001000010010100000000100000"\))((_string \"00000001000010100100000000100000"\))((_string \"00000001000010110100000000100000"\))((_string \"00000001000011000100000000100000"\))((_string \"00000001101011100110100000100000"\))((_string \"00000001101011110110100000100000"\))((_string \"00000001101110000110100000100000"\))((_string \"00000001101110010110100000100000"\))((_string \"00000001000011010000000000011010"\))((_string \"00000000000000000100000000010010"\))((_string \"00110011001110010000000000000000"\))((_string \"00100011001110010000000011111111"\))((_string \"10101111001010000000000000000000"\))))))
		(_cnst (_int expected -2 0 77(_arch((i 6)))))
		(_sig (_int CS -1 0 78(_arch(_uni((i 2))))))
		(_sig (_int WE -1 0 78(_arch(_uni((i 2)))(_event))))
		(_sig (_int CLK -1 0 78(_arch(_uni((i 2)))(_event))))
		(_type (_int ~UNSIGNED{31~downto~0}~1310 0 79(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Mem_Bus 6 0 79(_arch(_uni))))
		(_sig (_int Address 6 0 79(_arch(_uni))))
		(_sig (_int AddressTB 6 0 79(_arch(_uni))))
		(_sig (_int Address_Mux 6 0 79(_arch(_uni))))
		(_sig (_int RST -1 0 80(_arch(_uni))))
		(_sig (_int init -1 0 80(_arch(_uni))))
		(_sig (_int WE_Mux -1 0 80(_arch(_uni))))
		(_sig (_int CS_Mux -1 0 80(_arch(_uni))))
		(_sig (_int WE_TB -1 0 80(_arch(_uni))))
		(_sig (_int CS_TB -1 0 80(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment (_trgt(2))(_sens(2)))))
			(line__86(_arch 1 0 86(_assignment (_trgt(6))(_sens(4)(5)(8)))))
			(line__87(_arch 2 0 87(_assignment (_trgt(9))(_sens(1)(8)(11)))))
			(line__88(_arch 3 0 88(_assignment (_trgt(10))(_sens(0)(8)(12)))))
			(line__90(_arch 4 0 90(_prcs (_trgt(3)(5)(7)(8)(11)(12))(_sens(2))(_mon)(_read(1)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
		(1886680399 1830843509 1634562921 979919732)
		(1953719636 543649385 1768843590 1684367475 58)
	)
	(_model . test 5 -1)
)
