INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uzivatel/Documents/github/DE1_project/DE1_project/DE1_project.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uzivatel/Documents/github/DE1_project/DE1_project/DE1_project.srcs/sources_1/new/keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'keyboard'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uzivatel/Documents/github/DE1_project/DE1_project/DE1_project.srcs/sim_1/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_keyboard'
