<dec f='llvm/llvm/include/llvm/CodeGen/MachineOperand.h' l='64' type='13'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineOperand.h' l='336' u='r' c='_ZNK4llvm14MachineOperand12isRegLiveOutEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineOperand.h' l='862' u='r' c='_ZN4llvm14MachineOperand16CreateRegLiveOutEPKj'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineOperand.h' l='64'>///&lt; Mask of live-out registers.</doc>
<use f='llvm/llvm/lib/CodeGen/MIRPrinter.cpp' l='801' c='_ZN4llvm9MIPrinter5printERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoEbNS_3LLTEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='307' c='_ZNK4llvm14MachineOperand13isIdenticalToERKS0_'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='372' c='_ZN4llvm10hash_valueERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='891' c='_ZNK4llvm14MachineOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerENS_3LLTEbbbjPKNS_18TargetRegisterInfoEPKNS_19TargetIntrinsicInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='806' c='_ZL18IsAnAddressOperandRKN4llvm14MachineOperandE'/>
