strict digraph "" {
	node [label="\N"];
	"2593:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f44f6bb5750>",
		def_var="['go_rx_idle']",
		fillcolor=deepskyblue,
		label="2593:AS
go_rx_idle = sample_point & sampled_bit & last_bit_of_inter | bus_free & ~node_bus_off;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['sample_point', 'sampled_bit', 'last_bit_of_inter', 'bus_free', 'node_bus_off']"];
}
