============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 05 2025  10:25:03 am
  Module:                 square_root
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin DATA_PATH_1_ROOT_REG_reg[3].dffn_sig_q_reg/CK->D
          Group: clk
     Startpoint: (R) CONTROL_PATH_CurrentState_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_1_ROOT_REG_reg[3].dffn_sig_q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     560            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     660          100     
                                              
             Setup:-      17                  
       Uncertainty:-      50                  
     Required Time:=     593                  
      Launch Clock:-     100                  
         Data Path:-     492                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  CONTROL_PATH_CurrentState_reg[1]/CK          -       -     R     (arrival)     56    -     0     0     100    (-,-) 
  CONTROL_PATH_CurrentState_reg[1]/Q           -       CK->Q R     DFFRHQX4       1  7.0    16    53     153    (-,-) 
  g9358/Y                                      -       A->Y  F     CLKINVX8       4 17.9    18    14     166    (-,-) 
  g9329/Y                                      -       A->Y  F     BUFX12         6 19.9    16    24     190    (-,-) 
  g9327/Y                                      -       A->Y  R     CLKINVX6       4  9.7    13    11     201    (-,-) 
  g9234__1881/Y                                -       B->Y  R     CLKMX2X3       2  6.7    19    36     237    (-,-) 
  g9216/Y                                      -       A->Y  F     CLKINVX4       1  4.7    11    10     247    (-,-) 
  g9178__2346/Y                                -       B->Y  R     NAND2X4        3  8.9    23    13     260    (-,-) 
  g9153/Y                                      -       A->Y  F     INVX3          1  5.5    15    13     273    (-,-) 
  g9113__2802/Y                                -       C->Y  R     NOR3X6         2  8.5    32    21     294    (-,-) 
  g9090__4319/Y                                -       B->Y  F     NAND2X6        2  6.2    20    17     311    (-,-) 
  g9086/Y                                      -       A->Y  R     INVX2          2  5.8    20    16     327    (-,-) 
  g9062__6783/Y                                -       B->Y  R     AND2X1         1  3.9    24    32     358    (-,-) 
  g9036__7482/Y                                -       B0->Y F     OAI21X2        1  3.4    28    23     382    (-,-) 
  g9030__3680/Y                                -       B->Y  R     NAND2X1        1  3.5    31    20     402    (-,-) 
  g9022__5107/Y                                -       B->Y  R     CLKXOR2X1      2  6.0    36    40     442    (-,-) 
  g8994__2802/Y                                -       B->Y  F     NAND3X2        2  5.8    56    41     483    (-,-) 
  g8985__2398/Y                                -       B->Y  R     NAND2X2        3  8.2    38    25     509    (-,-) 
  g8979__4733/Y                                -       B->Y  R     CLKAND2X2      7 14.3    43    41     550    (-,-) 
  g8960__5122/Y                                -       A1->Y R     AO22X1         1  3.3    22    42     592    (-,-) 
  DATA_PATH_1_ROOT_REG_reg[3].dffn_sig_q_reg/D <<<     -     R     DFFRHQX8       1    -     -     0     592    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

