// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _Accelerator_MAT_Multiply2_Loop_Col_proc_HH_
#define _Accelerator_MAT_Multiply2_Loop_Col_proc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Accelerator_fadd_32ns_32ns_32_5_full_dsp.h"
#include "Accelerator_fmul_32ns_32ns_32_4_max_dsp.h"

namespace ap_rtl {

struct Accelerator_MAT_Multiply2_Loop_Col_proc : public sc_module {
    // Port declarations 41
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<3> > A_cached_row_address0;
    sc_out< sc_logic > A_cached_row_ce0;
    sc_in< sc_lv<32> > A_cached_row_q0;
    sc_out< sc_lv<3> > A_cached_row_address1;
    sc_out< sc_logic > A_cached_row_ce1;
    sc_in< sc_lv<32> > A_cached_row_q1;
    sc_out< sc_lv<3> > B_0_address0;
    sc_out< sc_logic > B_0_ce0;
    sc_in< sc_lv<32> > B_0_q0;
    sc_out< sc_lv<3> > B_1_address0;
    sc_out< sc_logic > B_1_ce0;
    sc_in< sc_lv<32> > B_1_q0;
    sc_out< sc_lv<3> > B_2_address0;
    sc_out< sc_logic > B_2_ce0;
    sc_in< sc_lv<32> > B_2_q0;
    sc_out< sc_lv<3> > B_3_address0;
    sc_out< sc_logic > B_3_ce0;
    sc_in< sc_lv<32> > B_3_q0;
    sc_out< sc_lv<3> > B_4_address0;
    sc_out< sc_logic > B_4_ce0;
    sc_in< sc_lv<32> > B_4_q0;
    sc_out< sc_lv<3> > B_5_address0;
    sc_out< sc_logic > B_5_ce0;
    sc_in< sc_lv<32> > B_5_q0;
    sc_out< sc_lv<3> > B_6_address0;
    sc_out< sc_logic > B_6_ce0;
    sc_in< sc_lv<32> > B_6_q0;
    sc_out< sc_lv<3> > B_7_address0;
    sc_out< sc_logic > B_7_ce0;
    sc_in< sc_lv<32> > B_7_q0;
    sc_out< sc_lv<6> > C_address0;
    sc_out< sc_logic > C_ce0;
    sc_out< sc_logic > C_we0;
    sc_out< sc_lv<32> > C_d0;


    // Module declarations
    Accelerator_MAT_Multiply2_Loop_Col_proc(sc_module_name name);
    SC_HAS_PROCESS(Accelerator_MAT_Multiply2_Loop_Col_proc);

    ~Accelerator_MAT_Multiply2_Loop_Col_proc();

    sc_trace_file* mVcdFile;

    Accelerator_fadd_32ns_32ns_32_5_full_dsp<1,5,32,32,32>* Accelerator_fadd_32ns_32ns_32_5_full_dsp_U31;
    Accelerator_fadd_32ns_32ns_32_5_full_dsp<1,5,32,32,32>* Accelerator_fadd_32ns_32ns_32_5_full_dsp_U32;
    Accelerator_fmul_32ns_32ns_32_4_max_dsp<1,4,32,32,32>* Accelerator_fmul_32ns_32ns_32_4_max_dsp_U33;
    Accelerator_fmul_32ns_32ns_32_4_max_dsp<1,4,32,32,32>* Accelerator_fmul_32ns_32ns_32_4_max_dsp_U34;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_25;
    sc_signal< sc_lv<4> > j_reg_247;
    sc_signal< sc_lv<4> > ap_reg_ppstg_j_reg_247_pp0_it1;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_1;
    sc_signal< bool > ap_sig_bdd_104;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it8;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it9;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it10;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it11;
    sc_signal< sc_lv<4> > ap_reg_ppstg_j_reg_247_pp0_it2;
    sc_signal< sc_lv<4> > ap_reg_ppstg_j_reg_247_pp0_it3;
    sc_signal< sc_lv<4> > ap_reg_ppstg_j_reg_247_pp0_it4;
    sc_signal< sc_lv<4> > ap_reg_ppstg_j_reg_247_pp0_it5;
    sc_signal< sc_lv<4> > ap_reg_ppstg_j_reg_247_pp0_it6;
    sc_signal< sc_lv<4> > ap_reg_ppstg_j_reg_247_pp0_it7;
    sc_signal< sc_lv<4> > ap_reg_ppstg_j_reg_247_pp0_it8;
    sc_signal< sc_lv<4> > ap_reg_ppstg_j_reg_247_pp0_it9;
    sc_signal< sc_lv<4> > ap_reg_ppstg_j_reg_247_pp0_it10;
    sc_signal< sc_lv<4> > ap_reg_ppstg_j_reg_247_pp0_it11;
    sc_signal< sc_lv<3> > A_cached_row_addr_gep_fu_68_p3;
    sc_signal< sc_lv<3> > A_cached_row_addr_reg_318;
    sc_signal< bool > ap_sig_bdd_145;
    sc_signal< sc_lv<3> > A_cached_row_addr_1_gep_fu_76_p3;
    sc_signal< sc_lv<3> > A_cached_row_addr_1_reg_323;
    sc_signal< sc_lv<3> > A_cached_row_addr_2_gep_fu_84_p3;
    sc_signal< sc_lv<3> > A_cached_row_addr_2_reg_328;
    sc_signal< sc_lv<3> > A_cached_row_addr_3_gep_fu_92_p3;
    sc_signal< sc_lv<3> > A_cached_row_addr_3_reg_333;
    sc_signal< sc_lv<3> > A_cached_row_addr_4_gep_fu_100_p3;
    sc_signal< sc_lv<3> > A_cached_row_addr_4_reg_338;
    sc_signal< sc_lv<3> > A_cached_row_addr_5_gep_fu_108_p3;
    sc_signal< sc_lv<3> > A_cached_row_addr_5_reg_343;
    sc_signal< sc_lv<3> > A_cached_row_addr_6_gep_fu_116_p3;
    sc_signal< sc_lv<3> > A_cached_row_addr_6_reg_348;
    sc_signal< sc_lv<3> > A_cached_row_addr_7_gep_fu_124_p3;
    sc_signal< sc_lv<3> > A_cached_row_addr_7_reg_353;
    sc_signal< sc_lv<1> > exitcond1_fu_287_p2;
    sc_signal< sc_lv<1> > exitcond1_reg_358;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_358_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_358_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_358_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_358_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_358_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_358_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_358_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_358_pp0_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_358_pp0_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_358_pp0_it10;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_358_pp0_it11;
    sc_signal< sc_lv<4> > j_1_fu_293_p2;
    sc_signal< sc_lv<4> > j_1_reg_362;
    sc_signal< sc_lv<64> > tmp_s_fu_299_p1;
    sc_signal< sc_lv<64> > tmp_s_reg_367;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg1_fsm_2;
    sc_signal< bool > ap_sig_bdd_194;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg2_fsm_3;
    sc_signal< bool > ap_sig_bdd_211;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg3_fsm_4;
    sc_signal< bool > ap_sig_bdd_227;
    sc_signal< sc_lv<32> > grp_fu_269_p2;
    sc_signal< sc_lv<32> > tmp_4_reg_477;
    sc_signal< sc_lv<32> > grp_fu_275_p2;
    sc_signal< sc_lv<32> > tmp_4_1_reg_482;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_1_reg_482_pp0_it2;
    sc_signal< sc_lv<32> > tmp_4_2_reg_507;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_2_reg_507_pp0_it2;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_2_reg_507_pp0_it3;
    sc_signal< sc_lv<32> > tmp_4_3_reg_512;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_3_reg_512_pp0_it2;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_3_reg_512_pp0_it3;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_3_reg_512_pp0_it4;
    sc_signal< sc_lv<32> > tmp_4_4_reg_517;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_4_reg_517_pp0_it2;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_4_reg_517_pp0_it3;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_4_reg_517_pp0_it4;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_4_reg_517_pp0_it5;
    sc_signal< sc_lv<32> > tmp_4_5_reg_522;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_5_reg_522_pp0_it2;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_5_reg_522_pp0_it3;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_5_reg_522_pp0_it4;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_5_reg_522_pp0_it5;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_5_reg_522_pp0_it6;
    sc_signal< sc_lv<32> > tmp_4_6_reg_527;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_6_reg_527_pp0_it2;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_6_reg_527_pp0_it3;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_6_reg_527_pp0_it4;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_6_reg_527_pp0_it5;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_6_reg_527_pp0_it6;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_6_reg_527_pp0_it7;
    sc_signal< sc_lv<32> > tmp_4_7_reg_532;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_7_reg_532_pp0_it2;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_7_reg_532_pp0_it3;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_7_reg_532_pp0_it4;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_7_reg_532_pp0_it5;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_7_reg_532_pp0_it6;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_7_reg_532_pp0_it7;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_7_reg_532_pp0_it8;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_7_reg_532_pp0_it9;
    sc_signal< sc_lv<32> > grp_fu_260_p2;
    sc_signal< sc_lv<32> > temp_2_reg_537;
    sc_signal< sc_lv<32> > temp_2_1_reg_542;
    sc_signal< sc_lv<32> > temp_2_2_reg_547;
    sc_signal< sc_lv<32> > temp_2_3_reg_552;
    sc_signal< sc_lv<32> > grp_fu_265_p2;
    sc_signal< sc_lv<32> > temp_2_4_reg_557;
    sc_signal< sc_lv<32> > temp_2_5_reg_562;
    sc_signal< sc_lv<32> > temp_2_6_reg_567;
    sc_signal< sc_lv<32> > temp_2_7_reg_572;
    sc_signal< sc_lv<4> > j_phi_fu_251_p4;
    sc_signal< sc_lv<64> > tmp_fu_313_p1;
    sc_signal< sc_lv<32> > grp_fu_260_p0;
    sc_signal< sc_lv<32> > grp_fu_260_p1;
    sc_signal< sc_lv<32> > grp_fu_265_p0;
    sc_signal< sc_lv<32> > grp_fu_265_p1;
    sc_signal< sc_lv<32> > grp_fu_269_p0;
    sc_signal< sc_lv<32> > grp_fu_269_p1;
    sc_signal< sc_lv<32> > grp_fu_275_p0;
    sc_signal< sc_lv<32> > grp_fu_275_p1;
    sc_signal< sc_lv<32> > p_addr_fu_305_p3;
    sc_signal< sc_logic > grp_fu_260_ce;
    sc_signal< sc_logic > grp_fu_265_ce;
    sc_signal< sc_logic > grp_fu_269_ce;
    sc_signal< sc_logic > grp_fu_275_ce;
    sc_signal< sc_logic > ap_sig_cseq_ST_st48_fsm_5;
    sc_signal< bool > ap_sig_bdd_425;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_st1_fsm_0;
    static const sc_lv<6> ap_ST_pp0_stg0_fsm_1;
    static const sc_lv<6> ap_ST_pp0_stg1_fsm_2;
    static const sc_lv<6> ap_ST_pp0_stg2_fsm_3;
    static const sc_lv<6> ap_ST_pp0_stg3_fsm_4;
    static const sc_lv<6> ap_ST_st48_fsm_5;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<28> ap_const_lv28_4;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_A_cached_row_addr_1_gep_fu_76_p3();
    void thread_A_cached_row_addr_2_gep_fu_84_p3();
    void thread_A_cached_row_addr_3_gep_fu_92_p3();
    void thread_A_cached_row_addr_4_gep_fu_100_p3();
    void thread_A_cached_row_addr_5_gep_fu_108_p3();
    void thread_A_cached_row_addr_6_gep_fu_116_p3();
    void thread_A_cached_row_addr_7_gep_fu_124_p3();
    void thread_A_cached_row_addr_gep_fu_68_p3();
    void thread_A_cached_row_address0();
    void thread_A_cached_row_address1();
    void thread_A_cached_row_ce0();
    void thread_A_cached_row_ce1();
    void thread_B_0_address0();
    void thread_B_0_ce0();
    void thread_B_1_address0();
    void thread_B_1_ce0();
    void thread_B_2_address0();
    void thread_B_2_ce0();
    void thread_B_3_address0();
    void thread_B_3_ce0();
    void thread_B_4_address0();
    void thread_B_4_ce0();
    void thread_B_5_address0();
    void thread_B_5_ce0();
    void thread_B_6_address0();
    void thread_B_6_ce0();
    void thread_B_7_address0();
    void thread_B_7_ce0();
    void thread_C_address0();
    void thread_C_ce0();
    void thread_C_d0();
    void thread_C_we0();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_bdd_104();
    void thread_ap_sig_bdd_145();
    void thread_ap_sig_bdd_194();
    void thread_ap_sig_bdd_211();
    void thread_ap_sig_bdd_227();
    void thread_ap_sig_bdd_25();
    void thread_ap_sig_bdd_425();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_1();
    void thread_ap_sig_cseq_ST_pp0_stg1_fsm_2();
    void thread_ap_sig_cseq_ST_pp0_stg2_fsm_3();
    void thread_ap_sig_cseq_ST_pp0_stg3_fsm_4();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st48_fsm_5();
    void thread_exitcond1_fu_287_p2();
    void thread_grp_fu_260_ce();
    void thread_grp_fu_260_p0();
    void thread_grp_fu_260_p1();
    void thread_grp_fu_265_ce();
    void thread_grp_fu_265_p0();
    void thread_grp_fu_265_p1();
    void thread_grp_fu_269_ce();
    void thread_grp_fu_269_p0();
    void thread_grp_fu_269_p1();
    void thread_grp_fu_275_ce();
    void thread_grp_fu_275_p0();
    void thread_grp_fu_275_p1();
    void thread_j_1_fu_293_p2();
    void thread_j_phi_fu_251_p4();
    void thread_p_addr_fu_305_p3();
    void thread_tmp_fu_313_p1();
    void thread_tmp_s_fu_299_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
