This is a testbench to evaluate the behaviour of my spi master design. (version 1)