{"url": "https://www.ics.uci.edu/~givargis/", "content": "<html>\n<title>Tony Givargis</title>\n<meta name=\"description\" content=\"Professor of Computer Science at UC Irvine\">\n<body>\n<table width=\"75%\" align=\"center\">\n<tr>\n<td>\n\n<h2>Tony Givargis</h2>\n<b>Professor of Computer Science</b> <i>(<a href=\"cv.pdf\">cv</a>, <a href=\"https://scholar.google.com/citations?user=bt2wk9EAAAAJ&hl=en\">google scholar</a>)</i><br />\n<i>University of California, Irvine</i><br />\n<i>givargis@uci.edu</i><br />\n\n<h3>Publication</h3>\n\n<h4>Books</h4>\n<ul>\n<li><b>B3</b>.  F. Vahid, T. Givargis. Programming Embedded Systems &#8211; An Introduction to Time-Oriented Programming. UniWorld Publishing, ISBN: 978-0-9829626-4-0, August 2012.<br /><br /></li>\n<li><b>B2</b>.  A. Nacul, M. Lajolo, T. Givargis. Interface-Centric Abstraction level for Rapid Hardware/Software Integration, Book Chapter in Applications of Specification And Design Languages for SOCs. Springer, ISBN: 1-4020-4997-8, July 2006.<br /><br /></li>\n<li><b>B1</b>.  F. Vahid, T. Givargis. Embedded System Design: A Unified Hardware/Software Introduction. John Wiley and Sons, ISBN: 0471386782, October 2001.<br /><br /></li>\n</ul>\n\n<h4>Patents</h4>\n<ul>\n<li><b>P12</b>.  T. Givargis. Tree Structure Serialization and Deserialization Systems and Methods. United States Patent, 10,216,627, February 26, 2019.<br /><br /></li>\n<li><b>P11</b>.  T. Givargis, R. Sadri. Methods for Optimizing Data Movement in Solid State Devices. United States Patent, 8,612,719, December 2013.<br /><br /></li>\n\n<li><b>P10</b>.  T. Givargis. Systems and Methods for Managing Key-Value Stores. United States Patent, 8,612,402, December 2013.<br /><br /></li>\n\n<li><b>P9</b>.  A. Nacul, T. Givargis. Phantom Serializing Compiler and Method of Operation of Same. United States Patent, 7,886,283, February 2011.<br /><br /></li>\n\n<li><b>P8</b>.  J. Addink, S. Addink, T. Givargis. Methods and Apparatus for Using Water Use Signatures and Water Pressure in Improving Water Use Efficiency. United States Patent 7,330,796, February 2008.<br /><br /></li>\n\n<li><b>P7</b>.  J. Addink, S. Addink, T. Givargis. Methods and Apparatus for Using Water use Signatures in Improving Water use Efficiency. United States Patent 6,963,808, November 2005.<br /><br /></li>\n\n<li><b>P6</b>.  J. Addink, T. Givargis. Interactive Irrigation System. United States Patent 6,950,728, September 2005.<br /><br /></li>\n\n<li><b>P5</b>.  J. Addink, K. Buhler, T. Givargis. Modifying Irrigation Schedules of Existing Irrigation Controllers. United States Patent 6,892,114, May 2005.<br /><br /></li>\n\n<li><b>P4</b>.  J. Henkel, T. Givargis, F. Vahid. Method for Core-Based System-Level Power Modeling using Object-Oriented Techniques. United States Patent 6,865,526, March 2005.<br /><br /></li>\n\n<li><b>P3</b>.  K. Buhler, T. Givargis. Two Tire Irrigation Valve Controller. United States Patent 6,812,826, November 2004.<br /><br /></li>\n\n<li><b>P2</b>.  J. Addink, T. Givargis. Detecting Weather Sensor Malfunctions. United States Patent 6,714,134, March 2004.<br /><br /></li>\n\n<li><b>P1</b>.  J. Addink, K. Buhler, T. Givargis. Irrigation Accumulation Controller. United States Patent 6,298,285, October 2001.<br /><br /></li>\n</ul>\n\n<h4>Peer-Reviewed/Archived Journal</h4>\n<ul>\n<li><b>J31</b>.  M. Amir, T. Givargis and F. Vahid. Switching Predictive Control Using Reconfigurable State-Based Model. ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 24, no. 1, pp. 1-21, August 2018. <a href=\"pubs/J31.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J30</b>.  M. Amir and T. Givargis. Priority Neuron: A Resource-Aware Neural Network for Cyber Physical Systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), pp. 1-11, DOI: 10.1109/TCAD.2018.2857319, September 2018. <a href=\"pubs/J30.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J29</b>.  H Buini, S. Peter and T. Givargis. Adaptive Embedded Control of Cyber-Physical Systems using Reinforcement Learning. IET Cyber-Physical Systems: Theory & Applications (IET), vol. 2, no. 3, pp. 127-135, June 2017. <a href=\"pubs/J29.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J28</b>.  S. Peter, B. Reddy, F. Momtaz and T. Givargis. Design of Secure ECG-Based Biometric Authentication in Body Area Sensor Networks. Sensors, vol. 16, no. 4, pp. 570-591, April 2016. <a href=\"pubs/J28.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J27</b>.  T. Springer, S. Peter and T. Givargis. Fuzzy Logic Based Adaptive Hierarchical Scheduling for Periodic Real-Time Tasks. ACM Special Interest Group on Embedded Systems (SIGBED) Review, vol. 13, no. 1, pp. 8-14, January 2016. <a href=\"pubs/J27.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J26</b>.  S. Peter, T. Givargis. Component-Based Synthesis of Embedded Systems using Satis\ufb01ability Modulo Theories. ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 20, no. 4, pp. 49:1-49:27, September 2015. <a href=\"pubs/J26.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J25</b>.  T. Springer, S. Peter and T. Givargis. Adaptive Resource Synchronization In Hierarchical Real-Time Systems. ACM Special Interest Group on Embedded Systems (SIGBED) Review, vol. 11, no. 4, pp. 37-42, December 2014. <a href=\"pubs/J25.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J24</b>.  V. Gunes, S. Peter, T. Givargis, F. Vahid. A Survey on Concepts, Applications, and Challenges in Cyber-Physical Systems. KSII Transactions on Internet and Information Systems (TIIS), vol. 8, no. 12, pp. 4242-4268, December 2014. <a href=\"pubs/J24.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J23</b>.  B. Miller, F. Vahid, T. Givargis, P. Brisk. Graph-Based Approaches to Placement of Processing Element Networks on FPGAs for Physical Model Simulation. ACM Transactions on Reconfigurable Technology and Systems (TRETS), vol. 7, no. 4, article 10, December 2014. <a href=\"pubs/J23.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J22</b>.  C. Huang, F. Vahid, T. Givargis. Automatic Synthesis of Physical System Differential Equation Models to a Custom Network of General Processing Elements on FPGAs. ACM Transactions on Embedded Computing Systems (TECS), vol 13, no. 2, article 23, September 2013. <a href=\"pubs/J22.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J21</b>.  C. Huang, B. Miller, F. Vahid, T. Givargis. Synthesis of Networks of Custom Processing Elements for Real-Time Physical System Emulation. ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 18, no. 2, pp. 22-42, March 2013. <a href=\"pubs/J21.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J20</b>.  C. Huang, F. Vahid, and T. Givargis. A Custom FPGA Processor for Physical Model Ordinary Differential Equation Solving. IEEE Embedded Systems Letters, vol. 3, no. 4, pp. 113-116, September 2011. <a href=\"pubs/J20.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J19</b>.  S. Choudhuri, T. Givargis. Deterministic Service Guarantees for NAND Flash using Partial Block Cleaning. Academy Publisher Journal of Software (JSW), vol. 4, no. 7, pp. 728-737, September 2009. <a href=\"pubs/J19.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J18</b>.  M. Ghodrat, T. Givargis, A. Nicolau. Optimizing Control Flow in Loops using Interval and Dependence Analysis. Springer Journal on Design Automation of Embedded Systems (DAES), vol. 13, no. 3, pp. 193-221, September 2009. <a href=\"pubs/J18.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J17</b>.  S. Sirowy, D. Sheldon, T. Givargis, F. Vahid. Virtual Microcontrollers. ACM SIGBED Review, vol. 6, no. 1, January 2009. <a href=\"pubs/J17.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J16</b>.  A. Nacul, T. Givargis. Synthesis of Time-Constrained Multitasking Embedded Software. ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 11, no. 4, pp. 822-847, October 2006. <a href=\"pubs/J16.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J15</b>.  M. Ghodrat, T. Givargis, A. Nicolau. Expression Equivalence Checking using Interval Analysis. IEEE Transactions on Very Large Scale Integration Systems (TVLSI), vol. 14, no. 8, pp. 830-842, August 2006. <a href=\"pubs/J15.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J14</b>.  C. Lopes, A. Haghighat, A. Mandal, T. Givargis, P. Baldi. Localization of Off-the-Shelf Mobile Devices Using Audible Sound: Architectures, Protocols and Performance Assessment. ACM Mobile Computing and Communications Review (MC2R), vol. 10, no. 2, pp. 38-50, April 2006. <a href=\"pubs/J14.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J13</b>.  T. Givargis. Zero Cost Indexing for Improved Processor Cache Performance. ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 11, no. 1, pp. 3-25, January 2006. Received the 2006 TODAES Best Paper Award. <a href=\"pubs/J13.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J12</b>.  T. Givargis, David Eppstein. Memory Reference Caching for Activity Reduction on Address Buses. Elsevier Journal of Microprocessors and Microsystems (MICPRO), vol. 29, no. 4, pp. 145-153, May 2005. <a href=\"pubs/J12.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J11</b>.  A. Ghosh, T. Givargis. Cache Optimization for Embedded Processor Cores: An Analytical Approach. ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 9, no. 4, pp. 419-440, October 2004. <a href=\"pubs/J11.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J10</b>.  A. Nacul, T. Givargis. Adaptive Cache Management for Low Power Embedded Systems. Korea Multimedia Society, Key Technology of Next Generation IT, ISSN 1229-778X, pp. 30-39, December 2003. <a href=\"pubs/J10.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J9</b>.  T. Givargis, F. Vahid, J. Henkel. Instruction-Based System-Level Power Evaluation of System-on-a-Chip Peripheral Cores. IEEE Transactions on Very Large Scale Integration Systems (TVLSI), vol. 10, no. 6, pp. 856-863, December 2002. <a href=\"pubs/J9.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J8</b>.  T. Givargis, F. Vahid, J. Henkel. System-Level Exploration for Pareto-Optimal Configurations in Parameterized System-on-a-Chip. IEEE Transactions on Very Large Scale Integration Systems (TVLSI), vol. 10, no. 4, pp. 416-422, December 2002. <a href=\"pubs/J8.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J7</b>.  T. Givargis, F. Vahid. Platune: A Tuning Framework for System-on-a-Chip Platforms. IEEE Transactions on Computer Aided Design (TCAD), vol. 21, no. 11, pp. 1317-1327, November 2002. <a href=\"pubs/J7.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J6</b>.  F. Vahid, T. Givargis, S. Cotterell. Power Estimator Development for Embedded System Memory Tuning. Journal of Circuits, Systems, and Computers (JCSC), vol. 11, no. 5, pp. 459-476, October 2002. <a href=\"pubs/J6.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J5.</b>.  T. Givargis, F. Vahid. Tuning of Cache Ways and Voltage for Low-Energy Embedded System Platforms. Springer Journal on Design Automation of Embedded Systems, vol. 7, issue 1-2, pp. 35-51, September 2002. <a href=\"pubs/J5.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J4</b>.  T. Givargis, F. Vahid, J. Henkel. Evaluating Power Consumption of Parameterized Cache and Bus Architectures in System-on-a-Chip Designs. IEEE Transactions on Very Large Scale Integration Systems (TVLSI), vol. 9, no. 4, pp. 500-508, August 2001. <a href=\"pubs/J4.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J3</b>.  F. Vahid, T. Givargis. Platform Tuning for Embedded Systems Design. IEEE Computer, vol. 34, no. 3, pp. 112-114, March 2001. <a href=\"pubs/J3.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J2</b>.  J. Farrell, T. Givargis, M. Barth. Real-Time Differential Carrier Phase GPS-Aided INS. IEEE Transactions on Control Systems Technology (TCST), vol. 8, no. 4, pp. 709-721, July 2000. <a href=\"pubs/J2.pdf\">pdf</a><br /><br /></li>\n\n<li><b>J1</b>.  J. Farrell, T. Givargis. Differential GPS Reference Station Algorithm &#8211; Design and Analysis. IEEE Transactions on Control Systems Technology (TCST), vol. 8, no. 3, pp. 519-531, May 2000. <a href=\"pubs/J1.pdf\">pdf</a><br /><br /></li>\n</ul>\n\n<h4>Peer-Reviewed/Archived Conference</h4>\n<ul>\n<li><b>C69</b>. H. Buini, G. Sharon, S. Boyles, T. Givargis and P. Stone. Enhanced Delta-tolling: Traffic Optimization via Policy Gradient Reinforcement Learning. IEEE International Conference on Intelligent Transportation Systems (ITSC), pp. 47-52, Maui, November 2018. <a href=\"pubs/C69.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C68</b>. H. Buini, G. Sharon, S. Boyles, T. Givargis and P. Stone. Link-based Parameterized Micro-tolling Scheme for Optimal Traffic Management. International Conference on Autonomous Agents and Multiagent Systems (AAMAS), pp. 2013-2015, Stockholm, July 2018. <a href=\"pubs/C68.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C67</b>.  M. Amir and T. Givargis. Hybrid State Machine Model for Fast Model Predictive Control: Application to Path Tracking. International Conference on Computer-Aided Design (ICCAD), pp. 185-192, Irvine, November 2017. <a href=\"pubs/C67.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C66</b>.  M. Amir and T. Givargis. HES Machine: Harmonic Equivalent State Machine Modeling for Cyber-Physical Systems. IEEE International High-Level Design Validation and Test Workshop (HLDVT), pp. 31-38, Santa Cruz, October 2017. <a href=\"pubs/C66.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C65</b>.  H. Buini, M. Fathollahi and T. Givargis. OPEB: Open Physical Environment Benchmark for Artificial Intelligence. IEEE International Forum on Research and Technologies for Society and Industry (RTSI), pp. 1-6, Modena, September 2017. <a href=\"pubs/C65.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C64</b>.  H. Buini and T. Givargis. Fine-Grained Acceleration Control for Autonomous Intersection Management Using Deep Reinforcement Learning. IEEE Smart World Congress (SWC), pp. 1-8, San Francisco, August 2017. <a href=\"pubs/C64.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C63</b>.  S. Peter and T. Givargis. Towards a Timing Attack Aware High-level Synthesis of Integrated Circuits. IEEE International Conference on Computer Design (ICCD), pp. 452-455, Phoenix, October 2016. <a href=\"pubs/C63.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C62</b>.  F. Vahid, A. Edgcomb, B. Miller, T. Givargis. Learning Materials for Introductory Embedded Systems Programming using a Model-Based Discipline. American Society for Engineering Education (ASEE), 10.18260/p.27324, New Orleans, June 2016. <a href=\"pubs/C62.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C61</b>.  S. Peter, F. Momtaz, T. Givargis. From the Browser to the Remote Physical Lab: Programming Cyber-Physical Systems. IEEE Frontiers in Education (FIE), pp. 1-7, El Paso, October 2015. <a href=\"pubs/C61.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C60</b>.  V. Gunes, S. Peter, T. Givargis. Improving Energy Efficiency and Thermal Comfort of Smart Buildings with HVAC Systems in the Presence of Sensor Faults. IEEE International Conference on Embedded Software and Systems (ICESS), pp. 945-950, New York, August 2015. <a href=\"pubs/C60.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C59</b>.  V. Gunes and T. Givargis. XGRID: A Scalable Many-Core Embedded Processor. IEEE International Conference on Embedded Software and Systems (ICESS), pp. 1143-1146, New York, August 2015. <a href=\"pubs/C59.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C58</b>.  H. Buini, S. Peter, T. Givargis. Including Variability of Physical Models into the Design Automation of Cyber-Physical Systems. Design Automation Conference (DAC), pp. 153:1-153:6, San Francisco, June 2015. <a href=\"pubs/C58.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C57</b>.  T. Springer, S. Peter, T. Givargis. Resource Synchronization in Hierarchically Scheduled Real-Time Systems using Preemptive Critical Sections. IEEE International Symposium on Object/Component-Oriented Real-Time Distributed Computing (ISORC), pp. 293-300, Reno, June 2014. <a href=\"pubs/C57.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C56</b>.  V. Gunes, S. Peter, T. Givargis. Modeling and Mitigation of Faults in Cyber-Physical Systems with Binary Sensors. IEEE International Conference on Computational Science and Engineering (CSE), pp. 515-522, Sydney, December 2013. <a href=\"pubs/C56.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C55</b>.  S. Peter, T. Givargis. Utilizing Intervals in Component-Based Design of Cyber Physical Systems. IEEE International Conference on Computational Science and Engineering (CSE), pp. 635-642, Sydney, December 2013. <a href=\"pubs/C55.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C54</b>.  B. Miller, F. Vahid, T. Givargis. Exploration with Upgradeable Models Using Statistical Methods for Physical Model Emulation. Design Automatic Conference (DAC), pp. 1-6, Austin, June 2013. <a href=\"pubs/C54.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C53</b>.  S. Peter, F. Vahid, T. Givargis. A Ball Goes to School &#8211; Our Experiences from a CPS Design Experiment. Workshop on Cyber-Physical Systems Education (CPS-Ed) at Cyber Physical Systems Week (CPSWeek), pp. 1-4, Philadelphia, April 2013. <a href=\"pubs/C53.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C52</b>.  B. Miller, F. Vahid, T. Givargis. Embedding-Based Placement of Processing Element Networks on FPGAs for Physical Model Simulation. International Symposium on Field-Programmable Gate Arrays (FPGA), pp. 181-190, Monterey, February 2013. <a href=\"pubs/C52.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C51</b>.  T. Chou, C. Huang, B. Miller, F. Vahid, T. Givargis. An Efficient Compression Scheme for Checkpointing of FPGA-Based Digital Mockups. IEEE/ACM Asian and South Pacific Design Automation Conference (ASP-DAC), pp. 632-637, Yokohama, January 2013. <a href=\"pubs/C51.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C50</b>.  B. Miller, F. Vahid, T. Givargis. RIOS: A Lightweight Task Scheduler for Embedded Systems. Workshop on Embedded Systems Education (WESE), pp. 1-7, Tampere, October 2012. <a href=\"pubs/C50.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C49</b>.  C. Huang, B. Miller, F. Vahid, T. Givargis. Synthesis of Custom Networks of Heterogeneous Processing Elements for Complex Physical System Emulation. International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pp. 215-224, Tampere, October 2012. <a href=\"pubs/C49.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C48</b>.  B. Miller, F. Vahid, T. Givargis. MEDS: Mockup Electronic Data Sheets for Automated Testing of Cyber-Physical Systems Using Digital Mockups. Design Automation and Test in Europe (DATE), pp. 1417-1420, Grenoble, March 2012. <a href=\"pubs/C48.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C47</b>.  B. Miller, F. Vahid, T. Givargis. Digital Mockups for the Testing of a Medical Ventilator. ACM SIGHIT International Health Informatics Symposium (IHI), pp. 859-862, Miami, January 2012. <a href=\"pubs/C47.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C46</b>.  B. Miller, F. Vahid, T. Givargis. Application-Specific Codesign Platform Generation for Digital Mockups in Cyber-Physical Systems. Electronic System Level Synthesis Conference (ESLsyn), pp. 1-6, San Diego, June 2011. <a href=\"pubs/C46.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C45</b>.  M. Ghodrat, T. Givargis. Efficient Dynamic Voltage/Frequency Scaling through Algorithmic Loop Transformation. International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pp. 203-209, Grenoble, October 2009. <a href=\"pubs/C45.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C44</b>.  S. Sirowy, F. Vahid, T. Givargis. Digitally-Bypassed Transducers: Interfacing Digital Mockups to Real-Time Medical Equipment. International Conference of the IEEE Engineering in Medicine and Biology Society (EMBS), pp. 919-922, Minneapolis, September 2009. <a href=\"pubs/C44.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C43</b>.  A. Ghosh, T. Givargis. Source Routing made Practical in Embedded Networks. International Conference on Computer Communications and Networks (ICCCN), pp. 1-6, San Francisco, August 2009. <a href=\"pubs/C43.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C42</b>.  A. Ghosh, T. Givargis. QoS Routing in Wired Sensor Networks with Partial Updates. World Academy of Science, Engineering and Technology (WASED), pp. 389-393, Oslo, July 2009. <a href=\"pubs/C42.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C41</b>.  S. Mylavarapu, S. Choudhuri, A. Shrivastava, J. Lee, T. Givargis. FSAF: File System Aware Flash Translation Layer for NAND Flash Memories. Design Automation and Test in Europe (DATE), pp. 339-344, Dresden, April 2009. <a href=\"pubs/C41.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C40</b>.  S. Choudhuri, T. Givargis. FlashBox: A System for Logging Non-Deterministic Events in Deployed Embedded Systems. International ACM Symposium on Applied Computing (SAC), pp. 1676-1682, Honolulu, March 2009. <a href=\"pubs/C40.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C39</b>.  M. Ghodrat, T. Givargis, A. Nicolau. Control Flow Optimization in Loops using Interval Analysis. International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), pp. 157-166, Atlanta, October 2008. 2008 CASES Best Paper Award. <a href=\"pubs/C39.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C38</b>.  F. Vahid, T. Givargis. Timing is Everything &#8211; Embedded Systems Demand Teaching of Structured Time-Oriented Programming. Workshop on Embedded Systems Education (WESE), Atlanta, October 2008. <a href=\"pubs/C38.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C37</b>.  S. Sirowy, D. Sheldon, T. Givargis, F. Vahid. Virtual Microcontrollers. Workshop on Embedded Systems Education (WESE), Atlanta, October 2008. <a href=\"pubs/C37.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C36</b>.  F. Vahid, T. Givargis. Highly-Cited Ideas in System Codesign and Synthesis. International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pp. 191-196, Atlanta, October 2008. <a href=\"pubs/C36.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C35</b>.  S. Choudhuri, T. Givargis. Deterministic Service Guarantees for NAND Flash using Partial Block Cleaning. International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pp. 19-24, Atlanta, October 2008. <a href=\"pubs/C35.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C34</b>.  S. Choudhuri, T. Givargis. Real-Time Access Guarantees for NAND Flash using Partial Block Cleaning. IEEE Workshop on Software Technologies for Future Embedded &amp; Ubiquitous Systems (SEUS), pp. 138-149, Italy, September 2008. <a href=\"pubs/C34.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C33</b>.  A. Ghosh, T. Givargis. A Software Architecture for Accessing Data in Sensor Networks. International Conference on Networked Sensing Systems (INSS), pp. 67-70, Japan, June 2008. <a href=\"pubs/C33.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C32</b>.  S. Choudhuri, T. Givargis. Performance Improvement of Block Based NAND Flash Translation Layer. International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pp. 257-262, Salzburg, September 2007. <a href=\"pubs/C32.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C31</b>.  M. Ghodrat, T. Givargis. A. Nicolau. Short-Circuit Compiler Transformation: Optimizing Conditional Blocks. Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 504-510, Tokyo, January 2007. <a href=\"pubs/C31.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C30</b>.  S. Choudhuri, T. Givargis. System Architecture for Software Peripherals. Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 56-61, Tokyo, January 2007. <a href=\"pubs/C30.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C29</b>.  A. Nacul, T. Givargis. Phantom: A Serializing Compiler for Multitasking Embedded Software. American Control Conference (ACC), Minneapolis, pp. 1918-1923, Minneapolis, June 2006. 2006 ACC Best Paper Award. <a href=\"pubs/C29.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C28</b>.  M. Ghodrat, T. Givargis, A. Nicolau. Equivalence Checking of Arithmetic Expressions using Fast Evaluation. International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), pp. 147-156, San Francisco, September 2005. <a href=\"pubs/C28.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C27</b>.  A. Nacul, T. Givargis. Lightweight Multitasking Support for Embedded Systems using the Phantom Serializing Compiler. Design Automation and Test in Europe (DATE), pp. 740-747, Munich, March 2005. <a href=\"pubs/C27.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C26</b>.  A. Ghosh, T. Givargis. LORD: A Localized, Reactive and Distributed Protocol for Node Scheduling in Wireless Sensor Networks. Design Automation and Test in Europe (DATE), pp. 190-195, Munich, March 2005. <a href=\"pubs/C26.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C25</b>.  A. Mandal, C. Lopes, T. Givargis, A. Haghighat, R. Jurdak, P. Baldi. Beep: 3D Indoor Positioning Using Audible Sound. IEEE Consumer Communications and Networking Conference (CCNC), pp. 348-353, Las Vegas, January 2005. <a href=\"pubs/C25.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C24</b>.  A. Nacul, T. Givargis. Code Partitioning for Synthesis of Embedded Applications with Phantom. International Conference on Computer-Aided Design (ICCAD), pp. 190-196, San Jose, November 2004. <a href=\"pubs/C24.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C23</b>.  A. Nacul, T. Givargis. Dynamic Voltage and Cache Reconfiguration for Low Power. Design Automation and Test in Europe (DATE), pp. 1376-1377, Paris, February 2004. <a href=\"pubs/C23.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C22</b>.  M. Buss, T. Givargis, N. Dutt. Exploring Efficient Operating Points for Voltage Scaled Embedded Processor Cores. Real-Time Systems Symposium (RTSS), pp. 275-281, Cancun, December 2003. <a href=\"pubs/C22.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C21</b>.  A. Ghosh, T. Givargis. Cache Optimization for Embedded Processor Cores: An Analytical Approach. International Conference on Computer-Aided Design (ICCAD), pp. 342-347, San Jose, November 2003. <a href=\"pubs/C21.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C20</b>.  T. Givargis. Improved Indexing for Cache Miss Reduction in Embedded Systems. Design Automation Conference (DAC), pp. 872-880, Anaheim, June 2003. <a href=\"pubs/C20.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C19</b>.  A. Ghosh, T. Givargis. Analytical Design Space Exploration of Caches for Embedded Systems. Design Automation and Test in Europe (DATE), pp. 650-655, Munich, March 2003. <a href=\"pubs/C19.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C18</b>.  T. Givargis, D. Eppstein. Reference Caching Using Unit Distance Redundant Codes for Activity Reduction on Address Buses. International Workshop on Embedded System Hardware/Software Codesign (ESCODES), San Jose, September 2002. <a href=\"pubs/C18.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C17</b>.  M. Palesi, T. Givargis. Multi-Objective Design Space Exploration Using Genetic Algorithms. International Workshop on Hardware/Software Codesign (CODES), Estes Park, May 2002. <a href=\"pubs/C17.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C16</b>.  T. Givargis, F. Vahid, J. Henkel. System-Level Exploration for Pareto-Optimal Configurations in Parameterized Systems-on-a-Chip. International Conference on Computer-Aided Design (ICCAD), San Jose, November 2001. <a href=\"pubs/C16.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C15</b>.  T. Givargis, F. Vahid. J. Henkel. Trace-Driven System-Level Power Evaluation of System-on-a-Chip Peripheral Cores. Asia and South Pacific Design Automation Conference (ASP-DAC), Yokohama, January 2001. <a href=\"pubs/C15.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C14</b>.  G. Stitt, F. Vahid, T. Givargis, R. Lysecky. A First-Step Towards an Architecture Tuning Methodology. International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), San Jose, November 2000. <a href=\"pubs/C14.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C13</b>.  T. Givargis, F. Vahid, J. Henkel. Instruction-Based System-Level Power Evaluation of System-on-a-ChipPeripheral Cores. International Symposium on System Synthesis (ISSS), Madrid, September 2000. <a href=\"pubs/C13.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C12</b>.  R. Lysecky, F. Vahid, T. Givargis. Experiments with the Peripheral Virtual Component Interface. International Symposium on System Synthesis (ISSS), Madrid, September 2000. <a href=\"pubs/C12.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C11</b>.  T. Givargis, F. Vahid. Parameterized System Design. International Workshop on Hardware/Software Codesign (CODES), San Diego, May 2000. <a href=\"pubs/C11.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C10</b>.  T. Givargis, F. Vahid, J. Henkel. Fast Cache and Bus Power Estimation for Parameterized System-on-a-Chip Design. Design Automation and Test in Europe (DATE), Paris, March 2000. <a href=\"pubs/C10.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C9</b>.  R. Lysecky, F. Vahid, T. Givargis. Techniques for Reducing Read Latency of Core Bus Wrappers. Design Automation and Test in Europe (DATE), Paris, March 2000. 2000 DATE Best Paper Award. <a href=\"pubs/C9.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C8</b>.  T. Givargis, F. Vahid. J. Henkel. A Hybrid Approach for Core-Based System-Level Power Modeling. Asia and South Pacific Design Automation Conference (ASP-DAC), Yokohama, January 2000. <a href=\"pubs/C8.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C7</b>.  T. Givargis, J. Henkel, F. Vahid. Interface and Cache Power Exploration for Core-Based Embedded System Design. International Conference on Computer-Aided Design (ICCAD), San Jose, November 1999. <a href=\"pubs/C7.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C6</b>.  R. Lysecky, F. Vahid, T. Givargis, R. Patel. Pre-Fetching for Improved Core Interfacing. International Symposium on System Synthesis (ISSS), San Jose, November 1999. <a href=\"pubs/C6.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C5</b>.  J. Farrell, T. Givargis. Experimental Differential GPS Reference Station Evaluation. American Control Conference (ACC), San Diego, June 1999. <a href=\"pubs/C5.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C4</b>.  J. Farrell, T. Givargis. M. Barth. Differential Carrier Phase GPS-Aided INS for Automotive Applications. American Control Conference (ACC), San Diego, June 1999. <a href=\"pubs/C4.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C3</b>.  F. Vahid, T. Givargis. The Case for a Configure-and-Execute Paradigm. International Workshop on Hardware/Software Codesign (CODES), Rome, May 1999. <a href=\"pubs/C3.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C2</b>.  F. Vahid, T. Givargis. Incorporating Cores into System-Level Specification. International Symposium on System Synthesis (ISSS), Hsinchu, December 1998. <a href=\"pubs/C2.pdf\">pdf</a><br /><br /></li>\n\n<li><b>C1</b>.  T. Givargis, F. Vahid. Interface Exploration for Reduced Power in Core-Based Systems. International Symposium on System Synthesis (ISSS), Hsinchu, December 1998. <a href=\"pubs/C1.pdf\">pdf</a><br /><br /></li>\n</ul>\n\n<h4>Workshop</h4>\n<ul>\n<li><b>W2</b>.  A. Nacul, M. Lajolo, T. Givargis. Interface-Centric Abstraction Level for Rapid Hardware/Software Integration. Forum on Specification and Design Languages (FDL), Lausanne, September 2005. <a href=\"pubs/W2.pdf\">pdf</a><br /><br /></li>\n\n<li><b>W1</b>.  A. Haghighat, C. Lopes, T. Givargis, and A. Mandal. Location-Aware Web System. Workshop on Building Software for Pervasive Computing at the Object-Oriented Programming, Systems, Languages and Applications (OOPSLA) Conference, Vancouver, October 2004. <a href=\"pubs/W1.pdf\">pdf</a><br /><br /></li>\n</ul>\n\n<h4>Miscellaneous</h4>\n<ul>\n<li><b>M1</b>.  U. Brinkschulte, M. Cinque, T. Givargis, S. Russo. Guest Editorial. Journal of Software, vol. 4, no. 7, pp. 631-633, September 2009.<br /><br /></li>\n</ul>\n\n</td>\n</tr>\n</table>\n</body>\n</html>\n", "encoding": "utf-8"}