strict digraph "" {
	node [label="\N"];
	"1513:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb69a350>",
		fillcolor=firebrick,
		label="1513:NS
ReceivedPauseFrmWAddr <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb69a350>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1507:AL"	 [def_var="['ReceivedPauseFrmWAddr']",
		label="Leaf_1507:AL"];
	"1513:NS" -> "Leaf_1507:AL"	 [cond="[]",
		lineno=None];
	"1510:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb674d10>",
		fillcolor=firebrick,
		label="1510:NS
ReceivedPauseFrmWAddr <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb674d10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1510:NS" -> "Leaf_1507:AL"	 [cond="[]",
		lineno=None];
	"1507:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f37fb674090>",
		clk_sens=False,
		fillcolor=gold,
		label="1507:AL",
		sens="['MRxClk', 'RxReset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['OpCodeOK', 'ReceiveEnd', 'TypeLengthOK', 'RxReset', 'ByteCntEq16', 'AddressOK']"];
	"1508:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fb674190>",
		fillcolor=turquoise,
		label="1508:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1507:AL" -> "1508:BL"	 [cond="[]",
		lineno=None];
	"1515:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb6870d0>",
		fillcolor=springgreen,
		label="1515:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1516:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb687150>",
		fillcolor=firebrick,
		label="1516:NS
ReceivedPauseFrmWAddr <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb687150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1515:IF" -> "1516:NS"	 [cond="['ByteCntEq16', 'TypeLengthOK', 'OpCodeOK', 'AddressOK']",
		label="(ByteCntEq16 & TypeLengthOK & OpCodeOK & AddressOK)",
		lineno=1515];
	"1509:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb6743d0>",
		fillcolor=springgreen,
		label="1509:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1508:BL" -> "1509:IF"	 [cond="[]",
		lineno=None];
	"1509:IF" -> "1510:NS"	 [cond="['RxReset']",
		label=RxReset,
		lineno=1509];
	"1512:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb687090>",
		fillcolor=springgreen,
		label="1512:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1509:IF" -> "1512:IF"	 [cond="['RxReset']",
		label="!(RxReset)",
		lineno=1509];
	"1512:IF" -> "1513:NS"	 [cond="['ReceiveEnd']",
		label=ReceiveEnd,
		lineno=1512];
	"1512:IF" -> "1515:IF"	 [cond="['ReceiveEnd']",
		label="!(ReceiveEnd)",
		lineno=1512];
	"1516:NS" -> "Leaf_1507:AL"	 [cond="[]",
		lineno=None];
}
