// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _bigint_math_bigint_modexp_HH_
#define _bigint_math_bigint_modexp_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "bigint_math_bigint_longdiv.h"
#include "bigint_math_bigint_mul.h"
#include "bigint_math_bigint_mul_1.h"
#include "bigint_math_bigint_rightshift.h"
#include "bigint_math_bigint_compare.h"
#include "bigint_math_bigint_copy.h"
#include "bigint_math_bigint_zero.h"
#include "bigint_math_bigint_add_tempA.h"
#include "bigint_math_bigint_modexp_temp2.h"

namespace ap_rtl {

struct bigint_math_bigint_modexp : public sc_module {
    // Port declarations 19
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > out_r_address0;
    sc_out< sc_logic > out_r_ce0;
    sc_out< sc_logic > out_r_we0;
    sc_out< sc_lv<8> > out_r_d0;
    sc_out< sc_lv<8> > base_r_address0;
    sc_out< sc_logic > base_r_ce0;
    sc_in< sc_lv<8> > base_r_q0;
    sc_out< sc_lv<8> > exp_address0;
    sc_out< sc_logic > exp_ce0;
    sc_in< sc_lv<8> > exp_q0;
    sc_out< sc_lv<8> > mod_r_address0;
    sc_out< sc_logic > mod_r_ce0;
    sc_in< sc_lv<8> > mod_r_q0;


    // Module declarations
    bigint_math_bigint_modexp(sc_module_name name);
    SC_HAS_PROCESS(bigint_math_bigint_modexp);

    ~bigint_math_bigint_modexp();

    sc_trace_file* mVcdFile;

    bigint_math_bigint_add_tempA* zero_1_U;
    bigint_math_bigint_add_tempA* one_1_U;
    bigint_math_bigint_add_tempA* two_U;
    bigint_math_bigint_add_tempA* temp_U;
    bigint_math_bigint_add_tempA* temp1_U;
    bigint_math_bigint_modexp_temp2* temp2_U;
    bigint_math_bigint_add_tempA* tempBase_U;
    bigint_math_bigint_add_tempA* tempExp_U;
    bigint_math_bigint_add_tempA* tempMod_U;
    bigint_math_bigint_add_tempA* result_U;
    bigint_math_bigint_longdiv* grp_bigint_math_bigint_longdiv_fu_160;
    bigint_math_bigint_mul* grp_bigint_math_bigint_mul_fu_172;
    bigint_math_bigint_mul_1* grp_bigint_math_bigint_mul_1_fu_179;
    bigint_math_bigint_rightshift* grp_bigint_math_bigint_rightshift_fu_185;
    bigint_math_bigint_compare* grp_bigint_math_bigint_compare_fu_191;
    bigint_math_bigint_copy* grp_bigint_math_bigint_copy_fu_198;
    bigint_math_bigint_copy* grp_bigint_math_bigint_copy_fu_205;
    bigint_math_bigint_copy* grp_bigint_math_bigint_copy_fu_212;
    bigint_math_bigint_zero* grp_bigint_math_bigint_zero_fu_220;
    bigint_math_bigint_zero* grp_bigint_math_bigint_zero_fu_226;
    bigint_math_bigint_zero* grp_bigint_math_bigint_zero_fu_232;
    sc_signal< sc_lv<32> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_49;
    sc_signal< sc_lv<8> > one_addr_reg_251;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_3;
    sc_signal< bool > ap_sig_82;
    sc_signal< sc_logic > grp_bigint_math_bigint_zero_fu_220_ap_done;
    sc_signal< sc_logic > grp_bigint_math_bigint_copy_fu_198_ap_done;
    sc_signal< sc_logic > grp_bigint_math_bigint_copy_fu_205_ap_done;
    sc_signal< sc_logic > grp_bigint_math_bigint_copy_fu_212_ap_done;
    sc_signal< sc_lv<1> > grp_fu_239_p2;
    sc_signal< sc_lv<1> > tmp_s_reg_256;
    sc_signal< sc_logic > ap_sig_cseq_ST_st6_fsm_5;
    sc_signal< bool > ap_sig_104;
    sc_signal< sc_logic > grp_bigint_math_bigint_zero_fu_226_ap_done;
    sc_signal< sc_logic > grp_bigint_math_bigint_compare_fu_191_ap_done;
    sc_signal< sc_lv<8> > two_addr_reg_260;
    sc_signal< sc_logic > ap_sig_cseq_ST_st7_fsm_6;
    sc_signal< bool > ap_sig_121;
    sc_signal< sc_lv<1> > tmp_52_reg_268;
    sc_signal< sc_logic > ap_sig_cseq_ST_st17_fsm_16;
    sc_signal< bool > ap_sig_131;
    sc_signal< sc_lv<8> > zero_1_address0;
    sc_signal< sc_logic > zero_1_ce0;
    sc_signal< sc_logic > zero_1_we0;
    sc_signal< sc_lv<8> > zero_1_d0;
    sc_signal< sc_lv<8> > zero_1_q0;
    sc_signal< sc_lv<8> > one_1_address0;
    sc_signal< sc_logic > one_1_ce0;
    sc_signal< sc_logic > one_1_we0;
    sc_signal< sc_lv<8> > one_1_d0;
    sc_signal< sc_lv<8> > one_1_q0;
    sc_signal< sc_lv<8> > two_address0;
    sc_signal< sc_logic > two_ce0;
    sc_signal< sc_logic > two_we0;
    sc_signal< sc_lv<8> > two_d0;
    sc_signal< sc_lv<8> > two_q0;
    sc_signal< sc_lv<8> > temp_address0;
    sc_signal< sc_logic > temp_ce0;
    sc_signal< sc_logic > temp_we0;
    sc_signal< sc_lv<8> > temp_d0;
    sc_signal< sc_lv<8> > temp_q0;
    sc_signal< sc_lv<8> > temp1_address0;
    sc_signal< sc_logic > temp1_ce0;
    sc_signal< sc_logic > temp1_we0;
    sc_signal< sc_lv<8> > temp1_d0;
    sc_signal< sc_lv<8> > temp1_q0;
    sc_signal< sc_lv<8> > temp2_address0;
    sc_signal< sc_logic > temp2_ce0;
    sc_signal< sc_logic > temp2_we0;
    sc_signal< sc_lv<8> > temp2_d0;
    sc_signal< sc_lv<8> > tempBase_address0;
    sc_signal< sc_logic > tempBase_ce0;
    sc_signal< sc_logic > tempBase_we0;
    sc_signal< sc_lv<8> > tempBase_d0;
    sc_signal< sc_lv<8> > tempBase_q0;
    sc_signal< sc_lv<8> > tempExp_address0;
    sc_signal< sc_logic > tempExp_ce0;
    sc_signal< sc_logic > tempExp_we0;
    sc_signal< sc_lv<8> > tempExp_d0;
    sc_signal< sc_lv<8> > tempExp_q0;
    sc_signal< sc_lv<8> > tempMod_address0;
    sc_signal< sc_logic > tempMod_ce0;
    sc_signal< sc_logic > tempMod_we0;
    sc_signal< sc_lv<8> > tempMod_d0;
    sc_signal< sc_lv<8> > tempMod_q0;
    sc_signal< sc_lv<8> > result_address0;
    sc_signal< sc_logic > result_ce0;
    sc_signal< sc_logic > result_we0;
    sc_signal< sc_lv<8> > result_d0;
    sc_signal< sc_lv<8> > result_q0;
    sc_signal< sc_logic > grp_bigint_math_bigint_longdiv_fu_160_ap_start;
    sc_signal< sc_logic > grp_bigint_math_bigint_longdiv_fu_160_ap_done;
    sc_signal< sc_logic > grp_bigint_math_bigint_longdiv_fu_160_ap_idle;
    sc_signal< sc_logic > grp_bigint_math_bigint_longdiv_fu_160_ap_ready;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_longdiv_fu_160_out_r_address0;
    sc_signal< sc_logic > grp_bigint_math_bigint_longdiv_fu_160_out_r_ce0;
    sc_signal< sc_logic > grp_bigint_math_bigint_longdiv_fu_160_out_r_we0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_longdiv_fu_160_out_r_d0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_longdiv_fu_160_out_r_q0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_longdiv_fu_160_out1_address0;
    sc_signal< sc_logic > grp_bigint_math_bigint_longdiv_fu_160_out1_ce0;
    sc_signal< sc_logic > grp_bigint_math_bigint_longdiv_fu_160_out1_we0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_longdiv_fu_160_out1_d0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_longdiv_fu_160_a_address0;
    sc_signal< sc_logic > grp_bigint_math_bigint_longdiv_fu_160_a_ce0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_longdiv_fu_160_a_q0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_longdiv_fu_160_b_address0;
    sc_signal< sc_logic > grp_bigint_math_bigint_longdiv_fu_160_b_ce0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_longdiv_fu_160_b_q0;
    sc_signal< sc_logic > grp_bigint_math_bigint_mul_fu_172_ap_start;
    sc_signal< sc_logic > grp_bigint_math_bigint_mul_fu_172_ap_done;
    sc_signal< sc_logic > grp_bigint_math_bigint_mul_fu_172_ap_idle;
    sc_signal< sc_logic > grp_bigint_math_bigint_mul_fu_172_ap_ready;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_mul_fu_172_out_r_address0;
    sc_signal< sc_logic > grp_bigint_math_bigint_mul_fu_172_out_r_ce0;
    sc_signal< sc_logic > grp_bigint_math_bigint_mul_fu_172_out_r_we0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_mul_fu_172_out_r_d0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_mul_fu_172_a_address0;
    sc_signal< sc_logic > grp_bigint_math_bigint_mul_fu_172_a_ce0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_mul_fu_172_b_address0;
    sc_signal< sc_logic > grp_bigint_math_bigint_mul_fu_172_b_ce0;
    sc_signal< sc_logic > grp_bigint_math_bigint_mul_1_fu_179_ap_start;
    sc_signal< sc_logic > grp_bigint_math_bigint_mul_1_fu_179_ap_done;
    sc_signal< sc_logic > grp_bigint_math_bigint_mul_1_fu_179_ap_idle;
    sc_signal< sc_logic > grp_bigint_math_bigint_mul_1_fu_179_ap_ready;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_mul_1_fu_179_out_r_address0;
    sc_signal< sc_logic > grp_bigint_math_bigint_mul_1_fu_179_out_r_ce0;
    sc_signal< sc_logic > grp_bigint_math_bigint_mul_1_fu_179_out_r_we0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_mul_1_fu_179_out_r_d0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_mul_1_fu_179_a_address0;
    sc_signal< sc_logic > grp_bigint_math_bigint_mul_1_fu_179_a_ce0;
    sc_signal< sc_logic > grp_bigint_math_bigint_rightshift_fu_185_ap_start;
    sc_signal< sc_logic > grp_bigint_math_bigint_rightshift_fu_185_ap_done;
    sc_signal< sc_logic > grp_bigint_math_bigint_rightshift_fu_185_ap_idle;
    sc_signal< sc_logic > grp_bigint_math_bigint_rightshift_fu_185_ap_ready;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_rightshift_fu_185_out_r_address0;
    sc_signal< sc_logic > grp_bigint_math_bigint_rightshift_fu_185_out_r_ce0;
    sc_signal< sc_logic > grp_bigint_math_bigint_rightshift_fu_185_out_r_we0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_rightshift_fu_185_out_r_d0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_rightshift_fu_185_a_address0;
    sc_signal< sc_logic > grp_bigint_math_bigint_rightshift_fu_185_a_ce0;
    sc_signal< sc_logic > grp_bigint_math_bigint_compare_fu_191_ap_start;
    sc_signal< sc_logic > grp_bigint_math_bigint_compare_fu_191_ap_idle;
    sc_signal< sc_logic > grp_bigint_math_bigint_compare_fu_191_ap_ready;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_compare_fu_191_a_address0;
    sc_signal< sc_logic > grp_bigint_math_bigint_compare_fu_191_a_ce0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_compare_fu_191_a_q0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_compare_fu_191_b_address0;
    sc_signal< sc_logic > grp_bigint_math_bigint_compare_fu_191_b_ce0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_compare_fu_191_b_q0;
    sc_signal< sc_lv<2> > grp_bigint_math_bigint_compare_fu_191_ap_return;
    sc_signal< sc_logic > grp_bigint_math_bigint_copy_fu_198_ap_start;
    sc_signal< sc_logic > grp_bigint_math_bigint_copy_fu_198_ap_idle;
    sc_signal< sc_logic > grp_bigint_math_bigint_copy_fu_198_ap_ready;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_copy_fu_198_to_r_address0;
    sc_signal< sc_logic > grp_bigint_math_bigint_copy_fu_198_to_r_ce0;
    sc_signal< sc_logic > grp_bigint_math_bigint_copy_fu_198_to_r_we0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_copy_fu_198_to_r_d0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_copy_fu_198_from_address0;
    sc_signal< sc_logic > grp_bigint_math_bigint_copy_fu_198_from_ce0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_copy_fu_198_from_q0;
    sc_signal< sc_logic > grp_bigint_math_bigint_copy_fu_205_ap_start;
    sc_signal< sc_logic > grp_bigint_math_bigint_copy_fu_205_ap_idle;
    sc_signal< sc_logic > grp_bigint_math_bigint_copy_fu_205_ap_ready;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_copy_fu_205_to_r_address0;
    sc_signal< sc_logic > grp_bigint_math_bigint_copy_fu_205_to_r_ce0;
    sc_signal< sc_logic > grp_bigint_math_bigint_copy_fu_205_to_r_we0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_copy_fu_205_to_r_d0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_copy_fu_205_from_address0;
    sc_signal< sc_logic > grp_bigint_math_bigint_copy_fu_205_from_ce0;
    sc_signal< sc_logic > grp_bigint_math_bigint_copy_fu_212_ap_start;
    sc_signal< sc_logic > grp_bigint_math_bigint_copy_fu_212_ap_idle;
    sc_signal< sc_logic > grp_bigint_math_bigint_copy_fu_212_ap_ready;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_copy_fu_212_to_r_address0;
    sc_signal< sc_logic > grp_bigint_math_bigint_copy_fu_212_to_r_ce0;
    sc_signal< sc_logic > grp_bigint_math_bigint_copy_fu_212_to_r_we0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_copy_fu_212_to_r_d0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_copy_fu_212_from_address0;
    sc_signal< sc_logic > grp_bigint_math_bigint_copy_fu_212_from_ce0;
    sc_signal< sc_logic > grp_bigint_math_bigint_zero_fu_220_ap_start;
    sc_signal< sc_logic > grp_bigint_math_bigint_zero_fu_220_ap_idle;
    sc_signal< sc_logic > grp_bigint_math_bigint_zero_fu_220_ap_ready;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_zero_fu_220_in_r_address0;
    sc_signal< sc_logic > grp_bigint_math_bigint_zero_fu_220_in_r_ce0;
    sc_signal< sc_logic > grp_bigint_math_bigint_zero_fu_220_in_r_we0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_zero_fu_220_in_r_d0;
    sc_signal< sc_logic > grp_bigint_math_bigint_zero_fu_226_ap_start;
    sc_signal< sc_logic > grp_bigint_math_bigint_zero_fu_226_ap_idle;
    sc_signal< sc_logic > grp_bigint_math_bigint_zero_fu_226_ap_ready;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_zero_fu_226_in_r_address0;
    sc_signal< sc_logic > grp_bigint_math_bigint_zero_fu_226_in_r_ce0;
    sc_signal< sc_logic > grp_bigint_math_bigint_zero_fu_226_in_r_we0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_zero_fu_226_in_r_d0;
    sc_signal< sc_logic > grp_bigint_math_bigint_zero_fu_232_ap_start;
    sc_signal< sc_logic > grp_bigint_math_bigint_zero_fu_232_ap_done;
    sc_signal< sc_logic > grp_bigint_math_bigint_zero_fu_232_ap_idle;
    sc_signal< sc_logic > grp_bigint_math_bigint_zero_fu_232_ap_ready;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_zero_fu_232_in_r_address0;
    sc_signal< sc_logic > grp_bigint_math_bigint_zero_fu_232_in_r_ce0;
    sc_signal< sc_logic > grp_bigint_math_bigint_zero_fu_232_in_r_we0;
    sc_signal< sc_lv<8> > grp_bigint_math_bigint_zero_fu_232_in_r_d0;
    sc_signal< sc_logic > ap_reg_grp_bigint_math_bigint_longdiv_fu_160_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st14_fsm_13;
    sc_signal< bool > ap_sig_364;
    sc_signal< sc_logic > ap_sig_cseq_ST_st20_fsm_19;
    sc_signal< bool > ap_sig_372;
    sc_signal< sc_logic > ap_sig_cseq_ST_st30_fsm_29;
    sc_signal< bool > ap_sig_380;
    sc_signal< sc_logic > ap_sig_cseq_ST_st8_fsm_7;
    sc_signal< bool > ap_sig_388;
    sc_signal< sc_logic > ap_sig_cseq_ST_st15_fsm_14;
    sc_signal< bool > ap_sig_395;
    sc_signal< sc_logic > ap_sig_cseq_ST_st21_fsm_20;
    sc_signal< bool > ap_sig_403;
    sc_signal< sc_logic > ap_sig_cseq_ST_st31_fsm_30;
    sc_signal< bool > ap_sig_413;
    sc_signal< sc_logic > ap_reg_grp_bigint_math_bigint_mul_fu_172_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st18_fsm_17;
    sc_signal< bool > ap_sig_443;
    sc_signal< sc_logic > ap_sig_cseq_ST_st19_fsm_18;
    sc_signal< bool > ap_sig_450;
    sc_signal< sc_logic > ap_reg_grp_bigint_math_bigint_mul_1_fu_179_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st28_fsm_27;
    sc_signal< bool > ap_sig_459;
    sc_signal< sc_logic > ap_sig_cseq_ST_st29_fsm_28;
    sc_signal< bool > ap_sig_466;
    sc_signal< sc_logic > ap_reg_grp_bigint_math_bigint_rightshift_fu_185_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st22_fsm_21;
    sc_signal< bool > ap_sig_475;
    sc_signal< sc_logic > ap_sig_cseq_ST_st23_fsm_22;
    sc_signal< bool > ap_sig_482;
    sc_signal< sc_logic > ap_reg_grp_bigint_math_bigint_compare_fu_191_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st5_fsm_4;
    sc_signal< bool > ap_sig_491;
    sc_signal< sc_logic > ap_sig_cseq_ST_st11_fsm_10;
    sc_signal< bool > ap_sig_500;
    sc_signal< sc_logic > ap_sig_cseq_ST_st16_fsm_15;
    sc_signal< bool > ap_sig_508;
    sc_signal< sc_logic > ap_sig_cseq_ST_st12_fsm_11;
    sc_signal< bool > ap_sig_516;
    sc_signal< sc_logic > ap_reg_grp_bigint_math_bigint_copy_fu_198_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_526;
    sc_signal< sc_logic > ap_sig_cseq_ST_st9_fsm_8;
    sc_signal< bool > ap_sig_534;
    sc_signal< sc_lv<1> > tmp_51_fu_245_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st24_fsm_23;
    sc_signal< bool > ap_sig_547;
    sc_signal< sc_logic > ap_sig_cseq_ST_st10_fsm_9;
    sc_signal< bool > ap_sig_555;
    sc_signal< sc_logic > ap_sig_cseq_ST_st32_fsm_31;
    sc_signal< bool > ap_sig_563;
    sc_signal< sc_logic > ap_sig_cseq_ST_st25_fsm_24;
    sc_signal< bool > ap_sig_571;
    sc_signal< sc_logic > ap_reg_grp_bigint_math_bigint_copy_fu_205_ap_start;
    sc_signal< sc_logic > ap_reg_grp_bigint_math_bigint_copy_fu_212_ap_start;
    sc_signal< sc_logic > ap_reg_grp_bigint_math_bigint_zero_fu_220_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_587;
    sc_signal< sc_logic > ap_sig_cseq_ST_st26_fsm_25;
    sc_signal< bool > ap_sig_609;
    sc_signal< sc_logic > ap_sig_cseq_ST_st13_fsm_12;
    sc_signal< bool > ap_sig_617;
    sc_signal< sc_logic > ap_sig_cseq_ST_st27_fsm_26;
    sc_signal< bool > ap_sig_626;
    sc_signal< sc_logic > ap_reg_grp_bigint_math_bigint_zero_fu_226_ap_start;
    sc_signal< sc_logic > ap_reg_grp_bigint_math_bigint_zero_fu_232_ap_start;
    sc_signal< sc_lv<32> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<32> ap_ST_st1_fsm_0;
    static const sc_lv<32> ap_ST_st2_fsm_1;
    static const sc_lv<32> ap_ST_st3_fsm_2;
    static const sc_lv<32> ap_ST_st4_fsm_3;
    static const sc_lv<32> ap_ST_st5_fsm_4;
    static const sc_lv<32> ap_ST_st6_fsm_5;
    static const sc_lv<32> ap_ST_st7_fsm_6;
    static const sc_lv<32> ap_ST_st8_fsm_7;
    static const sc_lv<32> ap_ST_st9_fsm_8;
    static const sc_lv<32> ap_ST_st10_fsm_9;
    static const sc_lv<32> ap_ST_st11_fsm_10;
    static const sc_lv<32> ap_ST_st12_fsm_11;
    static const sc_lv<32> ap_ST_st13_fsm_12;
    static const sc_lv<32> ap_ST_st14_fsm_13;
    static const sc_lv<32> ap_ST_st15_fsm_14;
    static const sc_lv<32> ap_ST_st16_fsm_15;
    static const sc_lv<32> ap_ST_st17_fsm_16;
    static const sc_lv<32> ap_ST_st18_fsm_17;
    static const sc_lv<32> ap_ST_st19_fsm_18;
    static const sc_lv<32> ap_ST_st20_fsm_19;
    static const sc_lv<32> ap_ST_st21_fsm_20;
    static const sc_lv<32> ap_ST_st22_fsm_21;
    static const sc_lv<32> ap_ST_st23_fsm_22;
    static const sc_lv<32> ap_ST_st24_fsm_23;
    static const sc_lv<32> ap_ST_st25_fsm_24;
    static const sc_lv<32> ap_ST_st26_fsm_25;
    static const sc_lv<32> ap_ST_st27_fsm_26;
    static const sc_lv<32> ap_ST_st28_fsm_27;
    static const sc_lv<32> ap_ST_st29_fsm_28;
    static const sc_lv<32> ap_ST_st30_fsm_29;
    static const sc_lv<32> ap_ST_st31_fsm_30;
    static const sc_lv<32> ap_ST_st32_fsm_31;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<64> ap_const_lv64_FF;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_104();
    void thread_ap_sig_121();
    void thread_ap_sig_131();
    void thread_ap_sig_364();
    void thread_ap_sig_372();
    void thread_ap_sig_380();
    void thread_ap_sig_388();
    void thread_ap_sig_395();
    void thread_ap_sig_403();
    void thread_ap_sig_413();
    void thread_ap_sig_443();
    void thread_ap_sig_450();
    void thread_ap_sig_459();
    void thread_ap_sig_466();
    void thread_ap_sig_475();
    void thread_ap_sig_482();
    void thread_ap_sig_49();
    void thread_ap_sig_491();
    void thread_ap_sig_500();
    void thread_ap_sig_508();
    void thread_ap_sig_516();
    void thread_ap_sig_526();
    void thread_ap_sig_534();
    void thread_ap_sig_547();
    void thread_ap_sig_555();
    void thread_ap_sig_563();
    void thread_ap_sig_571();
    void thread_ap_sig_587();
    void thread_ap_sig_609();
    void thread_ap_sig_617();
    void thread_ap_sig_626();
    void thread_ap_sig_82();
    void thread_ap_sig_cseq_ST_st10_fsm_9();
    void thread_ap_sig_cseq_ST_st11_fsm_10();
    void thread_ap_sig_cseq_ST_st12_fsm_11();
    void thread_ap_sig_cseq_ST_st13_fsm_12();
    void thread_ap_sig_cseq_ST_st14_fsm_13();
    void thread_ap_sig_cseq_ST_st15_fsm_14();
    void thread_ap_sig_cseq_ST_st16_fsm_15();
    void thread_ap_sig_cseq_ST_st17_fsm_16();
    void thread_ap_sig_cseq_ST_st18_fsm_17();
    void thread_ap_sig_cseq_ST_st19_fsm_18();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st20_fsm_19();
    void thread_ap_sig_cseq_ST_st21_fsm_20();
    void thread_ap_sig_cseq_ST_st22_fsm_21();
    void thread_ap_sig_cseq_ST_st23_fsm_22();
    void thread_ap_sig_cseq_ST_st24_fsm_23();
    void thread_ap_sig_cseq_ST_st25_fsm_24();
    void thread_ap_sig_cseq_ST_st26_fsm_25();
    void thread_ap_sig_cseq_ST_st27_fsm_26();
    void thread_ap_sig_cseq_ST_st28_fsm_27();
    void thread_ap_sig_cseq_ST_st29_fsm_28();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st30_fsm_29();
    void thread_ap_sig_cseq_ST_st31_fsm_30();
    void thread_ap_sig_cseq_ST_st32_fsm_31();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st4_fsm_3();
    void thread_ap_sig_cseq_ST_st5_fsm_4();
    void thread_ap_sig_cseq_ST_st6_fsm_5();
    void thread_ap_sig_cseq_ST_st7_fsm_6();
    void thread_ap_sig_cseq_ST_st8_fsm_7();
    void thread_ap_sig_cseq_ST_st9_fsm_8();
    void thread_base_r_address0();
    void thread_base_r_ce0();
    void thread_exp_address0();
    void thread_exp_ce0();
    void thread_grp_bigint_math_bigint_compare_fu_191_a_q0();
    void thread_grp_bigint_math_bigint_compare_fu_191_ap_start();
    void thread_grp_bigint_math_bigint_compare_fu_191_b_q0();
    void thread_grp_bigint_math_bigint_copy_fu_198_ap_start();
    void thread_grp_bigint_math_bigint_copy_fu_198_from_q0();
    void thread_grp_bigint_math_bigint_copy_fu_205_ap_start();
    void thread_grp_bigint_math_bigint_copy_fu_212_ap_start();
    void thread_grp_bigint_math_bigint_longdiv_fu_160_a_q0();
    void thread_grp_bigint_math_bigint_longdiv_fu_160_ap_start();
    void thread_grp_bigint_math_bigint_longdiv_fu_160_b_q0();
    void thread_grp_bigint_math_bigint_longdiv_fu_160_out_r_q0();
    void thread_grp_bigint_math_bigint_mul_1_fu_179_ap_start();
    void thread_grp_bigint_math_bigint_mul_fu_172_ap_start();
    void thread_grp_bigint_math_bigint_rightshift_fu_185_ap_start();
    void thread_grp_bigint_math_bigint_zero_fu_220_ap_start();
    void thread_grp_bigint_math_bigint_zero_fu_226_ap_start();
    void thread_grp_bigint_math_bigint_zero_fu_232_ap_start();
    void thread_grp_fu_239_p2();
    void thread_mod_r_address0();
    void thread_mod_r_ce0();
    void thread_one_1_address0();
    void thread_one_1_ce0();
    void thread_one_1_d0();
    void thread_one_1_we0();
    void thread_one_addr_reg_251();
    void thread_out_r_address0();
    void thread_out_r_ce0();
    void thread_out_r_d0();
    void thread_out_r_we0();
    void thread_result_address0();
    void thread_result_ce0();
    void thread_result_d0();
    void thread_result_we0();
    void thread_temp1_address0();
    void thread_temp1_ce0();
    void thread_temp1_d0();
    void thread_temp1_we0();
    void thread_temp2_address0();
    void thread_temp2_ce0();
    void thread_temp2_d0();
    void thread_temp2_we0();
    void thread_tempBase_address0();
    void thread_tempBase_ce0();
    void thread_tempBase_d0();
    void thread_tempBase_we0();
    void thread_tempExp_address0();
    void thread_tempExp_ce0();
    void thread_tempExp_d0();
    void thread_tempExp_we0();
    void thread_tempMod_address0();
    void thread_tempMod_ce0();
    void thread_tempMod_d0();
    void thread_tempMod_we0();
    void thread_temp_address0();
    void thread_temp_ce0();
    void thread_temp_d0();
    void thread_temp_we0();
    void thread_tmp_51_fu_245_p2();
    void thread_two_addr_reg_260();
    void thread_two_address0();
    void thread_two_ce0();
    void thread_two_d0();
    void thread_two_we0();
    void thread_zero_1_address0();
    void thread_zero_1_ce0();
    void thread_zero_1_d0();
    void thread_zero_1_we0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
