INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Uni/BLG222E/projects/blg222E-project-1/Vivado/project_1/project_1.srcs/sim_1/new/RF_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF_sim
