{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1630010431840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1630010431840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 26 17:40:31 2021 " "Processing started: Thu Aug 26 17:40:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1630010431840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1630010431840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula_simulation -c ula_simulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula_simulation -c ula_simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1630010431840 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1630010432721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darme/desktop/ula/ula.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/darme/desktop/ula/ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "../ula/ula.v" "" { Text "C:/Users/darme/Desktop/ula/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630010433250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630010433250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ULAOp ulaop ula_simulation.v(2) " "Verilog HDL Declaration information at ula_simulation.v(2): object \"ULAOp\" differs only in case from object \"ulaop\" in the same scope" {  } { { "ula_simulation.v" "" { Text "C:/Users/darme/Desktop/ula_simulation/ula_simulation.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1630010433254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Dado1 dado1 ula_simulation.v(3) " "Verilog HDL Declaration information at ula_simulation.v(3): object \"Dado1\" differs only in case from object \"dado1\" in the same scope" {  } { { "ula_simulation.v" "" { Text "C:/Users/darme/Desktop/ula_simulation/ula_simulation.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1630010433264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Dado2 dado2 ula_simulation.v(4) " "Verilog HDL Declaration information at ula_simulation.v(4): object \"Dado2\" differs only in case from object \"dado2\" in the same scope" {  } { { "ula_simulation.v" "" { Text "C:/Users/darme/Desktop/ula_simulation/ula_simulation.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1630010433264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_simulation.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_simulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_simulation " "Found entity 1: ula_simulation" {  } { { "ula_simulation.v" "" { Text "C:/Users/darme/Desktop/ula_simulation/ula_simulation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1630010433264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1630010433264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula_simulation " "Elaborating entity \"ula_simulation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1630010433404 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clock ula_simulation.v(18) " "Verilog HDL warning at ula_simulation.v(18): assignments to clock create a combinational loop" {  } { { "ula_simulation.v" "" { Text "C:/Users/darme/Desktop/ula_simulation/ula_simulation.v" 18 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1630010433410 "|ula_simulation"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "ula_simulation.v(30) " "Verilog HDL warning at ula_simulation.v(30): ignoring unsupported system task" {  } { { "ula_simulation.v" "" { Text "C:/Users/darme/Desktop/ula_simulation/ula_simulation.v" 30 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1630010433410 "|ula_simulation"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "b ula_simulation.v(1) " "Output port \"b\" at ula_simulation.v(1) has no driver" {  } { { "ula_simulation.v" "" { Text "C:/Users/darme/Desktop/ula_simulation/ula_simulation.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1630010433420 "|ula_simulation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula1 " "Elaborating entity \"ula\" for hierarchy \"ula:ula1\"" {  } { { "ula_simulation.v" "ula1" { Text "C:/Users/darme/Desktop/ula_simulation/ula_simulation.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1630010433748 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ula.v(11) " "Verilog HDL assignment warning at ula.v(11): truncated value with size 32 to match size of target (1)" {  } { { "../ula/ula.v" "" { Text "C:/Users/darme/Desktop/ula/ula.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1630010433758 "|ula_simulation|ula:ula1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "b GND " "Pin \"b\" is stuck at GND" {  } { { "ula_simulation.v" "" { Text "C:/Users/darme/Desktop/ula_simulation/ula_simulation.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1630010434475 "|ula_simulation|b"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1630010434475 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/darme/Desktop/ula_simulation/output_files/ula_simulation.map.smsg " "Generated suppressed messages file C:/Users/darme/Desktop/ula_simulation/output_files/ula_simulation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1630010434884 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1630010435247 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630010435247 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a " "No output dependent on input pin \"a\"" {  } { { "ula_simulation.v" "" { Text "C:/Users/darme/Desktop/ula_simulation/ula_simulation.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1630010436010 "|ula_simulation|a"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1630010436010 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1630010436019 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1630010436019 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1630010436019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1630010436042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 26 17:40:36 2021 " "Processing ended: Thu Aug 26 17:40:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1630010436042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1630010436042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1630010436042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1630010436042 ""}
