<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/project/padiwalcd/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/std/standard_2008.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/std/standard_2008.vhd(9,9-9,17) (VHDL-1014) analyzing package standard
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd(13,9-13,15) (VHDL-1014) analyzing package textio
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd(157,14-157,20) (VHDL-1013) analyzing package body textio
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/std/env_2008.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/std/env_2008.vhd(8,9-8,12) (VHDL-1014) analyzing package env
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd(59,9-59,23) (VHDL-1014) analyzing package std_logic_1164
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd(390,14-390,28) (VHDL-1013) analyzing package body std_logic_1164
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/std_logic_textio.vhdl
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/std_logic_textio.vhdl(47,9-47,25) (VHDL-1014) analyzing package std_logic_textio
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(72,9-72,20) (VHDL-1014) analyzing package numeric_std
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(1770,14-1770,25) (VHDL-1013) analyzing package body numeric_std
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd(58,9-58,29) (VHDL-1014) analyzing package numeric_std_unsigned
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd(679,14-679,34) (VHDL-1013) analyzing package body numeric_std_unsigned
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit.vhdl
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit.vhdl(62,9-62,20) (VHDL-1014) analyzing package numeric_bit
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit-body.vhdl
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit-body.vhdl(60,14-60,25) (VHDL-1013) analyzing package body numeric_bit
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned.vhdl
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned.vhdl(56,9-56,29) (VHDL-1014) analyzing package numeric_bit_unsigned
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned-body.vhdl
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned-body.vhdl(59,14-59,34) (VHDL-1013) analyzing package body numeric_bit_unsigned
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/math_complex.vhdl
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/math_complex.vhdl(55,9-55,21) (VHDL-1014) analyzing package math_complex
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/math_complex-body.vhdl
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/math_complex-body.vhdl(56,14-56,26) (VHDL-1013) analyzing package body math_complex
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/fixed_float_types.vhdl
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/fixed_float_types.vhdl(46,9-46,26) (VHDL-1014) analyzing package fixed_float_types
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg.vhdl
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg.vhdl(52,9-52,26) (VHDL-1014) analyzing package fixed_generic_pkg
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg-body.vhdl
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg-body.vhdl(49,14-49,31) (VHDL-1013) analyzing package body fixed_generic_pkg
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg.vhdl
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg.vhdl(52,9-52,26) (VHDL-1014) analyzing package float_generic_pkg
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg-body.vhdl
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg-body.vhdl(46,14-46,31) (VHDL-1013) analyzing package body float_generic_pkg
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/fixed_pkg.vhdl
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/float_pkg.vhdl
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/ieee_bit_context.vhd
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/ieee_std_context.vhd
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd(25,9-25,23) (VHDL-1014) analyzing package std_logic_misc
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd(179,14-179,28) (VHDL-1013) analyzing package body std_logic_misc
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd(22,9-22,24) (VHDL-1014) analyzing package std_logic_arith
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd(276,14-276,29) (VHDL-1013) analyzing package body std_logic_arith
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v
(VERI-1482) Analyzing Verilog file C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/efb_define_def.v
(VERI-1482) Analyzing Verilog file C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/UFM_WB.v
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/UFM_WB.v(46,10-46,28) (VERI-1328) analyzing included file C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/efb_define_def.v
(VERI-1482) Analyzing Verilog file C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/signal_gen_x16.v
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.vhd
(VHDL-1481) Analyzing VHDL file C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trbnet/trb_net_std.vhd
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trbnet/trb_net_std.vhd(7,9-7,20) (VHDL-1014) analyzing package trb_net_std
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trbnet/trb_net_std.vhd(291,14-291,25) (VHDL-1013) analyzing package body trb_net_std
(VHDL-1481) Analyzing VHDL file C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trbnet/trb_net_components.vhd
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trbnet/trb_net_components.vhd(8,9-8,27) (VHDL-1014) analyzing package trb_net_components
(VHDL-1481) Analyzing VHDL file C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/pll_shifted_clocks.vhd
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/pll_shifted_clocks.vhd(14,8-14,26) (VHDL-1012) analyzing entity pll_shifted_clocks
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/pll_shifted_clocks.vhd(25,14-25,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/fifo_1kx8.vhd
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/fifo_1kx8.vhd(14,8-14,17) (VHDL-1012) analyzing entity fifo_1kx8
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/fifo_1kx8.vhd(30,14-30,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/source/ffarray.vhd
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/source/ffarray.vhd(9,8-9,15) (VHDL-1012) analyzing entity ffarray
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/source/ffarray.vhd(21,14-21,26) (VHDL-1010) analyzing architecture ffarray_arch
(VHDL-1481) Analyzing VHDL file C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/padiwalcd.vhd
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/padiwalcd.vhd(14,8-14,23) (VHDL-1012) analyzing entity panda_dirc_wasa
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/padiwalcd.vhd(39,14-39,34) (VHDL-1010) analyzing architecture panda_dirc_wasa_arch
(VHDL-1481) Analyzing VHDL file C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/source/pwm.vhd
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/source/pwm.vhd(7,8-7,21) (VHDL-1012) analyzing entity pwm_generator
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/source/pwm.vhd(25,14-25,22) (VHDL-1010) analyzing architecture pwm_arch
(VHDL-1481) Analyzing VHDL file C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/source/spi_slave.vhd
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/source/spi_slave.vhd(12,8-12,17) (VHDL-1012) analyzing entity spi_slave
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/source/spi_slave.vhd(37,14-37,28) (VHDL-1010) analyzing architecture spi_slave_arch
(VHDL-1481) Analyzing VHDL file C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/flash.vhd
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/flash.vhd(14,8-14,13) (VHDL-1012) analyzing entity flash
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/flash.vhd(28,14-28,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/flashram.vhd
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/flashram.vhd(14,8-14,16) (VHDL-1012) analyzing entity flashram
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/flashram.vhd(32,14-32,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/pll.vhd
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/pll.vhd(14,8-14,11) (VHDL-1012) analyzing entity pll
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/pll.vhd(24,14-24,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trbnet/trb_net_onewire.vhd
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trbnet/trb_net_onewire.vhd(10,8-10,23) (VHDL-1012) analyzing entity trb_net_onewire
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trbnet/trb_net_onewire.vhd(34,14-34,34) (VHDL-1010) analyzing architecture trb_net_onewire_arch
(VHDL-1481) Analyzing VHDL file C:/Users/lavry/Google Drive/FPGA_programming/padiwa/padiwa_GSI/pulser/lcd_config.vhd
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/padiwa_GSI/pulser/lcd_config.vhd(6,9-6,19) (VHDL-1014) analyzing package lcd_config
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/padiwa_GSI/pulser/lcd_config.vhd(30,14-30,24) (VHDL-1013) analyzing package body lcd_config
(VHDL-1481) Analyzing VHDL file C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/source/lcd.vhd
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/source/lcd.vhd(9,8-9,11) (VHDL-1012) analyzing entity lcd
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/source/lcd.vhd(28,14-28,18) (VHDL-1010) analyzing architecture base
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/padiwalcd.vhd(14,8-14,23) (VHDL-1067) elaborating panda_dirc_wasa(panda_dirc_wasa_arch)
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/pll.vhd(14,8-14,11) (VHDL-1067) elaborating pll_uniq_0(Structure)
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/pll.vhd(110,5-111,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,8-1124,11) (VERI-1018) compiling module VLO_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/pll.vhd(110,5-111,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/pll.vhd(113,5-149,45) (VHDL-1399) going to verilog side to elaborate module EHXPLLJ
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730,8-1730,15) (VERI-1018) compiling module EHXPLLJ_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730,1-1786,10) (VERI-9000) elaborating module 'EHXPLLJ_uniq_1'
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/pll.vhd(113,5-149,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/padiwalcd.vhd(275,1-283,5) (VHDL-1399) going to verilog side to elaborate module OSCH
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,8-1793,12) (VERI-1018) compiling module OSCH_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/padiwalcd.vhd(275,1-283,5) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/source/spi_slave.vhd(12,8-12,17) (VHDL-1067) elaborating spi_slave_uniq_0(spi_slave_arch)
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/flashram.vhd(14,8-14,16) (VHDL-1067) elaborating flashram_uniq_0(Structure)
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/flashram.vhd(113,5-114,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,8-1120,11) (VERI-1018) compiling module VHI_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/flashram.vhd(113,5-114,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/flashram.vhd(116,5-117,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,8-1124,11) (VERI-1018) compiling module VLO_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/flashram.vhd(116,5-117,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/flashram.vhd(119,5-180,26) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_1'
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/flashram.vhd(119,5-180,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/padiwalcd.vhd(394,1-409,7) (VHDL-1399) going to verilog side to elaborate module UFM_WB
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/UFM_WB.v(50,8-50,14) (VERI-1018) compiling module UFM_WB_uniq_1
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/UFM_WB.v(50,1-1179,10) (VERI-9000) elaborating module 'UFM_WB_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1032,1-1035,10) (VERI-9000) elaborating module 'PUR_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(494,1-496,10) (VERI-9000) elaborating module 'GSR_uniq_1'
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/UFM_WB.v(144,4-154,27) (VERI-1231) going to vhdl side to elaborate module flash
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/flash.vhd(14,8-14,13) (VHDL-1067) elaborating flash_uniq_0(Structure)
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/flash.vhd(130,5-131,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,8-1120,11) (VERI-1018) compiling module VHI_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_2'
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/flash.vhd(130,5-131,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/flash.vhd(133,5-134,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,8-1124,11) (VERI-1018) compiling module VLO_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/flash.vhd(133,5-134,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/flash.vhd(136,5-198,29) (VHDL-1399) going to verilog side to elaborate module EFB
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1800,8-1800,11) (VERI-1018) compiling module EFB_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1800,1-1872,10) (VERI-9000) elaborating module 'EFB_uniq_1'
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/flash.vhd(136,5-198,29) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/UFM_WB.v(144,4-154,27) (VERI-1232) back to verilog to continue elaboration
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/padiwalcd.vhd(394,1-409,7) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/source/pwm.vhd(7,8-7,21) (VHDL-1067) elaborating pwm_generator_uniq_0(pwm_arch)
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trbnet/trb_net_onewire.vhd(10,8-10,23) (VHDL-1067) elaborating trb_net_onewire_uniq_0(trb_net_onewire_arch)
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/padiwalcd.vhd(652,1-654,26) (VHDL-1399) going to verilog side to elaborate module signal_gen_x16
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/signal_gen_x16.v(3,8-3,22) (VERI-1018) compiling module signal_gen_x16_uniq_1
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/signal_gen_x16.v(3,1-39,10) (VERI-9000) elaborating module 'signal_gen_x16_uniq_1'
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/padiwalcd.vhd(652,1-654,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/cores/UFM_WB.v(50,1-1179,10) (VERI-9000) elaborating module 'UFM_WB_uniq_1'
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/padiwa/signal_gen_x16.v(3,1-39,10) (VERI-9000) elaborating module 'signal_gen_x16_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730,1-1786,10) (VERI-9000) elaborating module 'EHXPLLJ_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1032,1-1035,10) (VERI-9000) elaborating module 'PUR_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(494,1-496,10) (VERI-9000) elaborating module 'GSR_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1800,1-1872,10) (VERI-9000) elaborating module 'EFB_uniq_1'
INFO - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/source/lcd.vhd(9,8-9,11) (VHDL-1067) elaborating lcd(base)
WARNING - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/source/lcd.vhd(260,8-260,13) (VHDL-1037) case statement does not cover all choices. 'others' clause is needed
WARNING - C:/Users/lavry/Google Drive/FPGA_programming/padiwa/trb3/wasa/source/lcd.vhd(400,16-400,19) (VHDL-1037) case statement does not cover all choices. 'others' clause is needed
Done: design load finished with (0) errors, and (2) warnings

</PRE></BODY></HTML>