--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml decompressor_top.twx decompressor_top.ncd -o
decompressor_top.twr decompressor_top.pcf -ucf decompressor_top.ucf

Design file:              decompressor_top.ncd
Physical constraint file: decompressor_top.pcf
Device,package,speed:     xc3s4000,fg676,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1144 paths analyzed, 118 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.553ns.
--------------------------------------------------------------------------------

Paths for end point sram_vga_controller/dp/cn/r_addr_5 (SLICE_X45Y178.CE), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sram_vga_controller/dp/cn/r_addr_11 (FF)
  Destination:          sram_vga_controller/dp/cn/r_addr_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.534ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.291 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sram_vga_controller/dp/cn/r_addr_11 to sram_vga_controller/dp/cn/r_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y181.XQ     Tcko                  0.720   sram_vga_controller/dp/cn/r_addr<11>
                                                       sram_vga_controller/dp/cn/r_addr_11
    SLICE_X45Y181.F2     net (fanout=3)        1.605   sram_vga_controller/dp/cn/r_addr<11>
    SLICE_X45Y181.COUT   Topcyf                1.027   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_lut<2>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<2>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
    SLICE_X45Y182.CIN    net (fanout=1)        0.000   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
    SLICE_X45Y182.XB     Tcinxb                0.320   sram_vga_controller/dp/cn/count_done_cmp_eq0000
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<4>
    SLICE_X20Y180.F2     net (fanout=3)        2.553   sram_vga_controller/dp/cn/count_done_cmp_eq0000
    SLICE_X20Y180.X      Tilo                  0.608   sram_vga_controller/dp/cn/r_addr_not0001
                                                       sram_vga_controller/dp/cn/r_addr_not00011
    SLICE_X45Y178.CE     net (fanout=10)       3.099   sram_vga_controller/dp/cn/r_addr_not0001
    SLICE_X45Y178.CLK    Tceck                 0.602   sram_vga_controller/dp/cn/r_addr<5>
                                                       sram_vga_controller/dp/cn/r_addr_5
    -------------------------------------------------  ---------------------------
    Total                                     10.534ns (3.277ns logic, 7.257ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sram_vga_controller/dp/cn/r_addr_3 (FF)
  Destination:          sram_vga_controller/dp/cn/r_addr_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.109ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sram_vga_controller/dp/cn/r_addr_3 to sram_vga_controller/dp/cn/r_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y176.XQ     Tcko                  0.720   sram_vga_controller/dp/cn/r_addr<3>
                                                       sram_vga_controller/dp/cn/r_addr_3
    SLICE_X45Y180.G1     net (fanout=3)        1.040   sram_vga_controller/dp/cn/r_addr<3>
    SLICE_X45Y180.COUT   Topcyg                1.039   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<1>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_lut<1>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<1>
    SLICE_X45Y181.CIN    net (fanout=1)        0.000   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<1>
    SLICE_X45Y181.COUT   Tbyp                  0.128   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<2>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
    SLICE_X45Y182.CIN    net (fanout=1)        0.000   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
    SLICE_X45Y182.XB     Tcinxb                0.320   sram_vga_controller/dp/cn/count_done_cmp_eq0000
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<4>
    SLICE_X20Y180.F2     net (fanout=3)        2.553   sram_vga_controller/dp/cn/count_done_cmp_eq0000
    SLICE_X20Y180.X      Tilo                  0.608   sram_vga_controller/dp/cn/r_addr_not0001
                                                       sram_vga_controller/dp/cn/r_addr_not00011
    SLICE_X45Y178.CE     net (fanout=10)       3.099   sram_vga_controller/dp/cn/r_addr_not0001
    SLICE_X45Y178.CLK    Tceck                 0.602   sram_vga_controller/dp/cn/r_addr<5>
                                                       sram_vga_controller/dp/cn/r_addr_5
    -------------------------------------------------  ---------------------------
    Total                                     10.109ns (3.417ns logic, 6.692ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sram_vga_controller/dp/cn/r_addr_7 (FF)
  Destination:          sram_vga_controller/dp/cn/r_addr_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.820ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sram_vga_controller/dp/cn/r_addr_7 to sram_vga_controller/dp/cn/r_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y179.XQ     Tcko                  0.720   sram_vga_controller/dp/cn/r_addr<7>
                                                       sram_vga_controller/dp/cn/r_addr_7
    SLICE_X45Y180.G3     net (fanout=3)        0.751   sram_vga_controller/dp/cn/r_addr<7>
    SLICE_X45Y180.COUT   Topcyg                1.039   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<1>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_lut<1>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<1>
    SLICE_X45Y181.CIN    net (fanout=1)        0.000   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<1>
    SLICE_X45Y181.COUT   Tbyp                  0.128   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<2>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
    SLICE_X45Y182.CIN    net (fanout=1)        0.000   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
    SLICE_X45Y182.XB     Tcinxb                0.320   sram_vga_controller/dp/cn/count_done_cmp_eq0000
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<4>
    SLICE_X20Y180.F2     net (fanout=3)        2.553   sram_vga_controller/dp/cn/count_done_cmp_eq0000
    SLICE_X20Y180.X      Tilo                  0.608   sram_vga_controller/dp/cn/r_addr_not0001
                                                       sram_vga_controller/dp/cn/r_addr_not00011
    SLICE_X45Y178.CE     net (fanout=10)       3.099   sram_vga_controller/dp/cn/r_addr_not0001
    SLICE_X45Y178.CLK    Tceck                 0.602   sram_vga_controller/dp/cn/r_addr<5>
                                                       sram_vga_controller/dp/cn/r_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      9.820ns (3.417ns logic, 6.403ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point sram_vga_controller/dp/cn/r_addr_4 (SLICE_X45Y178.CE), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sram_vga_controller/dp/cn/r_addr_11 (FF)
  Destination:          sram_vga_controller/dp/cn/r_addr_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.534ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.291 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sram_vga_controller/dp/cn/r_addr_11 to sram_vga_controller/dp/cn/r_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y181.XQ     Tcko                  0.720   sram_vga_controller/dp/cn/r_addr<11>
                                                       sram_vga_controller/dp/cn/r_addr_11
    SLICE_X45Y181.F2     net (fanout=3)        1.605   sram_vga_controller/dp/cn/r_addr<11>
    SLICE_X45Y181.COUT   Topcyf                1.027   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_lut<2>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<2>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
    SLICE_X45Y182.CIN    net (fanout=1)        0.000   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
    SLICE_X45Y182.XB     Tcinxb                0.320   sram_vga_controller/dp/cn/count_done_cmp_eq0000
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<4>
    SLICE_X20Y180.F2     net (fanout=3)        2.553   sram_vga_controller/dp/cn/count_done_cmp_eq0000
    SLICE_X20Y180.X      Tilo                  0.608   sram_vga_controller/dp/cn/r_addr_not0001
                                                       sram_vga_controller/dp/cn/r_addr_not00011
    SLICE_X45Y178.CE     net (fanout=10)       3.099   sram_vga_controller/dp/cn/r_addr_not0001
    SLICE_X45Y178.CLK    Tceck                 0.602   sram_vga_controller/dp/cn/r_addr<5>
                                                       sram_vga_controller/dp/cn/r_addr_4
    -------------------------------------------------  ---------------------------
    Total                                     10.534ns (3.277ns logic, 7.257ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sram_vga_controller/dp/cn/r_addr_3 (FF)
  Destination:          sram_vga_controller/dp/cn/r_addr_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.109ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sram_vga_controller/dp/cn/r_addr_3 to sram_vga_controller/dp/cn/r_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y176.XQ     Tcko                  0.720   sram_vga_controller/dp/cn/r_addr<3>
                                                       sram_vga_controller/dp/cn/r_addr_3
    SLICE_X45Y180.G1     net (fanout=3)        1.040   sram_vga_controller/dp/cn/r_addr<3>
    SLICE_X45Y180.COUT   Topcyg                1.039   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<1>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_lut<1>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<1>
    SLICE_X45Y181.CIN    net (fanout=1)        0.000   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<1>
    SLICE_X45Y181.COUT   Tbyp                  0.128   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<2>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
    SLICE_X45Y182.CIN    net (fanout=1)        0.000   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
    SLICE_X45Y182.XB     Tcinxb                0.320   sram_vga_controller/dp/cn/count_done_cmp_eq0000
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<4>
    SLICE_X20Y180.F2     net (fanout=3)        2.553   sram_vga_controller/dp/cn/count_done_cmp_eq0000
    SLICE_X20Y180.X      Tilo                  0.608   sram_vga_controller/dp/cn/r_addr_not0001
                                                       sram_vga_controller/dp/cn/r_addr_not00011
    SLICE_X45Y178.CE     net (fanout=10)       3.099   sram_vga_controller/dp/cn/r_addr_not0001
    SLICE_X45Y178.CLK    Tceck                 0.602   sram_vga_controller/dp/cn/r_addr<5>
                                                       sram_vga_controller/dp/cn/r_addr_4
    -------------------------------------------------  ---------------------------
    Total                                     10.109ns (3.417ns logic, 6.692ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sram_vga_controller/dp/cn/r_addr_7 (FF)
  Destination:          sram_vga_controller/dp/cn/r_addr_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.820ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sram_vga_controller/dp/cn/r_addr_7 to sram_vga_controller/dp/cn/r_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y179.XQ     Tcko                  0.720   sram_vga_controller/dp/cn/r_addr<7>
                                                       sram_vga_controller/dp/cn/r_addr_7
    SLICE_X45Y180.G3     net (fanout=3)        0.751   sram_vga_controller/dp/cn/r_addr<7>
    SLICE_X45Y180.COUT   Topcyg                1.039   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<1>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_lut<1>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<1>
    SLICE_X45Y181.CIN    net (fanout=1)        0.000   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<1>
    SLICE_X45Y181.COUT   Tbyp                  0.128   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<2>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
    SLICE_X45Y182.CIN    net (fanout=1)        0.000   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
    SLICE_X45Y182.XB     Tcinxb                0.320   sram_vga_controller/dp/cn/count_done_cmp_eq0000
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<4>
    SLICE_X20Y180.F2     net (fanout=3)        2.553   sram_vga_controller/dp/cn/count_done_cmp_eq0000
    SLICE_X20Y180.X      Tilo                  0.608   sram_vga_controller/dp/cn/r_addr_not0001
                                                       sram_vga_controller/dp/cn/r_addr_not00011
    SLICE_X45Y178.CE     net (fanout=10)       3.099   sram_vga_controller/dp/cn/r_addr_not0001
    SLICE_X45Y178.CLK    Tceck                 0.602   sram_vga_controller/dp/cn/r_addr<5>
                                                       sram_vga_controller/dp/cn/r_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      9.820ns (3.417ns logic, 6.403ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point sram_vga_controller/dp/cn/r_addr_7 (SLICE_X45Y179.CE), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sram_vga_controller/dp/cn/r_addr_11 (FF)
  Destination:          sram_vga_controller/dp/cn/r_addr_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.534ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.291 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sram_vga_controller/dp/cn/r_addr_11 to sram_vga_controller/dp/cn/r_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y181.XQ     Tcko                  0.720   sram_vga_controller/dp/cn/r_addr<11>
                                                       sram_vga_controller/dp/cn/r_addr_11
    SLICE_X45Y181.F2     net (fanout=3)        1.605   sram_vga_controller/dp/cn/r_addr<11>
    SLICE_X45Y181.COUT   Topcyf                1.027   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_lut<2>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<2>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
    SLICE_X45Y182.CIN    net (fanout=1)        0.000   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
    SLICE_X45Y182.XB     Tcinxb                0.320   sram_vga_controller/dp/cn/count_done_cmp_eq0000
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<4>
    SLICE_X20Y180.F2     net (fanout=3)        2.553   sram_vga_controller/dp/cn/count_done_cmp_eq0000
    SLICE_X20Y180.X      Tilo                  0.608   sram_vga_controller/dp/cn/r_addr_not0001
                                                       sram_vga_controller/dp/cn/r_addr_not00011
    SLICE_X45Y179.CE     net (fanout=10)       3.099   sram_vga_controller/dp/cn/r_addr_not0001
    SLICE_X45Y179.CLK    Tceck                 0.602   sram_vga_controller/dp/cn/r_addr<7>
                                                       sram_vga_controller/dp/cn/r_addr_7
    -------------------------------------------------  ---------------------------
    Total                                     10.534ns (3.277ns logic, 7.257ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sram_vga_controller/dp/cn/r_addr_3 (FF)
  Destination:          sram_vga_controller/dp/cn/r_addr_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.109ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sram_vga_controller/dp/cn/r_addr_3 to sram_vga_controller/dp/cn/r_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y176.XQ     Tcko                  0.720   sram_vga_controller/dp/cn/r_addr<3>
                                                       sram_vga_controller/dp/cn/r_addr_3
    SLICE_X45Y180.G1     net (fanout=3)        1.040   sram_vga_controller/dp/cn/r_addr<3>
    SLICE_X45Y180.COUT   Topcyg                1.039   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<1>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_lut<1>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<1>
    SLICE_X45Y181.CIN    net (fanout=1)        0.000   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<1>
    SLICE_X45Y181.COUT   Tbyp                  0.128   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<2>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
    SLICE_X45Y182.CIN    net (fanout=1)        0.000   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
    SLICE_X45Y182.XB     Tcinxb                0.320   sram_vga_controller/dp/cn/count_done_cmp_eq0000
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<4>
    SLICE_X20Y180.F2     net (fanout=3)        2.553   sram_vga_controller/dp/cn/count_done_cmp_eq0000
    SLICE_X20Y180.X      Tilo                  0.608   sram_vga_controller/dp/cn/r_addr_not0001
                                                       sram_vga_controller/dp/cn/r_addr_not00011
    SLICE_X45Y179.CE     net (fanout=10)       3.099   sram_vga_controller/dp/cn/r_addr_not0001
    SLICE_X45Y179.CLK    Tceck                 0.602   sram_vga_controller/dp/cn/r_addr<7>
                                                       sram_vga_controller/dp/cn/r_addr_7
    -------------------------------------------------  ---------------------------
    Total                                     10.109ns (3.417ns logic, 6.692ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sram_vga_controller/dp/cn/r_addr_7 (FF)
  Destination:          sram_vga_controller/dp/cn/r_addr_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.820ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sram_vga_controller/dp/cn/r_addr_7 to sram_vga_controller/dp/cn/r_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y179.XQ     Tcko                  0.720   sram_vga_controller/dp/cn/r_addr<7>
                                                       sram_vga_controller/dp/cn/r_addr_7
    SLICE_X45Y180.G3     net (fanout=3)        0.751   sram_vga_controller/dp/cn/r_addr<7>
    SLICE_X45Y180.COUT   Topcyg                1.039   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<1>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_lut<1>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<1>
    SLICE_X45Y181.CIN    net (fanout=1)        0.000   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<1>
    SLICE_X45Y181.COUT   Tbyp                  0.128   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<2>
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
    SLICE_X45Y182.CIN    net (fanout=1)        0.000   sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<3>
    SLICE_X45Y182.XB     Tcinxb                0.320   sram_vga_controller/dp/cn/count_done_cmp_eq0000
                                                       sram_vga_controller/dp/cn/count_done_cmp_eq0000_wg_cy<4>
    SLICE_X20Y180.F2     net (fanout=3)        2.553   sram_vga_controller/dp/cn/count_done_cmp_eq0000
    SLICE_X20Y180.X      Tilo                  0.608   sram_vga_controller/dp/cn/r_addr_not0001
                                                       sram_vga_controller/dp/cn/r_addr_not00011
    SLICE_X45Y179.CE     net (fanout=10)       3.099   sram_vga_controller/dp/cn/r_addr_not0001
    SLICE_X45Y179.CLK    Tceck                 0.602   sram_vga_controller/dp/cn/r_addr<7>
                                                       sram_vga_controller/dp/cn/r_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      9.820ns (3.417ns logic, 6.403ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sram_vga_controller/c/f3/out (SLICE_X19Y180.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sram_vga_controller/c/f3/out (FF)
  Destination:          sram_vga_controller/c/f3/out (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.027ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sram_vga_controller/c/f3/out to sram_vga_controller/c/f3/out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y180.YQ     Tcko                  0.576   sram_vga_controller/c/f3/out
                                                       sram_vga_controller/c/f3/out
    SLICE_X19Y180.G4     net (fanout=34)       0.390   sram_vga_controller/c/f3/out
    SLICE_X19Y180.CLK    Tckg        (-Th)    -0.061   sram_vga_controller/c/f3/out
                                                       sram_vga_controller/c/ns_2_or00001
                                                       sram_vga_controller/c/f3/out
    -------------------------------------------------  ---------------------------
    Total                                      1.027ns (0.637ns logic, 0.390ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Paths for end point sram_vga_controller/c/f2/out (SLICE_X18Y180.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sram_vga_controller/c/f1/out (FF)
  Destination:          sram_vga_controller/c/f2/out (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.039ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (0.117 - 0.179)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sram_vga_controller/c/f1/out to sram_vga_controller/c/f2/out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y182.XQ     Tcko                  0.576   sram_vga_controller/c/f1/out
                                                       sram_vga_controller/c/f1/out
    SLICE_X18Y180.G3     net (fanout=12)       0.357   sram_vga_controller/c/f1/out
    SLICE_X18Y180.CLK    Tckg        (-Th)    -0.106   sram_vga_controller/c/f2/out
                                                       sram_vga_controller/c/ns_1_or00001
                                                       sram_vga_controller/c/f2/out
    -------------------------------------------------  ---------------------------
    Total                                      1.039ns (0.682ns logic, 0.357ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------

Paths for end point sram_vga_controller/c/f3/out (SLICE_X19Y180.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sram_vga_controller/c/f2/out (FF)
  Destination:          sram_vga_controller/c/f3/out (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sram_vga_controller/c/f2/out to sram_vga_controller/c/f3/out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y180.YQ     Tcko                  0.576   sram_vga_controller/c/f2/out
                                                       sram_vga_controller/c/f2/out
    SLICE_X19Y180.G3     net (fanout=32)       0.473   sram_vga_controller/c/f2/out
    SLICE_X19Y180.CLK    Tckg        (-Th)    -0.061   sram_vga_controller/c/f3/out
                                                       sram_vga_controller/c/ns_2_or00001
                                                       sram_vga_controller/c/f3/out
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.637ns logic, 0.473ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.786ns (Tcl)
  Physical resource: sram_vga_controller/dp/r0/data_out<11>/CLK
  Logical resource: sram_vga_controller/dp/r0/data_out_11/CK
  Location pin: SLICE_X10Y176.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.428ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.786ns (Tch)
  Physical resource: sram_vga_controller/dp/r0/data_out<11>/CLK
  Logical resource: sram_vga_controller/dp/r0/data_out_11/CK
  Location pin: SLICE_X10Y176.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.786ns (Tcl)
  Physical resource: sram_vga_controller/dp/r0/data_out<11>/CLK
  Logical resource: sram_vga_controller/dp/r0/data_out_10/CK
  Location pin: SLICE_X10Y176.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.553|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1144 paths, 0 nets, and 192 connections

Design statistics:
   Minimum period:  10.553ns{1}   (Maximum frequency:  94.760MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 31 20:00:56 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 207 MB



