Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Comp.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Comp.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Comp"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : Comp
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Comp.v" in library work
Module <Comp> compiled
No errors in compilation
Analysis of file <"Comp.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Comp> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Comp>.
Module <Comp> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Comp>.
    Related source file is "Comp.v".
    Found 9x2-bit multiplier for signal <$mult0000> created at line 65.
    Found 9x3-bit multiplier for signal <$mult0001> created at line 73.
    Found 9x3-bit multiplier for signal <$mult0002> created at line 77.
    Found 9x3-bit multiplier for signal <$mult0003> created at line 81.
    Found 9x4-bit multiplier for signal <$mult0004> created at line 89.
    Found 9x4-bit multiplier for signal <$mult0005> created at line 93.
    Found 14-bit comparator lessequal for signal <rvSenal_Barquito_D$cmp_le0000> created at line 65.
    Found 14-bit comparator lessequal for signal <rvSenal_Barquito_D$cmp_le0001> created at line 69.
    Found 14-bit comparator lessequal for signal <rvSenal_Barquito_D$cmp_le0002> created at line 73.
    Found 14-bit comparator lessequal for signal <rvSenal_Barquito_D$cmp_le0003> created at line 77.
    Found 14-bit comparator lessequal for signal <rvSenal_Barquito_D$cmp_le0004> created at line 81.
    Found 14-bit comparator lessequal for signal <rvSenal_Barquito_D$cmp_le0005> created at line 85.
    Found 14-bit comparator lessequal for signal <rvSenal_Barquito_D$cmp_le0006> created at line 89.
    Found 14-bit comparator lessequal for signal <rvSenal_Barquito_D$cmp_le0007> created at line 93.
    Found 14-bit comparator less for signal <rvSenal_Barquito_D$cmp_lt0000> created at line 57.
    Found 14-bit comparator less for signal <rvSenal_Barquito_D$cmp_lt0001> created at line 61.
    Found 4-bit register for signal <rvSenal_Barquito_Q>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   6 Multiplier(s).
	inferred  10 Comparator(s).
Unit <Comp> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 6
 9x2-bit multiplier                                    : 1
 9x3-bit multiplier                                    : 3
 9x4-bit multiplier                                    : 2
# Registers                                            : 1
 4-bit register                                        : 1
# Comparators                                          : 10
 14-bit comparator less                                : 2
 14-bit comparator lessequal                           : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 6
 9x2-bit multiplier                                    : 1
 9x3-bit multiplier                                    : 3
 9x4-bit multiplier                                    : 2
# Registers                                            : 4
 Flip-Flops                                            : 4
# Comparators                                          : 10
 14-bit comparator less                                : 2
 14-bit comparator lessequal                           : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Comp> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Comp, actual ratio is 9.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Comp.ngr
Top Level Output File Name         : Comp
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 30

Cell Usage :
# BELS                             : 323
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 1
#      LUT2                        : 127
#      LUT3                        : 9
#      LUT4                        : 17
#      MUXCY                       : 141
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 19
# FlipFlops/Latches                : 4
#      FDRE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 25
#      OBUF                        : 4
# MULTs                            : 4
#      MULT18X18SIO                : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       84  out of    960     8%  
 Number of 4 input LUTs:                157  out of   1920     8%  
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of     83    36%  
    IOB Flip Flops:                       4
 Number of MULT18X18SIOs:                 4  out of      4   100%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
iClk                               | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 13.668ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'iClk'
  Total number of paths / destination ports: 8195 / 12
-------------------------------------------------------------------------
Offset:              13.668ns (Levels of Logic = 11)
  Source:            ivCVP<1> (PAD)
  Destination:       rvSenal_Barquito_Q_0 (FF)
  Destination Clock: iClk rising

  Data Path: ivCVP<1> to rvSenal_Barquito_Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.218   1.051  ivCVP_1_IBUF (ivCVP_1_IBUF)
     MULT18X18SIO:A1->P10    1   4.602   0.595  Mmult__mult0004 (_mult0004<10>)
     LUT2:I0->O            1   0.704   0.000  Mcompar_rvSenal_Barquito_D_cmp_le0006_lut<10> (Mcompar_rvSenal_Barquito_D_cmp_le0006_lut<10>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_rvSenal_Barquito_D_cmp_le0006_cy<10> (Mcompar_rvSenal_Barquito_D_cmp_le0006_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_rvSenal_Barquito_D_cmp_le0006_cy<11> (Mcompar_rvSenal_Barquito_D_cmp_le0006_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_rvSenal_Barquito_D_cmp_le0006_cy<12> (Mcompar_rvSenal_Barquito_D_cmp_le0006_cy<12>)
     MUXCY:CI->O           2   0.459   0.622  Mcompar_rvSenal_Barquito_D_cmp_le0006_cy<13> (rvSenal_Barquito_D_cmp_le0006)
     LUT3:I0->O            1   0.704   0.595  rvSenal_Barquito_D<0>5 (rvSenal_Barquito_D<0>5)
     LUT4:I0->O            1   0.704   0.000  rvSenal_Barquito_D<0>65_SW02 (rvSenal_Barquito_D<0>65_SW01)
     MUXF5:I0->O           1   0.321   0.499  rvSenal_Barquito_D<0>65_SW0_f5 (N20)
     LUT4:I1->O            1   0.704   0.000  rvSenal_Barquito_D<0>65 (rvSenal_Barquito_D<0>)
     FDRE:D                    0.308          rvSenal_Barquito_Q_0
    ----------------------------------------
    Total                     13.668ns (10.306ns logic, 3.362ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iClk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            rvSenal_Barquito_Q_3 (FF)
  Destination:       ovSenal_Barquito<3> (PAD)
  Source Clock:      iClk rising

  Data Path: rvSenal_Barquito_Q_3 to ovSenal_Barquito<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.591   0.420  rvSenal_Barquito_Q_3 (rvSenal_Barquito_Q_3)
     OBUF:I->O                 3.272          ovSenal_Barquito_3_OBUF (ovSenal_Barquito<3>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.92 secs
 
--> 

Total memory usage is 309856 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

