// Generated by CIRCT unknown git version
module cl_state_machine(	// file.cleaned.mlir:2:3
  input  [31:0] instruction_i,	// file.cleaned.mlir:2:34
  input  [1:0]  state_i,	// file.cleaned.mlir:2:59
  input         net_pc_write_cmd_idle_i,	// file.cleaned.mlir:2:77
                stall_i,	// file.cleaned.mlir:2:111
  output [1:0]  state_o	// file.cleaned.mlir:2:130
);

  wire N11;	// file.cleaned.mlir:22:11
  wire N8;	// file.cleaned.mlir:21:11
  wire N5;	// file.cleaned.mlir:20:11
  wire N4;	// file.cleaned.mlir:19:11
  assign N4 = ~(state_i[1]);	// file.cleaned.mlir:8:10, :19:11
  assign N5 = ~(state_i[0]);	// file.cleaned.mlir:10:10, :20:11
  assign N8 = ~(state_i[1] | N5);	// file.cleaned.mlir:8:10, :9:10, :20:11, :21:11
  assign N11 = ~(N4 | state_i[0]);	// file.cleaned.mlir:10:10, :12:10, :19:11, :22:11
  assign state_o =
    (|state_i)
      ? (N8 ? 2'h1 : (&state_i) ? 2'h3 : {2{N11}})
      : {1'h0, net_pc_write_cmd_idle_i};	// file.cleaned.mlir:4:14, :5:15, :7:14, :11:10, :13:10, :14:10, :15:10, :16:10, :17:10, :18:11, :21:11, :22:11, :23:5
endmodule

