<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file fpga13_impl1.ncd.
Design name: FPGA10
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA756
Performance: 8
Loading device for application trce from file 'sa5p85.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.40.
Performance Hardware Data Status:   Final          Version 50.1.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.9.1.119</big></U></B>
Tue Jun 27 14:35:13 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o FPGA13_impl1.twr -gui -msgset C:/Cu_Suicide_Heat_Test/FPGA13/promote.xml FPGA13_impl1.ncd FPGA13_impl1.prf 
Design file:     fpga13_impl1.ncd
Preference file: fpga13_impl1.prf
Device,speed:    LFE5U-85F,8
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "CLK_c" 100.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "clk_50" 50.000000 MHz (0 errors)</A></LI>            453 items scored, 0 timing errors detected.
Report:  140.017MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY NET "clk125" 125.000000 MHz (0 errors)</A></LI>            846 items scored, 0 timing errors detected.
Report:  134.862MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_3' Target='right'>FREQUENCY PORT "CLK" 100.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  200.000MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   1.500 V (Bank 1, defined by PAR)
                   1.500 V (Bank 2, defined by PAR)
                   1.500 V (Bank 3, defined by PAR)
                   1.500 V (Bank 4, defined by PAR)
                   1.500 V (Bank 6, defined by PAR)



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "CLK_c" 100.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "clk_50" 50.000000 MHz ;
            453 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 12.858ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IL68_50_fast_0io[1]  (from clk_50 +)
   Destination:    FF         Data in        error_dect_IL68_0io[0]  (to clk_50 +)

   Delay:               7.029ns  (18.0% logic, 82.0% route), 6 logic levels.

 Constraint Details:

      7.029ns physical path delay IL68[1]_MGIOL to error_dect_50[0]_MGIOL meets
     20.000ns delay constraint less
      0.000ns skew and
      0.113ns DO_SET requirement (totaling 19.887ns) by 12.858ns

 Physical Path Details:

      Data path IL68[1]_MGIOL to error_dect_50[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.364   IOL_L56C.CLK to  IOL_L56C.INFF IL68[1]_MGIOL (from clk_50)
ROUTE         2     2.448  IOL_L56C.INFF to      R87C4D.B0 IL68_50_fast[1]
CTOF_DEL    ---     0.180      R87C4D.B0 to      R87C4D.F0 SLICE_155
ROUTE         2     0.297      R87C4D.F0 to      R87C4B.C1 N_955_6
CTOF_DEL    ---     0.180      R87C4B.C1 to      R87C4B.F1 SLICE_83
ROUTE         1     0.747      R87C4B.F1 to      R88C5C.B0 m13_i_0_N_5L7
CTOF_DEL    ---     0.180      R88C5C.B0 to      R88C5C.F0 SLICE_41
ROUTE         1     0.903      R88C5C.F0 to      R87C4C.B1 error_dect_IL68_32_0_.m13_i_0
CTOF_DEL    ---     0.180      R87C4C.B1 to      R87C4C.F1 SLICE_51
ROUTE         1     0.577      R87C4C.F1 to      R89C4D.B0 error_dect_IL68_32_0_.N_949_i_1
CTOF_DEL    ---     0.180      R89C4D.B0 to      R89C4D.F0 SLICE_148
ROUTE         1     0.793      R89C4D.F0 to *_B11B.TXDATA0 N_949_i (to clk_50)
                  --------
                    7.029   (18.0% logic, 82.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to IL68[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     2.275  PLL_TR0.CLKOP to   IOL_L56C.CLK clk_50
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to error_dect_50[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     2.275  PLL_TR0.CLKOP to   IOL_B11B.CLK clk_50
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.147ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IL68_50_0io[10]  (from clk_50 +)
   Destination:    FF         Data in        error_dect_IL68_0io[0]  (to clk_50 +)

   Delay:               6.740ns  (18.8% logic, 81.2% route), 6 logic levels.

 Constraint Details:

      6.740ns physical path delay IL68[10]_MGIOL to error_dect_50[0]_MGIOL meets
     20.000ns delay constraint less
      0.000ns skew and
      0.113ns DO_SET requirement (totaling 19.887ns) by 13.147ns

 Physical Path Details:

      Data path IL68[10]_MGIOL to error_dect_50[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.364   IOL_L68D.CLK to  IOL_L68D.INFF IL68[10]_MGIOL (from clk_50)
ROUTE         5     1.686  IOL_L68D.INFF to      R87C4B.A0 IL68_50[10]
CTOF_DEL    ---     0.180      R87C4B.A0 to      R87C4B.F0 SLICE_83
ROUTE         2     0.770      R87C4B.F0 to      R87C4B.B1 error_dect_IL68_32_0_.m13_i_a2_13_0
CTOF_DEL    ---     0.180      R87C4B.B1 to      R87C4B.F1 SLICE_83
ROUTE         1     0.747      R87C4B.F1 to      R88C5C.B0 m13_i_0_N_5L7
CTOF_DEL    ---     0.180      R88C5C.B0 to      R88C5C.F0 SLICE_41
ROUTE         1     0.903      R88C5C.F0 to      R87C4C.B1 error_dect_IL68_32_0_.m13_i_0
CTOF_DEL    ---     0.180      R87C4C.B1 to      R87C4C.F1 SLICE_51
ROUTE         1     0.577      R87C4C.F1 to      R89C4D.B0 error_dect_IL68_32_0_.N_949_i_1
CTOF_DEL    ---     0.180      R89C4D.B0 to      R89C4D.F0 SLICE_148
ROUTE         1     0.793      R89C4D.F0 to *_B11B.TXDATA0 N_949_i (to clk_50)
                  --------
                    6.740   (18.8% logic, 81.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to IL68[10]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     2.275  PLL_TR0.CLKOP to   IOL_L68D.CLK clk_50
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to error_dect_50[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     2.275  PLL_TR0.CLKOP to   IOL_B11B.CLK clk_50
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.191ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IL68_50_0io[12]  (from clk_50 +)
   Destination:    FF         Data in        error_dect_IL68_0io[0]  (to clk_50 +)

   Delay:               6.696ns  (18.9% logic, 81.1% route), 6 logic levels.

 Constraint Details:

      6.696ns physical path delay IL68[12]_MGIOL to error_dect_50[0]_MGIOL meets
     20.000ns delay constraint less
      0.000ns skew and
      0.113ns DO_SET requirement (totaling 19.887ns) by 13.191ns

 Physical Path Details:

      Data path IL68[12]_MGIOL to error_dect_50[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.364   IOL_L68B.CLK to  IOL_L68B.INFF IL68[12]_MGIOL (from clk_50)
ROUTE         3     1.675  IOL_L68B.INFF to      R87C3C.B0 IL68_50[12]
CTOF_DEL    ---     0.180      R87C3C.B0 to      R87C3C.F0 SLICE_107
ROUTE         4     0.737      R87C3C.F0 to      R87C4B.A1 error_dect_IL6857_11
CTOF_DEL    ---     0.180      R87C4B.A1 to      R87C4B.F1 SLICE_83
ROUTE         1     0.747      R87C4B.F1 to      R88C5C.B0 m13_i_0_N_5L7
CTOF_DEL    ---     0.180      R88C5C.B0 to      R88C5C.F0 SLICE_41
ROUTE         1     0.903      R88C5C.F0 to      R87C4C.B1 error_dect_IL68_32_0_.m13_i_0
CTOF_DEL    ---     0.180      R87C4C.B1 to      R87C4C.F1 SLICE_51
ROUTE         1     0.577      R87C4C.F1 to      R89C4D.B0 error_dect_IL68_32_0_.N_949_i_1
CTOF_DEL    ---     0.180      R89C4D.B0 to      R89C4D.F0 SLICE_148
ROUTE         1     0.793      R89C4D.F0 to *_B11B.TXDATA0 N_949_i (to clk_50)
                  --------
                    6.696   (18.9% logic, 81.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to IL68[12]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     2.275  PLL_TR0.CLKOP to   IOL_L68B.CLK clk_50
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to error_dect_50[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     2.275  PLL_TR0.CLKOP to   IOL_B11B.CLK clk_50
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.653ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IL07_50_0io[23]  (from clk_50 +)
   Destination:    FF         Data in        error_dect_IL07_0io[0]  (to clk_50 +)

   Delay:               6.234ns  (17.4% logic, 82.6% route), 5 logic levels.

 Constraint Details:

      6.234ns physical path delay IL07[23]_MGIOL to error_dect_50[3]_MGIOL meets
     20.000ns delay constraint less
      0.000ns skew and
      0.113ns DO_SET requirement (totaling 19.887ns) by 13.653ns

 Physical Path Details:

      Data path IL07[23]_MGIOL to error_dect_50[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.364   IOL_T65A.CLK to  IOL_T65A.INFF IL07[23]_MGIOL (from clk_50)
ROUTE         5     2.440  IOL_T65A.INFF to      R2C19D.B0 IL07_50[23]
CTOF_DEL    ---     0.180      R2C19D.B0 to      R2C19D.F0 SLICE_176
ROUTE         1     0.458      R2C19D.F0 to      R2C17D.C1 error_dect_IL07_0io_RNO_26[0]
CTOF_DEL    ---     0.180      R2C17D.C1 to      R2C17D.F1 SLICE_96
ROUTE         1     0.748      R2C17D.F1 to      R3C18B.A0 error_dect_IL07_0io_RNO_10[0]
CTOF_DEL    ---     0.180      R3C18B.A0 to      R3C18B.F0 SLICE_147
ROUTE         1     0.598      R3C18B.F0 to      R3C20A.C1 error_dect_IL07_0io_RNO_3[0]
CTOF_DEL    ---     0.180      R3C20A.C1 to      R3C20A.F1 SLICE_115
ROUTE         1     0.906      R3C20A.F1 to *_T27A.TXDATA0 N_902_i (to clk_50)
                  --------
                    6.234   (17.4% logic, 82.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to IL07[23]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     2.275  PLL_TR0.CLKOP to   IOL_T65A.CLK clk_50
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to error_dect_50[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     2.275  PLL_TR0.CLKOP to   IOL_T27A.CLK clk_50
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.680ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IL07_50_0io[23]  (from clk_50 +)
   Destination:    FF         Data in        error_dect_IL07_0io[0]  (to clk_50 +)

   Delay:               6.207ns  (20.4% logic, 79.6% route), 6 logic levels.

 Constraint Details:

      6.207ns physical path delay IL07[23]_MGIOL to error_dect_50[3]_MGIOL meets
     20.000ns delay constraint less
      0.000ns skew and
      0.113ns DO_SET requirement (totaling 19.887ns) by 13.680ns

 Physical Path Details:

      Data path IL07[23]_MGIOL to error_dect_50[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.364   IOL_T65A.CLK to  IOL_T65A.INFF IL07[23]_MGIOL (from clk_50)
ROUTE         5     2.451  IOL_T65A.INFF to      R2C18D.B0 IL07_50[23]
CTOF_DEL    ---     0.180      R2C18D.B0 to      R2C18D.F0 SLICE_97
ROUTE         1     0.290      R2C18D.F0 to      R2C18D.C1 m15_8
CTOF_DEL    ---     0.180      R2C18D.C1 to      R2C18D.F1 SLICE_97
ROUTE         1     0.578      R2C18D.F1 to      R2C20C.A1 error_dect_IL07_0io_RNO_15[0]
CTOF_DEL    ---     0.180      R2C20C.A1 to      R2C20C.F1 SLICE_95
ROUTE         1     0.578      R2C20C.F1 to      R3C20A.A0 error_dect_IL07_0io_RNO_4[0]
CTOF_DEL    ---     0.180      R3C20A.A0 to      R3C20A.F0 SLICE_115
ROUTE         1     0.140      R3C20A.F0 to      R3C20A.D1 N_18_0
CTOF_DEL    ---     0.180      R3C20A.D1 to      R3C20A.F1 SLICE_115
ROUTE         1     0.906      R3C20A.F1 to *_T27A.TXDATA0 N_902_i (to clk_50)
                  --------
                    6.207   (20.4% logic, 79.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to IL07[23]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     2.275  PLL_TR0.CLKOP to   IOL_T65A.CLK clk_50
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to error_dect_50[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     2.275  PLL_TR0.CLKOP to   IOL_T27A.CLK clk_50
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.701ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IL68_50[2]  (from clk_50 +)
   Destination:    FF         Data in        error_dect_IL68_0io[0]  (to clk_50 +)

   Delay:               6.266ns  (20.6% logic, 79.4% route), 6 logic levels.

 Constraint Details:

      6.266ns physical path delay SLICE_15 to error_dect_50[0]_MGIOL meets
     20.000ns delay constraint less
     -0.080ns skew and
      0.113ns DO_SET requirement (totaling 19.967ns) by 13.701ns

 Physical Path Details:

      Data path SLICE_15 to error_dect_50[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393     R75C2D.CLK to      R75C2D.Q1 SLICE_15 (from clk_50)
ROUTE         3     1.274      R75C2D.Q1 to      R88C4A.A0 IL68_50[2]
CTOF_DEL    ---     0.180      R88C4A.A0 to      R88C4A.F0 SLICE_59
ROUTE         4     0.679      R88C4A.F0 to      R87C4B.D1 m13_i_a2_7
CTOF_DEL    ---     0.180      R87C4B.D1 to      R87C4B.F1 SLICE_83
ROUTE         1     0.747      R87C4B.F1 to      R88C5C.B0 m13_i_0_N_5L7
CTOF_DEL    ---     0.180      R88C5C.B0 to      R88C5C.F0 SLICE_41
ROUTE         1     0.903      R88C5C.F0 to      R87C4C.B1 error_dect_IL68_32_0_.m13_i_0
CTOF_DEL    ---     0.180      R87C4C.B1 to      R87C4C.F1 SLICE_51
ROUTE         1     0.577      R87C4C.F1 to      R89C4D.B0 error_dect_IL68_32_0_.N_949_i_1
CTOF_DEL    ---     0.180      R89C4D.B0 to      R89C4D.F0 SLICE_148
ROUTE         1     0.793      R89C4D.F0 to *_B11B.TXDATA0 N_949_i (to clk_50)
                  --------
                    6.266   (20.6% logic, 79.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     2.195  PLL_TR0.CLKOP to     R75C2D.CLK clk_50
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to error_dect_50[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     2.275  PLL_TR0.CLKOP to   IOL_B11B.CLK clk_50
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.737ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IL68_50_fast_0io[2]  (from clk_50 +)
   Destination:    FF         Data in        error_dect_IL68_0io[0]  (to clk_50 +)

   Delay:               6.150ns  (20.6% logic, 79.4% route), 6 logic levels.

 Constraint Details:

      6.150ns physical path delay IL68[2]_MGIOL to error_dect_50[0]_MGIOL meets
     20.000ns delay constraint less
      0.000ns skew and
      0.113ns DO_SET requirement (totaling 19.887ns) by 13.737ns

 Physical Path Details:

      Data path IL68[2]_MGIOL to error_dect_50[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.364   IOL_L56D.CLK to  IOL_L56D.INFF IL68[2]_MGIOL (from clk_50)
ROUTE         1     2.103  IOL_L56D.INFF to      R88C5A.B1 IL68_50_fast[2]
CTOF_DEL    ---     0.180      R88C5A.B1 to      R88C5A.F1 SLICE_36
ROUTE         1     0.409      R88C5A.F1 to      R88C5B.B0 m13_i_a2_6_6_N_3L3_0
CTOF_DEL    ---     0.180      R88C5B.B0 to      R88C5B.F0 SLICE_122
ROUTE         1     0.593      R88C5B.F0 to      R88C4C.A1 m13_i_a2_6_6_N_5L7
CTOF_DEL    ---     0.180      R88C4C.A1 to      R88C4C.F1 SLICE_91
ROUTE         1     0.410      R88C4C.F1 to      R88C4B.A1 error_dect_IL68_32_0_.m13_i_a2_6_6
CTOF_DEL    ---     0.180      R88C4B.A1 to      R88C4B.F1 SLICE_52
ROUTE         1     0.578      R88C4B.F1 to      R89C4D.A0 error_dect_IL68_32_0_.m13_i_1
CTOF_DEL    ---     0.180      R89C4D.A0 to      R89C4D.F0 SLICE_148
ROUTE         1     0.793      R89C4D.F0 to *_B11B.TXDATA0 N_949_i (to clk_50)
                  --------
                    6.150   (20.6% logic, 79.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to IL68[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     2.275  PLL_TR0.CLKOP to   IOL_L56D.CLK clk_50
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to error_dect_50[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     2.275  PLL_TR0.CLKOP to   IOL_B11B.CLK clk_50
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.738ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IL07_50_0io[23]  (from clk_50 +)
   Destination:    FF         Data in        error_dect_IL07_0io[0]  (to clk_50 +)

   Delay:               6.149ns  (17.6% logic, 82.4% route), 5 logic levels.

 Constraint Details:

      6.149ns physical path delay IL07[23]_MGIOL to error_dect_50[3]_MGIOL meets
     20.000ns delay constraint less
      0.000ns skew and
      0.113ns DO_SET requirement (totaling 19.887ns) by 13.738ns

 Physical Path Details:

      Data path IL07[23]_MGIOL to error_dect_50[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.364   IOL_T65A.CLK to  IOL_T65A.INFF IL07[23]_MGIOL (from clk_50)
ROUTE         5     2.440  IOL_T65A.INFF to      R2C19C.B0 IL07_50[23]
CTOF_DEL    ---     0.180      R2C19C.B0 to      R2C19C.F0 SLICE_164
ROUTE         1     0.290      R2C19C.F0 to      R2C19A.C1 error_dect_IL07_0io_RNO_17[0]
CTOF_DEL    ---     0.180      R2C19A.C1 to      R2C19A.F1 SLICE_82
ROUTE         1     0.887      R2C19A.F1 to      R3C20C.B0 error_dect_IL07_0io_RNO_6[0]
CTOF_DEL    ---     0.180      R3C20C.B0 to      R3C20C.F0 SLICE_113
ROUTE         1     0.542      R3C20C.F0 to      R3C20A.B1 error_dect_IL07_0io_RNO_1[0]
CTOF_DEL    ---     0.180      R3C20A.B1 to      R3C20A.F1 SLICE_115
ROUTE         1     0.906      R3C20A.F1 to *_T27A.TXDATA0 N_902_i (to clk_50)
                  --------
                    6.149   (17.6% logic, 82.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to IL07[23]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     2.275  PLL_TR0.CLKOP to   IOL_T65A.CLK clk_50
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to error_dect_50[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     2.275  PLL_TR0.CLKOP to   IOL_T27A.CLK clk_50
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.757ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IL68_50_0io[8]  (from clk_50 +)
   Destination:    FF         Data in        error_dect_IL68_0io[0]  (to clk_50 +)

   Delay:               6.130ns  (20.6% logic, 79.4% route), 6 logic levels.

 Constraint Details:

      6.130ns physical path delay IL68[8]_MGIOL to error_dect_50[0]_MGIOL meets
     20.000ns delay constraint less
      0.000ns skew and
      0.113ns DO_SET requirement (totaling 19.887ns) by 13.757ns

 Physical Path Details:

      Data path IL68[8]_MGIOL to error_dect_50[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.364   IOL_L80B.CLK to  IOL_L80B.INFF IL68[8]_MGIOL (from clk_50)
ROUTE         5     1.076  IOL_L80B.INFF to      R87C4B.C0 IL68_50[8]
CTOF_DEL    ---     0.180      R87C4B.C0 to      R87C4B.F0 SLICE_83
ROUTE         2     0.770      R87C4B.F0 to      R87C4B.B1 error_dect_IL68_32_0_.m13_i_a2_13_0
CTOF_DEL    ---     0.180      R87C4B.B1 to      R87C4B.F1 SLICE_83
ROUTE         1     0.747      R87C4B.F1 to      R88C5C.B0 m13_i_0_N_5L7
CTOF_DEL    ---     0.180      R88C5C.B0 to      R88C5C.F0 SLICE_41
ROUTE         1     0.903      R88C5C.F0 to      R87C4C.B1 error_dect_IL68_32_0_.m13_i_0
CTOF_DEL    ---     0.180      R87C4C.B1 to      R87C4C.F1 SLICE_51
ROUTE         1     0.577      R87C4C.F1 to      R89C4D.B0 error_dect_IL68_32_0_.N_949_i_1
CTOF_DEL    ---     0.180      R89C4D.B0 to      R89C4D.F0 SLICE_148
ROUTE         1     0.793      R89C4D.F0 to *_B11B.TXDATA0 N_949_i (to clk_50)
                  --------
                    6.130   (20.6% logic, 79.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to IL68[8]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     2.275  PLL_TR0.CLKOP to   IOL_L80B.CLK clk_50
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to error_dect_50[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     2.275  PLL_TR0.CLKOP to   IOL_B11B.CLK clk_50
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.805ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IL68_50_0io[14]  (from clk_50 +)
   Destination:    FF         Data in        error_dect_IL68_0io[0]  (to clk_50 +)

   Delay:               6.082ns  (20.8% logic, 79.2% route), 6 logic levels.

 Constraint Details:

      6.082ns physical path delay IL68[14]_MGIOL to error_dect_50[0]_MGIOL meets
     20.000ns delay constraint less
      0.000ns skew and
      0.113ns DO_SET requirement (totaling 19.887ns) by 13.805ns

 Physical Path Details:

      Data path IL68[14]_MGIOL to error_dect_50[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.364   IOL_L92D.CLK to  IOL_L92D.INFF IL68[14]_MGIOL (from clk_50)
ROUTE         3     1.061  IOL_L92D.INFF to      R87C3C.A0 IL68_50[14]
CTOF_DEL    ---     0.180      R87C3C.A0 to      R87C3C.F0 SLICE_107
ROUTE         4     0.737      R87C3C.F0 to      R87C4B.A1 error_dect_IL6857_11
CTOF_DEL    ---     0.180      R87C4B.A1 to      R87C4B.F1 SLICE_83
ROUTE         1     0.747      R87C4B.F1 to      R88C5C.B0 m13_i_0_N_5L7
CTOF_DEL    ---     0.180      R88C5C.B0 to      R88C5C.F0 SLICE_41
ROUTE         1     0.903      R88C5C.F0 to      R87C4C.B1 error_dect_IL68_32_0_.m13_i_0
CTOF_DEL    ---     0.180      R87C4C.B1 to      R87C4C.F1 SLICE_51
ROUTE         1     0.577      R87C4C.F1 to      R89C4D.B0 error_dect_IL68_32_0_.N_949_i_1
CTOF_DEL    ---     0.180      R89C4D.B0 to      R89C4D.F0 SLICE_148
ROUTE         1     0.793      R89C4D.F0 to *_B11B.TXDATA0 N_949_i (to clk_50)
                  --------
                    6.082   (20.8% logic, 79.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to IL68[14]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     2.275  PLL_TR0.CLKOP to   IOL_L92D.CLK clk_50
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to error_dect_50[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     2.275  PLL_TR0.CLKOP to   IOL_B11B.CLK clk_50
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

Report:  140.017MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "clk125" 125.000000 MHz ;
            846 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.585ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IL68_125_fast_0io[44]  (from clk125 +)
   Destination:    FF         Data in        error_dect_IL68_0io[1]  (to clk125 +)

   Delay:               7.302ns  (19.8% logic, 80.2% route), 7 logic levels.

 Constraint Details:

      7.302ns physical path delay IL68[69]_MGIOL to error_dect_125[0]_MGIOL meets
      8.000ns delay constraint less
      0.000ns skew and
      0.113ns DO_SET requirement (totaling 7.887ns) by 0.585ns

 Physical Path Details:

      Data path IL68[69]_MGIOL to error_dect_125[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.364   IOL_L47A.CLK to  IOL_L47A.INFF IL68[69]_MGIOL (from clk125)
ROUTE         1     1.343  IOL_L47A.INFF to      R63C2A.C0 IL68_125_fast[44]
CTOF_DEL    ---     0.180      R63C2A.C0 to      R63C2A.F0 SLICE_162
ROUTE         1     0.644      R63C2A.F0 to      R66C2A.C1 error_dect_IL68_0io_RNO_50[1]
CTOF_DEL    ---     0.180      R66C2A.C1 to      R66C2A.F1 SLICE_132
ROUTE         1     0.323      R66C2A.F1 to      R67C2B.D1 error_dect_IL68_0io_RNO_38[1]
CTOF_DEL    ---     0.180      R67C2B.D1 to      R67C2B.F1 SLICE_73
ROUTE         1     0.748      R67C2B.F1 to      R65C4C.A1 error_dect_IL68_0io_RNO_17[1]
CTOF_DEL    ---     0.180      R65C4C.A1 to      R65C4C.F1 SLICE_112
ROUTE         1     0.578      R65C4C.F1 to      R65C3C.A1 m41_i_0
CTOF_DEL    ---     0.180      R65C3C.A1 to      R65C3C.F1 SLICE_119
ROUTE         1     0.448      R65C3C.F1 to      R65C5D.D0 error_dect_IL68_0io_RNO_0[1]
CTOF_DEL    ---     0.180      R65C5D.D0 to      R65C5D.F0 SLICE_42
ROUTE         1     1.774      R65C5D.F0 to *_B11A.TXDATA0 N_999_i (to clk125)
                  --------
                    7.302   (19.8% logic, 80.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to IL68[69]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     2.275  PLL_TR0.CLKOS to   IOL_L47A.CLK clk125
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to error_dect_125[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     2.275  PLL_TR0.CLKOS to   IOL_B11A.CLK clk125
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.591ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IL68_125_0io[43]  (from clk125 +)
   Destination:    FF         Data in        error_dect_IL68_0io[1]  (to clk125 +)

   Delay:               7.296ns  (19.8% logic, 80.2% route), 7 logic levels.

 Constraint Details:

      7.296ns physical path delay IL68[68]_MGIOL to error_dect_125[0]_MGIOL meets
      8.000ns delay constraint less
      0.000ns skew and
      0.113ns DO_SET requirement (totaling 7.887ns) by 0.591ns

 Physical Path Details:

      Data path IL68[68]_MGIOL to error_dect_125[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.364   IOL_L47D.CLK to  IOL_L47D.INFF IL68[68]_MGIOL (from clk125)
ROUTE         5     1.337  IOL_L47D.INFF to      R63C2A.A0 IL68_125[43]
CTOF_DEL    ---     0.180      R63C2A.A0 to      R63C2A.F0 SLICE_162
ROUTE         1     0.644      R63C2A.F0 to      R66C2A.C1 error_dect_IL68_0io_RNO_50[1]
CTOF_DEL    ---     0.180      R66C2A.C1 to      R66C2A.F1 SLICE_132
ROUTE         1     0.323      R66C2A.F1 to      R67C2B.D1 error_dect_IL68_0io_RNO_38[1]
CTOF_DEL    ---     0.180      R67C2B.D1 to      R67C2B.F1 SLICE_73
ROUTE         1     0.748      R67C2B.F1 to      R65C4C.A1 error_dect_IL68_0io_RNO_17[1]
CTOF_DEL    ---     0.180      R65C4C.A1 to      R65C4C.F1 SLICE_112
ROUTE         1     0.578      R65C4C.F1 to      R65C3C.A1 m41_i_0
CTOF_DEL    ---     0.180      R65C3C.A1 to      R65C3C.F1 SLICE_119
ROUTE         1     0.448      R65C3C.F1 to      R65C5D.D0 error_dect_IL68_0io_RNO_0[1]
CTOF_DEL    ---     0.180      R65C5D.D0 to      R65C5D.F0 SLICE_42
ROUTE         1     1.774      R65C5D.F0 to *_B11A.TXDATA0 N_999_i (to clk125)
                  --------
                    7.296   (19.8% logic, 80.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to IL68[68]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     2.275  PLL_TR0.CLKOS to   IOL_L47D.CLK clk125
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to error_dect_125[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     2.275  PLL_TR0.CLKOS to   IOL_B11A.CLK clk125
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.653ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IL68_125_0io[5]  (from clk125 +)
   Destination:    FF         Data in        error_dect_IL68_0io[1]  (to clk125 +)

   Delay:               7.234ns  (20.0% logic, 80.0% route), 7 logic levels.

 Constraint Details:

      7.234ns physical path delay IL68[30]_MGIOL to error_dect_125[0]_MGIOL meets
      8.000ns delay constraint less
      0.000ns skew and
      0.113ns DO_SET requirement (totaling 7.887ns) by 0.653ns

 Physical Path Details:

      Data path IL68[30]_MGIOL to error_dect_125[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.364   IOL_L86B.CLK to  IOL_L86B.INFF IL68[30]_MGIOL (from clk125)
ROUTE         5     1.377  IOL_L86B.INFF to      R66C2A.D0 IL68_125[5]
CTOF_DEL    ---     0.180      R66C2A.D0 to      R66C2A.F0 SLICE_132
ROUTE         1     0.542      R66C2A.F0 to      R66C2A.B1 error_dect_IL68_0io_RNO_49[1]
CTOF_DEL    ---     0.180      R66C2A.B1 to      R66C2A.F1 SLICE_132
ROUTE         1     0.323      R66C2A.F1 to      R67C2B.D1 error_dect_IL68_0io_RNO_38[1]
CTOF_DEL    ---     0.180      R67C2B.D1 to      R67C2B.F1 SLICE_73
ROUTE         1     0.748      R67C2B.F1 to      R65C4C.A1 error_dect_IL68_0io_RNO_17[1]
CTOF_DEL    ---     0.180      R65C4C.A1 to      R65C4C.F1 SLICE_112
ROUTE         1     0.578      R65C4C.F1 to      R65C3C.A1 m41_i_0
CTOF_DEL    ---     0.180      R65C3C.A1 to      R65C3C.F1 SLICE_119
ROUTE         1     0.448      R65C3C.F1 to      R65C5D.D0 error_dect_IL68_0io_RNO_0[1]
CTOF_DEL    ---     0.180      R65C5D.D0 to      R65C5D.F0 SLICE_42
ROUTE         1     1.774      R65C5D.F0 to *_B11A.TXDATA0 N_999_i (to clk125)
                  --------
                    7.234   (20.0% logic, 80.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to IL68[30]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     2.275  PLL_TR0.CLKOS to   IOL_L86B.CLK clk125
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to error_dect_125[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     2.275  PLL_TR0.CLKOS to   IOL_B11A.CLK clk125
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.661ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IL68_125_0io[1]  (from clk125 +)
   Destination:    FF         Data in        error_dect_IL68_0io[1]  (to clk125 +)

   Delay:               7.226ns  (20.0% logic, 80.0% route), 7 logic levels.

 Constraint Details:

      7.226ns physical path delay IL68[26]_MGIOL to error_dect_125[0]_MGIOL meets
      8.000ns delay constraint less
      0.000ns skew and
      0.113ns DO_SET requirement (totaling 7.887ns) by 0.661ns

 Physical Path Details:

      Data path IL68[26]_MGIOL to error_dect_125[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.364   IOL_L89D.CLK to  IOL_L89D.INFF IL68[26]_MGIOL (from clk125)
ROUTE         5     1.588  IOL_L89D.INFF to      R65C2B.D1 IL68_125[1]
CTOF_DEL    ---     0.180      R65C2B.D1 to      R65C2B.F1 SLICE_152
ROUTE         1     0.323      R65C2B.F1 to      R66C2A.D1 error_dect_IL68_0io_RNO_51[1]
CTOF_DEL    ---     0.180      R66C2A.D1 to      R66C2A.F1 SLICE_132
ROUTE         1     0.323      R66C2A.F1 to      R67C2B.D1 error_dect_IL68_0io_RNO_38[1]
CTOF_DEL    ---     0.180      R67C2B.D1 to      R67C2B.F1 SLICE_73
ROUTE         1     0.748      R67C2B.F1 to      R65C4C.A1 error_dect_IL68_0io_RNO_17[1]
CTOF_DEL    ---     0.180      R65C4C.A1 to      R65C4C.F1 SLICE_112
ROUTE         1     0.578      R65C4C.F1 to      R65C3C.A1 m41_i_0
CTOF_DEL    ---     0.180      R65C3C.A1 to      R65C3C.F1 SLICE_119
ROUTE         1     0.448      R65C3C.F1 to      R65C5D.D0 error_dect_IL68_0io_RNO_0[1]
CTOF_DEL    ---     0.180      R65C5D.D0 to      R65C5D.F0 SLICE_42
ROUTE         1     1.774      R65C5D.F0 to *_B11A.TXDATA0 N_999_i (to clk125)
                  --------
                    7.226   (20.0% logic, 80.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to IL68[26]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     2.275  PLL_TR0.CLKOS to   IOL_L89D.CLK clk125
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to error_dect_125[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     2.275  PLL_TR0.CLKOS to   IOL_B11A.CLK clk125
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IL68_125_0io[13]  (from clk125 +)
   Destination:    FF         Data in        error_dect_IL68_0io[1]  (to clk125 +)

   Delay:               7.199ns  (20.1% logic, 79.9% route), 7 logic levels.

 Constraint Details:

      7.199ns physical path delay IL68[38]_MGIOL to error_dect_125[0]_MGIOL meets
      8.000ns delay constraint less
      0.000ns skew and
      0.113ns DO_SET requirement (totaling 7.887ns) by 0.688ns

 Physical Path Details:

      Data path IL68[38]_MGIOL to error_dect_125[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.364   IOL_L77D.CLK to  IOL_L77D.INFF IL68[38]_MGIOL (from clk125)
ROUTE         5     1.342  IOL_L77D.INFF to      R66C2A.B0 IL68_125[13]
CTOF_DEL    ---     0.180      R66C2A.B0 to      R66C2A.F0 SLICE_132
ROUTE         1     0.542      R66C2A.F0 to      R66C2A.B1 error_dect_IL68_0io_RNO_49[1]
CTOF_DEL    ---     0.180      R66C2A.B1 to      R66C2A.F1 SLICE_132
ROUTE         1     0.323      R66C2A.F1 to      R67C2B.D1 error_dect_IL68_0io_RNO_38[1]
CTOF_DEL    ---     0.180      R67C2B.D1 to      R67C2B.F1 SLICE_73
ROUTE         1     0.748      R67C2B.F1 to      R65C4C.A1 error_dect_IL68_0io_RNO_17[1]
CTOF_DEL    ---     0.180      R65C4C.A1 to      R65C4C.F1 SLICE_112
ROUTE         1     0.578      R65C4C.F1 to      R65C3C.A1 m41_i_0
CTOF_DEL    ---     0.180      R65C3C.A1 to      R65C3C.F1 SLICE_119
ROUTE         1     0.448      R65C3C.F1 to      R65C5D.D0 error_dect_IL68_0io_RNO_0[1]
CTOF_DEL    ---     0.180      R65C5D.D0 to      R65C5D.F0 SLICE_42
ROUTE         1     1.774      R65C5D.F0 to *_B11A.TXDATA0 N_999_i (to clk125)
                  --------
                    7.199   (20.1% logic, 79.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to IL68[38]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     2.275  PLL_TR0.CLKOS to   IOL_L77D.CLK clk125
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to error_dect_125[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     2.275  PLL_TR0.CLKOS to   IOL_B11A.CLK clk125
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.807ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IL68_125_0io[4]  (from clk125 +)
   Destination:    FF         Data in        error_dect_IL68_0io[1]  (to clk125 +)

   Delay:               7.080ns  (20.4% logic, 79.6% route), 7 logic levels.

 Constraint Details:

      7.080ns physical path delay IL68[29]_MGIOL to error_dect_125[0]_MGIOL meets
      8.000ns delay constraint less
      0.000ns skew and
      0.113ns DO_SET requirement (totaling 7.887ns) by 0.807ns

 Physical Path Details:

      Data path IL68[29]_MGIOL to error_dect_125[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.364   IOL_L86A.CLK to  IOL_L86A.INFF IL68[29]_MGIOL (from clk125)
ROUTE         4     1.416  IOL_L86A.INFF to      R65C3B.D0 IL68_125[4]
CTOF_DEL    ---     0.180      R65C3B.D0 to      R65C3B.F0 SLICE_146
ROUTE         1     0.478      R65C3B.F0 to      R64C2D.D1 error_dect_IL68_0io_RNO_48[1]
CTOF_DEL    ---     0.180      R64C2D.D1 to      R64C2D.F1 SLICE_74
ROUTE         1     0.494      R64C2D.F1 to      R63C4D.D1 error_dect_IL68_0io_RNO_36[1]
CTOF_DEL    ---     0.180      R63C4D.D1 to      R63C4D.F1 SLICE_80
ROUTE         1     0.448      R63C4D.F1 to      R65C4C.D1 error_dect_IL68_0io_RNO_16[1]
CTOF_DEL    ---     0.180      R65C4C.D1 to      R65C4C.F1 SLICE_112
ROUTE         1     0.578      R65C4C.F1 to      R65C3C.A1 m41_i_0
CTOF_DEL    ---     0.180      R65C3C.A1 to      R65C3C.F1 SLICE_119
ROUTE         1     0.448      R65C3C.F1 to      R65C5D.D0 error_dect_IL68_0io_RNO_0[1]
CTOF_DEL    ---     0.180      R65C5D.D0 to      R65C5D.F0 SLICE_42
ROUTE         1     1.774      R65C5D.F0 to *_B11A.TXDATA0 N_999_i (to clk125)
                  --------
                    7.080   (20.4% logic, 79.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to IL68[29]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     2.275  PLL_TR0.CLKOS to   IOL_L86A.CLK clk125
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to error_dect_125[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     2.275  PLL_TR0.CLKOS to   IOL_B11A.CLK clk125
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.822ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IL68_125_0io[15]  (from clk125 +)
   Destination:    FF         Data in        error_dect_IL68_0io[1]  (to clk125 +)

   Delay:               7.065ns  (20.4% logic, 79.6% route), 7 logic levels.

 Constraint Details:

      7.065ns physical path delay IL68[40]_MGIOL to error_dect_125[0]_MGIOL meets
      8.000ns delay constraint less
      0.000ns skew and
      0.113ns DO_SET requirement (totaling 7.887ns) by 0.822ns

 Physical Path Details:

      Data path IL68[40]_MGIOL to error_dect_125[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.364   IOL_L74D.CLK to  IOL_L74D.INFF IL68[40]_MGIOL (from clk125)
ROUTE         5     1.208  IOL_L74D.INFF to      R66C2A.C0 IL68_125[15]
CTOF_DEL    ---     0.180      R66C2A.C0 to      R66C2A.F0 SLICE_132
ROUTE         1     0.542      R66C2A.F0 to      R66C2A.B1 error_dect_IL68_0io_RNO_49[1]
CTOF_DEL    ---     0.180      R66C2A.B1 to      R66C2A.F1 SLICE_132
ROUTE         1     0.323      R66C2A.F1 to      R67C2B.D1 error_dect_IL68_0io_RNO_38[1]
CTOF_DEL    ---     0.180      R67C2B.D1 to      R67C2B.F1 SLICE_73
ROUTE         1     0.748      R67C2B.F1 to      R65C4C.A1 error_dect_IL68_0io_RNO_17[1]
CTOF_DEL    ---     0.180      R65C4C.A1 to      R65C4C.F1 SLICE_112
ROUTE         1     0.578      R65C4C.F1 to      R65C3C.A1 m41_i_0
CTOF_DEL    ---     0.180      R65C3C.A1 to      R65C3C.F1 SLICE_119
ROUTE         1     0.448      R65C3C.F1 to      R65C5D.D0 error_dect_IL68_0io_RNO_0[1]
CTOF_DEL    ---     0.180      R65C5D.D0 to      R65C5D.F0 SLICE_42
ROUTE         1     1.774      R65C5D.F0 to *_B11A.TXDATA0 N_999_i (to clk125)
                  --------
                    7.065   (20.4% logic, 79.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to IL68[40]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     2.275  PLL_TR0.CLKOS to   IOL_L74D.CLK clk125
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to error_dect_125[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     2.275  PLL_TR0.CLKOS to   IOL_B11A.CLK clk125
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.855ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IL68_125_0io[5]  (from clk125 +)
   Destination:    FF         Data in        error_dect_IL68_0io[1]  (to clk125 +)

   Delay:               7.032ns  (20.5% logic, 79.5% route), 7 logic levels.

 Constraint Details:

      7.032ns physical path delay IL68[30]_MGIOL to error_dect_125[0]_MGIOL meets
      8.000ns delay constraint less
      0.000ns skew and
      0.113ns DO_SET requirement (totaling 7.887ns) by 0.855ns

 Physical Path Details:

      Data path IL68[30]_MGIOL to error_dect_125[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.364   IOL_L86B.CLK to  IOL_L86B.INFF IL68[30]_MGIOL (from clk125)
ROUTE         5     1.597  IOL_L86B.INFF to      R63C2A.D1 IL68_125[5]
CTOF_DEL    ---     0.180      R63C2A.D1 to      R63C2A.F1 SLICE_162
ROUTE         1     0.666      R63C2A.F1 to      R64C5C.C1 g0_1_12_sx
CTOF_DEL    ---     0.180      R64C5C.C1 to      R64C5C.F1 SLICE_103
ROUTE         1     0.410      R64C5C.F1 to      R64C5C.A0 g0_1_5_0
CTOF_DEL    ---     0.180      R64C5C.A0 to      R64C5C.F0 SLICE_103
ROUTE         1     0.458      R64C5C.F0 to      R65C5B.C1 g0_1_11
CTOF_DEL    ---     0.180      R65C5B.C1 to      R65C5B.F1 SLICE_67
ROUTE         1     0.273      R65C5B.F1 to      R65C5D.D1 error_dect_IL68_0io_RNO_7[1]
CTOF_DEL    ---     0.180      R65C5D.D1 to      R65C5D.F1 SLICE_42
ROUTE         1     0.410      R65C5D.F1 to      R65C5D.A0 error_dect_IL68_0io_RNO_2[1]
CTOF_DEL    ---     0.180      R65C5D.A0 to      R65C5D.F0 SLICE_42
ROUTE         1     1.774      R65C5D.F0 to *_B11A.TXDATA0 N_999_i (to clk125)
                  --------
                    7.032   (20.5% logic, 79.5% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to IL68[30]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     2.275  PLL_TR0.CLKOS to   IOL_L86B.CLK clk125
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to error_dect_125[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     2.275  PLL_TR0.CLKOS to   IOL_B11A.CLK clk125
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.875ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IL68_125_0io[14]  (from clk125 +)
   Destination:    FF         Data in        error_dect_IL68_0io[1]  (to clk125 +)

   Delay:               7.012ns  (20.6% logic, 79.4% route), 7 logic levels.

 Constraint Details:

      7.012ns physical path delay IL68[39]_MGIOL to error_dect_125[0]_MGIOL meets
      8.000ns delay constraint less
      0.000ns skew and
      0.113ns DO_SET requirement (totaling 7.887ns) by 0.875ns

 Physical Path Details:

      Data path IL68[39]_MGIOL to error_dect_125[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.364   IOL_L74C.CLK to  IOL_L74C.INFF IL68[39]_MGIOL (from clk125)
ROUTE         5     1.374  IOL_L74C.INFF to      R65C2B.B1 IL68_125[14]
CTOF_DEL    ---     0.180      R65C2B.B1 to      R65C2B.F1 SLICE_152
ROUTE         1     0.323      R65C2B.F1 to      R66C2A.D1 error_dect_IL68_0io_RNO_51[1]
CTOF_DEL    ---     0.180      R66C2A.D1 to      R66C2A.F1 SLICE_132
ROUTE         1     0.323      R66C2A.F1 to      R67C2B.D1 error_dect_IL68_0io_RNO_38[1]
CTOF_DEL    ---     0.180      R67C2B.D1 to      R67C2B.F1 SLICE_73
ROUTE         1     0.748      R67C2B.F1 to      R65C4C.A1 error_dect_IL68_0io_RNO_17[1]
CTOF_DEL    ---     0.180      R65C4C.A1 to      R65C4C.F1 SLICE_112
ROUTE         1     0.578      R65C4C.F1 to      R65C3C.A1 m41_i_0
CTOF_DEL    ---     0.180      R65C3C.A1 to      R65C3C.F1 SLICE_119
ROUTE         1     0.448      R65C3C.F1 to      R65C5D.D0 error_dect_IL68_0io_RNO_0[1]
CTOF_DEL    ---     0.180      R65C5D.D0 to      R65C5D.F0 SLICE_42
ROUTE         1     1.774      R65C5D.F0 to *_B11A.TXDATA0 N_999_i (to clk125)
                  --------
                    7.012   (20.6% logic, 79.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to IL68[39]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     2.275  PLL_TR0.CLKOS to   IOL_L74C.CLK clk125
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to error_dect_125[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     2.275  PLL_TR0.CLKOS to   IOL_B11A.CLK clk125
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.888ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IL68_125_0io[33]  (from clk125 +)
   Destination:    FF         Data in        error_dect_IL68_0io[1]  (to clk125 +)

   Delay:               6.999ns  (18.1% logic, 81.9% route), 6 logic levels.

 Constraint Details:

      6.999ns physical path delay IL68[58]_MGIOL to error_dect_125[0]_MGIOL meets
      8.000ns delay constraint less
      0.000ns skew and
      0.113ns DO_SET requirement (totaling 7.887ns) by 0.888ns

 Physical Path Details:

      Data path IL68[58]_MGIOL to error_dect_125[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.364   IOL_L59B.CLK to  IOL_L59B.INFF IL68[58]_MGIOL (from clk125)
ROUTE         3     1.411  IOL_L59B.INFF to      R66C3D.B0 IL68_125[33]
CTOF_DEL    ---     0.180      R66C3D.B0 to      R66C3D.F0 SLICE_72
ROUTE         3     0.776      R66C3D.F0 to      R67C2B.B1 error_dect_IL68_68_0_i_0_a2_5_7[1]
CTOF_DEL    ---     0.180      R67C2B.B1 to      R67C2B.F1 SLICE_73
ROUTE         1     0.748      R67C2B.F1 to      R65C4C.A1 error_dect_IL68_0io_RNO_17[1]
CTOF_DEL    ---     0.180      R65C4C.A1 to      R65C4C.F1 SLICE_112
ROUTE         1     0.578      R65C4C.F1 to      R65C3C.A1 m41_i_0
CTOF_DEL    ---     0.180      R65C3C.A1 to      R65C3C.F1 SLICE_119
ROUTE         1     0.448      R65C3C.F1 to      R65C5D.D0 error_dect_IL68_0io_RNO_0[1]
CTOF_DEL    ---     0.180      R65C5D.D0 to      R65C5D.F0 SLICE_42
ROUTE         1     1.774      R65C5D.F0 to *_B11A.TXDATA0 N_999_i (to clk125)
                  --------
                    6.999   (18.1% logic, 81.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to IL68[58]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     2.275  PLL_TR0.CLKOS to   IOL_L59B.CLK clk125
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to error_dect_125[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     2.275  PLL_TR0.CLKOS to   IOL_B11A.CLK clk125
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

Report:  134.862MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY PORT "CLK" 100.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 5.000ns
         The internal maximum frequency of the following component is 200.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            CLK

   Delay:               5.000ns -- based on Minimum Pulse Width

Report:  200.000MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLK_c" 100.000000 MHz ;  |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_50" 50.000000 MHz ;  |   50.000 MHz|  140.017 MHz|   6  
                                        |             |             |
FREQUENCY NET "clk125" 125.000000 MHz ; |  125.000 MHz|  134.862 MHz|   7  
                                        |             |             |
FREQUENCY PORT "CLK" 100.000000 MHz ;   |  100.000 MHz|  200.000 MHz|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: __/CLKFB_t   Source: __/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_50   Source: __/PLLInst_0.CLKOP   Loads: 75
   Covered under: FREQUENCY NET "clk_50" 50.000000 MHz ;

Clock Domain: clk125   Source: __/PLLInst_0.CLKOS   Loads: 112
   Covered under: FREQUENCY NET "clk125" 125.000000 MHz ;

Clock Domain: CLK_c   Source: CLK.PAD   Loads: 1
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1299 paths, 4 nets, and 1407 connections (81.57% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.9.1.119</big></U></B>
Tue Jun 27 14:35:14 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o FPGA13_impl1.twr -gui -msgset C:/Cu_Suicide_Heat_Test/FPGA13/promote.xml FPGA13_impl1.ncd FPGA13_impl1.prf 
Design file:     fpga13_impl1.ncd
Preference file: fpga13_impl1.prf
Device,speed:    LFE5U-85F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "CLK_c" 100.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "clk_50" 50.000000 MHz (0 errors)</A></LI>            453 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY NET "clk125" 125.000000 MHz (0 errors)</A></LI>            846 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_3' Target='right'>FREQUENCY PORT "CLK" 100.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   1.500 V (Bank 1, defined by PAR)
                   1.500 V (Bank 2, defined by PAR)
                   1.500 V (Bank 3, defined by PAR)
                   1.500 V (Bank 4, defined by PAR)
                   1.500 V (Bank 6, defined by PAR)



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "CLK_c" 100.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "clk_50" 50.000000 MHz ;
            453 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_50[0]  (from clk_50 +)
   Destination:    FF         Data in        counter_50[0]  (to clk_50 +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay SLICE_25 to SLICE_25 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path SLICE_25 to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R87C97B.CLK to     R87C97B.Q0 SLICE_25 (from clk_50)
ROUTE         9     0.057     R87C97B.Q0 to     R87C97B.D0 counter_50[0]
CTOF_DEL    ---     0.076     R87C97B.D0 to     R87C97B.F0 SLICE_25
ROUTE         1     0.000     R87C97B.F0 to    R87C97B.DI0 counter_50_2[0] (to clk_50)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     0.892  PLL_TR0.CLKOP to    R87C97B.CLK clk_50
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     0.892  PLL_TR0.CLKOP to    R87C97B.CLK clk_50
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_IL07_50[0]  (from clk_50 +)
   Destination:    FF         Data in        counter_IL07_50[0]  (to clk_50 +)

   Delay:               0.300ns  (80.0% logic, 20.0% route), 2 logic levels.

 Constraint Details:

      0.300ns physical path delay SLICE_29 to SLICE_29 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.181ns

 Physical Path Details:

      Data path SLICE_29 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164     R4C20B.CLK to      R4C20B.Q0 SLICE_29 (from clk_50)
ROUTE        10     0.060      R4C20B.Q0 to      R4C20B.D0 counter_IL07_50[0]
CTOF_DEL    ---     0.076      R4C20B.D0 to      R4C20B.F0 SLICE_29
ROUTE         1     0.000      R4C20B.F0 to     R4C20B.DI0 N_836_i (to clk_50)
                  --------
                    0.300   (80.0% logic, 20.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     0.892  PLL_TR0.CLKOP to     R4C20B.CLK clk_50
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     0.892  PLL_TR0.CLKOP to     R4C20B.CLK clk_50
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.192ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              data_rx_flag_IL07[0]  (from clk_50 +)
   Destination:    FF         Data in        data_rx_flag_IL07[0]  (to clk_50 +)

   Delay:               0.311ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.311ns physical path delay SLICE_37 to SLICE_37 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.192ns

 Physical Path Details:

      Data path SLICE_37 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164     R4C18C.CLK to      R4C18C.Q0 SLICE_37 (from clk_50)
ROUTE         3     0.071      R4C18C.Q0 to      R4C18C.C0 data_rx_flag_IL07[0]
CTOF_DEL    ---     0.076      R4C18C.C0 to      R4C18C.F0 SLICE_37
ROUTE         1     0.000      R4C18C.F0 to     R4C18C.DI0 N_4180_0 (to clk_50)
                  --------
                    0.311   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     0.892  PLL_TR0.CLKOP to     R4C18C.CLK clk_50
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     0.892  PLL_TR0.CLKOP to     R4C18C.CLK clk_50
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_50[2]  (from clk_50 +)
   Destination:    FF         Data in        counter_50[2]  (to clk_50 +)

   Delay:               0.312ns  (76.9% logic, 23.1% route), 2 logic levels.

 Constraint Details:

      0.312ns physical path delay SLICE_26 to SLICE_26 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.193ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R88C97C.CLK to     R88C97C.Q0 SLICE_26 (from clk_50)
ROUTE         7     0.072     R88C97C.Q0 to     R88C97C.C0 counter_50[2]
CTOF_DEL    ---     0.076     R88C97C.C0 to     R88C97C.F0 SLICE_26
ROUTE         1     0.000     R88C97C.F0 to    R88C97C.DI0 counter_50_2[2] (to clk_50)
                  --------
                    0.312   (76.9% logic, 23.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     0.892  PLL_TR0.CLKOP to    R88C97C.CLK clk_50
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     0.892  PLL_TR0.CLKOP to    R88C97C.CLK clk_50
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_IL68_50[0]  (from clk_50 +)
   Destination:    FF         Data in        counter_IL68_50[0]  (to clk_50 +)

   Delay:               0.312ns  (76.9% logic, 23.1% route), 2 logic levels.

 Constraint Details:

      0.312ns physical path delay SLICE_34 to SLICE_34 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.193ns

 Physical Path Details:

      Data path SLICE_34 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164     R88C5D.CLK to      R88C5D.Q0 SLICE_34 (from clk_50)
ROUTE         6     0.072      R88C5D.Q0 to      R88C5D.C0 counter_IL68_50[0]
CTOF_DEL    ---     0.076      R88C5D.C0 to      R88C5D.F0 SLICE_34
ROUTE         1     0.000      R88C5D.F0 to     R88C5D.DI0 N_810_i (to clk_50)
                  --------
                    0.312   (76.9% logic, 23.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     0.892  PLL_TR0.CLKOP to     R88C5D.CLK clk_50
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     0.892  PLL_TR0.CLKOP to     R88C5D.CLK clk_50
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_IL68_50[2]  (from clk_50 +)
   Destination:    FF         Data in        counter_IL68_50[2]  (to clk_50 +)

   Delay:               0.312ns  (76.9% logic, 23.1% route), 2 logic levels.

 Constraint Details:

      0.312ns physical path delay SLICE_35 to SLICE_35 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.193ns

 Physical Path Details:

      Data path SLICE_35 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164     R89C5D.CLK to      R89C5D.Q0 SLICE_35 (from clk_50)
ROUTE        12     0.072      R89C5D.Q0 to      R89C5D.C0 counter_IL68_50[2]
CTOF_DEL    ---     0.076      R89C5D.C0 to      R89C5D.F0 SLICE_35
ROUTE         1     0.000      R89C5D.F0 to     R89C5D.DI0 N_948_i (to clk_50)
                  --------
                    0.312   (76.9% logic, 23.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     0.892  PLL_TR0.CLKOP to     R89C5D.CLK clk_50
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     0.892  PLL_TR0.CLKOP to     R89C5D.CLK clk_50
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.195ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_IL07_50[2]  (from clk_50 +)
   Destination:    FF         Data in        counter_IL07_50[2]  (to clk_50 +)

   Delay:               0.314ns  (76.4% logic, 23.6% route), 2 logic levels.

 Constraint Details:

      0.314ns physical path delay SLICE_30 to SLICE_30 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.195ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164     R4C20D.CLK to      R4C20D.Q0 SLICE_30 (from clk_50)
ROUTE        10     0.074      R4C20D.Q0 to      R4C20D.C0 counter_IL07_50[2]
CTOF_DEL    ---     0.076      R4C20D.C0 to      R4C20D.F0 SLICE_30
ROUTE         1     0.000      R4C20D.F0 to     R4C20D.DI0 N_901_i (to clk_50)
                  --------
                    0.314   (76.4% logic, 23.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     0.892  PLL_TR0.CLKOP to     R4C20D.CLK clk_50
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     0.892  PLL_TR0.CLKOP to     R4C20D.CLK clk_50
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.251ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_IL07_50[2]  (from clk_50 +)
   Destination:    FF         Data in        counter_IL07_50[1]  (to clk_50 +)

   Delay:               0.370ns  (64.9% logic, 35.1% route), 2 logic levels.

 Constraint Details:

      0.370ns physical path delay SLICE_30 to SLICE_29 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.251ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164     R4C20D.CLK to      R4C20D.Q0 SLICE_30 (from clk_50)
ROUTE        10     0.130      R4C20D.Q0 to      R4C20B.D1 counter_IL07_50[2]
CTOF_DEL    ---     0.076      R4C20B.D1 to      R4C20B.F1 SLICE_29
ROUTE         1     0.000      R4C20B.F1 to     R4C20B.DI1 counter_IL07_50_3[1] (to clk_50)
                  --------
                    0.370   (64.9% logic, 35.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     0.892  PLL_TR0.CLKOP to     R4C20D.CLK clk_50
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     0.892  PLL_TR0.CLKOP to     R4C20B.CLK clk_50
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.253ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_IL07_50[1]  (from clk_50 +)
   Destination:    FF         Data in        counter_IL07_50[2]  (to clk_50 +)

   Delay:               0.372ns  (64.2% logic, 35.8% route), 2 logic levels.

 Constraint Details:

      0.372ns physical path delay SLICE_29 to SLICE_30 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.253ns

 Physical Path Details:

      Data path SLICE_29 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163     R4C20B.CLK to      R4C20B.Q1 SLICE_29 (from clk_50)
ROUTE         9     0.133      R4C20B.Q1 to      R4C20D.D0 counter_IL07_50[1]
CTOF_DEL    ---     0.076      R4C20D.D0 to      R4C20D.F0 SLICE_30
ROUTE         1     0.000      R4C20D.F0 to     R4C20D.DI0 N_901_i (to clk_50)
                  --------
                    0.372   (64.2% logic, 35.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     0.892  PLL_TR0.CLKOP to     R4C20B.CLK clk_50
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     0.892  PLL_TR0.CLKOP to     R4C20D.CLK clk_50
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.255ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_IL68_50[1]  (from clk_50 +)
   Destination:    FF         Data in        counter_IL68_50_fast[0]  (to clk_50 +)

   Delay:               0.374ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.374ns physical path delay SLICE_34 to SLICE_36 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.255ns

 Physical Path Details:

      Data path SLICE_34 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163     R88C5D.CLK to      R88C5D.Q1 SLICE_34 (from clk_50)
ROUTE        10     0.135      R88C5D.Q1 to      R88C5A.D0 counter_IL68_50[1]
CTOF_DEL    ---     0.076      R88C5A.D0 to      R88C5A.F0 SLICE_36
ROUTE         1     0.000      R88C5A.F0 to     R88C5A.DI0 N_810_i_fast (to clk_50)
                  --------
                    0.374   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     0.892  PLL_TR0.CLKOP to     R88C5D.CLK clk_50
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        75     0.892  PLL_TR0.CLKOP to     R88C5A.CLK clk_50
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "clk125" 125.000000 MHz ;
            846 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              data_rx_flag_IL68[1]  (from clk125 +)
   Destination:    FF         Data in        data_rx_flag_IL68[1]  (to clk125 +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay SLICE_40 to SLICE_40 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path SLICE_40 to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164     R66C5A.CLK to      R66C5A.Q0 SLICE_40 (from clk125)
ROUTE         3     0.057      R66C5A.Q0 to      R66C5A.D0 data_rx_flag_IL68[1]
CTOF_DEL    ---     0.076      R66C5A.D0 to      R66C5A.F0 SLICE_40
ROUTE         1     0.000      R66C5A.F0 to     R66C5A.DI0 N_4183_0 (to clk125)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     0.892  PLL_TR0.CLKOS to     R66C5A.CLK clk125
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     0.892  PLL_TR0.CLKOS to     R66C5A.CLK clk125
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_125[0]  (from clk125 +)
   Destination:    FF         Data in        IL12_125[12]  (to clk125 +)

   Delay:               0.297ns  (55.2% logic, 44.8% route), 1 logic levels.

 Constraint Details:

      0.297ns physical path delay SLICE_23 to SLICE_8 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.179ns

 Physical Path Details:

      Data path SLICE_23 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R72C124D.CLK to    R72C124D.Q0 SLICE_23 (from clk125)
ROUTE         9     0.133    R72C124D.Q0 to    R72C124B.M1 counter_125[0] (to clk125)
                  --------
                    0.297   (55.2% logic, 44.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     0.892  PLL_TR0.CLKOS to   R72C124D.CLK clk125
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     0.892  PLL_TR0.CLKOS to   R72C124B.CLK clk125
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_IL68_125[2]  (from clk125 +)
   Destination:    FF         Data in        counter_IL68_125[2]  (to clk125 +)

   Delay:               0.300ns  (80.0% logic, 20.0% route), 2 logic levels.

 Constraint Details:

      0.300ns physical path delay SLICE_32 to SLICE_32 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.181ns

 Physical Path Details:

      Data path SLICE_32 to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164     R63C4B.CLK to      R63C4B.Q0 SLICE_32 (from clk125)
ROUTE         9     0.060      R63C4B.Q0 to      R63C4B.D0 counter_IL68_125[2]
CTOF_DEL    ---     0.076      R63C4B.D0 to      R63C4B.F0 SLICE_32
ROUTE         1     0.000      R63C4B.F0 to     R63C4B.DI0 N_1130 (to clk125)
                  --------
                    0.300   (80.0% logic, 20.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     0.892  PLL_TR0.CLKOS to     R63C4B.CLK clk125
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     0.892  PLL_TR0.CLKOS to     R63C4B.CLK clk125
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.192ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              data_rx_flag_IL07[1]  (from clk125 +)
   Destination:    FF         Data in        data_rx_flag_IL07[1]  (to clk125 +)

   Delay:               0.311ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.311ns physical path delay SLICE_38 to SLICE_38 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.192ns

 Physical Path Details:

      Data path SLICE_38 to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164     R24C3C.CLK to      R24C3C.Q0 SLICE_38 (from clk125)
ROUTE         3     0.071      R24C3C.Q0 to      R24C3C.C0 data_rx_flag_IL07[1]
CTOF_DEL    ---     0.076      R24C3C.C0 to      R24C3C.F0 SLICE_38
ROUTE         1     0.000      R24C3C.F0 to     R24C3C.DI0 N_4182_0 (to clk125)
                  --------
                    0.311   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     0.892  PLL_TR0.CLKOS to     R24C3C.CLK clk125
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     0.892  PLL_TR0.CLKOS to     R24C3C.CLK clk125
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.194ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_125[0]  (from clk125 +)
   Destination:    FF         Data in        counter_125[0]  (to clk125 +)

   Delay:               0.313ns  (76.7% logic, 23.3% route), 2 logic levels.

 Constraint Details:

      0.313ns physical path delay SLICE_23 to SLICE_23 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.194ns

 Physical Path Details:

      Data path SLICE_23 to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R72C124D.CLK to    R72C124D.Q0 SLICE_23 (from clk125)
ROUTE         9     0.073    R72C124D.Q0 to    R72C124D.C0 counter_125[0]
CTOF_DEL    ---     0.076    R72C124D.C0 to    R72C124D.F0 SLICE_23
ROUTE         1     0.000    R72C124D.F0 to   R72C124D.DI0 counter_125_2[0] (to clk125)
                  --------
                    0.313   (76.7% logic, 23.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     0.892  PLL_TR0.CLKOS to   R72C124D.CLK clk125
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     0.892  PLL_TR0.CLKOS to   R72C124D.CLK clk125
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.250ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_125[1]  (from clk125 +)
   Destination:    FF         Data in        IL12_125[0]  (to clk125 +)

   Delay:               0.369ns  (64.8% logic, 35.2% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay SLICE_23 to SLICE_6 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.250ns

 Physical Path Details:

      Data path SLICE_23 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R72C124D.CLK to    R72C124D.Q1 SLICE_23 (from clk125)
ROUTE         7     0.130    R72C124D.Q1 to    R72C124A.D0 counter_125[1]
CTOF_DEL    ---     0.076    R72C124A.D0 to    R72C124A.F0 SLICE_6
ROUTE         1     0.000    R72C124A.F0 to   R72C124A.DI0 N_3_0_i (to clk125)
                  --------
                    0.369   (64.8% logic, 35.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     0.892  PLL_TR0.CLKOS to   R72C124D.CLK clk125
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     0.892  PLL_TR0.CLKOS to   R72C124A.CLK clk125
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.251ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_IL07_125[1]  (from clk125 +)
   Destination:    FF         Data in        counter_IL07_125[0]  (to clk125 +)

   Delay:               0.370ns  (64.6% logic, 35.4% route), 2 logic levels.

 Constraint Details:

      0.370ns physical path delay SLICE_27 to SLICE_27 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.251ns

 Physical Path Details:

      Data path SLICE_27 to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163     R27C4A.CLK to      R27C4A.Q1 SLICE_27 (from clk125)
ROUTE        11     0.131      R27C4A.Q1 to      R27C4A.D0 counter_IL07_125[1]
CTOF_DEL    ---     0.076      R27C4A.D0 to      R27C4A.F0 SLICE_27
ROUTE         1     0.000      R27C4A.F0 to     R27C4A.DI0 N_823_i (to clk125)
                  --------
                    0.370   (64.6% logic, 35.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     0.892  PLL_TR0.CLKOS to     R27C4A.CLK clk125
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     0.892  PLL_TR0.CLKOS to     R27C4A.CLK clk125
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.252ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_125[1]  (from clk125 +)
   Destination:    FF         Data in        IL12_125[8]  (to clk125 +)

   Delay:               0.371ns  (64.4% logic, 35.6% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay SLICE_23 to SLICE_8 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.252ns

 Physical Path Details:

      Data path SLICE_23 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R72C124D.CLK to    R72C124D.Q1 SLICE_23 (from clk125)
ROUTE         7     0.130    R72C124D.Q1 to    R72C124B.D0 counter_125[1]
CTOF_DEL    ---     0.076    R72C124B.D0 to    R72C124B.F0 SLICE_8
ROUTE         2     0.002    R72C124B.F0 to   R72C124B.DI0 N_1113_i (to clk125)
                  --------
                    0.371   (64.4% logic, 35.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     0.892  PLL_TR0.CLKOS to   R72C124D.CLK clk125
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     0.892  PLL_TR0.CLKOS to   R72C124B.CLK clk125
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.254ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_125[2]  (from clk125 +)
   Destination:    FF         Data in        IL12_125[4]  (to clk125 +)

   Delay:               0.373ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.373ns physical path delay SLICE_24 to SLICE_7 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.254ns

 Physical Path Details:

      Data path SLICE_24 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R71C124C.CLK to    R71C124C.Q0 SLICE_24 (from clk125)
ROUTE         7     0.133    R71C124C.Q0 to    R71C124B.D0 counter_125[2]
CTOF_DEL    ---     0.076    R71C124B.D0 to    R71C124B.F0 SLICE_7
ROUTE         1     0.000    R71C124B.F0 to   R71C124B.DI0 counter_125_2_i[0] (to clk125)
                  --------
                    0.373   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     0.892  PLL_TR0.CLKOS to   R71C124C.CLK clk125
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     0.892  PLL_TR0.CLKOS to   R71C124B.CLK clk125
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.254ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter_125[2]  (from clk125 +)
   Destination:    FF         Data in        IL12_125[5]  (to clk125 +)

   Delay:               0.373ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.373ns physical path delay SLICE_24 to SLICE_7 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.254ns

 Physical Path Details:

      Data path SLICE_24 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R71C124C.CLK to    R71C124C.Q0 SLICE_24 (from clk125)
ROUTE         7     0.133    R71C124C.Q0 to    R71C124B.D1 counter_125[2]
CTOF_DEL    ---     0.076    R71C124B.D1 to    R71C124B.F1 SLICE_7
ROUTE         1     0.000    R71C124B.F1 to   R71C124B.DI1 N_1128 (to clk125)
                  --------
                    0.373   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path __/PLLInst_0 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     0.892  PLL_TR0.CLKOS to   R71C124C.CLK clk125
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path __/PLLInst_0 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       112     0.892  PLL_TR0.CLKOS to   R71C124B.CLK clk125
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY PORT "CLK" 100.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLK_c" 100.000000 MHz ;  |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_50" 50.000000 MHz ;  |     0.000 ns|     0.178 ns|   2  
                                        |             |             |
FREQUENCY NET "clk125" 125.000000 MHz ; |     0.000 ns|     0.178 ns|   2  
                                        |             |             |
FREQUENCY PORT "CLK" 100.000000 MHz ;   |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: __/CLKFB_t   Source: __/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_50   Source: __/PLLInst_0.CLKOP   Loads: 75
   Covered under: FREQUENCY NET "clk_50" 50.000000 MHz ;

Clock Domain: clk125   Source: __/PLLInst_0.CLKOS   Loads: 112
   Covered under: FREQUENCY NET "clk125" 125.000000 MHz ;

Clock Domain: CLK_c   Source: CLK.PAD   Loads: 1
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1299 paths, 4 nets, and 1407 connections (81.57% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
