// Seed: 3606067697
module module_0 ();
  integer id_1;
  assign id_1 = id_1;
  reg  id_2;
  wire id_4;
  assign id_1 = id_1;
  always @(1 or negedge id_2) begin
    if (id_1) begin
      assign id_1 = id_3;
    end else if (id_2) begin
      id_3 = #1 1;
    end else id_2 <= 1;
  end
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input tri0 id_2,
    input wire id_3,
    output wor id_4,
    output supply0 id_5
);
  assign id_5 = 1;
  or (id_1, id_2, id_3);
  module_0();
endmodule
