

================================================================
== Vitis HLS Report for 'PE'
================================================================
* Date:           Thu Sep 12 16:27:00 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.586 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32785|    32785|  0.164 ms|  0.164 ms|  32785|  32785|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                               Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6  |    32783|    32783|        17|          1|          1|  32768|       yes|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      459|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    10|      696|      596|    -|
|Memory               |        1|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      153|    -|
|Register             |        -|     -|      668|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|    10|     1364|     1336|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U57  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U58  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  220|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U59   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U60   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  10|  696|  596|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |            Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_U  |PE_local_C_RAM_2P_BRAM_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-----------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                             |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-----------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln705_fu_277_p2                 |         +|   0|  0|  23|          16|           1|
    |add_ln706_fu_713_p2                 |         +|   0|  0|  22|          15|           1|
    |add_ln707_1_fu_699_p2               |         +|   0|  0|  20|          13|           1|
    |add_ln710_1_fu_685_p2               |         +|   0|  0|  18|          11|           1|
    |add_ln712_1_fu_671_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln712_fu_772_p2                 |         +|   0|  0|  12|           4|           1|
    |add_ln714_fu_665_p2                 |         +|   0|  0|  12|           4|           1|
    |c2_3_fu_499_p2                      |         +|   0|  0|  10|           3|           1|
    |c5_3_fu_571_p2                      |         +|   0|  0|  12|           4|           1|
    |empty_fu_796_p2                     |         +|   0|  0|  13|           6|           6|
    |and_ln705_1_fu_413_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln705_2_fu_487_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln705_3_fu_431_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln705_fu_401_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln706_1_fu_481_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln706_2_fu_493_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln706_fu_475_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln707_1_fu_557_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln707_fu_551_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln710_fu_621_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter16  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i99_not_fu_350_p2             |      icmp|   0|  0|  10|           3|           2|
    |cmp_i_i99_not_mid1_fu_525_p2        |      icmp|   0|  0|  10|           3|           2|
    |cmp_i_i_not_fu_356_p2               |      icmp|   0|  0|  12|           4|           3|
    |cmp_i_i_not_mid1_fu_589_p2          |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln705_fu_271_p2                |      icmp|   0|  0|  24|          16|          17|
    |icmp_ln706_fu_371_p2                |      icmp|   0|  0|  22|          15|          14|
    |icmp_ln707_fu_425_p2                |      icmp|   0|  0|  20|          13|          12|
    |icmp_ln710_fu_419_p2                |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln712_fu_407_p2                |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln714_fu_395_p2                |      icmp|   0|  0|  12|           4|           5|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |        or|   0|  0|   2|           1|           1|
    |brmerge_fu_362_p2                   |        or|   0|  0|   2|           1|           1|
    |brmerge_mid1_fu_595_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln705_1_fu_383_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln705_fu_377_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln706_1_fu_451_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln706_2_fu_457_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln706_3_fu_469_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln706_fu_437_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln707_1_fu_511_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln707_2_fu_539_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln707_fu_505_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln710_1_fu_583_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln710_2_fu_615_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln710_fu_577_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln712_1_fu_641_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln712_2_fu_647_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln712_fu_635_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln706_1_fu_719_p3            |    select|   0|  0|  15|           1|           1|
    |select_ln706_fu_443_p3              |    select|   0|  0|   3|           1|           1|
    |select_ln707_1_fu_531_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln707_2_fu_563_p3            |    select|   0|  0|   3|           1|           3|
    |select_ln707_3_fu_705_p3            |    select|   0|  0|  13|           1|           1|
    |select_ln707_fu_517_p3              |    select|   0|  0|   4|           1|           1|
    |select_ln710_1_fu_601_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln710_2_fu_627_p3            |    select|   0|  0|   4|           1|           4|
    |select_ln710_3_fu_691_p3            |    select|   0|  0|  11|           1|           1|
    |select_ln710_fu_765_p3              |    select|   0|  0|   4|           1|           1|
    |select_ln712_1_fu_778_p3            |    select|   0|  0|   4|           1|           4|
    |select_ln712_2_fu_677_p3            |    select|   0|  0|   8|           1|           1|
    |select_ln712_fu_653_p3              |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln705_fu_389_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln706_fu_463_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln707_fu_545_p2                 |       xor|   0|  0|   2|           2|           1|
    |xor_ln710_fu_609_p2                 |       xor|   0|  0|   2|           2|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 459|         215|         149|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten115_load  |   9|          2|   16|         32|
    |c2_fu_136                                |   9|          2|    3|          6|
    |c5_fu_128                                |   9|          2|    4|          8|
    |c6_fu_120                                |   9|          2|    4|          8|
    |c7_fu_116                                |   9|          2|    4|          8|
    |fifo_A_PE_1_12_blk_n                     |   9|          2|    1|          2|
    |fifo_A_PE_1_2_blk_n                      |   9|          2|    1|          2|
    |fifo_B_PE_1_1_blk_n                      |   9|          2|    1|          2|
    |fifo_B_PE_2_1_blk_n                      |   9|          2|    1|          2|
    |fifo_C_drain_PE_1_1_blk_n                |   9|          2|    1|          2|
    |indvar_flatten115_fu_148                 |   9|          2|   16|         32|
    |indvar_flatten12_fu_132                  |   9|          2|   11|         22|
    |indvar_flatten37_fu_140                  |   9|          2|   13|         26|
    |indvar_flatten72_fu_144                  |   9|          2|   15|         30|
    |indvar_flatten_fu_124                    |   9|          2|    8|         16|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 153|         34|  101|        202|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_1_reg_968                      |  32|   0|   32|          0|
    |add_reg_963                        |  32|   0|   32|          0|
    |and_ln710_reg_932                  |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |c2_fu_136                          |   3|   0|    3|          0|
    |c5_fu_128                          |   4|   0|    4|          0|
    |c6_fu_120                          |   4|   0|    4|          0|
    |c7_fu_116                          |   4|   0|    4|          0|
    |icmp_ln705_reg_879                 |   1|   0|    1|          0|
    |indvar_flatten115_fu_148           |  16|   0|   16|          0|
    |indvar_flatten12_fu_132            |  11|   0|   11|          0|
    |indvar_flatten37_fu_140            |  13|   0|   13|          0|
    |indvar_flatten72_fu_144            |  15|   0|   15|          0|
    |indvar_flatten_fu_124              |   8|   0|    8|          0|
    |local_C_addr_reg_942               |   6|   0|    6|          0|
    |local_C_load_reg_948               |  32|   0|   32|          0|
    |mul_1_reg_958                      |  32|   0|   32|          0|
    |mul_reg_953                        |  32|   0|   32|          0|
    |or_ln710_1_reg_923                 |   1|   0|    1|          0|
    |select_ln710_1_reg_928             |   1|   0|    1|          0|
    |trunc_ln712_reg_937                |   3|   0|    3|          0|
    |u_1_reg_888                        |  32|   0|   32|          0|
    |u_2_reg_893                        |  32|   0|   32|          0|
    |u_3_reg_898                        |  32|   0|   32|          0|
    |u_reg_883                          |  32|   0|   32|          0|
    |icmp_ln705_reg_879                 |  64|  32|    1|          0|
    |local_C_addr_reg_942               |  64|  32|    6|          0|
    |mul_1_reg_958                      |  64|  32|   32|          0|
    |select_ln710_1_reg_928             |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 668| 128|  452|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|                   PE|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|                   PE|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|                   PE|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|                   PE|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|                   PE|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|                   PE|  return value|
|fifo_A_PE_1_12_dout                 |   in|   64|     ap_fifo|       fifo_A_PE_1_12|       pointer|
|fifo_A_PE_1_12_num_data_valid       |   in|    2|     ap_fifo|       fifo_A_PE_1_12|       pointer|
|fifo_A_PE_1_12_fifo_cap             |   in|    2|     ap_fifo|       fifo_A_PE_1_12|       pointer|
|fifo_A_PE_1_12_empty_n              |   in|    1|     ap_fifo|       fifo_A_PE_1_12|       pointer|
|fifo_A_PE_1_12_read                 |  out|    1|     ap_fifo|       fifo_A_PE_1_12|       pointer|
|fifo_B_PE_1_1_dout                  |   in|   64|     ap_fifo|        fifo_B_PE_1_1|       pointer|
|fifo_B_PE_1_1_num_data_valid        |   in|    2|     ap_fifo|        fifo_B_PE_1_1|       pointer|
|fifo_B_PE_1_1_fifo_cap              |   in|    2|     ap_fifo|        fifo_B_PE_1_1|       pointer|
|fifo_B_PE_1_1_empty_n               |   in|    1|     ap_fifo|        fifo_B_PE_1_1|       pointer|
|fifo_B_PE_1_1_read                  |  out|    1|     ap_fifo|        fifo_B_PE_1_1|       pointer|
|fifo_B_PE_2_1_din                   |  out|   64|     ap_fifo|        fifo_B_PE_2_1|       pointer|
|fifo_B_PE_2_1_num_data_valid        |   in|    2|     ap_fifo|        fifo_B_PE_2_1|       pointer|
|fifo_B_PE_2_1_fifo_cap              |   in|    2|     ap_fifo|        fifo_B_PE_2_1|       pointer|
|fifo_B_PE_2_1_full_n                |   in|    1|     ap_fifo|        fifo_B_PE_2_1|       pointer|
|fifo_B_PE_2_1_write                 |  out|    1|     ap_fifo|        fifo_B_PE_2_1|       pointer|
|fifo_A_PE_1_2_din                   |  out|   64|     ap_fifo|        fifo_A_PE_1_2|       pointer|
|fifo_A_PE_1_2_num_data_valid        |   in|    2|     ap_fifo|        fifo_A_PE_1_2|       pointer|
|fifo_A_PE_1_2_fifo_cap              |   in|    2|     ap_fifo|        fifo_A_PE_1_2|       pointer|
|fifo_A_PE_1_2_full_n                |   in|    1|     ap_fifo|        fifo_A_PE_1_2|       pointer|
|fifo_A_PE_1_2_write                 |  out|    1|     ap_fifo|        fifo_A_PE_1_2|       pointer|
|fifo_C_drain_PE_1_1_din             |  out|   32|     ap_fifo|  fifo_C_drain_PE_1_1|       pointer|
|fifo_C_drain_PE_1_1_num_data_valid  |   in|    2|     ap_fifo|  fifo_C_drain_PE_1_1|       pointer|
|fifo_C_drain_PE_1_1_fifo_cap        |   in|    2|     ap_fifo|  fifo_C_drain_PE_1_1|       pointer|
|fifo_C_drain_PE_1_1_full_n          |   in|    1|     ap_fifo|  fifo_C_drain_PE_1_1|       pointer|
|fifo_C_drain_PE_1_1_write           |  out|    1|     ap_fifo|  fifo_C_drain_PE_1_1|       pointer|
+------------------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.19>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%c7 = alloca i32 1"   --->   Operation 20 'alloca' 'c7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%c6 = alloca i32 1"   --->   Operation 21 'alloca' 'c6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%c5 = alloca i32 1"   --->   Operation 23 'alloca' 'c5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%c2 = alloca i32 1"   --->   Operation 25 'alloca' 'c2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten37 = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten72 = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten115 = alloca i32 1"   --->   Operation 28 'alloca' 'indvar_flatten115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %fifo_A_PE_1_12, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %fifo_A_PE_1_2, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %fifo_B_PE_1_1, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %fifo_B_PE_2_1, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_C_drain_PE_1_1, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_A_PE_1_12, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_A_PE_1_2, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_B_PE_1_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_B_PE_2_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_1_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.19ns)   --->   "%local_C = alloca i64 1" [src/kernel_kernel.cpp:701]   --->   Operation 39 'alloca' 'local_C' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln702 = specmemcore void @_ssdm_op_SpecMemCore, i32 %local_C, i64 666, i64 22, i64 18446744073709551615" [src/kernel_kernel.cpp:702]   --->   Operation 40 'specmemcore' 'specmemcore_ln702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln705 = store i16 0, i16 %indvar_flatten115" [src/kernel_kernel.cpp:705]   --->   Operation 41 'store' 'store_ln705' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln705 = store i15 0, i15 %indvar_flatten72" [src/kernel_kernel.cpp:705]   --->   Operation 42 'store' 'store_ln705' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln705 = store i13 0, i13 %indvar_flatten37" [src/kernel_kernel.cpp:705]   --->   Operation 43 'store' 'store_ln705' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln705 = store i3 0, i3 %c2" [src/kernel_kernel.cpp:705]   --->   Operation 44 'store' 'store_ln705' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln705 = store i11 0, i11 %indvar_flatten12" [src/kernel_kernel.cpp:705]   --->   Operation 45 'store' 'store_ln705' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln705 = store i4 0, i4 %c5" [src/kernel_kernel.cpp:705]   --->   Operation 46 'store' 'store_ln705' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln705 = store i8 0, i8 %indvar_flatten" [src/kernel_kernel.cpp:705]   --->   Operation 47 'store' 'store_ln705' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln705 = store i4 0, i4 %c6" [src/kernel_kernel.cpp:705]   --->   Operation 48 'store' 'store_ln705' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln705 = store i4 0, i4 %c7" [src/kernel_kernel.cpp:705]   --->   Operation 49 'store' 'store_ln705' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln705 = br void %for.inc68" [src/kernel_kernel.cpp:705]   --->   Operation 50 'br' 'br_ln705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten115_load = load i16 %indvar_flatten115" [src/kernel_kernel.cpp:705]   --->   Operation 51 'load' 'indvar_flatten115_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.78ns)   --->   "%icmp_ln705 = icmp_eq  i16 %indvar_flatten115_load, i16 32768" [src/kernel_kernel.cpp:705]   --->   Operation 52 'icmp' 'icmp_ln705' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.78ns)   --->   "%add_ln705 = add i16 %indvar_flatten115_load, i16 1" [src/kernel_kernel.cpp:705]   --->   Operation 53 'add' 'add_ln705' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln705 = br i1 %icmp_ln705, void %for.inc120, void %for.end122" [src/kernel_kernel.cpp:705]   --->   Operation 54 'br' 'br_ln705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln714 = store i16 %add_ln705, i16 %indvar_flatten115" [src/kernel_kernel.cpp:714]   --->   Operation 55 'store' 'store_ln714' <Predicate = (!icmp_ln705)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 56 [1/1] (1.40ns)   --->   "%fifo_data = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_A_PE_1_12" [src/kernel_kernel.cpp:719]   --->   Operation 56 'read' 'fifo_data' <Predicate = (!icmp_ln705)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%u = trunc i64 %fifo_data" [src/kernel_kernel.cpp:723]   --->   Operation 57 'trunc' 'u' <Predicate = (!icmp_ln705)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%u_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %fifo_data, i32 32, i32 63" [src/kernel_kernel.cpp:723]   --->   Operation 58 'partselect' 'u_1' <Predicate = (!icmp_ln705)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.40ns)   --->   "%fifo_data_1 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_B_PE_1_1" [src/kernel_kernel.cpp:730]   --->   Operation 59 'read' 'fifo_data_1' <Predicate = (!icmp_ln705)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%u_2 = trunc i64 %fifo_data_1" [src/kernel_kernel.cpp:734]   --->   Operation 60 'trunc' 'u_2' <Predicate = (!icmp_ln705)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%u_3 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %fifo_data_1, i32 32, i32 63" [src/kernel_kernel.cpp:734]   --->   Operation 61 'partselect' 'u_3' <Predicate = (!icmp_ln705)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.40ns)   --->   "%write_ln752 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_B_PE_2_1, i64 %fifo_data_1" [src/kernel_kernel.cpp:752]   --->   Operation 62 'write' 'write_ln752' <Predicate = (!icmp_ln705)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 63 [1/1] (1.40ns)   --->   "%write_ln760 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_A_PE_1_2, i64 %fifo_data" [src/kernel_kernel.cpp:760]   --->   Operation 63 'write' 'write_ln760' <Predicate = (!icmp_ln705)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln724 = bitcast i32 %u" [src/kernel_kernel.cpp:724]   --->   Operation 64 'bitcast' 'bitcast_ln724' <Predicate = (!icmp_ln705)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln724_1 = bitcast i32 %u_1" [src/kernel_kernel.cpp:724]   --->   Operation 65 'bitcast' 'bitcast_ln724_1' <Predicate = (!icmp_ln705)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%u0 = bitcast i32 %u_2" [src/kernel_kernel.cpp:735]   --->   Operation 66 'bitcast' 'u0' <Predicate = (!icmp_ln705)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%u1 = bitcast i32 %u_3" [src/kernel_kernel.cpp:735]   --->   Operation 67 'bitcast' 'u1' <Predicate = (!icmp_ln705)> <Delay = 0.00>
ST_3 : [1/1] (0.38ns)   --->   Input mux for Operation 68 '%mul = fmul i32 %bitcast_ln724, i32 %u0'
ST_3 : Operation 68 [4/4] (1.93ns)   --->   "%mul = fmul i32 %bitcast_ln724, i32 %u0" [src/kernel_kernel.cpp:742]   --->   Operation 68 'fmul' 'mul' <Predicate = (!icmp_ln705)> <Delay = 1.93> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (0.38ns)   --->   Input mux for Operation 69 '%mul_1 = fmul i32 %bitcast_ln724_1, i32 %u1'
ST_3 : Operation 69 [4/4] (1.93ns)   --->   "%mul_1 = fmul i32 %bitcast_ln724_1, i32 %u1" [src/kernel_kernel.cpp:742]   --->   Operation 69 'fmul' 'mul_1' <Predicate = (!icmp_ln705)> <Delay = 1.93> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.58>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [src/kernel_kernel.cpp:712]   --->   Operation 70 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%c5_1 = load i4 %c5" [src/kernel_kernel.cpp:707]   --->   Operation 71 'load' 'c5_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i11 %indvar_flatten12" [src/kernel_kernel.cpp:710]   --->   Operation 72 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%c2_1 = load i3 %c2" [src/kernel_kernel.cpp:706]   --->   Operation 73 'load' 'c2_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%indvar_flatten37_load = load i13 %indvar_flatten37" [src/kernel_kernel.cpp:707]   --->   Operation 74 'load' 'indvar_flatten37_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%indvar_flatten72_load = load i15 %indvar_flatten72" [src/kernel_kernel.cpp:706]   --->   Operation 75 'load' 'indvar_flatten72_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.57ns)   --->   "%cmp_i_i99_not = icmp_ne  i3 %c2_1, i3 3" [src/kernel_kernel.cpp:706]   --->   Operation 76 'icmp' 'cmp_i_i99_not' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.70ns)   --->   "%cmp_i_i_not = icmp_ne  i4 %c5_1, i4 7" [src/kernel_kernel.cpp:707]   --->   Operation 77 'icmp' 'cmp_i_i_not' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.12ns)   --->   "%brmerge = or i1 %cmp_i_i99_not, i1 %cmp_i_i_not" [src/kernel_kernel.cpp:706]   --->   Operation 78 'or' 'brmerge' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%c7_load = load i4 %c7" [src/kernel_kernel.cpp:712]   --->   Operation 79 'load' 'c7_load' <Predicate = (!icmp_ln705)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.77ns)   --->   "%icmp_ln706 = icmp_eq  i15 %indvar_flatten72_load, i15 8192" [src/kernel_kernel.cpp:706]   --->   Operation 80 'icmp' 'icmp_ln706' <Predicate = (!icmp_ln705)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node brmerge_mid1)   --->   "%or_ln705 = or i1 %icmp_ln706, i1 %cmp_i_i99_not" [src/kernel_kernel.cpp:705]   --->   Operation 81 'or' 'or_ln705' <Predicate = (!icmp_ln705)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln710_1)   --->   "%or_ln705_1 = or i1 %icmp_ln706, i1 %brmerge" [src/kernel_kernel.cpp:705]   --->   Operation 82 'or' 'or_ln705_1' <Predicate = (!icmp_ln705)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.12ns)   --->   "%xor_ln705 = xor i1 %icmp_ln706, i1 1" [src/kernel_kernel.cpp:705]   --->   Operation 83 'xor' 'xor_ln705' <Predicate = (!icmp_ln705)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.70ns)   --->   "%icmp_ln714 = icmp_eq  i4 %c7_load, i4 8" [src/kernel_kernel.cpp:714]   --->   Operation 84 'icmp' 'icmp_ln714' <Predicate = (!icmp_ln705)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln710)   --->   "%and_ln705 = and i1 %icmp_ln714, i1 %xor_ln705" [src/kernel_kernel.cpp:705]   --->   Operation 85 'and' 'and_ln705' <Predicate = (!icmp_ln705)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.70ns)   --->   "%icmp_ln712 = icmp_eq  i8 %indvar_flatten_load, i8 64" [src/kernel_kernel.cpp:712]   --->   Operation 86 'icmp' 'icmp_ln712' <Predicate = (!icmp_ln705)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln706_1)   --->   "%and_ln705_1 = and i1 %icmp_ln712, i1 %xor_ln705" [src/kernel_kernel.cpp:705]   --->   Operation 87 'and' 'and_ln705_1' <Predicate = (!icmp_ln705)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.73ns)   --->   "%icmp_ln710 = icmp_eq  i11 %indvar_flatten12_load, i11 512" [src/kernel_kernel.cpp:710]   --->   Operation 88 'icmp' 'icmp_ln710' <Predicate = (!icmp_ln705)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.75ns)   --->   "%icmp_ln707 = icmp_eq  i13 %indvar_flatten37_load, i13 2048" [src/kernel_kernel.cpp:707]   --->   Operation 89 'icmp' 'icmp_ln707' <Predicate = (!icmp_ln705)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.12ns)   --->   "%and_ln705_3 = and i1 %icmp_ln707, i1 %xor_ln705" [src/kernel_kernel.cpp:705]   --->   Operation 90 'and' 'and_ln705_3' <Predicate = (!icmp_ln705)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.12ns)   --->   "%or_ln706 = or i1 %and_ln705_3, i1 %icmp_ln706" [src/kernel_kernel.cpp:706]   --->   Operation 91 'or' 'or_ln706' <Predicate = (!icmp_ln705)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.27ns)   --->   "%select_ln706 = select i1 %or_ln706, i3 0, i3 %c2_1" [src/kernel_kernel.cpp:706]   --->   Operation 92 'select' 'select_ln706' <Predicate = (!icmp_ln705)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node brmerge_mid1)   --->   "%or_ln706_1 = or i1 %and_ln705_3, i1 %or_ln705" [src/kernel_kernel.cpp:706]   --->   Operation 93 'or' 'or_ln706_1' <Predicate = (!icmp_ln705)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln710_1)   --->   "%or_ln706_2 = or i1 %and_ln705_3, i1 %or_ln705_1" [src/kernel_kernel.cpp:706]   --->   Operation 94 'or' 'or_ln706_2' <Predicate = (!icmp_ln705)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln706_3)   --->   "%xor_ln706 = xor i1 %icmp_ln707, i1 1" [src/kernel_kernel.cpp:706]   --->   Operation 95 'xor' 'xor_ln706' <Predicate = (!icmp_ln705)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln706_3 = or i1 %icmp_ln706, i1 %xor_ln706" [src/kernel_kernel.cpp:706]   --->   Operation 96 'or' 'or_ln706_3' <Predicate = (!icmp_ln705)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln710)   --->   "%and_ln706 = and i1 %and_ln705, i1 %or_ln706_3" [src/kernel_kernel.cpp:706]   --->   Operation 97 'and' 'and_ln706' <Predicate = (!icmp_ln705)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln706_1 = and i1 %and_ln705_1, i1 %or_ln706_3" [src/kernel_kernel.cpp:706]   --->   Operation 98 'and' 'and_ln706_1' <Predicate = (!icmp_ln705)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln706_2)   --->   "%and_ln705_2 = and i1 %xor_ln705, i1 %icmp_ln710" [src/kernel_kernel.cpp:705]   --->   Operation 99 'and' 'and_ln705_2' <Predicate = (!icmp_ln705)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln706_2 = and i1 %and_ln705_2, i1 %or_ln706_3" [src/kernel_kernel.cpp:706]   --->   Operation 100 'and' 'and_ln706_2' <Predicate = (!icmp_ln705)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.57ns)   --->   "%c2_3 = add i3 %select_ln706, i3 1" [src/kernel_kernel.cpp:707]   --->   Operation 101 'add' 'c2_3' <Predicate = (!icmp_ln705)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.12ns)   --->   "%or_ln707 = or i1 %and_ln706_2, i1 %and_ln705_3" [src/kernel_kernel.cpp:707]   --->   Operation 102 'or' 'or_ln707' <Predicate = (!icmp_ln705)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.12ns)   --->   "%or_ln707_1 = or i1 %or_ln707, i1 %icmp_ln706" [src/kernel_kernel.cpp:707]   --->   Operation 103 'or' 'or_ln707_1' <Predicate = (!icmp_ln705)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.35ns)   --->   "%select_ln707 = select i1 %or_ln707_1, i4 0, i4 %c5_1" [src/kernel_kernel.cpp:707]   --->   Operation 104 'select' 'select_ln707' <Predicate = (!icmp_ln705)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.57ns)   --->   "%cmp_i_i99_not_mid1 = icmp_ne  i3 %c2_3, i3 3" [src/kernel_kernel.cpp:707]   --->   Operation 105 'icmp' 'cmp_i_i99_not_mid1' <Predicate = (!icmp_ln705)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node brmerge_mid1)   --->   "%select_ln707_1 = select i1 %and_ln706_2, i1 %cmp_i_i99_not_mid1, i1 %or_ln706_1" [src/kernel_kernel.cpp:707]   --->   Operation 106 'select' 'select_ln707_1' <Predicate = (!icmp_ln705)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln710_1)   --->   "%or_ln707_2 = or i1 %and_ln706_2, i1 %or_ln706_2" [src/kernel_kernel.cpp:707]   --->   Operation 107 'or' 'or_ln707_2' <Predicate = (!icmp_ln705)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.12ns)   --->   "%xor_ln707 = xor i1 %and_ln706_2, i1 1" [src/kernel_kernel.cpp:707]   --->   Operation 108 'xor' 'xor_ln707' <Predicate = (!icmp_ln705)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln710)   --->   "%and_ln707 = and i1 %and_ln706, i1 %xor_ln707" [src/kernel_kernel.cpp:707]   --->   Operation 109 'and' 'and_ln707' <Predicate = (!icmp_ln705)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.12ns)   --->   "%and_ln707_1 = and i1 %and_ln706_1, i1 %xor_ln707" [src/kernel_kernel.cpp:707]   --->   Operation 110 'and' 'and_ln707_1' <Predicate = (!icmp_ln705)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.27ns)   --->   "%select_ln707_2 = select i1 %and_ln706_2, i3 %c2_3, i3 %select_ln706" [src/kernel_kernel.cpp:707]   --->   Operation 111 'select' 'select_ln707_2' <Predicate = (!icmp_ln705)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.70ns)   --->   "%c5_3 = add i4 %select_ln707, i4 1" [src/kernel_kernel.cpp:710]   --->   Operation 112 'add' 'c5_3' <Predicate = (!icmp_ln705)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node or_ln710_1)   --->   "%or_ln710 = or i1 %and_ln707_1, i1 %and_ln706_2" [src/kernel_kernel.cpp:710]   --->   Operation 113 'or' 'or_ln710' <Predicate = (!icmp_ln705)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln710_1 = or i1 %or_ln710, i1 %or_ln706" [src/kernel_kernel.cpp:710]   --->   Operation 114 'or' 'or_ln710_1' <Predicate = (!icmp_ln705)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.70ns)   --->   "%cmp_i_i_not_mid1 = icmp_ne  i4 %c5_3, i4 7" [src/kernel_kernel.cpp:710]   --->   Operation 115 'icmp' 'cmp_i_i_not_mid1' <Predicate = (!icmp_ln705)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.27ns) (out node of the LUT)   --->   "%brmerge_mid1 = or i1 %select_ln707_1, i1 %cmp_i_i_not_mid1" [src/kernel_kernel.cpp:707]   --->   Operation 116 'or' 'brmerge_mid1' <Predicate = (!icmp_ln705)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln710_1 = select i1 %and_ln707_1, i1 %brmerge_mid1, i1 %or_ln707_2" [src/kernel_kernel.cpp:710]   --->   Operation 117 'select' 'select_ln710_1' <Predicate = (!icmp_ln705)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln710)   --->   "%xor_ln710 = xor i1 %and_ln706_1, i1 1" [src/kernel_kernel.cpp:710]   --->   Operation 118 'xor' 'xor_ln710' <Predicate = (!icmp_ln705)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln710)   --->   "%or_ln710_2 = or i1 %and_ln706_2, i1 %xor_ln710" [src/kernel_kernel.cpp:710]   --->   Operation 119 'or' 'or_ln710_2' <Predicate = (!icmp_ln705)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln710 = and i1 %and_ln707, i1 %or_ln710_2" [src/kernel_kernel.cpp:710]   --->   Operation 120 'and' 'and_ln710' <Predicate = (!icmp_ln705)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.35ns)   --->   "%select_ln710_2 = select i1 %and_ln707_1, i4 %c5_3, i4 %select_ln707" [src/kernel_kernel.cpp:710]   --->   Operation 121 'select' 'select_ln710_2' <Predicate = (!icmp_ln705)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln712)   --->   "%or_ln712 = or i1 %and_ln710, i1 %and_ln707_1" [src/kernel_kernel.cpp:712]   --->   Operation 122 'or' 'or_ln712' <Predicate = (!icmp_ln705)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln712)   --->   "%or_ln712_1 = or i1 %or_ln712, i1 %or_ln707" [src/kernel_kernel.cpp:712]   --->   Operation 123 'or' 'or_ln712_1' <Predicate = (!icmp_ln705)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln712)   --->   "%or_ln712_2 = or i1 %or_ln712_1, i1 %icmp_ln706" [src/kernel_kernel.cpp:712]   --->   Operation 124 'or' 'or_ln712_2' <Predicate = (!icmp_ln705)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln712 = select i1 %or_ln712_2, i4 0, i4 %c7_load" [src/kernel_kernel.cpp:712]   --->   Operation 125 'select' 'select_ln712' <Predicate = (!icmp_ln705)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln712 = trunc i4 %select_ln712" [src/kernel_kernel.cpp:712]   --->   Operation 126 'trunc' 'trunc_ln712' <Predicate = (!icmp_ln705)> <Delay = 0.00>
ST_4 : Operation 127 [3/4] (2.32ns)   --->   "%mul = fmul i32 %bitcast_ln724, i32 %u0" [src/kernel_kernel.cpp:742]   --->   Operation 127 'fmul' 'mul' <Predicate = (!icmp_ln705)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [3/4] (2.32ns)   --->   "%mul_1 = fmul i32 %bitcast_ln724_1, i32 %u1" [src/kernel_kernel.cpp:742]   --->   Operation 128 'fmul' 'mul_1' <Predicate = (!icmp_ln705)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln744 = br i1 %select_ln710_1, void %if.then, void %for.inc105" [src/kernel_kernel.cpp:744]   --->   Operation 129 'br' 'br_ln744' <Predicate = (!icmp_ln705)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.70ns)   --->   "%add_ln714 = add i4 %select_ln712, i4 1" [src/kernel_kernel.cpp:714]   --->   Operation 130 'add' 'add_ln714' <Predicate = (!icmp_ln705)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.70ns)   --->   "%add_ln712_1 = add i8 %indvar_flatten_load, i8 1" [src/kernel_kernel.cpp:712]   --->   Operation 131 'add' 'add_ln712_1' <Predicate = (!icmp_ln705)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.30ns)   --->   "%select_ln712_2 = select i1 %or_ln710_1, i8 1, i8 %add_ln712_1" [src/kernel_kernel.cpp:712]   --->   Operation 132 'select' 'select_ln712_2' <Predicate = (!icmp_ln705)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.73ns)   --->   "%add_ln710_1 = add i11 %indvar_flatten12_load, i11 1" [src/kernel_kernel.cpp:710]   --->   Operation 133 'add' 'add_ln710_1' <Predicate = (!icmp_ln705)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.30ns)   --->   "%select_ln710_3 = select i1 %or_ln707_1, i11 1, i11 %add_ln710_1" [src/kernel_kernel.cpp:710]   --->   Operation 134 'select' 'select_ln710_3' <Predicate = (!icmp_ln705)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.75ns)   --->   "%add_ln707_1 = add i13 %indvar_flatten37_load, i13 1" [src/kernel_kernel.cpp:707]   --->   Operation 135 'add' 'add_ln707_1' <Predicate = (!icmp_ln705)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.32ns)   --->   "%select_ln707_3 = select i1 %or_ln706, i13 1, i13 %add_ln707_1" [src/kernel_kernel.cpp:707]   --->   Operation 136 'select' 'select_ln707_3' <Predicate = (!icmp_ln705)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.77ns)   --->   "%add_ln706 = add i15 %indvar_flatten72_load, i15 1" [src/kernel_kernel.cpp:706]   --->   Operation 137 'add' 'add_ln706' <Predicate = (!icmp_ln705)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.29ns)   --->   "%select_ln706_1 = select i1 %icmp_ln706, i15 1, i15 %add_ln706" [src/kernel_kernel.cpp:706]   --->   Operation 138 'select' 'select_ln706_1' <Predicate = (!icmp_ln705)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.38ns)   --->   "%store_ln714 = store i15 %select_ln706_1, i15 %indvar_flatten72" [src/kernel_kernel.cpp:714]   --->   Operation 139 'store' 'store_ln714' <Predicate = (!icmp_ln705)> <Delay = 0.38>
ST_4 : Operation 140 [1/1] (0.38ns)   --->   "%store_ln714 = store i13 %select_ln707_3, i13 %indvar_flatten37" [src/kernel_kernel.cpp:714]   --->   Operation 140 'store' 'store_ln714' <Predicate = (!icmp_ln705)> <Delay = 0.38>
ST_4 : Operation 141 [1/1] (0.38ns)   --->   "%store_ln714 = store i3 %select_ln707_2, i3 %c2" [src/kernel_kernel.cpp:714]   --->   Operation 141 'store' 'store_ln714' <Predicate = (!icmp_ln705)> <Delay = 0.38>
ST_4 : Operation 142 [1/1] (0.38ns)   --->   "%store_ln714 = store i11 %select_ln710_3, i11 %indvar_flatten12" [src/kernel_kernel.cpp:714]   --->   Operation 142 'store' 'store_ln714' <Predicate = (!icmp_ln705)> <Delay = 0.38>
ST_4 : Operation 143 [1/1] (0.38ns)   --->   "%store_ln714 = store i4 %select_ln710_2, i4 %c5" [src/kernel_kernel.cpp:714]   --->   Operation 143 'store' 'store_ln714' <Predicate = (!icmp_ln705)> <Delay = 0.38>
ST_4 : Operation 144 [1/1] (0.38ns)   --->   "%store_ln714 = store i8 %select_ln712_2, i8 %indvar_flatten" [src/kernel_kernel.cpp:714]   --->   Operation 144 'store' 'store_ln714' <Predicate = (!icmp_ln705)> <Delay = 0.38>
ST_4 : Operation 145 [1/1] (0.38ns)   --->   "%store_ln714 = store i4 %add_ln714, i4 %c7" [src/kernel_kernel.cpp:714]   --->   Operation 145 'store' 'store_ln714' <Predicate = (!icmp_ln705)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 3.31>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%c6_load = load i4 %c6" [src/kernel_kernel.cpp:710]   --->   Operation 146 'load' 'c6_load' <Predicate = (!or_ln710_1)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.35ns)   --->   "%select_ln710 = select i1 %or_ln710_1, i4 0, i4 %c6_load" [src/kernel_kernel.cpp:710]   --->   Operation 147 'select' 'select_ln710' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.70ns)   --->   "%add_ln712 = add i4 %select_ln710, i4 1" [src/kernel_kernel.cpp:712]   --->   Operation 148 'add' 'add_ln712' <Predicate = (and_ln710)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.35ns)   --->   "%select_ln712_1 = select i1 %and_ln710, i4 %add_ln712, i4 %select_ln710" [src/kernel_kernel.cpp:712]   --->   Operation 149 'select' 'select_ln712_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i4 %select_ln712_1" [src/kernel_kernel.cpp:712]   --->   Operation 150 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln712, i3 0" [src/kernel_kernel.cpp:712]   --->   Operation 151 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.70ns)   --->   "%empty = add i6 %tmp, i6 %zext_ln712" [src/kernel_kernel.cpp:712]   --->   Operation 152 'add' 'empty' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty" [src/kernel_kernel.cpp:712]   --->   Operation 153 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%local_C_addr = getelementptr i32 %local_C, i64 0, i64 %p_cast" [src/kernel_kernel.cpp:712]   --->   Operation 154 'getelementptr' 'local_C_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [2/2] (1.19ns)   --->   "%local_C_load = load i6 %local_C_addr" [src/kernel_kernel.cpp:742]   --->   Operation 155 'load' 'local_C_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 156 [2/4] (2.32ns)   --->   "%mul = fmul i32 %bitcast_ln724, i32 %u0" [src/kernel_kernel.cpp:742]   --->   Operation 156 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [2/4] (2.32ns)   --->   "%mul_1 = fmul i32 %bitcast_ln724_1, i32 %u1" [src/kernel_kernel.cpp:742]   --->   Operation 157 'fmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.38ns)   --->   "%store_ln714 = store i4 %select_ln712_1, i4 %c6" [src/kernel_kernel.cpp:714]   --->   Operation 158 'store' 'store_ln714' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln714 = br void %for.inc68" [src/kernel_kernel.cpp:714]   --->   Operation 159 'br' 'br_ln714' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 160 [1/2] (1.19ns)   --->   "%local_C_load = load i6 %local_C_addr" [src/kernel_kernel.cpp:742]   --->   Operation 160 'load' 'local_C_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 161 [1/4] (2.32ns)   --->   "%mul = fmul i32 %bitcast_ln724, i32 %u0" [src/kernel_kernel.cpp:742]   --->   Operation 161 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/4] (2.32ns)   --->   "%mul_1 = fmul i32 %bitcast_ln724_1, i32 %u1" [src/kernel_kernel.cpp:742]   --->   Operation 162 'fmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.97>
ST_7 : [1/1] (0.38ns)   --->   Input mux for Operation 163 '%add = fadd i32 %local_C_load, i32 %mul'
ST_7 : Operation 163 [5/5] (2.58ns)   --->   "%add = fadd i32 %local_C_load, i32 %mul" [src/kernel_kernel.cpp:742]   --->   Operation 163 'fadd' 'add' <Predicate = true> <Delay = 2.58> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.97>
ST_8 : Operation 164 [4/5] (2.97ns)   --->   "%add = fadd i32 %local_C_load, i32 %mul" [src/kernel_kernel.cpp:742]   --->   Operation 164 'fadd' 'add' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.97>
ST_9 : Operation 165 [3/5] (2.97ns)   --->   "%add = fadd i32 %local_C_load, i32 %mul" [src/kernel_kernel.cpp:742]   --->   Operation 165 'fadd' 'add' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.97>
ST_10 : Operation 166 [2/5] (2.97ns)   --->   "%add = fadd i32 %local_C_load, i32 %mul" [src/kernel_kernel.cpp:742]   --->   Operation 166 'fadd' 'add' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.97>
ST_11 : Operation 167 [1/5] (2.97ns)   --->   "%add = fadd i32 %local_C_load, i32 %mul" [src/kernel_kernel.cpp:742]   --->   Operation 167 'fadd' 'add' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.97>
ST_12 : [1/1] (0.38ns)   --->   Input mux for Operation 168 '%add_1 = fadd i32 %add, i32 %mul_1'
ST_12 : Operation 168 [5/5] (2.58ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [src/kernel_kernel.cpp:742]   --->   Operation 168 'fadd' 'add_1' <Predicate = true> <Delay = 2.58> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.97>
ST_13 : Operation 169 [4/5] (2.97ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [src/kernel_kernel.cpp:742]   --->   Operation 169 'fadd' 'add_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.97>
ST_14 : Operation 170 [3/5] (2.97ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [src/kernel_kernel.cpp:742]   --->   Operation 170 'fadd' 'add_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.97>
ST_15 : Operation 171 [2/5] (2.97ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [src/kernel_kernel.cpp:742]   --->   Operation 171 'fadd' 'add_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.97>
ST_16 : Operation 172 [1/5] (2.97ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [src/kernel_kernel.cpp:742]   --->   Operation 172 'fadd' 'add_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%ret_ln767 = ret" [src/kernel_kernel.cpp:767]   --->   Operation 185 'ret' 'ret_ln767' <Predicate = (icmp_ln705)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.39>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5"   --->   Operation 173 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 174 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_706_2_VITIS_LOOP_710_4_VITIS_LOOP_712_5"   --->   Operation 175 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6"   --->   Operation 176 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_710_4_VITIS_LOOP_712_5_VITIS_LOOP_714_6"   --->   Operation 177 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_712_5_VITIS_LOOP_714_6_str"   --->   Operation 178 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "%specpipeline_ln715 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [src/kernel_kernel.cpp:715]   --->   Operation 179 'specpipeline' 'specpipeline_ln715' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln714 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/kernel_kernel.cpp:714]   --->   Operation 180 'specloopname' 'specloopname_ln714' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 181 [1/1] (1.19ns)   --->   "%store_ln742 = store i32 %add_1, i6 %local_C_addr" [src/kernel_kernel.cpp:742]   --->   Operation 181 'store' 'store_ln742' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%bitcast_ln745 = bitcast i32 %add_1" [src/kernel_kernel.cpp:745]   --->   Operation 182 'bitcast' 'bitcast_ln745' <Predicate = (!select_ln710_1)> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (1.39ns)   --->   "%write_ln745 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_C_drain_PE_1_1, i32 %bitcast_ln745" [src/kernel_kernel.cpp:745]   --->   Operation 183 'write' 'write_ln745' <Predicate = (!select_ln710_1)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln745 = br void %for.inc105" [src/kernel_kernel.cpp:745]   --->   Operation 184 'br' 'br_ln745' <Predicate = (!select_ln710_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_PE_1_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_PE_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_PE_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_PE_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_PE_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c7                     (alloca           ) [ 011110000000000000]
c6                     (alloca           ) [ 011111000000000000]
indvar_flatten         (alloca           ) [ 011110000000000000]
c5                     (alloca           ) [ 011110000000000000]
indvar_flatten12       (alloca           ) [ 011110000000000000]
c2                     (alloca           ) [ 011110000000000000]
indvar_flatten37       (alloca           ) [ 011110000000000000]
indvar_flatten72       (alloca           ) [ 011110000000000000]
indvar_flatten115      (alloca           ) [ 010000000000000000]
specmemcore_ln0        (specmemcore      ) [ 000000000000000000]
specmemcore_ln0        (specmemcore      ) [ 000000000000000000]
specmemcore_ln0        (specmemcore      ) [ 000000000000000000]
specmemcore_ln0        (specmemcore      ) [ 000000000000000000]
specmemcore_ln0        (specmemcore      ) [ 000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000]
local_C                (alloca           ) [ 011111000000000000]
specmemcore_ln702      (specmemcore      ) [ 000000000000000000]
store_ln705            (store            ) [ 000000000000000000]
store_ln705            (store            ) [ 000000000000000000]
store_ln705            (store            ) [ 000000000000000000]
store_ln705            (store            ) [ 000000000000000000]
store_ln705            (store            ) [ 000000000000000000]
store_ln705            (store            ) [ 000000000000000000]
store_ln705            (store            ) [ 000000000000000000]
store_ln705            (store            ) [ 000000000000000000]
store_ln705            (store            ) [ 000000000000000000]
br_ln705               (br               ) [ 000000000000000000]
indvar_flatten115_load (load             ) [ 000000000000000000]
icmp_ln705             (icmp             ) [ 011111111111111110]
add_ln705              (add              ) [ 000000000000000000]
br_ln705               (br               ) [ 000000000000000000]
store_ln714            (store            ) [ 000000000000000000]
fifo_data              (read             ) [ 000000000000000000]
u                      (trunc            ) [ 010100000000000000]
u_1                    (partselect       ) [ 010100000000000000]
fifo_data_1            (read             ) [ 000000000000000000]
u_2                    (trunc            ) [ 010100000000000000]
u_3                    (partselect       ) [ 010100000000000000]
write_ln752            (write            ) [ 000000000000000000]
write_ln760            (write            ) [ 000000000000000000]
bitcast_ln724          (bitcast          ) [ 010011100000000000]
bitcast_ln724_1        (bitcast          ) [ 010011100000000000]
u0                     (bitcast          ) [ 010011100000000000]
u1                     (bitcast          ) [ 010011100000000000]
indvar_flatten_load    (load             ) [ 000000000000000000]
c5_1                   (load             ) [ 000000000000000000]
indvar_flatten12_load  (load             ) [ 000000000000000000]
c2_1                   (load             ) [ 000000000000000000]
indvar_flatten37_load  (load             ) [ 000000000000000000]
indvar_flatten72_load  (load             ) [ 000000000000000000]
cmp_i_i99_not          (icmp             ) [ 000000000000000000]
cmp_i_i_not            (icmp             ) [ 000000000000000000]
brmerge                (or               ) [ 000000000000000000]
c7_load                (load             ) [ 000000000000000000]
icmp_ln706             (icmp             ) [ 000000000000000000]
or_ln705               (or               ) [ 000000000000000000]
or_ln705_1             (or               ) [ 000000000000000000]
xor_ln705              (xor              ) [ 000000000000000000]
icmp_ln714             (icmp             ) [ 000000000000000000]
and_ln705              (and              ) [ 000000000000000000]
icmp_ln712             (icmp             ) [ 000000000000000000]
and_ln705_1            (and              ) [ 000000000000000000]
icmp_ln710             (icmp             ) [ 000000000000000000]
icmp_ln707             (icmp             ) [ 000000000000000000]
and_ln705_3            (and              ) [ 000000000000000000]
or_ln706               (or               ) [ 000000000000000000]
select_ln706           (select           ) [ 000000000000000000]
or_ln706_1             (or               ) [ 000000000000000000]
or_ln706_2             (or               ) [ 000000000000000000]
xor_ln706              (xor              ) [ 000000000000000000]
or_ln706_3             (or               ) [ 000000000000000000]
and_ln706              (and              ) [ 000000000000000000]
and_ln706_1            (and              ) [ 000000000000000000]
and_ln705_2            (and              ) [ 000000000000000000]
and_ln706_2            (and              ) [ 000000000000000000]
c2_3                   (add              ) [ 000000000000000000]
or_ln707               (or               ) [ 000000000000000000]
or_ln707_1             (or               ) [ 000000000000000000]
select_ln707           (select           ) [ 000000000000000000]
cmp_i_i99_not_mid1     (icmp             ) [ 000000000000000000]
select_ln707_1         (select           ) [ 000000000000000000]
or_ln707_2             (or               ) [ 000000000000000000]
xor_ln707              (xor              ) [ 000000000000000000]
and_ln707              (and              ) [ 000000000000000000]
and_ln707_1            (and              ) [ 000000000000000000]
select_ln707_2         (select           ) [ 000000000000000000]
c5_3                   (add              ) [ 000000000000000000]
or_ln710               (or               ) [ 000000000000000000]
or_ln710_1             (or               ) [ 010001000000000000]
cmp_i_i_not_mid1       (icmp             ) [ 000000000000000000]
brmerge_mid1           (or               ) [ 000000000000000000]
select_ln710_1         (select           ) [ 010001111111111111]
xor_ln710              (xor              ) [ 000000000000000000]
or_ln710_2             (or               ) [ 000000000000000000]
and_ln710              (and              ) [ 010001000000000000]
select_ln710_2         (select           ) [ 000000000000000000]
or_ln712               (or               ) [ 000000000000000000]
or_ln712_1             (or               ) [ 000000000000000000]
or_ln712_2             (or               ) [ 000000000000000000]
select_ln712           (select           ) [ 000000000000000000]
trunc_ln712            (trunc            ) [ 010001000000000000]
br_ln744               (br               ) [ 000000000000000000]
add_ln714              (add              ) [ 000000000000000000]
add_ln712_1            (add              ) [ 000000000000000000]
select_ln712_2         (select           ) [ 000000000000000000]
add_ln710_1            (add              ) [ 000000000000000000]
select_ln710_3         (select           ) [ 000000000000000000]
add_ln707_1            (add              ) [ 000000000000000000]
select_ln707_3         (select           ) [ 000000000000000000]
add_ln706              (add              ) [ 000000000000000000]
select_ln706_1         (select           ) [ 000000000000000000]
store_ln714            (store            ) [ 000000000000000000]
store_ln714            (store            ) [ 000000000000000000]
store_ln714            (store            ) [ 000000000000000000]
store_ln714            (store            ) [ 000000000000000000]
store_ln714            (store            ) [ 000000000000000000]
store_ln714            (store            ) [ 000000000000000000]
store_ln714            (store            ) [ 000000000000000000]
c6_load                (load             ) [ 000000000000000000]
select_ln710           (select           ) [ 000000000000000000]
add_ln712              (add              ) [ 000000000000000000]
select_ln712_1         (select           ) [ 000000000000000000]
zext_ln712             (zext             ) [ 000000000000000000]
tmp                    (bitconcatenate   ) [ 000000000000000000]
empty                  (add              ) [ 000000000000000000]
p_cast                 (zext             ) [ 000000000000000000]
local_C_addr           (getelementptr    ) [ 010000111111111111]
store_ln714            (store            ) [ 000000000000000000]
br_ln714               (br               ) [ 000000000000000000]
local_C_load           (load             ) [ 010000011111000000]
mul                    (fmul             ) [ 010000011111000000]
mul_1                  (fmul             ) [ 010000011111111110]
add                    (fadd             ) [ 010000000000111110]
add_1                  (fadd             ) [ 010000000000000001]
specloopname_ln0       (specloopname     ) [ 000000000000000000]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000000]
specloopname_ln0       (specloopname     ) [ 000000000000000000]
specloopname_ln0       (specloopname     ) [ 000000000000000000]
specloopname_ln0       (specloopname     ) [ 000000000000000000]
specloopname_ln0       (specloopname     ) [ 000000000000000000]
specpipeline_ln715     (specpipeline     ) [ 000000000000000000]
specloopname_ln714     (specloopname     ) [ 000000000000000000]
store_ln742            (store            ) [ 000000000000000000]
bitcast_ln745          (bitcast          ) [ 000000000000000000]
write_ln745            (write            ) [ 000000000000000000]
br_ln745               (br               ) [ 000000000000000000]
ret_ln767              (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_PE_1_12">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_1_12"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_PE_1_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_1_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_B_PE_1_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_1_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo_B_PE_2_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_2_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fifo_C_drain_PE_1_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_1_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_706_2_VITIS_LOOP_710_4_VITIS_LOOP_712_5"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_710_4_VITIS_LOOP_712_5_VITIS_LOOP_714_6"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_712_5_VITIS_LOOP_714_6_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="c7_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c7/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="c6_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c6/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="indvar_flatten_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="c5_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c5/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="indvar_flatten12_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten12/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="c2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c2/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="indvar_flatten37_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten37/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="indvar_flatten72_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten72/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="indvar_flatten115_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten115/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="local_C_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="fifo_data_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_data/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="fifo_data_1_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_data_1/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln752_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="0" index="2" bw="64" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln752/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="write_ln760_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="0" index="2" bw="64" slack="0"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln760/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="write_ln745_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln745/17 "/>
</bind>
</comp>

<comp id="191" class="1004" name="local_C_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="6" slack="0"/>
<pin id="195" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_addr/5 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="12"/>
<pin id="203" dir="0" index="4" bw="6" slack="1"/>
<pin id="204" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="32" slack="1"/>
<pin id="206" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="local_C_load/5 store_ln742/17 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="0" index="1" bw="32" slack="1"/>
<pin id="210" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/7 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="0" index="1" bw="32" slack="6"/>
<pin id="214" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_1/12 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln705_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="16" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln705/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln705_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="15" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln705/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln705_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="13" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln705/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln705_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln705/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln705_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="11" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln705/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln705_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="4" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln705/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln705_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln705/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln705_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln705/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln705_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="4" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln705/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="indvar_flatten115_load_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten115_load/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln705_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="0"/>
<pin id="273" dir="0" index="1" bw="16" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln705/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln705_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln705/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln714_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="0" index="1" bw="16" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln714/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="u_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="u/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="u_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="64" slack="0"/>
<pin id="295" dir="0" index="2" bw="7" slack="0"/>
<pin id="296" dir="0" index="3" bw="7" slack="0"/>
<pin id="297" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="u_1/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="u_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="u_2/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="u_3_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="0"/>
<pin id="309" dir="0" index="2" bw="7" slack="0"/>
<pin id="310" dir="0" index="3" bw="7" slack="0"/>
<pin id="311" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="u_3/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="bitcast_ln724_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln724/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="bitcast_ln724_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln724_1/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="u0_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="u0/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="u1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="u1/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="indvar_flatten_load_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="3"/>
<pin id="334" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="c5_1_load_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="3"/>
<pin id="337" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c5_1/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="indvar_flatten12_load_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="11" slack="3"/>
<pin id="340" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten12_load/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="c2_1_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="3" slack="3"/>
<pin id="343" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c2_1/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="indvar_flatten37_load_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="13" slack="3"/>
<pin id="346" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten37_load/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="indvar_flatten72_load_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="15" slack="3"/>
<pin id="349" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten72_load/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="cmp_i_i99_not_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="0"/>
<pin id="352" dir="0" index="1" bw="3" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i99_not/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="cmp_i_i_not_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="0" index="1" bw="4" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i_not/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="brmerge_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="c7_load_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="3"/>
<pin id="370" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c7_load/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln706_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="15" slack="0"/>
<pin id="373" dir="0" index="1" bw="15" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln706/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="or_ln705_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln705/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="or_ln705_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln705_1/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="xor_ln705_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln705/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln714_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="0"/>
<pin id="397" dir="0" index="1" bw="4" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln714/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="and_ln705_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln705/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln712_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln712/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="and_ln705_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln705_1/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="icmp_ln710_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="11" slack="0"/>
<pin id="421" dir="0" index="1" bw="11" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln710/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln707_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="13" slack="0"/>
<pin id="427" dir="0" index="1" bw="13" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln707/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="and_ln705_3_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln705_3/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="or_ln706_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln706/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="select_ln706_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="3" slack="0"/>
<pin id="446" dir="0" index="2" bw="3" slack="0"/>
<pin id="447" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln706/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="or_ln706_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln706_1/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="or_ln706_2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln706_2/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="xor_ln706_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln706/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="or_ln706_3_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln706_3/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="and_ln706_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln706/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="and_ln706_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln706_1/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="and_ln705_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln705_2/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="and_ln706_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln706_2/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="c2_3_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="3" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c2_3/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="or_ln707_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln707/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="or_ln707_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln707_1/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="select_ln707_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="4" slack="0"/>
<pin id="520" dir="0" index="2" bw="4" slack="0"/>
<pin id="521" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln707/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="cmp_i_i99_not_mid1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="3" slack="0"/>
<pin id="527" dir="0" index="1" bw="3" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i99_not_mid1/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="select_ln707_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="0" index="2" bw="1" slack="0"/>
<pin id="535" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln707_1/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="or_ln707_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln707_2/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="xor_ln707_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln707/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="and_ln707_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln707/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="and_ln707_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln707_1/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="select_ln707_2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="3" slack="0"/>
<pin id="566" dir="0" index="2" bw="3" slack="0"/>
<pin id="567" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln707_2/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="c5_3_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="4" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c5_3/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="or_ln710_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln710/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="or_ln710_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln710_1/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="cmp_i_i_not_mid1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="4" slack="0"/>
<pin id="591" dir="0" index="1" bw="4" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i_not_mid1/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="brmerge_mid1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_mid1/4 "/>
</bind>
</comp>

<comp id="601" class="1004" name="select_ln710_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="0" index="2" bw="1" slack="0"/>
<pin id="605" dir="1" index="3" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln710_1/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="xor_ln710_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln710/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="or_ln710_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln710_2/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="and_ln710_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln710/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="select_ln710_2_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="4" slack="0"/>
<pin id="630" dir="0" index="2" bw="4" slack="0"/>
<pin id="631" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln710_2/4 "/>
</bind>
</comp>

<comp id="635" class="1004" name="or_ln712_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln712/4 "/>
</bind>
</comp>

<comp id="641" class="1004" name="or_ln712_1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln712_1/4 "/>
</bind>
</comp>

<comp id="647" class="1004" name="or_ln712_2_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln712_2/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="select_ln712_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="4" slack="0"/>
<pin id="656" dir="0" index="2" bw="4" slack="0"/>
<pin id="657" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln712/4 "/>
</bind>
</comp>

<comp id="661" class="1004" name="trunc_ln712_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="4" slack="0"/>
<pin id="663" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln712/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="add_ln714_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="4" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln714/4 "/>
</bind>
</comp>

<comp id="671" class="1004" name="add_ln712_1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_1/4 "/>
</bind>
</comp>

<comp id="677" class="1004" name="select_ln712_2_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="8" slack="0"/>
<pin id="680" dir="0" index="2" bw="8" slack="0"/>
<pin id="681" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln712_2/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="add_ln710_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="11" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln710_1/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="select_ln710_3_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="11" slack="0"/>
<pin id="694" dir="0" index="2" bw="11" slack="0"/>
<pin id="695" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln710_3/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="add_ln707_1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="13" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln707_1/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="select_ln707_3_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="13" slack="0"/>
<pin id="708" dir="0" index="2" bw="13" slack="0"/>
<pin id="709" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln707_3/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="add_ln706_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="15" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln706/4 "/>
</bind>
</comp>

<comp id="719" class="1004" name="select_ln706_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="15" slack="0"/>
<pin id="722" dir="0" index="2" bw="15" slack="0"/>
<pin id="723" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln706_1/4 "/>
</bind>
</comp>

<comp id="727" class="1004" name="store_ln714_store_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="15" slack="0"/>
<pin id="729" dir="0" index="1" bw="15" slack="3"/>
<pin id="730" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln714/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="store_ln714_store_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="13" slack="0"/>
<pin id="734" dir="0" index="1" bw="13" slack="3"/>
<pin id="735" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln714/4 "/>
</bind>
</comp>

<comp id="737" class="1004" name="store_ln714_store_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="3" slack="0"/>
<pin id="739" dir="0" index="1" bw="3" slack="3"/>
<pin id="740" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln714/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="store_ln714_store_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="11" slack="0"/>
<pin id="744" dir="0" index="1" bw="11" slack="3"/>
<pin id="745" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln714/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="store_ln714_store_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="4" slack="0"/>
<pin id="749" dir="0" index="1" bw="4" slack="3"/>
<pin id="750" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln714/4 "/>
</bind>
</comp>

<comp id="752" class="1004" name="store_ln714_store_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="0"/>
<pin id="754" dir="0" index="1" bw="8" slack="3"/>
<pin id="755" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln714/4 "/>
</bind>
</comp>

<comp id="757" class="1004" name="store_ln714_store_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="4" slack="0"/>
<pin id="759" dir="0" index="1" bw="4" slack="3"/>
<pin id="760" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln714/4 "/>
</bind>
</comp>

<comp id="762" class="1004" name="c6_load_load_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="4" slack="4"/>
<pin id="764" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c6_load/5 "/>
</bind>
</comp>

<comp id="765" class="1004" name="select_ln710_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="1"/>
<pin id="767" dir="0" index="1" bw="4" slack="0"/>
<pin id="768" dir="0" index="2" bw="4" slack="0"/>
<pin id="769" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln710/5 "/>
</bind>
</comp>

<comp id="772" class="1004" name="add_ln712_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="4" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712/5 "/>
</bind>
</comp>

<comp id="778" class="1004" name="select_ln712_1_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="1"/>
<pin id="780" dir="0" index="1" bw="4" slack="0"/>
<pin id="781" dir="0" index="2" bw="4" slack="0"/>
<pin id="782" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln712_1/5 "/>
</bind>
</comp>

<comp id="785" class="1004" name="zext_ln712_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="4" slack="0"/>
<pin id="787" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712/5 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="6" slack="0"/>
<pin id="791" dir="0" index="1" bw="3" slack="1"/>
<pin id="792" dir="0" index="2" bw="1" slack="0"/>
<pin id="793" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="796" class="1004" name="empty_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="6" slack="0"/>
<pin id="798" dir="0" index="1" bw="4" slack="0"/>
<pin id="799" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="802" class="1004" name="p_cast_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="6" slack="0"/>
<pin id="804" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/5 "/>
</bind>
</comp>

<comp id="807" class="1004" name="store_ln714_store_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="4" slack="0"/>
<pin id="809" dir="0" index="1" bw="4" slack="4"/>
<pin id="810" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln714/5 "/>
</bind>
</comp>

<comp id="812" class="1004" name="bitcast_ln745_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="1"/>
<pin id="814" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln745/17 "/>
</bind>
</comp>

<comp id="816" class="1005" name="c7_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="4" slack="0"/>
<pin id="818" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c7 "/>
</bind>
</comp>

<comp id="823" class="1005" name="c6_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="4" slack="0"/>
<pin id="825" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c6 "/>
</bind>
</comp>

<comp id="830" class="1005" name="indvar_flatten_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="8" slack="0"/>
<pin id="832" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="837" class="1005" name="c5_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="4" slack="0"/>
<pin id="839" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c5 "/>
</bind>
</comp>

<comp id="844" class="1005" name="indvar_flatten12_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="11" slack="0"/>
<pin id="846" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten12 "/>
</bind>
</comp>

<comp id="851" class="1005" name="c2_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="3" slack="0"/>
<pin id="853" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c2 "/>
</bind>
</comp>

<comp id="858" class="1005" name="indvar_flatten37_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="13" slack="0"/>
<pin id="860" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten37 "/>
</bind>
</comp>

<comp id="865" class="1005" name="indvar_flatten72_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="15" slack="0"/>
<pin id="867" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten72 "/>
</bind>
</comp>

<comp id="872" class="1005" name="indvar_flatten115_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="16" slack="0"/>
<pin id="874" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten115 "/>
</bind>
</comp>

<comp id="879" class="1005" name="icmp_ln705_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="1"/>
<pin id="881" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln705 "/>
</bind>
</comp>

<comp id="883" class="1005" name="u_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="1"/>
<pin id="885" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="888" class="1005" name="u_1_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="1"/>
<pin id="890" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u_1 "/>
</bind>
</comp>

<comp id="893" class="1005" name="u_2_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="1"/>
<pin id="895" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u_2 "/>
</bind>
</comp>

<comp id="898" class="1005" name="u_3_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="1"/>
<pin id="900" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u_3 "/>
</bind>
</comp>

<comp id="903" class="1005" name="bitcast_ln724_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="1"/>
<pin id="905" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln724 "/>
</bind>
</comp>

<comp id="908" class="1005" name="bitcast_ln724_1_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="32" slack="1"/>
<pin id="910" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln724_1 "/>
</bind>
</comp>

<comp id="913" class="1005" name="u0_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="1"/>
<pin id="915" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u0 "/>
</bind>
</comp>

<comp id="918" class="1005" name="u1_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="1"/>
<pin id="920" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u1 "/>
</bind>
</comp>

<comp id="923" class="1005" name="or_ln710_1_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="1"/>
<pin id="925" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln710_1 "/>
</bind>
</comp>

<comp id="928" class="1005" name="select_ln710_1_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="13"/>
<pin id="930" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln710_1 "/>
</bind>
</comp>

<comp id="932" class="1005" name="and_ln710_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="1"/>
<pin id="934" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln710 "/>
</bind>
</comp>

<comp id="937" class="1005" name="trunc_ln712_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="3" slack="1"/>
<pin id="939" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln712 "/>
</bind>
</comp>

<comp id="942" class="1005" name="local_C_addr_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="6" slack="1"/>
<pin id="944" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="local_C_addr "/>
</bind>
</comp>

<comp id="948" class="1005" name="local_C_load_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="1"/>
<pin id="950" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="local_C_load "/>
</bind>
</comp>

<comp id="953" class="1005" name="mul_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="1"/>
<pin id="955" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="958" class="1005" name="mul_1_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="6"/>
<pin id="960" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="mul_1 "/>
</bind>
</comp>

<comp id="963" class="1005" name="add_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="1"/>
<pin id="965" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="968" class="1005" name="add_1_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="1"/>
<pin id="970" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="52" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="52" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="60" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="162" pin="2"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="60" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="2" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="156" pin="2"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="114" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="8" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="92" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="191" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="36" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="40" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="42" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="44" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="46" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="44" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="44" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="275"><net_src comp="268" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="48" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="268" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="156" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="54" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="156" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="56" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="58" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="305"><net_src comp="162" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="54" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="162" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="56" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="58" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="319"><net_src comp="316" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="323"><net_src comp="320" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="327"><net_src comp="324" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="331"><net_src comp="328" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="354"><net_src comp="341" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="62" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="335" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="64" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="350" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="356" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="375"><net_src comp="347" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="66" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="350" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="371" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="362" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="371" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="68" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="368" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="70" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="389" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="332" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="72" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="389" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="338" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="74" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="344" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="76" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="389" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="371" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="40" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="341" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="455"><net_src comp="431" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="377" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="431" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="383" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="425" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="68" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="371" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="463" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="401" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="469" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="413" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="469" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="389" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="419" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="469" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="443" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="78" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="493" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="431" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="371" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="522"><net_src comp="511" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="44" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="335" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="499" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="62" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="493" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="525" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="451" pin="2"/><net_sink comp="531" pin=2"/></net>

<net id="543"><net_src comp="493" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="457" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="493" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="68" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="475" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="545" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="481" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="545" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="568"><net_src comp="493" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="499" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="443" pin="3"/><net_sink comp="563" pin=2"/></net>

<net id="575"><net_src comp="517" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="80" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="557" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="493" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="577" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="437" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="571" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="64" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="531" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="589" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="606"><net_src comp="557" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="595" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="539" pin="2"/><net_sink comp="601" pin=2"/></net>

<net id="613"><net_src comp="481" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="68" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="493" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="609" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="551" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="615" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="632"><net_src comp="557" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="571" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="517" pin="3"/><net_sink comp="627" pin=2"/></net>

<net id="639"><net_src comp="621" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="557" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="635" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="505" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="641" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="371" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="658"><net_src comp="647" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="44" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="368" pin="1"/><net_sink comp="653" pin=2"/></net>

<net id="664"><net_src comp="653" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="653" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="80" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="332" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="82" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="682"><net_src comp="583" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="82" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="671" pin="2"/><net_sink comp="677" pin=2"/></net>

<net id="689"><net_src comp="338" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="84" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="696"><net_src comp="511" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="84" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="698"><net_src comp="685" pin="2"/><net_sink comp="691" pin=2"/></net>

<net id="703"><net_src comp="344" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="86" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="710"><net_src comp="437" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="86" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="712"><net_src comp="699" pin="2"/><net_sink comp="705" pin=2"/></net>

<net id="717"><net_src comp="347" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="88" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="724"><net_src comp="371" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="88" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="726"><net_src comp="713" pin="2"/><net_sink comp="719" pin=2"/></net>

<net id="731"><net_src comp="719" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="736"><net_src comp="705" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="741"><net_src comp="563" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="746"><net_src comp="691" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="751"><net_src comp="627" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="756"><net_src comp="677" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="761"><net_src comp="665" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="770"><net_src comp="44" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="771"><net_src comp="762" pin="1"/><net_sink comp="765" pin=2"/></net>

<net id="776"><net_src comp="765" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="80" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="783"><net_src comp="772" pin="2"/><net_sink comp="778" pin=1"/></net>

<net id="784"><net_src comp="765" pin="3"/><net_sink comp="778" pin=2"/></net>

<net id="788"><net_src comp="778" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="794"><net_src comp="90" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="795"><net_src comp="40" pin="0"/><net_sink comp="789" pin=2"/></net>

<net id="800"><net_src comp="789" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="785" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="805"><net_src comp="796" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="811"><net_src comp="778" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="815"><net_src comp="812" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="819"><net_src comp="116" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="822"><net_src comp="816" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="826"><net_src comp="120" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="829"><net_src comp="823" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="833"><net_src comp="124" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="836"><net_src comp="830" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="840"><net_src comp="128" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="843"><net_src comp="837" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="847"><net_src comp="132" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="850"><net_src comp="844" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="854"><net_src comp="136" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="857"><net_src comp="851" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="861"><net_src comp="140" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="864"><net_src comp="858" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="868"><net_src comp="144" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="871"><net_src comp="865" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="875"><net_src comp="148" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="878"><net_src comp="872" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="882"><net_src comp="271" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="886"><net_src comp="288" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="891"><net_src comp="292" pin="4"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="896"><net_src comp="302" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="901"><net_src comp="306" pin="4"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="906"><net_src comp="316" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="911"><net_src comp="320" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="916"><net_src comp="324" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="921"><net_src comp="328" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="926"><net_src comp="583" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="931"><net_src comp="601" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="935"><net_src comp="621" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="940"><net_src comp="661" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="945"><net_src comp="191" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="951"><net_src comp="197" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="956"><net_src comp="215" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="961"><net_src comp="219" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="966"><net_src comp="207" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="971"><net_src comp="211" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="197" pin=4"/></net>

<net id="973"><net_src comp="968" pin="1"/><net_sink comp="812" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_PE_1_12 | {}
	Port: fifo_A_PE_1_2 | {2 }
	Port: fifo_B_PE_1_1 | {}
	Port: fifo_B_PE_2_1 | {2 }
	Port: fifo_C_drain_PE_1_1 | {17 }
 - Input state : 
	Port: PE : fifo_A_PE_1_12 | {2 }
	Port: PE : fifo_A_PE_1_2 | {}
	Port: PE : fifo_B_PE_1_1 | {2 }
	Port: PE : fifo_B_PE_2_1 | {}
	Port: PE : fifo_C_drain_PE_1_1 | {}
  - Chain level:
	State 1
		specmemcore_ln702 : 1
		store_ln705 : 1
		store_ln705 : 1
		store_ln705 : 1
		store_ln705 : 1
		store_ln705 : 1
		store_ln705 : 1
		store_ln705 : 1
		store_ln705 : 1
		store_ln705 : 1
		indvar_flatten115_load : 1
		icmp_ln705 : 2
		add_ln705 : 2
		br_ln705 : 3
		store_ln714 : 3
	State 2
	State 3
		mul : 1
		mul_1 : 1
	State 4
		cmp_i_i99_not : 1
		cmp_i_i_not : 1
		brmerge : 2
		icmp_ln706 : 1
		or_ln705 : 2
		or_ln705_1 : 2
		xor_ln705 : 2
		icmp_ln714 : 1
		and_ln705 : 2
		icmp_ln712 : 1
		and_ln705_1 : 2
		icmp_ln710 : 1
		icmp_ln707 : 1
		and_ln705_3 : 2
		or_ln706 : 2
		select_ln706 : 2
		or_ln706_1 : 2
		or_ln706_2 : 2
		xor_ln706 : 2
		or_ln706_3 : 2
		and_ln706 : 2
		and_ln706_1 : 2
		and_ln705_2 : 2
		and_ln706_2 : 2
		c2_3 : 3
		or_ln707 : 2
		or_ln707_1 : 2
		select_ln707 : 2
		cmp_i_i99_not_mid1 : 4
		select_ln707_1 : 5
		or_ln707_2 : 2
		xor_ln707 : 2
		and_ln707 : 2
		and_ln707_1 : 2
		select_ln707_2 : 4
		c5_3 : 3
		or_ln710 : 2
		or_ln710_1 : 2
		cmp_i_i_not_mid1 : 4
		brmerge_mid1 : 5
		select_ln710_1 : 5
		xor_ln710 : 2
		or_ln710_2 : 2
		and_ln710 : 2
		select_ln710_2 : 4
		or_ln712 : 2
		or_ln712_1 : 2
		or_ln712_2 : 2
		select_ln712 : 2
		trunc_ln712 : 3
		br_ln744 : 6
		add_ln714 : 3
		add_ln712_1 : 1
		select_ln712_2 : 2
		add_ln710_1 : 1
		select_ln710_3 : 2
		add_ln707_1 : 1
		select_ln707_3 : 2
		add_ln706 : 1
		select_ln706_1 : 2
		store_ln714 : 3
		store_ln714 : 3
		store_ln714 : 5
		store_ln714 : 3
		store_ln714 : 5
		store_ln714 : 3
		store_ln714 : 4
	State 5
		select_ln710 : 1
		add_ln712 : 2
		select_ln712_1 : 3
		zext_ln712 : 4
		empty : 5
		p_cast : 6
		local_C_addr : 7
		local_C_load : 8
		store_ln714 : 4
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		write_ln745 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fadd   |         grp_fu_207        |    2    |   205   |   220   |
|          |         grp_fu_211        |    2    |   205   |   220   |
|----------|---------------------------|---------|---------|---------|
|   fmul   |         grp_fu_215        |    3    |   143   |    78   |
|          |         grp_fu_219        |    3    |   143   |    78   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln705_fu_277     |    0    |    0    |    23   |
|          |        c2_3_fu_499        |    0    |    0    |    10   |
|          |        c5_3_fu_571        |    0    |    0    |    12   |
|          |      add_ln714_fu_665     |    0    |    0    |    12   |
|    add   |     add_ln712_1_fu_671    |    0    |    0    |    15   |
|          |     add_ln710_1_fu_685    |    0    |    0    |    18   |
|          |     add_ln707_1_fu_699    |    0    |    0    |    20   |
|          |      add_ln706_fu_713     |    0    |    0    |    22   |
|          |      add_ln712_fu_772     |    0    |    0    |    12   |
|          |        empty_fu_796       |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|          |     icmp_ln705_fu_271     |    0    |    0    |    23   |
|          |    cmp_i_i99_not_fu_350   |    0    |    0    |    10   |
|          |     cmp_i_i_not_fu_356    |    0    |    0    |    12   |
|          |     icmp_ln706_fu_371     |    0    |    0    |    22   |
|   icmp   |     icmp_ln714_fu_395     |    0    |    0    |    12   |
|          |     icmp_ln712_fu_407     |    0    |    0    |    15   |
|          |     icmp_ln710_fu_419     |    0    |    0    |    18   |
|          |     icmp_ln707_fu_425     |    0    |    0    |    20   |
|          | cmp_i_i99_not_mid1_fu_525 |    0    |    0    |    10   |
|          |  cmp_i_i_not_mid1_fu_589  |    0    |    0    |    12   |
|----------|---------------------------|---------|---------|---------|
|          |    select_ln706_fu_443    |    0    |    0    |    3    |
|          |    select_ln707_fu_517    |    0    |    0    |    4    |
|          |   select_ln707_1_fu_531   |    0    |    0    |    2    |
|          |   select_ln707_2_fu_563   |    0    |    0    |    3    |
|          |   select_ln710_1_fu_601   |    0    |    0    |    2    |
|          |   select_ln710_2_fu_627   |    0    |    0    |    4    |
|  select  |    select_ln712_fu_653    |    0    |    0    |    4    |
|          |   select_ln712_2_fu_677   |    0    |    0    |    8    |
|          |   select_ln710_3_fu_691   |    0    |    0    |    11   |
|          |   select_ln707_3_fu_705   |    0    |    0    |    13   |
|          |   select_ln706_1_fu_719   |    0    |    0    |    15   |
|          |    select_ln710_fu_765    |    0    |    0    |    4    |
|          |   select_ln712_1_fu_778   |    0    |    0    |    4    |
|----------|---------------------------|---------|---------|---------|
|          |       brmerge_fu_362      |    0    |    0    |    2    |
|          |      or_ln705_fu_377      |    0    |    0    |    2    |
|          |     or_ln705_1_fu_383     |    0    |    0    |    2    |
|          |      or_ln706_fu_437      |    0    |    0    |    2    |
|          |     or_ln706_1_fu_451     |    0    |    0    |    2    |
|          |     or_ln706_2_fu_457     |    0    |    0    |    2    |
|          |     or_ln706_3_fu_469     |    0    |    0    |    2    |
|          |      or_ln707_fu_505      |    0    |    0    |    2    |
|    or    |     or_ln707_1_fu_511     |    0    |    0    |    2    |
|          |     or_ln707_2_fu_539     |    0    |    0    |    2    |
|          |      or_ln710_fu_577      |    0    |    0    |    2    |
|          |     or_ln710_1_fu_583     |    0    |    0    |    2    |
|          |    brmerge_mid1_fu_595    |    0    |    0    |    2    |
|          |     or_ln710_2_fu_615     |    0    |    0    |    2    |
|          |      or_ln712_fu_635      |    0    |    0    |    2    |
|          |     or_ln712_1_fu_641     |    0    |    0    |    2    |
|          |     or_ln712_2_fu_647     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      and_ln705_fu_401     |    0    |    0    |    2    |
|          |     and_ln705_1_fu_413    |    0    |    0    |    2    |
|          |     and_ln705_3_fu_431    |    0    |    0    |    2    |
|          |      and_ln706_fu_475     |    0    |    0    |    2    |
|    and   |     and_ln706_1_fu_481    |    0    |    0    |    2    |
|          |     and_ln705_2_fu_487    |    0    |    0    |    2    |
|          |     and_ln706_2_fu_493    |    0    |    0    |    2    |
|          |      and_ln707_fu_551     |    0    |    0    |    2    |
|          |     and_ln707_1_fu_557    |    0    |    0    |    2    |
|          |      and_ln710_fu_621     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      xor_ln705_fu_389     |    0    |    0    |    2    |
|    xor   |      xor_ln706_fu_463     |    0    |    0    |    2    |
|          |      xor_ln707_fu_545     |    0    |    0    |    2    |
|          |      xor_ln710_fu_609     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|   read   |   fifo_data_read_fu_156   |    0    |    0    |    0    |
|          |  fifo_data_1_read_fu_162  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |  write_ln752_write_fu_168 |    0    |    0    |    0    |
|   write  |  write_ln760_write_fu_176 |    0    |    0    |    0    |
|          |  write_ln745_write_fu_184 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |          u_fu_288         |    0    |    0    |    0    |
|   trunc  |         u_2_fu_302        |    0    |    0    |    0    |
|          |     trunc_ln712_fu_661    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|         u_1_fu_292        |    0    |    0    |    0    |
|          |         u_3_fu_306        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |     zext_ln712_fu_785     |    0    |    0    |    0    |
|          |       p_cast_fu_802       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|         tmp_fu_789        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    10   |   696   |   1046  |
|----------|---------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|local_C|    1   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    1   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      add_1_reg_968      |   32   |
|       add_reg_963       |   32   |
|    and_ln710_reg_932    |    1   |
| bitcast_ln724_1_reg_908 |   32   |
|  bitcast_ln724_reg_903  |   32   |
|        c2_reg_851       |    3   |
|        c5_reg_837       |    4   |
|        c6_reg_823       |    4   |
|        c7_reg_816       |    4   |
|    icmp_ln705_reg_879   |    1   |
|indvar_flatten115_reg_872|   16   |
| indvar_flatten12_reg_844|   11   |
| indvar_flatten37_reg_858|   13   |
| indvar_flatten72_reg_865|   15   |
|  indvar_flatten_reg_830 |    8   |
|   local_C_addr_reg_942  |    6   |
|   local_C_load_reg_948  |   32   |
|      mul_1_reg_958      |   32   |
|       mul_reg_953       |   32   |
|    or_ln710_1_reg_923   |    1   |
|  select_ln710_1_reg_928 |    1   |
|   trunc_ln712_reg_937   |    3   |
|        u0_reg_913       |   32   |
|        u1_reg_918       |   32   |
|       u_1_reg_888       |   32   |
|       u_2_reg_893       |   32   |
|       u_3_reg_898       |   32   |
|        u_reg_883        |   32   |
+-------------------------+--------+
|          Total          |   507  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_197 |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_215    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_215    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_219    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_219    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   268  ||  1.935  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   10   |    -   |   696  |  1046  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   45   |
|  Register |    -   |    -   |    -   |   507  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   10   |    1   |  1203  |  1091  |
+-----------+--------+--------+--------+--------+--------+
