Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Tue Oct 13 10:19:38 2015
| Host              : linuxlab009.seas.wustl.edu running 64-bit CentOS Linux release 7.1.1503 (Core)
| Command           : report_timing -file ./report/gen_pwm_timing_synth.rpt
| Design            : gen_pwm
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             15.046ns  (required time - arrival time)
  Source:                 i_reg_53_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_reg_53_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 1.618ns (37.238%)  route 2.727ns (62.762%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 21.503 - 20.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=32, unset)           1.677     1.677    ap_clk
                                                                      r  i_reg_53_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     2.173 r  i_reg_53_reg[0]/Q
                         net (fo=5, unplaced)         0.930     3.103    i_reg_53_reg[0]
                         LUT4 (Prop_lut4_I1_O)        0.124     3.227 r  ap_ready_INST_0_i_36/O
                         net (fo=1, unplaced)         0.000     3.227    n_2_ap_ready_INST_0_i_36
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.759 r  ap_ready_INST_0_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.759    n_2_ap_ready_INST_0_i_20
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.873 r  ap_ready_INST_0_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.873    n_2_ap_ready_INST_0_i_11
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.987 r  ap_ready_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.987    n_2_ap_ready_INST_0_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.101 f  ap_ready_INST_0_i_1/CO[3]
                         net (fo=6, unplaced)         0.950     5.051    n_2_ap_ready_INST_0_i_1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.175 r  i_reg_53[0]_i_1/O
                         net (fo=31, unplaced)        0.847     6.022    n_2_i_reg_53[0]_i_1
                         FDRE                                         r  i_reg_53_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk
                         net (fo=32, unset)           1.503    21.503    ap_clk
                                                                      r  i_reg_53_reg[0]/C
                         clock pessimism              0.000    21.503    
                         clock uncertainty           -0.035    21.468    
                         FDRE (Setup_fdre_C_R)       -0.400    21.068    i_reg_53_reg[0]
  -------------------------------------------------------------------
                         required time                         21.068    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                 15.046    




