Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec  1 13:50:23 2020
| Host         : DESKTOP-BIG8F3A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    97 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             169 |           46 |
| Yes          | No                    | No                     |               4 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             378 |          125 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                             Enable Signal                             |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                       | reset_cond/M_reset_cond_in                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | dec_ctr/dctr_gen_0[0].dctr/E[0]                                       | gameMachine/game_controlunit/SR[0]                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | dec_ctr/dctr_gen_0[1].dctr/E[0]                                       | gameMachine/game_controlunit/SR[0]                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | dec_ctr/dctr_gen_0[2].dctr/E[0]                                       | gameMachine/game_controlunit/SR[0]                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | gameMachine/game_controlunit/E[0]                                     | gameMachine/game_controlunit/SR[0]                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | random/edge_detector_rng/M_stage_q_reg[3]                             |                                                       |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_1_n_0   | reset_cond/Q[0]                                       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | buttoncond_gen_0[2].buttoncond/E[0]                                   | reset_cond/Q[0]                                       |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_4[0]  | reset_cond/Q[0]                                       |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG | gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_3[0]  | reset_cond/Q[0]                                       |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_6[0]  | reset_cond/Q[0]                                       |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_5[0]  | reset_cond/Q[0]                                       |                7 |             12 |         1.71 |
|  clk_IBUF_BUFG | buttoncond_gen_0[2].buttoncond/M_ctr_q[0]_i_2__8_n_0                  | buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__1_n_0                  | buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | buttoncond_gen_0[4].buttoncond/M_ctr_q[0]_i_2__0_n_0                  | buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | buttoncond_gen_0[5].buttoncond/sel                                    | buttoncond_gen_0[5].buttoncond/sync/clear             |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2__10_n_0                 | buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__9_n_0                  | buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_10[0] | reset_cond/Q[0]                                       |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG | gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_9[0]  | reset_cond/Q[0]                                       |                9 |             20 |         2.22 |
|  clk_IBUF_BUFG | gameMachine/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_7[0]  | reset_cond/Q[0]                                       |               12 |             20 |         1.67 |
|  clk_IBUF_BUFG |                                                                       |                                                       |               11 |             24 |         2.18 |
|  clk_IBUF_BUFG | random/edge_detector_rng/M_stage_q_reg[3]                             | reset_cond/Q[0]                                       |               13 |             28 |         2.15 |
|  clk_IBUF_BUFG | random/slowerclock/E[0]                                               | reset_cond/Q[0]                                       |               19 |             96 |         5.05 |
|  clk_IBUF_BUFG |                                                                       | reset_cond/Q[0]                                       |               44 |            165 |         3.75 |
+----------------+-----------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


