$date
	Sat Jan 14 14:31:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$var wire 1 & s_1 $end
$var wire 1 ' cout_2 $end
$var wire 1 ( cout_1 $end
$scope module hlf1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ( carry $end
$var wire 1 & sum $end
$upscope $end
$scope module hlf2 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
0'
0&
1%
1$
1#
1"
1!
$end
#1
0!
0%
#2
1'
1&
0(
1%
0$
#3
0"
1!
0'
0%
#4
1"
0!
1'
1%
1$
0#
#5
0"
1!
0'
0%
#6
0&
1%
0$
#7
0!
0%
#8
1"
1'
1&
1%
1$
#9
0"
1!
0'
0%
#10
0&
1%
0$
#11
0!
0%
#12
1"
1'
1&
1%
1$
#13
0"
1!
0'
0%
