#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x279f230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27b2bc0 .scope module, "tb" "tb" 3 122;
 .timescale -12 -12;
L_0x279f6c0 .functor NOT 1, L_0x2819130, C4<0>, C4<0>, C4<0>;
L_0x2818fb0 .functor XOR 12, L_0x2818e70, L_0x2818f10, C4<000000000000>, C4<000000000000>;
L_0x28190c0 .functor XOR 12, L_0x2818fb0, L_0x2819020, C4<000000000000>, C4<000000000000>;
v0x28120e0_0 .net *"_ivl_10", 11 0, L_0x2819020;  1 drivers
v0x28121e0_0 .net *"_ivl_12", 11 0, L_0x28190c0;  1 drivers
v0x28122c0_0 .net *"_ivl_2", 11 0, L_0x2818dd0;  1 drivers
v0x2812380_0 .net *"_ivl_4", 11 0, L_0x2818e70;  1 drivers
v0x2812460_0 .net *"_ivl_6", 11 0, L_0x2818f10;  1 drivers
v0x2812590_0 .net *"_ivl_8", 11 0, L_0x2818fb0;  1 drivers
v0x2812670_0 .var "clk", 0 0;
v0x2812710_0 .net "in", 0 0, v0x280efc0_0;  1 drivers
v0x28127b0_0 .net "next_state_dut", 9 0, L_0x2818050;  1 drivers
v0x2812850_0 .net "next_state_ref", 9 0, L_0x28156f0;  1 drivers
v0x2812960_0 .net "out1_dut", 0 0, L_0x2816ad0;  1 drivers
v0x2812a00_0 .net "out1_ref", 0 0, L_0x27a2510;  1 drivers
v0x2812aa0_0 .net "out2_dut", 0 0, L_0x2818bc0;  1 drivers
v0x2812b40_0 .net "out2_ref", 0 0, L_0x27a33b0;  1 drivers
v0x2812c10_0 .net "state", 9 0, v0x280f2f0_0;  1 drivers
v0x2812cb0_0 .var/2u "stats1", 287 0;
v0x2812d50_0 .var/2u "strobe", 0 0;
v0x2812df0_0 .net "tb_match", 0 0, L_0x2819130;  1 drivers
v0x2812ec0_0 .net "tb_mismatch", 0 0, L_0x279f6c0;  1 drivers
v0x2812f60_0 .net "wavedrom_enable", 0 0, v0x280f530_0;  1 drivers
v0x2813030_0 .net "wavedrom_title", 511 0, v0x280f5f0_0;  1 drivers
L_0x2818dd0 .concat [ 1 1 10 0], L_0x27a33b0, L_0x27a2510, L_0x28156f0;
L_0x2818e70 .concat [ 1 1 10 0], L_0x27a33b0, L_0x27a2510, L_0x28156f0;
L_0x2818f10 .concat [ 1 1 10 0], L_0x2818bc0, L_0x2816ad0, L_0x2818050;
L_0x2819020 .concat [ 1 1 10 0], L_0x27a33b0, L_0x27a2510, L_0x28156f0;
L_0x2819130 .cmp/eeq 12, L_0x2818dd0, L_0x28190c0;
S_0x27b2d50 .scope module, "good1" "reference_module" 3 171, 3 4 0, S_0x27b2bc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x27a2510 .functor OR 1, L_0x2813180, L_0x2813220, C4<0>, C4<0>;
L_0x27a33b0 .functor OR 1, L_0x28133b0, L_0x2813450, C4<0>, C4<0>;
L_0x27a3b00 .functor OR 1, L_0x2813930, L_0x28139d0, C4<0>, C4<0>;
L_0x27a0510 .functor OR 1, L_0x27a3b00, L_0x2813b60, C4<0>, C4<0>;
L_0x27c06f0 .functor OR 1, L_0x27a0510, L_0x2813cd0, C4<0>, C4<0>;
L_0x27e57d0 .functor AND 1, L_0x2813610, L_0x27c06f0, C4<1>, C4<1>;
L_0x28140b0 .functor OR 1, L_0x2813f00, L_0x2813fa0, C4<0>, C4<0>;
L_0x2814260 .functor OR 1, L_0x28140b0, L_0x28141c0, C4<0>, C4<0>;
L_0x28143c0 .functor AND 1, v0x280efc0_0, L_0x2814260, C4<1>, C4<1>;
L_0x2814040 .functor AND 1, v0x280efc0_0, L_0x2814480, C4<1>, C4<1>;
L_0x2814900 .functor AND 1, v0x280efc0_0, L_0x2814650, C4<1>, C4<1>;
L_0x2814aa0 .functor AND 1, v0x280efc0_0, L_0x2814970, C4<1>, C4<1>;
L_0x2814c70 .functor AND 1, v0x280efc0_0, L_0x2814bd0, C4<1>, C4<1>;
L_0x2814ea0 .functor AND 1, v0x280efc0_0, L_0x2814d60, C4<1>, C4<1>;
L_0x2814b60 .functor OR 1, L_0x2815010, L_0x28150b0, C4<0>, C4<0>;
L_0x2815300 .functor AND 1, v0x280efc0_0, L_0x2814b60, C4<1>, C4<1>;
L_0x28155b0 .functor AND 1, L_0x2814e00, L_0x2815450, C4<1>, C4<1>;
L_0x2815c70 .functor AND 1, L_0x2815a60, L_0x2815bd0, C4<1>, C4<1>;
v0x27a26c0_0 .net *"_ivl_1", 0 0, L_0x2813180;  1 drivers
v0x27a34c0_0 .net *"_ivl_100", 0 0, L_0x2815a60;  1 drivers
v0x27a3560_0 .net *"_ivl_102", 0 0, L_0x2815bd0;  1 drivers
v0x27a3d70_0 .net *"_ivl_104", 0 0, L_0x2815c70;  1 drivers
v0x27a3e10_0 .net *"_ivl_15", 0 0, L_0x2813610;  1 drivers
v0x27a0660_0 .net *"_ivl_17", 4 0, L_0x2813740;  1 drivers
v0x27a0700_0 .net *"_ivl_19", 0 0, L_0x2813930;  1 drivers
v0x280bac0_0 .net *"_ivl_21", 0 0, L_0x28139d0;  1 drivers
v0x280bba0_0 .net *"_ivl_22", 0 0, L_0x27a3b00;  1 drivers
v0x280bc80_0 .net *"_ivl_25", 0 0, L_0x2813b60;  1 drivers
v0x280bd60_0 .net *"_ivl_26", 0 0, L_0x27a0510;  1 drivers
v0x280be40_0 .net *"_ivl_29", 0 0, L_0x2813cd0;  1 drivers
v0x280bf20_0 .net *"_ivl_3", 0 0, L_0x2813220;  1 drivers
v0x280c000_0 .net *"_ivl_30", 0 0, L_0x27c06f0;  1 drivers
v0x280c0e0_0 .net *"_ivl_33", 0 0, L_0x27e57d0;  1 drivers
v0x280c1a0_0 .net *"_ivl_37", 0 0, L_0x2813f00;  1 drivers
v0x280c280_0 .net *"_ivl_39", 0 0, L_0x2813fa0;  1 drivers
v0x280c360_0 .net *"_ivl_40", 0 0, L_0x28140b0;  1 drivers
v0x280c440_0 .net *"_ivl_43", 0 0, L_0x28141c0;  1 drivers
v0x280c520_0 .net *"_ivl_44", 0 0, L_0x2814260;  1 drivers
v0x280c600_0 .net *"_ivl_47", 0 0, L_0x28143c0;  1 drivers
v0x280c6c0_0 .net *"_ivl_51", 0 0, L_0x2814480;  1 drivers
v0x280c7a0_0 .net *"_ivl_53", 0 0, L_0x2814040;  1 drivers
v0x280c860_0 .net *"_ivl_57", 0 0, L_0x2814650;  1 drivers
v0x280c940_0 .net *"_ivl_59", 0 0, L_0x2814900;  1 drivers
v0x280ca00_0 .net *"_ivl_63", 0 0, L_0x2814970;  1 drivers
v0x280cae0_0 .net *"_ivl_65", 0 0, L_0x2814aa0;  1 drivers
v0x280cba0_0 .net *"_ivl_69", 0 0, L_0x2814bd0;  1 drivers
v0x280cc80_0 .net *"_ivl_7", 0 0, L_0x28133b0;  1 drivers
v0x280cd60_0 .net *"_ivl_71", 0 0, L_0x2814c70;  1 drivers
v0x280ce20_0 .net *"_ivl_75", 0 0, L_0x2814d60;  1 drivers
v0x280cf00_0 .net *"_ivl_77", 0 0, L_0x2814ea0;  1 drivers
v0x280cfc0_0 .net *"_ivl_81", 0 0, L_0x2815010;  1 drivers
v0x280d2b0_0 .net *"_ivl_83", 0 0, L_0x28150b0;  1 drivers
v0x280d390_0 .net *"_ivl_84", 0 0, L_0x2814b60;  1 drivers
v0x280d470_0 .net *"_ivl_87", 0 0, L_0x2815300;  1 drivers
v0x280d530_0 .net *"_ivl_9", 0 0, L_0x2813450;  1 drivers
v0x280d610_0 .net *"_ivl_91", 0 0, L_0x2814e00;  1 drivers
v0x280d6d0_0 .net *"_ivl_93", 0 0, L_0x2815450;  1 drivers
v0x280d7b0_0 .net *"_ivl_95", 0 0, L_0x28155b0;  1 drivers
v0x280d870_0 .net "in", 0 0, v0x280efc0_0;  alias, 1 drivers
v0x280d930_0 .net "next_state", 9 0, L_0x28156f0;  alias, 1 drivers
v0x280da10_0 .net "out1", 0 0, L_0x27a2510;  alias, 1 drivers
v0x280dad0_0 .net "out2", 0 0, L_0x27a33b0;  alias, 1 drivers
v0x280db90_0 .net "state", 9 0, v0x280f2f0_0;  alias, 1 drivers
L_0x2813180 .part v0x280f2f0_0, 8, 1;
L_0x2813220 .part v0x280f2f0_0, 9, 1;
L_0x28133b0 .part v0x280f2f0_0, 7, 1;
L_0x2813450 .part v0x280f2f0_0, 9, 1;
L_0x2813610 .reduce/nor v0x280efc0_0;
L_0x2813740 .part v0x280f2f0_0, 0, 5;
L_0x2813930 .reduce/or L_0x2813740;
L_0x28139d0 .part v0x280f2f0_0, 7, 1;
L_0x2813b60 .part v0x280f2f0_0, 8, 1;
L_0x2813cd0 .part v0x280f2f0_0, 9, 1;
L_0x2813f00 .part v0x280f2f0_0, 0, 1;
L_0x2813fa0 .part v0x280f2f0_0, 8, 1;
L_0x28141c0 .part v0x280f2f0_0, 9, 1;
L_0x2814480 .part v0x280f2f0_0, 1, 1;
L_0x2814650 .part v0x280f2f0_0, 2, 1;
L_0x2814970 .part v0x280f2f0_0, 3, 1;
L_0x2814bd0 .part v0x280f2f0_0, 4, 1;
L_0x2814d60 .part v0x280f2f0_0, 5, 1;
L_0x2815010 .part v0x280f2f0_0, 6, 1;
L_0x28150b0 .part v0x280f2f0_0, 7, 1;
L_0x2814e00 .reduce/nor v0x280efc0_0;
L_0x2815450 .part v0x280f2f0_0, 5, 1;
LS_0x28156f0_0_0 .concat8 [ 1 1 1 1], L_0x27e57d0, L_0x28143c0, L_0x2814040, L_0x2814900;
LS_0x28156f0_0_4 .concat8 [ 1 1 1 1], L_0x2814aa0, L_0x2814c70, L_0x2814ea0, L_0x2815300;
LS_0x28156f0_0_8 .concat8 [ 1 1 0 0], L_0x28155b0, L_0x2815c70;
L_0x28156f0 .concat8 [ 4 4 2 0], LS_0x28156f0_0_0, LS_0x28156f0_0_4, LS_0x28156f0_0_8;
L_0x2815a60 .reduce/nor v0x280efc0_0;
L_0x2815bd0 .part v0x280f2f0_0, 6, 1;
S_0x280dd10 .scope module, "stim1" "stimulus_gen" 3 166, 3 29 0, S_0x27b2bc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 10 "state";
    .port_info 3 /INPUT 1 "tb_match";
    .port_info 4 /INPUT 10 "next_state_ref";
    .port_info 5 /INPUT 10 "next_state_dut";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x280ed40_0 .net "clk", 0 0, v0x2812670_0;  1 drivers
v0x280ee20_0 .var/2s "errored1", 31 0;
v0x280ef00_0 .var/2s "errored2", 31 0;
v0x280efc0_0 .var "in", 0 0;
v0x280f060_0 .net "next_state_dut", 9 0, L_0x2818050;  alias, 1 drivers
v0x280f170_0 .net "next_state_ref", 9 0, L_0x28156f0;  alias, 1 drivers
v0x280f230_0 .var/2s "onehot_error", 31 0;
v0x280f2f0_0 .var "state", 9 0;
v0x280f3b0_0 .var "state_error", 9 0;
v0x280f470_0 .net "tb_match", 0 0, L_0x2819130;  alias, 1 drivers
v0x280f530_0 .var "wavedrom_enable", 0 0;
v0x280f5f0_0 .var "wavedrom_title", 511 0;
E_0x27ae5f0 .event negedge, v0x280ed40_0;
E_0x27ae840 .event posedge, v0x280ed40_0;
S_0x280df50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 69, 3 69 0, S_0x280dd10;
 .timescale -12 -12;
v0x280e190_0 .var/2s "i", 31 0;
E_0x27adec0/0 .event negedge, v0x280ed40_0;
E_0x27adec0/1 .event posedge, v0x280ed40_0;
E_0x27adec0 .event/or E_0x27adec0/0, E_0x27adec0/1;
S_0x280e290 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 74, 3 74 0, S_0x280dd10;
 .timescale -12 -12;
v0x280e490_0 .var/2s "i", 31 0;
S_0x280e570 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 114, 3 114 0, S_0x280dd10;
 .timescale -12 -12;
v0x280e750_0 .var/2s "i", 31 0;
S_0x280e830 .scope task, "wavedrom_start" "wavedrom_start" 3 45, 3 45 0, S_0x280dd10;
 .timescale -12 -12;
v0x280ea10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x280eb10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 48, 3 48 0, S_0x280dd10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x280f7d0 .scope module, "top_module1" "top_module" 3 178, 4 1 0, S_0x27b2bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x2816ad0 .functor OR 1, L_0x2818880, L_0x2818a30, C4<0>, C4<0>;
v0x280fa40_0 .net *"_ivl_11", 0 0, L_0x28160f0;  1 drivers
v0x280fb20_0 .net *"_ivl_13", 0 0, L_0x2816190;  1 drivers
v0x280fc00_0 .net *"_ivl_14", 0 0, L_0x2816230;  1 drivers
v0x280fcf0_0 .net *"_ivl_19", 0 0, L_0x28163b0;  1 drivers
v0x280fdd0_0 .net *"_ivl_21", 0 0, L_0x2816450;  1 drivers
v0x280ff00_0 .net *"_ivl_22", 0 0, L_0x2816540;  1 drivers
v0x280ffe0_0 .net *"_ivl_27", 0 0, L_0x2816890;  1 drivers
v0x28100c0_0 .net *"_ivl_29", 0 0, L_0x2816990;  1 drivers
v0x28101a0_0 .net *"_ivl_3", 0 0, L_0x2815e70;  1 drivers
v0x2810310_0 .net *"_ivl_30", 0 0, L_0x2816a30;  1 drivers
v0x28103f0_0 .net *"_ivl_35", 0 0, L_0x2816b90;  1 drivers
v0x28104d0_0 .net *"_ivl_37", 0 0, L_0x2817040;  1 drivers
v0x28105b0_0 .net *"_ivl_38", 0 0, L_0x2817160;  1 drivers
v0x2810690_0 .net *"_ivl_43", 0 0, L_0x28172a0;  1 drivers
v0x2810770_0 .net *"_ivl_45", 0 0, L_0x28173d0;  1 drivers
v0x2810850_0 .net *"_ivl_46", 0 0, L_0x2817470;  1 drivers
v0x2810930_0 .net *"_ivl_5", 0 0, L_0x2815f10;  1 drivers
v0x2810b20_0 .net *"_ivl_51", 0 0, L_0x2817650;  1 drivers
v0x2810c00_0 .net *"_ivl_53", 0 0, L_0x28176f0;  1 drivers
v0x2810ce0_0 .net *"_ivl_54", 0 0, L_0x2817510;  1 drivers
v0x2810dc0_0 .net *"_ivl_59", 0 0, L_0x28178e0;  1 drivers
v0x2810ea0_0 .net *"_ivl_6", 0 0, L_0x2815fb0;  1 drivers
v0x2810f80_0 .net *"_ivl_61", 0 0, L_0x2817a40;  1 drivers
v0x2811060_0 .net *"_ivl_62", 0 0, L_0x2817ae0;  1 drivers
v0x2811140_0 .net *"_ivl_67", 0 0, L_0x2817cf0;  1 drivers
v0x2811220_0 .net *"_ivl_69", 0 0, L_0x2817d90;  1 drivers
v0x2811300_0 .net *"_ivl_70", 0 0, L_0x2817f10;  1 drivers
v0x28113e0_0 .net *"_ivl_76", 0 0, L_0x28184b0;  1 drivers
v0x28114c0_0 .net *"_ivl_78", 0 0, L_0x2818550;  1 drivers
v0x28115a0_0 .net *"_ivl_79", 0 0, L_0x28186f0;  1 drivers
v0x2811680_0 .net *"_ivl_82", 0 0, L_0x2818880;  1 drivers
v0x2811760_0 .net *"_ivl_84", 0 0, L_0x2818a30;  1 drivers
v0x2811840_0 .net "in", 0 0, v0x280efc0_0;  alias, 1 drivers
v0x2811af0_0 .net "next_state", 9 0, L_0x2818050;  alias, 1 drivers
v0x2811bb0_0 .net "out1", 0 0, L_0x2816ad0;  alias, 1 drivers
v0x2811c50_0 .net "out2", 0 0, L_0x2818bc0;  alias, 1 drivers
v0x2811d10_0 .net "state", 9 0, v0x280f2f0_0;  alias, 1 drivers
L_0x2815e70 .part v0x280f2f0_0, 1, 1;
L_0x2815f10 .part v0x280f2f0_0, 0, 1;
L_0x2815fb0 .functor MUXZ 1, L_0x2815f10, L_0x2815e70, v0x280efc0_0, C4<>;
L_0x28160f0 .part v0x280f2f0_0, 3, 1;
L_0x2816190 .part v0x280f2f0_0, 2, 1;
L_0x2816230 .functor MUXZ 1, L_0x2816190, L_0x28160f0, v0x280efc0_0, C4<>;
L_0x28163b0 .part v0x280f2f0_0, 0, 1;
L_0x2816450 .part v0x280f2f0_0, 3, 1;
L_0x2816540 .functor MUXZ 1, L_0x2816450, L_0x28163b0, v0x280efc0_0, C4<>;
L_0x2816890 .part v0x280f2f0_0, 2, 1;
L_0x2816990 .part v0x280f2f0_0, 4, 1;
L_0x2816a30 .functor MUXZ 1, L_0x2816990, L_0x2816890, v0x280efc0_0, C4<>;
L_0x2816b90 .part v0x280f2f0_0, 0, 1;
L_0x2817040 .part v0x280f2f0_0, 5, 1;
L_0x2817160 .functor MUXZ 1, L_0x2817040, L_0x2816b90, v0x280efc0_0, C4<>;
L_0x28172a0 .part v0x280f2f0_0, 7, 1;
L_0x28173d0 .part v0x280f2f0_0, 6, 1;
L_0x2817470 .functor MUXZ 1, L_0x28173d0, L_0x28172a0, v0x280efc0_0, C4<>;
L_0x2817650 .part v0x280f2f0_0, 9, 1;
L_0x28176f0 .part v0x280f2f0_0, 6, 1;
L_0x2817510 .functor MUXZ 1, L_0x28176f0, L_0x2817650, v0x280efc0_0, C4<>;
L_0x28178e0 .part v0x280f2f0_0, 0, 1;
L_0x2817a40 .part v0x280f2f0_0, 7, 1;
L_0x2817ae0 .functor MUXZ 1, L_0x2817a40, L_0x28178e0, v0x280efc0_0, C4<>;
L_0x2817cf0 .part v0x280f2f0_0, 1, 1;
L_0x2817d90 .part v0x280f2f0_0, 8, 1;
L_0x2817f10 .functor MUXZ 1, L_0x2817d90, L_0x2817cf0, v0x280efc0_0, C4<>;
LS_0x2818050_0_0 .concat8 [ 1 1 1 1], L_0x2815fb0, L_0x2816230, L_0x2816540, L_0x2816a30;
LS_0x2818050_0_4 .concat8 [ 1 1 1 1], L_0x2817160, L_0x2817470, L_0x2817510, L_0x2817ae0;
LS_0x2818050_0_8 .concat8 [ 1 1 0 0], L_0x2817f10, L_0x28186f0;
L_0x2818050 .concat8 [ 4 4 2 0], LS_0x2818050_0_0, LS_0x2818050_0_4, LS_0x2818050_0_8;
L_0x28184b0 .part v0x280f2f0_0, 1, 1;
L_0x2818550 .part v0x280f2f0_0, 9, 1;
L_0x28186f0 .functor MUXZ 1, L_0x2818550, L_0x28184b0, v0x280efc0_0, C4<>;
L_0x2818880 .part v0x280f2f0_0, 6, 1;
L_0x2818a30 .part v0x280f2f0_0, 9, 1;
L_0x2818bc0 .part v0x280f2f0_0, 7, 1;
S_0x2811ec0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 187, 3 187 0, S_0x27b2bc0;
 .timescale -12 -12;
E_0x2795a20 .event anyedge, v0x2812d50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2812d50_0;
    %nor/r;
    %assign/vec4 v0x2812d50_0, 0;
    %wait E_0x2795a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x280dd10;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x280ee20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x280ef00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x280f230_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x280f3b0_0, 0, 10;
    %end;
    .thread T_3, $init;
    .scope S_0x280dd10;
T_4 ;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27ae840;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
T_4.2 ;
    %wait E_0x27adec0;
    %load/vec4 v0x280f3b0_0;
    %load/vec4 v0x280f170_0;
    %load/vec4 v0x280f060_0;
    %xor;
    %or;
    %assign/vec4 v0x280f3b0_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .thread T_4;
    .scope S_0x280dd10;
T_5 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x280f2f0_0, 0;
    %wait E_0x27ae5f0;
    %fork t_1, S_0x280df50;
    %jmp t_0;
    .scope S_0x280df50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x280e190_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x280e190_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x27adec0;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x280e190_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x280f2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x280efc0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x280e190_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x280e190_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x280dd10;
t_0 %join;
    %fork t_3, S_0x280e290;
    %jmp t_2;
    .scope S_0x280e290;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x280e490_0, 0, 32;
T_5.3 ; Top of for-loop 
    %load/vec4 v0x280e490_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.4, 5;
    %wait E_0x27adec0;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x280e490_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x280f2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x280efc0_0, 0;
T_5.5 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x280e490_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x280e490_0, 0, 32;
    %jmp T_5.3;
T_5.4 ; for-loop exit label
    %end;
    .scope S_0x280dd10;
t_2 %join;
    %wait E_0x27ae5f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x280eb10;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27adec0;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 83 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x280f2f0_0, 0;
    %vpi_func 3 84 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x280efc0_0, 0;
    %load/vec4 v0x280f470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x280f230_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x280f230_0, 0, 32;
T_5.8 ;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x280ee20_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_5.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.11, 5;
    %jmp/1 T_5.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27adec0;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x280f2f0_0, 0;
    %vpi_func 3 92 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x280efc0_0, 0;
    %load/vec4 v0x280f470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x280ee20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x280ee20_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.11 ;
    %pop/vec4 1;
    %load/vec4 v0x280f230_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.16, 9;
    %load/vec4 v0x280ee20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %vpi_call/w 3 98 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with two-hot inputs." {0 0 0};
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x280ef00_0, 0, 32;
    %pushi/vec4 800, 0, 32;
T_5.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.18, 5;
    %jmp/1 T_5.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27adec0;
    %vpi_func 3 103 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x280f2f0_0, 0;
    %vpi_func 3 104 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x280efc0_0, 0;
    %load/vec4 v0x280f470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x280ef00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x280ef00_0, 0, 32;
T_5.19 ;
    %jmp T_5.17;
T_5.18 ;
    %pop/vec4 1;
    %load/vec4 v0x280f230_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.23, 9;
    %load/vec4 v0x280ef00_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %vpi_call/w 3 109 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_5.21 ;
    %load/vec4 v0x280f230_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.26, 9;
    %load/vec4 v0x280ee20_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_5.27, 4;
    %load/vec4 v0x280ef00_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_5.27;
    %and;
T_5.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %vpi_call/w 3 112 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_5.24 ;
    %fork t_5, S_0x280e570;
    %jmp t_4;
    .scope S_0x280e570;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x280e750_0, 0, 32;
T_5.28 ; Top of for-loop 
    %load/vec4 v0x280e750_0;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_5.29, 5;
    %load/vec4 v0x280f3b0_0;
    %load/vec4 v0x280e750_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 6;
    %jmp/0 T_5.31, 8;
    %pushi/vec4 25455, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_5.32, 8;
T_5.31 ; End of true expr.
    %pushi/vec4 1768842095, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_5.32, 8;
 ; End of false expr.
    %blend;
T_5.32;
    %vpi_call/w 3 115 "$display", "Hint: next_state[%0d] is %s.", v0x280e750_0, S<0,vec4,u72> {1 0 0};
T_5.30 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x280e750_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x280e750_0, 0, 32;
    %jmp T_5.28;
T_5.29 ; for-loop exit label
    %end;
    .scope S_0x280dd10;
t_4 %join;
    %delay 1, 0;
    %vpi_call/w 3 117 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x27b2bc0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2812670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2812d50_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x27b2bc0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2812670_0;
    %inv;
    %store/vec4 v0x2812670_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x27b2bc0;
T_8 ;
    %vpi_call/w 3 158 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 159 "$dumpvars", 32'sb00000000000000000000000000000001, v0x280ed40_0, v0x2812ec0_0, v0x2812710_0, v0x2812c10_0, v0x2812850_0, v0x28127b0_0, v0x2812a00_0, v0x2812960_0, v0x2812b40_0, v0x2812aa0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x27b2bc0;
T_9 ;
    %load/vec4 v0x2812cb0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2812cb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2812cb0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2812cb0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2812cb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2812cb0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has no mismatches.", "out1" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2812cb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x2812cb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2812cb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.5;
T_9.4 ;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has no mismatches.", "out2" {0 0 0};
T_9.5 ;
    %load/vec4 v0x2812cb0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x2812cb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 203 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 204 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2812cb0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x2812cb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 205 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x27b2bc0;
T_10 ;
    %wait E_0x27adec0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2812cb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2812cb0_0, 4, 32;
    %load/vec4 v0x2812df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2812cb0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 216 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2812cb0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2812cb0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2812cb0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2812850_0;
    %load/vec4 v0x2812850_0;
    %load/vec4 v0x28127b0_0;
    %xor;
    %load/vec4 v0x2812850_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2812cb0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 220 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2812cb0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2812cb0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2812cb0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2812a00_0;
    %load/vec4 v0x2812a00_0;
    %load/vec4 v0x2812960_0;
    %xor;
    %load/vec4 v0x2812a00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2812cb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 223 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2812cb0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2812cb0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2812cb0_0, 4, 32;
T_10.8 ;
    %load/vec4 v0x2812b40_0;
    %load/vec4 v0x2812b40_0;
    %load/vec4 v0x2812aa0_0;
    %xor;
    %load/vec4 v0x2812b40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.12, 6;
    %load/vec4 v0x2812cb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %vpi_func 3 226 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2812cb0_0, 4, 32;
T_10.14 ;
    %load/vec4 v0x2812cb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2812cb0_0, 4, 32;
T_10.12 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm_onehot/fsm_onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/fsm_onehot/iter3/response0/top_module.sv";
