{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749575597651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749575597652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 10 18:13:17 2025 " "Processing started: Tue Jun 10 18:13:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749575597652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1749575597652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Risc_V -c Risc_V --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Risc_V -c Risc_V --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1749575597652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1749575598017 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1749575598018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_risc_v.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_risc_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Risc_V " "Found entity 1: tb_Risc_V" {  } { { "tb_Risc_V.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/tb_Risc_V.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749575608246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749575608246 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "risc_v.v(21) " "Verilog HDL information at risc_v.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "risc_v.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/risc_v.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1749575608305 ""}
{ "Warning" "WSGN_SEARCH_FILE" "risc_v.v 1 1 " "Using design file risc_v.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Risc_V " "Found entity 1: Risc_V" {  } { { "risc_v.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/risc_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749575608306 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1749575608306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Risc_V " "Elaborating entity \"Risc_V\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1749575608307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 risc_v.v(27) " "Verilog HDL assignment warning at risc_v.v(27): truncated value with size 32 to match size of target (9)" {  } { { "risc_v.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/risc_v.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1749575608309 "|Risc_V"}
{ "Warning" "WSGN_SEARCH_FILE" "control_unit.v 1 1 " "Using design file control_unit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Control_unit " "Found entity 1: Control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749575608353 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1749575608353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_unit Control_unit:ctrl " "Elaborating entity \"Control_unit\" for hierarchy \"Control_unit:ctrl\"" {  } { { "risc_v.v" "ctrl" { Text "C:/Users/brahim/Desktop/Risc_V/risc_v.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749575608354 ""}
{ "Warning" "WSGN_SEARCH_FILE" "main_fsm.v 1 1 " "Using design file main_fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Main_FSM " "Found entity 1: Main_FSM" {  } { { "main_fsm.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/main_fsm.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749575608410 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1749575608410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_FSM Control_unit:ctrl\|Main_FSM:Fsm " "Elaborating entity \"Main_FSM\" for hierarchy \"Control_unit:ctrl\|Main_FSM:Fsm\"" {  } { { "control_unit.v" "Fsm" { Text "C:/Users/brahim/Desktop/Risc_V/control_unit.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749575608412 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "main_fsm.v(43) " "Verilog HDL Case Statement information at main_fsm.v(43): all case item expressions in this case statement are onehot" {  } { { "main_fsm.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/main_fsm.v" 43 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1749575608416 "|Risc_V|Control_unit:ctrl|Main_FSM:Fsm"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "main_fsm.v(92) " "Verilog HDL warning at main_fsm.v(92): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "main_fsm.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/main_fsm.v" 92 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Design Software" 0 -1 1749575608416 "|Risc_V|Control_unit:ctrl|Main_FSM:Fsm"}
{ "Warning" "WSGN_SEARCH_FILE" "alu_decoder.v 1 1 " "Using design file alu_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_decoder " "Found entity 1: ALU_decoder" {  } { { "alu_decoder.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/alu_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749575608460 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1749575608460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_decoder Control_unit:ctrl\|ALU_decoder:alu_dec " "Elaborating entity \"ALU_decoder\" for hierarchy \"Control_unit:ctrl\|ALU_decoder:alu_dec\"" {  } { { "control_unit.v" "alu_dec" { Text "C:/Users/brahim/Desktop/Risc_V/control_unit.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749575608461 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inst_decoder.v 1 1 " "Using design file inst_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Inst_decoder " "Found entity 1: Inst_decoder" {  } { { "inst_decoder.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/inst_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749575608499 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1749575608499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inst_decoder Control_unit:ctrl\|Inst_decoder:Imm_choice " "Elaborating entity \"Inst_decoder\" for hierarchy \"Control_unit:ctrl\|Inst_decoder:Imm_choice\"" {  } { { "control_unit.v" "Imm_choice" { Text "C:/Users/brahim/Desktop/Risc_V/control_unit.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749575608500 ""}
{ "Warning" "WSGN_SEARCH_FILE" "size_decoder.v 1 1 " "Using design file size_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Size_decoder " "Found entity 1: Size_decoder" {  } { { "size_decoder.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/size_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749575608537 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1749575608537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Size_decoder Control_unit:ctrl\|Size_decoder:size_data " "Elaborating entity \"Size_decoder\" for hierarchy \"Control_unit:ctrl\|Size_decoder:size_data\"" {  } { { "control_unit.v" "size_data" { Text "C:/Users/brahim/Desktop/Risc_V/control_unit.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749575608538 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.v(74) " "Verilog HDL warning at datapath.v(74): extended using \"x\" or \"z\"" {  } { { "datapath.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/datapath.v" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1749575608576 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.v(75) " "Verilog HDL warning at datapath.v(75): extended using \"x\" or \"z\"" {  } { { "datapath.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/datapath.v" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1749575608576 ""}
{ "Warning" "WSGN_SEARCH_FILE" "datapath.v 1 1 " "Using design file datapath.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749575608577 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1749575608577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:data_path " "Elaborating entity \"datapath\" for hierarchy \"datapath:data_path\"" {  } { { "risc_v.v" "data_path" { Text "C:/Users/brahim/Desktop/Risc_V/risc_v.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749575608578 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_flip_flop_with_enable.v 1 1 " "Using design file d_flip_flop_with_enable.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop_with_enable " "Found entity 1: d_flip_flop_with_enable" {  } { { "d_flip_flop_with_enable.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/d_flip_flop_with_enable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749575608654 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1749575608654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop_with_enable datapath:data_path\|d_flip_flop_with_enable:PCFlipFlop " "Elaborating entity \"d_flip_flop_with_enable\" for hierarchy \"datapath:data_path\|d_flip_flop_with_enable:PCFlipFlop\"" {  } { { "datapath.v" "PCFlipFlop" { Text "C:/Users/brahim/Desktop/Risc_V/datapath.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749575608655 ""}
{ "Warning" "WSGN_SEARCH_FILE" "two_to_one_mux.v 1 1 " "Using design file two_to_one_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 two_to_one_mux " "Found entity 1: two_to_one_mux" {  } { { "two_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/two_to_one_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749575608702 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1749575608702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_to_one_mux datapath:data_path\|two_to_one_mux:addressMux " "Elaborating entity \"two_to_one_mux\" for hierarchy \"datapath:data_path\|two_to_one_mux:addressMux\"" {  } { { "datapath.v" "addressMux" { Text "C:/Users/brahim/Desktop/Risc_V/datapath.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749575608703 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instruction_and_data_memory.v 1 1 " "Using design file instruction_and_data_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_and_data_memory " "Found entity 1: instruction_and_data_memory" {  } { { "instruction_and_data_memory.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/instruction_and_data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749575608737 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1749575608737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_and_data_memory datapath:data_path\|instruction_and_data_memory:memory " "Elaborating entity \"instruction_and_data_memory\" for hierarchy \"datapath:data_path\|instruction_and_data_memory:memory\"" {  } { { "datapath.v" "memory" { Text "C:/Users/brahim/Desktop/Risc_V/datapath.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749575608740 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i instruction_and_data_memory.v(22) " "Verilog HDL Always Construct warning at instruction_and_data_memory.v(22): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_and_data_memory.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/instruction_and_data_memory.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1749575608801 "|Risc_V|datapath:data_path|instruction_and_data_memory:memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_temp instruction_and_data_memory.v(91) " "Verilog HDL Always Construct warning at instruction_and_data_memory.v(91): inferring latch(es) for variable \"data_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_and_data_memory.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/instruction_and_data_memory.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1749575608825 "|Risc_V|datapath:data_path|instruction_and_data_memory:memory"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "d_flip_flop.v(7) " "Verilog HDL information at d_flip_flop.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "d_flip_flop.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/d_flip_flop.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1749575609311 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_flip_flop.v 1 1 " "Using design file d_flip_flop.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "d_flip_flop.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/d_flip_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749575609311 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1749575609311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop datapath:data_path\|d_flip_flop:dataFlipFlop " "Elaborating entity \"d_flip_flop\" for hierarchy \"datapath:data_path\|d_flip_flop:dataFlipFlop\"" {  } { { "datapath.v" "dataFlipFlop" { Text "C:/Users/brahim/Desktop/Risc_V/datapath.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749575609312 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register_file.v 1 1 " "Using design file register_file.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749575609353 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1749575609353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:data_path\|register_file:registers " "Elaborating entity \"register_file\" for hierarchy \"datapath:data_path\|register_file:registers\"" {  } { { "datapath.v" "registers" { Text "C:/Users/brahim/Desktop/Risc_V/datapath.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749575609353 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i register_file.v(15) " "Verilog HDL Always Construct warning at register_file.v(15): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/register_file.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1749575609365 "|Risc_V|datapath:data_path|register_file:registers"}
{ "Warning" "WSGN_SEARCH_FILE" "immediate_extend.v 1 1 " "Using design file immediate_extend.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_extend " "Found entity 1: immediate_extend" {  } { { "immediate_extend.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/immediate_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749575609568 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1749575609568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_extend datapath:data_path\|immediate_extend:extend " "Elaborating entity \"immediate_extend\" for hierarchy \"datapath:data_path\|immediate_extend:extend\"" {  } { { "datapath.v" "extend" { Text "C:/Users/brahim/Desktop/Risc_V/datapath.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749575609569 ""}
{ "Warning" "WSGN_SEARCH_FILE" "three_to_one_mux.v 1 1 " "Using design file three_to_one_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 three_to_one_mux " "Found entity 1: three_to_one_mux" {  } { { "three_to_one_mux.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/three_to_one_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749575609614 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1749575609614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_to_one_mux datapath:data_path\|three_to_one_mux:srcAMux " "Elaborating entity \"three_to_one_mux\" for hierarchy \"datapath:data_path\|three_to_one_mux:srcAMux\"" {  } { { "datapath.v" "srcAMux" { Text "C:/Users/brahim/Desktop/Risc_V/datapath.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749575609614 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/brahim/Desktop/Risc_V/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749575609644 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1749575609644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:data_path\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"datapath:data_path\|alu:ALU\"" {  } { { "datapath.v" "ALU" { Text "C:/Users/brahim/Desktop/Risc_V/datapath.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749575609645 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1749575610208 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/brahim/Desktop/Risc_V/output_files/Risc_V.map.smsg " "Generated suppressed messages file C:/Users/brahim/Desktop/Risc_V/output_files/Risc_V.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1749575610269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749575610313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 10 18:13:30 2025 " "Processing ended: Tue Jun 10 18:13:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749575610313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749575610313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749575610313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1749575610313 ""}
