ðŸ”¹ Description

Data is entered serially, one bit at a time, and after several clock pulses, the bits appear in parallel at outputs.
Used in data reception and deserialization.

ðŸ”¹ Truth Table (4-bit example)
| Clock | Serial In | Q3 | Q2 | Q1 | Q0 |
| ----- | --------- | -- | -- | -- | -- |
| 1     | 1         | 0  | 0  | 0  | 1  |
| 2     | 0         | 0  | 0  | 1  | 0  |
| 3     | 1         | 0  | 1  | 0  | 1  |
| 4     | 0         | 1  | 0  | 1  | 0  |
