# Intel 4004 Microprocessor Recreation

*A cycle-accurate recreation of Federico Faggin's pioneering 4004 microprocessor in open-source silicon*

[![License](https://img.shields.io/badge/License-Apache%202.0-blue.svg)](https://opensource.org/licenses/Apache-2.0)
[![OpenLane](https://img.shields.io/badge/OpenLane-Enabled-green)](https://github.com/The-OpenROAD-Project/OpenLane)
[![SkyWater PDK](https://img.shields.io/badge/PDK-SkyWater%20130nm-orange)](https://github.com/google/skywater-pdk)
[![Blog](https://img.shields.io/badge/Blog-4004.hashnode.dev-blue)](https://4004.hashnode.dev)

![4004 Die Photo](docs/historical/photos/4004-die-shot.webp)
*Real die shot of the historic Intel 4004, the world's first microprocessor*

## üéØ Project Goals

This project recreates the complete Intel MCS-4 system (4004 CPU, 4001 ROM, 4002 RAM, 4003 Shift Register) using modern open-source silicon technology. The goals are:

1. **Historical Preservation**: Document and preserve the 4004's architecture for future generations
2. **Education**: Provide a working, understandable example of early microprocessor design
3. **Open Source**: Make the complete design available for study and modification
4. **Physical Silicon**: Manufacture actual working chips through Efabless/SkyWater

## üìñ The Story

The Intel 4004, designed by Federico Faggin in 1971, was the world's first single-chip microprocessor. It contained 2,300 transistors and enabled the microcomputer revolution.

This recreation honors Faggin's pioneering work by bringing his design into the modern era of open-source silicon. I am traveling to Italy to visit Olivetti (where Faggin started his career), his hometown of Vicenza, and to study the history that led to this revolutionary chip.

**[Read the full journey ‚Üí](docs/historical/italy-trip.md)**

**[Follow the development blog ‚Üí](https://4004.hashnode.dev)**

## üèóÔ∏è Architecture

The MCS-4 system includes:

- **[4004 CPU](docs/architecture/4004-architecture.md)**: 4-bit processor, 46 instructions
- **[4001 ROM](docs/architecture/4001-rom.md)**: 256 bytes per chip
- **[4002 RAM](docs/architecture/4002-ram.md)**: 40 bytes per chip
- **[4003 Shift Register](docs/architecture/4003-shift.md)**: 10-bit I/O expansion

**[See architecture documentation ‚Üí](docs/architecture/)**

![System Block Diagram](docs/architecture/block-diagrams/intel_mcs-4.svg)

## üöÄ Current Status

- [x] Research and historical study
- [x] Development environment setup
- [x] Blog and documentation framework
- [ ] RTL design (in progress)
- [ ] Verification
- [ ] OpenLane hardening
- [ ] Tape-out submission
- [ ] Silicon fabrication
- [ ] Post-silicon testing

**[Track progress on the blog ‚Üí](https://4004.hashnode.dev)**

**[See design journal ‚Üí](docs/design-journal/)**

## üõ†Ô∏è Quick Start

### Prerequisites
```bash
# Install Verilog simulator and waveform viewer
brew install icarus-verilog gtkwave

# Install Python testbench framework
pip3 install cocotb pytest
```

### Running Simulations
```bash
# Run basic CPU tests
cd sim
make test_cpu

# Run full system test
make test_system

# View waveforms
gtkwave waveforms/cpu_test.vcd
```

**[Full setup guide ‚Üí](docs/README.md)**

## üìö Documentation

- **[Development Blog](https://4004.hashnode.dev)**: Weekly updates, design decisions, and journey
- **[Architecture](docs/architecture/)**: Design documentation and block diagrams
- **[Historical Context](docs/historical/)**: The 4004's history and my research journey
- **[Design Journal](docs/design-journal/)**: Detailed progress updates
- **[Verification](docs/verification/)**: Test plans and results
- **[Datasheets](docs/datasheets/)**: Original Intel documentation

## üé® Silicon Artwork

Following the tradition of chip designers, this design includes artwork etched in the metal layers:

- Tribute to Federico Faggin
- Historical timeline (1971 ‚Üí 2026)
- Personal touches and engineering doodles

**[See the artwork ‚Üí](artwork/README.md)**

## üôè Acknowledgments

This project stands on the shoulders of giants:

- **Federico Faggin**: For creating the 4004 and inspiring generations of engineers
- **Efabless/SkyWater**: For democratizing chip design
- **OpenLane Team**: For the tools that make this possible
- **The Open-Source Community**: For sharing knowledge freely

Special thanks to the Olivetti Museum in Ivrea, Italy for preserving the history of Italian computing innovation.

## üìÑ License

This project is licensed under the Apache License 2.0 - see [LICENSE](LICENSE) for details.

The original Intel 4004 design is historical (1971) and this is an educational recreation.

## üîó Links

- **[Development Blog](https://4004.hashnode.dev)** - Weekly updates, design journey, and insights
- **[Federico Faggin's Website](https://www.intel4004.com/)** - The inventor's site
- **[Efabless Platform](https://efabless.com)** - Where this will be manufactured
- **[Computer History Museum](https://computerhistory.org/)** - 4004 exhibits

## üìß Contact

Jeremy King - jeremy@jeremyking.co

LinkedIn: https://www.linkedin.com/in/jeremy-king-599b21181/

GitHub: [@jking323](https://github.com/jkin323)

---

*"The 4004 wasn't just a chip - it was the beginning of a revolution. This recreation ensures that history is never forgotten."*