#-----------------------------------------------------------
# Vivado v2021.1.1 (64-bit)
# SW Build 3286242 on Wed Jul 28 13:09:46 MDT 2021
# IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
# Start of session at: Sun Oct  3 18:51:00 2021
# Process ID: 50509
# Current directory: /home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 50522
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2558.289 ; gain = 0.000 ; free physical = 404 ; free virtual = 8711
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'fir' [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2692/hdl/verilog/fir.v:12]
INFO: [Synth 8-6157] synthesizing module 'fir_shift_reg_V' [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2692/hdl/verilog/fir_shift_reg_V.v:6]
INFO: [Synth 8-3876] $readmem data file './fir_shift_reg_V.dat' is read successfully [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2692/hdl/verilog/fir_shift_reg_V.v:25]
INFO: [Synth 8-6155] done synthesizing module 'fir_shift_reg_V' (1#1) [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2692/hdl/verilog/fir_shift_reg_V.v:6]
INFO: [Synth 8-6157] synthesizing module 'fir_fir_Pipeline_VITIS_LOOP_25_1' [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2692/hdl/verilog/fir_fir_Pipeline_VITIS_LOOP_25_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'fir_fir_Pipeline_VITIS_LOOP_25_1_c' [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2692/hdl/verilog/fir_fir_Pipeline_VITIS_LOOP_25_1_c.v:6]
INFO: [Synth 8-3876] $readmem data file './fir_fir_Pipeline_VITIS_LOOP_25_1_c.dat' is read successfully [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2692/hdl/verilog/fir_fir_Pipeline_VITIS_LOOP_25_1_c.v:22]
INFO: [Synth 8-6155] done synthesizing module 'fir_fir_Pipeline_VITIS_LOOP_25_1_c' (2#1) [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2692/hdl/verilog/fir_fir_Pipeline_VITIS_LOOP_25_1_c.v:6]
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_8s_5s_16s_16_4_1' [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2692/hdl/verilog/fir_mac_muladd_8s_5s_16s_16_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0' [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2692/hdl/verilog/fir_mac_muladd_8s_5s_16s_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0' (3#1) [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2692/hdl/verilog/fir_mac_muladd_8s_5s_16s_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fir_mac_muladd_8s_5s_16s_16_4_1' (4#1) [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2692/hdl/verilog/fir_mac_muladd_8s_5s_16s_16_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'fir_flow_control_loop_pipe_sequential_init' [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2692/hdl/verilog/fir_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fir_flow_control_loop_pipe_sequential_init' (5#1) [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2692/hdl/verilog/fir_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fir_fir_Pipeline_VITIS_LOOP_25_1' (6#1) [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2692/hdl/verilog/fir_fir_Pipeline_VITIS_LOOP_25_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fir' (7#1) [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2692/hdl/verilog/fir.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (8#1) [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2558.289 ; gain = 0.000 ; free physical = 268 ; free virtual = 8366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2558.289 ; gain = 0.000 ; free physical = 688 ; free virtual = 8787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2558.289 ; gain = 0.000 ; free physical = 712 ; free virtual = 8812
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.289 ; gain = 0.000 ; free physical = 1087 ; free virtual = 9186
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fir_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fir_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2622.230 ; gain = 0.000 ; free physical = 914 ; free virtual = 9118
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2622.230 ; gain = 0.000 ; free physical = 914 ; free virtual = 9118
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2622.230 ; gain = 63.941 ; free physical = 1084 ; free virtual = 9201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2622.230 ; gain = 63.941 ; free physical = 1084 ; free virtual = 9201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2622.230 ; gain = 63.941 ; free physical = 1089 ; free virtual = 9200
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2622.230 ; gain = 63.941 ; free physical = 1080 ; free virtual = 9195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---RAMs : 
	             1024 Bit	(128 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (P or C)+(A2*B'')'.
DSP Report: register grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p is absorbed into DSP grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/m is absorbed into DSP grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2622.230 ; gain = 63.941 ; free physical = 1084 ; free virtual = 9188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------------------------+------------+---------------+----------------+
|Module Name                        | RTL Object | Depth x Width | Implemented As | 
+-----------------------------------+------------+---------------+----------------+
|fir_fir_Pipeline_VITIS_LOOP_25_1_c | p_0_out    | 128x5         | LUT            | 
|fir                                | p_0_out    | 128x5         | LUT            | 
+-----------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | shift_reg_V_U/ram_reg | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir         | (P or C)+(A2*B'')' | 9      | 6      | 16     | -      | 16     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2622.230 ; gain = 63.941 ; free physical = 937 ; free virtual = 9040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2622.230 ; gain = 63.941 ; free physical = 932 ; free virtual = 9035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | shift_reg_V_U/ram_reg | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/shift_reg_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2622.230 ; gain = 63.941 ; free physical = 932 ; free virtual = 9035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2622.230 ; gain = 63.941 ; free physical = 936 ; free virtual = 9039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2622.230 ; gain = 63.941 ; free physical = 936 ; free virtual = 9039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2622.230 ; gain = 63.941 ; free physical = 936 ; free virtual = 9039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2622.230 ; gain = 63.941 ; free physical = 936 ; free virtual = 9039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2622.230 ; gain = 63.941 ; free physical = 936 ; free virtual = 9039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2622.230 ; gain = 63.941 ; free physical = 936 ; free virtual = 9039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fir         | grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/ap_loop_exit_ready_pp0_iter3_reg_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     4|
|2     |DSP48E1  |     1|
|3     |LUT1     |     1|
|4     |LUT2     |    13|
|5     |LUT3     |    30|
|6     |LUT4     |     9|
|7     |LUT5     |     3|
|8     |LUT6     |    27|
|9     |MUXF7    |     5|
|10    |RAMB18E1 |     1|
|11    |SRL16E   |     1|
|12    |FDRE     |    34|
|13    |FDSE     |     7|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2622.230 ; gain = 63.941 ; free physical = 936 ; free virtual = 9039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2622.230 ; gain = 0.000 ; free physical = 1000 ; free virtual = 9104
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2622.230 ; gain = 63.941 ; free physical = 1000 ; free virtual = 9104
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2622.230 ; gain = 0.000 ; free physical = 1059 ; free virtual = 9163
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 8 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2622.230 ; gain = 0.000 ; free physical = 1022 ; free virtual = 9126
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6f096f2e
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 2622.230 ; gain = 64.031 ; free physical = 1173 ; free virtual = 9276
INFO: [Common 17-1381] The checkpoint '/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = e8d0e364cf3869bd
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project1/fir128_optimized1/baseline/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct  3 18:51:44 2021...
