// Seed: 2935103669
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = (-1);
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    input wand id_2,
    input tri id_3,
    output wor id_4,
    output supply1 id_5,
    output tri id_6
    , id_10,
    output tri0 id_7,
    input wand id_8
);
  assign id_7 = id_2 ? id_10 : 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
  wire id_11;
  ;
  logic [-1 : -1 'h0 -  -1 'b0] id_12;
  ;
endmodule
