{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 20:23:07 2024 " "Info: Processing started: Mon Nov 11 20:23:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PC_reg -c PC_reg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PC_reg -c PC_reg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 9 -1 0 } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register PC\[6\] register PC\[9\] 489.0 MHz 2.045 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 489.0 MHz between source register \"PC\[6\]\" and destination register \"PC\[9\]\" (period= 2.045 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.858 ns + Longest register register " "Info: + Longest register to register delay is 1.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PC\[6\] 1 REG LCFF_X25_Y6_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y6_N17; Fanout = 4; REG Node = 'PC\[6\]'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.309 ns) 0.798 ns Add0~26 2 COMB LCCOMB_X22_Y6_N12 2 " "Info: 2: + IC(0.489 ns) + CELL(0.309 ns) = 0.798 ns; Loc. = LCCOMB_X22_Y6_N12; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { PC[6] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/users/1110869/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.894 ns Add0~30 3 COMB LCCOMB_X22_Y6_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.894 ns; Loc. = LCCOMB_X22_Y6_N14; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/users/1110869/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.929 ns Add0~34 4 COMB LCCOMB_X22_Y6_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.929 ns; Loc. = LCCOMB_X22_Y6_N16; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/users/1110869/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.054 ns Add0~37 5 COMB LCCOMB_X22_Y6_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 1.054 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 2; COMB Node = 'Add0~37'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~34 Add0~37 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/users/1110869/downloads/altera/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.309 ns) 1.858 ns PC\[9\] 6 REG LCFF_X23_Y6_N3 3 " "Info: 6: + IC(0.495 ns) + CELL(0.309 ns) = 1.858 ns; Loc. = LCFF_X23_Y6_N3; Fanout = 3; REG Node = 'PC\[9\]'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { Add0~37 PC[9] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.874 ns ( 47.04 % ) " "Info: Total cell delay = 0.874 ns ( 47.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.984 ns ( 52.96 % ) " "Info: Total interconnect delay = 0.984 ns ( 52.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { PC[6] Add0~26 Add0~30 Add0~34 Add0~37 PC[9] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.858 ns" { PC[6] {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~37 {} PC[9] {} } { 0.000ns 0.489ns 0.000ns 0.000ns 0.000ns 0.495ns } { 0.000ns 0.309ns 0.096ns 0.035ns 0.125ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.475 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 21 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns PC\[9\] 3 REG LCFF_X23_Y6_N3 3 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X23_Y6_N3; Fanout = 3; REG Node = 'PC\[9\]'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk_in~clkctrl PC[9] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk_in clk_in~clkctrl PC[9] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} PC[9] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.478 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 21 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns PC\[6\] 3 REG LCFF_X25_Y6_N17 4 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X25_Y6_N17; Fanout = 4; REG Node = 'PC\[6\]'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { clk_in~clkctrl PC[6] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk_in clk_in~clkctrl PC[6] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} PC[6] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk_in clk_in~clkctrl PC[9] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} PC[9] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk_in clk_in~clkctrl PC[6] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} PC[6] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { PC[6] Add0~26 Add0~30 Add0~34 Add0~37 PC[9] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.858 ns" { PC[6] {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~37 {} PC[9] {} } { 0.000ns 0.489ns 0.000ns 0.000ns 0.000ns 0.495ns } { 0.000ns 0.309ns 0.096ns 0.035ns 0.125ns 0.309ns } "" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk_in clk_in~clkctrl PC[9] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} PC[9] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk_in clk_in~clkctrl PC[6] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} PC[6] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "PC\[1\] abus_in\[6\] clk_in 6.911 ns register " "Info: tsu for register \"PC\[1\]\" (data pin = \"abus_in\[6\]\", clock pin = \"clk_in\") is 6.911 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.296 ns + Longest pin register " "Info: + Longest pin to register delay is 9.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns abus_in\[6\] 1 PIN PIN_G13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G13; Fanout = 1; PIN Node = 'abus_in\[6\]'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[6] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.994 ns) + CELL(0.357 ns) 6.158 ns PCLATH\[0\]~0 2 COMB LCCOMB_X21_Y5_N30 11 " "Info: 2: + IC(4.994 ns) + CELL(0.357 ns) = 6.158 ns; Loc. = LCCOMB_X21_Y5_N30; Fanout = 11; COMB Node = 'PCLATH\[0\]~0'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.351 ns" { abus_in[6] PCLATH[0]~0 } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.346 ns) 7.332 ns PC\[12\]~1 3 COMB LCCOMB_X23_Y6_N18 13 " "Info: 3: + IC(0.828 ns) + CELL(0.346 ns) = 7.332 ns; Loc. = LCCOMB_X23_Y6_N18; Fanout = 13; COMB Node = 'PC\[12\]~1'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { PCLATH[0]~0 PC[12]~1 } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.218 ns) + CELL(0.746 ns) 9.296 ns PC\[1\] 4 REG LCFF_X23_Y6_N17 4 " "Info: 4: + IC(1.218 ns) + CELL(0.746 ns) = 9.296 ns; Loc. = LCFF_X23_Y6_N17; Fanout = 4; REG Node = 'PC\[1\]'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.964 ns" { PC[12]~1 PC[1] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.256 ns ( 24.27 % ) " "Info: Total cell delay = 2.256 ns ( 24.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.040 ns ( 75.73 % ) " "Info: Total interconnect delay = 7.040 ns ( 75.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.296 ns" { abus_in[6] PCLATH[0]~0 PC[12]~1 PC[1] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.296 ns" { abus_in[6] {} abus_in[6]~combout {} PCLATH[0]~0 {} PC[12]~1 {} PC[1] {} } { 0.000ns 0.000ns 4.994ns 0.828ns 1.218ns } { 0.000ns 0.807ns 0.357ns 0.346ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.475 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 21 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns PC\[1\] 3 REG LCFF_X23_Y6_N17 4 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X23_Y6_N17; Fanout = 4; REG Node = 'PC\[1\]'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk_in~clkctrl PC[1] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk_in clk_in~clkctrl PC[1] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} PC[1] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.296 ns" { abus_in[6] PCLATH[0]~0 PC[12]~1 PC[1] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.296 ns" { abus_in[6] {} abus_in[6]~combout {} PCLATH[0]~0 {} PC[12]~1 {} PC[1] {} } { 0.000ns 0.000ns 4.994ns 0.828ns 1.218ns } { 0.000ns 0.807ns 0.357ns 0.346ns 0.746ns } "" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk_in clk_in~clkctrl PC[1] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} PC[1] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in nextpc_out\[11\] PC\[11\] 9.474 ns register " "Info: tco from clock \"clk_in\" to destination pin \"nextpc_out\[11\]\" through register \"PC\[11\]\" is 9.474 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.473 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 21 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns PC\[11\] 3 REG LCFF_X22_Y6_N29 3 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X22_Y6_N29; Fanout = 3; REG Node = 'PC\[11\]'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { clk_in~clkctrl PC[11] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk_in clk_in~clkctrl PC[11] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} PC[11] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.907 ns + Longest register pin " "Info: + Longest register to pin delay is 6.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PC\[11\] 1 REG LCFF_X22_Y6_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y6_N29; Fanout = 3; REG Node = 'PC\[11\]'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[11] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.053 ns) 0.849 ns nextpc_out~24 2 COMB LCCOMB_X21_Y5_N24 1 " "Info: 2: + IC(0.796 ns) + CELL(0.053 ns) = 0.849 ns; Loc. = LCCOMB_X21_Y5_N24; Fanout = 1; COMB Node = 'nextpc_out~24'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { PC[11] nextpc_out~24 } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.228 ns) 2.004 ns nextpc_out~25 3 COMB LCCOMB_X25_Y6_N12 1 " "Info: 3: + IC(0.927 ns) + CELL(0.228 ns) = 2.004 ns; Loc. = LCCOMB_X25_Y6_N12; Fanout = 1; COMB Node = 'nextpc_out~25'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.155 ns" { nextpc_out~24 nextpc_out~25 } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.921 ns) + CELL(1.982 ns) 6.907 ns nextpc_out\[11\] 4 PIN PIN_B17 0 " "Info: 4: + IC(2.921 ns) + CELL(1.982 ns) = 6.907 ns; Loc. = PIN_B17; Fanout = 0; PIN Node = 'nextpc_out\[11\]'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.903 ns" { nextpc_out~25 nextpc_out[11] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.263 ns ( 32.76 % ) " "Info: Total cell delay = 2.263 ns ( 32.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.644 ns ( 67.24 % ) " "Info: Total interconnect delay = 4.644 ns ( 67.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.907 ns" { PC[11] nextpc_out~24 nextpc_out~25 nextpc_out[11] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.907 ns" { PC[11] {} nextpc_out~24 {} nextpc_out~25 {} nextpc_out[11] {} } { 0.000ns 0.796ns 0.927ns 2.921ns } { 0.000ns 0.053ns 0.228ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk_in clk_in~clkctrl PC[11] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} PC[11] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.907 ns" { PC[11] nextpc_out~24 nextpc_out~25 nextpc_out[11] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.907 ns" { PC[11] {} nextpc_out~24 {} nextpc_out~25 {} nextpc_out[11] {} } { 0.000ns 0.796ns 0.927ns 2.921ns } { 0.000ns 0.053ns 0.228ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "stack_pop nextpc_out\[11\] 12.569 ns Longest " "Info: Longest tpd from source pin \"stack_pop\" to destination pin \"nextpc_out\[11\]\" is 12.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns stack_pop 1 PIN PIN_H12 15 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_H12; Fanout = 15; PIN Node = 'stack_pop'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_pop } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.432 ns) + CELL(0.272 ns) 6.511 ns nextpc_out~24 2 COMB LCCOMB_X21_Y5_N24 1 " "Info: 2: + IC(5.432 ns) + CELL(0.272 ns) = 6.511 ns; Loc. = LCCOMB_X21_Y5_N24; Fanout = 1; COMB Node = 'nextpc_out~24'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.704 ns" { stack_pop nextpc_out~24 } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.228 ns) 7.666 ns nextpc_out~25 3 COMB LCCOMB_X25_Y6_N12 1 " "Info: 3: + IC(0.927 ns) + CELL(0.228 ns) = 7.666 ns; Loc. = LCCOMB_X25_Y6_N12; Fanout = 1; COMB Node = 'nextpc_out~25'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.155 ns" { nextpc_out~24 nextpc_out~25 } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.921 ns) + CELL(1.982 ns) 12.569 ns nextpc_out\[11\] 4 PIN PIN_B17 0 " "Info: 4: + IC(2.921 ns) + CELL(1.982 ns) = 12.569 ns; Loc. = PIN_B17; Fanout = 0; PIN Node = 'nextpc_out\[11\]'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.903 ns" { nextpc_out~25 nextpc_out[11] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.289 ns ( 26.17 % ) " "Info: Total cell delay = 3.289 ns ( 26.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.280 ns ( 73.83 % ) " "Info: Total interconnect delay = 9.280 ns ( 73.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.569 ns" { stack_pop nextpc_out~24 nextpc_out~25 nextpc_out[11] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.569 ns" { stack_pop {} stack_pop~combout {} nextpc_out~24 {} nextpc_out~25 {} nextpc_out[11] {} } { 0.000ns 0.000ns 5.432ns 0.927ns 2.921ns } { 0.000ns 0.807ns 0.272ns 0.228ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PC\[0\] addr_in\[0\] clk_in -2.385 ns register " "Info: th for register \"PC\[0\]\" (data pin = \"addr_in\[0\]\", clock pin = \"clk_in\") is -2.385 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.473 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 21 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns PC\[0\] 3 REG LCFF_X22_Y6_N31 4 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X22_Y6_N31; Fanout = 4; REG Node = 'PC\[0\]'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { clk_in~clkctrl PC[0] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk_in clk_in~clkctrl PC[0] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} PC[0] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.007 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns addr_in\[0\] 1 PIN PIN_Y10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 2; PIN Node = 'addr_in\[0\]'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_in[0] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(0.053 ns) 4.852 ns PC~0 2 COMB LCCOMB_X22_Y6_N30 1 " "Info: 2: + IC(4.000 ns) + CELL(0.053 ns) = 4.852 ns; Loc. = LCCOMB_X22_Y6_N30; Fanout = 1; COMB Node = 'PC~0'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.053 ns" { addr_in[0] PC~0 } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.007 ns PC\[0\] 3 REG LCFF_X22_Y6_N31 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.007 ns; Loc. = LCFF_X22_Y6_N31; Fanout = 4; REG Node = 'PC\[0\]'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { PC~0 PC[0] } "NODE_NAME" } } { "PC_reg.vhd" "" { Text "C:/Users/1110869/Documents/PC_reg/PC_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.007 ns ( 20.11 % ) " "Info: Total cell delay = 1.007 ns ( 20.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 79.89 % ) " "Info: Total interconnect delay = 4.000 ns ( 79.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.007 ns" { addr_in[0] PC~0 PC[0] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.007 ns" { addr_in[0] {} addr_in[0]~combout {} PC~0 {} PC[0] {} } { 0.000ns 0.000ns 4.000ns 0.000ns } { 0.000ns 0.799ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk_in clk_in~clkctrl PC[0] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} PC[0] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.007 ns" { addr_in[0] PC~0 PC[0] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.007 ns" { addr_in[0] {} addr_in[0]~combout {} PC~0 {} PC[0] {} } { 0.000ns 0.000ns 4.000ns 0.000ns } { 0.000ns 0.799ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 20:23:07 2024 " "Info: Processing ended: Mon Nov 11 20:23:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
