INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_1_3/lab6_1_3.srcs/sim_1/imports/lab6/GenerateClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenerateClock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_1_3/lab6_1_3.srcs/sources_1/new/simple_one_bit_serial_shift_register_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_one_bit_serial_shift_register_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_1_3/lab6_1_3.srcs/sim_1/new/simple_one_bit_serial_shift_register_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_one_bit_serial_shift_register_behavior_tb
