// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        imgInput_data1_dout,
        imgInput_data1_num_data_valid,
        imgInput_data1_fifo_cap,
        imgInput_data1_empty_n,
        imgInput_data1_read,
        p_dst_data1_din,
        p_dst_data1_num_data_valid,
        p_dst_data1_fifo_cap,
        p_dst_data1_full_n,
        p_dst_data1_write,
        op2_assign,
        buf_V_8_address0,
        buf_V_8_ce0,
        buf_V_8_q0,
        buf_V_8_address1,
        buf_V_8_ce1,
        buf_V_8_we1,
        buf_V_8_d1,
        buf_V_address0,
        buf_V_ce0,
        buf_V_q0,
        buf_V_address1,
        buf_V_ce1,
        buf_V_we1,
        buf_V_d1,
        buf_V_3_address0,
        buf_V_3_ce0,
        buf_V_3_q0,
        buf_V_3_address1,
        buf_V_3_ce1,
        buf_V_3_we1,
        buf_V_3_d1,
        buf_V_4_address0,
        buf_V_4_ce0,
        buf_V_4_q0,
        buf_V_4_address1,
        buf_V_4_ce1,
        buf_V_4_we1,
        buf_V_4_d1,
        buf_V_5_address0,
        buf_V_5_ce0,
        buf_V_5_q0,
        buf_V_5_address1,
        buf_V_5_ce1,
        buf_V_5_we1,
        buf_V_5_d1,
        buf_V_6_address0,
        buf_V_6_ce0,
        buf_V_6_q0,
        buf_V_6_address1,
        buf_V_6_ce1,
        buf_V_6_we1,
        buf_V_6_d1,
        buf_V_7_address0,
        buf_V_7_ce0,
        buf_V_7_q0,
        buf_V_7_address1,
        buf_V_7_ce1,
        buf_V_7_we1,
        buf_V_7_d1,
        row_ind_V_24,
        row_ind_V_25,
        row_ind_V_26,
        row_ind_V_27,
        row_ind_V_28,
        row_ind_V_29,
        row_ind_V_30,
        sub_i273_i_cast,
        row_ind_V_24_cast,
        spec_select484,
        row_ind_V_25_cast,
        spec_select488,
        row_ind_V_26_cast,
        spec_select492,
        row_ind_V_27_cast,
        spec_select496,
        row_ind_V_28_cast,
        spec_select500,
        row_ind_V_29_cast,
        spec_select504,
        row_ind_V_30_cast,
        spec_select508,
        cmp_i_i73_i_not,
        p_threshold_cast,
        b0,
        p_threshold,
        xor_ln435_1,
        img_width,
        cmp_i_i49_i,
        cmp_i_i381_i,
        p_0_0_01084242_out_i,
        p_0_0_01084242_out_o,
        p_0_0_01084242_out_o_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] imgInput_data1_dout;
input  [1:0] imgInput_data1_num_data_valid;
input  [1:0] imgInput_data1_fifo_cap;
input   imgInput_data1_empty_n;
output   imgInput_data1_read;
output  [7:0] p_dst_data1_din;
input  [1:0] p_dst_data1_num_data_valid;
input  [1:0] p_dst_data1_fifo_cap;
input   p_dst_data1_full_n;
output   p_dst_data1_write;
input  [13:0] op2_assign;
output  [11:0] buf_V_8_address0;
output   buf_V_8_ce0;
input  [7:0] buf_V_8_q0;
output  [11:0] buf_V_8_address1;
output   buf_V_8_ce1;
output   buf_V_8_we1;
output  [7:0] buf_V_8_d1;
output  [11:0] buf_V_address0;
output   buf_V_ce0;
input  [7:0] buf_V_q0;
output  [11:0] buf_V_address1;
output   buf_V_ce1;
output   buf_V_we1;
output  [7:0] buf_V_d1;
output  [11:0] buf_V_3_address0;
output   buf_V_3_ce0;
input  [7:0] buf_V_3_q0;
output  [11:0] buf_V_3_address1;
output   buf_V_3_ce1;
output   buf_V_3_we1;
output  [7:0] buf_V_3_d1;
output  [11:0] buf_V_4_address0;
output   buf_V_4_ce0;
input  [7:0] buf_V_4_q0;
output  [11:0] buf_V_4_address1;
output   buf_V_4_ce1;
output   buf_V_4_we1;
output  [7:0] buf_V_4_d1;
output  [11:0] buf_V_5_address0;
output   buf_V_5_ce0;
input  [7:0] buf_V_5_q0;
output  [11:0] buf_V_5_address1;
output   buf_V_5_ce1;
output   buf_V_5_we1;
output  [7:0] buf_V_5_d1;
output  [11:0] buf_V_6_address0;
output   buf_V_6_ce0;
input  [7:0] buf_V_6_q0;
output  [11:0] buf_V_6_address1;
output   buf_V_6_ce1;
output   buf_V_6_we1;
output  [7:0] buf_V_6_d1;
output  [11:0] buf_V_7_address0;
output   buf_V_7_ce0;
input  [7:0] buf_V_7_q0;
output  [11:0] buf_V_7_address1;
output   buf_V_7_ce1;
output   buf_V_7_we1;
output  [7:0] buf_V_7_d1;
input  [12:0] row_ind_V_24;
input  [12:0] row_ind_V_25;
input  [12:0] row_ind_V_26;
input  [12:0] row_ind_V_27;
input  [12:0] row_ind_V_28;
input  [12:0] row_ind_V_29;
input  [12:0] row_ind_V_30;
input  [2:0] sub_i273_i_cast;
input  [2:0] row_ind_V_24_cast;
input  [0:0] spec_select484;
input  [2:0] row_ind_V_25_cast;
input  [0:0] spec_select488;
input  [2:0] row_ind_V_26_cast;
input  [0:0] spec_select492;
input  [2:0] row_ind_V_27_cast;
input  [0:0] spec_select496;
input  [2:0] row_ind_V_28_cast;
input  [0:0] spec_select500;
input  [2:0] row_ind_V_29_cast;
input  [0:0] spec_select504;
input  [2:0] row_ind_V_30_cast;
input  [0:0] spec_select508;
input  [0:0] cmp_i_i73_i_not;
input  [7:0] p_threshold_cast;
input  [8:0] b0;
input  [7:0] p_threshold;
input  [0:0] xor_ln435_1;
input  [15:0] img_width;
input  [0:0] cmp_i_i49_i;
input  [0:0] cmp_i_i381_i;
input  [7:0] p_0_0_01084242_out_i;
output  [7:0] p_0_0_01084242_out_o;
output   p_0_0_01084242_out_o_ap_vld;

reg ap_idle;
reg imgInput_data1_read;
reg p_dst_data1_write;
reg buf_V_8_ce0;
reg buf_V_8_ce1;
reg buf_V_8_we1;
reg buf_V_ce0;
reg buf_V_ce1;
reg buf_V_we1;
reg buf_V_3_ce0;
reg buf_V_3_ce1;
reg buf_V_3_we1;
reg buf_V_4_ce0;
reg buf_V_4_ce1;
reg buf_V_4_we1;
reg buf_V_5_ce0;
reg buf_V_5_ce1;
reg buf_V_5_we1;
reg buf_V_6_ce0;
reg buf_V_6_ce1;
reg buf_V_6_we1;
reg buf_V_7_ce0;
reg buf_V_7_ce1;
reg buf_V_7_we1;
reg[7:0] p_0_0_01084242_out_o;
reg p_0_0_01084242_out_o_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] and_ln281_reg_5188;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
reg   [0:0] icmp_ln1031_2_reg_5198;
reg   [0:0] icmp_ln1031_2_reg_5198_pp0_iter9_reg;
reg    ap_block_state11_pp0_stage0_iter10;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1027_fu_921_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    imgInput_data1_blk_n;
wire    ap_block_pp0_stage0;
reg    p_dst_data1_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [2:0] row_ind_V_30_cast_read_reg_5039;
wire   [0:0] spec_select500_read_reg_5054;
wire   [0:0] spec_select496_read_reg_5064;
wire   [0:0] spec_select492_read_reg_5074;
wire   [8:0] p_threshold_cast_cast_fu_721_p1;
reg   [8:0] p_threshold_cast_cast_reg_5144;
reg   [12:0] col_V_reg_5165;
reg   [12:0] col_V_reg_5165_pp0_iter1_reg;
wire   [0:0] icmp_ln1027_2_fu_933_p2;
reg   [0:0] icmp_ln1027_2_reg_5177;
reg   [0:0] icmp_ln1027_2_reg_5177_pp0_iter1_reg;
reg   [0:0] icmp_ln1027_2_reg_5177_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_2_reg_5177_pp0_iter3_reg;
wire   [0:0] and_ln281_fu_939_p2;
reg   [0:0] and_ln281_reg_5188_pp0_iter1_reg;
wire   [0:0] icmp_ln1031_1_fu_945_p2;
reg   [0:0] icmp_ln1031_1_reg_5193;
reg   [0:0] icmp_ln1031_1_reg_5193_pp0_iter1_reg;
reg   [0:0] icmp_ln1031_1_reg_5193_pp0_iter2_reg;
reg   [0:0] icmp_ln1031_1_reg_5193_pp0_iter3_reg;
reg   [0:0] icmp_ln1031_1_reg_5193_pp0_iter4_reg;
reg   [0:0] icmp_ln1031_1_reg_5193_pp0_iter5_reg;
reg   [0:0] icmp_ln1031_1_reg_5193_pp0_iter6_reg;
reg   [0:0] icmp_ln1031_1_reg_5193_pp0_iter7_reg;
reg   [0:0] icmp_ln1031_1_reg_5193_pp0_iter8_reg;
reg   [0:0] icmp_ln1031_1_reg_5193_pp0_iter9_reg;
wire   [0:0] icmp_ln1031_2_fu_951_p2;
reg   [0:0] icmp_ln1031_2_reg_5198_pp0_iter1_reg;
reg   [0:0] icmp_ln1031_2_reg_5198_pp0_iter2_reg;
reg   [0:0] icmp_ln1031_2_reg_5198_pp0_iter3_reg;
reg   [0:0] icmp_ln1031_2_reg_5198_pp0_iter4_reg;
reg   [0:0] icmp_ln1031_2_reg_5198_pp0_iter5_reg;
reg   [0:0] icmp_ln1031_2_reg_5198_pp0_iter6_reg;
reg   [0:0] icmp_ln1031_2_reg_5198_pp0_iter7_reg;
reg   [0:0] icmp_ln1031_2_reg_5198_pp0_iter8_reg;
wire   [0:0] and_ln435_fu_987_p2;
reg   [0:0] and_ln435_reg_5237;
reg   [0:0] and_ln435_reg_5237_pp0_iter3_reg;
reg   [0:0] and_ln435_reg_5237_pp0_iter4_reg;
reg   [0:0] and_ln435_reg_5237_pp0_iter5_reg;
reg   [0:0] and_ln435_reg_5237_pp0_iter6_reg;
reg   [0:0] and_ln435_reg_5237_pp0_iter7_reg;
reg   [0:0] and_ln435_reg_5237_pp0_iter8_reg;
reg   [0:0] and_ln435_reg_5237_pp0_iter9_reg;
wire   [0:0] cmp_i_i_i_fu_992_p2;
reg   [0:0] cmp_i_i_i_reg_5243;
reg   [0:0] cmp_i_i_i_reg_5243_pp0_iter3_reg;
reg   [0:0] cmp_i_i_i_reg_5243_pp0_iter4_reg;
reg   [7:0] buf_V_8_load_reg_5276;
reg   [7:0] buf_V_load_reg_5284;
reg   [7:0] buf_V_3_load_reg_5292;
reg   [7:0] buf_V_4_load_reg_5300;
reg   [7:0] buf_V_5_load_reg_5308;
reg   [7:0] buf_V_6_load_reg_5316;
reg   [7:0] buf_V_7_load_reg_5324;
wire   [7:0] tmp_4_fu_1013_p9;
reg   [7:0] tmp_4_reg_5332;
wire   [7:0] tmp_1_fu_1033_p9;
reg   [7:0] tmp_1_reg_5343;
wire   [7:0] tmp_2_fu_1052_p9;
reg   [7:0] tmp_2_reg_5348;
wire   [7:0] tmp_3_fu_1071_p9;
reg   [7:0] tmp_3_reg_5353;
wire   [7:0] src_buf_V_59_fu_1230_p3;
reg   [7:0] src_buf_V_59_reg_5358;
wire   [7:0] src_buf_V_60_fu_1237_p3;
reg   [7:0] src_buf_V_60_reg_5363;
wire   [7:0] src_buf_V_62_fu_1251_p3;
reg   [7:0] src_buf_V_62_reg_5368;
wire   [7:0] src_buf_V_63_fu_1258_p3;
reg   [7:0] src_buf_V_63_reg_5373;
wire   [8:0] zext_ln1496_fu_1265_p1;
reg   [8:0] zext_ln1496_reg_5379;
wire   [8:0] ret_V_1_fu_1273_p2;
reg   [8:0] ret_V_1_reg_5389;
reg   [8:0] ret_V_1_reg_5389_pp0_iter5_reg;
reg   [8:0] ret_V_1_reg_5389_pp0_iter6_reg;
wire   [8:0] ret_V_2_fu_1283_p2;
reg   [8:0] ret_V_2_reg_5399;
wire   [8:0] ret_V_3_fu_1293_p2;
reg   [8:0] ret_V_3_reg_5409;
reg   [8:0] ret_V_3_reg_5409_pp0_iter5_reg;
reg   [8:0] ret_V_3_reg_5409_pp0_iter6_reg;
reg   [8:0] ret_V_3_reg_5409_pp0_iter7_reg;
wire   [8:0] ret_V_4_fu_1303_p2;
reg   [8:0] ret_V_4_reg_5419;
reg   [8:0] ret_V_4_reg_5419_pp0_iter5_reg;
wire   [8:0] ret_V_5_fu_1313_p2;
reg   [8:0] ret_V_5_reg_5429;
reg   [8:0] ret_V_5_reg_5429_pp0_iter5_reg;
reg   [8:0] ret_V_5_reg_5429_pp0_iter6_reg;
reg   [8:0] ret_V_5_reg_5429_pp0_iter7_reg;
wire   [8:0] ret_V_6_fu_1323_p2;
reg   [8:0] ret_V_6_reg_5439;
reg   [8:0] ret_V_6_reg_5439_pp0_iter5_reg;
reg   [8:0] ret_V_6_reg_5439_pp0_iter6_reg;
wire   [8:0] ret_V_7_fu_1333_p2;
reg   [8:0] ret_V_7_reg_5449;
reg   [8:0] ret_V_7_reg_5449_pp0_iter5_reg;
reg   [8:0] ret_V_7_reg_5449_pp0_iter6_reg;
reg   [8:0] ret_V_7_reg_5449_pp0_iter7_reg;
reg   [8:0] ret_V_7_reg_5449_pp0_iter8_reg;
wire   [8:0] ret_V_8_fu_1343_p2;
reg   [8:0] ret_V_8_reg_5459;
reg   [8:0] ret_V_8_reg_5459_pp0_iter5_reg;
reg   [8:0] ret_V_8_reg_5459_pp0_iter6_reg;
wire   [8:0] ret_V_9_fu_1353_p2;
reg   [8:0] ret_V_9_reg_5469;
wire   [8:0] ret_V_10_fu_1363_p2;
reg   [8:0] ret_V_10_reg_5481;
reg   [8:0] ret_V_10_reg_5481_pp0_iter5_reg;
reg   [8:0] ret_V_10_reg_5481_pp0_iter6_reg;
reg   [8:0] ret_V_10_reg_5481_pp0_iter7_reg;
wire   [8:0] select_ln49_fu_1375_p3;
reg   [8:0] select_ln49_reg_5493;
wire   [8:0] select_ln50_fu_1389_p3;
reg   [8:0] select_ln50_reg_5499;
wire   [8:0] select_ln49_3_fu_1459_p3;
reg   [8:0] select_ln49_3_reg_5505;
wire   [8:0] select_ln50_3_fu_1473_p3;
reg   [8:0] select_ln50_3_reg_5511;
wire   [0:0] icmp_ln49_4_fu_1481_p2;
reg   [0:0] icmp_ln49_4_reg_5517;
wire   [0:0] icmp_ln50_4_fu_1487_p2;
reg   [0:0] icmp_ln50_4_reg_5522;
wire   [8:0] select_ln54_fu_1499_p3;
reg   [8:0] select_ln54_reg_5527;
wire   [8:0] select_ln55_fu_1513_p3;
reg   [8:0] select_ln55_reg_5534;
wire   [8:0] select_ln54_1_fu_1527_p3;
reg   [8:0] select_ln54_1_reg_5541;
wire   [8:0] select_ln55_1_fu_1541_p3;
reg   [8:0] select_ln55_1_reg_5549;
wire   [8:0] select_ln54_2_fu_1555_p3;
reg   [8:0] select_ln54_2_reg_5557;
wire   [8:0] select_ln55_2_fu_1569_p3;
reg   [8:0] select_ln55_2_reg_5564;
wire   [0:0] icmp_ln59_fu_1577_p2;
reg   [0:0] icmp_ln59_reg_5571;
wire   [0:0] icmp_ln60_fu_1583_p2;
reg   [0:0] icmp_ln60_reg_5576;
reg   [7:0] src_buf_V_33_load_1_reg_5581;
reg   [7:0] src_buf_V_38_load_reg_5586;
reg   [7:0] src_buf_V_29_load_reg_5591;
reg   [7:0] src_buf_V_23_load_reg_5596;
wire   [7:0] src_buf_V_71_fu_1806_p3;
reg   [7:0] src_buf_V_71_reg_5601;
wire   [8:0] ret_V_12_fu_2031_p2;
reg   [8:0] ret_V_12_reg_5606;
reg   [8:0] ret_V_12_reg_5606_pp0_iter6_reg;
reg   [8:0] ret_V_12_reg_5606_pp0_iter7_reg;
wire   [8:0] ret_V_13_fu_2040_p2;
reg   [8:0] ret_V_13_reg_5614;
wire   [8:0] ret_V_14_fu_2049_p2;
reg   [8:0] ret_V_14_reg_5622;
reg   [8:0] ret_V_14_reg_5622_pp0_iter6_reg;
reg   [8:0] ret_V_14_reg_5622_pp0_iter7_reg;
reg   [8:0] ret_V_14_reg_5622_pp0_iter8_reg;
wire   [8:0] ret_V_15_fu_2058_p2;
reg   [8:0] ret_V_15_reg_5630;
reg   [8:0] ret_V_15_reg_5630_pp0_iter6_reg;
wire   [0:0] and_ln192_fu_2561_p2;
reg   [0:0] and_ln192_reg_5638;
reg   [0:0] and_ln192_reg_5638_pp0_iter6_reg;
wire   [0:0] and_ln192_1_fu_2573_p2;
reg   [0:0] and_ln192_1_reg_5644;
reg   [0:0] and_ln192_1_reg_5644_pp0_iter6_reg;
reg   [0:0] and_ln192_1_reg_5644_pp0_iter7_reg;
wire   [0:0] and_ln192_2_fu_2601_p2;
reg   [0:0] and_ln192_2_reg_5650;
reg   [0:0] and_ln192_2_reg_5650_pp0_iter6_reg;
reg   [0:0] and_ln192_2_reg_5650_pp0_iter7_reg;
wire   [0:0] and_ln192_3_fu_2613_p2;
reg   [0:0] and_ln192_3_reg_5656;
reg   [0:0] and_ln192_3_reg_5656_pp0_iter6_reg;
reg   [0:0] and_ln192_3_reg_5656_pp0_iter7_reg;
wire   [0:0] and_ln192_4_fu_2625_p2;
reg   [0:0] and_ln192_4_reg_5662;
reg   [0:0] and_ln192_4_reg_5662_pp0_iter6_reg;
reg   [0:0] and_ln192_4_reg_5662_pp0_iter7_reg;
wire   [0:0] and_ln192_5_fu_2661_p2;
reg   [0:0] and_ln192_5_reg_5668;
reg   [0:0] and_ln192_5_reg_5668_pp0_iter6_reg;
reg   [0:0] and_ln192_5_reg_5668_pp0_iter7_reg;
wire   [0:0] and_ln192_6_fu_2673_p2;
reg   [0:0] and_ln192_6_reg_5674;
reg   [0:0] and_ln192_6_reg_5674_pp0_iter6_reg;
reg   [0:0] and_ln192_6_reg_5674_pp0_iter7_reg;
wire   [0:0] and_ln192_7_fu_2701_p2;
reg   [0:0] and_ln192_7_reg_5679;
reg   [0:0] and_ln192_7_reg_5679_pp0_iter6_reg;
reg   [0:0] and_ln192_7_reg_5679_pp0_iter7_reg;
wire   [0:0] iscorner_fu_2707_p2;
reg   [0:0] iscorner_reg_5685;
wire   [3:0] count_1_fu_2713_p3;
reg   [3:0] count_1_reg_5690;
wire   [0:0] and_ln192_8_fu_2727_p2;
reg   [0:0] and_ln192_8_reg_5695;
wire   [3:0] add_ln197_fu_2733_p2;
reg   [3:0] add_ln197_reg_5701;
wire   [0:0] and_ln192_9_fu_2745_p2;
reg   [0:0] and_ln192_9_reg_5706;
wire   [0:0] and_ln192_10_fu_2757_p2;
reg   [0:0] and_ln192_10_reg_5712;
wire   [0:0] and_ln192_11_fu_2769_p2;
reg   [0:0] and_ln192_11_reg_5718;
wire   [0:0] and_ln192_12_fu_2781_p2;
reg   [0:0] and_ln192_12_reg_5724;
wire   [0:0] and_ln192_13_fu_2793_p2;
reg   [0:0] and_ln192_13_reg_5730;
reg   [0:0] and_ln192_13_reg_5730_pp0_iter6_reg;
wire   [0:0] and_ln192_14_fu_2805_p2;
reg   [0:0] and_ln192_14_reg_5736;
reg   [0:0] and_ln192_14_reg_5736_pp0_iter6_reg;
wire   [0:0] and_ln192_15_fu_2817_p2;
reg   [0:0] and_ln192_15_reg_5742;
reg   [0:0] and_ln192_15_reg_5742_pp0_iter6_reg;
wire   [8:0] select_ln59_2_fu_3088_p3;
reg   [8:0] select_ln59_2_reg_5748;
wire   [8:0] select_ln60_2_fu_3100_p3;
reg   [8:0] select_ln60_2_reg_5756;
wire   [8:0] select_ln59_3_fu_3113_p3;
reg   [8:0] select_ln59_3_reg_5764;
reg   [8:0] select_ln59_3_reg_5764_pp0_iter6_reg;
wire   [8:0] select_ln60_3_fu_3127_p3;
reg   [8:0] select_ln60_3_reg_5772;
reg   [8:0] select_ln60_3_reg_5772_pp0_iter6_reg;
wire   [8:0] select_ln59_4_fu_3141_p3;
reg   [8:0] select_ln59_4_reg_5780;
reg   [8:0] select_ln59_4_reg_5780_pp0_iter6_reg;
wire   [8:0] select_ln60_4_fu_3155_p3;
reg   [8:0] select_ln60_4_reg_5788;
reg   [8:0] select_ln60_4_reg_5788_pp0_iter6_reg;
wire   [8:0] select_ln59_5_fu_3169_p3;
reg   [8:0] select_ln59_5_reg_5796;
reg   [8:0] select_ln59_5_reg_5796_pp0_iter6_reg;
reg   [8:0] select_ln59_5_reg_5796_pp0_iter7_reg;
wire   [8:0] select_ln60_5_fu_3183_p3;
reg   [8:0] select_ln60_5_reg_5804;
reg   [8:0] select_ln60_5_reg_5804_pp0_iter6_reg;
reg   [8:0] select_ln60_5_reg_5804_pp0_iter7_reg;
wire   [8:0] select_ln59_6_fu_3196_p3;
reg   [8:0] select_ln59_6_reg_5812;
reg   [8:0] select_ln59_6_reg_5812_pp0_iter6_reg;
reg   [8:0] select_ln59_6_reg_5812_pp0_iter7_reg;
wire   [8:0] select_ln60_6_fu_3208_p3;
reg   [8:0] select_ln60_6_reg_5820;
reg   [8:0] select_ln60_6_reg_5820_pp0_iter6_reg;
reg   [8:0] select_ln60_6_reg_5820_pp0_iter7_reg;
wire   [8:0] select_ln59_7_fu_3220_p3;
reg   [8:0] select_ln59_7_reg_5828;
reg   [8:0] select_ln59_7_reg_5828_pp0_iter6_reg;
reg   [8:0] select_ln59_7_reg_5828_pp0_iter7_reg;
reg   [8:0] select_ln59_7_reg_5828_pp0_iter8_reg;
wire   [8:0] select_ln60_7_fu_3232_p3;
reg   [8:0] select_ln60_7_reg_5836;
reg   [8:0] select_ln60_7_reg_5836_pp0_iter6_reg;
reg   [8:0] select_ln60_7_reg_5836_pp0_iter7_reg;
reg   [8:0] select_ln60_7_reg_5836_pp0_iter8_reg;
wire   [7:0] a0_1_fu_3295_p3;
reg   [7:0] a0_1_reg_5844;
wire   [8:0] select_ln76_2_fu_3308_p3;
reg   [8:0] select_ln76_2_reg_5850;
wire   [7:0] trunc_ln76_1_fu_3315_p1;
reg   [7:0] trunc_ln76_1_reg_5855;
wire   [8:0] select_ln77_2_fu_3325_p3;
reg   [8:0] select_ln77_2_reg_5860;
wire   [7:0] trunc_ln77_1_fu_3333_p1;
reg   [7:0] trunc_ln77_1_reg_5865;
wire   [8:0] b0_2_fu_3381_p3;
reg   [8:0] b0_2_reg_5870;
wire   [8:0] select_ln91_fu_3394_p3;
reg   [8:0] select_ln91_reg_5876;
wire   [8:0] select_ln92_fu_3407_p3;
reg   [8:0] select_ln92_reg_5882;
wire   [0:0] icmp_ln194_5_fu_3595_p2;
reg   [0:0] icmp_ln194_5_reg_5888;
wire   [3:0] count_10_fu_3601_p3;
reg   [3:0] count_10_reg_5893;
wire   [0:0] or_ln202_3_fu_3620_p2;
reg   [0:0] or_ln202_3_reg_5898;
wire   [0:0] or_ln202_4_fu_3626_p2;
reg   [0:0] or_ln202_4_reg_5903;
wire   [7:0] a0_4_fu_3686_p3;
reg   [7:0] a0_4_reg_5908;
wire   [0:0] icmp_ln77_5_fu_3708_p2;
reg   [0:0] icmp_ln77_5_reg_5913;
wire   [7:0] trunc_ln77_2_fu_3714_p1;
reg   [7:0] trunc_ln77_2_reg_5918;
wire   [0:0] icmp_ln76_6_fu_3718_p2;
reg   [0:0] icmp_ln76_6_reg_5923;
wire   [8:0] b0_5_fu_3760_p3;
reg   [8:0] b0_5_reg_5928;
wire   [8:0] select_ln92_3_fu_3772_p3;
reg   [8:0] select_ln92_3_reg_5933;
wire   [0:0] icmp_ln92_5_fu_3778_p2;
reg   [0:0] icmp_ln92_5_reg_5938;
wire   [0:0] icmp_ln91_6_fu_3784_p2;
reg   [0:0] icmp_ln91_6_reg_5943;
wire   [0:0] icmp_ln194_9_fu_3873_p2;
reg   [0:0] icmp_ln194_9_reg_5948;
wire   [0:0] icmp_ln194_10_fu_3892_p2;
reg   [0:0] icmp_ln194_10_reg_5953;
wire   [4:0] count_18_fu_3904_p3;
reg   [4:0] count_18_reg_5958;
wire   [0:0] or_ln202_7_fu_3922_p2;
reg   [0:0] or_ln202_7_reg_5964;
reg   [0:0] or_ln202_7_reg_5964_pp0_iter8_reg;
reg   [0:0] or_ln202_7_reg_5964_pp0_iter9_reg;
wire   [0:0] or_ln202_8_fu_3927_p2;
reg   [0:0] or_ln202_8_reg_5969;
wire   [7:0] a0_8_fu_4021_p3;
reg   [7:0] a0_8_reg_5974;
wire   [8:0] select_ln77_8_fu_4033_p3;
reg   [8:0] select_ln77_8_reg_5980;
wire   [7:0] trunc_ln77_4_fu_4039_p1;
reg   [7:0] trunc_ln77_4_reg_5985;
wire   [8:0] b0_9_fu_4107_p3;
reg   [8:0] b0_9_reg_5990;
wire   [8:0] select_ln92_7_fu_4119_p3;
reg   [8:0] select_ln92_7_reg_5996;
wire   [0:0] or_ln202_15_fu_4266_p2;
reg   [0:0] or_ln202_15_reg_6002;
reg   [0:0] or_ln202_15_reg_6002_pp0_iter9_reg;
wire   [7:0] a0_11_fu_4342_p3;
reg   [7:0] a0_11_reg_6007;
wire   [0:0] icmp_ln76_13_fu_4364_p2;
reg   [0:0] icmp_ln76_13_reg_6012;
wire   [7:0] trunc_ln76_6_fu_4370_p1;
reg   [7:0] trunc_ln76_6_reg_6017;
wire   [8:0] select_ln77_12_fu_4378_p3;
reg   [8:0] select_ln77_12_reg_6022;
wire   [7:0] trunc_ln77_6_fu_4384_p1;
reg   [7:0] trunc_ln77_6_reg_6027;
wire   [8:0] b0_12_fu_4438_p3;
reg   [8:0] b0_12_reg_6032;
wire   [8:0] select_ln91_11_fu_4450_p3;
reg   [8:0] select_ln91_11_reg_6037;
wire   [0:0] icmp_ln91_13_fu_4456_p2;
reg   [0:0] icmp_ln91_13_reg_6042;
wire   [8:0] select_ln92_11_fu_4466_p3;
reg   [8:0] select_ln92_11_reg_6047;
wire   [7:0] a0_15_fu_4549_p3;
reg   [7:0] a0_15_reg_6053;
wire   [7:0] sub_ln94_fu_4630_p2;
reg   [7:0] sub_ln94_reg_6059;
wire   [63:0] zext_ln541_fu_962_p1;
wire   [63:0] conv_i188_i_fu_972_p1;
wire   [7:0] select_ln440_fu_4706_p3;
reg   [12:0] col_V_9_fu_192;
wire   [12:0] col_V_10_fu_927_p2;
wire    ap_loop_init;
reg   [12:0] ap_sig_allocacmp_col_V;
reg   [7:0] src_buf_V_31_fu_196;
wire   [7:0] src_buf_V_64_fu_3438_p3;
reg   [7:0] src_buf_V_32_fu_200;
wire   [7:0] src_buf_V_65_fu_3433_p3;
reg   [7:0] src_buf_V_33_fu_204;
wire   [7:0] src_buf_V_66_fu_1834_p3;
reg   [7:0] src_buf_V_34_fu_208;
reg   [7:0] src_buf_V_37_fu_212;
wire   [7:0] src_buf_V_67_fu_3428_p3;
reg   [7:0] src_buf_V_38_fu_216;
wire   [7:0] src_buf_V_68_fu_1827_p3;
reg   [7:0] src_buf_V_39_fu_220;
wire   [7:0] src_buf_V_69_fu_1820_p3;
reg   [7:0] src_buf_V_40_fu_224;
wire   [7:0] src_buf_V_70_fu_1813_p3;
reg   [7:0] src_buf_V_41_fu_228;
reg   [7:0] src_buf_V_43_fu_232;
reg   [7:0] src_buf_V_44_fu_236;
wire   [7:0] src_buf_V_72_fu_1799_p3;
reg   [7:0] src_buf_V_45_fu_240;
wire   [7:0] src_buf_V_73_fu_1792_p3;
reg   [7:0] src_buf_V_42_fu_244;
wire   [7:0] src_buf_V_74_fu_1785_p3;
reg   [7:0] src_buf_V_36_fu_248;
wire   [7:0] src_buf_V_75_fu_1778_p3;
reg   [7:0] src_buf_V_46_fu_252;
wire   [7:0] src_buf_V_61_fu_1244_p3;
reg   [7:0] src_buf_V_30_fu_256;
wire   [7:0] src_buf_V_76_fu_3423_p3;
reg   [7:0] src_buf_V_29_fu_260;
wire   [7:0] src_buf_V_77_fu_1771_p3;
reg   [7:0] src_buf_V_28_fu_264;
wire   [7:0] src_buf_V_78_fu_1764_p3;
reg   [7:0] src_buf_V_27_fu_268;
wire   [7:0] src_buf_V_79_fu_1757_p3;
reg   [7:0] src_buf_V_26_fu_272;
wire   [7:0] src_buf_V_80_fu_1750_p3;
reg   [7:0] src_buf_V_35_fu_276;
reg   [7:0] src_buf_V_24_fu_280;
wire   [7:0] src_buf_V_81_fu_3418_p3;
reg   [7:0] src_buf_V_23_fu_284;
wire   [7:0] src_buf_V_82_fu_1743_p3;
reg   [7:0] src_buf_V_22_fu_288;
wire   [7:0] src_buf_V_83_fu_1736_p3;
reg   [7:0] src_buf_V_21_fu_292;
wire   [7:0] src_buf_V_84_fu_1729_p3;
reg   [7:0] src_buf_V_20_fu_296;
wire   [7:0] src_buf_V_85_fu_1722_p3;
reg   [7:0] src_buf_V_25_fu_300;
reg   [7:0] src_buf_V_18_fu_304;
wire   [7:0] src_buf_V_86_fu_1715_p3;
reg   [7:0] src_buf_V_17_fu_308;
wire   [7:0] src_buf_V_87_fu_1708_p3;
reg   [7:0] src_buf_V_16_fu_312;
wire   [7:0] src_buf_V_88_fu_1701_p3;
reg   [7:0] src_buf_V_15_fu_316;
wire   [7:0] src_buf_V_89_fu_1694_p3;
reg   [7:0] src_buf_V_19_fu_320;
wire   [7:0] src_buf_V_58_fu_1223_p3;
reg   [7:0] src_buf_V_47_fu_324;
wire   [7:0] src_buf_V_90_fu_1687_p3;
reg   [7:0] src_buf_V_48_fu_328;
wire   [7:0] src_buf_V_91_fu_1680_p3;
reg   [7:0] src_buf_V_49_fu_332;
wire   [7:0] src_buf_V_92_fu_1673_p3;
reg   [7:0] src_buf_V_fu_336;
wire   [7:0] src_buf_V_57_fu_1216_p3;
reg    ap_block_pp0_stage0_01001;
wire   [13:0] zext_ln1027_2_fu_917_p1;
wire   [15:0] zext_ln1027_fu_913_p1;
wire   [0:0] icmp_ln1031_fu_982_p2;
wire   [12:0] tmp_s_fu_997_p9;
wire   [2:0] tmp_4_fu_1013_p8;
wire   [7:0] tmp_5_fu_1129_p9;
wire   [7:0] tmp_8_fu_1147_p9;
wire   [7:0] tmp_6_fu_1180_p9;
wire   [7:0] tmp_7_fu_1198_p9;
wire   [7:0] src_buf_V_56_fu_1210_p3;
wire   [7:0] src_buf_V_55_fu_1192_p3;
wire   [7:0] src_buf_V_54_fu_1175_p3;
wire   [7:0] src_buf_V_53_fu_1170_p3;
wire   [7:0] src_buf_V_52_fu_1165_p3;
wire   [7:0] src_buf_V_51_fu_1159_p3;
wire   [7:0] src_buf_V_50_fu_1141_p3;
wire   [8:0] zext_ln1496_2_fu_1269_p1;
wire   [8:0] zext_ln1496_3_fu_1279_p1;
wire   [8:0] zext_ln1496_4_fu_1289_p1;
wire   [8:0] zext_ln1496_5_fu_1299_p1;
wire   [8:0] zext_ln1496_6_fu_1309_p1;
wire   [8:0] zext_ln1496_7_fu_1319_p1;
wire   [8:0] zext_ln1496_8_fu_1329_p1;
wire   [8:0] zext_ln1496_9_fu_1339_p1;
wire   [8:0] zext_ln1496_10_fu_1349_p1;
wire   [8:0] zext_ln1496_11_fu_1359_p1;
wire   [0:0] icmp_ln49_fu_1369_p2;
wire   [0:0] icmp_ln50_fu_1383_p2;
wire   [0:0] icmp_ln49_1_fu_1397_p2;
wire   [0:0] icmp_ln50_1_fu_1411_p2;
wire   [0:0] icmp_ln49_2_fu_1425_p2;
wire   [0:0] icmp_ln50_2_fu_1439_p2;
wire   [0:0] icmp_ln49_3_fu_1453_p2;
wire   [0:0] icmp_ln50_3_fu_1467_p2;
wire   [8:0] select_ln49_1_fu_1403_p3;
wire   [0:0] icmp_ln54_fu_1493_p2;
wire   [8:0] select_ln50_1_fu_1417_p3;
wire   [0:0] icmp_ln55_fu_1507_p2;
wire   [8:0] select_ln49_2_fu_1431_p3;
wire   [0:0] icmp_ln54_1_fu_1521_p2;
wire   [8:0] select_ln50_2_fu_1445_p3;
wire   [0:0] icmp_ln55_1_fu_1535_p2;
wire   [0:0] icmp_ln54_2_fu_1549_p2;
wire   [0:0] icmp_ln55_2_fu_1563_p2;
wire   [8:0] zext_ln1496_1_fu_2009_p1;
wire   [8:0] zext_ln1496_12_fu_2018_p1;
wire   [8:0] zext_ln1496_13_fu_2027_p1;
wire   [8:0] zext_ln1496_14_fu_2036_p1;
wire   [8:0] zext_ln1496_15_fu_2045_p1;
wire   [8:0] zext_ln1496_16_fu_2054_p1;
wire   [8:0] ret_V_fu_2013_p2;
wire   [0:0] icmp_ln162_fu_2063_p2;
wire   [0:0] icmp_ln164_fu_2068_p2;
wire   [0:0] or_ln162_fu_2081_p2;
wire   [1:0] select_ln162_fu_2073_p3;
wire   [0:0] icmp_ln169_fu_2095_p2;
wire   [0:0] icmp_ln171_fu_2099_p2;
wire   [0:0] or_ln169_fu_2111_p2;
wire   [1:0] select_ln169_fu_2103_p3;
wire   [0:0] icmp_ln162_1_fu_2125_p2;
wire   [0:0] icmp_ln164_1_fu_2129_p2;
wire   [0:0] or_ln162_1_fu_2141_p2;
wire   [1:0] select_ln162_2_fu_2133_p3;
wire   [0:0] icmp_ln169_1_fu_2155_p2;
wire   [0:0] icmp_ln171_1_fu_2159_p2;
wire   [0:0] or_ln169_1_fu_2171_p2;
wire   [1:0] select_ln169_2_fu_2163_p3;
wire   [0:0] icmp_ln162_2_fu_2185_p2;
wire   [0:0] icmp_ln164_2_fu_2189_p2;
wire   [0:0] or_ln162_2_fu_2201_p2;
wire   [1:0] select_ln162_4_fu_2193_p3;
wire   [0:0] icmp_ln169_2_fu_2215_p2;
wire   [0:0] icmp_ln171_2_fu_2219_p2;
wire   [0:0] or_ln169_2_fu_2231_p2;
wire   [1:0] select_ln169_4_fu_2223_p3;
wire   [0:0] icmp_ln162_3_fu_2245_p2;
wire   [0:0] icmp_ln164_3_fu_2249_p2;
wire   [0:0] or_ln162_3_fu_2261_p2;
wire   [1:0] select_ln162_6_fu_2253_p3;
wire   [8:0] ret_V_11_fu_2022_p2;
wire   [0:0] icmp_ln169_3_fu_2275_p2;
wire   [0:0] icmp_ln171_3_fu_2280_p2;
wire   [0:0] or_ln169_3_fu_2293_p2;
wire   [1:0] select_ln169_6_fu_2285_p3;
wire   [0:0] icmp_ln162_4_fu_2307_p2;
wire   [0:0] icmp_ln164_4_fu_2311_p2;
wire   [0:0] or_ln162_4_fu_2323_p2;
wire   [1:0] select_ln162_8_fu_2315_p3;
wire   [0:0] icmp_ln169_4_fu_2337_p2;
wire   [0:0] icmp_ln171_4_fu_2342_p2;
wire   [0:0] or_ln169_4_fu_2355_p2;
wire   [1:0] select_ln169_8_fu_2347_p3;
wire   [0:0] icmp_ln162_5_fu_2369_p2;
wire   [0:0] icmp_ln164_5_fu_2373_p2;
wire   [0:0] or_ln162_5_fu_2385_p2;
wire   [1:0] select_ln162_10_fu_2377_p3;
wire   [0:0] icmp_ln169_5_fu_2399_p2;
wire   [0:0] icmp_ln171_5_fu_2404_p2;
wire   [0:0] or_ln169_5_fu_2417_p2;
wire   [1:0] select_ln169_10_fu_2409_p3;
wire   [0:0] icmp_ln162_6_fu_2431_p2;
wire   [0:0] icmp_ln164_6_fu_2435_p2;
wire   [0:0] or_ln162_6_fu_2447_p2;
wire   [1:0] select_ln162_12_fu_2439_p3;
wire   [0:0] icmp_ln169_6_fu_2461_p2;
wire   [0:0] icmp_ln171_6_fu_2466_p2;
wire   [0:0] or_ln169_6_fu_2479_p2;
wire   [1:0] select_ln169_12_fu_2471_p3;
wire   [0:0] icmp_ln162_7_fu_2493_p2;
wire   [0:0] icmp_ln164_7_fu_2497_p2;
wire   [0:0] or_ln162_7_fu_2509_p2;
wire   [1:0] select_ln162_14_fu_2501_p3;
wire   [0:0] icmp_ln169_7_fu_2523_p2;
wire   [0:0] icmp_ln171_7_fu_2528_p2;
wire   [0:0] or_ln169_7_fu_2541_p2;
wire   [1:0] select_ln169_14_fu_2533_p3;
wire   [1:0] select_ln162_1_fu_2087_p3;
wire   [1:0] select_ln162_3_fu_2147_p3;
wire   [0:0] icmp_ln192_fu_2555_p2;
wire   [1:0] select_ln162_5_fu_2207_p3;
wire   [0:0] icmp_ln192_1_fu_2567_p2;
wire   [3:0] select_ln197_fu_2579_p3;
wire   [1:0] select_ln162_7_fu_2267_p3;
wire   [0:0] icmp_ln192_2_fu_2595_p2;
wire   [1:0] select_ln162_9_fu_2329_p3;
wire   [0:0] icmp_ln192_3_fu_2607_p2;
wire   [1:0] select_ln162_11_fu_2391_p3;
wire   [0:0] icmp_ln192_4_fu_2619_p2;
wire   [3:0] select_ln192_fu_2587_p3;
wire   [3:0] select_ln197_1_fu_2631_p3;
wire   [3:0] select_ln197_2_fu_2639_p3;
wire   [1:0] select_ln162_13_fu_2453_p3;
wire   [0:0] icmp_ln192_5_fu_2655_p2;
wire   [1:0] select_ln162_15_fu_2515_p3;
wire   [0:0] icmp_ln192_6_fu_2667_p2;
wire   [3:0] select_ln192_1_fu_2647_p3;
wire   [3:0] select_ln197_3_fu_2679_p3;
wire   [1:0] select_ln169_1_fu_2117_p3;
wire   [0:0] icmp_ln192_7_fu_2695_p2;
wire   [3:0] count_fu_2687_p3;
wire   [1:0] select_ln169_3_fu_2177_p3;
wire   [0:0] icmp_ln192_8_fu_2721_p2;
wire   [1:0] select_ln169_5_fu_2237_p3;
wire   [0:0] icmp_ln192_9_fu_2739_p2;
wire   [1:0] select_ln169_7_fu_2299_p3;
wire   [0:0] icmp_ln192_10_fu_2751_p2;
wire   [1:0] select_ln169_9_fu_2361_p3;
wire   [0:0] icmp_ln192_11_fu_2763_p2;
wire   [1:0] select_ln169_11_fu_2423_p3;
wire   [0:0] icmp_ln192_12_fu_2775_p2;
wire   [1:0] select_ln169_13_fu_2485_p3;
wire   [0:0] icmp_ln192_13_fu_2787_p2;
wire   [1:0] select_ln169_15_fu_2547_p3;
wire   [0:0] icmp_ln192_14_fu_2799_p2;
wire   [0:0] icmp_ln192_15_fu_2811_p2;
wire   [0:0] icmp_ln49_5_fu_2833_p2;
wire   [0:0] icmp_ln50_5_fu_2847_p2;
wire   [0:0] icmp_ln49_6_fu_2861_p2;
wire   [0:0] icmp_ln50_6_fu_2875_p2;
wire   [0:0] icmp_ln49_7_fu_2889_p2;
wire   [0:0] icmp_ln50_7_fu_2903_p2;
wire   [8:0] select_ln49_4_fu_2823_p3;
wire   [0:0] icmp_ln54_3_fu_2917_p2;
wire   [8:0] select_ln50_4_fu_2828_p3;
wire   [0:0] icmp_ln55_3_fu_2929_p2;
wire   [8:0] select_ln49_5_fu_2839_p3;
wire   [0:0] icmp_ln54_4_fu_2941_p2;
wire   [8:0] select_ln50_5_fu_2853_p3;
wire   [0:0] icmp_ln55_4_fu_2955_p2;
wire   [8:0] select_ln49_6_fu_2867_p3;
wire   [0:0] icmp_ln54_5_fu_2969_p2;
wire   [8:0] select_ln50_6_fu_2881_p3;
wire   [0:0] icmp_ln55_5_fu_2983_p2;
wire   [8:0] select_ln49_7_fu_2895_p3;
wire   [0:0] icmp_ln54_6_fu_2997_p2;
wire   [8:0] select_ln50_7_fu_2909_p3;
wire   [0:0] icmp_ln55_6_fu_3011_p2;
wire   [0:0] icmp_ln54_7_fu_3025_p2;
wire   [0:0] icmp_ln55_7_fu_3037_p2;
wire   [8:0] select_ln54_3_fu_2922_p3;
wire   [0:0] icmp_ln59_1_fu_3059_p2;
wire   [8:0] select_ln55_3_fu_2934_p3;
wire   [0:0] icmp_ln60_1_fu_3071_p2;
wire   [8:0] select_ln54_4_fu_2947_p3;
wire   [0:0] icmp_ln59_2_fu_3083_p2;
wire   [8:0] select_ln55_4_fu_2961_p3;
wire   [0:0] icmp_ln60_2_fu_3095_p2;
wire   [8:0] select_ln54_5_fu_2975_p3;
wire   [0:0] icmp_ln59_3_fu_3107_p2;
wire   [8:0] select_ln55_5_fu_2989_p3;
wire   [0:0] icmp_ln60_3_fu_3121_p2;
wire   [8:0] select_ln54_6_fu_3003_p3;
wire   [0:0] icmp_ln59_4_fu_3135_p2;
wire   [8:0] select_ln55_6_fu_3017_p3;
wire   [0:0] icmp_ln60_4_fu_3149_p2;
wire   [8:0] select_ln54_7_fu_3030_p3;
wire   [0:0] icmp_ln59_5_fu_3163_p2;
wire   [8:0] select_ln55_7_fu_3042_p3;
wire   [0:0] icmp_ln60_5_fu_3177_p2;
wire   [0:0] icmp_ln59_6_fu_3191_p2;
wire   [0:0] icmp_ln60_6_fu_3203_p2;
wire   [0:0] icmp_ln59_7_fu_3215_p2;
wire   [0:0] icmp_ln60_7_fu_3227_p2;
wire   [8:0] select_ln59_fu_3049_p3;
wire   [0:0] icmp_ln76_fu_3239_p2;
wire   [8:0] select_ln76_fu_3245_p3;
wire   [0:0] icmp_ln76_1_fu_3253_p2;
wire   [7:0] trunc_ln76_fu_3258_p1;
wire   [7:0] a0_fu_3262_p3;
wire   [0:0] icmp_ln77_fu_3273_p2;
wire   [8:0] zext_ln77_fu_3269_p1;
wire   [8:0] select_ln77_fu_3278_p3;
wire   [0:0] icmp_ln77_1_fu_3285_p2;
wire   [7:0] trunc_ln77_fu_3291_p1;
wire   [8:0] select_ln59_1_fu_3064_p3;
wire   [0:0] icmp_ln76_2_fu_3303_p2;
wire   [0:0] icmp_ln77_2_fu_3319_p2;
wire   [8:0] select_ln60_fu_3054_p3;
wire   [0:0] icmp_ln91_fu_3337_p2;
wire   [8:0] select_ln91_1_fu_3343_p3;
wire   [0:0] icmp_ln91_1_fu_3351_p2;
wire   [0:0] icmp_ln92_fu_3363_p2;
wire   [8:0] b0_1_fu_3356_p3;
wire   [8:0] select_ln92_1_fu_3368_p3;
wire   [0:0] icmp_ln92_1_fu_3375_p2;
wire   [8:0] select_ln60_1_fu_3076_p3;
wire   [0:0] icmp_ln91_2_fu_3389_p2;
wire   [0:0] icmp_ln92_2_fu_3401_p2;
wire   [3:0] count_2_fu_3477_p2;
wire   [0:0] icmp_ln194_fu_3482_p2;
wire   [3:0] count_3_fu_3493_p3;
wire   [0:0] icmp_ln194_1_fu_3499_p2;
wire   [3:0] count_4_fu_3510_p3;
wire   [3:0] count_5_fu_3517_p2;
wire   [0:0] icmp_ln194_2_fu_3523_p2;
wire   [3:0] add_ln197_1_fu_3529_p2;
wire   [3:0] count_6_fu_3540_p3;
wire   [0:0] icmp_ln194_3_fu_3547_p2;
wire   [3:0] count_7_fu_3558_p3;
wire   [3:0] count_8_fu_3565_p2;
wire   [0:0] icmp_ln194_4_fu_3571_p2;
wire   [3:0] add_ln197_2_fu_3577_p2;
wire   [3:0] count_9_fu_3588_p3;
wire   [0:0] iscorner_1_fu_3473_p2;
wire   [0:0] and_ln192_17_fu_3488_p2;
wire   [0:0] and_ln192_18_fu_3505_p2;
wire   [0:0] and_ln192_19_fu_3535_p2;
wire   [0:0] or_ln202_2_fu_3614_p2;
wire   [0:0] or_ln202_1_fu_3608_p2;
wire   [0:0] and_ln192_20_fu_3553_p2;
wire   [0:0] and_ln192_21_fu_3583_p2;
wire   [8:0] zext_ln76_fu_3632_p1;
wire   [0:0] icmp_ln76_3_fu_3635_p2;
wire   [7:0] a0_2_fu_3640_p3;
wire   [8:0] zext_ln77_1_fu_3646_p1;
wire   [0:0] icmp_ln77_3_fu_3650_p2;
wire   [7:0] a0_3_fu_3655_p3;
wire   [0:0] icmp_ln76_4_fu_3666_p2;
wire   [8:0] zext_ln76_1_fu_3662_p1;
wire   [8:0] select_ln76_4_fu_3670_p3;
wire   [0:0] icmp_ln76_5_fu_3676_p2;
wire   [7:0] trunc_ln76_2_fu_3682_p1;
wire   [0:0] icmp_ln77_4_fu_3698_p2;
wire   [8:0] zext_ln77_2_fu_3694_p1;
wire   [8:0] select_ln77_4_fu_3702_p3;
wire   [0:0] icmp_ln91_3_fu_3722_p2;
wire   [8:0] b0_3_fu_3726_p3;
wire   [0:0] icmp_ln92_3_fu_3732_p2;
wire   [0:0] icmp_ln91_4_fu_3744_p2;
wire   [8:0] b0_4_fu_3737_p3;
wire   [8:0] select_ln91_3_fu_3748_p3;
wire   [0:0] icmp_ln91_5_fu_3754_p2;
wire   [0:0] icmp_ln92_4_fu_3768_p2;
wire   [4:0] zext_ln186_fu_3792_p1;
wire   [4:0] count_11_fu_3795_p2;
wire   [0:0] icmp_ln194_6_fu_3801_p2;
wire   [4:0] add_ln197_3_fu_3807_p2;
wire   [4:0] count_12_fu_3818_p3;
wire   [0:0] icmp_ln194_7_fu_3825_p2;
wire   [4:0] count_13_fu_3836_p3;
wire   [4:0] count_14_fu_3843_p2;
wire   [0:0] icmp_ln194_8_fu_3849_p2;
wire   [4:0] add_ln197_4_fu_3855_p2;
wire   [4:0] count_15_fu_3866_p3;
wire   [4:0] count_16_fu_3879_p3;
wire   [4:0] count_17_fu_3886_p2;
wire   [4:0] add_ln197_5_fu_3898_p2;
wire   [0:0] and_ln192_22_fu_3788_p2;
wire   [0:0] and_ln192_23_fu_3813_p2;
wire   [0:0] or_ln202_5_fu_3911_p2;
wire   [0:0] or_ln202_6_fu_3917_p2;
wire   [0:0] and_ln192_24_fu_3831_p2;
wire   [0:0] and_ln192_25_fu_3861_p2;
wire   [7:0] a0_5_fu_3933_p3;
wire   [8:0] zext_ln76_2_fu_3938_p1;
wire   [8:0] select_ln76_6_fu_3942_p3;
wire   [0:0] icmp_ln76_7_fu_3947_p2;
wire   [7:0] trunc_ln76_3_fu_3953_p1;
wire   [7:0] a0_6_fu_3957_p3;
wire   [0:0] icmp_ln77_6_fu_3969_p2;
wire   [8:0] zext_ln77_3_fu_3965_p1;
wire   [8:0] select_ln77_6_fu_3973_p3;
wire   [0:0] icmp_ln77_7_fu_3979_p2;
wire   [7:0] trunc_ln77_3_fu_3985_p1;
wire   [7:0] a0_7_fu_3989_p3;
wire   [0:0] icmp_ln76_8_fu_4001_p2;
wire   [8:0] zext_ln76_3_fu_3997_p1;
wire   [8:0] select_ln76_8_fu_4005_p3;
wire   [0:0] icmp_ln76_9_fu_4011_p2;
wire   [7:0] trunc_ln76_4_fu_4017_p1;
wire   [0:0] icmp_ln77_8_fu_4029_p2;
wire   [8:0] b0_6_fu_4043_p3;
wire   [8:0] select_ln91_5_fu_4048_p3;
wire   [0:0] icmp_ln91_7_fu_4053_p2;
wire   [0:0] icmp_ln92_6_fu_4067_p2;
wire   [8:0] b0_7_fu_4059_p3;
wire   [8:0] select_ln92_5_fu_4071_p3;
wire   [0:0] icmp_ln92_7_fu_4077_p2;
wire   [0:0] icmp_ln91_8_fu_4091_p2;
wire   [8:0] b0_8_fu_4083_p3;
wire   [8:0] select_ln91_7_fu_4095_p3;
wire   [0:0] icmp_ln91_9_fu_4101_p2;
wire   [0:0] icmp_ln92_8_fu_4115_p2;
wire   [0:0] icmp_ln194_11_fu_4133_p2;
wire   [4:0] count_19_fu_4143_p3;
wire   [4:0] count_20_fu_4149_p2;
wire   [0:0] icmp_ln194_12_fu_4155_p2;
wire   [4:0] add_ln197_6_fu_4161_p2;
wire   [4:0] count_21_fu_4172_p3;
wire   [0:0] icmp_ln194_13_fu_4179_p2;
wire   [4:0] count_22_fu_4190_p3;
wire   [4:0] count_23_fu_4197_p2;
wire   [4:0] add_ln197_7_fu_4209_p2;
wire   [0:0] icmp_ln197_fu_4215_p2;
wire   [0:0] and_ln192_26_fu_4125_p2;
wire   [0:0] and_ln192_27_fu_4129_p2;
wire   [0:0] or_ln202_9_fu_4226_p2;
wire   [0:0] and_ln192_28_fu_4138_p2;
wire   [0:0] and_ln192_29_fu_4167_p2;
wire   [0:0] icmp_ln194_14_fu_4203_p2;
wire   [0:0] and_ln192_31_fu_4221_p2;
wire   [0:0] or_ln202_12_fu_4243_p2;
wire   [0:0] and_ln202_fu_4249_p2;
wire   [0:0] and_ln192_30_fu_4185_p2;
wire   [0:0] or_ln202_13_fu_4254_p2;
wire   [0:0] or_ln202_11_fu_4237_p2;
wire   [0:0] or_ln202_14_fu_4260_p2;
wire   [0:0] or_ln202_10_fu_4232_p2;
wire   [8:0] zext_ln77_4_fu_4272_p1;
wire   [0:0] icmp_ln77_9_fu_4275_p2;
wire   [7:0] a0_9_fu_4280_p3;
wire   [0:0] icmp_ln76_10_fu_4290_p2;
wire   [8:0] zext_ln76_4_fu_4286_p1;
wire   [8:0] select_ln76_10_fu_4294_p3;
wire   [0:0] icmp_ln76_11_fu_4300_p2;
wire   [7:0] trunc_ln76_5_fu_4306_p1;
wire   [7:0] a0_10_fu_4310_p3;
wire   [0:0] icmp_ln77_10_fu_4322_p2;
wire   [8:0] zext_ln77_5_fu_4318_p1;
wire   [8:0] select_ln77_10_fu_4326_p3;
wire   [0:0] icmp_ln77_11_fu_4332_p2;
wire   [7:0] trunc_ln77_5_fu_4338_p1;
wire   [0:0] icmp_ln76_12_fu_4354_p2;
wire   [8:0] zext_ln76_5_fu_4350_p1;
wire   [8:0] select_ln76_12_fu_4358_p3;
wire   [0:0] icmp_ln77_12_fu_4374_p2;
wire   [0:0] icmp_ln92_9_fu_4388_p2;
wire   [0:0] icmp_ln91_10_fu_4398_p2;
wire   [8:0] b0_10_fu_4392_p3;
wire   [8:0] select_ln91_9_fu_4402_p3;
wire   [0:0] icmp_ln91_11_fu_4408_p2;
wire   [0:0] icmp_ln92_10_fu_4422_p2;
wire   [8:0] b0_11_fu_4414_p3;
wire   [8:0] select_ln92_9_fu_4426_p3;
wire   [0:0] icmp_ln92_11_fu_4432_p2;
wire   [0:0] icmp_ln91_12_fu_4446_p2;
wire   [0:0] icmp_ln92_12_fu_4462_p2;
wire   [7:0] a0_12_fu_4472_p3;
wire   [8:0] zext_ln77_6_fu_4477_p1;
wire   [0:0] icmp_ln77_13_fu_4481_p2;
wire   [7:0] a0_13_fu_4486_p3;
wire   [0:0] icmp_ln76_14_fu_4497_p2;
wire   [8:0] zext_ln76_6_fu_4493_p1;
wire   [8:0] select_ln76_14_fu_4501_p3;
wire   [0:0] icmp_ln76_15_fu_4507_p2;
wire   [7:0] trunc_ln76_7_fu_4513_p1;
wire   [7:0] a0_14_fu_4517_p3;
wire   [0:0] icmp_ln77_14_fu_4529_p2;
wire   [8:0] zext_ln77_7_fu_4525_p1;
wire   [8:0] select_ln77_14_fu_4533_p3;
wire   [0:0] icmp_ln77_15_fu_4539_p2;
wire   [7:0] trunc_ln77_7_fu_4545_p1;
wire   [8:0] b0_13_fu_4557_p3;
wire   [0:0] icmp_ln92_13_fu_4562_p2;
wire   [0:0] icmp_ln91_14_fu_4574_p2;
wire   [8:0] b0_14_fu_4567_p3;
wire   [8:0] select_ln91_13_fu_4578_p3;
wire   [0:0] icmp_ln91_15_fu_4584_p2;
wire   [0:0] icmp_ln92_14_fu_4598_p2;
wire   [8:0] b0_15_fu_4590_p3;
wire   [8:0] select_ln92_13_fu_4602_p3;
wire   [0:0] icmp_ln92_15_fu_4608_p2;
wire   [7:0] trunc_ln92_fu_4614_p1;
wire   [7:0] trunc_ln92_1_fu_4618_p1;
wire   [7:0] b0_16_fu_4622_p3;
wire   [0:0] xor_ln435_fu_4640_p2;
wire   [0:0] icmp_ln94_fu_4654_p2;
wire   [7:0] select_ln94_fu_4658_p3;
wire   [0:0] or_ln202_fu_4650_p2;
wire   [0:0] and_ln202_1_fu_4670_p2;
wire   [0:0] and_ln202_2_fu_4675_p2;
wire   [7:0] core_fu_4664_p2;
wire   [0:0] or_ln435_fu_4645_p2;
wire   [7:0] select_ln202_fu_4680_p3;
wire   [0:0] xor_ln1031_fu_4696_p2;
wire   [0:0] or_ln440_fu_4701_p2;
wire   [7:0] select_ln435_fu_4688_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_done_reg = 1'b0;
end

fast_accel_mux_73_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 13 ),
    .din5_WIDTH( 13 ),
    .din6_WIDTH( 13 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 13 ))
mux_73_13_1_1_U87(
    .din0(row_ind_V_24),
    .din1(row_ind_V_25),
    .din2(row_ind_V_26),
    .din3(row_ind_V_27),
    .din4(row_ind_V_28),
    .din5(row_ind_V_29),
    .din6(row_ind_V_30),
    .din7(sub_i273_i_cast),
    .dout(tmp_s_fu_997_p9)
);

fast_accel_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U88(
    .din0(buf_V_q0),
    .din1(buf_V_3_q0),
    .din2(buf_V_4_q0),
    .din3(buf_V_5_q0),
    .din4(buf_V_6_q0),
    .din5(buf_V_7_q0),
    .din6(buf_V_8_q0),
    .din7(tmp_4_fu_1013_p8),
    .dout(tmp_4_fu_1013_p9)
);

fast_accel_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U89(
    .din0(buf_V_q0),
    .din1(buf_V_3_q0),
    .din2(buf_V_4_q0),
    .din3(buf_V_5_q0),
    .din4(buf_V_6_q0),
    .din5(buf_V_7_q0),
    .din6(buf_V_8_q0),
    .din7(row_ind_V_26_cast),
    .dout(tmp_1_fu_1033_p9)
);

fast_accel_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U90(
    .din0(buf_V_q0),
    .din1(buf_V_3_q0),
    .din2(buf_V_4_q0),
    .din3(buf_V_5_q0),
    .din4(buf_V_6_q0),
    .din5(buf_V_7_q0),
    .din6(buf_V_8_q0),
    .din7(row_ind_V_27_cast),
    .dout(tmp_2_fu_1052_p9)
);

fast_accel_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U91(
    .din0(buf_V_q0),
    .din1(buf_V_3_q0),
    .din2(buf_V_4_q0),
    .din3(buf_V_5_q0),
    .din4(buf_V_6_q0),
    .din5(buf_V_7_q0),
    .din6(buf_V_8_q0),
    .din7(row_ind_V_28_cast),
    .dout(tmp_3_fu_1071_p9)
);

fast_accel_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U92(
    .din0(buf_V_load_reg_5284),
    .din1(buf_V_3_load_reg_5292),
    .din2(buf_V_4_load_reg_5300),
    .din3(buf_V_5_load_reg_5308),
    .din4(buf_V_6_load_reg_5316),
    .din5(buf_V_7_load_reg_5324),
    .din6(buf_V_8_load_reg_5276),
    .din7(row_ind_V_24_cast),
    .dout(tmp_5_fu_1129_p9)
);

fast_accel_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U93(
    .din0(buf_V_load_reg_5284),
    .din1(buf_V_3_load_reg_5292),
    .din2(buf_V_4_load_reg_5300),
    .din3(buf_V_5_load_reg_5308),
    .din4(buf_V_6_load_reg_5316),
    .din5(buf_V_7_load_reg_5324),
    .din6(buf_V_8_load_reg_5276),
    .din7(row_ind_V_25_cast),
    .dout(tmp_8_fu_1147_p9)
);

fast_accel_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U94(
    .din0(buf_V_load_reg_5284),
    .din1(buf_V_3_load_reg_5292),
    .din2(buf_V_4_load_reg_5300),
    .din3(buf_V_5_load_reg_5308),
    .din4(buf_V_6_load_reg_5316),
    .din5(buf_V_7_load_reg_5324),
    .din6(buf_V_8_load_reg_5276),
    .din7(row_ind_V_29_cast),
    .dout(tmp_6_fu_1180_p9)
);

fast_accel_mux_73_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_73_8_1_1_U95(
    .din0(buf_V_load_reg_5284),
    .din1(buf_V_3_load_reg_5292),
    .din2(buf_V_4_load_reg_5300),
    .din3(buf_V_5_load_reg_5308),
    .din4(buf_V_6_load_reg_5316),
    .din5(buf_V_7_load_reg_5324),
    .din6(buf_V_8_load_reg_5276),
    .din7(row_ind_V_30_cast),
    .dout(tmp_7_fu_1198_p9)
);

fast_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1027_fu_921_p2 == 1'd1))) begin
            col_V_9_fu_192 <= col_V_10_fu_927_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            col_V_9_fu_192 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_15_fu_316 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_15_fu_316 <= src_buf_V_89_fu_1694_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_16_fu_312 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_16_fu_312 <= src_buf_V_88_fu_1701_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_17_fu_308 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_17_fu_308 <= src_buf_V_87_fu_1708_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_18_fu_304 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_18_fu_304 <= src_buf_V_86_fu_1715_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_19_fu_320 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_19_fu_320 <= src_buf_V_58_fu_1223_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_20_fu_296 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_20_fu_296 <= src_buf_V_85_fu_1722_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_21_fu_292 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_21_fu_292 <= src_buf_V_84_fu_1729_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_22_fu_288 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_22_fu_288 <= src_buf_V_83_fu_1736_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_23_fu_284 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_23_fu_284 <= src_buf_V_82_fu_1743_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_24_fu_280 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_V_24_fu_280 <= src_buf_V_81_fu_3418_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_25_fu_300 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_25_fu_300 <= src_buf_V_59_fu_1230_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_26_fu_272 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_26_fu_272 <= src_buf_V_80_fu_1750_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_27_fu_268 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_27_fu_268 <= src_buf_V_79_fu_1757_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_28_fu_264 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_28_fu_264 <= src_buf_V_78_fu_1764_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_29_fu_260 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_29_fu_260 <= src_buf_V_77_fu_1771_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_30_fu_256 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_V_30_fu_256 <= src_buf_V_76_fu_3423_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_31_fu_196 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_V_31_fu_196 <= src_buf_V_64_fu_3438_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_32_fu_200 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_V_32_fu_200 <= src_buf_V_65_fu_3433_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_33_fu_204 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_33_fu_204 <= src_buf_V_66_fu_1834_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_34_fu_208 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_34_fu_208 <= src_buf_V_63_fu_1258_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_35_fu_276 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_35_fu_276 <= src_buf_V_60_fu_1237_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_36_fu_248 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_36_fu_248 <= src_buf_V_75_fu_1778_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_37_fu_212 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_V_37_fu_212 <= src_buf_V_67_fu_3428_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_38_fu_216 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_38_fu_216 <= src_buf_V_68_fu_1827_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_39_fu_220 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_39_fu_220 <= src_buf_V_69_fu_1820_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_40_fu_224 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_40_fu_224 <= src_buf_V_70_fu_1813_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_41_fu_228 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_41_fu_228 <= src_buf_V_62_fu_1251_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_42_fu_244 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_42_fu_244 <= src_buf_V_74_fu_1785_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_43_fu_232 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            src_buf_V_43_fu_232 <= src_buf_V_71_reg_5601;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_44_fu_236 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_44_fu_236 <= src_buf_V_72_fu_1799_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_45_fu_240 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_45_fu_240 <= src_buf_V_73_fu_1792_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_46_fu_252 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_46_fu_252 <= src_buf_V_61_fu_1244_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_47_fu_324 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_47_fu_324 <= src_buf_V_90_fu_1687_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_48_fu_328 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_48_fu_328 <= src_buf_V_91_fu_1680_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_49_fu_332 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_49_fu_332 <= src_buf_V_92_fu_1673_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            src_buf_V_fu_336 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            src_buf_V_fu_336 <= src_buf_V_57_fu_1216_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        a0_11_reg_6007 <= a0_11_fu_4342_p3;
        a0_15_reg_6053 <= a0_15_fu_4549_p3;
        a0_1_reg_5844 <= a0_1_fu_3295_p3;
        a0_4_reg_5908 <= a0_4_fu_3686_p3;
        a0_8_reg_5974 <= a0_8_fu_4021_p3;
        add_ln197_reg_5701 <= add_ln197_fu_2733_p2;
        and_ln192_10_reg_5712 <= and_ln192_10_fu_2757_p2;
        and_ln192_11_reg_5718 <= and_ln192_11_fu_2769_p2;
        and_ln192_12_reg_5724 <= and_ln192_12_fu_2781_p2;
        and_ln192_13_reg_5730 <= and_ln192_13_fu_2793_p2;
        and_ln192_13_reg_5730_pp0_iter6_reg <= and_ln192_13_reg_5730;
        and_ln192_14_reg_5736 <= and_ln192_14_fu_2805_p2;
        and_ln192_14_reg_5736_pp0_iter6_reg <= and_ln192_14_reg_5736;
        and_ln192_15_reg_5742 <= and_ln192_15_fu_2817_p2;
        and_ln192_15_reg_5742_pp0_iter6_reg <= and_ln192_15_reg_5742;
        and_ln192_1_reg_5644 <= and_ln192_1_fu_2573_p2;
        and_ln192_1_reg_5644_pp0_iter6_reg <= and_ln192_1_reg_5644;
        and_ln192_1_reg_5644_pp0_iter7_reg <= and_ln192_1_reg_5644_pp0_iter6_reg;
        and_ln192_2_reg_5650 <= and_ln192_2_fu_2601_p2;
        and_ln192_2_reg_5650_pp0_iter6_reg <= and_ln192_2_reg_5650;
        and_ln192_2_reg_5650_pp0_iter7_reg <= and_ln192_2_reg_5650_pp0_iter6_reg;
        and_ln192_3_reg_5656 <= and_ln192_3_fu_2613_p2;
        and_ln192_3_reg_5656_pp0_iter6_reg <= and_ln192_3_reg_5656;
        and_ln192_3_reg_5656_pp0_iter7_reg <= and_ln192_3_reg_5656_pp0_iter6_reg;
        and_ln192_4_reg_5662 <= and_ln192_4_fu_2625_p2;
        and_ln192_4_reg_5662_pp0_iter6_reg <= and_ln192_4_reg_5662;
        and_ln192_4_reg_5662_pp0_iter7_reg <= and_ln192_4_reg_5662_pp0_iter6_reg;
        and_ln192_5_reg_5668 <= and_ln192_5_fu_2661_p2;
        and_ln192_5_reg_5668_pp0_iter6_reg <= and_ln192_5_reg_5668;
        and_ln192_5_reg_5668_pp0_iter7_reg <= and_ln192_5_reg_5668_pp0_iter6_reg;
        and_ln192_6_reg_5674 <= and_ln192_6_fu_2673_p2;
        and_ln192_6_reg_5674_pp0_iter6_reg <= and_ln192_6_reg_5674;
        and_ln192_6_reg_5674_pp0_iter7_reg <= and_ln192_6_reg_5674_pp0_iter6_reg;
        and_ln192_7_reg_5679 <= and_ln192_7_fu_2701_p2;
        and_ln192_7_reg_5679_pp0_iter6_reg <= and_ln192_7_reg_5679;
        and_ln192_7_reg_5679_pp0_iter7_reg <= and_ln192_7_reg_5679_pp0_iter6_reg;
        and_ln192_8_reg_5695 <= and_ln192_8_fu_2727_p2;
        and_ln192_9_reg_5706 <= and_ln192_9_fu_2745_p2;
        and_ln192_reg_5638 <= and_ln192_fu_2561_p2;
        and_ln192_reg_5638_pp0_iter6_reg <= and_ln192_reg_5638;
        and_ln435_reg_5237 <= and_ln435_fu_987_p2;
        and_ln435_reg_5237_pp0_iter3_reg <= and_ln435_reg_5237;
        and_ln435_reg_5237_pp0_iter4_reg <= and_ln435_reg_5237_pp0_iter3_reg;
        and_ln435_reg_5237_pp0_iter5_reg <= and_ln435_reg_5237_pp0_iter4_reg;
        and_ln435_reg_5237_pp0_iter6_reg <= and_ln435_reg_5237_pp0_iter5_reg;
        and_ln435_reg_5237_pp0_iter7_reg <= and_ln435_reg_5237_pp0_iter6_reg;
        and_ln435_reg_5237_pp0_iter8_reg <= and_ln435_reg_5237_pp0_iter7_reg;
        and_ln435_reg_5237_pp0_iter9_reg <= and_ln435_reg_5237_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        b0_12_reg_6032 <= b0_12_fu_4438_p3;
        b0_2_reg_5870 <= b0_2_fu_3381_p3;
        b0_5_reg_5928 <= b0_5_fu_3760_p3;
        b0_9_reg_5990 <= b0_9_fu_4107_p3;
        cmp_i_i_i_reg_5243 <= cmp_i_i_i_fu_992_p2;
        cmp_i_i_i_reg_5243_pp0_iter3_reg <= cmp_i_i_i_reg_5243;
        cmp_i_i_i_reg_5243_pp0_iter4_reg <= cmp_i_i_i_reg_5243_pp0_iter3_reg;
        count_10_reg_5893 <= count_10_fu_3601_p3;
        count_18_reg_5958 <= count_18_fu_3904_p3;
        count_1_reg_5690 <= count_1_fu_2713_p3;
        icmp_ln1027_2_reg_5177_pp0_iter2_reg <= icmp_ln1027_2_reg_5177_pp0_iter1_reg;
        icmp_ln1027_2_reg_5177_pp0_iter3_reg <= icmp_ln1027_2_reg_5177_pp0_iter2_reg;
        icmp_ln1031_1_reg_5193_pp0_iter2_reg <= icmp_ln1031_1_reg_5193_pp0_iter1_reg;
        icmp_ln1031_1_reg_5193_pp0_iter3_reg <= icmp_ln1031_1_reg_5193_pp0_iter2_reg;
        icmp_ln1031_1_reg_5193_pp0_iter4_reg <= icmp_ln1031_1_reg_5193_pp0_iter3_reg;
        icmp_ln1031_1_reg_5193_pp0_iter5_reg <= icmp_ln1031_1_reg_5193_pp0_iter4_reg;
        icmp_ln1031_1_reg_5193_pp0_iter6_reg <= icmp_ln1031_1_reg_5193_pp0_iter5_reg;
        icmp_ln1031_1_reg_5193_pp0_iter7_reg <= icmp_ln1031_1_reg_5193_pp0_iter6_reg;
        icmp_ln1031_1_reg_5193_pp0_iter8_reg <= icmp_ln1031_1_reg_5193_pp0_iter7_reg;
        icmp_ln1031_1_reg_5193_pp0_iter9_reg <= icmp_ln1031_1_reg_5193_pp0_iter8_reg;
        icmp_ln1031_2_reg_5198_pp0_iter2_reg <= icmp_ln1031_2_reg_5198_pp0_iter1_reg;
        icmp_ln1031_2_reg_5198_pp0_iter3_reg <= icmp_ln1031_2_reg_5198_pp0_iter2_reg;
        icmp_ln1031_2_reg_5198_pp0_iter4_reg <= icmp_ln1031_2_reg_5198_pp0_iter3_reg;
        icmp_ln1031_2_reg_5198_pp0_iter5_reg <= icmp_ln1031_2_reg_5198_pp0_iter4_reg;
        icmp_ln1031_2_reg_5198_pp0_iter6_reg <= icmp_ln1031_2_reg_5198_pp0_iter5_reg;
        icmp_ln1031_2_reg_5198_pp0_iter7_reg <= icmp_ln1031_2_reg_5198_pp0_iter6_reg;
        icmp_ln1031_2_reg_5198_pp0_iter8_reg <= icmp_ln1031_2_reg_5198_pp0_iter7_reg;
        icmp_ln1031_2_reg_5198_pp0_iter9_reg <= icmp_ln1031_2_reg_5198_pp0_iter8_reg;
        icmp_ln194_10_reg_5953 <= icmp_ln194_10_fu_3892_p2;
        icmp_ln194_5_reg_5888 <= icmp_ln194_5_fu_3595_p2;
        icmp_ln194_9_reg_5948 <= icmp_ln194_9_fu_3873_p2;
        icmp_ln49_4_reg_5517 <= icmp_ln49_4_fu_1481_p2;
        icmp_ln50_4_reg_5522 <= icmp_ln50_4_fu_1487_p2;
        icmp_ln59_reg_5571 <= icmp_ln59_fu_1577_p2;
        icmp_ln60_reg_5576 <= icmp_ln60_fu_1583_p2;
        icmp_ln76_13_reg_6012 <= icmp_ln76_13_fu_4364_p2;
        icmp_ln76_6_reg_5923 <= icmp_ln76_6_fu_3718_p2;
        icmp_ln77_5_reg_5913 <= icmp_ln77_5_fu_3708_p2;
        icmp_ln91_13_reg_6042 <= icmp_ln91_13_fu_4456_p2;
        icmp_ln91_6_reg_5943 <= icmp_ln91_6_fu_3784_p2;
        icmp_ln92_5_reg_5938 <= icmp_ln92_5_fu_3778_p2;
        iscorner_reg_5685 <= iscorner_fu_2707_p2;
        or_ln202_15_reg_6002 <= or_ln202_15_fu_4266_p2;
        or_ln202_15_reg_6002_pp0_iter9_reg <= or_ln202_15_reg_6002;
        or_ln202_3_reg_5898 <= or_ln202_3_fu_3620_p2;
        or_ln202_4_reg_5903 <= or_ln202_4_fu_3626_p2;
        or_ln202_7_reg_5964 <= or_ln202_7_fu_3922_p2;
        or_ln202_7_reg_5964_pp0_iter8_reg <= or_ln202_7_reg_5964;
        or_ln202_7_reg_5964_pp0_iter9_reg <= or_ln202_7_reg_5964_pp0_iter8_reg;
        or_ln202_8_reg_5969 <= or_ln202_8_fu_3927_p2;
        ret_V_10_reg_5481 <= ret_V_10_fu_1363_p2;
        ret_V_10_reg_5481_pp0_iter5_reg <= ret_V_10_reg_5481;
        ret_V_10_reg_5481_pp0_iter6_reg <= ret_V_10_reg_5481_pp0_iter5_reg;
        ret_V_10_reg_5481_pp0_iter7_reg <= ret_V_10_reg_5481_pp0_iter6_reg;
        ret_V_12_reg_5606 <= ret_V_12_fu_2031_p2;
        ret_V_12_reg_5606_pp0_iter6_reg <= ret_V_12_reg_5606;
        ret_V_12_reg_5606_pp0_iter7_reg <= ret_V_12_reg_5606_pp0_iter6_reg;
        ret_V_13_reg_5614 <= ret_V_13_fu_2040_p2;
        ret_V_14_reg_5622 <= ret_V_14_fu_2049_p2;
        ret_V_14_reg_5622_pp0_iter6_reg <= ret_V_14_reg_5622;
        ret_V_14_reg_5622_pp0_iter7_reg <= ret_V_14_reg_5622_pp0_iter6_reg;
        ret_V_14_reg_5622_pp0_iter8_reg <= ret_V_14_reg_5622_pp0_iter7_reg;
        ret_V_15_reg_5630 <= ret_V_15_fu_2058_p2;
        ret_V_15_reg_5630_pp0_iter6_reg <= ret_V_15_reg_5630;
        ret_V_1_reg_5389 <= ret_V_1_fu_1273_p2;
        ret_V_1_reg_5389_pp0_iter5_reg <= ret_V_1_reg_5389;
        ret_V_1_reg_5389_pp0_iter6_reg <= ret_V_1_reg_5389_pp0_iter5_reg;
        ret_V_2_reg_5399 <= ret_V_2_fu_1283_p2;
        ret_V_3_reg_5409 <= ret_V_3_fu_1293_p2;
        ret_V_3_reg_5409_pp0_iter5_reg <= ret_V_3_reg_5409;
        ret_V_3_reg_5409_pp0_iter6_reg <= ret_V_3_reg_5409_pp0_iter5_reg;
        ret_V_3_reg_5409_pp0_iter7_reg <= ret_V_3_reg_5409_pp0_iter6_reg;
        ret_V_4_reg_5419 <= ret_V_4_fu_1303_p2;
        ret_V_4_reg_5419_pp0_iter5_reg <= ret_V_4_reg_5419;
        ret_V_5_reg_5429 <= ret_V_5_fu_1313_p2;
        ret_V_5_reg_5429_pp0_iter5_reg <= ret_V_5_reg_5429;
        ret_V_5_reg_5429_pp0_iter6_reg <= ret_V_5_reg_5429_pp0_iter5_reg;
        ret_V_5_reg_5429_pp0_iter7_reg <= ret_V_5_reg_5429_pp0_iter6_reg;
        ret_V_6_reg_5439 <= ret_V_6_fu_1323_p2;
        ret_V_6_reg_5439_pp0_iter5_reg <= ret_V_6_reg_5439;
        ret_V_6_reg_5439_pp0_iter6_reg <= ret_V_6_reg_5439_pp0_iter5_reg;
        ret_V_7_reg_5449 <= ret_V_7_fu_1333_p2;
        ret_V_7_reg_5449_pp0_iter5_reg <= ret_V_7_reg_5449;
        ret_V_7_reg_5449_pp0_iter6_reg <= ret_V_7_reg_5449_pp0_iter5_reg;
        ret_V_7_reg_5449_pp0_iter7_reg <= ret_V_7_reg_5449_pp0_iter6_reg;
        ret_V_7_reg_5449_pp0_iter8_reg <= ret_V_7_reg_5449_pp0_iter7_reg;
        ret_V_8_reg_5459 <= ret_V_8_fu_1343_p2;
        ret_V_8_reg_5459_pp0_iter5_reg <= ret_V_8_reg_5459;
        ret_V_8_reg_5459_pp0_iter6_reg <= ret_V_8_reg_5459_pp0_iter5_reg;
        ret_V_9_reg_5469 <= ret_V_9_fu_1353_p2;
        select_ln49_3_reg_5505 <= select_ln49_3_fu_1459_p3;
        select_ln49_reg_5493 <= select_ln49_fu_1375_p3;
        select_ln50_3_reg_5511 <= select_ln50_3_fu_1473_p3;
        select_ln50_reg_5499 <= select_ln50_fu_1389_p3;
        select_ln54_1_reg_5541 <= select_ln54_1_fu_1527_p3;
        select_ln54_2_reg_5557 <= select_ln54_2_fu_1555_p3;
        select_ln54_reg_5527 <= select_ln54_fu_1499_p3;
        select_ln55_1_reg_5549 <= select_ln55_1_fu_1541_p3;
        select_ln55_2_reg_5564 <= select_ln55_2_fu_1569_p3;
        select_ln55_reg_5534 <= select_ln55_fu_1513_p3;
        select_ln59_2_reg_5748 <= select_ln59_2_fu_3088_p3;
        select_ln59_3_reg_5764 <= select_ln59_3_fu_3113_p3;
        select_ln59_3_reg_5764_pp0_iter6_reg <= select_ln59_3_reg_5764;
        select_ln59_4_reg_5780 <= select_ln59_4_fu_3141_p3;
        select_ln59_4_reg_5780_pp0_iter6_reg <= select_ln59_4_reg_5780;
        select_ln59_5_reg_5796 <= select_ln59_5_fu_3169_p3;
        select_ln59_5_reg_5796_pp0_iter6_reg <= select_ln59_5_reg_5796;
        select_ln59_5_reg_5796_pp0_iter7_reg <= select_ln59_5_reg_5796_pp0_iter6_reg;
        select_ln59_6_reg_5812 <= select_ln59_6_fu_3196_p3;
        select_ln59_6_reg_5812_pp0_iter6_reg <= select_ln59_6_reg_5812;
        select_ln59_6_reg_5812_pp0_iter7_reg <= select_ln59_6_reg_5812_pp0_iter6_reg;
        select_ln59_7_reg_5828 <= select_ln59_7_fu_3220_p3;
        select_ln59_7_reg_5828_pp0_iter6_reg <= select_ln59_7_reg_5828;
        select_ln59_7_reg_5828_pp0_iter7_reg <= select_ln59_7_reg_5828_pp0_iter6_reg;
        select_ln59_7_reg_5828_pp0_iter8_reg <= select_ln59_7_reg_5828_pp0_iter7_reg;
        select_ln60_2_reg_5756 <= select_ln60_2_fu_3100_p3;
        select_ln60_3_reg_5772 <= select_ln60_3_fu_3127_p3;
        select_ln60_3_reg_5772_pp0_iter6_reg <= select_ln60_3_reg_5772;
        select_ln60_4_reg_5788 <= select_ln60_4_fu_3155_p3;
        select_ln60_4_reg_5788_pp0_iter6_reg <= select_ln60_4_reg_5788;
        select_ln60_5_reg_5804 <= select_ln60_5_fu_3183_p3;
        select_ln60_5_reg_5804_pp0_iter6_reg <= select_ln60_5_reg_5804;
        select_ln60_5_reg_5804_pp0_iter7_reg <= select_ln60_5_reg_5804_pp0_iter6_reg;
        select_ln60_6_reg_5820 <= select_ln60_6_fu_3208_p3;
        select_ln60_6_reg_5820_pp0_iter6_reg <= select_ln60_6_reg_5820;
        select_ln60_6_reg_5820_pp0_iter7_reg <= select_ln60_6_reg_5820_pp0_iter6_reg;
        select_ln60_7_reg_5836 <= select_ln60_7_fu_3232_p3;
        select_ln60_7_reg_5836_pp0_iter6_reg <= select_ln60_7_reg_5836;
        select_ln60_7_reg_5836_pp0_iter7_reg <= select_ln60_7_reg_5836_pp0_iter6_reg;
        select_ln60_7_reg_5836_pp0_iter8_reg <= select_ln60_7_reg_5836_pp0_iter7_reg;
        select_ln76_2_reg_5850 <= select_ln76_2_fu_3308_p3;
        select_ln77_12_reg_6022 <= select_ln77_12_fu_4378_p3;
        select_ln77_2_reg_5860 <= select_ln77_2_fu_3325_p3;
        select_ln77_8_reg_5980 <= select_ln77_8_fu_4033_p3;
        select_ln91_11_reg_6037 <= select_ln91_11_fu_4450_p3;
        select_ln91_reg_5876 <= select_ln91_fu_3394_p3;
        select_ln92_11_reg_6047 <= select_ln92_11_fu_4466_p3;
        select_ln92_3_reg_5933 <= select_ln92_3_fu_3772_p3;
        select_ln92_7_reg_5996 <= select_ln92_7_fu_4119_p3;
        select_ln92_reg_5882 <= select_ln92_fu_3407_p3;
        src_buf_V_59_reg_5358 <= src_buf_V_59_fu_1230_p3;
        src_buf_V_60_reg_5363 <= src_buf_V_60_fu_1237_p3;
        src_buf_V_62_reg_5368 <= src_buf_V_62_fu_1251_p3;
        src_buf_V_63_reg_5373 <= src_buf_V_63_fu_1258_p3;
        src_buf_V_71_reg_5601 <= src_buf_V_71_fu_1806_p3;
        sub_ln94_reg_6059 <= sub_ln94_fu_4630_p2;
        tmp_4_reg_5332 <= tmp_4_fu_1013_p9;
        trunc_ln76_1_reg_5855 <= trunc_ln76_1_fu_3315_p1;
        trunc_ln76_6_reg_6017 <= trunc_ln76_6_fu_4370_p1;
        trunc_ln77_1_reg_5865 <= trunc_ln77_1_fu_3333_p1;
        trunc_ln77_2_reg_5918 <= trunc_ln77_2_fu_3714_p1;
        trunc_ln77_4_reg_5985 <= trunc_ln77_4_fu_4039_p1;
        trunc_ln77_6_reg_6027 <= trunc_ln77_6_fu_4384_p1;
        zext_ln1496_reg_5379[7 : 0] <= zext_ln1496_fu_1265_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_fu_921_p2 == 1'd1))) begin
        and_ln281_reg_5188 <= and_ln281_fu_939_p2;
        icmp_ln1027_2_reg_5177 <= icmp_ln1027_2_fu_933_p2;
        icmp_ln1031_1_reg_5193 <= icmp_ln1031_1_fu_945_p2;
        icmp_ln1031_2_reg_5198 <= icmp_ln1031_2_fu_951_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln281_reg_5188_pp0_iter1_reg <= and_ln281_reg_5188;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        col_V_reg_5165 <= ap_sig_allocacmp_col_V;
        col_V_reg_5165_pp0_iter1_reg <= col_V_reg_5165;
        icmp_ln1027_2_reg_5177_pp0_iter1_reg <= icmp_ln1027_2_reg_5177;
        icmp_ln1031_1_reg_5193_pp0_iter1_reg <= icmp_ln1031_1_reg_5193;
        icmp_ln1031_2_reg_5198_pp0_iter1_reg <= icmp_ln1031_2_reg_5198;
        p_threshold_cast_cast_reg_5144[7 : 0] <= p_threshold_cast_cast_fu_721_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        buf_V_3_load_reg_5292 <= buf_V_3_q0;
        buf_V_4_load_reg_5300 <= buf_V_4_q0;
        buf_V_5_load_reg_5308 <= buf_V_5_q0;
        buf_V_6_load_reg_5316 <= buf_V_6_q0;
        buf_V_7_load_reg_5324 <= buf_V_7_q0;
        buf_V_8_load_reg_5276 <= buf_V_8_q0;
        buf_V_load_reg_5284 <= buf_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i_i_reg_5243_pp0_iter3_reg == 1'd0))) begin
        src_buf_V_23_load_reg_5596 <= src_buf_V_23_fu_284;
        src_buf_V_29_load_reg_5591 <= src_buf_V_29_fu_260;
        src_buf_V_33_load_1_reg_5581 <= src_buf_V_33_fu_204;
        src_buf_V_38_load_reg_5586 <= src_buf_V_38_fu_216;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_2_reg_5177_pp0_iter2_reg == 1'd1) & (spec_select492_read_reg_5074 == 1'd0))) begin
        tmp_1_reg_5343 <= tmp_1_fu_1033_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_2_reg_5177_pp0_iter2_reg == 1'd1) & (spec_select496_read_reg_5064 == 1'd0))) begin
        tmp_2_reg_5348 <= tmp_2_fu_1052_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_2_reg_5177_pp0_iter2_reg == 1'd1) & (spec_select500_read_reg_5054 == 1'd0))) begin
        tmp_3_reg_5353 <= tmp_3_fu_1071_p9;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_fu_921_p2 == 1'd0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_col_V = 13'd0;
    end else begin
        ap_sig_allocacmp_col_V = col_V_9_fu_192;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_V_3_ce0 = 1'b1;
    end else begin
        buf_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_3_ce1 = 1'b1;
    end else begin
        buf_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln281_reg_5188) & (row_ind_V_30_cast_read_reg_5039 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_3_we1 = 1'b1;
    end else begin
        buf_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_V_4_ce0 = 1'b1;
    end else begin
        buf_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_4_ce1 = 1'b1;
    end else begin
        buf_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln281_reg_5188) & (row_ind_V_30_cast_read_reg_5039 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_4_we1 = 1'b1;
    end else begin
        buf_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_V_5_ce0 = 1'b1;
    end else begin
        buf_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_5_ce1 = 1'b1;
    end else begin
        buf_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln281_reg_5188) & (row_ind_V_30_cast_read_reg_5039 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_5_we1 = 1'b1;
    end else begin
        buf_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_V_6_ce0 = 1'b1;
    end else begin
        buf_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_6_ce1 = 1'b1;
    end else begin
        buf_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln281_reg_5188) & (row_ind_V_30_cast_read_reg_5039 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_6_we1 = 1'b1;
    end else begin
        buf_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_V_7_ce0 = 1'b1;
    end else begin
        buf_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_7_ce1 = 1'b1;
    end else begin
        buf_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln281_reg_5188) & (row_ind_V_30_cast_read_reg_5039 == 3'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_7_we1 = 1'b1;
    end else begin
        buf_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_V_8_ce0 = 1'b1;
    end else begin
        buf_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_8_ce1 = 1'b1;
    end else begin
        buf_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == and_ln281_reg_5188) & (row_ind_V_30_cast_read_reg_5039 == 3'd6)) | ((1'd1 == and_ln281_reg_5188) & (row_ind_V_30_cast_read_reg_5039 == 3'd7))))) begin
        buf_V_8_we1 = 1'b1;
    end else begin
        buf_V_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_V_ce0 = 1'b1;
    end else begin
        buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_ce1 = 1'b1;
    end else begin
        buf_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln281_reg_5188) & (row_ind_V_30_cast_read_reg_5039 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_V_we1 = 1'b1;
    end else begin
        buf_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln281_reg_5188) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imgInput_data1_blk_n = imgInput_data1_empty_n;
    end else begin
        imgInput_data1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln281_reg_5188) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imgInput_data1_read = 1'b1;
    end else begin
        imgInput_data1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        p_0_0_01084242_out_o = select_ln440_fu_4706_p3;
    end else begin
        p_0_0_01084242_out_o = p_0_0_01084242_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        p_0_0_01084242_out_o_ap_vld = 1'b1;
    end else begin
        p_0_0_01084242_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln1031_2_reg_5198_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        p_dst_data1_blk_n = p_dst_data1_full_n;
    end else begin
        p_dst_data1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1031_2_reg_5198_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        p_dst_data1_write = 1'b1;
    end else begin
        p_dst_data1_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a0_10_fu_4310_p3 = ((icmp_ln76_11_fu_4300_p2[0:0] == 1'b1) ? a0_9_fu_4280_p3 : trunc_ln76_5_fu_4306_p1);

assign a0_11_fu_4342_p3 = ((icmp_ln77_11_fu_4332_p2[0:0] == 1'b1) ? a0_10_fu_4310_p3 : trunc_ln77_5_fu_4338_p1);

assign a0_12_fu_4472_p3 = ((icmp_ln76_13_reg_6012[0:0] == 1'b1) ? a0_11_reg_6007 : trunc_ln76_6_reg_6017);

assign a0_13_fu_4486_p3 = ((icmp_ln77_13_fu_4481_p2[0:0] == 1'b1) ? a0_12_fu_4472_p3 : trunc_ln77_6_reg_6027);

assign a0_14_fu_4517_p3 = ((icmp_ln76_15_fu_4507_p2[0:0] == 1'b1) ? a0_13_fu_4486_p3 : trunc_ln76_7_fu_4513_p1);

assign a0_15_fu_4549_p3 = ((icmp_ln77_15_fu_4539_p2[0:0] == 1'b1) ? a0_14_fu_4517_p3 : trunc_ln77_7_fu_4545_p1);

assign a0_1_fu_3295_p3 = ((icmp_ln77_1_fu_3285_p2[0:0] == 1'b1) ? a0_fu_3262_p3 : trunc_ln77_fu_3291_p1);

assign a0_2_fu_3640_p3 = ((icmp_ln76_3_fu_3635_p2[0:0] == 1'b1) ? a0_1_reg_5844 : trunc_ln76_1_reg_5855);

assign a0_3_fu_3655_p3 = ((icmp_ln77_3_fu_3650_p2[0:0] == 1'b1) ? a0_2_fu_3640_p3 : trunc_ln77_1_reg_5865);

assign a0_4_fu_3686_p3 = ((icmp_ln76_5_fu_3676_p2[0:0] == 1'b1) ? a0_3_fu_3655_p3 : trunc_ln76_2_fu_3682_p1);

assign a0_5_fu_3933_p3 = ((icmp_ln77_5_reg_5913[0:0] == 1'b1) ? a0_4_reg_5908 : trunc_ln77_2_reg_5918);

assign a0_6_fu_3957_p3 = ((icmp_ln76_7_fu_3947_p2[0:0] == 1'b1) ? a0_5_fu_3933_p3 : trunc_ln76_3_fu_3953_p1);

assign a0_7_fu_3989_p3 = ((icmp_ln77_7_fu_3979_p2[0:0] == 1'b1) ? a0_6_fu_3957_p3 : trunc_ln77_3_fu_3985_p1);

assign a0_8_fu_4021_p3 = ((icmp_ln76_9_fu_4011_p2[0:0] == 1'b1) ? a0_7_fu_3989_p3 : trunc_ln76_4_fu_4017_p1);

assign a0_9_fu_4280_p3 = ((icmp_ln77_9_fu_4275_p2[0:0] == 1'b1) ? a0_8_reg_5974 : trunc_ln77_4_reg_5985);

assign a0_fu_3262_p3 = ((icmp_ln76_1_fu_3253_p2[0:0] == 1'b1) ? p_threshold : trunc_ln76_fu_3258_p1);

assign add_ln197_1_fu_3529_p2 = (count_4_fu_3510_p3 + 4'd2);

assign add_ln197_2_fu_3577_p2 = (count_7_fu_3558_p3 + 4'd2);

assign add_ln197_3_fu_3807_p2 = (zext_ln186_fu_3792_p1 + 5'd2);

assign add_ln197_4_fu_3855_p2 = (count_13_fu_3836_p3 + 5'd2);

assign add_ln197_5_fu_3898_p2 = (count_16_fu_3879_p3 + 5'd2);

assign add_ln197_6_fu_4161_p2 = (count_19_fu_4143_p3 + 5'd2);

assign add_ln197_7_fu_4209_p2 = (count_22_fu_4190_p3 + 5'd2);

assign add_ln197_fu_2733_p2 = (count_1_fu_2713_p3 + 4'd2);

assign and_ln192_10_fu_2757_p2 = (or_ln169_2_fu_2231_p2 & icmp_ln192_10_fu_2751_p2);

assign and_ln192_11_fu_2769_p2 = (or_ln169_3_fu_2293_p2 & icmp_ln192_11_fu_2763_p2);

assign and_ln192_12_fu_2781_p2 = (or_ln169_4_fu_2355_p2 & icmp_ln192_12_fu_2775_p2);

assign and_ln192_13_fu_2793_p2 = (or_ln169_5_fu_2417_p2 & icmp_ln192_13_fu_2787_p2);

assign and_ln192_14_fu_2805_p2 = (or_ln169_6_fu_2479_p2 & icmp_ln192_14_fu_2799_p2);

assign and_ln192_15_fu_2817_p2 = (or_ln162_fu_2081_p2 & icmp_ln192_15_fu_2811_p2);

assign and_ln192_17_fu_3488_p2 = (icmp_ln194_fu_3482_p2 & and_ln192_8_reg_5695);

assign and_ln192_18_fu_3505_p2 = (icmp_ln194_1_fu_3499_p2 & and_ln192_9_reg_5706);

assign and_ln192_19_fu_3535_p2 = (icmp_ln194_2_fu_3523_p2 & and_ln192_10_reg_5712);

assign and_ln192_1_fu_2573_p2 = (or_ln162_1_fu_2141_p2 & icmp_ln192_1_fu_2567_p2);

assign and_ln192_20_fu_3553_p2 = (icmp_ln194_3_fu_3547_p2 & and_ln192_11_reg_5718);

assign and_ln192_21_fu_3583_p2 = (icmp_ln194_4_fu_3571_p2 & and_ln192_12_reg_5724);

assign and_ln192_22_fu_3788_p2 = (icmp_ln194_5_reg_5888 & and_ln192_13_reg_5730_pp0_iter6_reg);

assign and_ln192_23_fu_3813_p2 = (icmp_ln194_6_fu_3801_p2 & and_ln192_14_reg_5736_pp0_iter6_reg);

assign and_ln192_24_fu_3831_p2 = (icmp_ln194_7_fu_3825_p2 & and_ln192_15_reg_5742_pp0_iter6_reg);

assign and_ln192_25_fu_3861_p2 = (icmp_ln194_8_fu_3849_p2 & and_ln192_reg_5638_pp0_iter6_reg);

assign and_ln192_26_fu_4125_p2 = (icmp_ln194_9_reg_5948 & and_ln192_1_reg_5644_pp0_iter7_reg);

assign and_ln192_27_fu_4129_p2 = (icmp_ln194_10_reg_5953 & and_ln192_2_reg_5650_pp0_iter7_reg);

assign and_ln192_28_fu_4138_p2 = (icmp_ln194_11_fu_4133_p2 & and_ln192_3_reg_5656_pp0_iter7_reg);

assign and_ln192_29_fu_4167_p2 = (icmp_ln194_12_fu_4155_p2 & and_ln192_4_reg_5662_pp0_iter7_reg);

assign and_ln192_2_fu_2601_p2 = (or_ln162_2_fu_2201_p2 & icmp_ln192_2_fu_2595_p2);

assign and_ln192_30_fu_4185_p2 = (icmp_ln194_13_fu_4179_p2 & and_ln192_5_reg_5668_pp0_iter7_reg);

assign and_ln192_31_fu_4221_p2 = (icmp_ln197_fu_4215_p2 & and_ln192_7_reg_5679_pp0_iter7_reg);

assign and_ln192_3_fu_2613_p2 = (or_ln162_3_fu_2261_p2 & icmp_ln192_3_fu_2607_p2);

assign and_ln192_4_fu_2625_p2 = (or_ln162_4_fu_2323_p2 & icmp_ln192_4_fu_2619_p2);

assign and_ln192_5_fu_2661_p2 = (or_ln162_5_fu_2385_p2 & icmp_ln192_5_fu_2655_p2);

assign and_ln192_6_fu_2673_p2 = (or_ln162_6_fu_2447_p2 & icmp_ln192_6_fu_2667_p2);

assign and_ln192_7_fu_2701_p2 = (or_ln162_7_fu_2509_p2 & icmp_ln192_7_fu_2695_p2);

assign and_ln192_8_fu_2727_p2 = (or_ln169_fu_2111_p2 & icmp_ln192_8_fu_2721_p2);

assign and_ln192_9_fu_2745_p2 = (or_ln169_1_fu_2171_p2 & icmp_ln192_9_fu_2739_p2);

assign and_ln192_fu_2561_p2 = (or_ln162_fu_2081_p2 & icmp_ln192_fu_2555_p2);

assign and_ln202_1_fu_4670_p2 = (xor_ln435_1 & or_ln202_fu_4650_p2);

assign and_ln202_2_fu_4675_p2 = (and_ln435_reg_5237_pp0_iter9_reg & and_ln202_1_fu_4670_p2);

assign and_ln202_fu_4249_p2 = (or_ln202_12_fu_4243_p2 & and_ln192_6_reg_5674_pp0_iter7_reg);

assign and_ln281_fu_939_p2 = (icmp_ln1027_2_fu_933_p2 & cmp_i_i381_i);

assign and_ln435_fu_987_p2 = (icmp_ln1031_fu_982_p2 & and_ln281_reg_5188_pp0_iter1_reg);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((icmp_ln1031_2_reg_5198_pp0_iter9_reg == 1'd1) & (p_dst_data1_full_n == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)) | ((1'd1 == and_ln281_reg_5188) & (imgInput_data1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((icmp_ln1031_2_reg_5198_pp0_iter9_reg == 1'd1) & (p_dst_data1_full_n == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)) | ((1'd1 == and_ln281_reg_5188) & (imgInput_data1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((icmp_ln1031_2_reg_5198_pp0_iter9_reg == 1'd1) & (p_dst_data1_full_n == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)) | ((1'd1 == and_ln281_reg_5188) & (imgInput_data1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter10 = ((icmp_ln1031_2_reg_5198_pp0_iter9_reg == 1'd1) & (p_dst_data1_full_n == 1'b0));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((1'd1 == and_ln281_reg_5188) & (imgInput_data1_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign b0_10_fu_4392_p3 = ((icmp_ln92_9_fu_4388_p2[0:0] == 1'b1) ? b0_9_reg_5990 : select_ln92_7_reg_5996);

assign b0_11_fu_4414_p3 = ((icmp_ln91_11_fu_4408_p2[0:0] == 1'b1) ? b0_10_fu_4392_p3 : select_ln91_9_fu_4402_p3);

assign b0_12_fu_4438_p3 = ((icmp_ln92_11_fu_4432_p2[0:0] == 1'b1) ? b0_11_fu_4414_p3 : select_ln92_9_fu_4426_p3);

assign b0_13_fu_4557_p3 = ((icmp_ln91_13_reg_6042[0:0] == 1'b1) ? b0_12_reg_6032 : select_ln91_11_reg_6037);

assign b0_14_fu_4567_p3 = ((icmp_ln92_13_fu_4562_p2[0:0] == 1'b1) ? b0_13_fu_4557_p3 : select_ln92_11_reg_6047);

assign b0_15_fu_4590_p3 = ((icmp_ln91_15_fu_4584_p2[0:0] == 1'b1) ? b0_14_fu_4567_p3 : select_ln91_13_fu_4578_p3);

assign b0_16_fu_4622_p3 = ((icmp_ln92_15_fu_4608_p2[0:0] == 1'b1) ? trunc_ln92_fu_4614_p1 : trunc_ln92_1_fu_4618_p1);

assign b0_1_fu_3356_p3 = ((icmp_ln91_1_fu_3351_p2[0:0] == 1'b1) ? b0 : select_ln91_1_fu_3343_p3);

assign b0_2_fu_3381_p3 = ((icmp_ln92_1_fu_3375_p2[0:0] == 1'b1) ? b0_1_fu_3356_p3 : select_ln92_1_fu_3368_p3);

assign b0_3_fu_3726_p3 = ((icmp_ln91_3_fu_3722_p2[0:0] == 1'b1) ? b0_2_reg_5870 : select_ln91_reg_5876);

assign b0_4_fu_3737_p3 = ((icmp_ln92_3_fu_3732_p2[0:0] == 1'b1) ? b0_3_fu_3726_p3 : select_ln92_reg_5882);

assign b0_5_fu_3760_p3 = ((icmp_ln91_5_fu_3754_p2[0:0] == 1'b1) ? b0_4_fu_3737_p3 : select_ln91_3_fu_3748_p3);

assign b0_6_fu_4043_p3 = ((icmp_ln92_5_reg_5938[0:0] == 1'b1) ? b0_5_reg_5928 : select_ln92_3_reg_5933);

assign b0_7_fu_4059_p3 = ((icmp_ln91_7_fu_4053_p2[0:0] == 1'b1) ? b0_6_fu_4043_p3 : select_ln91_5_fu_4048_p3);

assign b0_8_fu_4083_p3 = ((icmp_ln92_7_fu_4077_p2[0:0] == 1'b1) ? b0_7_fu_4059_p3 : select_ln92_5_fu_4071_p3);

assign b0_9_fu_4107_p3 = ((icmp_ln91_9_fu_4101_p2[0:0] == 1'b1) ? b0_8_fu_4083_p3 : select_ln91_7_fu_4095_p3);

assign buf_V_3_address0 = conv_i188_i_fu_972_p1;

assign buf_V_3_address1 = zext_ln541_fu_962_p1;

assign buf_V_3_d1 = imgInput_data1_dout;

assign buf_V_4_address0 = conv_i188_i_fu_972_p1;

assign buf_V_4_address1 = zext_ln541_fu_962_p1;

assign buf_V_4_d1 = imgInput_data1_dout;

assign buf_V_5_address0 = conv_i188_i_fu_972_p1;

assign buf_V_5_address1 = zext_ln541_fu_962_p1;

assign buf_V_5_d1 = imgInput_data1_dout;

assign buf_V_6_address0 = conv_i188_i_fu_972_p1;

assign buf_V_6_address1 = zext_ln541_fu_962_p1;

assign buf_V_6_d1 = imgInput_data1_dout;

assign buf_V_7_address0 = conv_i188_i_fu_972_p1;

assign buf_V_7_address1 = zext_ln541_fu_962_p1;

assign buf_V_7_d1 = imgInput_data1_dout;

assign buf_V_8_address0 = conv_i188_i_fu_972_p1;

assign buf_V_8_address1 = zext_ln541_fu_962_p1;

assign buf_V_8_d1 = imgInput_data1_dout;

assign buf_V_address0 = conv_i188_i_fu_972_p1;

assign buf_V_address1 = zext_ln541_fu_962_p1;

assign buf_V_d1 = imgInput_data1_dout;

assign cmp_i_i_i_fu_992_p2 = ((col_V_reg_5165_pp0_iter1_reg == 13'd0) ? 1'b1 : 1'b0);

assign col_V_10_fu_927_p2 = (ap_sig_allocacmp_col_V + 13'd1);

assign conv_i188_i_fu_972_p1 = col_V_reg_5165_pp0_iter1_reg;

assign core_fu_4664_p2 = ($signed(select_ln94_fu_4658_p3) + $signed(8'd255));

assign count_10_fu_3601_p3 = ((and_ln192_13_reg_5730[0:0] == 1'b1) ? count_9_fu_3588_p3 : 4'd1);

assign count_11_fu_3795_p2 = (zext_ln186_fu_3792_p1 + 5'd1);

assign count_12_fu_3818_p3 = ((and_ln192_14_reg_5736_pp0_iter6_reg[0:0] == 1'b1) ? add_ln197_3_fu_3807_p2 : 5'd2);

assign count_13_fu_3836_p3 = ((and_ln192_15_reg_5742_pp0_iter6_reg[0:0] == 1'b1) ? count_12_fu_3818_p3 : 5'd1);

assign count_14_fu_3843_p2 = (count_13_fu_3836_p3 + 5'd1);

assign count_15_fu_3866_p3 = ((and_ln192_reg_5638_pp0_iter6_reg[0:0] == 1'b1) ? add_ln197_4_fu_3855_p2 : 5'd2);

assign count_16_fu_3879_p3 = ((and_ln192_1_reg_5644_pp0_iter6_reg[0:0] == 1'b1) ? count_15_fu_3866_p3 : 5'd1);

assign count_17_fu_3886_p2 = (count_16_fu_3879_p3 + 5'd1);

assign count_18_fu_3904_p3 = ((and_ln192_2_reg_5650_pp0_iter6_reg[0:0] == 1'b1) ? add_ln197_5_fu_3898_p2 : 5'd2);

assign count_19_fu_4143_p3 = ((and_ln192_3_reg_5656_pp0_iter7_reg[0:0] == 1'b1) ? count_18_reg_5958 : 5'd1);

assign count_1_fu_2713_p3 = ((and_ln192_7_fu_2701_p2[0:0] == 1'b1) ? count_fu_2687_p3 : 4'd1);

assign count_20_fu_4149_p2 = (count_19_fu_4143_p3 + 5'd1);

assign count_21_fu_4172_p3 = ((and_ln192_4_reg_5662_pp0_iter7_reg[0:0] == 1'b1) ? add_ln197_6_fu_4161_p2 : 5'd2);

assign count_22_fu_4190_p3 = ((and_ln192_5_reg_5668_pp0_iter7_reg[0:0] == 1'b1) ? count_21_fu_4172_p3 : 5'd1);

assign count_23_fu_4197_p2 = (count_22_fu_4190_p3 + 5'd1);

assign count_2_fu_3477_p2 = (count_1_reg_5690 + 4'd1);

assign count_3_fu_3493_p3 = ((and_ln192_8_reg_5695[0:0] == 1'b1) ? add_ln197_reg_5701 : 4'd2);

assign count_4_fu_3510_p3 = ((and_ln192_9_reg_5706[0:0] == 1'b1) ? count_3_fu_3493_p3 : 4'd1);

assign count_5_fu_3517_p2 = (count_4_fu_3510_p3 + 4'd1);

assign count_6_fu_3540_p3 = ((and_ln192_10_reg_5712[0:0] == 1'b1) ? add_ln197_1_fu_3529_p2 : 4'd2);

assign count_7_fu_3558_p3 = ((and_ln192_11_reg_5718[0:0] == 1'b1) ? count_6_fu_3540_p3 : 4'd1);

assign count_8_fu_3565_p2 = (count_7_fu_3558_p3 + 4'd1);

assign count_9_fu_3588_p3 = ((and_ln192_12_reg_5724[0:0] == 1'b1) ? add_ln197_2_fu_3577_p2 : 4'd2);

assign count_fu_2687_p3 = ((and_ln192_6_fu_2673_p2[0:0] == 1'b1) ? select_ln197_3_fu_2679_p3 : 4'd2);

assign icmp_ln1027_2_fu_933_p2 = ((zext_ln1027_fu_913_p1 < img_width) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_921_p2 = ((op2_assign > zext_ln1027_2_fu_917_p1) ? 1'b1 : 1'b0);

assign icmp_ln1031_1_fu_945_p2 = ((zext_ln1027_fu_913_p1 < img_width) ? 1'b1 : 1'b0);

assign icmp_ln1031_2_fu_951_p2 = ((ap_sig_allocacmp_col_V > 13'd2) ? 1'b1 : 1'b0);

assign icmp_ln1031_fu_982_p2 = ((col_V_reg_5165_pp0_iter1_reg > 13'd5) ? 1'b1 : 1'b0);

assign icmp_ln162_1_fu_2125_p2 = (($signed(ret_V_1_reg_5389) > $signed(p_threshold_cast_cast_reg_5144)) ? 1'b1 : 1'b0);

assign icmp_ln162_2_fu_2185_p2 = (($signed(ret_V_2_reg_5399) > $signed(p_threshold_cast_cast_reg_5144)) ? 1'b1 : 1'b0);

assign icmp_ln162_3_fu_2245_p2 = (($signed(ret_V_3_reg_5409) > $signed(p_threshold_cast_cast_reg_5144)) ? 1'b1 : 1'b0);

assign icmp_ln162_4_fu_2307_p2 = (($signed(ret_V_4_reg_5419) > $signed(p_threshold_cast_cast_reg_5144)) ? 1'b1 : 1'b0);

assign icmp_ln162_5_fu_2369_p2 = (($signed(ret_V_5_reg_5429) > $signed(p_threshold_cast_cast_reg_5144)) ? 1'b1 : 1'b0);

assign icmp_ln162_6_fu_2431_p2 = (($signed(ret_V_6_reg_5439) > $signed(p_threshold_cast_cast_reg_5144)) ? 1'b1 : 1'b0);

assign icmp_ln162_7_fu_2493_p2 = (($signed(ret_V_7_reg_5449) > $signed(p_threshold_cast_cast_reg_5144)) ? 1'b1 : 1'b0);

assign icmp_ln162_fu_2063_p2 = (($signed(ret_V_fu_2013_p2) > $signed(p_threshold_cast_cast_reg_5144)) ? 1'b1 : 1'b0);

assign icmp_ln164_1_fu_2129_p2 = (($signed(ret_V_1_reg_5389) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln164_2_fu_2189_p2 = (($signed(ret_V_2_reg_5399) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln164_3_fu_2249_p2 = (($signed(ret_V_3_reg_5409) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln164_4_fu_2311_p2 = (($signed(ret_V_4_reg_5419) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln164_5_fu_2373_p2 = (($signed(ret_V_5_reg_5429) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln164_6_fu_2435_p2 = (($signed(ret_V_6_reg_5439) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln164_7_fu_2497_p2 = (($signed(ret_V_7_reg_5449) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln164_fu_2068_p2 = (($signed(ret_V_fu_2013_p2) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln169_1_fu_2155_p2 = (($signed(ret_V_9_reg_5469) > $signed(p_threshold_cast_cast_reg_5144)) ? 1'b1 : 1'b0);

assign icmp_ln169_2_fu_2215_p2 = (($signed(ret_V_10_reg_5481) > $signed(p_threshold_cast_cast_reg_5144)) ? 1'b1 : 1'b0);

assign icmp_ln169_3_fu_2275_p2 = (($signed(ret_V_11_fu_2022_p2) > $signed(p_threshold_cast_cast_reg_5144)) ? 1'b1 : 1'b0);

assign icmp_ln169_4_fu_2337_p2 = (($signed(ret_V_12_fu_2031_p2) > $signed(p_threshold_cast_cast_reg_5144)) ? 1'b1 : 1'b0);

assign icmp_ln169_5_fu_2399_p2 = (($signed(ret_V_13_fu_2040_p2) > $signed(p_threshold_cast_cast_reg_5144)) ? 1'b1 : 1'b0);

assign icmp_ln169_6_fu_2461_p2 = (($signed(ret_V_14_fu_2049_p2) > $signed(p_threshold_cast_cast_reg_5144)) ? 1'b1 : 1'b0);

assign icmp_ln169_7_fu_2523_p2 = (($signed(ret_V_15_fu_2058_p2) > $signed(p_threshold_cast_cast_reg_5144)) ? 1'b1 : 1'b0);

assign icmp_ln169_fu_2095_p2 = (($signed(ret_V_8_reg_5459) > $signed(p_threshold_cast_cast_reg_5144)) ? 1'b1 : 1'b0);

assign icmp_ln171_1_fu_2159_p2 = (($signed(ret_V_9_reg_5469) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln171_2_fu_2219_p2 = (($signed(ret_V_10_reg_5481) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln171_3_fu_2280_p2 = (($signed(ret_V_11_fu_2022_p2) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln171_4_fu_2342_p2 = (($signed(ret_V_12_fu_2031_p2) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln171_5_fu_2404_p2 = (($signed(ret_V_13_fu_2040_p2) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln171_6_fu_2466_p2 = (($signed(ret_V_14_fu_2049_p2) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln171_7_fu_2528_p2 = (($signed(ret_V_15_fu_2058_p2) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln171_fu_2099_p2 = (($signed(ret_V_8_reg_5459) < $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln192_10_fu_2751_p2 = ((select_ln169_5_fu_2237_p3 == select_ln169_7_fu_2299_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_11_fu_2763_p2 = ((select_ln169_7_fu_2299_p3 == select_ln169_9_fu_2361_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_12_fu_2775_p2 = ((select_ln169_9_fu_2361_p3 == select_ln169_11_fu_2423_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_13_fu_2787_p2 = ((select_ln169_11_fu_2423_p3 == select_ln169_13_fu_2485_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_14_fu_2799_p2 = ((select_ln169_13_fu_2485_p3 == select_ln169_15_fu_2547_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_15_fu_2811_p2 = ((select_ln169_15_fu_2547_p3 == select_ln162_1_fu_2087_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_1_fu_2567_p2 = ((select_ln162_3_fu_2147_p3 == select_ln162_5_fu_2207_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_2_fu_2595_p2 = ((select_ln162_5_fu_2207_p3 == select_ln162_7_fu_2267_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_3_fu_2607_p2 = ((select_ln162_7_fu_2267_p3 == select_ln162_9_fu_2329_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_4_fu_2619_p2 = ((select_ln162_9_fu_2329_p3 == select_ln162_11_fu_2391_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_5_fu_2655_p2 = ((select_ln162_11_fu_2391_p3 == select_ln162_13_fu_2453_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_6_fu_2667_p2 = ((select_ln162_13_fu_2453_p3 == select_ln162_15_fu_2515_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_7_fu_2695_p2 = ((select_ln162_15_fu_2515_p3 == select_ln169_1_fu_2117_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_8_fu_2721_p2 = ((select_ln169_1_fu_2117_p3 == select_ln169_3_fu_2177_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_9_fu_2739_p2 = ((select_ln169_3_fu_2177_p3 == select_ln169_5_fu_2237_p3) ? 1'b1 : 1'b0);

assign icmp_ln192_fu_2555_p2 = ((select_ln162_1_fu_2087_p3 == select_ln162_3_fu_2147_p3) ? 1'b1 : 1'b0);

assign icmp_ln194_10_fu_3892_p2 = ((count_17_fu_3886_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_11_fu_4133_p2 = ((count_18_reg_5958 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_12_fu_4155_p2 = ((count_20_fu_4149_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_13_fu_4179_p2 = ((count_21_fu_4172_p3 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_14_fu_4203_p2 = ((count_23_fu_4197_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_1_fu_3499_p2 = ((count_3_fu_3493_p3 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_2_fu_3523_p2 = ((count_5_fu_3517_p2 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_3_fu_3547_p2 = ((count_6_fu_3540_p3 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_4_fu_3571_p2 = ((count_8_fu_3565_p2 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_5_fu_3595_p2 = ((count_9_fu_3588_p3 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_6_fu_3801_p2 = ((count_11_fu_3795_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_7_fu_3825_p2 = ((count_12_fu_3818_p3 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_8_fu_3849_p2 = ((count_14_fu_3843_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_9_fu_3873_p2 = ((count_15_fu_3866_p3 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln194_fu_3482_p2 = ((count_2_fu_3477_p2 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln197_fu_4215_p2 = ((add_ln197_7_fu_4209_p2 > 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln49_1_fu_1397_p2 = (($signed(ret_V_3_fu_1293_p2) < $signed(ret_V_4_fu_1303_p2)) ? 1'b1 : 1'b0);

assign icmp_ln49_2_fu_1425_p2 = (($signed(ret_V_5_fu_1313_p2) < $signed(ret_V_6_fu_1323_p2)) ? 1'b1 : 1'b0);

assign icmp_ln49_3_fu_1453_p2 = (($signed(ret_V_7_fu_1333_p2) < $signed(ret_V_8_fu_1343_p2)) ? 1'b1 : 1'b0);

assign icmp_ln49_4_fu_1481_p2 = (($signed(ret_V_9_fu_1353_p2) < $signed(ret_V_10_fu_1363_p2)) ? 1'b1 : 1'b0);

assign icmp_ln49_5_fu_2833_p2 = (($signed(ret_V_11_fu_2022_p2) < $signed(ret_V_12_fu_2031_p2)) ? 1'b1 : 1'b0);

assign icmp_ln49_6_fu_2861_p2 = (($signed(ret_V_13_fu_2040_p2) < $signed(ret_V_14_fu_2049_p2)) ? 1'b1 : 1'b0);

assign icmp_ln49_7_fu_2889_p2 = (($signed(ret_V_15_fu_2058_p2) < $signed(ret_V_fu_2013_p2)) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_1369_p2 = (($signed(ret_V_1_fu_1273_p2) < $signed(ret_V_2_fu_1283_p2)) ? 1'b1 : 1'b0);

assign icmp_ln50_1_fu_1411_p2 = (($signed(ret_V_3_fu_1293_p2) > $signed(ret_V_4_fu_1303_p2)) ? 1'b1 : 1'b0);

assign icmp_ln50_2_fu_1439_p2 = (($signed(ret_V_5_fu_1313_p2) > $signed(ret_V_6_fu_1323_p2)) ? 1'b1 : 1'b0);

assign icmp_ln50_3_fu_1467_p2 = (($signed(ret_V_7_fu_1333_p2) > $signed(ret_V_8_fu_1343_p2)) ? 1'b1 : 1'b0);

assign icmp_ln50_4_fu_1487_p2 = (($signed(ret_V_9_fu_1353_p2) > $signed(ret_V_10_fu_1363_p2)) ? 1'b1 : 1'b0);

assign icmp_ln50_5_fu_2847_p2 = (($signed(ret_V_11_fu_2022_p2) > $signed(ret_V_12_fu_2031_p2)) ? 1'b1 : 1'b0);

assign icmp_ln50_6_fu_2875_p2 = (($signed(ret_V_13_fu_2040_p2) > $signed(ret_V_14_fu_2049_p2)) ? 1'b1 : 1'b0);

assign icmp_ln50_7_fu_2903_p2 = (($signed(ret_V_15_fu_2058_p2) > $signed(ret_V_fu_2013_p2)) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_1383_p2 = (($signed(ret_V_1_fu_1273_p2) > $signed(ret_V_2_fu_1283_p2)) ? 1'b1 : 1'b0);

assign icmp_ln54_1_fu_1521_p2 = (($signed(select_ln49_1_fu_1403_p3) < $signed(select_ln49_2_fu_1431_p3)) ? 1'b1 : 1'b0);

assign icmp_ln54_2_fu_1549_p2 = (($signed(select_ln49_2_fu_1431_p3) < $signed(select_ln49_3_fu_1459_p3)) ? 1'b1 : 1'b0);

assign icmp_ln54_3_fu_2917_p2 = (($signed(select_ln49_3_reg_5505) < $signed(select_ln49_4_fu_2823_p3)) ? 1'b1 : 1'b0);

assign icmp_ln54_4_fu_2941_p2 = (($signed(select_ln49_4_fu_2823_p3) < $signed(select_ln49_5_fu_2839_p3)) ? 1'b1 : 1'b0);

assign icmp_ln54_5_fu_2969_p2 = (($signed(select_ln49_5_fu_2839_p3) < $signed(select_ln49_6_fu_2867_p3)) ? 1'b1 : 1'b0);

assign icmp_ln54_6_fu_2997_p2 = (($signed(select_ln49_6_fu_2867_p3) < $signed(select_ln49_7_fu_2895_p3)) ? 1'b1 : 1'b0);

assign icmp_ln54_7_fu_3025_p2 = (($signed(select_ln49_7_fu_2895_p3) < $signed(select_ln49_reg_5493)) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_1493_p2 = (($signed(select_ln49_fu_1375_p3) < $signed(select_ln49_1_fu_1403_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_1_fu_1535_p2 = (($signed(select_ln50_1_fu_1417_p3) > $signed(select_ln50_2_fu_1445_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_2_fu_1563_p2 = (($signed(select_ln50_2_fu_1445_p3) > $signed(select_ln50_3_fu_1473_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_3_fu_2929_p2 = (($signed(select_ln50_3_reg_5511) > $signed(select_ln50_4_fu_2828_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_4_fu_2955_p2 = (($signed(select_ln50_4_fu_2828_p3) > $signed(select_ln50_5_fu_2853_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_5_fu_2983_p2 = (($signed(select_ln50_5_fu_2853_p3) > $signed(select_ln50_6_fu_2881_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_6_fu_3011_p2 = (($signed(select_ln50_6_fu_2881_p3) > $signed(select_ln50_7_fu_2909_p3)) ? 1'b1 : 1'b0);

assign icmp_ln55_7_fu_3037_p2 = (($signed(select_ln50_7_fu_2909_p3) > $signed(select_ln50_reg_5499)) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_1507_p2 = (($signed(select_ln50_fu_1389_p3) > $signed(select_ln50_1_fu_1417_p3)) ? 1'b1 : 1'b0);

assign icmp_ln59_1_fu_3059_p2 = (($signed(select_ln54_1_reg_5541) < $signed(select_ln54_3_fu_2922_p3)) ? 1'b1 : 1'b0);

assign icmp_ln59_2_fu_3083_p2 = (($signed(select_ln54_2_reg_5557) < $signed(select_ln54_4_fu_2947_p3)) ? 1'b1 : 1'b0);

assign icmp_ln59_3_fu_3107_p2 = (($signed(select_ln54_3_fu_2922_p3) < $signed(select_ln54_5_fu_2975_p3)) ? 1'b1 : 1'b0);

assign icmp_ln59_4_fu_3135_p2 = (($signed(select_ln54_4_fu_2947_p3) < $signed(select_ln54_6_fu_3003_p3)) ? 1'b1 : 1'b0);

assign icmp_ln59_5_fu_3163_p2 = (($signed(select_ln54_5_fu_2975_p3) < $signed(select_ln54_7_fu_3030_p3)) ? 1'b1 : 1'b0);

assign icmp_ln59_6_fu_3191_p2 = (($signed(select_ln54_6_fu_3003_p3) < $signed(select_ln54_reg_5527)) ? 1'b1 : 1'b0);

assign icmp_ln59_7_fu_3215_p2 = (($signed(select_ln54_7_fu_3030_p3) < $signed(select_ln54_1_reg_5541)) ? 1'b1 : 1'b0);

assign icmp_ln59_fu_1577_p2 = (($signed(select_ln54_fu_1499_p3) < $signed(select_ln54_2_fu_1555_p3)) ? 1'b1 : 1'b0);

assign icmp_ln60_1_fu_3071_p2 = (($signed(select_ln55_1_reg_5549) > $signed(select_ln55_3_fu_2934_p3)) ? 1'b1 : 1'b0);

assign icmp_ln60_2_fu_3095_p2 = (($signed(select_ln55_2_reg_5564) > $signed(select_ln55_4_fu_2961_p3)) ? 1'b1 : 1'b0);

assign icmp_ln60_3_fu_3121_p2 = (($signed(select_ln55_3_fu_2934_p3) > $signed(select_ln55_5_fu_2989_p3)) ? 1'b1 : 1'b0);

assign icmp_ln60_4_fu_3149_p2 = (($signed(select_ln55_4_fu_2961_p3) > $signed(select_ln55_6_fu_3017_p3)) ? 1'b1 : 1'b0);

assign icmp_ln60_5_fu_3177_p2 = (($signed(select_ln55_5_fu_2989_p3) > $signed(select_ln55_7_fu_3042_p3)) ? 1'b1 : 1'b0);

assign icmp_ln60_6_fu_3203_p2 = (($signed(select_ln55_6_fu_3017_p3) > $signed(select_ln55_reg_5534)) ? 1'b1 : 1'b0);

assign icmp_ln60_7_fu_3227_p2 = (($signed(select_ln55_7_fu_3042_p3) > $signed(select_ln55_1_reg_5549)) ? 1'b1 : 1'b0);

assign icmp_ln60_fu_1583_p2 = (($signed(select_ln55_fu_1513_p3) > $signed(select_ln55_2_fu_1569_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_10_fu_4290_p2 = (($signed(ret_V_10_reg_5481_pp0_iter7_reg) > $signed(select_ln59_5_reg_5796_pp0_iter7_reg)) ? 1'b1 : 1'b0);

assign icmp_ln76_11_fu_4300_p2 = (($signed(zext_ln76_4_fu_4286_p1) > $signed(select_ln76_10_fu_4294_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_12_fu_4354_p2 = (($signed(ret_V_12_reg_5606_pp0_iter7_reg) > $signed(select_ln59_6_reg_5812_pp0_iter7_reg)) ? 1'b1 : 1'b0);

assign icmp_ln76_13_fu_4364_p2 = (($signed(zext_ln76_5_fu_4350_p1) > $signed(select_ln76_12_fu_4358_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_14_fu_4497_p2 = (($signed(ret_V_14_reg_5622_pp0_iter8_reg) > $signed(select_ln59_7_reg_5828_pp0_iter8_reg)) ? 1'b1 : 1'b0);

assign icmp_ln76_15_fu_4507_p2 = (($signed(zext_ln76_6_fu_4493_p1) > $signed(select_ln76_14_fu_4501_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_1_fu_3253_p2 = (($signed(p_threshold_cast_cast_reg_5144) > $signed(select_ln76_fu_3245_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_2_fu_3303_p2 = (($signed(ret_V_2_reg_5399) > $signed(select_ln59_1_fu_3064_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_3_fu_3635_p2 = (($signed(zext_ln76_fu_3632_p1) > $signed(select_ln76_2_reg_5850)) ? 1'b1 : 1'b0);

assign icmp_ln76_4_fu_3666_p2 = (($signed(ret_V_4_reg_5419_pp0_iter5_reg) > $signed(select_ln59_2_reg_5748)) ? 1'b1 : 1'b0);

assign icmp_ln76_5_fu_3676_p2 = (($signed(zext_ln76_1_fu_3662_p1) > $signed(select_ln76_4_fu_3670_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_6_fu_3718_p2 = (($signed(ret_V_6_reg_5439_pp0_iter5_reg) > $signed(select_ln59_3_reg_5764)) ? 1'b1 : 1'b0);

assign icmp_ln76_7_fu_3947_p2 = (($signed(zext_ln76_2_fu_3938_p1) > $signed(select_ln76_6_fu_3942_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_8_fu_4001_p2 = (($signed(ret_V_8_reg_5459_pp0_iter6_reg) > $signed(select_ln59_4_reg_5780_pp0_iter6_reg)) ? 1'b1 : 1'b0);

assign icmp_ln76_9_fu_4011_p2 = (($signed(zext_ln76_3_fu_3997_p1) > $signed(select_ln76_8_fu_4005_p3)) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_3239_p2 = (($signed(ret_V_fu_2013_p2) > $signed(select_ln59_fu_3049_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_10_fu_4322_p2 = (($signed(ret_V_3_reg_5409_pp0_iter7_reg) > $signed(select_ln59_5_reg_5796_pp0_iter7_reg)) ? 1'b1 : 1'b0);

assign icmp_ln77_11_fu_4332_p2 = (($signed(zext_ln77_5_fu_4318_p1) > $signed(select_ln77_10_fu_4326_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_12_fu_4374_p2 = (($signed(ret_V_5_reg_5429_pp0_iter7_reg) > $signed(select_ln59_6_reg_5812_pp0_iter7_reg)) ? 1'b1 : 1'b0);

assign icmp_ln77_13_fu_4481_p2 = (($signed(zext_ln77_6_fu_4477_p1) > $signed(select_ln77_12_reg_6022)) ? 1'b1 : 1'b0);

assign icmp_ln77_14_fu_4529_p2 = (($signed(ret_V_7_reg_5449_pp0_iter8_reg) > $signed(select_ln59_7_reg_5828_pp0_iter8_reg)) ? 1'b1 : 1'b0);

assign icmp_ln77_15_fu_4539_p2 = (($signed(zext_ln77_7_fu_4525_p1) > $signed(select_ln77_14_fu_4533_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_1_fu_3285_p2 = (($signed(zext_ln77_fu_3269_p1) > $signed(select_ln77_fu_3278_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_2_fu_3319_p2 = (($signed(ret_V_11_fu_2022_p2) > $signed(select_ln59_1_fu_3064_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_3_fu_3650_p2 = (($signed(zext_ln77_1_fu_3646_p1) > $signed(select_ln77_2_reg_5860)) ? 1'b1 : 1'b0);

assign icmp_ln77_4_fu_3698_p2 = (($signed(ret_V_13_reg_5614) > $signed(select_ln59_2_reg_5748)) ? 1'b1 : 1'b0);

assign icmp_ln77_5_fu_3708_p2 = (($signed(zext_ln77_2_fu_3694_p1) > $signed(select_ln77_4_fu_3702_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_6_fu_3969_p2 = (($signed(ret_V_15_reg_5630_pp0_iter6_reg) > $signed(select_ln59_3_reg_5764_pp0_iter6_reg)) ? 1'b1 : 1'b0);

assign icmp_ln77_7_fu_3979_p2 = (($signed(zext_ln77_3_fu_3965_p1) > $signed(select_ln77_6_fu_3973_p3)) ? 1'b1 : 1'b0);

assign icmp_ln77_8_fu_4029_p2 = (($signed(ret_V_1_reg_5389_pp0_iter6_reg) > $signed(select_ln59_4_reg_5780_pp0_iter6_reg)) ? 1'b1 : 1'b0);

assign icmp_ln77_9_fu_4275_p2 = (($signed(zext_ln77_4_fu_4272_p1) > $signed(select_ln77_8_reg_5980)) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_3273_p2 = (($signed(ret_V_9_reg_5469) > $signed(select_ln59_fu_3049_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_10_fu_4398_p2 = (($signed(ret_V_10_reg_5481_pp0_iter7_reg) < $signed(select_ln60_5_reg_5804_pp0_iter7_reg)) ? 1'b1 : 1'b0);

assign icmp_ln91_11_fu_4408_p2 = (($signed(b0_10_fu_4392_p3) < $signed(select_ln91_9_fu_4402_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_12_fu_4446_p2 = (($signed(ret_V_12_reg_5606_pp0_iter7_reg) < $signed(select_ln60_6_reg_5820_pp0_iter7_reg)) ? 1'b1 : 1'b0);

assign icmp_ln91_13_fu_4456_p2 = (($signed(b0_12_fu_4438_p3) < $signed(select_ln91_11_fu_4450_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_14_fu_4574_p2 = (($signed(ret_V_14_reg_5622_pp0_iter8_reg) < $signed(select_ln60_7_reg_5836_pp0_iter8_reg)) ? 1'b1 : 1'b0);

assign icmp_ln91_15_fu_4584_p2 = (($signed(b0_14_fu_4567_p3) < $signed(select_ln91_13_fu_4578_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_1_fu_3351_p2 = (($signed(select_ln91_1_fu_3343_p3) > $signed(b0)) ? 1'b1 : 1'b0);

assign icmp_ln91_2_fu_3389_p2 = (($signed(ret_V_2_reg_5399) < $signed(select_ln60_1_fu_3076_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_3_fu_3722_p2 = (($signed(b0_2_reg_5870) < $signed(select_ln91_reg_5876)) ? 1'b1 : 1'b0);

assign icmp_ln91_4_fu_3744_p2 = (($signed(ret_V_4_reg_5419_pp0_iter5_reg) < $signed(select_ln60_2_reg_5756)) ? 1'b1 : 1'b0);

assign icmp_ln91_5_fu_3754_p2 = (($signed(b0_4_fu_3737_p3) < $signed(select_ln91_3_fu_3748_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_6_fu_3784_p2 = (($signed(ret_V_6_reg_5439_pp0_iter5_reg) < $signed(select_ln60_3_reg_5772)) ? 1'b1 : 1'b0);

assign icmp_ln91_7_fu_4053_p2 = (($signed(b0_6_fu_4043_p3) < $signed(select_ln91_5_fu_4048_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_8_fu_4091_p2 = (($signed(ret_V_8_reg_5459_pp0_iter6_reg) < $signed(select_ln60_4_reg_5788_pp0_iter6_reg)) ? 1'b1 : 1'b0);

assign icmp_ln91_9_fu_4101_p2 = (($signed(b0_8_fu_4083_p3) < $signed(select_ln91_7_fu_4095_p3)) ? 1'b1 : 1'b0);

assign icmp_ln91_fu_3337_p2 = (($signed(ret_V_fu_2013_p2) < $signed(select_ln60_fu_3054_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_10_fu_4422_p2 = (($signed(ret_V_3_reg_5409_pp0_iter7_reg) < $signed(select_ln60_5_reg_5804_pp0_iter7_reg)) ? 1'b1 : 1'b0);

assign icmp_ln92_11_fu_4432_p2 = (($signed(b0_11_fu_4414_p3) < $signed(select_ln92_9_fu_4426_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_12_fu_4462_p2 = (($signed(ret_V_5_reg_5429_pp0_iter7_reg) < $signed(select_ln60_6_reg_5820_pp0_iter7_reg)) ? 1'b1 : 1'b0);

assign icmp_ln92_13_fu_4562_p2 = (($signed(b0_13_fu_4557_p3) < $signed(select_ln92_11_reg_6047)) ? 1'b1 : 1'b0);

assign icmp_ln92_14_fu_4598_p2 = (($signed(ret_V_7_reg_5449_pp0_iter8_reg) < $signed(select_ln60_7_reg_5836_pp0_iter8_reg)) ? 1'b1 : 1'b0);

assign icmp_ln92_15_fu_4608_p2 = (($signed(b0_15_fu_4590_p3) < $signed(select_ln92_13_fu_4602_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_1_fu_3375_p2 = (($signed(b0_1_fu_3356_p3) < $signed(select_ln92_1_fu_3368_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_2_fu_3401_p2 = (($signed(ret_V_11_fu_2022_p2) < $signed(select_ln60_1_fu_3076_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_3_fu_3732_p2 = (($signed(b0_3_fu_3726_p3) < $signed(select_ln92_reg_5882)) ? 1'b1 : 1'b0);

assign icmp_ln92_4_fu_3768_p2 = (($signed(ret_V_13_reg_5614) < $signed(select_ln60_2_reg_5756)) ? 1'b1 : 1'b0);

assign icmp_ln92_5_fu_3778_p2 = (($signed(b0_5_fu_3760_p3) < $signed(select_ln92_3_fu_3772_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_6_fu_4067_p2 = (($signed(ret_V_15_reg_5630_pp0_iter6_reg) < $signed(select_ln60_3_reg_5772_pp0_iter6_reg)) ? 1'b1 : 1'b0);

assign icmp_ln92_7_fu_4077_p2 = (($signed(b0_7_fu_4059_p3) < $signed(select_ln92_5_fu_4071_p3)) ? 1'b1 : 1'b0);

assign icmp_ln92_8_fu_4115_p2 = (($signed(ret_V_1_reg_5389_pp0_iter6_reg) < $signed(select_ln60_4_reg_5788_pp0_iter6_reg)) ? 1'b1 : 1'b0);

assign icmp_ln92_9_fu_4388_p2 = (($signed(b0_9_reg_5990) < $signed(select_ln92_7_reg_5996)) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_3363_p2 = (($signed(ret_V_9_reg_5469) < $signed(select_ln60_fu_3054_p3)) ? 1'b1 : 1'b0);

assign icmp_ln94_fu_4654_p2 = ((a0_15_reg_6053 > sub_ln94_reg_6059) ? 1'b1 : 1'b0);

assign iscorner_1_fu_3473_p2 = (iscorner_reg_5685 & and_ln192_7_reg_5679);

assign iscorner_fu_2707_p2 = ((count_fu_2687_p3 > 4'd8) ? 1'b1 : 1'b0);

assign or_ln162_1_fu_2141_p2 = (icmp_ln164_1_fu_2129_p2 | icmp_ln162_1_fu_2125_p2);

assign or_ln162_2_fu_2201_p2 = (icmp_ln164_2_fu_2189_p2 | icmp_ln162_2_fu_2185_p2);

assign or_ln162_3_fu_2261_p2 = (icmp_ln164_3_fu_2249_p2 | icmp_ln162_3_fu_2245_p2);

assign or_ln162_4_fu_2323_p2 = (icmp_ln164_4_fu_2311_p2 | icmp_ln162_4_fu_2307_p2);

assign or_ln162_5_fu_2385_p2 = (icmp_ln164_5_fu_2373_p2 | icmp_ln162_5_fu_2369_p2);

assign or_ln162_6_fu_2447_p2 = (icmp_ln164_6_fu_2435_p2 | icmp_ln162_6_fu_2431_p2);

assign or_ln162_7_fu_2509_p2 = (icmp_ln164_7_fu_2497_p2 | icmp_ln162_7_fu_2493_p2);

assign or_ln162_fu_2081_p2 = (icmp_ln164_fu_2068_p2 | icmp_ln162_fu_2063_p2);

assign or_ln169_1_fu_2171_p2 = (icmp_ln171_1_fu_2159_p2 | icmp_ln169_1_fu_2155_p2);

assign or_ln169_2_fu_2231_p2 = (icmp_ln171_2_fu_2219_p2 | icmp_ln169_2_fu_2215_p2);

assign or_ln169_3_fu_2293_p2 = (icmp_ln171_3_fu_2280_p2 | icmp_ln169_3_fu_2275_p2);

assign or_ln169_4_fu_2355_p2 = (icmp_ln171_4_fu_2342_p2 | icmp_ln169_4_fu_2337_p2);

assign or_ln169_5_fu_2417_p2 = (icmp_ln171_5_fu_2404_p2 | icmp_ln169_5_fu_2399_p2);

assign or_ln169_6_fu_2479_p2 = (icmp_ln171_6_fu_2466_p2 | icmp_ln169_6_fu_2461_p2);

assign or_ln169_7_fu_2541_p2 = (icmp_ln171_7_fu_2528_p2 | icmp_ln169_7_fu_2523_p2);

assign or_ln169_fu_2111_p2 = (icmp_ln171_fu_2099_p2 | icmp_ln169_fu_2095_p2);

assign or_ln202_10_fu_4232_p2 = (or_ln202_9_fu_4226_p2 | or_ln202_8_reg_5969);

assign or_ln202_11_fu_4237_p2 = (and_ln192_29_fu_4167_p2 | and_ln192_28_fu_4138_p2);

assign or_ln202_12_fu_4243_p2 = (icmp_ln194_14_fu_4203_p2 | and_ln192_31_fu_4221_p2);

assign or_ln202_13_fu_4254_p2 = (and_ln202_fu_4249_p2 | and_ln192_30_fu_4185_p2);

assign or_ln202_14_fu_4260_p2 = (or_ln202_13_fu_4254_p2 | or_ln202_11_fu_4237_p2);

assign or_ln202_15_fu_4266_p2 = (or_ln202_14_fu_4260_p2 | or_ln202_10_fu_4232_p2);

assign or_ln202_1_fu_3608_p2 = (iscorner_1_fu_3473_p2 | and_ln192_17_fu_3488_p2);

assign or_ln202_2_fu_3614_p2 = (and_ln192_19_fu_3535_p2 | and_ln192_18_fu_3505_p2);

assign or_ln202_3_fu_3620_p2 = (or_ln202_2_fu_3614_p2 | or_ln202_1_fu_3608_p2);

assign or_ln202_4_fu_3626_p2 = (and_ln192_21_fu_3583_p2 | and_ln192_20_fu_3553_p2);

assign or_ln202_5_fu_3911_p2 = (and_ln192_23_fu_3813_p2 | and_ln192_22_fu_3788_p2);

assign or_ln202_6_fu_3917_p2 = (or_ln202_5_fu_3911_p2 | or_ln202_4_reg_5903);

assign or_ln202_7_fu_3922_p2 = (or_ln202_6_fu_3917_p2 | or_ln202_3_reg_5898);

assign or_ln202_8_fu_3927_p2 = (and_ln192_25_fu_3861_p2 | and_ln192_24_fu_3831_p2);

assign or_ln202_9_fu_4226_p2 = (and_ln192_27_fu_4129_p2 | and_ln192_26_fu_4125_p2);

assign or_ln202_fu_4650_p2 = (or_ln202_7_reg_5964_pp0_iter9_reg | or_ln202_15_reg_6002_pp0_iter9_reg);

assign or_ln435_fu_4645_p2 = (xor_ln435_fu_4640_p2 | cmp_i_i73_i_not);

assign or_ln440_fu_4701_p2 = (xor_ln1031_fu_4696_p2 | cmp_i_i49_i);

assign p_dst_data1_din = ((or_ln440_fu_4701_p2[0:0] == 1'b1) ? 8'd0 : select_ln435_fu_4688_p3);

assign p_threshold_cast_cast_fu_721_p1 = p_threshold_cast;

assign ret_V_10_fu_1363_p2 = (zext_ln1496_fu_1265_p1 - zext_ln1496_11_fu_1359_p1);

assign ret_V_11_fu_2022_p2 = (zext_ln1496_reg_5379 - zext_ln1496_12_fu_2018_p1);

assign ret_V_12_fu_2031_p2 = (zext_ln1496_reg_5379 - zext_ln1496_13_fu_2027_p1);

assign ret_V_13_fu_2040_p2 = (zext_ln1496_reg_5379 - zext_ln1496_14_fu_2036_p1);

assign ret_V_14_fu_2049_p2 = (zext_ln1496_reg_5379 - zext_ln1496_15_fu_2045_p1);

assign ret_V_15_fu_2058_p2 = (zext_ln1496_reg_5379 - zext_ln1496_16_fu_2054_p1);

assign ret_V_1_fu_1273_p2 = (zext_ln1496_fu_1265_p1 - zext_ln1496_2_fu_1269_p1);

assign ret_V_2_fu_1283_p2 = (zext_ln1496_fu_1265_p1 - zext_ln1496_3_fu_1279_p1);

assign ret_V_3_fu_1293_p2 = (zext_ln1496_fu_1265_p1 - zext_ln1496_4_fu_1289_p1);

assign ret_V_4_fu_1303_p2 = (zext_ln1496_fu_1265_p1 - zext_ln1496_5_fu_1299_p1);

assign ret_V_5_fu_1313_p2 = (zext_ln1496_fu_1265_p1 - zext_ln1496_6_fu_1309_p1);

assign ret_V_6_fu_1323_p2 = (zext_ln1496_fu_1265_p1 - zext_ln1496_7_fu_1319_p1);

assign ret_V_7_fu_1333_p2 = (zext_ln1496_fu_1265_p1 - zext_ln1496_8_fu_1329_p1);

assign ret_V_8_fu_1343_p2 = (zext_ln1496_fu_1265_p1 - zext_ln1496_9_fu_1339_p1);

assign ret_V_9_fu_1353_p2 = (zext_ln1496_fu_1265_p1 - zext_ln1496_10_fu_1349_p1);

assign ret_V_fu_2013_p2 = (zext_ln1496_reg_5379 - zext_ln1496_1_fu_2009_p1);

assign row_ind_V_30_cast_read_reg_5039 = row_ind_V_30_cast;

assign select_ln162_10_fu_2377_p3 = ((icmp_ln162_5_fu_2369_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_11_fu_2391_p3 = ((or_ln162_5_fu_2385_p2[0:0] == 1'b1) ? select_ln162_10_fu_2377_p3 : 2'd0);

assign select_ln162_12_fu_2439_p3 = ((icmp_ln162_6_fu_2431_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_13_fu_2453_p3 = ((or_ln162_6_fu_2447_p2[0:0] == 1'b1) ? select_ln162_12_fu_2439_p3 : 2'd0);

assign select_ln162_14_fu_2501_p3 = ((icmp_ln162_7_fu_2493_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_15_fu_2515_p3 = ((or_ln162_7_fu_2509_p2[0:0] == 1'b1) ? select_ln162_14_fu_2501_p3 : 2'd0);

assign select_ln162_1_fu_2087_p3 = ((or_ln162_fu_2081_p2[0:0] == 1'b1) ? select_ln162_fu_2073_p3 : 2'd0);

assign select_ln162_2_fu_2133_p3 = ((icmp_ln162_1_fu_2125_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_3_fu_2147_p3 = ((or_ln162_1_fu_2141_p2[0:0] == 1'b1) ? select_ln162_2_fu_2133_p3 : 2'd0);

assign select_ln162_4_fu_2193_p3 = ((icmp_ln162_2_fu_2185_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_5_fu_2207_p3 = ((or_ln162_2_fu_2201_p2[0:0] == 1'b1) ? select_ln162_4_fu_2193_p3 : 2'd0);

assign select_ln162_6_fu_2253_p3 = ((icmp_ln162_3_fu_2245_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_7_fu_2267_p3 = ((or_ln162_3_fu_2261_p2[0:0] == 1'b1) ? select_ln162_6_fu_2253_p3 : 2'd0);

assign select_ln162_8_fu_2315_p3 = ((icmp_ln162_4_fu_2307_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln162_9_fu_2329_p3 = ((or_ln162_4_fu_2323_p2[0:0] == 1'b1) ? select_ln162_8_fu_2315_p3 : 2'd0);

assign select_ln162_fu_2073_p3 = ((icmp_ln162_fu_2063_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_10_fu_2409_p3 = ((icmp_ln169_5_fu_2399_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_11_fu_2423_p3 = ((or_ln169_5_fu_2417_p2[0:0] == 1'b1) ? select_ln169_10_fu_2409_p3 : 2'd0);

assign select_ln169_12_fu_2471_p3 = ((icmp_ln169_6_fu_2461_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_13_fu_2485_p3 = ((or_ln169_6_fu_2479_p2[0:0] == 1'b1) ? select_ln169_12_fu_2471_p3 : 2'd0);

assign select_ln169_14_fu_2533_p3 = ((icmp_ln169_7_fu_2523_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_15_fu_2547_p3 = ((or_ln169_7_fu_2541_p2[0:0] == 1'b1) ? select_ln169_14_fu_2533_p3 : 2'd0);

assign select_ln169_1_fu_2117_p3 = ((or_ln169_fu_2111_p2[0:0] == 1'b1) ? select_ln169_fu_2103_p3 : 2'd0);

assign select_ln169_2_fu_2163_p3 = ((icmp_ln169_1_fu_2155_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_3_fu_2177_p3 = ((or_ln169_1_fu_2171_p2[0:0] == 1'b1) ? select_ln169_2_fu_2163_p3 : 2'd0);

assign select_ln169_4_fu_2223_p3 = ((icmp_ln169_2_fu_2215_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_5_fu_2237_p3 = ((or_ln169_2_fu_2231_p2[0:0] == 1'b1) ? select_ln169_4_fu_2223_p3 : 2'd0);

assign select_ln169_6_fu_2285_p3 = ((icmp_ln169_3_fu_2275_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_7_fu_2299_p3 = ((or_ln169_3_fu_2293_p2[0:0] == 1'b1) ? select_ln169_6_fu_2285_p3 : 2'd0);

assign select_ln169_8_fu_2347_p3 = ((icmp_ln169_4_fu_2337_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln169_9_fu_2361_p3 = ((or_ln169_4_fu_2355_p2[0:0] == 1'b1) ? select_ln169_8_fu_2347_p3 : 2'd0);

assign select_ln169_fu_2103_p3 = ((icmp_ln169_fu_2095_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign select_ln192_1_fu_2647_p3 = ((and_ln192_4_fu_2625_p2[0:0] == 1'b1) ? select_ln197_2_fu_2639_p3 : 4'd4);

assign select_ln192_fu_2587_p3 = ((and_ln192_1_fu_2573_p2[0:0] == 1'b1) ? select_ln197_fu_2579_p3 : 4'd7);

assign select_ln197_1_fu_2631_p3 = ((and_ln192_2_fu_2601_p2[0:0] == 1'b1) ? select_ln192_fu_2587_p3 : 4'd6);

assign select_ln197_2_fu_2639_p3 = ((and_ln192_3_fu_2613_p2[0:0] == 1'b1) ? select_ln197_1_fu_2631_p3 : 4'd5);

assign select_ln197_3_fu_2679_p3 = ((and_ln192_5_fu_2661_p2[0:0] == 1'b1) ? select_ln192_1_fu_2647_p3 : 4'd3);

assign select_ln197_fu_2579_p3 = ((and_ln192_fu_2561_p2[0:0] == 1'b1) ? 4'd9 : 4'd8);

assign select_ln202_fu_4680_p3 = ((and_ln202_2_fu_4675_p2[0:0] == 1'b1) ? core_fu_4664_p2 : 8'd0);

assign select_ln435_fu_4688_p3 = ((or_ln435_fu_4645_p2[0:0] == 1'b1) ? p_0_0_01084242_out_i : select_ln202_fu_4680_p3);

assign select_ln440_fu_4706_p3 = ((or_ln440_fu_4701_p2[0:0] == 1'b1) ? 8'd0 : select_ln435_fu_4688_p3);

assign select_ln49_1_fu_1403_p3 = ((icmp_ln49_1_fu_1397_p2[0:0] == 1'b1) ? ret_V_3_fu_1293_p2 : ret_V_4_fu_1303_p2);

assign select_ln49_2_fu_1431_p3 = ((icmp_ln49_2_fu_1425_p2[0:0] == 1'b1) ? ret_V_5_fu_1313_p2 : ret_V_6_fu_1323_p2);

assign select_ln49_3_fu_1459_p3 = ((icmp_ln49_3_fu_1453_p2[0:0] == 1'b1) ? ret_V_7_fu_1333_p2 : ret_V_8_fu_1343_p2);

assign select_ln49_4_fu_2823_p3 = ((icmp_ln49_4_reg_5517[0:0] == 1'b1) ? ret_V_9_reg_5469 : ret_V_10_reg_5481);

assign select_ln49_5_fu_2839_p3 = ((icmp_ln49_5_fu_2833_p2[0:0] == 1'b1) ? ret_V_11_fu_2022_p2 : ret_V_12_fu_2031_p2);

assign select_ln49_6_fu_2867_p3 = ((icmp_ln49_6_fu_2861_p2[0:0] == 1'b1) ? ret_V_13_fu_2040_p2 : ret_V_14_fu_2049_p2);

assign select_ln49_7_fu_2895_p3 = ((icmp_ln49_7_fu_2889_p2[0:0] == 1'b1) ? ret_V_15_fu_2058_p2 : ret_V_fu_2013_p2);

assign select_ln49_fu_1375_p3 = ((icmp_ln49_fu_1369_p2[0:0] == 1'b1) ? ret_V_1_fu_1273_p2 : ret_V_2_fu_1283_p2);

assign select_ln50_1_fu_1417_p3 = ((icmp_ln50_1_fu_1411_p2[0:0] == 1'b1) ? ret_V_3_fu_1293_p2 : ret_V_4_fu_1303_p2);

assign select_ln50_2_fu_1445_p3 = ((icmp_ln50_2_fu_1439_p2[0:0] == 1'b1) ? ret_V_5_fu_1313_p2 : ret_V_6_fu_1323_p2);

assign select_ln50_3_fu_1473_p3 = ((icmp_ln50_3_fu_1467_p2[0:0] == 1'b1) ? ret_V_7_fu_1333_p2 : ret_V_8_fu_1343_p2);

assign select_ln50_4_fu_2828_p3 = ((icmp_ln50_4_reg_5522[0:0] == 1'b1) ? ret_V_9_reg_5469 : ret_V_10_reg_5481);

assign select_ln50_5_fu_2853_p3 = ((icmp_ln50_5_fu_2847_p2[0:0] == 1'b1) ? ret_V_11_fu_2022_p2 : ret_V_12_fu_2031_p2);

assign select_ln50_6_fu_2881_p3 = ((icmp_ln50_6_fu_2875_p2[0:0] == 1'b1) ? ret_V_13_fu_2040_p2 : ret_V_14_fu_2049_p2);

assign select_ln50_7_fu_2909_p3 = ((icmp_ln50_7_fu_2903_p2[0:0] == 1'b1) ? ret_V_15_fu_2058_p2 : ret_V_fu_2013_p2);

assign select_ln50_fu_1389_p3 = ((icmp_ln50_fu_1383_p2[0:0] == 1'b1) ? ret_V_1_fu_1273_p2 : ret_V_2_fu_1283_p2);

assign select_ln54_1_fu_1527_p3 = ((icmp_ln54_1_fu_1521_p2[0:0] == 1'b1) ? select_ln49_1_fu_1403_p3 : select_ln49_2_fu_1431_p3);

assign select_ln54_2_fu_1555_p3 = ((icmp_ln54_2_fu_1549_p2[0:0] == 1'b1) ? select_ln49_2_fu_1431_p3 : select_ln49_3_fu_1459_p3);

assign select_ln54_3_fu_2922_p3 = ((icmp_ln54_3_fu_2917_p2[0:0] == 1'b1) ? select_ln49_3_reg_5505 : select_ln49_4_fu_2823_p3);

assign select_ln54_4_fu_2947_p3 = ((icmp_ln54_4_fu_2941_p2[0:0] == 1'b1) ? select_ln49_4_fu_2823_p3 : select_ln49_5_fu_2839_p3);

assign select_ln54_5_fu_2975_p3 = ((icmp_ln54_5_fu_2969_p2[0:0] == 1'b1) ? select_ln49_5_fu_2839_p3 : select_ln49_6_fu_2867_p3);

assign select_ln54_6_fu_3003_p3 = ((icmp_ln54_6_fu_2997_p2[0:0] == 1'b1) ? select_ln49_6_fu_2867_p3 : select_ln49_7_fu_2895_p3);

assign select_ln54_7_fu_3030_p3 = ((icmp_ln54_7_fu_3025_p2[0:0] == 1'b1) ? select_ln49_7_fu_2895_p3 : select_ln49_reg_5493);

assign select_ln54_fu_1499_p3 = ((icmp_ln54_fu_1493_p2[0:0] == 1'b1) ? select_ln49_fu_1375_p3 : select_ln49_1_fu_1403_p3);

assign select_ln55_1_fu_1541_p3 = ((icmp_ln55_1_fu_1535_p2[0:0] == 1'b1) ? select_ln50_1_fu_1417_p3 : select_ln50_2_fu_1445_p3);

assign select_ln55_2_fu_1569_p3 = ((icmp_ln55_2_fu_1563_p2[0:0] == 1'b1) ? select_ln50_2_fu_1445_p3 : select_ln50_3_fu_1473_p3);

assign select_ln55_3_fu_2934_p3 = ((icmp_ln55_3_fu_2929_p2[0:0] == 1'b1) ? select_ln50_3_reg_5511 : select_ln50_4_fu_2828_p3);

assign select_ln55_4_fu_2961_p3 = ((icmp_ln55_4_fu_2955_p2[0:0] == 1'b1) ? select_ln50_4_fu_2828_p3 : select_ln50_5_fu_2853_p3);

assign select_ln55_5_fu_2989_p3 = ((icmp_ln55_5_fu_2983_p2[0:0] == 1'b1) ? select_ln50_5_fu_2853_p3 : select_ln50_6_fu_2881_p3);

assign select_ln55_6_fu_3017_p3 = ((icmp_ln55_6_fu_3011_p2[0:0] == 1'b1) ? select_ln50_6_fu_2881_p3 : select_ln50_7_fu_2909_p3);

assign select_ln55_7_fu_3042_p3 = ((icmp_ln55_7_fu_3037_p2[0:0] == 1'b1) ? select_ln50_7_fu_2909_p3 : select_ln50_reg_5499);

assign select_ln55_fu_1513_p3 = ((icmp_ln55_fu_1507_p2[0:0] == 1'b1) ? select_ln50_fu_1389_p3 : select_ln50_1_fu_1417_p3);

assign select_ln59_1_fu_3064_p3 = ((icmp_ln59_1_fu_3059_p2[0:0] == 1'b1) ? select_ln54_1_reg_5541 : select_ln54_3_fu_2922_p3);

assign select_ln59_2_fu_3088_p3 = ((icmp_ln59_2_fu_3083_p2[0:0] == 1'b1) ? select_ln54_2_reg_5557 : select_ln54_4_fu_2947_p3);

assign select_ln59_3_fu_3113_p3 = ((icmp_ln59_3_fu_3107_p2[0:0] == 1'b1) ? select_ln54_3_fu_2922_p3 : select_ln54_5_fu_2975_p3);

assign select_ln59_4_fu_3141_p3 = ((icmp_ln59_4_fu_3135_p2[0:0] == 1'b1) ? select_ln54_4_fu_2947_p3 : select_ln54_6_fu_3003_p3);

assign select_ln59_5_fu_3169_p3 = ((icmp_ln59_5_fu_3163_p2[0:0] == 1'b1) ? select_ln54_5_fu_2975_p3 : select_ln54_7_fu_3030_p3);

assign select_ln59_6_fu_3196_p3 = ((icmp_ln59_6_fu_3191_p2[0:0] == 1'b1) ? select_ln54_6_fu_3003_p3 : select_ln54_reg_5527);

assign select_ln59_7_fu_3220_p3 = ((icmp_ln59_7_fu_3215_p2[0:0] == 1'b1) ? select_ln54_7_fu_3030_p3 : select_ln54_1_reg_5541);

assign select_ln59_fu_3049_p3 = ((icmp_ln59_reg_5571[0:0] == 1'b1) ? select_ln54_reg_5527 : select_ln54_2_reg_5557);

assign select_ln60_1_fu_3076_p3 = ((icmp_ln60_1_fu_3071_p2[0:0] == 1'b1) ? select_ln55_1_reg_5549 : select_ln55_3_fu_2934_p3);

assign select_ln60_2_fu_3100_p3 = ((icmp_ln60_2_fu_3095_p2[0:0] == 1'b1) ? select_ln55_2_reg_5564 : select_ln55_4_fu_2961_p3);

assign select_ln60_3_fu_3127_p3 = ((icmp_ln60_3_fu_3121_p2[0:0] == 1'b1) ? select_ln55_3_fu_2934_p3 : select_ln55_5_fu_2989_p3);

assign select_ln60_4_fu_3155_p3 = ((icmp_ln60_4_fu_3149_p2[0:0] == 1'b1) ? select_ln55_4_fu_2961_p3 : select_ln55_6_fu_3017_p3);

assign select_ln60_5_fu_3183_p3 = ((icmp_ln60_5_fu_3177_p2[0:0] == 1'b1) ? select_ln55_5_fu_2989_p3 : select_ln55_7_fu_3042_p3);

assign select_ln60_6_fu_3208_p3 = ((icmp_ln60_6_fu_3203_p2[0:0] == 1'b1) ? select_ln55_6_fu_3017_p3 : select_ln55_reg_5534);

assign select_ln60_7_fu_3232_p3 = ((icmp_ln60_7_fu_3227_p2[0:0] == 1'b1) ? select_ln55_7_fu_3042_p3 : select_ln55_1_reg_5549);

assign select_ln60_fu_3054_p3 = ((icmp_ln60_reg_5576[0:0] == 1'b1) ? select_ln55_reg_5534 : select_ln55_2_reg_5564);

assign select_ln76_10_fu_4294_p3 = ((icmp_ln76_10_fu_4290_p2[0:0] == 1'b1) ? select_ln59_5_reg_5796_pp0_iter7_reg : ret_V_10_reg_5481_pp0_iter7_reg);

assign select_ln76_12_fu_4358_p3 = ((icmp_ln76_12_fu_4354_p2[0:0] == 1'b1) ? select_ln59_6_reg_5812_pp0_iter7_reg : ret_V_12_reg_5606_pp0_iter7_reg);

assign select_ln76_14_fu_4501_p3 = ((icmp_ln76_14_fu_4497_p2[0:0] == 1'b1) ? select_ln59_7_reg_5828_pp0_iter8_reg : ret_V_14_reg_5622_pp0_iter8_reg);

assign select_ln76_2_fu_3308_p3 = ((icmp_ln76_2_fu_3303_p2[0:0] == 1'b1) ? select_ln59_1_fu_3064_p3 : ret_V_2_reg_5399);

assign select_ln76_4_fu_3670_p3 = ((icmp_ln76_4_fu_3666_p2[0:0] == 1'b1) ? select_ln59_2_reg_5748 : ret_V_4_reg_5419_pp0_iter5_reg);

assign select_ln76_6_fu_3942_p3 = ((icmp_ln76_6_reg_5923[0:0] == 1'b1) ? select_ln59_3_reg_5764_pp0_iter6_reg : ret_V_6_reg_5439_pp0_iter6_reg);

assign select_ln76_8_fu_4005_p3 = ((icmp_ln76_8_fu_4001_p2[0:0] == 1'b1) ? select_ln59_4_reg_5780_pp0_iter6_reg : ret_V_8_reg_5459_pp0_iter6_reg);

assign select_ln76_fu_3245_p3 = ((icmp_ln76_fu_3239_p2[0:0] == 1'b1) ? select_ln59_fu_3049_p3 : ret_V_fu_2013_p2);

assign select_ln77_10_fu_4326_p3 = ((icmp_ln77_10_fu_4322_p2[0:0] == 1'b1) ? select_ln59_5_reg_5796_pp0_iter7_reg : ret_V_3_reg_5409_pp0_iter7_reg);

assign select_ln77_12_fu_4378_p3 = ((icmp_ln77_12_fu_4374_p2[0:0] == 1'b1) ? select_ln59_6_reg_5812_pp0_iter7_reg : ret_V_5_reg_5429_pp0_iter7_reg);

assign select_ln77_14_fu_4533_p3 = ((icmp_ln77_14_fu_4529_p2[0:0] == 1'b1) ? select_ln59_7_reg_5828_pp0_iter8_reg : ret_V_7_reg_5449_pp0_iter8_reg);

assign select_ln77_2_fu_3325_p3 = ((icmp_ln77_2_fu_3319_p2[0:0] == 1'b1) ? select_ln59_1_fu_3064_p3 : ret_V_11_fu_2022_p2);

assign select_ln77_4_fu_3702_p3 = ((icmp_ln77_4_fu_3698_p2[0:0] == 1'b1) ? select_ln59_2_reg_5748 : ret_V_13_reg_5614);

assign select_ln77_6_fu_3973_p3 = ((icmp_ln77_6_fu_3969_p2[0:0] == 1'b1) ? select_ln59_3_reg_5764_pp0_iter6_reg : ret_V_15_reg_5630_pp0_iter6_reg);

assign select_ln77_8_fu_4033_p3 = ((icmp_ln77_8_fu_4029_p2[0:0] == 1'b1) ? select_ln59_4_reg_5780_pp0_iter6_reg : ret_V_1_reg_5389_pp0_iter6_reg);

assign select_ln77_fu_3278_p3 = ((icmp_ln77_fu_3273_p2[0:0] == 1'b1) ? select_ln59_fu_3049_p3 : ret_V_9_reg_5469);

assign select_ln91_11_fu_4450_p3 = ((icmp_ln91_12_fu_4446_p2[0:0] == 1'b1) ? select_ln60_6_reg_5820_pp0_iter7_reg : ret_V_12_reg_5606_pp0_iter7_reg);

assign select_ln91_13_fu_4578_p3 = ((icmp_ln91_14_fu_4574_p2[0:0] == 1'b1) ? select_ln60_7_reg_5836_pp0_iter8_reg : ret_V_14_reg_5622_pp0_iter8_reg);

assign select_ln91_1_fu_3343_p3 = ((icmp_ln91_fu_3337_p2[0:0] == 1'b1) ? select_ln60_fu_3054_p3 : ret_V_fu_2013_p2);

assign select_ln91_3_fu_3748_p3 = ((icmp_ln91_4_fu_3744_p2[0:0] == 1'b1) ? select_ln60_2_reg_5756 : ret_V_4_reg_5419_pp0_iter5_reg);

assign select_ln91_5_fu_4048_p3 = ((icmp_ln91_6_reg_5943[0:0] == 1'b1) ? select_ln60_3_reg_5772_pp0_iter6_reg : ret_V_6_reg_5439_pp0_iter6_reg);

assign select_ln91_7_fu_4095_p3 = ((icmp_ln91_8_fu_4091_p2[0:0] == 1'b1) ? select_ln60_4_reg_5788_pp0_iter6_reg : ret_V_8_reg_5459_pp0_iter6_reg);

assign select_ln91_9_fu_4402_p3 = ((icmp_ln91_10_fu_4398_p2[0:0] == 1'b1) ? select_ln60_5_reg_5804_pp0_iter7_reg : ret_V_10_reg_5481_pp0_iter7_reg);

assign select_ln91_fu_3394_p3 = ((icmp_ln91_2_fu_3389_p2[0:0] == 1'b1) ? select_ln60_1_fu_3076_p3 : ret_V_2_reg_5399);

assign select_ln92_11_fu_4466_p3 = ((icmp_ln92_12_fu_4462_p2[0:0] == 1'b1) ? select_ln60_6_reg_5820_pp0_iter7_reg : ret_V_5_reg_5429_pp0_iter7_reg);

assign select_ln92_13_fu_4602_p3 = ((icmp_ln92_14_fu_4598_p2[0:0] == 1'b1) ? select_ln60_7_reg_5836_pp0_iter8_reg : ret_V_7_reg_5449_pp0_iter8_reg);

assign select_ln92_1_fu_3368_p3 = ((icmp_ln92_fu_3363_p2[0:0] == 1'b1) ? select_ln60_fu_3054_p3 : ret_V_9_reg_5469);

assign select_ln92_3_fu_3772_p3 = ((icmp_ln92_4_fu_3768_p2[0:0] == 1'b1) ? select_ln60_2_reg_5756 : ret_V_13_reg_5614);

assign select_ln92_5_fu_4071_p3 = ((icmp_ln92_6_fu_4067_p2[0:0] == 1'b1) ? select_ln60_3_reg_5772_pp0_iter6_reg : ret_V_15_reg_5630_pp0_iter6_reg);

assign select_ln92_7_fu_4119_p3 = ((icmp_ln92_8_fu_4115_p2[0:0] == 1'b1) ? select_ln60_4_reg_5788_pp0_iter6_reg : ret_V_1_reg_5389_pp0_iter6_reg);

assign select_ln92_9_fu_4426_p3 = ((icmp_ln92_10_fu_4422_p2[0:0] == 1'b1) ? select_ln60_5_reg_5804_pp0_iter7_reg : ret_V_3_reg_5409_pp0_iter7_reg);

assign select_ln92_fu_3407_p3 = ((icmp_ln92_2_fu_3401_p2[0:0] == 1'b1) ? select_ln60_1_fu_3076_p3 : ret_V_11_fu_2022_p2);

assign select_ln94_fu_4658_p3 = ((icmp_ln94_fu_4654_p2[0:0] == 1'b1) ? a0_15_reg_6053 : sub_ln94_reg_6059);

assign spec_select492_read_reg_5074 = spec_select492;

assign spec_select496_read_reg_5064 = spec_select496;

assign spec_select500_read_reg_5054 = spec_select500;

assign src_buf_V_50_fu_1141_p3 = ((spec_select484[0:0] == 1'b1) ? tmp_4_reg_5332 : tmp_5_fu_1129_p9);

assign src_buf_V_51_fu_1159_p3 = ((spec_select488[0:0] == 1'b1) ? tmp_4_reg_5332 : tmp_8_fu_1147_p9);

assign src_buf_V_52_fu_1165_p3 = ((spec_select492[0:0] == 1'b1) ? tmp_4_reg_5332 : tmp_1_reg_5343);

assign src_buf_V_53_fu_1170_p3 = ((spec_select496[0:0] == 1'b1) ? tmp_4_reg_5332 : tmp_2_reg_5348);

assign src_buf_V_54_fu_1175_p3 = ((spec_select500[0:0] == 1'b1) ? tmp_4_reg_5332 : tmp_3_reg_5353);

assign src_buf_V_55_fu_1192_p3 = ((spec_select504[0:0] == 1'b1) ? tmp_4_reg_5332 : tmp_6_fu_1180_p9);

assign src_buf_V_56_fu_1210_p3 = ((spec_select508[0:0] == 1'b1) ? tmp_4_reg_5332 : tmp_7_fu_1198_p9);

assign src_buf_V_57_fu_1216_p3 = ((icmp_ln1027_2_reg_5177_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_56_fu_1210_p3 : src_buf_V_fu_336);

assign src_buf_V_58_fu_1223_p3 = ((icmp_ln1027_2_reg_5177_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_55_fu_1192_p3 : src_buf_V_19_fu_320);

assign src_buf_V_59_fu_1230_p3 = ((icmp_ln1027_2_reg_5177_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_54_fu_1175_p3 : src_buf_V_25_fu_300);

assign src_buf_V_60_fu_1237_p3 = ((icmp_ln1027_2_reg_5177_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_53_fu_1170_p3 : src_buf_V_35_fu_276);

assign src_buf_V_61_fu_1244_p3 = ((icmp_ln1027_2_reg_5177_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_52_fu_1165_p3 : src_buf_V_46_fu_252);

assign src_buf_V_62_fu_1251_p3 = ((icmp_ln1027_2_reg_5177_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_51_fu_1159_p3 : src_buf_V_41_fu_228);

assign src_buf_V_63_fu_1258_p3 = ((icmp_ln1027_2_reg_5177_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_50_fu_1141_p3 : src_buf_V_34_fu_208);

assign src_buf_V_64_fu_3438_p3 = ((cmp_i_i_i_reg_5243_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_V_63_reg_5373 : src_buf_V_32_fu_200);

assign src_buf_V_65_fu_3433_p3 = ((cmp_i_i_i_reg_5243_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_V_63_reg_5373 : src_buf_V_33_load_1_reg_5581);

assign src_buf_V_66_fu_1834_p3 = ((cmp_i_i_i_reg_5243_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_63_fu_1258_p3 : src_buf_V_34_fu_208);

assign src_buf_V_67_fu_3428_p3 = ((cmp_i_i_i_reg_5243_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_V_62_reg_5368 : src_buf_V_38_load_reg_5586);

assign src_buf_V_68_fu_1827_p3 = ((cmp_i_i_i_reg_5243_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_62_fu_1251_p3 : src_buf_V_39_fu_220);

assign src_buf_V_69_fu_1820_p3 = ((cmp_i_i_i_reg_5243_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_62_fu_1251_p3 : src_buf_V_40_fu_224);

assign src_buf_V_70_fu_1813_p3 = ((cmp_i_i_i_reg_5243_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_62_fu_1251_p3 : src_buf_V_41_fu_228);

assign src_buf_V_71_fu_1806_p3 = ((cmp_i_i_i_reg_5243_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_61_fu_1244_p3 : src_buf_V_44_fu_236);

assign src_buf_V_72_fu_1799_p3 = ((cmp_i_i_i_reg_5243_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_61_fu_1244_p3 : src_buf_V_45_fu_240);

assign src_buf_V_73_fu_1792_p3 = ((cmp_i_i_i_reg_5243_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_61_fu_1244_p3 : src_buf_V_42_fu_244);

assign src_buf_V_74_fu_1785_p3 = ((cmp_i_i_i_reg_5243_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_61_fu_1244_p3 : src_buf_V_36_fu_248);

assign src_buf_V_75_fu_1778_p3 = ((cmp_i_i_i_reg_5243_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_61_fu_1244_p3 : src_buf_V_46_fu_252);

assign src_buf_V_76_fu_3423_p3 = ((cmp_i_i_i_reg_5243_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_V_60_reg_5363 : src_buf_V_29_load_reg_5591);

assign src_buf_V_77_fu_1771_p3 = ((cmp_i_i_i_reg_5243_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_60_fu_1237_p3 : src_buf_V_28_fu_264);

assign src_buf_V_78_fu_1764_p3 = ((cmp_i_i_i_reg_5243_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_60_fu_1237_p3 : src_buf_V_27_fu_268);

assign src_buf_V_79_fu_1757_p3 = ((cmp_i_i_i_reg_5243_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_60_fu_1237_p3 : src_buf_V_26_fu_272);

assign src_buf_V_80_fu_1750_p3 = ((cmp_i_i_i_reg_5243_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_60_fu_1237_p3 : src_buf_V_35_fu_276);

assign src_buf_V_81_fu_3418_p3 = ((cmp_i_i_i_reg_5243_pp0_iter4_reg[0:0] == 1'b1) ? src_buf_V_59_reg_5358 : src_buf_V_23_load_reg_5596);

assign src_buf_V_82_fu_1743_p3 = ((cmp_i_i_i_reg_5243_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_59_fu_1230_p3 : src_buf_V_22_fu_288);

assign src_buf_V_83_fu_1736_p3 = ((cmp_i_i_i_reg_5243_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_59_fu_1230_p3 : src_buf_V_21_fu_292);

assign src_buf_V_84_fu_1729_p3 = ((cmp_i_i_i_reg_5243_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_59_fu_1230_p3 : src_buf_V_20_fu_296);

assign src_buf_V_85_fu_1722_p3 = ((cmp_i_i_i_reg_5243_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_59_fu_1230_p3 : src_buf_V_25_fu_300);

assign src_buf_V_86_fu_1715_p3 = ((cmp_i_i_i_reg_5243_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_58_fu_1223_p3 : src_buf_V_17_fu_308);

assign src_buf_V_87_fu_1708_p3 = ((cmp_i_i_i_reg_5243_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_58_fu_1223_p3 : src_buf_V_16_fu_312);

assign src_buf_V_88_fu_1701_p3 = ((cmp_i_i_i_reg_5243_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_58_fu_1223_p3 : src_buf_V_15_fu_316);

assign src_buf_V_89_fu_1694_p3 = ((cmp_i_i_i_reg_5243_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_58_fu_1223_p3 : src_buf_V_19_fu_320);

assign src_buf_V_90_fu_1687_p3 = ((cmp_i_i_i_reg_5243_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_57_fu_1216_p3 : src_buf_V_48_fu_328);

assign src_buf_V_91_fu_1680_p3 = ((cmp_i_i_i_reg_5243_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_57_fu_1216_p3 : src_buf_V_49_fu_332);

assign src_buf_V_92_fu_1673_p3 = ((cmp_i_i_i_reg_5243_pp0_iter3_reg[0:0] == 1'b1) ? src_buf_V_57_fu_1216_p3 : src_buf_V_fu_336);

assign sub_ln94_fu_4630_p2 = (8'd0 - b0_16_fu_4622_p3);

assign tmp_4_fu_1013_p8 = tmp_s_fu_997_p9[2:0];

assign trunc_ln76_1_fu_3315_p1 = select_ln76_2_fu_3308_p3[7:0];

assign trunc_ln76_2_fu_3682_p1 = select_ln76_4_fu_3670_p3[7:0];

assign trunc_ln76_3_fu_3953_p1 = select_ln76_6_fu_3942_p3[7:0];

assign trunc_ln76_4_fu_4017_p1 = select_ln76_8_fu_4005_p3[7:0];

assign trunc_ln76_5_fu_4306_p1 = select_ln76_10_fu_4294_p3[7:0];

assign trunc_ln76_6_fu_4370_p1 = select_ln76_12_fu_4358_p3[7:0];

assign trunc_ln76_7_fu_4513_p1 = select_ln76_14_fu_4501_p3[7:0];

assign trunc_ln76_fu_3258_p1 = select_ln76_fu_3245_p3[7:0];

assign trunc_ln77_1_fu_3333_p1 = select_ln77_2_fu_3325_p3[7:0];

assign trunc_ln77_2_fu_3714_p1 = select_ln77_4_fu_3702_p3[7:0];

assign trunc_ln77_3_fu_3985_p1 = select_ln77_6_fu_3973_p3[7:0];

assign trunc_ln77_4_fu_4039_p1 = select_ln77_8_fu_4033_p3[7:0];

assign trunc_ln77_5_fu_4338_p1 = select_ln77_10_fu_4326_p3[7:0];

assign trunc_ln77_6_fu_4384_p1 = select_ln77_12_fu_4378_p3[7:0];

assign trunc_ln77_7_fu_4545_p1 = select_ln77_14_fu_4533_p3[7:0];

assign trunc_ln77_fu_3291_p1 = select_ln77_fu_3278_p3[7:0];

assign trunc_ln92_1_fu_4618_p1 = select_ln92_13_fu_4602_p3[7:0];

assign trunc_ln92_fu_4614_p1 = b0_15_fu_4590_p3[7:0];

assign xor_ln1031_fu_4696_p2 = (icmp_ln1031_1_reg_5193_pp0_iter9_reg ^ 1'd1);

assign xor_ln435_fu_4640_p2 = (1'd1 ^ and_ln435_reg_5237_pp0_iter9_reg);

assign zext_ln1027_2_fu_917_p1 = ap_sig_allocacmp_col_V;

assign zext_ln1027_fu_913_p1 = ap_sig_allocacmp_col_V;

assign zext_ln1496_10_fu_1349_p1 = src_buf_V_47_fu_324;

assign zext_ln1496_11_fu_1359_p1 = src_buf_V_18_fu_304;

assign zext_ln1496_12_fu_2018_p1 = src_buf_V_24_fu_280;

assign zext_ln1496_13_fu_2027_p1 = src_buf_V_30_fu_256;

assign zext_ln1496_14_fu_2036_p1 = src_buf_V_43_fu_232;

assign zext_ln1496_15_fu_2045_p1 = src_buf_V_37_fu_212;

assign zext_ln1496_16_fu_2054_p1 = src_buf_V_31_fu_196;

assign zext_ln1496_1_fu_2009_p1 = src_buf_V_32_fu_200;

assign zext_ln1496_2_fu_1269_p1 = src_buf_V_33_fu_204;

assign zext_ln1496_3_fu_1279_p1 = src_buf_V_41_fu_228;

assign zext_ln1496_4_fu_1289_p1 = src_buf_V_61_fu_1244_p3;

assign zext_ln1496_5_fu_1299_p1 = src_buf_V_60_fu_1237_p3;

assign zext_ln1496_6_fu_1309_p1 = src_buf_V_59_fu_1230_p3;

assign zext_ln1496_7_fu_1319_p1 = src_buf_V_19_fu_320;

assign zext_ln1496_8_fu_1329_p1 = src_buf_V_49_fu_332;

assign zext_ln1496_9_fu_1339_p1 = src_buf_V_48_fu_328;

assign zext_ln1496_fu_1265_p1 = src_buf_V_27_fu_268;

assign zext_ln186_fu_3792_p1 = count_10_reg_5893;

assign zext_ln541_fu_962_p1 = col_V_reg_5165;

assign zext_ln76_1_fu_3662_p1 = a0_3_fu_3655_p3;

assign zext_ln76_2_fu_3938_p1 = a0_5_fu_3933_p3;

assign zext_ln76_3_fu_3997_p1 = a0_7_fu_3989_p3;

assign zext_ln76_4_fu_4286_p1 = a0_9_fu_4280_p3;

assign zext_ln76_5_fu_4350_p1 = a0_11_fu_4342_p3;

assign zext_ln76_6_fu_4493_p1 = a0_13_fu_4486_p3;

assign zext_ln76_fu_3632_p1 = a0_1_reg_5844;

assign zext_ln77_1_fu_3646_p1 = a0_2_fu_3640_p3;

assign zext_ln77_2_fu_3694_p1 = a0_4_fu_3686_p3;

assign zext_ln77_3_fu_3965_p1 = a0_6_fu_3957_p3;

assign zext_ln77_4_fu_4272_p1 = a0_8_reg_5974;

assign zext_ln77_5_fu_4318_p1 = a0_10_fu_4310_p3;

assign zext_ln77_6_fu_4477_p1 = a0_12_fu_4472_p3;

assign zext_ln77_7_fu_4525_p1 = a0_14_fu_4517_p3;

assign zext_ln77_fu_3269_p1 = a0_fu_3262_p3;

always @ (posedge ap_clk) begin
    p_threshold_cast_cast_reg_5144[8] <= 1'b0;
    zext_ln1496_reg_5379[8] <= 1'b0;
end

endmodule //fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop
