Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /media/duncan/Data/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot seq_rec_Testbench_behav xil_defaultlib.seq_rec_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.QCS_default
Compiling module xil_defaultlib.encoding_sequencer
Compiling module xil_defaultlib.seq_rec_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_rec_Testbench_behav
