
---------- Begin Simulation Statistics ----------
final_tick                                 1101454000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 166172                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406828                       # Number of bytes of host memory used
host_op_rate                                   289414                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.59                       # Real time elapsed on the host
host_tick_rate                               87480977                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2092220                       # Number of instructions simulated
sim_ops                                       3643945                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001101                       # Number of seconds simulated
sim_ticks                                  1101454000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               436522                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24231                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            467411                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             240697                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          436522                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           195825                       # Number of indirect misses.
system.cpu.branchPred.lookups                  494321                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11708                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12015                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2397968                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1952957                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24365                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     350200                       # Number of branches committed
system.cpu.commit.bw_lim_events                603241                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             751                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          889037                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2092220                       # Number of instructions committed
system.cpu.commit.committedOps                3643945                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2353865                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.548069                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.723037                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1159696     49.27%     49.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       184084      7.82%     57.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       173635      7.38%     64.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       233209      9.91%     74.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       603241     25.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2353865                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      76586                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9831                       # Number of function calls committed.
system.cpu.commit.int_insts                   3586870                       # Number of committed integer instructions.
system.cpu.commit.loads                        498156                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20504      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2865820     78.65%     79.21% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1965      0.05%     79.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37399      1.03%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2981      0.08%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1232      0.03%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6216      0.17%     80.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11694      0.32%     80.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12638      0.35%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7690      0.21%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1112      0.03%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          478594     13.13%     94.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         164261      4.51%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19562      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12277      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3643945                       # Class of committed instruction
system.cpu.commit.refs                         674694                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2092220                       # Number of Instructions Simulated
system.cpu.committedOps                       3643945                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.316131                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.316131                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8250                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33417                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49372                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4680                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1027287                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4749372                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   300095                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1155299                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24442                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89101                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      581556                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2113                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      195825                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           150                       # TLB misses on write requests
system.cpu.fetch.Branches                      494321                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    244559                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2235728                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4579                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2862372                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  161                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           887                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48884                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179516                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             335000                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             252405                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.039488                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2596224                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.935229                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930324                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1233562     47.51%     47.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    76653      2.95%     50.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59540      2.29%     52.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    77322      2.98%     55.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1149147     44.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2596224                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    125168                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    68599                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    219729600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    219729600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    219729600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    219729200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    219729200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    219729200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8648800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8648400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       572400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       572000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       572000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       571600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4686400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4744800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4709200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4665600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     79253600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     79184000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     79205600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     79264400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1673675200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          157412                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28861                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   380556                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.516584                       # Inst execution rate
system.cpu.iew.exec_refs                       779078                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     195797                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  695517                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                614426                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                952                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               629                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               206651                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4532940                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                583281                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34717                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4176119                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3199                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7468                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24442                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 13588                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           625                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40004                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          268                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116268                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30112                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             92                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20627                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8234                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5840114                       # num instructions consuming a value
system.cpu.iew.wb_count                       4154089                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567557                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3314595                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.508583                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4160989                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6468761                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3584953                       # number of integer regfile writes
system.cpu.ipc                               0.759803                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.759803                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26648      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3295942     78.27%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1994      0.05%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41249      0.98%     79.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4443      0.11%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1277      0.03%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6804      0.16%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15541      0.37%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14332      0.34%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8231      0.20%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2107      0.05%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               568303     13.50%     94.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              184714      4.39%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25529      0.61%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13725      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4210839                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   93334                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              188032                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        89886                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             134998                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4090857                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10848907                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4064203                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5287015                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4531791                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4210839                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1149                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          888984                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19040                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            398                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1328427                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2596224                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.621909                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.668779                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1172201     45.15%     45.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              176899      6.81%     51.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              305316     11.76%     63.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              343924     13.25%     76.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              597884     23.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2596224                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.529192                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      244711                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           403                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             12407                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4552                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               614426                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              206651                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1576273                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    693                       # number of misc regfile writes
system.cpu.numCycles                          2753636                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  840329                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4980987                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               41                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47893                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   350555                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15826                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5293                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12211566                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4674247                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6378357                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1185643                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  75616                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24442                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                175706                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1397347                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            160611                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7418186                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19549                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                887                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    207279                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            943                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6283606                       # The number of ROB reads
system.cpu.rob.rob_writes                     9309210                       # The number of ROB writes
system.cpu.timesIdled                            1603                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18575                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          434                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38426                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              434                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          719                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            719                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              137                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9452                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23023                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1101454000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12231                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1338                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8114                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1340                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1340                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12231                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       954176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       954176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  954176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13571                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13571    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13571                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11377697                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29431903                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1101454000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17763                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4127                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23981                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1017                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2090                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2090                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17763                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8234                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50042                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58276                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       180992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1267904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1448896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10555                       # Total snoops (count)
system.l2bus.snoopTraffic                       85824                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30405                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014702                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120357                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29958     98.53%     98.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                      447      1.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30405                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20426799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19050219                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3398397                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1101454000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1101454000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       241027                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           241027                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       241027                       # number of overall hits
system.cpu.icache.overall_hits::total          241027                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3531                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3531                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3531                       # number of overall misses
system.cpu.icache.overall_misses::total          3531                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    174829200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    174829200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    174829200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    174829200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       244558                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       244558                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       244558                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       244558                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014438                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014438                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014438                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014438                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49512.659303                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49512.659303                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49512.659303                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49512.659303                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          700                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          700                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          700                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          700                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2831                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2831                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2831                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2831                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    141678400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    141678400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    141678400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    141678400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011576                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011576                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011576                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011576                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50045.354998                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50045.354998                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50045.354998                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50045.354998                       # average overall mshr miss latency
system.cpu.icache.replacements                   2575                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       241027                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          241027                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3531                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3531                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    174829200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    174829200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       244558                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       244558                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014438                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014438                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49512.659303                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49512.659303                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          700                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          700                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2831                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2831                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    141678400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    141678400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011576                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011576                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50045.354998                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50045.354998                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1101454000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1101454000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.491489                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              228153                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2575                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.603107                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.491489                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990201                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990201                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            491947                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           491947                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1101454000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1101454000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1101454000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       681825                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           681825                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       681825                       # number of overall hits
system.cpu.dcache.overall_hits::total          681825                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35094                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35094                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35094                       # number of overall misses
system.cpu.dcache.overall_misses::total         35094                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1702530800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1702530800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1702530800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1702530800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       716919                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       716919                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       716919                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       716919                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048951                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048951                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048951                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048951                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48513.443894                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48513.443894                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48513.443894                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48513.443894                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29395                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           98                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               772                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.076425                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           98                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1888                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2789                       # number of writebacks
system.cpu.dcache.writebacks::total              2789                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22492                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22492                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22492                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22492                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12602                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4420                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17022                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    581418800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    581418800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    581418800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    246604472                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    828023272                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017578                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017578                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017578                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023743                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46137.025869                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46137.025869                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46137.025869                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55792.866968                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48644.299847                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15998                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       507387                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          507387                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32970                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32970                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1597708000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1597708000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       540357                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       540357                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061015                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061015                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48459.447983                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48459.447983                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22457                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22457                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10513                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10513                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    479673200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    479673200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019456                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019456                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45626.671740                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45626.671740                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       174438                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         174438                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2124                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2124                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104822800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104822800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       176562                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       176562                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49351.600753                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49351.600753                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2089                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2089                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101745600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101745600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011832                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011832                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48705.409287                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48705.409287                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4420                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4420                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    246604472                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    246604472                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55792.866968                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55792.866968                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1101454000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1101454000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.819128                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633865                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15998                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.621515                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   743.424512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   234.394616                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.726001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.228901                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954901                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          229                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          795                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          469                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          288                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.223633                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.776367                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1450860                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1450860                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1101454000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             891                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4943                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1022                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6856                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            891                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4943                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1022                       # number of overall hits
system.l2cache.overall_hits::total               6856                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1937                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7659                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3398                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12994                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1937                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7659                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3398                       # number of overall misses
system.l2cache.overall_misses::total            12994                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    130765600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    524488800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    235496505                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    890750905                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    130765600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    524488800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    235496505                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    890750905                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2828                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12602                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4420                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19850                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2828                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12602                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4420                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19850                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.684936                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.607761                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.768778                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.654610                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.684936                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.607761                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.768778                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.654610                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67509.344347                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68480.062671                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69304.445262                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68550.939280                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67509.344347                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68480.062671                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69304.445262                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68550.939280                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    9                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1338                       # number of writebacks
system.l2cache.writebacks::total                 1338                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           10                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           15                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             25                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           10                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           15                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            25                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1937                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7649                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3383                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12969                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1937                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7649                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3383                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          602                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13571                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    115269600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    463027600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    207923324                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    786220524                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    115269600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    463027600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    207923324                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     35914621                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    822135145                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.684936                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.606967                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.765385                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.653350                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.684936                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.606967                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.765385                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.683678                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59509.344347                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60534.396653                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61461.224948                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60623.064539                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59509.344347                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60534.396653                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61461.224948                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59658.838870                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60580.292167                       # average overall mshr miss latency
system.l2cache.replacements                      9535                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2789                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2789                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2789                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2789                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          351                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          351                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          602                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          602                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     35914621                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     35914621                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59658.838870                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59658.838870                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          748                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              748                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1342                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1342                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92966400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92966400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2090                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2090                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.642105                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.642105                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69274.515648                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69274.515648                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1340                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1340                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82195600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82195600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.641148                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.641148                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        61340                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        61340                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          891                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4195                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1022                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6108                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1937                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6317                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3398                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11652                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    130765600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    431522400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    235496505                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    797784505                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2828                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10512                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4420                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17760                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.684936                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.600932                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.768778                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.656081                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67509.344347                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68311.287003                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69304.445262                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68467.602558                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           23                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1937                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6309                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3383                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11629                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    115269600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    380832000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    207923324                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    704024924                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.684936                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.600171                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.765385                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.654786                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59509.344347                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60363.290537                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61461.224948                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60540.452661                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1101454000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1101454000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3721.042176                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26107                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9535                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.738018                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.807179                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   286.433483                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2372.598479                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   898.141002                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   151.062034                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003127                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.069930                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.579248                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.219273                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036880                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.908458                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1130                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2966                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          142                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          979                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          893                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1993                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.275879                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.724121                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               320943                       # Number of tag accesses
system.l2cache.tags.data_accesses              320943                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1101454000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          123968                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          489536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       216512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        38528                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              868544                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       123968                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         123968                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85632                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85632                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1937                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7649                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3383                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          602                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13571                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1338                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1338                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          112549412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          444445251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    196569262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     34979218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              788543144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     112549412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         112549412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        77744509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              77744509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        77744509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         112549412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         444445251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    196569262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     34979218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             866287653                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1126490400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                8909434                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407852                       # Number of bytes of host memory used
host_op_rate                                 15637912                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.24                       # Real time elapsed on the host
host_tick_rate                              105044075                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2122787                       # Number of instructions simulated
sim_ops                                       3726941                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000025                       # Number of seconds simulated
sim_ticks                                    25036400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 8818                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               390                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             10159                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6944                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8818                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1874                       # Number of indirect misses.
system.cpu.branchPred.lookups                   10651                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      83                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          203                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    112724                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    32574                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               390                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       8019                       # Number of branches committed
system.cpu.commit.bw_lim_events                  4848                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           13379                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                30567                       # Number of instructions committed
system.cpu.commit.committedOps                  82996                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        57046                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.454896                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.071544                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         4990      8.75%      8.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        36955     64.78%     73.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         4110      7.20%     80.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         6143     10.77%     91.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         4848      8.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        57046                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        422                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   24                       # Number of function calls committed.
system.cpu.commit.int_insts                     77128                       # Number of committed integer instructions.
system.cpu.commit.loads                           710                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         5704      6.87%      6.87% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            47684     57.45%     64.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     64.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            28361     34.17%     98.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             20      0.02%     98.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     98.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.04%     98.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     98.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     98.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     98.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     98.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     98.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.03%     98.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     98.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              41      0.05%     98.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     98.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.06%     98.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.03%     98.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     98.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     98.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            29      0.03%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     98.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             588      0.71%     99.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            239      0.29%     99.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.15%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             82996                       # Class of committed instruction
system.cpu.commit.refs                           1021                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       30567                       # Number of Instructions Simulated
system.cpu.committedOps                         82996                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.047666                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.047666                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           32                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           32                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 28674                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  99956                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     6435                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     12094                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    390                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 13037                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1089                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         451                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       10651                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       957                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         58714                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    60                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          40424                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     780                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.170168                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               1526                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               7027                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.645844                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              60630                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.780455                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.944396                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    32064     52.88%     52.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1142      1.88%     54.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      857      1.41%     56.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1175      1.94%     58.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    25392     41.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                60630                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       913                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      588                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      3409600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      3409600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      3409200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      3409600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      3409600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      3409600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      5714800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      5714800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        35200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        35600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        35600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        35600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       165600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       165200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       162000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       167600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       32726000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1961                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  458                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     8262                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.394577                       # Inst execution rate
system.cpu.iew.exec_refs                         1529                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        451                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    4501                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  1281                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 4                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  591                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               96375                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1078                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               329                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 87288                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    390                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    19                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               56                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          571                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          281                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          304                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            154                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    282142                       # num instructions consuming a value
system.cpu.iew.wb_count                         87157                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.262921                       # average fanout of values written-back
system.cpu.iew.wb_producers                     74181                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.392485                       # insts written-back per cycle
system.cpu.iew.wb_sent                          87207                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   230069                       # number of integer regfile reads
system.cpu.int_regfile_writes                  134869                       # number of integer regfile writes
system.cpu.ipc                               0.488361                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.488361                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              5802      6.62%      6.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 51144     58.37%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 28574     32.61%     97.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  60      0.07%     97.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     97.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.04%     97.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     97.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     97.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     97.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     97.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     97.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   39      0.04%     97.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     97.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  124      0.14%     97.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     97.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   95      0.11%     98.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  38      0.04%     98.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     98.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     98.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 59      0.07%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                  862      0.98%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 418      0.48%     99.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             293      0.33%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             77      0.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  87617                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     821                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1664                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          716                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1770                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  80994                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             234394                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        86441                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            107984                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      96354                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     87617                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           13379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               194                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        40601                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         60630                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.445110                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.073791                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                6783     11.19%     11.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               34800     57.40%     68.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               10284     16.96%     85.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2803      4.62%     90.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                5960      9.83%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           60630                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.399834                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         957                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                23                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               18                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 1281                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 591                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    7161                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            62591                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    4787                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                162634                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  21657                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    11031                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     38                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     6                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                397519                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  98478                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              189052                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     20301                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    304                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    390                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 23613                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    26417                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1723                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           260291                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            508                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 59                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     30943                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       148573                       # The number of ROB reads
system.cpu.rob.rob_writes                      196344                       # The number of ROB writes
system.cpu.timesIdled                              18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           67                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            134                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                6                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           38                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            81                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     25036400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 43                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict               31                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            43                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                43                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      43    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  43                       # Request fanout histogram
system.membus.reqLayer2.occupancy               43602                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy              92498                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     25036400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  67                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            18                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                92                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             67                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           84                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     201                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                43                       # Total snoops (count)
system.l2bus.snoopTraffic                         448                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                110                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.054545                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.228130                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      104     94.55%     94.55% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      5.45%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  110                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               46800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                63994                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               33600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        25036400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     25036400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          923                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              923                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          923                       # number of overall hits
system.cpu.icache.overall_hits::total             923                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           34                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             34                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           34                       # number of overall misses
system.cpu.icache.overall_misses::total            34                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1815200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1815200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1815200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1815200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          957                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          957                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          957                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          957                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.035528                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.035528                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.035528                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.035528                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53388.235294                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53388.235294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53388.235294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53388.235294                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            6                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           28                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1524400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1524400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1524400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1524400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.029258                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.029258                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.029258                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.029258                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 54442.857143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54442.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 54442.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54442.857143                       # average overall mshr miss latency
system.cpu.icache.replacements                     28                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          923                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             923                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           34                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            34                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1815200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1815200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          957                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          957                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.035528                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.035528                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53388.235294                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53388.235294                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1524400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1524400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.029258                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.029258                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 54442.857143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54442.857143                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     25036400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     25036400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 821                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                28                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             29.321429                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          227                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              1942                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             1942                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     25036400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     25036400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     25036400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         1265                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1265                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         1265                       # number of overall hits
system.cpu.dcache.overall_hits::total            1265                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           76                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             76                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           76                       # number of overall misses
system.cpu.dcache.overall_misses::total            76                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3721200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3721200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3721200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3721200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         1341                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1341                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         1341                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1341                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.056674                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.056674                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.056674                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.056674                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48963.157895                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48963.157895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48963.157895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48963.157895                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 3                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           43                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           43                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           43                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           43                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           33                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           33                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            6                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1298000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1298000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1298000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       302394                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1600394                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024609                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024609                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024609                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029083                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39333.333333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39333.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39333.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        50399                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41035.743590                       # average overall mshr miss latency
system.cpu.dcache.replacements                     39                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          954                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             954                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           76                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            76                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3721200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3721200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1030                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1030                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.073786                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.073786                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48963.157895                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48963.157895                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           43                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           33                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1298000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1298000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032039                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032039                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39333.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39333.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          311                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          311                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            6                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            6                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       302394                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       302394                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        50399                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total        50399                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     25036400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     25036400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2383                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                39                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             61.102564                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   797.819655                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   226.180345                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.779121                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.220879                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          226                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          798                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          437                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          361                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.220703                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              2721                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             2721                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     25036400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               6                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              16                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  24                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              6                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             16                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            2                       # number of overall hits
system.l2cache.overall_hits::total                 24                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            22                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            17                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                43                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           22                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           17                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            4                       # number of overall misses
system.l2cache.overall_misses::total               43                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1440400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1124000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       282397                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2846797                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1440400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1124000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       282397                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2846797                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           33                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            6                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              67                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           33                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            6                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             67                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.785714                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.515152                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.666667                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.641791                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.785714                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.515152                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.666667                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.641791                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65472.727273                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66117.647059                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 70599.250000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66204.581395                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65472.727273                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66117.647059                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 70599.250000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66204.581395                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              7                       # number of writebacks
system.l2cache.writebacks::total                    7                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           22                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           22                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1264400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       988000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       250397                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2502797                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1264400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       988000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       250397                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2502797                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.785714                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.515152                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.666667                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.641791                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.785714                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.515152                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.666667                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.641791                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57472.727273                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58117.647059                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62599.250000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58204.581395                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57472.727273                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58117.647059                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62599.250000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58204.581395                       # average overall mshr miss latency
system.l2cache.replacements                        43                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           16                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           24                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           22                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           43                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1440400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1124000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       282397                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2846797                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           33                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           67                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.785714                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.515152                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.666667                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.641791                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65472.727273                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66117.647059                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 70599.250000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66204.581395                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           22                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           43                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1264400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       988000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       250397                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2502797                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.785714                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.515152                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.666667                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.641791                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57472.727273                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58117.647059                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62599.250000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58204.581395                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     25036400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     25036400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    102                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   43                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.372093                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    36.226119                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1040.014411                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1902.736000                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   972.871339                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   144.152130                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008844                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.253910                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.464535                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.237517                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035193                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1117                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2979                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          120                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          993                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          763                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2165                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.272705                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.727295                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1115                       # Number of tag accesses
system.l2cache.tags.data_accesses                1115                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     25036400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1408                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1408                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          448                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              448                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               22                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   43                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             7                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   7                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           56238117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           43456727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     10225112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              109919957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      56238117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          56238117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        17893946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              17893946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        17893946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          56238117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          43456727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     10225112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             127813903                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1157382800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                7699476                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412972                       # Number of bytes of host memory used
host_op_rate                                 13534848                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.28                       # Real time elapsed on the host
host_tick_rate                              110827401                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2145400                       # Number of instructions simulated
sim_ops                                       3772541                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000031                       # Number of seconds simulated
sim_ticks                                    30892400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 8253                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1128                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7878                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2434                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8253                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5819                       # Number of indirect misses.
system.cpu.branchPred.lookups                    8981                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     425                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          960                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     29059                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    19406                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1150                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4318                       # Number of branches committed
system.cpu.commit.bw_lim_events                  6834                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             173                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           23609                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                22613                       # Number of instructions committed
system.cpu.commit.committedOps                  45600                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        47820                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.953576                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.491066                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        31160     65.16%     65.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         4045      8.46%     73.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3124      6.53%     80.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2657      5.56%     85.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6834     14.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        47820                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       3427                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  254                       # Number of function calls committed.
system.cpu.commit.int_insts                     44140                       # Number of committed integer instructions.
system.cpu.commit.loads                          7059                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          426      0.93%      0.93% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            32502     71.28%     72.21% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              12      0.03%     72.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              310      0.68%     72.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            188      0.41%     73.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            304      0.67%     74.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             150      0.33%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             245      0.54%     74.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             332      0.73%     75.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            230      0.50%     76.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           158      0.35%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            6001     13.16%     89.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2960      6.49%     96.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1058      2.32%     98.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          724      1.59%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             45600                       # Class of committed instruction
system.cpu.commit.refs                          10743                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       22613                       # Number of Instructions Simulated
system.cpu.committedOps                         45600                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.415336                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.415336                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           59                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          161                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          280                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            20                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 21989                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  78249                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11060                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     18748                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1156                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1672                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        9342                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           111                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4586                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                        8981                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4884                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         40342                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   376                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          42871                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           142                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2312                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.116288                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12954                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2859                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.555101                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              54625                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.598865                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.901347                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    30957     56.67%     56.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1212      2.22%     58.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1246      2.28%     61.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1206      2.21%     63.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20004     36.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                54625                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      4821                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3077                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2932800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2932800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2933200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2933200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2932800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2932800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        72000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        71600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        66400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        66800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        66400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        66400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       164000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       164000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       165200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       164400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1447600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1441600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1437200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1438800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       24430000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22606                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1425                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     5383                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.780800                       # Inst execution rate
system.cpu.iew.exec_refs                        13906                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4580                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   12648                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 10482                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                253                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                42                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 5122                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               69199                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  9326                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1672                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 60302                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     43                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   253                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1156                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   340                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              463                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3425                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1438                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1259                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            166                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     69184                       # num instructions consuming a value
system.cpu.iew.wb_count                         59476                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.602842                       # average fanout of values written-back
system.cpu.iew.wb_producers                     41707                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.770105                       # insts written-back per cycle
system.cpu.iew.wb_sent                          59827                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    87627                       # number of integer regfile reads
system.cpu.int_regfile_writes                   46700                       # number of integer regfile writes
system.cpu.ipc                               0.292797                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.292797                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               899      1.45%      1.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 43992     70.99%     72.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   13      0.02%     72.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   346      0.56%     73.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 339      0.55%     73.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 326      0.53%     74.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  183      0.30%     74.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  451      0.73%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  461      0.74%     75.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 270      0.44%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                279      0.45%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 8188     13.21%     89.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3988      6.44%     96.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1471      2.37%     98.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            765      1.23%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  61971                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    4592                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                9231                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         4339                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               7277                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  56480                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             169811                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        55137                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             85537                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      68840                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     61971                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 359                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           23609                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               472                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            186                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        29819                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         54625                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.134481                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.561825                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               32588     59.66%     59.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                4284      7.84%     67.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                4246      7.77%     75.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4833      8.85%     84.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8674     15.88%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           54625                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.802411                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4909                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            58                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               201                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              229                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                10482                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                5122                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   25720                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    171                       # number of misc regfile writes
system.cpu.numCycles                            77231                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   14735                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 54308                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    602                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12203                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    855                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   154                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                189797                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  75091                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               87483                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     19157                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2090                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1156                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3921                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    33199                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              7183                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           110737                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3453                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                199                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3311                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            216                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       110195                       # The number of ROB reads
system.cpu.rob.rob_writes                      145274                       # The number of ROB writes
system.cpu.timesIdled                             251                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          716                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           47                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1435                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               47                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          386                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           799                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     30892400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                408                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           24                       # Transaction distribution
system.membus.trans_dist::CleanEvict              362                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 5                       # Transaction distribution
system.membus.trans_dist::ReadExResp                5                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           408                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        27968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        27968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   27968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               413                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     413    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 413                       # Request fanout histogram
system.membus.reqLayer2.occupancy              358036                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             891264                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     30892400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 703                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           113                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1027                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 14                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                14                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            704                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1222                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          930                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2152                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        26048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        25536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    51584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               423                       # Total snoops (count)
system.l2bus.snoopTraffic                        1536                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1141                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.041192                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.198821                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1094     95.88%     95.88% # Request fanout histogram
system.l2bus.snoop_fanout::1                       47      4.12%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1141                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              372000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               659554                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              488400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        30892400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     30892400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         4367                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4367                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4367                       # number of overall hits
system.cpu.icache.overall_hits::total            4367                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          517                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            517                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          517                       # number of overall misses
system.cpu.icache.overall_misses::total           517                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23570400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23570400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23570400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23570400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4884                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4884                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4884                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4884                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.105856                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.105856                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.105856                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.105856                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45590.715667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45590.715667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45590.715667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45590.715667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          109                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          109                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          109                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          109                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          408                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          408                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          408                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          408                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     17972000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     17972000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     17972000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     17972000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.083538                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.083538                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.083538                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.083538                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44049.019608                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44049.019608                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44049.019608                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44049.019608                       # average overall mshr miss latency
system.cpu.icache.replacements                    407                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4367                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4367                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          517                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           517                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23570400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23570400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4884                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4884                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.105856                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.105856                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45590.715667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45590.715667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          109                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          109                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          408                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          408                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     17972000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     17972000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.083538                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.083538                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44049.019608                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44049.019608                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30892400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     30892400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               20609                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               663                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             31.084465                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             10175                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            10175                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     30892400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     30892400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     30892400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        11994                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            11994                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        11994                       # number of overall hits
system.cpu.dcache.overall_hits::total           11994                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          527                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            527                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          527                       # number of overall misses
system.cpu.dcache.overall_misses::total           527                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     22524800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     22524800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     22524800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     22524800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        12521                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        12521                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        12521                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        12521                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042089                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042089                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.042089                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042089                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42741.555977                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42741.555977                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42741.555977                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42741.555977                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           96                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                41                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           89                       # number of writebacks
system.cpu.dcache.writebacks::total                89                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          261                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          261                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          261                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          261                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          266                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          266                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          266                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           44                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          310                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     10276800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10276800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     10276800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2887154                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13163954                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021244                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021244                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021244                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024758                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38634.586466                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38634.586466                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38634.586466                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 65617.136364                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42464.367742                       # average overall mshr miss latency
system.cpu.dcache.replacements                    310                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         8320                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            8320                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          513                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           513                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22060000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22060000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         8833                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         8833                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058078                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058078                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43001.949318                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43001.949318                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          261                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          261                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          252                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          252                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9823200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9823200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028529                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028529                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38980.952381                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38980.952381                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       464800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       464800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3688                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3688                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003796                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003796                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        33200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        33200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       453600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       453600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        32400                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        32400                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           44                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           44                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2887154                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2887154                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 65617.136364                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 65617.136364                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30892400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     30892400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               76207                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1334                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             57.126687                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   820.704627                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   203.295373                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.801469                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.198531                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          174                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          850                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          418                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.169922                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             25352                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            25352                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     30892400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             162                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             135                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            7                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 304                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            162                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            135                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            7                       # number of overall hits
system.l2cache.overall_hits::total                304                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           246                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           131                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           37                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               414                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          246                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          131                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           37                       # number of overall misses
system.l2cache.overall_misses::total              414                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16120800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8814000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2805962                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     27740762                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16120800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8814000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2805962                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     27740762                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          408                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          266                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           44                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             718                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          408                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          266                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           44                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            718                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.602941                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.492481                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.840909                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.576602                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.602941                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.492481                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.840909                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.576602                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65531.707317                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67282.442748                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 75836.810811                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67006.671498                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65531.707317                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67282.442748                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 75836.810811                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67006.671498                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             24                       # number of writebacks
system.l2cache.writebacks::total                   24                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          246                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          131                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           37                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          414                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          246                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          131                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           37                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          414                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14160800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7766000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2509962                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     24436762                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14160800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7766000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2509962                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     24436762                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.602941                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.492481                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.840909                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.576602                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.602941                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.492481                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.840909                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.576602                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57564.227642                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59282.442748                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 67836.810811                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59025.995169                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57564.227642                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59282.442748                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 67836.810811                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59025.995169                       # average overall mshr miss latency
system.l2cache.replacements                       423                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           89                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           89                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           89                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           89                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            9                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                9                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            5                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              5                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       361200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       361200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           14                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.357143                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.357143                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        72240                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        72240                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       321200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       321200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.357143                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.357143                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        64240                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        64240                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          162                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          126                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          295                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          246                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          126                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           37                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          409                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16120800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8452800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2805962                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     27379562                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          408                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          252                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           44                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          704                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.602941                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.840909                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.580966                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65531.707317                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67085.714286                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 75836.810811                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66942.694377                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          246                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          126                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           37                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          409                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14160800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7444800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2509962                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     24115562                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.602941                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.840909                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.580966                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57564.227642                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59085.714286                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 67836.810811                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58962.254279                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30892400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     30892400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13987                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4519                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.095154                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.978571                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1125.945103                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1865.373838                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   924.218369                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   139.484119                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010005                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.274889                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.455414                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.225639                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034054                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          999                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3097                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           90                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          899                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          629                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2257                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.243896                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.756104                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                11895                       # Number of tag accesses
system.l2cache.tags.data_accesses               11895                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     30892400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15680                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            8384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               26432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15680                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15680                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1536                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1536                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              245                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              131                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           37                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  413                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            24                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  24                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          507568204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          271393611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     76653157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              855614973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     507568204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         507568204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        49720967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              49720967                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        49720967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         507568204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         271393611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     76653157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             905335940                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
