/home/cae_sajib/Desktop/RZ_home/Desktop/OpenFPGA/build/openfpga/openfpga -batch -f counter_run.openfpga
Reading script file counter_run.openfpga...

            ___                   _____ ____   ____    _     
           / _ \ _ __   ___ _ __ |  ___|  _ \ / ___|  / \    
          | | | | '_ \ / _ \ '_ \| |_  | |_) | |  _  / _ \   
          | |_| | |_) |  __/ | | |  _| |  __/| |_| |/ ___ \  
           \___/| .__/ \___|_| |_|_|   |_|    \____/_/   \_\ 
                |_|                                          

               OpenFPGA: An Open-source FPGA IP Generator
                     Versatile Place and Route (VPR)
                           FPGA-Verilog
                           FPGA-SPICE
                           FPGA-SDC
                           FPGA-Bitstream

             This is a free software under the MIT License

             Copyright (c) 2018 LNIS - The University of Utah

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.



Command line to execute: vpr /home/cae_sajib/Desktop/RZ_home/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm/counter/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm.xml counter.blif --clock_modeling ideal --device 3x2 --route_chan_width 20
VPR FPGA Placement and Routing.
Version: 9.0.0-dev+v8.0.0-13067-g7950a1bac
Revision: v8.0.0-13067-g7950a1bac
Compiled: 2025-07-08T23:12:18
Compiler: GNU 11.4.0 on Linux-6.8.0-60-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/cae_sajib/Desktop/RZ_home/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm/counter/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm.xml counter.blif --clock_modeling ideal --device 3x2 --route_chan_width 20


Architecture file: /home/cae_sajib/Desktop/RZ_home/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm/counter/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm.xml
Circuit name: counter

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'frac_lut6' input port 'in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'frac_lut6' output port 'lut6_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 5: Model 'frac_lut6' output port 'lut5_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'frac_lut6' output port 'lut4_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'frac_logic[default]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.02 seconds (max_rss 23.5 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: counter.net
Circuit placement file: counter.place
Circuit routing file: counter.route
Circuit SDC file: counter.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Analytical Placer: DISABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.absorb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_chan_width: 20
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: SIMPLE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.choke_points: on
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 20
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.astar_offset: 0.000000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: FOUR_ARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 0.10 seconds (max_rss 23.5 MiB, delta_rss +0.0 MiB)
Circuit file: counter.blif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 23.5 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 8 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 3
Swept block(s)      : 3
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 23.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 23.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 23.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 27
    .input :       2
    .names :       9
        1-LUT:       1
        2-LUT:       2
        3-LUT:       2
        4-LUT:       1
        5-LUT:       1
        6-LUT:       2
    .output:       8
    dffr   :       8
  Nets  : 19
    Avg Fanout:     3.4
    Max Fanout:     8.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 83
  Timing Graph Edges: 120
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 23.5 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 8 pins (9.6%), 8 blocks (29.6%)
# Load Timing Constraints

SDC file 'counter.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 23.5 MiB, delta_rss +0.0 MiB)
# Packing
## Prepacker

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/arithmetic[0]/adder[0].cin[0]

## Prepacker took 0.00 seconds (max_rss 23.5 MiB, delta_rss +0.0 MiB)
## Initializing Pre-Cluster Timing
Warning 7: Block type 'mult_36' was not specified in device grid layout
Using inter-cluster delay: 1.33777e-09
## Initializing Pre-Cluster Timing took 0.01 seconds (max_rss 23.5 MiB, delta_rss +0.0 MiB)
Begin packing 'counter.blif'.

After removing unused inputs...
	total blocks: 27, total nets: 19, total inputs: 2, total outputs: 8
Packing with pin utilization targets: io:1,1 clb:0.8,0.6 memory:1,1 mult_36:1,1
Packing with high fanout thresholds: io:128 clb:32 memory:128 mult_36:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
Warning 8: Block type 'mult_36' was not specified in device grid layout
    17/27       62%                            1     5 x 4     
    18/27       66%                            2     5 x 4     
    19/27       70%                            3     5 x 4     
    20/27       74%                            4     5 x 4     
    21/27       77%                            5     5 x 4     
    22/27       81%                            6     5 x 4     
    23/27       85%                            7     5 x 4     
    24/27       88%                            8     5 x 4     
    25/27       92%                            9     5 x 4     
    26/27       96%                           10     5 x 4     
    27/27      100%                           11     5 x 4     

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 6
  LEs used for logic and registers    : 0
  LEs used for logic only             : 6
  LEs used for registers only         : 0

Warning 9: Block type 'mult_36' was not specified in device grid layout
FPGA sized to 5 x 4 (3x2)
Device Utilization: 0.11 (target 1.00)
	Block Utilization: 0.12 Type: io
	Block Utilization: 0.25 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         10                                    0.8                          0.2   
       clb          1                                      2                            8   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 9 out of 19 nets, 10 nets not absorbed.

Netlist conversion complete.

Incr Slack updates 1 in 7.68e-06 sec
Full Max Req/Worst Slack updates 1 in 7.715e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 9.26e-06 sec
# Packing took 0.08 seconds (max_rss 23.5 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'counter.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.044136 seconds).
Warning 10: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
Warning 11: Netlist contains 0 global net to non-global architecture pin connections
Completed clustering consistency check successfully.
Cluster level netlist and block usage statistics
Netlist num_nets: 10
Netlist num_blocks: 11
Netlist EMPTY blocks: 0.
Netlist io blocks: 10.
Netlist clb blocks: 1.
Netlist mult_36 blocks: 0.
Netlist memory blocks: 0.
Netlist inputs pins: 2
Netlist output pins: 8

Pb types usage...
  io         : 10
   inpad     : 2
   outpad    : 8
  clb        : 1
   fle       : 7
    ble5     : 9
     lut5    : 7
      lut    : 7
     ff      : 8
      dffr   : 8
    ble6     : 2
     lut6    : 2
      lut    : 2

# Load packing took 0.12 seconds (max_rss 59.3 MiB, delta_rss +35.8 MiB)
# Create Device
## Build Device Grid
Warning 12: Block type 'mult_36' was not specified in device grid layout
FPGA sized to 5 x 4: 20 grid tiles (3x2)
## Build Device Grid took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Warning 13: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 20
Y-direction routing channel width is 20
## Build tileable routing resource graph took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 970
  RR Graph Edges: 2201
# Create Device took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Resource usage...
	Netlist
		10	blocks of type: io
	Architecture
		80	blocks of type: io
	Netlist
		1	blocks of type: clb
	Architecture
		4	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		0	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		1	blocks of type: memory

Device Utilization: 0.11 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.12 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.25 Logical Block: clb
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory


# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 14: Found no more sample locations for SOURCE in io
Warning 15: Found no more sample locations for OPIN in io
Warning 16: Found no more sample locations for SOURCE in clb
Warning 17: Found no more sample locations for OPIN in clb
Warning 18: Found no more sample locations for SOURCE in memory
## Computing src/opin lookahead took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Compressed grid construction
# Compressed grid construction took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
Serial Connection Router is being destroyed. Time spent on path search: 0.000 seconds.
# Computing placement delta delay look-up took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move and block types

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 1.8 td_cost: 7.62701e-10
Initial placement BB estimate of wirelength: 36
Initial placement estimated Critical Path Delay (CPD): 0.906 ns
Initial placement estimated setup Total Negative Slack (sTNS): -9.72242 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -0.906 ns

Initial placement estimated setup slack histogram:
[ -9.1e-10: -8.2e-10) 4 ( 16.7%) |*************************
[ -8.2e-10: -7.4e-10) 0 (  0.0%) |
[ -7.4e-10: -6.5e-10) 0 (  0.0%) |
[ -6.5e-10: -5.7e-10) 0 (  0.0%) |
[ -5.7e-10: -4.9e-10) 4 ( 16.7%) |*************************
[ -4.9e-10:   -4e-10) 8 ( 33.3%) |*************************************************
[   -4e-10: -3.2e-10) 0 (  0.0%) |
[ -3.2e-10: -2.3e-10) 0 (  0.0%) |
[ -2.3e-10: -1.5e-10) 0 (  0.0%) |
[ -1.5e-10: -6.6e-11) 8 ( 33.3%) |*************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 12
Warning 19: Starting t: 6 of 11 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 7.8e-04   0.987       1.40 7.1389e-10   0.906      -9.64   -0.906   0.083  0.0000    4.0     1.00        12  1.000
   2    0.0 7.4e-04   0.972       1.35 5.464e-11    0.906      -9.66   -0.906   0.333  0.0210    2.6     4.33        24  0.950
   3    0.0 7.0e-04   1.000       1.30 3.1537e-11   0.906      -9.62   -0.906   0.083  0.0000    2.3     4.97        36  0.950
   4    0.0 6.7e-04   1.000       1.30 7.139e-12    0.906      -9.62   -0.906   0.167  0.0000    1.5     6.88        48  0.950
   5    0.0 6.3e-04   0.987       1.25 3.4777e-12   0.906      -9.62   -0.906   0.417  0.0001    1.1     7.83        60  0.950
   6    0.0 6.0e-04   1.000       1.25 3.5169e-12   0.906      -9.64   -0.906   0.167  0.0000    1.0     7.88        72  0.950
   7    0.0 5.7e-04   1.000       1.25 3.2179e-12   0.906      -9.64   -0.906   0.000  0.0000    1.0     8.00        84  0.950
   8    0.0 0.0e+00   0.996       1.25 3.1914e-12   0.906      -9.64   -0.906   0.167  0.0000    1.0     8.00        96  0.800
## Placement Quench took 0.00 seconds (max_rss 59.3 MiB)
post-quench CPD = 0.906 (ns) 

Completed placement consistency check successfully.

Swaps called: 107

Aborted Move Reasons:
  No moves aborted

BB estimate of min-dist (placement) wire length: 25

Placement estimated critical path delay (least slack): 0.906 ns, Fmax: 1103.75 MHz
Placement estimated setup Worst Negative Slack (sWNS): -0.906 ns
Placement estimated setup Total Negative Slack (sTNS): -9.64305 ns

Placement estimated setup slack histogram:
[ -9.1e-10: -8.2e-10) 4 ( 16.7%) |*************************
[ -8.2e-10: -7.4e-10) 0 (  0.0%) |
[ -7.4e-10: -6.5e-10) 0 (  0.0%) |
[ -6.5e-10: -5.7e-10) 0 (  0.0%) |
[ -5.7e-10: -4.9e-10) 4 ( 16.7%) |*************************
[ -4.9e-10:   -4e-10) 8 ( 33.3%) |*************************************************
[   -4e-10: -3.2e-10) 0 (  0.0%) |
[ -3.2e-10: -2.3e-10) 0 (  0.0%) |
[ -2.3e-10: -1.5e-10) 0 (  0.0%) |
[ -1.5e-10: -6.6e-11) 8 ( 33.3%) |*************************************************

Placement estimated geomean non-virtual intra-domain period: 0.906 ns (1103.75 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 0.906 ns (1103.75 MHz)

Placement cost: 0.995878, bb_cost: 1.25, td_cost: 3.21791e-12, 

Placement resource usage:
  io  implemented as io : 10
  clb implemented as clb: 1

Placement number of temperatures: 8
Placement total # of swap attempts: 107
	Swaps accepted:  23 (21.5 %)
	Swaps rejected:  75 (70.1 %)
	Swaps aborted:   9 ( 8.4 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                32.69            26.47           73.53          0.00         
                   Median                 17.31            16.67           72.22          11.11        
                   Centroid               19.23            40.00           60.00          0.00         
                   W. Centroid            19.23            15.00           75.00          10.00        
                   W. Median              2.88             0.00            33.33          66.67        

clb                Uniform                3.85             0.00            100.00         0.00         
                   Median                 0.96             0.00            100.00         0.00         
                   Centroid               0.96             0.00            100.00         0.00         
                   W. Centroid            1.92             0.00            100.00         0.00         
                   W. Median              0.96             0.00            100.00         0.00         


Placement Quench timing analysis took 4.0465e-05 seconds (1.3323e-05 STA, 2.7142e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00054063 seconds (0.000421744 STA, 0.000118886 slack) (10 full updates: 10 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 10 in 2.3927e-05 sec
Full Max Req/Worst Slack updates 1 in 3.814e-06 sec
Incr Max Req/Worst Slack updates 9 in 1.8694e-05 sec
Incr Criticality updates 9 in 4.8559e-05 sec
Full Criticality updates 1 in 1.4835e-05 sec
# Placement took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 2 ( 20.0%) |********************
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 5 ( 50.0%) |*************************************************
[      0.5:      0.6) 3 ( 30.0%) |*****************************
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 0 (  0.0%) |
## Initializing router criticalities took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0     393       8       8       5 ( 0.515%)      51 (15.9%)    0.918     -11.72     -0.918    -0.5280     -0.066      N/A
   2    0.0     0.5    0     318       5       5       5 ( 0.515%)      51 (15.9%)    0.918     -11.72     -0.918    -0.5280     -0.066      N/A
   3    0.0     0.6    0     371       5       5       3 ( 0.309%)      56 (17.5%)    0.918     -11.83     -0.918    -0.5280     -0.066      N/A
   4    0.0     0.8    0     317       4       4       3 ( 0.309%)      56 (17.5%)    0.918     -11.83     -0.918    -0.5280     -0.066      N/A
   5    0.0     1.1    0     358       4       4       3 ( 0.309%)      56 (17.5%)    0.918     -11.83     -0.918    -0.5280     -0.066      N/A
   6    0.0     1.4    0     366       4       4       1 ( 0.103%)      64 (20.0%)    0.998     -12.28     -0.998    -0.5280     -0.066      N/A
   7    0.0     1.9    0     113       2       2       0 ( 0.000%)      65 (20.3%)    1.015     -12.30     -1.015    -0.5280     -0.066      N/A
Restoring best routing
Critical path: 1.01532 ns
Successfully routed after 7 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 2 ( 20.0%) |*********************************
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 1 ( 10.0%) |****************
[      0.4:      0.5) 1 ( 10.0%) |****************
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 1 ( 10.0%) |****************
[      0.7:      0.8) 1 ( 10.0%) |****************
[      0.8:      0.9) 1 ( 10.0%) |****************
[      0.9:        1) 3 ( 30.0%) |*************************************************
Router Stats: total_nets_routed: 32 total_connections_routed: 32 total_heap_pushes: 2236 total_heap_pops: 1447 
Serial Connection Router is being destroyed. Time spent on path search: 0.001 seconds.
# Routing took 0.03 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -194871
Circuit successfully routed with a channel width factor of 20.
Incr Slack updates 8 in 5.4288e-05 sec
Full Max Req/Worst Slack updates 1 in 9.732e-06 sec
Incr Max Req/Worst Slack updates 7 in 4.1893e-05 sec
Incr Criticality updates 4 in 3.2015e-05 sec
Full Criticality updates 4 in 4.0205e-05 sec
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Found 0 mismatches between routing and packing results.
Fixed 0 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         10                                    0.8                          0.2   
       clb          1                                      2                            8   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 9 out of 19 nets, 10 nets not absorbed.


Average number of bends per net: 3.87500  Maximum # of bends: 7

Number of global nets: 2
Number of routed nets (nonglobal): 8
Wire length results (in units of 1 clb segments)...
	Total wirelength: 65, average net length: 8.12500
	Maximum net length: 13

Wire length results in terms of physical segments...
	Total wiring segments used: 40, average wire segments per net: 5.00000
	Maximum segments used by a net: 8
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)  0 (  0.0%) |
[      0.9:        1)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.4:      0.5)  1 (  4.2%) |****
[      0.3:      0.4)  2 (  8.3%) |********
[      0.2:      0.3)  1 (  4.2%) |****
[      0.1:      0.2)  8 ( 33.3%) |********************************
[        0:      0.1) 12 ( 50.0%) |************************************************
Maximum routing channel utilization:       0.5 at (3,2)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       4   2.200       20
                         1       4   1.000       20
                         2       7   3.200       20
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       1   0.250       20
                         1       4   2.000       20
                         2       4   1.500       20
                         3      10   4.500       20

Total tracks in x-direction: 60, in y-direction: 80

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 763576
	Total used logic block area: 53894

Routing area (in minimum width transistor areas)...
	Total routing area: 16662.0, per logic tile: 833.099

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4    104
                                                      Y      4    104

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.183

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.202

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4           0.192

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L4    0       0.192

Final hold Worst Negative Slack (hWNS): -0.066 ns
Final hold Total Negative Slack (hTNS): -0.528 ns

Final hold slack histogram:
[ -6.6e-11:  3.2e-11) 8 ( 33.3%) |********************************************
[  3.2e-11:  1.3e-10) 0 (  0.0%) |
[  1.3e-10:  2.3e-10) 0 (  0.0%) |
[  2.3e-10:  3.3e-10) 9 ( 37.5%) |*************************************************
[  3.3e-10:  4.2e-10) 1 (  4.2%) |*****
[  4.2e-10:  5.2e-10) 0 (  0.0%) |
[  5.2e-10:  6.2e-10) 1 (  4.2%) |*****
[  6.2e-10:  7.2e-10) 2 (  8.3%) |***********
[  7.2e-10:  8.2e-10) 0 (  0.0%) |
[  8.2e-10:  9.1e-10) 3 ( 12.5%) |****************

Final critical path delay (least slack): 1.01532 ns, Fmax: 984.91 MHz
Final setup Worst Negative Slack (sWNS): -1.01532 ns
Final setup Total Negative Slack (sTNS): -12.2973 ns

Final setup slack histogram:
[   -1e-09: -9.2e-10) 2 (  8.3%) |************
[ -9.2e-10: -8.3e-10) 5 ( 20.8%) |*******************************
[ -8.3e-10: -7.3e-10) 1 (  4.2%) |******
[ -7.3e-10: -6.4e-10) 1 (  4.2%) |******
[ -6.4e-10: -5.4e-10) 5 ( 20.8%) |*******************************
[ -5.4e-10: -4.5e-10) 1 (  4.2%) |******
[ -4.5e-10: -3.5e-10) 1 (  4.2%) |******
[ -3.5e-10: -2.6e-10) 0 (  0.0%) |
[ -2.6e-10: -1.6e-10) 0 (  0.0%) |
[ -1.6e-10: -6.6e-11) 8 ( 33.3%) |*************************************************

Final geomean non-virtual intra-domain period: 1.01532 ns (984.91 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 1.01532 ns (984.91 MHz)

Incr Slack updates 1 in 1.2753e-05 sec
Full Max Req/Worst Slack updates 1 in 9.628e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.2319e-05 sec
Flow timing analysis took 0.00382334 seconds (0.00338879 STA, 0.000434548 slack) (20 full updates: 11 setup, 0 hold, 9 combined).
VPR succeeded
The entire flow of VPR took 0.54 seconds (max_rss 59.3 MiB)

Command line to execute: read_openfpga_arch -f /home/cae_sajib/Desktop/RZ_home/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm/counter/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_adder_chain_dpram8K_dsp36_fracff_40nm_openfpga_IHP_sg13g2_cds.xml

Confirm selected options when call command 'read_openfpga_arch':
--file, -f: /home/cae_sajib/Desktop/RZ_home/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm/counter/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_adder_chain_dpram8K_dsp36_fracff_40nm_openfpga_IHP_sg13g2_cds.xml
Reading XML architecture '/home/cae_sajib/Desktop/RZ_home/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm/counter/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_adder_chain_dpram8K_dsp36_fracff_40nm_openfpga_IHP_sg13g2_cds.xml'...
Read OpenFPGA architecture
Warning 20: Automatically set circuit model 'frac_lut6' to be default in its type.
Warning 21: Automatically set circuit model 'MULTI_MODE_DFFSRQ' to be default in its type.
Warning 22: Automatically set circuit model 'DFFR' to be default in its type.
Warning 23: Automatically set circuit model 'GPIO' to be default in its type.
Use the default configurable memory model 'DFFR' for circuit model 'mux_2level' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'mux_2level_tapbuf' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'mux_1level_tapbuf' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'frac_lut6' port 'sram')
Read OpenFPGA architecture took 0.02 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Check circuit library
Checking circuit library passed.
Check circuit library took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Found 0 errors when checking configurable memory circuit models!
Found 0 errors when checking configuration protocol!
Found 0 errors when checking tile annotation!

Command line to execute: read_openfpga_simulation_setting -f /home/cae_sajib/Desktop/RZ_home/Desktop/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml

Confirm selected options when call command 'read_openfpga_simulation_setting':
--file, -f: /home/cae_sajib/Desktop/RZ_home/Desktop/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml
Reading XML simulation setting '/home/cae_sajib/Desktop/RZ_home/Desktop/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml'...
Read OpenFPGA simulation settings
Read OpenFPGA simulation settings took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: link_openfpga_arch --sort_gsb_chan_node_in_edges

Confirm selected options when call command 'link_openfpga_arch':
--activity_file: off
--sort_gsb_chan_node_in_edges: on
--verbose: off
Link OpenFPGA architecture to VPR architecture
# Build fast look-up for physical tile pins
# Build fast look-up for physical tile pins took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Building annotation for physical modes in pb_type...Done
Check physical mode annotation for pb_types passed.

Building annotation about physical types for pb_type interconnection...Done

Building annotation between operating and physical pb_types...Done
Check physical pb_type annotation for pb_types passed.

Building annotation between physical pb_types and circuit models...Done
Check physical pb_type annotation for circuit model passed.

Building annotation between physical pb_types and mode selection bits...Done
Check pb_type annotation for mode selection bits passed.
Assigning unique indices for primitive pb_graph nodes...Done
Binding operating pb_graph nodes/pins to physical pb_graph nodes/pins...Done
Check pb_graph annotation for physical nodes and pins passed.
Binded 2 routing resource graph switches to circuit models
Binded 1 routing segments to circuit models
Binded 1 direct connections to circuit models
# Annotating rr_node with routed nets
# Annotating rr_node with routed nets took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Loaded node-to-net mapping
Annotating previous nodes for rr_node...Done with 0 nodes mapping
Built 2201 incoming edges for routing resource graph
# Build General Switch Block(GSB) annotation on top of routing resource graph
[8%] Backannotated GSB[0][0][16%] Backannotated GSB[0][1][25%] Backannotated GSB[0][2][33%] Backannotated GSB[1][0][41%] Backannotated GSB[1][1][50%] Backannotated GSB[1][2][58%] Backannotated GSB[2][0][66%] Backannotated GSB[2][1][75%] Backannotated GSB[2][2][83%] Backannotated GSB[3][0][91%] Backannotated GSB[3][1][100%] Backannotated GSB[3][2]Backannotated 12 General Switch Blocks (GSBs).
# Build General Switch Block(GSB) annotation on top of routing resource graph took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each routing track output node of General Switch Block(GSB)
[8%] Sorted incoming edges for each routing track output node of GSB[0][0][16%] Sorted incoming edges for each routing track output node of GSB[0][1][25%] Sorted incoming edges for each routing track output node of GSB[0][2][33%] Sorted incoming edges for each routing track output node of GSB[1][0][41%] Sorted incoming edges for each routing track output node of GSB[1][1][50%] Sorted incoming edges for each routing track output node of GSB[1][2][58%] Sorted incoming edges for each routing track output node of GSB[2][0][66%] Sorted incoming edges for each routing track output node of GSB[2][1][75%] Sorted incoming edges for each routing track output node of GSB[2][2][83%] Sorted incoming edges for each routing track output node of GSB[3][0][91%] Sorted incoming edges for each routing track output node of GSB[3][1][100%] Sorted incoming edges for each routing track output node of GSB[3][2]Sorted incoming edges for each routing track output node of 12 General Switch Blocks (GSBs).
# Sort incoming edges for each routing track output node of General Switch Block(GSB) took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each input pin node of General Switch Block(GSB)
[8%] Sorted incoming edges for each input pin node of GSB[0][0][16%] Sorted incoming edges for each input pin node of GSB[0][1][25%] Sorted incoming edges for each input pin node of GSB[0][2][33%] Sorted incoming edges for each input pin node of GSB[1][0][41%] Sorted incoming edges for each input pin node of GSB[1][1][50%] Sorted incoming edges for each input pin node of GSB[1][2][58%] Sorted incoming edges for each input pin node of GSB[2][0][66%] Sorted incoming edges for each input pin node of GSB[2][1][75%] Sorted incoming edges for each input pin node of GSB[2][2][83%] Sorted incoming edges for each input pin node of GSB[3][0][91%] Sorted incoming edges for each input pin node of GSB[3][1][100%] Sorted incoming edges for each input pin node of GSB[3][2]Sorted incoming edges for each input pin node of 12 General Switch Blocks (GSBs).
# Sort incoming edges for each input pin node of General Switch Block(GSB) took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build a library of physical multiplexers
Built a multiplexer library of 16 physical multiplexers.
Maximum multiplexer size is 64.
	model 'mux_2level_tapbuf', input_size='5'
	model 'mux_2level_tapbuf', input_size='3'
	model 'mux_2level_tapbuf', input_size='4'
	model 'mux_2level_tapbuf', input_size='14'
	model 'mux_2level_tapbuf', input_size='12'
	model 'mux_2level_tapbuf', input_size='10'
	model 'mux_2level_tapbuf', input_size='11'
	model 'mux_2level_tapbuf', input_size='13'
	model 'mux_2level_tapbuf', input_size='8'
	model 'mux_2level_tapbuf', input_size='9'
	model 'mux_2level_tapbuf', input_size='6'
	model 'mux_2level_tapbuf', input_size='7'
	model 'mux_2level', input_size='61'
	model 'mux_1level_tapbuf', input_size='4'
	model 'mux_1level_tapbuf', input_size='3'
	model 'frac_lut6', input_size='64'
# Build a library of physical multiplexers took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build the annotation about direct connection between tiles
Built 1 tile-to-tile direct connections
# Build the annotation about direct connection between tiles took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Building annotation for post-routing and clustering synchornization results...Done
Building annotation for mapped blocks on grid locations...Done
Will apply operating clock frequency 500 [MHz] to simulations
Will apply 10 operating clock cycles to simulations
Link OpenFPGA architecture to VPR architecture took 0.03 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: check_netlist_naming_conflict --fix --report ./netlist_renaming.xml

Confirm selected options when call command 'check_netlist_naming_conflict':
--fix: on
--report: ./netlist_renaming.xml
Check naming violations of netlist blocks and nets
Fixed 42 naming conflicts in the netlist.
Naming fix-up report is generated to file './netlist_renaming.xml'
Check naming violations of netlist blocks and nets took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: lut_truth_table_fixup

Confirm selected options when call command 'lut_truth_table_fixup':
--verbose: off
Fix up LUT truth tables after packing optimization
Fix up LUT truth tables after packing optimization took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric --compress_routing

Confirm selected options when call command 'build_fabric':
--frame_view: off
--compress_routing: on
--duplicate_grid_pin: off
--name_module_using_index: off
--load_fabric_key: off
--write_fabric_key: off
--group_tile: off
--group_config_block: off
--generate_random_fabric_key: off
--verbose: off
Identify unique General Switch Blocks (GSBs)
Detected 12 unique general switch blocks from a total of 12 (compression rate=0.00%)
Identify unique General Switch Blocks (GSBs) took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)


Build fabric module graph
# Build constant generator modules
# Build constant generator modules took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build user-defined modules
# Build user-defined modules took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build essential (inverter/buffer/logic gate) modules
# Build essential (inverter/buffer/logic gate) modules took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build local encoder (for multiplexers) modules
# Build local encoder (for multiplexers) modules took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Building multiplexer modules
# Building multiplexer modules took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build Look-Up Table (LUT) modules
# Build Look-Up Table (LUT) modules took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build wire modules
# Build wire modules took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build memory modules
# Build memory modules took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build grid modules
Building logical tiles...Done
Building physical tiles...Done
# Build grid modules took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build unique routing modules...
# Build unique routing modules... took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module
## Add grid instances to top module
## Add grid instances to top module took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Add switch block instances to top module
## Add switch block instances to top module took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Add module nets between grids and GSBs
## Add module nets between grids and GSBs took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Add module nets for inter-tile connections
## Add module nets for inter-tile connections took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Build configurable regions for the top module
## Build configurable regions for the top module took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Add module nets for configuration buses
## Add module nets for configuration buses took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Build fabric module graph took 0.04 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Create I/O location mapping for top module
Create I/O location mapping for top module took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Create global port info for top module
Create global port info for top module took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_hierarchy --file ./fabric_hierarchy.txt

Confirm selected options when call command 'write_fabric_hierarchy':
--file, -f: ./fabric_hierarchy.txt
--module: off
--filter: off
--depth: off
--exclude_empty_modules: off
--verbose: off
Warning 24: Directory '.' already exists. Will overwrite contents
Write fabric hierarchy to plain-text file './fabric_hierarchy.txt'
Outputted 1 modules as root
Write fabric hierarchy to plain-text file './fabric_hierarchy.txt' took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: repack

Confirm selected options when call command 'repack':
--design_constraints: off
--ignore_global_nets_on_pins: off
--verbose: off
Build routing resource graph for the physical implementation of logical tile
Build routing resource graph for the physical implementation of logical tile took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Repack clustered blocks to physical implementation of logical tile
Repack clustered block '$abc$222$new_n24'...Done
Repack clustered block 'out:result[0]'...Done
Repack clustered block 'out:result[1]'...Done
Repack clustered block 'out:result[2]'...Done
Repack clustered block 'out:result[3]'...Done
Repack clustered block 'out:result[4]'...Done
Repack clustered block 'out:result[5]'...Done
Repack clustered block 'out:result[6]'...Done
Repack clustered block 'out:result[7]'...Done
Repack clustered block 'clk'...Done
Repack clustered block 'reset'...Done
Repack clustered blocks to physical implementation of logical tile took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Identify wire LUTs created by repacking
Identified 0 wire LUTs created by repacker
Identify wire LUTs created by repacking took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Build truth tables for physical LUTs
Build truth tables for physical LUTs took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: build_architecture_bitstream --verbose --write_file fabric_independent_bitstream.xml

Confirm selected options when call command 'build_architecture_bitstream':
--write_file: fabric_independent_bitstream.xml
--read_file: off
--no_time_stamp: off
--verbose: on

Build fabric-independent bitstream for implementation 'counter'

Reserved 1470 configurable blocks
Reserved 9096 configuration bits
Building grid bitstream...
Generating bitstream for core grids...Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 16 bits to 'mem_fle_0_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_0_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_0_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_0_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_0_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_0_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_5' under 'logical_tile_clb_mode_clb__0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 16 bits to 'mem_fle_0_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_0_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_0_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_0_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_0_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_0_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_5' under 'logical_tile_clb_mode_clb__0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 16 bits to 'mem_fle_0_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_0_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_0_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_0_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_0_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_0_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_5' under 'logical_tile_clb_mode_clb__0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 66 bits to 'frac_lut6_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Added 3 bits to 'mem_frac_logic_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Added 2 bits to 'MULTI_MODE_DFFSRQ_DFFR_mem' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Added 4 bits to 'mem_fabric_out_0' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 4 bits to 'mem_fabric_out_1' under 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Added 16 bits to 'mem_fle_0_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_0_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_0_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_0_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_0_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_0_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_1_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_2_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_3_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_4_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_5_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_6_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_7_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_8_in_5' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_0' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_1' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_2' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_3' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_4' under 'logical_tile_clb_mode_clb__0'
Added 16 bits to 'mem_fle_9_in_5' under 'logical_tile_clb_mode_clb__0'
Done
Generating bitstream for I/O grids...Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Added 1 bits to 'GPIO_DFFR_mem' under 'logical_tile_io_mode_physical__iopad_0'
Done
Done
Building routing bitstream...
Generating bitstream for Switch blocks...
	Generating bitstream for Switch blocks[0][0]...
Added 'mem_top_track_0' under 'sb_0__0_'
Prev node '4294967295' for src_node '866'
Added 2 bits to 'mem_top_track_0' under 'sb_0__0_'
Added 'mem_top_track_2' under 'sb_0__0_'
Prev node '4294967295' for src_node '868'
Added 2 bits to 'mem_top_track_2' under 'sb_0__0_'
Added 'mem_top_track_4' under 'sb_0__0_'
Prev node '4294967295' for src_node '870'
Added 2 bits to 'mem_top_track_4' under 'sb_0__0_'
Added 'mem_top_track_6' under 'sb_0__0_'
Prev node '4294967295' for src_node '872'
Added 2 bits to 'mem_top_track_6' under 'sb_0__0_'
Added 'mem_top_track_8' under 'sb_0__0_'
Prev node '4294967295' for src_node '874'
Added 2 bits to 'mem_top_track_8' under 'sb_0__0_'
Added 'mem_top_track_10' under 'sb_0__0_'
Prev node '4294967295' for src_node '876'
Added 2 bits to 'mem_top_track_10' under 'sb_0__0_'
Added 'mem_top_track_12' under 'sb_0__0_'
Prev node '4294967295' for src_node '878'
Added 2 bits to 'mem_top_track_12' under 'sb_0__0_'
Added 'mem_top_track_14' under 'sb_0__0_'
Prev node '4294967295' for src_node '880'
Added 2 bits to 'mem_top_track_14' under 'sb_0__0_'
Added 'mem_right_track_0' under 'sb_0__0_'
Prev node '4294967295' for src_node '762'
Added 2 bits to 'mem_right_track_0' under 'sb_0__0_'
Added 'mem_right_track_2' under 'sb_0__0_'
Prev node '4294967295' for src_node '764'
Added 2 bits to 'mem_right_track_2' under 'sb_0__0_'
Added 'mem_right_track_4' under 'sb_0__0_'
Prev node '4294967295' for src_node '766'
Added 2 bits to 'mem_right_track_4' under 'sb_0__0_'
Added 'mem_right_track_6' under 'sb_0__0_'
Prev node '4294967295' for src_node '768'
Added 2 bits to 'mem_right_track_6' under 'sb_0__0_'
Added 'mem_right_track_8' under 'sb_0__0_'
Prev node '4294967295' for src_node '770'
Added 2 bits to 'mem_right_track_8' under 'sb_0__0_'
Added 'mem_right_track_10' under 'sb_0__0_'
Prev node '4294967295' for src_node '772'
Added 2 bits to 'mem_right_track_10' under 'sb_0__0_'
Added 'mem_right_track_12' under 'sb_0__0_'
Prev node '4294967295' for src_node '774'
Added 2 bits to 'mem_right_track_12' under 'sb_0__0_'
Added 'mem_right_track_14' under 'sb_0__0_'
Prev node '4294967295' for src_node '776'
Added 2 bits to 'mem_right_track_14' under 'sb_0__0_'
Added 'mem_right_track_16' under 'sb_0__0_'
Prev node '4294967295' for src_node '778'
Added 2 bits to 'mem_right_track_16' under 'sb_0__0_'
Added 'mem_right_track_18' under 'sb_0__0_'
Prev node '4294967295' for src_node '780'
Added 2 bits to 'mem_right_track_18' under 'sb_0__0_'
	Done

	Generating bitstream for Switch blocks[0][1]...
Added 'mem_top_track_0' under 'sb_0__1_'
Prev node '4294967295' for src_node '886'
Added 8 bits to 'mem_top_track_0' under 'sb_0__1_'
Added 'mem_top_track_8' under 'sb_0__1_'
Prev node '4294967295' for src_node '888'
Added 6 bits to 'mem_top_track_8' under 'sb_0__1_'
Added 'mem_top_track_16' under 'sb_0__1_'
Prev node '801' for src_node '890'
Path: 0 -> Driver node '438' for src_node '890'
Path: 1 -> Driver node '441' for src_node '890'
Path: 2 -> Driver node '795' for src_node '890'
Path: 3 -> Driver node '801' for src_node '890'
Added 6 bits to 'mem_top_track_16' under 'sb_0__1_'
Added 'mem_right_track_2' under 'sb_0__1_'
Prev node '4294967295' for src_node '796'
Added 2 bits to 'mem_right_track_2' under 'sb_0__1_'
Added 'mem_right_track_4' under 'sb_0__1_'
Prev node '4294967295' for src_node '798'
Added 6 bits to 'mem_right_track_4' under 'sb_0__1_'
Added 'mem_right_track_6' under 'sb_0__1_'
Prev node '4294967295' for src_node '800'
Added 6 bits to 'mem_right_track_6' under 'sb_0__1_'
Added 'mem_right_track_8' under 'sb_0__1_'
Prev node '4294967295' for src_node '802'
Added 2 bits to 'mem_right_track_8' under 'sb_0__1_'
Added 'mem_right_track_10' under 'sb_0__1_'
Prev node '4294967295' for src_node '804'
Added 2 bits to 'mem_right_track_10' under 'sb_0__1_'
Added 'mem_right_track_12' under 'sb_0__1_'
Prev node '4294967295' for src_node '806'
Added 6 bits to 'mem_right_track_12' under 'sb_0__1_'
Added 'mem_right_track_14' under 'sb_0__1_'
Prev node '4294967295' for src_node '808'
Added 6 bits to 'mem_right_track_14' under 'sb_0__1_'
Added 'mem_right_track_16' under 'sb_0__1_'
Prev node '4294967295' for src_node '810'
Added 2 bits to 'mem_right_track_16' under 'sb_0__1_'
Added 'mem_bottom_track_1' under 'sb_0__1_'
Prev node '4294967295' for src_node '867'
Added 8 bits to 'mem_bottom_track_1' under 'sb_0__1_'
Added 'mem_bottom_track_9' under 'sb_0__1_'
Prev node '4294967295' for src_node '875'
Added 8 bits to 'mem_bottom_track_9' under 'sb_0__1_'
Added 'mem_bottom_track_17' under 'sb_0__1_'
Prev node '4294967295' for src_node '883'
Added 6 bits to 'mem_bottom_track_17' under 'sb_0__1_'
	Done

	Generating bitstream for Switch blocks[0][2]...
Added 'mem_right_track_0' under 'sb_0__2_'
Prev node '890' for src_node '834'
Path: 0 -> Driver node '682' for src_node '834'
Path: 1 -> Driver node '890' for src_node '834'
Added 2 bits to 'mem_right_track_0' under 'sb_0__2_'
Added 'mem_right_track_2' under 'sb_0__2_'
Prev node '4294967295' for src_node '836'
Added 2 bits to 'mem_right_track_2' under 'sb_0__2_'
Added 'mem_right_track_4' under 'sb_0__2_'
Prev node '4294967295' for src_node '838'
Added 2 bits to 'mem_right_track_4' under 'sb_0__2_'
Added 'mem_right_track_6' under 'sb_0__2_'
Prev node '4294967295' for src_node '840'
Added 2 bits to 'mem_right_track_6' under 'sb_0__2_'
Added 'mem_right_track_8' under 'sb_0__2_'
Prev node '4294967295' for src_node '842'
Added 2 bits to 'mem_right_track_8' under 'sb_0__2_'
Added 'mem_right_track_10' under 'sb_0__2_'
Prev node '4294967295' for src_node '844'
Added 2 bits to 'mem_right_track_10' under 'sb_0__2_'
Added 'mem_right_track_12' under 'sb_0__2_'
Prev node '4294967295' for src_node '846'
Added 2 bits to 'mem_right_track_12' under 'sb_0__2_'
Added 'mem_right_track_14' under 'sb_0__2_'
Prev node '4294967295' for src_node '848'
Added 2 bits to 'mem_right_track_14' under 'sb_0__2_'
Added 'mem_bottom_track_1' under 'sb_0__2_'
Prev node '4294967295' for src_node '869'
Added 2 bits to 'mem_bottom_track_1' under 'sb_0__2_'
Added 'mem_bottom_track_3' under 'sb_0__2_'
Prev node '4294967295' for src_node '871'
Added 2 bits to 'mem_bottom_track_3' under 'sb_0__2_'
Added 'mem_bottom_track_5' under 'sb_0__2_'
Prev node '4294967295' for src_node '873'
Added 2 bits to 'mem_bottom_track_5' under 'sb_0__2_'
Added 'mem_bottom_track_7' under 'sb_0__2_'
Prev node '4294967295' for src_node '887'
Added 2 bits to 'mem_bottom_track_7' under 'sb_0__2_'
Added 'mem_bottom_track_9' under 'sb_0__2_'
Prev node '4294967295' for src_node '877'
Added 2 bits to 'mem_bottom_track_9' under 'sb_0__2_'
Added 'mem_bottom_track_11' under 'sb_0__2_'
Prev node '4294967295' for src_node '879'
Added 2 bits to 'mem_bottom_track_11' under 'sb_0__2_'
Added 'mem_bottom_track_13' under 'sb_0__2_'
Prev node '4294967295' for src_node '881'
Added 2 bits to 'mem_bottom_track_13' under 'sb_0__2_'
Added 'mem_bottom_track_15' under 'sb_0__2_'
Prev node '4294967295' for src_node '889'
Added 2 bits to 'mem_bottom_track_15' under 'sb_0__2_'
	Done

	Generating bitstream for Switch blocks[1][0]...
Added 'mem_top_track_0' under 'sb_1__0_'
Prev node '4294967295' for src_node '892'
Added 6 bits to 'mem_top_track_0' under 'sb_1__0_'
Added 'mem_top_track_2' under 'sb_1__0_'
Prev node '4294967295' for src_node '894'
Added 2 bits to 'mem_top_track_2' under 'sb_1__0_'
Added 'mem_top_track_4' under 'sb_1__0_'
Prev node '4294967295' for src_node '896'
Added 2 bits to 'mem_top_track_4' under 'sb_1__0_'
Added 'mem_top_track_6' under 'sb_1__0_'
Prev node '4294967295' for src_node '898'
Added 2 bits to 'mem_top_track_6' under 'sb_1__0_'
Added 'mem_top_track_8' under 'sb_1__0_'
Prev node '777' for src_node '900'
Path: 0 -> Driver node '158' for src_node '900'
Path: 1 -> Driver node '777' for src_node '900'
Added 2 bits to 'mem_top_track_8' under 'sb_1__0_'
Added 'mem_top_track_10' under 'sb_1__0_'
Prev node '781' for src_node '902'
Path: 0 -> Driver node '159' for src_node '902'
Path: 1 -> Driver node '781' for src_node '902'
Added 2 bits to 'mem_top_track_10' under 'sb_1__0_'
Added 'mem_top_track_12' under 'sb_1__0_'
Prev node '4294967295' for src_node '904'
Added 2 bits to 'mem_top_track_12' under 'sb_1__0_'
Added 'mem_top_track_14' under 'sb_1__0_'
Prev node '4294967295' for src_node '906'
Added 2 bits to 'mem_top_track_14' under 'sb_1__0_'
Added 'mem_top_track_16' under 'sb_1__0_'
Prev node '4294967295' for src_node '908'
Added 2 bits to 'mem_top_track_16' under 'sb_1__0_'
Added 'mem_top_track_18' under 'sb_1__0_'
Prev node '765' for src_node '910'
Path: 0 -> Driver node '163' for src_node '910'
Path: 1 -> Driver node '765' for src_node '910'
Added 6 bits to 'mem_top_track_18' under 'sb_1__0_'
Added 'mem_right_track_0' under 'sb_1__0_'
Prev node '4294967295' for src_node '782'
Added 8 bits to 'mem_right_track_0' under 'sb_1__0_'
Added 'mem_right_track_8' under 'sb_1__0_'
Prev node '911' for src_node '784'
Path: 0 -> Driver node '893' for src_node '784'
Path: 1 -> Driver node '899' for src_node '784'
Path: 2 -> Driver node '905' for src_node '784'
Path: 3 -> Driver node '911' for src_node '784'
Added 8 bits to 'mem_right_track_8' under 'sb_1__0_'
Added 'mem_right_track_16' under 'sb_1__0_'
Prev node '4294967295' for src_node '786'
Added 8 bits to 'mem_right_track_16' under 'sb_1__0_'
Added 'mem_left_track_1' under 'sb_1__0_'
Prev node '4294967295' for src_node '763'
Added 8 bits to 'mem_left_track_1' under 'sb_1__0_'
Added 'mem_left_track_9' under 'sb_1__0_'
Prev node '4294967295' for src_node '771'
Added 8 bits to 'mem_left_track_9' under 'sb_1__0_'
Added 'mem_left_track_17' under 'sb_1__0_'
Prev node '4294967295' for src_node '779'
Added 8 bits to 'mem_left_track_17' under 'sb_1__0_'
	Done

	Generating bitstream for Switch blocks[1][1]...
Added 'mem_top_track_0' under 'sb_1__1_'
Prev node '4294967295' for src_node '912'
Added 8 bits to 'mem_top_track_0' under 'sb_1__1_'
Added 'mem_top_track_8' under 'sb_1__1_'
Prev node '902' for src_node '914'
Path: 0 -> Driver node '479' for src_node '914'
Path: 1 -> Driver node '482' for src_node '914'
Path: 2 -> Driver node '485' for src_node '914'
Path: 3 -> Driver node '894' for src_node '914'
Path: 4 -> Driver node '902' for src_node '914'
Added 6 bits to 'mem_top_track_8' under 'sb_1__1_'
Added 'mem_top_track_16' under 'sb_1__1_'
Prev node '4294967295' for src_node '916'
Added 6 bits to 'mem_top_track_16' under 'sb_1__1_'
Added 'mem_bottom_track_1' under 'sb_1__1_'
Prev node '4294967295' for src_node '893'
Added 8 bits to 'mem_bottom_track_1' under 'sb_1__1_'
Added 'mem_bottom_track_9' under 'sb_1__1_'
Prev node '4294967295' for src_node '901'
Added 6 bits to 'mem_bottom_track_9' under 'sb_1__1_'
Added 'mem_bottom_track_17' under 'sb_1__1_'
Prev node '4294967295' for src_node '909'
Added 8 bits to 'mem_bottom_track_17' under 'sb_1__1_'
Added 'mem_left_track_1' under 'sb_1__1_'
Prev node '4294967295' for src_node '795'
Added 2 bits to 'mem_left_track_1' under 'sb_1__1_'
Added 'mem_left_track_3' under 'sb_1__1_'
Prev node '4294967295' for src_node '797'
Added 2 bits to 'mem_left_track_3' under 'sb_1__1_'
Added 'mem_left_track_5' under 'sb_1__1_'
Prev node '4294967295' for src_node '799'
Added 2 bits to 'mem_left_track_5' under 'sb_1__1_'
Added 'mem_left_track_7' under 'sb_1__1_'
Prev node '910' for src_node '801'
Path: 0 -> Driver node '896' for src_node '801'
Path: 1 -> Driver node '910' for src_node '801'
Added 2 bits to 'mem_left_track_7' under 'sb_1__1_'
Added 'mem_left_track_9' under 'sb_1__1_'
Prev node '4294967295' for src_node '803'
Added 2 bits to 'mem_left_track_9' under 'sb_1__1_'
Added 'mem_left_track_11' under 'sb_1__1_'
Prev node '4294967295' for src_node '805'
Added 2 bits to 'mem_left_track_11' under 'sb_1__1_'
Added 'mem_left_track_13' under 'sb_1__1_'
Prev node '4294967295' for src_node '807'
Added 2 bits to 'mem_left_track_13' under 'sb_1__1_'
Added 'mem_left_track_15' under 'sb_1__1_'
Prev node '4294967295' for src_node '809'
Added 2 bits to 'mem_left_track_15' under 'sb_1__1_'
Added 'mem_left_track_17' under 'sb_1__1_'
Prev node '4294967295' for src_node '811'
Added 2 bits to 'mem_left_track_17' under 'sb_1__1_'
Added 'mem_left_track_19' under 'sb_1__1_'
Prev node '4294967295' for src_node '813'
Added 2 bits to 'mem_left_track_19' under 'sb_1__1_'
	Done

	Generating bitstream for Switch blocks[1][2]...
Added 'mem_right_track_0' under 'sb_1__2_'
Prev node '914' for src_node '854'
Path: 0 -> Driver node '714' for src_node '854'
Path: 1 -> Driver node '717' for src_node '854'
Path: 2 -> Driver node '720' for src_node '854'
Path: 3 -> Driver node '892' for src_node '854'
Path: 4 -> Driver node '914' for src_node '854'
Added 8 bits to 'mem_right_track_0' under 'sb_1__2_'
Added 'mem_right_track_8' under 'sb_1__2_'
Prev node '4294967295' for src_node '856'
Added 8 bits to 'mem_right_track_8' under 'sb_1__2_'
Added 'mem_right_track_16' under 'sb_1__2_'
Prev node '900' for src_node '858'
Path: 0 -> Driver node '716' for src_node '858'
Path: 1 -> Driver node '719' for src_node '858'
Path: 2 -> Driver node '894' for src_node '858'
Path: 3 -> Driver node '900' for src_node '858'
Added 6 bits to 'mem_right_track_16' under 'sb_1__2_'
Added 'mem_bottom_track_1' under 'sb_1__2_'
Prev node '4294967295' for src_node '895'
Added 2 bits to 'mem_bottom_track_1' under 'sb_1__2_'
Added 'mem_bottom_track_3' under 'sb_1__2_'
Prev node '4294967295' for src_node '897'
Added 2 bits to 'mem_bottom_track_3' under 'sb_1__2_'
Added 'mem_bottom_track_5' under 'sb_1__2_'
Prev node '4294967295' for src_node '899'
Added 2 bits to 'mem_bottom_track_5' under 'sb_1__2_'
Added 'mem_bottom_track_7' under 'sb_1__2_'
Prev node '4294967295' for src_node '913'
Added 2 bits to 'mem_bottom_track_7' under 'sb_1__2_'
Added 'mem_bottom_track_9' under 'sb_1__2_'
Prev node '4294967295' for src_node '903'
Added 2 bits to 'mem_bottom_track_9' under 'sb_1__2_'
Added 'mem_bottom_track_11' under 'sb_1__2_'
Prev node '4294967295' for src_node '905'
Added 2 bits to 'mem_bottom_track_11' under 'sb_1__2_'
Added 'mem_bottom_track_13' under 'sb_1__2_'
Prev node '4294967295' for src_node '907'
Added 2 bits to 'mem_bottom_track_13' under 'sb_1__2_'
Added 'mem_bottom_track_15' under 'sb_1__2_'
Prev node '4294967295' for src_node '915'
Added 2 bits to 'mem_bottom_track_15' under 'sb_1__2_'
Added 'mem_bottom_track_17' under 'sb_1__2_'
Prev node '837' for src_node '911'
Path: 0 -> Driver node '837' for src_node '911'
Added 2 bits to 'mem_bottom_track_17' under 'sb_1__2_'
Added 'mem_bottom_track_19' under 'sb_1__2_'
Prev node '4294967295' for src_node '917'
Added 2 bits to 'mem_bottom_track_19' under 'sb_1__2_'
Added 'mem_left_track_1' under 'sb_1__2_'
Prev node '4294967295' for src_node '835'
Added 8 bits to 'mem_left_track_1' under 'sb_1__2_'
Added 'mem_left_track_9' under 'sb_1__2_'
Prev node '4294967295' for src_node '843'
Added 8 bits to 'mem_left_track_9' under 'sb_1__2_'
Added 'mem_left_track_17' under 'sb_1__2_'
Prev node '4294967295' for src_node '851'
Added 6 bits to 'mem_left_track_17' under 'sb_1__2_'
	Done

	Generating bitstream for Switch blocks[2][0]...
Added 'mem_top_track_0' under 'sb_2__0_'
Prev node '4294967295' for src_node '918'
Added 6 bits to 'mem_top_track_0' under 'sb_2__0_'
Added 'mem_top_track_2' under 'sb_2__0_'
Prev node '4294967295' for src_node '920'
Added 2 bits to 'mem_top_track_2' under 'sb_2__0_'
Added 'mem_top_track_4' under 'sb_2__0_'
Prev node '4294967295' for src_node '922'
Added 2 bits to 'mem_top_track_4' under 'sb_2__0_'
Added 'mem_top_track_6' under 'sb_2__0_'
Prev node '4294967295' for src_node '924'
Added 2 bits to 'mem_top_track_6' under 'sb_2__0_'
Added 'mem_top_track_8' under 'sb_2__0_'
Prev node '4294967295' for src_node '926'
Added 2 bits to 'mem_top_track_8' under 'sb_2__0_'
Added 'mem_top_track_10' under 'sb_2__0_'
Prev node '4294967295' for src_node '928'
Added 2 bits to 'mem_top_track_10' under 'sb_2__0_'
Added 'mem_top_track_16' under 'sb_2__0_'
Prev node '4294967295' for src_node '934'
Added 2 bits to 'mem_top_track_16' under 'sb_2__0_'
Added 'mem_top_track_18' under 'sb_2__0_'
Prev node '4294967295' for src_node '936'
Added 6 bits to 'mem_top_track_18' under 'sb_2__0_'
Added 'mem_right_track_0' under 'sb_2__0_'
Prev node '935' for src_node '788'
Path: 0 -> Driver node '923' for src_node '788'
Path: 1 -> Driver node '929' for src_node '788'
Path: 2 -> Driver node '935' for src_node '788'
Added 8 bits to 'mem_right_track_0' under 'sb_2__0_'
Added 'mem_right_track_8' under 'sb_2__0_'
Prev node '4294967295' for src_node '790'
Added 8 bits to 'mem_right_track_8' under 'sb_2__0_'
Added 'mem_right_track_16' under 'sb_2__0_'
Prev node '927' for src_node '792'
Path: 0 -> Driver node '921' for src_node '792'
Path: 1 -> Driver node '927' for src_node '792'
Added 8 bits to 'mem_right_track_16' under 'sb_2__0_'
Added 'mem_left_track_1' under 'sb_2__0_'
Prev node '919' for src_node '765'
Path: 0 -> Driver node '919' for src_node '765'
Added 8 bits to 'mem_left_track_1' under 'sb_2__0_'
Added 'mem_left_track_9' under 'sb_2__0_'
Prev node '4294967295' for src_node '773'
Added 8 bits to 'mem_left_track_9' under 'sb_2__0_'
Added 'mem_left_track_17' under 'sb_2__0_'
Prev node '933' for src_node '781'
Path: 0 -> Driver node '921' for src_node '781'
Path: 1 -> Driver node '927' for src_node '781'
Path: 2 -> Driver node '933' for src_node '781'
Added 8 bits to 'mem_left_track_17' under 'sb_2__0_'
	Done

	Generating bitstream for Switch blocks[2][1]...
Added 'mem_top_track_0' under 'sb_2__1_'
Prev node '4294967295' for src_node '938'
Added 6 bits to 'mem_top_track_0' under 'sb_2__1_'
Added 'mem_top_track_8' under 'sb_2__1_'
Prev node '4294967295' for src_node '940'
Added 6 bits to 'mem_top_track_8' under 'sb_2__1_'
Added 'mem_top_track_16' under 'sb_2__1_'
Prev node '827' for src_node '942'
Path: 0 -> Driver node '815' for src_node '942'
Path: 1 -> Driver node '821' for src_node '942'
Path: 2 -> Driver node '827' for src_node '942'
Added 6 bits to 'mem_top_track_16' under 'sb_2__1_'
Added 'mem_right_track_2' under 'sb_2__1_'
Prev node '4294967295' for src_node '816'
Added 2 bits to 'mem_right_track_2' under 'sb_2__1_'
Added 'mem_right_track_4' under 'sb_2__1_'
Prev node '4294967295' for src_node '818'
Added 6 bits to 'mem_right_track_4' under 'sb_2__1_'
Added 'mem_right_track_6' under 'sb_2__1_'
Prev node '4294967295' for src_node '820'
Added 6 bits to 'mem_right_track_6' under 'sb_2__1_'
Added 'mem_right_track_8' under 'sb_2__1_'
Prev node '4294967295' for src_node '822'
Added 2 bits to 'mem_right_track_8' under 'sb_2__1_'
Added 'mem_right_track_10' under 'sb_2__1_'
Prev node '4294967295' for src_node '824'
Added 2 bits to 'mem_right_track_10' under 'sb_2__1_'
Added 'mem_right_track_12' under 'sb_2__1_'
Prev node '4294967295' for src_node '826'
Added 6 bits to 'mem_right_track_12' under 'sb_2__1_'
Added 'mem_right_track_14' under 'sb_2__1_'
Prev node '4294967295' for src_node '828'
Added 6 bits to 'mem_right_track_14' under 'sb_2__1_'
Added 'mem_right_track_16' under 'sb_2__1_'
Prev node '4294967295' for src_node '830'
Added 2 bits to 'mem_right_track_16' under 'sb_2__1_'
Added 'mem_bottom_track_1' under 'sb_2__1_'
Prev node '829' for src_node '919'
Path: 0 -> Driver node '921' for src_node '919'
Path: 1 -> Driver node '929' for src_node '919'
Path: 2 -> Driver node '937' for src_node '919'
Path: 3 -> Driver node '817' for src_node '919'
Path: 4 -> Driver node '823' for src_node '919'
Path: 5 -> Driver node '829' for src_node '919'
Added 6 bits to 'mem_bottom_track_1' under 'sb_2__1_'
Added 'mem_bottom_track_9' under 'sb_2__1_'
Prev node '815' for src_node '927'
Path: 0 -> Driver node '923' for src_node '927'
Path: 1 -> Driver node '931' for src_node '927'
Path: 2 -> Driver node '815' for src_node '927'
Added 6 bits to 'mem_bottom_track_9' under 'sb_2__1_'
Added 'mem_bottom_track_17' under 'sb_2__1_'
Prev node '831' for src_node '935'
Path: 0 -> Driver node '925' for src_node '935'
Path: 1 -> Driver node '933' for src_node '935'
Path: 2 -> Driver node '819' for src_node '935'
Path: 3 -> Driver node '825' for src_node '935'
Path: 4 -> Driver node '831' for src_node '935'
Added 6 bits to 'mem_bottom_track_17' under 'sb_2__1_'
	Done

	Generating bitstream for Switch blocks[2][2]...
Added 'mem_right_track_0' under 'sb_2__2_'
Prev node '4294967295' for src_node '860'
Added 8 bits to 'mem_right_track_0' under 'sb_2__2_'
Added 'mem_right_track_8' under 'sb_2__2_'
Prev node '4294967295' for src_node '862'
Added 8 bits to 'mem_right_track_8' under 'sb_2__2_'
Added 'mem_right_track_16' under 'sb_2__2_'
Prev node '4294967295' for src_node '864'
Added 6 bits to 'mem_right_track_16' under 'sb_2__2_'
Added 'mem_bottom_track_1' under 'sb_2__2_'
Prev node '4294967295' for src_node '921'
Added 2 bits to 'mem_bottom_track_1' under 'sb_2__2_'
Added 'mem_bottom_track_3' under 'sb_2__2_'
Prev node '4294967295' for src_node '923'
Added 2 bits to 'mem_bottom_track_3' under 'sb_2__2_'
Added 'mem_bottom_track_5' under 'sb_2__2_'
Prev node '4294967295' for src_node '925'
Added 2 bits to 'mem_bottom_track_5' under 'sb_2__2_'
Added 'mem_bottom_track_7' under 'sb_2__2_'
Prev node '4294967295' for src_node '939'
Added 2 bits to 'mem_bottom_track_7' under 'sb_2__2_'
Added 'mem_bottom_track_9' under 'sb_2__2_'
Prev node '4294967295' for src_node '929'
Added 2 bits to 'mem_bottom_track_9' under 'sb_2__2_'
Added 'mem_bottom_track_11' under 'sb_2__2_'
Prev node '4294967295' for src_node '931'
Added 2 bits to 'mem_bottom_track_11' under 'sb_2__2_'
Added 'mem_bottom_track_13' under 'sb_2__2_'
Prev node '865' for src_node '933'
Path: 0 -> Driver node '855' for src_node '933'
Path: 1 -> Driver node '865' for src_node '933'
Added 2 bits to 'mem_bottom_track_13' under 'sb_2__2_'
Added 'mem_bottom_track_15' under 'sb_2__2_'
Prev node '4294967295' for src_node '941'
Added 2 bits to 'mem_bottom_track_15' under 'sb_2__2_'
Added 'mem_bottom_track_17' under 'sb_2__2_'
Prev node '4294967295' for src_node '937'
Added 2 bits to 'mem_bottom_track_17' under 'sb_2__2_'
Added 'mem_bottom_track_19' under 'sb_2__2_'
Prev node '4294967295' for src_node '943'
Added 2 bits to 'mem_bottom_track_19' under 'sb_2__2_'
Added 'mem_left_track_1' under 'sb_2__2_'
Prev node '942' for src_node '837'
Path: 0 -> Driver node '839' for src_node '837'
Path: 1 -> Driver node '847' for src_node '837'
Path: 2 -> Driver node '859' for src_node '837'
Path: 3 -> Driver node '920' for src_node '837'
Path: 4 -> Driver node '926' for src_node '837'
Path: 5 -> Driver node '942' for src_node '837'
Added 8 bits to 'mem_left_track_1' under 'sb_2__2_'
Added 'mem_left_track_9' under 'sb_2__2_'
Prev node '4294967295' for src_node '845'
Added 8 bits to 'mem_left_track_9' under 'sb_2__2_'
Added 'mem_left_track_17' under 'sb_2__2_'
Prev node '4294967295' for src_node '853'
Added 6 bits to 'mem_left_track_17' under 'sb_2__2_'
	Done

	Generating bitstream for Switch blocks[3][0]...
Added 'mem_top_track_0' under 'sb_3__0_'
Prev node '788' for src_node '944'
Path: 0 -> Driver node '323' for src_node '944'
Path: 1 -> Driver node '404' for src_node '944'
Path: 2 -> Driver node '788' for src_node '944'
Added 2 bits to 'mem_top_track_0' under 'sb_3__0_'
Added 'mem_top_track_2' under 'sb_3__0_'
Prev node '4294967295' for src_node '946'
Added 2 bits to 'mem_top_track_2' under 'sb_3__0_'
Added 'mem_top_track_4' under 'sb_3__0_'
Prev node '792' for src_node '948'
Path: 0 -> Driver node '325' for src_node '948'
Path: 1 -> Driver node '406' for src_node '948'
Path: 2 -> Driver node '792' for src_node '948'
Added 2 bits to 'mem_top_track_4' under 'sb_3__0_'
Added 'mem_top_track_6' under 'sb_3__0_'
Prev node '4294967295' for src_node '950'
Added 2 bits to 'mem_top_track_6' under 'sb_3__0_'
Added 'mem_top_track_8' under 'sb_3__0_'
Prev node '4294967295' for src_node '952'
Added 2 bits to 'mem_top_track_8' under 'sb_3__0_'
Added 'mem_top_track_10' under 'sb_3__0_'
Prev node '784' for src_node '954'
Path: 0 -> Driver node '328' for src_node '954'
Path: 1 -> Driver node '409' for src_node '954'
Path: 2 -> Driver node '784' for src_node '954'
Added 2 bits to 'mem_top_track_10' under 'sb_3__0_'
Added 'mem_top_track_12' under 'sb_3__0_'
Prev node '4294967295' for src_node '956'
Added 2 bits to 'mem_top_track_12' under 'sb_3__0_'
Added 'mem_top_track_14' under 'sb_3__0_'
Prev node '4294967295' for src_node '958'
Added 2 bits to 'mem_top_track_14' under 'sb_3__0_'
Added 'mem_top_track_16' under 'sb_3__0_'
Prev node '4294967295' for src_node '960'
Added 2 bits to 'mem_top_track_16' under 'sb_3__0_'
Added 'mem_top_track_18' under 'sb_3__0_'
Prev node '4294967295' for src_node '962'
Added 2 bits to 'mem_top_track_18' under 'sb_3__0_'
Added 'mem_left_track_1' under 'sb_3__0_'
Prev node '4294967295' for src_node '767'
Added 2 bits to 'mem_left_track_1' under 'sb_3__0_'
Added 'mem_left_track_3' under 'sb_3__0_'
Prev node '4294967295' for src_node '769'
Added 2 bits to 'mem_left_track_3' under 'sb_3__0_'
Added 'mem_left_track_5' under 'sb_3__0_'
Prev node '4294967295' for src_node '783'
Added 2 bits to 'mem_left_track_5' under 'sb_3__0_'
Added 'mem_left_track_7' under 'sb_3__0_'
Prev node '4294967295' for src_node '789'
Added 2 bits to 'mem_left_track_7' under 'sb_3__0_'
Added 'mem_left_track_9' under 'sb_3__0_'
Prev node '4294967295' for src_node '775'
Added 2 bits to 'mem_left_track_9' under 'sb_3__0_'
Added 'mem_left_track_11' under 'sb_3__0_'
Prev node '955' for src_node '777'
Path: 0 -> Driver node '955' for src_node '777'
Added 2 bits to 'mem_left_track_11' under 'sb_3__0_'
Added 'mem_left_track_13' under 'sb_3__0_'
Prev node '4294967295' for src_node '785'
Added 2 bits to 'mem_left_track_13' under 'sb_3__0_'
Added 'mem_left_track_15' under 'sb_3__0_'
Prev node '4294967295' for src_node '791'
Added 2 bits to 'mem_left_track_15' under 'sb_3__0_'
Added 'mem_left_track_17' under 'sb_3__0_'
Prev node '4294967295' for src_node '787'
Added 2 bits to 'mem_left_track_17' under 'sb_3__0_'
Added 'mem_left_track_19' under 'sb_3__0_'
Prev node '4294967295' for src_node '793'
Added 2 bits to 'mem_left_track_19' under 'sb_3__0_'
	Done

	Generating bitstream for Switch blocks[3][1]...
Added 'mem_top_track_0' under 'sb_3__1_'
Prev node '569' for src_node '964'
Path: 0 -> Driver node '569' for src_node '964'
Added 8 bits to 'mem_top_track_0' under 'sb_3__1_'
Added 'mem_top_track_8' under 'sb_3__1_'
Prev node '4294967295' for src_node '966'
Added 8 bits to 'mem_top_track_8' under 'sb_3__1_'
Added 'mem_top_track_16' under 'sb_3__1_'
Prev node '577' for src_node '968'
Path: 0 -> Driver node '571' for src_node '968'
Path: 1 -> Driver node '574' for src_node '968'
Path: 2 -> Driver node '577' for src_node '968'
Added 8 bits to 'mem_top_track_16' under 'sb_3__1_'
Added 'mem_bottom_track_1' under 'sb_3__1_'
Prev node '4294967295' for src_node '945'
Added 8 bits to 'mem_bottom_track_1' under 'sb_3__1_'
Added 'mem_bottom_track_9' under 'sb_3__1_'
Prev node '4294967295' for src_node '953'
Added 8 bits to 'mem_bottom_track_9' under 'sb_3__1_'
Added 'mem_bottom_track_17' under 'sb_3__1_'
Prev node '4294967295' for src_node '961'
Added 8 bits to 'mem_bottom_track_17' under 'sb_3__1_'
Added 'mem_left_track_1' under 'sb_3__1_'
Prev node '579' for src_node '815'
Path: 0 -> Driver node '947' for src_node '815'
Path: 1 -> Driver node '965' for src_node '815'
Path: 2 -> Driver node '579' for src_node '815'
Added 2 bits to 'mem_left_track_1' under 'sb_3__1_'
Added 'mem_left_track_3' under 'sb_3__1_'
Prev node '4294967295' for src_node '817'
Added 2 bits to 'mem_left_track_3' under 'sb_3__1_'
Added 'mem_left_track_5' under 'sb_3__1_'
Prev node '4294967295' for src_node '819'
Added 2 bits to 'mem_left_track_5' under 'sb_3__1_'
Added 'mem_left_track_7' under 'sb_3__1_'
Prev node '4294967295' for src_node '821'
Added 2 bits to 'mem_left_track_7' under 'sb_3__1_'
Added 'mem_left_track_9' under 'sb_3__1_'
Prev node '4294967295' for src_node '823'
Added 2 bits to 'mem_left_track_9' under 'sb_3__1_'
Added 'mem_left_track_11' under 'sb_3__1_'
Prev node '4294967295' for src_node '825'
Added 2 bits to 'mem_left_track_11' under 'sb_3__1_'
Added 'mem_left_track_13' under 'sb_3__1_'
Prev node '585' for src_node '827'
Path: 0 -> Driver node '957' for src_node '827'
Path: 1 -> Driver node '956' for src_node '827'
Path: 2 -> Driver node '585' for src_node '827'
Added 2 bits to 'mem_left_track_13' under 'sb_3__1_'
Added 'mem_left_track_15' under 'sb_3__1_'
Prev node '586' for src_node '829'
Path: 0 -> Driver node '955' for src_node '829'
Path: 1 -> Driver node '960' for src_node '829'
Path: 2 -> Driver node '586' for src_node '829'
Added 2 bits to 'mem_left_track_15' under 'sb_3__1_'
Added 'mem_left_track_17' under 'sb_3__1_'
Prev node '587' for src_node '831'
Path: 0 -> Driver node '951' for src_node '831'
Path: 1 -> Driver node '969' for src_node '831'
Path: 2 -> Driver node '587' for src_node '831'
Added 2 bits to 'mem_left_track_17' under 'sb_3__1_'
Added 'mem_left_track_19' under 'sb_3__1_'
Prev node '4294967295' for src_node '833'
Added 2 bits to 'mem_left_track_19' under 'sb_3__1_'
	Done

	Generating bitstream for Switch blocks[3][2]...
Added 'mem_bottom_track_1' under 'sb_3__2_'
Prev node '854' for src_node '947'
Path: 0 -> Driver node '650' for src_node '947'
Path: 1 -> Driver node '571' for src_node '947'
Path: 2 -> Driver node '854' for src_node '947'
Added 2 bits to 'mem_bottom_track_1' under 'sb_3__2_'
Added 'mem_bottom_track_3' under 'sb_3__2_'
Prev node '834' for src_node '949'
Path: 0 -> Driver node '651' for src_node '949'
Path: 1 -> Driver node '572' for src_node '949'
Path: 2 -> Driver node '834' for src_node '949'
Added 2 bits to 'mem_bottom_track_3' under 'sb_3__2_'
Added 'mem_bottom_track_5' under 'sb_3__2_'
Prev node '4294967295' for src_node '951'
Added 2 bits to 'mem_bottom_track_5' under 'sb_3__2_'
Added 'mem_bottom_track_7' under 'sb_3__2_'
Prev node '4294967295' for src_node '965'
Added 2 bits to 'mem_bottom_track_7' under 'sb_3__2_'
Added 'mem_bottom_track_9' under 'sb_3__2_'
Prev node '575' for src_node '955'
Path: 0 -> Driver node '654' for src_node '955'
Path: 1 -> Driver node '575' for src_node '955'
Added 2 bits to 'mem_bottom_track_9' under 'sb_3__2_'
Added 'mem_bottom_track_11' under 'sb_3__2_'
Prev node '576' for src_node '957'
Path: 0 -> Driver node '655' for src_node '957'
Path: 1 -> Driver node '576' for src_node '957'
Added 2 bits to 'mem_bottom_track_11' under 'sb_3__2_'
Added 'mem_bottom_track_13' under 'sb_3__2_'
Prev node '4294967295' for src_node '959'
Added 2 bits to 'mem_bottom_track_13' under 'sb_3__2_'
Added 'mem_bottom_track_15' under 'sb_3__2_'
Prev node '4294967295' for src_node '967'
Added 2 bits to 'mem_bottom_track_15' under 'sb_3__2_'
Added 'mem_bottom_track_17' under 'sb_3__2_'
Prev node '858' for src_node '963'
Path: 0 -> Driver node '569' for src_node '963'
Path: 1 -> Driver node '858' for src_node '963'
Added 2 bits to 'mem_bottom_track_17' under 'sb_3__2_'
Added 'mem_bottom_track_19' under 'sb_3__2_'
Prev node '4294967295' for src_node '969'
Added 2 bits to 'mem_bottom_track_19' under 'sb_3__2_'
Added 'mem_left_track_1' under 'sb_3__2_'
Prev node '4294967295' for src_node '839'
Added 2 bits to 'mem_left_track_1' under 'sb_3__2_'
Added 'mem_left_track_3' under 'sb_3__2_'
Prev node '964' for src_node '841'
Path: 0 -> Driver node '964' for src_node '841'
Added 2 bits to 'mem_left_track_3' under 'sb_3__2_'
Added 'mem_left_track_5' under 'sb_3__2_'
Prev node '944' for src_node '855'
Path: 0 -> Driver node '944' for src_node '855'
Added 2 bits to 'mem_left_track_5' under 'sb_3__2_'
Added 'mem_left_track_7' under 'sb_3__2_'
Prev node '4294967295' for src_node '861'
Added 2 bits to 'mem_left_track_7' under 'sb_3__2_'
Added 'mem_left_track_9' under 'sb_3__2_'
Prev node '4294967295' for src_node '847'
Added 2 bits to 'mem_left_track_9' under 'sb_3__2_'
Added 'mem_left_track_11' under 'sb_3__2_'
Prev node '4294967295' for src_node '849'
Added 2 bits to 'mem_left_track_11' under 'sb_3__2_'
Added 'mem_left_track_13' under 'sb_3__2_'
Prev node '4294967295' for src_node '857'
Added 2 bits to 'mem_left_track_13' under 'sb_3__2_'
Added 'mem_left_track_15' under 'sb_3__2_'
Prev node '954' for src_node '863'
Path: 0 -> Driver node '954' for src_node '863'
Added 2 bits to 'mem_left_track_15' under 'sb_3__2_'
	Done
Done
Generating bitstream for X-direction Connection blocks ...
	Generating bitstream for X-direction Connection Block [1][0]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:196 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_0' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_0' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:197 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_1' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_1' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '2'. Details: IPIN:198 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_2' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_2' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '3'. Details: IPIN:199 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_3' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_3' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '4'. Details: IPIN:200 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_4' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_4' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '5'. Details: IPIN:201 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_5' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_5' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '6'. Details: IPIN:202 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_6' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_6' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '7'. Details: IPIN:203 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_7' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_7' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '8'. Details: IPIN:204 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_8' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_8' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '9'. Details: IPIN:205 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_9' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_9' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '10'. Details: IPIN:206 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_10' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_10' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '11'. Details: IPIN:207 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_11' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_11' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '12'. Details: IPIN:208 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_12' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_12' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '13'. Details: IPIN:209 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_13' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_13' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '14'. Details: IPIN:210 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_14' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_14' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '15'. Details: IPIN:211 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_15' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_15' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '16'. Details: IPIN:212 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_16' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_16' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '17'. Details: IPIN:213 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_17' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_17' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '18'. Details: IPIN:214 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_18' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_18' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '19'. Details: IPIN:215 side: (BOTTOM,) (1,1,0)
Added 'mem_bottom_ipin_19' under 'cbx_1__0_'
Added 2 bits to 'mem_bottom_ipin_19' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:24 side: (TOP,) (1,0,0)
Added 'mem_top_ipin_0' under 'cbx_1__0_'
Added 6 bits to 'mem_top_ipin_0' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:25 side: (TOP,) (1,0,0)
Added 'mem_top_ipin_1' under 'cbx_1__0_'
Added 6 bits to 'mem_top_ipin_1' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:26 side: (TOP,) (1,0,0)
Added 'mem_top_ipin_2' under 'cbx_1__0_'
Added 6 bits to 'mem_top_ipin_2' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '3'. Details: IPIN:27 side: (TOP,) (1,0,0)
Added 'mem_top_ipin_3' under 'cbx_1__0_'
Added 6 bits to 'mem_top_ipin_3' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '4'. Details: IPIN:28 side: (TOP,) (1,0,0)
Added 'mem_top_ipin_4' under 'cbx_1__0_'
Added 6 bits to 'mem_top_ipin_4' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '5'. Details: IPIN:29 side: (TOP,) (1,0,0)
Added 'mem_top_ipin_5' under 'cbx_1__0_'
Added 6 bits to 'mem_top_ipin_5' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '6'. Details: IPIN:30 side: (TOP,) (1,0,0)
Added 'mem_top_ipin_6' under 'cbx_1__0_'
Added 6 bits to 'mem_top_ipin_6' under 'cbx_1__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '7'. Details: IPIN:31 side: (TOP,) (1,0,0)
Added 'mem_top_ipin_7' under 'cbx_1__0_'
Added 6 bits to 'mem_top_ipin_7' under 'cbx_1__0_'
	Done

	Generating bitstream for X-direction Connection Block [1][1]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:520 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_0' under 'cbx_1__1_'
Added 2 bits to 'mem_bottom_ipin_0' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:521 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_1' under 'cbx_1__1_'
Added 2 bits to 'mem_bottom_ipin_1' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '2'. Details: IPIN:522 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_2' under 'cbx_1__1_'
Added 2 bits to 'mem_bottom_ipin_2' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '3'. Details: IPIN:523 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_3' under 'cbx_1__1_'
Added 2 bits to 'mem_bottom_ipin_3' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '4'. Details: IPIN:524 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_4' under 'cbx_1__1_'
Added 2 bits to 'mem_bottom_ipin_4' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '5'. Details: IPIN:525 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_5' under 'cbx_1__1_'
Added 2 bits to 'mem_bottom_ipin_5' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '6'. Details: IPIN:526 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_6' under 'cbx_1__1_'
Added 2 bits to 'mem_bottom_ipin_6' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '7'. Details: IPIN:527 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_7' under 'cbx_1__1_'
Added 2 bits to 'mem_bottom_ipin_7' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '8'. Details: IPIN:528 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_8' under 'cbx_1__1_'
Added 2 bits to 'mem_bottom_ipin_8' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '9'. Details: IPIN:529 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_9' under 'cbx_1__1_'
Added 2 bits to 'mem_bottom_ipin_9' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '10'. Details: IPIN:530 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_10' under 'cbx_1__1_'
Added 2 bits to 'mem_bottom_ipin_10' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '11'. Details: IPIN:531 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_11' under 'cbx_1__1_'
Added 2 bits to 'mem_bottom_ipin_11' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '12'. Details: IPIN:532 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_12' under 'cbx_1__1_'
Added 2 bits to 'mem_bottom_ipin_12' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '13'. Details: IPIN:533 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_13' under 'cbx_1__1_'
Added 2 bits to 'mem_bottom_ipin_13' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '14'. Details: IPIN:534 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_14' under 'cbx_1__1_'
Added 2 bits to 'mem_bottom_ipin_14' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '15'. Details: IPIN:535 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_15' under 'cbx_1__1_'
Added 2 bits to 'mem_bottom_ipin_15' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '16'. Details: IPIN:536 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_16' under 'cbx_1__1_'
Added 2 bits to 'mem_bottom_ipin_16' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '17'. Details: IPIN:537 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_17' under 'cbx_1__1_'
Added 2 bits to 'mem_bottom_ipin_17' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '18'. Details: IPIN:538 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_18' under 'cbx_1__1_'
Added 2 bits to 'mem_bottom_ipin_18' under 'cbx_1__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '19'. Details: IPIN:539 side: (BOTTOM,) (1,2,0)
Added 'mem_bottom_ipin_19' under 'cbx_1__1_'
Added 2 bits to 'mem_bottom_ipin_19' under 'cbx_1__1_'
	Done

	Generating bitstream for X-direction Connection Block [1][2]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:690 side: (BOTTOM,) (1,3,0)
Added 'mem_bottom_ipin_0' under 'cbx_1__2_'
Added 6 bits to 'mem_bottom_ipin_0' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:691 side: (BOTTOM,) (1,3,0)
Added 'mem_bottom_ipin_1' under 'cbx_1__2_'
Added 6 bits to 'mem_bottom_ipin_1' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '2'. Details: IPIN:692 side: (BOTTOM,) (1,3,0)
Added 'mem_bottom_ipin_2' under 'cbx_1__2_'
Added 6 bits to 'mem_bottom_ipin_2' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '3'. Details: IPIN:693 side: (BOTTOM,) (1,3,0)
Added 'mem_bottom_ipin_3' under 'cbx_1__2_'
Added 6 bits to 'mem_bottom_ipin_3' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '4'. Details: IPIN:694 side: (BOTTOM,) (1,3,0)
Added 'mem_bottom_ipin_4' under 'cbx_1__2_'
Added 6 bits to 'mem_bottom_ipin_4' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '5'. Details: IPIN:695 side: (BOTTOM,) (1,3,0)
Added 'mem_bottom_ipin_5' under 'cbx_1__2_'
Added 6 bits to 'mem_bottom_ipin_5' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '6'. Details: IPIN:696 side: (BOTTOM,) (1,3,0)
Added 'mem_bottom_ipin_6' under 'cbx_1__2_'
Added 6 bits to 'mem_bottom_ipin_6' under 'cbx_1__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '7'. Details: IPIN:697 side: (BOTTOM,) (1,3,0)
Added 'mem_bottom_ipin_7' under 'cbx_1__2_'
Added 6 bits to 'mem_bottom_ipin_7' under 'cbx_1__2_'
	Done

	Generating bitstream for X-direction Connection Block [2][0]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:281 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_0' under 'cbx_2__0_'
Added 2 bits to 'mem_bottom_ipin_0' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:282 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_1' under 'cbx_2__0_'
Added 2 bits to 'mem_bottom_ipin_1' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '2'. Details: IPIN:283 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_2' under 'cbx_2__0_'
Added 2 bits to 'mem_bottom_ipin_2' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '3'. Details: IPIN:284 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_3' under 'cbx_2__0_'
Added 2 bits to 'mem_bottom_ipin_3' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '4'. Details: IPIN:285 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_4' under 'cbx_2__0_'
Added 2 bits to 'mem_bottom_ipin_4' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '5'. Details: IPIN:286 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_5' under 'cbx_2__0_'
Added 2 bits to 'mem_bottom_ipin_5' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '6'. Details: IPIN:287 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_6' under 'cbx_2__0_'
Added 2 bits to 'mem_bottom_ipin_6' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '7'. Details: IPIN:288 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_7' under 'cbx_2__0_'
Added 2 bits to 'mem_bottom_ipin_7' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '8'. Details: IPIN:289 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_8' under 'cbx_2__0_'
Added 2 bits to 'mem_bottom_ipin_8' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '9'. Details: IPIN:290 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_9' under 'cbx_2__0_'
Added 2 bits to 'mem_bottom_ipin_9' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '10'. Details: IPIN:291 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_10' under 'cbx_2__0_'
Added 2 bits to 'mem_bottom_ipin_10' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '11'. Details: IPIN:292 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_11' under 'cbx_2__0_'
Added 2 bits to 'mem_bottom_ipin_11' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '12'. Details: IPIN:293 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_12' under 'cbx_2__0_'
Added 2 bits to 'mem_bottom_ipin_12' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '13'. Details: IPIN:294 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_13' under 'cbx_2__0_'
Added 2 bits to 'mem_bottom_ipin_13' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '14'. Details: IPIN:295 side: (BOTTOM,) (2,1,0)
Added 'mem_bottom_ipin_14' under 'cbx_2__0_'
Added 6 bits to 'mem_bottom_ipin_14' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:56 side: (TOP,) (2,0,0)
Added 'mem_top_ipin_0' under 'cbx_2__0_'
Added 6 bits to 'mem_top_ipin_0' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:57 side: (TOP,) (2,0,0)
Added 'mem_top_ipin_1' under 'cbx_2__0_'
Added 6 bits to 'mem_top_ipin_1' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:58 side: (TOP,) (2,0,0)
Added 'mem_top_ipin_2' under 'cbx_2__0_'
Added 6 bits to 'mem_top_ipin_2' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '3'. Details: IPIN:59 side: (TOP,) (2,0,0)
Added 'mem_top_ipin_3' under 'cbx_2__0_'
Added 6 bits to 'mem_top_ipin_3' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '4'. Details: IPIN:60 side: (TOP,) (2,0,0)
Added 'mem_top_ipin_4' under 'cbx_2__0_'
Added 6 bits to 'mem_top_ipin_4' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '5'. Details: IPIN:61 side: (TOP,) (2,0,0)
Added 'mem_top_ipin_5' under 'cbx_2__0_'
Added 6 bits to 'mem_top_ipin_5' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '6'. Details: IPIN:62 side: (TOP,) (2,0,0)
Added 'mem_top_ipin_6' under 'cbx_2__0_'
Added 6 bits to 'mem_top_ipin_6' under 'cbx_2__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '7'. Details: IPIN:63 side: (TOP,) (2,0,0)
Added 'mem_top_ipin_7' under 'cbx_2__0_'
Added 6 bits to 'mem_top_ipin_7' under 'cbx_2__0_'
	Done

	Generating bitstream for X-direction Connection Block [2][2]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:722 side: (BOTTOM,) (2,3,0)
Added 'mem_bottom_ipin_0' under 'cbx_2__2_'
Added 6 bits to 'mem_bottom_ipin_0' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:723 side: (BOTTOM,) (2,3,0)
Added 'mem_bottom_ipin_1' under 'cbx_2__2_'
Added 6 bits to 'mem_bottom_ipin_1' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '2'. Details: IPIN:724 side: (BOTTOM,) (2,3,0)
Added 'mem_bottom_ipin_2' under 'cbx_2__2_'
Added 6 bits to 'mem_bottom_ipin_2' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '3'. Details: IPIN:725 side: (BOTTOM,) (2,3,0)
Added 'mem_bottom_ipin_3' under 'cbx_2__2_'
Added 6 bits to 'mem_bottom_ipin_3' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '4'. Details: IPIN:726 side: (BOTTOM,) (2,3,0)
Added 'mem_bottom_ipin_4' under 'cbx_2__2_'
Added 6 bits to 'mem_bottom_ipin_4' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '5'. Details: IPIN:727 side: (BOTTOM,) (2,3,0)
Added 'mem_bottom_ipin_5' under 'cbx_2__2_'
Added 6 bits to 'mem_bottom_ipin_5' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '6'. Details: IPIN:728 side: (BOTTOM,) (2,3,0)
Added 'mem_bottom_ipin_6' under 'cbx_2__2_'
Added 6 bits to 'mem_bottom_ipin_6' under 'cbx_2__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '7'. Details: IPIN:729 side: (BOTTOM,) (2,3,0)
Added 'mem_bottom_ipin_7' under 'cbx_2__2_'
Added 6 bits to 'mem_bottom_ipin_7' under 'cbx_2__2_'
	Done

	Generating bitstream for X-direction Connection Block [3][0]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:365 side: (BOTTOM,) (3,1,0)
Added 'mem_bottom_ipin_0' under 'cbx_3__0_'
Added 2 bits to 'mem_bottom_ipin_0' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:366 side: (BOTTOM,) (3,1,0)
Added 'mem_bottom_ipin_1' under 'cbx_3__0_'
Added 2 bits to 'mem_bottom_ipin_1' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '2'. Details: IPIN:367 side: (BOTTOM,) (3,1,0)
Added 'mem_bottom_ipin_2' under 'cbx_3__0_'
Added 2 bits to 'mem_bottom_ipin_2' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '3'. Details: IPIN:368 side: (BOTTOM,) (3,1,0)
Added 'mem_bottom_ipin_3' under 'cbx_3__0_'
Added 2 bits to 'mem_bottom_ipin_3' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '4'. Details: IPIN:369 side: (BOTTOM,) (3,1,0)
Added 'mem_bottom_ipin_4' under 'cbx_3__0_'
Added 2 bits to 'mem_bottom_ipin_4' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '5'. Details: IPIN:370 side: (BOTTOM,) (3,1,0)
Added 'mem_bottom_ipin_5' under 'cbx_3__0_'
Added 2 bits to 'mem_bottom_ipin_5' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '6'. Details: IPIN:371 side: (BOTTOM,) (3,1,0)
Added 'mem_bottom_ipin_6' under 'cbx_3__0_'
Added 2 bits to 'mem_bottom_ipin_6' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '7'. Details: IPIN:372 side: (BOTTOM,) (3,1,0)
Added 'mem_bottom_ipin_7' under 'cbx_3__0_'
Added 2 bits to 'mem_bottom_ipin_7' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '8'. Details: IPIN:373 side: (BOTTOM,) (3,1,0)
Added 'mem_bottom_ipin_8' under 'cbx_3__0_'
Added 2 bits to 'mem_bottom_ipin_8' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '9'. Details: IPIN:374 side: (BOTTOM,) (3,1,0)
Added 'mem_bottom_ipin_9' under 'cbx_3__0_'
Added 2 bits to 'mem_bottom_ipin_9' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '10'. Details: IPIN:375 side: (BOTTOM,) (3,1,0)
Added 'mem_bottom_ipin_10' under 'cbx_3__0_'
Added 2 bits to 'mem_bottom_ipin_10' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '11'. Details: IPIN:376 side: (BOTTOM,) (3,1,0)
Added 'mem_bottom_ipin_11' under 'cbx_3__0_'
Added 2 bits to 'mem_bottom_ipin_11' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '12'. Details: IPIN:377 side: (BOTTOM,) (3,1,0)
Added 'mem_bottom_ipin_12' under 'cbx_3__0_'
Added 2 bits to 'mem_bottom_ipin_12' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '13'. Details: IPIN:378 side: (BOTTOM,) (3,1,0)
Added 'mem_bottom_ipin_13' under 'cbx_3__0_'
Added 2 bits to 'mem_bottom_ipin_13' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '14'. Details: IPIN:379 side: (BOTTOM,) (3,1,0)
Added 'mem_bottom_ipin_14' under 'cbx_3__0_'
Added 2 bits to 'mem_bottom_ipin_14' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '15'. Details: IPIN:380 side: (BOTTOM,) (3,1,0)
Added 'mem_bottom_ipin_15' under 'cbx_3__0_'
Added 2 bits to 'mem_bottom_ipin_15' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '16'. Details: IPIN:381 side: (BOTTOM,) (3,1,0)
Added 'mem_bottom_ipin_16' under 'cbx_3__0_'
Added 2 bits to 'mem_bottom_ipin_16' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '17'. Details: IPIN:382 side: (BOTTOM,) (3,1,0)
Added 'mem_bottom_ipin_17' under 'cbx_3__0_'
Added 2 bits to 'mem_bottom_ipin_17' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '18'. Details: IPIN:383 side: (BOTTOM,) (3,1,0)
Added 'mem_bottom_ipin_18' under 'cbx_3__0_'
Added 2 bits to 'mem_bottom_ipin_18' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '19'. Details: IPIN:384 side: (BOTTOM,) (3,1,0)
Added 'mem_bottom_ipin_19' under 'cbx_3__0_'
Added 2 bits to 'mem_bottom_ipin_19' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '0'. Details: IPIN:88 side: (TOP,) (3,0,0)
Added 'mem_top_ipin_0' under 'cbx_3__0_'
Added 6 bits to 'mem_top_ipin_0' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '1'. Details: IPIN:89 side: (TOP,) (3,0,0)
Added 'mem_top_ipin_1' under 'cbx_3__0_'
Added 6 bits to 'mem_top_ipin_1' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '2'. Details: IPIN:90 side: (TOP,) (3,0,0)
Added 'mem_top_ipin_2' under 'cbx_3__0_'
Added 6 bits to 'mem_top_ipin_2' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '3'. Details: IPIN:91 side: (TOP,) (3,0,0)
Added 'mem_top_ipin_3' under 'cbx_3__0_'
Added 6 bits to 'mem_top_ipin_3' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '4'. Details: IPIN:92 side: (TOP,) (3,0,0)
Added 'mem_top_ipin_4' under 'cbx_3__0_'
Added 6 bits to 'mem_top_ipin_4' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '5'. Details: IPIN:93 side: (TOP,) (3,0,0)
Added 'mem_top_ipin_5' under 'cbx_3__0_'
Added 6 bits to 'mem_top_ipin_5' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '6'. Details: IPIN:94 side: (TOP,) (3,0,0)
Added 'mem_top_ipin_6' under 'cbx_3__0_'
Added 6 bits to 'mem_top_ipin_6' under 'cbx_3__0_'
	Generating bitstream for IPIN at 'bottom' side
	Generating bitstream for IPIN '7'. Details: IPIN:95 side: (TOP,) (3,0,0)
Added 'mem_top_ipin_7' under 'cbx_3__0_'
Added 6 bits to 'mem_top_ipin_7' under 'cbx_3__0_'
	Done

	Generating bitstream for X-direction Connection Block [3][1]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:611 side: (BOTTOM,) (3,2,0)
Added 'mem_bottom_ipin_0' under 'cbx_3__1_'
Added 2 bits to 'mem_bottom_ipin_0' under 'cbx_3__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:612 side: (BOTTOM,) (3,2,0)
Added 'mem_bottom_ipin_1' under 'cbx_3__1_'
Added 2 bits to 'mem_bottom_ipin_1' under 'cbx_3__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '2'. Details: IPIN:613 side: (BOTTOM,) (3,2,0)
Added 'mem_bottom_ipin_2' under 'cbx_3__1_'
Added 2 bits to 'mem_bottom_ipin_2' under 'cbx_3__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '3'. Details: IPIN:614 side: (BOTTOM,) (3,2,0)
Added 'mem_bottom_ipin_3' under 'cbx_3__1_'
Added 2 bits to 'mem_bottom_ipin_3' under 'cbx_3__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '4'. Details: IPIN:615 side: (BOTTOM,) (3,2,0)
Added 'mem_bottom_ipin_4' under 'cbx_3__1_'
Added 2 bits to 'mem_bottom_ipin_4' under 'cbx_3__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '5'. Details: IPIN:616 side: (BOTTOM,) (3,2,0)
Added 'mem_bottom_ipin_5' under 'cbx_3__1_'
Added 2 bits to 'mem_bottom_ipin_5' under 'cbx_3__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '6'. Details: IPIN:617 side: (BOTTOM,) (3,2,0)
Added 'mem_bottom_ipin_6' under 'cbx_3__1_'
Added 2 bits to 'mem_bottom_ipin_6' under 'cbx_3__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '7'. Details: IPIN:618 side: (BOTTOM,) (3,2,0)
Added 'mem_bottom_ipin_7' under 'cbx_3__1_'
Added 2 bits to 'mem_bottom_ipin_7' under 'cbx_3__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '8'. Details: IPIN:619 side: (BOTTOM,) (3,2,0)
Added 'mem_bottom_ipin_8' under 'cbx_3__1_'
Added 2 bits to 'mem_bottom_ipin_8' under 'cbx_3__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '9'. Details: IPIN:620 side: (BOTTOM,) (3,2,0)
Added 'mem_bottom_ipin_9' under 'cbx_3__1_'
Added 2 bits to 'mem_bottom_ipin_9' under 'cbx_3__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '10'. Details: IPIN:621 side: (BOTTOM,) (3,2,0)
Added 'mem_bottom_ipin_10' under 'cbx_3__1_'
Added 2 bits to 'mem_bottom_ipin_10' under 'cbx_3__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '11'. Details: IPIN:622 side: (BOTTOM,) (3,2,0)
Added 'mem_bottom_ipin_11' under 'cbx_3__1_'
Added 2 bits to 'mem_bottom_ipin_11' under 'cbx_3__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '12'. Details: IPIN:623 side: (BOTTOM,) (3,2,0)
Added 'mem_bottom_ipin_12' under 'cbx_3__1_'
Added 2 bits to 'mem_bottom_ipin_12' under 'cbx_3__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '13'. Details: IPIN:624 side: (BOTTOM,) (3,2,0)
Added 'mem_bottom_ipin_13' under 'cbx_3__1_'
Added 2 bits to 'mem_bottom_ipin_13' under 'cbx_3__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '14'. Details: IPIN:625 side: (BOTTOM,) (3,2,0)
Added 'mem_bottom_ipin_14' under 'cbx_3__1_'
Added 2 bits to 'mem_bottom_ipin_14' under 'cbx_3__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '15'. Details: IPIN:626 side: (BOTTOM,) (3,2,0)
Added 'mem_bottom_ipin_15' under 'cbx_3__1_'
Added 2 bits to 'mem_bottom_ipin_15' under 'cbx_3__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '16'. Details: IPIN:627 side: (BOTTOM,) (3,2,0)
Added 'mem_bottom_ipin_16' under 'cbx_3__1_'
Added 2 bits to 'mem_bottom_ipin_16' under 'cbx_3__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '17'. Details: IPIN:628 side: (BOTTOM,) (3,2,0)
Added 'mem_bottom_ipin_17' under 'cbx_3__1_'
Added 2 bits to 'mem_bottom_ipin_17' under 'cbx_3__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '18'. Details: IPIN:629 side: (BOTTOM,) (3,2,0)
Added 'mem_bottom_ipin_18' under 'cbx_3__1_'
Added 2 bits to 'mem_bottom_ipin_18' under 'cbx_3__1_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '19'. Details: IPIN:630 side: (BOTTOM,) (3,2,0)
Added 'mem_bottom_ipin_19' under 'cbx_3__1_'
Added 2 bits to 'mem_bottom_ipin_19' under 'cbx_3__1_'
	Done

	Generating bitstream for X-direction Connection Block [3][2]
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '0'. Details: IPIN:754 side: (BOTTOM,) (3,3,0)
Added 'mem_bottom_ipin_0' under 'cbx_3__2_'
Added 6 bits to 'mem_bottom_ipin_0' under 'cbx_3__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '1'. Details: IPIN:755 side: (BOTTOM,) (3,3,0)
Added 'mem_bottom_ipin_1' under 'cbx_3__2_'
Added 6 bits to 'mem_bottom_ipin_1' under 'cbx_3__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '2'. Details: IPIN:756 side: (BOTTOM,) (3,3,0)
Added 'mem_bottom_ipin_2' under 'cbx_3__2_'
Added 6 bits to 'mem_bottom_ipin_2' under 'cbx_3__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '3'. Details: IPIN:757 side: (BOTTOM,) (3,3,0)
Added 'mem_bottom_ipin_3' under 'cbx_3__2_'
Added 6 bits to 'mem_bottom_ipin_3' under 'cbx_3__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '4'. Details: IPIN:758 side: (BOTTOM,) (3,3,0)
Added 'mem_bottom_ipin_4' under 'cbx_3__2_'
Added 6 bits to 'mem_bottom_ipin_4' under 'cbx_3__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '5'. Details: IPIN:759 side: (BOTTOM,) (3,3,0)
Added 'mem_bottom_ipin_5' under 'cbx_3__2_'
Added 6 bits to 'mem_bottom_ipin_5' under 'cbx_3__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '6'. Details: IPIN:760 side: (BOTTOM,) (3,3,0)
Added 'mem_bottom_ipin_6' under 'cbx_3__2_'
Added 6 bits to 'mem_bottom_ipin_6' under 'cbx_3__2_'
	Generating bitstream for IPIN at 'top' side
	Generating bitstream for IPIN '7'. Details: IPIN:761 side: (BOTTOM,) (3,3,0)
Added 'mem_bottom_ipin_7' under 'cbx_3__2_'
Added 6 bits to 'mem_bottom_ipin_7' under 'cbx_3__2_'
	Done
Done
Generating bitstream for Y-direction Connection blocks ...
	Generating bitstream for Y-direction Connection Block [0][1]
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:120 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_0' under 'cby_0__1_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:121 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_1' under 'cby_0__1_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:122 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_2' under 'cby_0__1_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '3'. Details: IPIN:123 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_3' under 'cby_0__1_'
Added 6 bits to 'mem_right_ipin_3' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '4'. Details: IPIN:124 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_4' under 'cby_0__1_'
Added 6 bits to 'mem_right_ipin_4' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '5'. Details: IPIN:125 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_5' under 'cby_0__1_'
Added 6 bits to 'mem_right_ipin_5' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '6'. Details: IPIN:126 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_6' under 'cby_0__1_'
Added 6 bits to 'mem_right_ipin_6' under 'cby_0__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '7'. Details: IPIN:127 side: (RIGHT,) (0,1,0)
Added 'mem_right_ipin_7' under 'cby_0__1_'
Added 6 bits to 'mem_right_ipin_7' under 'cby_0__1_'
	Done

	Generating bitstream for Y-direction Connection Block [0][2]
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:444 side: (RIGHT,) (0,2,0)
Added 'mem_right_ipin_0' under 'cby_0__2_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_0__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:445 side: (RIGHT,) (0,2,0)
Added 'mem_right_ipin_1' under 'cby_0__2_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_0__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:446 side: (RIGHT,) (0,2,0)
Added 'mem_right_ipin_2' under 'cby_0__2_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_0__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '3'. Details: IPIN:447 side: (RIGHT,) (0,2,0)
Added 'mem_right_ipin_3' under 'cby_0__2_'
Added 6 bits to 'mem_right_ipin_3' under 'cby_0__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '4'. Details: IPIN:448 side: (RIGHT,) (0,2,0)
Added 'mem_right_ipin_4' under 'cby_0__2_'
Added 6 bits to 'mem_right_ipin_4' under 'cby_0__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '5'. Details: IPIN:449 side: (RIGHT,) (0,2,0)
Added 'mem_right_ipin_5' under 'cby_0__2_'
Added 6 bits to 'mem_right_ipin_5' under 'cby_0__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '6'. Details: IPIN:450 side: (RIGHT,) (0,2,0)
Added 'mem_right_ipin_6' under 'cby_0__2_'
Added 6 bits to 'mem_right_ipin_6' under 'cby_0__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '7'. Details: IPIN:451 side: (RIGHT,) (0,2,0)
Added 'mem_right_ipin_7' under 'cby_0__2_'
Added 6 bits to 'mem_right_ipin_7' under 'cby_0__2_'
	Done

	Generating bitstream for Y-direction Connection Block [1][1]
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:176 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_0' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:177 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_1' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:178 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_2' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '3'. Details: IPIN:179 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_3' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_3' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '4'. Details: IPIN:180 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_4' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_4' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '5'. Details: IPIN:181 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_5' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_5' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '6'. Details: IPIN:182 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_6' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_6' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '7'. Details: IPIN:183 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_7' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_7' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '8'. Details: IPIN:184 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_8' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_8' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '9'. Details: IPIN:185 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_9' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_9' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '10'. Details: IPIN:186 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_10' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_10' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '11'. Details: IPIN:187 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_11' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_11' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '12'. Details: IPIN:188 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_12' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_12' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '13'. Details: IPIN:189 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_13' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_13' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '14'. Details: IPIN:190 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_14' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_14' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '15'. Details: IPIN:191 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_15' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_15' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '16'. Details: IPIN:192 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_16' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_16' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '17'. Details: IPIN:193 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_17' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_17' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '18'. Details: IPIN:194 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_18' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_18' under 'cby_1__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '19'. Details: IPIN:195 side: (RIGHT,) (1,1,0)
Added 'mem_right_ipin_19' under 'cby_1__1_'
Added 6 bits to 'mem_right_ipin_19' under 'cby_1__1_'
	Done

	Generating bitstream for Y-direction Connection Block [1][2]
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:500 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_0' under 'cby_1__2_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:501 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_1' under 'cby_1__2_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:502 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_2' under 'cby_1__2_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '3'. Details: IPIN:503 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_3' under 'cby_1__2_'
Added 6 bits to 'mem_right_ipin_3' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '4'. Details: IPIN:504 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_4' under 'cby_1__2_'
Added 6 bits to 'mem_right_ipin_4' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '5'. Details: IPIN:505 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_5' under 'cby_1__2_'
Added 6 bits to 'mem_right_ipin_5' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '6'. Details: IPIN:506 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_6' under 'cby_1__2_'
Added 6 bits to 'mem_right_ipin_6' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '7'. Details: IPIN:507 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_7' under 'cby_1__2_'
Added 6 bits to 'mem_right_ipin_7' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '8'. Details: IPIN:508 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_8' under 'cby_1__2_'
Added 6 bits to 'mem_right_ipin_8' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '9'. Details: IPIN:509 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_9' under 'cby_1__2_'
Added 6 bits to 'mem_right_ipin_9' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '10'. Details: IPIN:510 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_10' under 'cby_1__2_'
Added 6 bits to 'mem_right_ipin_10' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '11'. Details: IPIN:511 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_11' under 'cby_1__2_'
Added 6 bits to 'mem_right_ipin_11' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '12'. Details: IPIN:512 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_12' under 'cby_1__2_'
Added 6 bits to 'mem_right_ipin_12' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '13'. Details: IPIN:513 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_13' under 'cby_1__2_'
Added 6 bits to 'mem_right_ipin_13' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '14'. Details: IPIN:514 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_14' under 'cby_1__2_'
Added 6 bits to 'mem_right_ipin_14' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '15'. Details: IPIN:515 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_15' under 'cby_1__2_'
Added 6 bits to 'mem_right_ipin_15' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '16'. Details: IPIN:516 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_16' under 'cby_1__2_'
Added 6 bits to 'mem_right_ipin_16' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '17'. Details: IPIN:517 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_17' under 'cby_1__2_'
Added 6 bits to 'mem_right_ipin_17' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '18'. Details: IPIN:518 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_18' under 'cby_1__2_'
Added 6 bits to 'mem_right_ipin_18' under 'cby_1__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '19'. Details: IPIN:519 side: (RIGHT,) (1,2,0)
Added 'mem_right_ipin_19' under 'cby_1__2_'
Added 6 bits to 'mem_right_ipin_19' under 'cby_1__2_'
	Done

	Generating bitstream for Y-direction Connection Block [2][1]
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:266 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_0' under 'cby_2__1_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:267 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_1' under 'cby_2__1_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:268 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_2' under 'cby_2__1_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '3'. Details: IPIN:269 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_3' under 'cby_2__1_'
Added 6 bits to 'mem_right_ipin_3' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '4'. Details: IPIN:270 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_4' under 'cby_2__1_'
Added 6 bits to 'mem_right_ipin_4' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '5'. Details: IPIN:271 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_5' under 'cby_2__1_'
Added 6 bits to 'mem_right_ipin_5' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '6'. Details: IPIN:272 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_6' under 'cby_2__1_'
Added 6 bits to 'mem_right_ipin_6' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '7'. Details: IPIN:273 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_7' under 'cby_2__1_'
Added 6 bits to 'mem_right_ipin_7' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '8'. Details: IPIN:274 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_8' under 'cby_2__1_'
Added 6 bits to 'mem_right_ipin_8' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '9'. Details: IPIN:275 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_9' under 'cby_2__1_'
Added 6 bits to 'mem_right_ipin_9' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '10'. Details: IPIN:276 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_10' under 'cby_2__1_'
Added 6 bits to 'mem_right_ipin_10' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '11'. Details: IPIN:277 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_11' under 'cby_2__1_'
Added 6 bits to 'mem_right_ipin_11' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '12'. Details: IPIN:278 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_12' under 'cby_2__1_'
Added 6 bits to 'mem_right_ipin_12' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '13'. Details: IPIN:279 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_13' under 'cby_2__1_'
Added 6 bits to 'mem_right_ipin_13' under 'cby_2__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '14'. Details: IPIN:280 side: (RIGHT,) (2,1,0)
Added 'mem_right_ipin_14' under 'cby_2__1_'
Added 6 bits to 'mem_right_ipin_14' under 'cby_2__1_'
	Done

	Skipped Y-direction Connection Block [2][2] as it contains only routing tracks

	Generating bitstream for Y-direction Connection Block [3][1]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:412 side: (LEFT,) (4,1,0)
Added 'mem_left_ipin_0' under 'cby_3__1_'
Added 6 bits to 'mem_left_ipin_0' under 'cby_3__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:413 side: (LEFT,) (4,1,0)
Added 'mem_left_ipin_1' under 'cby_3__1_'
Added 6 bits to 'mem_left_ipin_1' under 'cby_3__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '2'. Details: IPIN:414 side: (LEFT,) (4,1,0)
Added 'mem_left_ipin_2' under 'cby_3__1_'
Added 6 bits to 'mem_left_ipin_2' under 'cby_3__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '3'. Details: IPIN:415 side: (LEFT,) (4,1,0)
Added 'mem_left_ipin_3' under 'cby_3__1_'
Added 6 bits to 'mem_left_ipin_3' under 'cby_3__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '4'. Details: IPIN:416 side: (LEFT,) (4,1,0)
Added 'mem_left_ipin_4' under 'cby_3__1_'
Added 6 bits to 'mem_left_ipin_4' under 'cby_3__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '5'. Details: IPIN:417 side: (LEFT,) (4,1,0)
Added 'mem_left_ipin_5' under 'cby_3__1_'
Added 6 bits to 'mem_left_ipin_5' under 'cby_3__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '6'. Details: IPIN:418 side: (LEFT,) (4,1,0)
Added 'mem_left_ipin_6' under 'cby_3__1_'
Added 6 bits to 'mem_left_ipin_6' under 'cby_3__1_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '7'. Details: IPIN:419 side: (LEFT,) (4,1,0)
Added 'mem_left_ipin_7' under 'cby_3__1_'
Added 6 bits to 'mem_left_ipin_7' under 'cby_3__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:345 side: (RIGHT,) (3,1,0)
Added 'mem_right_ipin_0' under 'cby_3__1_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_3__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:346 side: (RIGHT,) (3,1,0)
Added 'mem_right_ipin_1' under 'cby_3__1_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_3__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:347 side: (RIGHT,) (3,1,0)
Added 'mem_right_ipin_2' under 'cby_3__1_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_3__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '3'. Details: IPIN:348 side: (RIGHT,) (3,1,0)
Added 'mem_right_ipin_3' under 'cby_3__1_'
Added 6 bits to 'mem_right_ipin_3' under 'cby_3__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '4'. Details: IPIN:349 side: (RIGHT,) (3,1,0)
Added 'mem_right_ipin_4' under 'cby_3__1_'
Added 6 bits to 'mem_right_ipin_4' under 'cby_3__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '5'. Details: IPIN:350 side: (RIGHT,) (3,1,0)
Added 'mem_right_ipin_5' under 'cby_3__1_'
Added 6 bits to 'mem_right_ipin_5' under 'cby_3__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '6'. Details: IPIN:351 side: (RIGHT,) (3,1,0)
Added 'mem_right_ipin_6' under 'cby_3__1_'
Added 6 bits to 'mem_right_ipin_6' under 'cby_3__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '7'. Details: IPIN:352 side: (RIGHT,) (3,1,0)
Added 'mem_right_ipin_7' under 'cby_3__1_'
Added 6 bits to 'mem_right_ipin_7' under 'cby_3__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '8'. Details: IPIN:353 side: (RIGHT,) (3,1,0)
Added 'mem_right_ipin_8' under 'cby_3__1_'
Added 6 bits to 'mem_right_ipin_8' under 'cby_3__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '9'. Details: IPIN:354 side: (RIGHT,) (3,1,0)
Added 'mem_right_ipin_9' under 'cby_3__1_'
Added 6 bits to 'mem_right_ipin_9' under 'cby_3__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '10'. Details: IPIN:355 side: (RIGHT,) (3,1,0)
Added 'mem_right_ipin_10' under 'cby_3__1_'
Added 6 bits to 'mem_right_ipin_10' under 'cby_3__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '11'. Details: IPIN:356 side: (RIGHT,) (3,1,0)
Added 'mem_right_ipin_11' under 'cby_3__1_'
Added 6 bits to 'mem_right_ipin_11' under 'cby_3__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '12'. Details: IPIN:357 side: (RIGHT,) (3,1,0)
Added 'mem_right_ipin_12' under 'cby_3__1_'
Added 6 bits to 'mem_right_ipin_12' under 'cby_3__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '13'. Details: IPIN:358 side: (RIGHT,) (3,1,0)
Added 'mem_right_ipin_13' under 'cby_3__1_'
Added 6 bits to 'mem_right_ipin_13' under 'cby_3__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '14'. Details: IPIN:359 side: (RIGHT,) (3,1,0)
Added 'mem_right_ipin_14' under 'cby_3__1_'
Added 6 bits to 'mem_right_ipin_14' under 'cby_3__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '15'. Details: IPIN:360 side: (RIGHT,) (3,1,0)
Added 'mem_right_ipin_15' under 'cby_3__1_'
Added 6 bits to 'mem_right_ipin_15' under 'cby_3__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '16'. Details: IPIN:361 side: (RIGHT,) (3,1,0)
Added 'mem_right_ipin_16' under 'cby_3__1_'
Added 6 bits to 'mem_right_ipin_16' under 'cby_3__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '17'. Details: IPIN:362 side: (RIGHT,) (3,1,0)
Added 'mem_right_ipin_17' under 'cby_3__1_'
Added 6 bits to 'mem_right_ipin_17' under 'cby_3__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '18'. Details: IPIN:363 side: (RIGHT,) (3,1,0)
Added 'mem_right_ipin_18' under 'cby_3__1_'
Added 6 bits to 'mem_right_ipin_18' under 'cby_3__1_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '19'. Details: IPIN:364 side: (RIGHT,) (3,1,0)
Added 'mem_right_ipin_19' under 'cby_3__1_'
Added 6 bits to 'mem_right_ipin_19' under 'cby_3__1_'
	Done

	Generating bitstream for Y-direction Connection Block [3][2]
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '0'. Details: IPIN:658 side: (LEFT,) (4,2,0)
Added 'mem_left_ipin_0' under 'cby_3__2_'
Added 6 bits to 'mem_left_ipin_0' under 'cby_3__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '1'. Details: IPIN:659 side: (LEFT,) (4,2,0)
Added 'mem_left_ipin_1' under 'cby_3__2_'
Added 6 bits to 'mem_left_ipin_1' under 'cby_3__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '2'. Details: IPIN:660 side: (LEFT,) (4,2,0)
Added 'mem_left_ipin_2' under 'cby_3__2_'
Added 6 bits to 'mem_left_ipin_2' under 'cby_3__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '3'. Details: IPIN:661 side: (LEFT,) (4,2,0)
Added 'mem_left_ipin_3' under 'cby_3__2_'
Added 6 bits to 'mem_left_ipin_3' under 'cby_3__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '4'. Details: IPIN:662 side: (LEFT,) (4,2,0)
Added 'mem_left_ipin_4' under 'cby_3__2_'
Added 6 bits to 'mem_left_ipin_4' under 'cby_3__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '5'. Details: IPIN:663 side: (LEFT,) (4,2,0)
Added 'mem_left_ipin_5' under 'cby_3__2_'
Added 6 bits to 'mem_left_ipin_5' under 'cby_3__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '6'. Details: IPIN:664 side: (LEFT,) (4,2,0)
Added 'mem_left_ipin_6' under 'cby_3__2_'
Added 6 bits to 'mem_left_ipin_6' under 'cby_3__2_'
	Generating bitstream for IPIN at 'right' side
	Generating bitstream for IPIN '7'. Details: IPIN:665 side: (LEFT,) (4,2,0)
Added 'mem_left_ipin_7' under 'cby_3__2_'
Added 6 bits to 'mem_left_ipin_7' under 'cby_3__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '0'. Details: IPIN:591 side: (RIGHT,) (3,2,0)
Added 'mem_right_ipin_0' under 'cby_3__2_'
Added 6 bits to 'mem_right_ipin_0' under 'cby_3__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '1'. Details: IPIN:592 side: (RIGHT,) (3,2,0)
Added 'mem_right_ipin_1' under 'cby_3__2_'
Added 6 bits to 'mem_right_ipin_1' under 'cby_3__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '2'. Details: IPIN:593 side: (RIGHT,) (3,2,0)
Added 'mem_right_ipin_2' under 'cby_3__2_'
Added 6 bits to 'mem_right_ipin_2' under 'cby_3__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '3'. Details: IPIN:594 side: (RIGHT,) (3,2,0)
Added 'mem_right_ipin_3' under 'cby_3__2_'
Added 6 bits to 'mem_right_ipin_3' under 'cby_3__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '4'. Details: IPIN:595 side: (RIGHT,) (3,2,0)
Added 'mem_right_ipin_4' under 'cby_3__2_'
Added 6 bits to 'mem_right_ipin_4' under 'cby_3__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '5'. Details: IPIN:596 side: (RIGHT,) (3,2,0)
Added 'mem_right_ipin_5' under 'cby_3__2_'
Added 6 bits to 'mem_right_ipin_5' under 'cby_3__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '6'. Details: IPIN:597 side: (RIGHT,) (3,2,0)
Added 'mem_right_ipin_6' under 'cby_3__2_'
Added 6 bits to 'mem_right_ipin_6' under 'cby_3__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '7'. Details: IPIN:598 side: (RIGHT,) (3,2,0)
Added 'mem_right_ipin_7' under 'cby_3__2_'
Added 6 bits to 'mem_right_ipin_7' under 'cby_3__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '8'. Details: IPIN:599 side: (RIGHT,) (3,2,0)
Added 'mem_right_ipin_8' under 'cby_3__2_'
Added 6 bits to 'mem_right_ipin_8' under 'cby_3__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '9'. Details: IPIN:600 side: (RIGHT,) (3,2,0)
Added 'mem_right_ipin_9' under 'cby_3__2_'
Added 6 bits to 'mem_right_ipin_9' under 'cby_3__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '10'. Details: IPIN:601 side: (RIGHT,) (3,2,0)
Added 'mem_right_ipin_10' under 'cby_3__2_'
Added 6 bits to 'mem_right_ipin_10' under 'cby_3__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '11'. Details: IPIN:602 side: (RIGHT,) (3,2,0)
Added 'mem_right_ipin_11' under 'cby_3__2_'
Added 6 bits to 'mem_right_ipin_11' under 'cby_3__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '12'. Details: IPIN:603 side: (RIGHT,) (3,2,0)
Added 'mem_right_ipin_12' under 'cby_3__2_'
Added 6 bits to 'mem_right_ipin_12' under 'cby_3__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '13'. Details: IPIN:604 side: (RIGHT,) (3,2,0)
Added 'mem_right_ipin_13' under 'cby_3__2_'
Added 6 bits to 'mem_right_ipin_13' under 'cby_3__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '14'. Details: IPIN:605 side: (RIGHT,) (3,2,0)
Added 'mem_right_ipin_14' under 'cby_3__2_'
Added 6 bits to 'mem_right_ipin_14' under 'cby_3__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '15'. Details: IPIN:606 side: (RIGHT,) (3,2,0)
Added 'mem_right_ipin_15' under 'cby_3__2_'
Added 6 bits to 'mem_right_ipin_15' under 'cby_3__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '16'. Details: IPIN:607 side: (RIGHT,) (3,2,0)
Added 'mem_right_ipin_16' under 'cby_3__2_'
Added 6 bits to 'mem_right_ipin_16' under 'cby_3__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '17'. Details: IPIN:608 side: (RIGHT,) (3,2,0)
Added 'mem_right_ipin_17' under 'cby_3__2_'
Added 6 bits to 'mem_right_ipin_17' under 'cby_3__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '18'. Details: IPIN:609 side: (RIGHT,) (3,2,0)
Added 'mem_right_ipin_18' under 'cby_3__2_'
Added 6 bits to 'mem_right_ipin_18' under 'cby_3__2_'
	Generating bitstream for IPIN at 'left' side
	Generating bitstream for IPIN '19'. Details: IPIN:610 side: (RIGHT,) (3,2,0)
Added 'mem_right_ipin_19' under 'cby_3__2_'
Added 6 bits to 'mem_right_ipin_19' under 'cby_3__2_'
	Done
Done
Done
Decoded 9096 configuration bits into 1470 blocks

Build fabric-independent bitstream for implementation 'counter'
 took 0.19 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Overwrite Bitstream


Overwrite Bitstream
 took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Warning 25: Directory path is empty and nothing will be created.
Write 9096 architecture independent bitstream into XML file 'fabric_independent_bitstream.xml'
Write 9096 architecture independent bitstream into XML file 'fabric_independent_bitstream.xml' took 1.93 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Build non-fabric bitstream for implementation 'counter'

Done

Build non-fabric bitstream for implementation 'counter'
 took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric_bitstream --verbose

Confirm selected options when call command 'build_fabric_bitstream':
--verbose: on

Build fabric dependent bitstream

Try to find a configurable block corresponding to module 'mem_top_track_0' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_top_track_2' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_top_track_4' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_top_track_6' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_top_track_8' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_top_track_10' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_top_track_12' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_top_track_14' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_0' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_2' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_4' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_6' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_8' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_10' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_12' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_14' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_16' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_right_track_18' in FPGA fabric under its parent block 'sb_0__0_'
Try to find a configurable block corresponding to module 'mem_top_track_0' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_2' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_4' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_6' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_8' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_10' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_12' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_14' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_16' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_top_track_18' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_right_track_0' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_right_track_8' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_right_track_16' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_left_track_1' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_left_track_9' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_left_track_17' in FPGA fabric under its parent block 'sb_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_0' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_1' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_2' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_3' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_4' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_5' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_6' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_7' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_8' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_9' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_10' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_11' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_12' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_13' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_14' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_15' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_16' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_17' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_18' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_19' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_0' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_1' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_2' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_3' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_4' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_5' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_6' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_7' in FPGA fabric under its parent block 'cbx_1__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__0' in FPGA fabric under its parent block 'grid_io_bottom_1__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__0'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__1' in FPGA fabric under its parent block 'grid_io_bottom_1__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__1'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__2' in FPGA fabric under its parent block 'grid_io_bottom_1__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__2'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__3' in FPGA fabric under its parent block 'grid_io_bottom_1__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__3'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__4' in FPGA fabric under its parent block 'grid_io_bottom_1__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__4'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__5' in FPGA fabric under its parent block 'grid_io_bottom_1__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__5'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__6' in FPGA fabric under its parent block 'grid_io_bottom_1__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__6'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__7' in FPGA fabric under its parent block 'grid_io_bottom_1__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__7'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'mem_top_track_0' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_top_track_2' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_top_track_4' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_top_track_6' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_top_track_8' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_top_track_10' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_top_track_16' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_top_track_18' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_right_track_0' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_right_track_8' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_right_track_16' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_left_track_1' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_left_track_9' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_left_track_17' in FPGA fabric under its parent block 'sb_2__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_0' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_1' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_2' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_3' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_4' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_5' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_6' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_7' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_8' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_9' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_10' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_11' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_12' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_13' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_14' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_0' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_1' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_2' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_3' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_4' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_5' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_6' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_7' in FPGA fabric under its parent block 'cbx_2__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__0' in FPGA fabric under its parent block 'grid_io_bottom_2__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__0'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__1' in FPGA fabric under its parent block 'grid_io_bottom_2__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__1'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__2' in FPGA fabric under its parent block 'grid_io_bottom_2__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__2'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__3' in FPGA fabric under its parent block 'grid_io_bottom_2__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__3'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__4' in FPGA fabric under its parent block 'grid_io_bottom_2__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__4'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__5' in FPGA fabric under its parent block 'grid_io_bottom_2__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__5'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__6' in FPGA fabric under its parent block 'grid_io_bottom_2__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__6'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__7' in FPGA fabric under its parent block 'grid_io_bottom_2__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__7'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'mem_top_track_0' in FPGA fabric under its parent block 'sb_3__0_'
Try to find a configurable block corresponding to module 'mem_top_track_2' in FPGA fabric under its parent block 'sb_3__0_'
Try to find a configurable block corresponding to module 'mem_top_track_4' in FPGA fabric under its parent block 'sb_3__0_'
Try to find a configurable block corresponding to module 'mem_top_track_6' in FPGA fabric under its parent block 'sb_3__0_'
Try to find a configurable block corresponding to module 'mem_top_track_8' in FPGA fabric under its parent block 'sb_3__0_'
Try to find a configurable block corresponding to module 'mem_top_track_10' in FPGA fabric under its parent block 'sb_3__0_'
Try to find a configurable block corresponding to module 'mem_top_track_12' in FPGA fabric under its parent block 'sb_3__0_'
Try to find a configurable block corresponding to module 'mem_top_track_14' in FPGA fabric under its parent block 'sb_3__0_'
Try to find a configurable block corresponding to module 'mem_top_track_16' in FPGA fabric under its parent block 'sb_3__0_'
Try to find a configurable block corresponding to module 'mem_top_track_18' in FPGA fabric under its parent block 'sb_3__0_'
Try to find a configurable block corresponding to module 'mem_left_track_1' in FPGA fabric under its parent block 'sb_3__0_'
Try to find a configurable block corresponding to module 'mem_left_track_3' in FPGA fabric under its parent block 'sb_3__0_'
Try to find a configurable block corresponding to module 'mem_left_track_5' in FPGA fabric under its parent block 'sb_3__0_'
Try to find a configurable block corresponding to module 'mem_left_track_7' in FPGA fabric under its parent block 'sb_3__0_'
Try to find a configurable block corresponding to module 'mem_left_track_9' in FPGA fabric under its parent block 'sb_3__0_'
Try to find a configurable block corresponding to module 'mem_left_track_11' in FPGA fabric under its parent block 'sb_3__0_'
Try to find a configurable block corresponding to module 'mem_left_track_13' in FPGA fabric under its parent block 'sb_3__0_'
Try to find a configurable block corresponding to module 'mem_left_track_15' in FPGA fabric under its parent block 'sb_3__0_'
Try to find a configurable block corresponding to module 'mem_left_track_17' in FPGA fabric under its parent block 'sb_3__0_'
Try to find a configurable block corresponding to module 'mem_left_track_19' in FPGA fabric under its parent block 'sb_3__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_0' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_1' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_2' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_3' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_4' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_5' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_6' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_7' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_8' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_9' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_10' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_11' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_12' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_13' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_14' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_15' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_16' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_17' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_18' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_19' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_0' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_1' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_2' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_3' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_4' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_5' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_6' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'mem_top_ipin_7' in FPGA fabric under its parent block 'cbx_3__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__0' in FPGA fabric under its parent block 'grid_io_bottom_3__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__0'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__1' in FPGA fabric under its parent block 'grid_io_bottom_3__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__1'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__2' in FPGA fabric under its parent block 'grid_io_bottom_3__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__2'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__3' in FPGA fabric under its parent block 'grid_io_bottom_3__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__3'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__4' in FPGA fabric under its parent block 'grid_io_bottom_3__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__4'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__5' in FPGA fabric under its parent block 'grid_io_bottom_3__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__5'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__6' in FPGA fabric under its parent block 'grid_io_bottom_3__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__6'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__7' in FPGA fabric under its parent block 'grid_io_bottom_3__0_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__7'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__0' in FPGA fabric under its parent block 'grid_io_right_4__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__0'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__1' in FPGA fabric under its parent block 'grid_io_right_4__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__1'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__2' in FPGA fabric under its parent block 'grid_io_right_4__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__2'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__3' in FPGA fabric under its parent block 'grid_io_right_4__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__3'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__4' in FPGA fabric under its parent block 'grid_io_right_4__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__4'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__5' in FPGA fabric under its parent block 'grid_io_right_4__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__5'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__6' in FPGA fabric under its parent block 'grid_io_right_4__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__6'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__7' in FPGA fabric under its parent block 'grid_io_right_4__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__7'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__0' in FPGA fabric under its parent block 'grid_io_right_4__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__0'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__1' in FPGA fabric under its parent block 'grid_io_right_4__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__1'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__2' in FPGA fabric under its parent block 'grid_io_right_4__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__2'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__3' in FPGA fabric under its parent block 'grid_io_right_4__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__3'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__4' in FPGA fabric under its parent block 'grid_io_right_4__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__4'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__5' in FPGA fabric under its parent block 'grid_io_right_4__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__5'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__6' in FPGA fabric under its parent block 'grid_io_right_4__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__6'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__7' in FPGA fabric under its parent block 'grid_io_right_4__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__7'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__0' in FPGA fabric under its parent block 'grid_io_top_3__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__0'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__1' in FPGA fabric under its parent block 'grid_io_top_3__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__1'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__2' in FPGA fabric under its parent block 'grid_io_top_3__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__2'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__3' in FPGA fabric under its parent block 'grid_io_top_3__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__3'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__4' in FPGA fabric under its parent block 'grid_io_top_3__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__4'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__5' in FPGA fabric under its parent block 'grid_io_top_3__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__5'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__6' in FPGA fabric under its parent block 'grid_io_top_3__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__6'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__7' in FPGA fabric under its parent block 'grid_io_top_3__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__7'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__0' in FPGA fabric under its parent block 'grid_io_top_2__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__0'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__1' in FPGA fabric under its parent block 'grid_io_top_2__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__1'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__2' in FPGA fabric under its parent block 'grid_io_top_2__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__2'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__3' in FPGA fabric under its parent block 'grid_io_top_2__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__3'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__4' in FPGA fabric under its parent block 'grid_io_top_2__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__4'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__5' in FPGA fabric under its parent block 'grid_io_top_2__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__5'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__6' in FPGA fabric under its parent block 'grid_io_top_2__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__6'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__7' in FPGA fabric under its parent block 'grid_io_top_2__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__7'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__0' in FPGA fabric under its parent block 'grid_io_top_1__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__0'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__1' in FPGA fabric under its parent block 'grid_io_top_1__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__1'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__2' in FPGA fabric under its parent block 'grid_io_top_1__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__2'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__3' in FPGA fabric under its parent block 'grid_io_top_1__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__3'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__4' in FPGA fabric under its parent block 'grid_io_top_1__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__4'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__5' in FPGA fabric under its parent block 'grid_io_top_1__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__5'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__6' in FPGA fabric under its parent block 'grid_io_top_1__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__6'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__7' in FPGA fabric under its parent block 'grid_io_top_1__3_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__7'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'mem_right_track_0' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_right_track_2' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_right_track_4' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_right_track_6' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_right_track_8' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_right_track_10' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_right_track_12' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_right_track_14' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_1' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_3' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_5' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_7' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_9' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_11' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_13' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_15' in FPGA fabric under its parent block 'sb_0__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_0' in FPGA fabric under its parent block 'cby_0__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_1' in FPGA fabric under its parent block 'cby_0__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_2' in FPGA fabric under its parent block 'cby_0__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_3' in FPGA fabric under its parent block 'cby_0__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_4' in FPGA fabric under its parent block 'cby_0__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_5' in FPGA fabric under its parent block 'cby_0__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_6' in FPGA fabric under its parent block 'cby_0__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_7' in FPGA fabric under its parent block 'cby_0__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__0' in FPGA fabric under its parent block 'grid_io_left_0__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__0'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__1' in FPGA fabric under its parent block 'grid_io_left_0__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__1'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__2' in FPGA fabric under its parent block 'grid_io_left_0__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__2'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__3' in FPGA fabric under its parent block 'grid_io_left_0__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__3'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__4' in FPGA fabric under its parent block 'grid_io_left_0__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__4'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__5' in FPGA fabric under its parent block 'grid_io_left_0__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__5'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__6' in FPGA fabric under its parent block 'grid_io_left_0__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__6'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__7' in FPGA fabric under its parent block 'grid_io_left_0__2_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__7'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'mem_top_track_0' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_top_track_8' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_top_track_16' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_right_track_2' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_right_track_4' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_right_track_6' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_right_track_8' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_right_track_10' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_right_track_12' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_right_track_14' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_right_track_16' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_1' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_9' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_17' in FPGA fabric under its parent block 'sb_0__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_0' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_1' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_2' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_3' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_4' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_5' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_6' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_7' in FPGA fabric under its parent block 'cby_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__0' in FPGA fabric under its parent block 'grid_io_left_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__0'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__1' in FPGA fabric under its parent block 'grid_io_left_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__1'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__2' in FPGA fabric under its parent block 'grid_io_left_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__2'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__3' in FPGA fabric under its parent block 'grid_io_left_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__3'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__4' in FPGA fabric under its parent block 'grid_io_left_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__4'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__5' in FPGA fabric under its parent block 'grid_io_left_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__5'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__6' in FPGA fabric under its parent block 'grid_io_left_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__6'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_io__7' in FPGA fabric under its parent block 'grid_io_left_0__1_'
Try to find a configurable block corresponding to module 'logical_tile_io_mode_physical__iopad_0' in FPGA fabric under its parent block 'logical_tile_io_mode_io__7'
Try to find a configurable block corresponding to module 'GPIO_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_io_mode_physical__iopad_0'
Try to find a configurable block corresponding to module 'mem_top_track_0' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_top_track_8' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_top_track_16' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_1' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_9' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_17' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_left_track_1' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_left_track_3' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_left_track_5' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_left_track_7' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_left_track_9' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_left_track_11' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_left_track_13' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_left_track_15' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_left_track_17' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_left_track_19' in FPGA fabric under its parent block 'sb_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_0' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_1' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_2' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_3' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_4' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_5' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_6' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_7' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_8' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_9' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_10' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_11' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_12' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_13' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_14' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_15' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_16' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_17' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_18' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_19' in FPGA fabric under its parent block 'cbx_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_0' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_1' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_2' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_3' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_4' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_5' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_6' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_7' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_8' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_9' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_10' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_11' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_12' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_13' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_14' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_15' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_16' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_17' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_18' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_19' in FPGA fabric under its parent block 'cby_1__1_'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_clb__0' in FPGA fabric under its parent block 'grid_clb_1__1_'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_1'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_2'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_3'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_4'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_5'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_6' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_6'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_7' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_7'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_8' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_8'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_9' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_9'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_top_track_0' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_top_track_8' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_top_track_16' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_right_track_2' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_right_track_4' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_right_track_6' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_right_track_8' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_right_track_10' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_right_track_12' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_right_track_14' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_right_track_16' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_1' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_9' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_17' in FPGA fabric under its parent block 'sb_2__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_0' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_1' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_2' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_3' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_4' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_5' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_6' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_7' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_8' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_9' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_10' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_11' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_12' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_13' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_14' in FPGA fabric under its parent block 'cby_2__1_'
Try to find a configurable block corresponding to module 'mem_top_track_0' in FPGA fabric under its parent block 'sb_3__1_'
Try to find a configurable block corresponding to module 'mem_top_track_8' in FPGA fabric under its parent block 'sb_3__1_'
Try to find a configurable block corresponding to module 'mem_top_track_16' in FPGA fabric under its parent block 'sb_3__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_1' in FPGA fabric under its parent block 'sb_3__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_9' in FPGA fabric under its parent block 'sb_3__1_'
Try to find a configurable block corresponding to module 'mem_bottom_track_17' in FPGA fabric under its parent block 'sb_3__1_'
Try to find a configurable block corresponding to module 'mem_left_track_1' in FPGA fabric under its parent block 'sb_3__1_'
Try to find a configurable block corresponding to module 'mem_left_track_3' in FPGA fabric under its parent block 'sb_3__1_'
Try to find a configurable block corresponding to module 'mem_left_track_5' in FPGA fabric under its parent block 'sb_3__1_'
Try to find a configurable block corresponding to module 'mem_left_track_7' in FPGA fabric under its parent block 'sb_3__1_'
Try to find a configurable block corresponding to module 'mem_left_track_9' in FPGA fabric under its parent block 'sb_3__1_'
Try to find a configurable block corresponding to module 'mem_left_track_11' in FPGA fabric under its parent block 'sb_3__1_'
Try to find a configurable block corresponding to module 'mem_left_track_13' in FPGA fabric under its parent block 'sb_3__1_'
Try to find a configurable block corresponding to module 'mem_left_track_15' in FPGA fabric under its parent block 'sb_3__1_'
Try to find a configurable block corresponding to module 'mem_left_track_17' in FPGA fabric under its parent block 'sb_3__1_'
Try to find a configurable block corresponding to module 'mem_left_track_19' in FPGA fabric under its parent block 'sb_3__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_0' in FPGA fabric under its parent block 'cbx_3__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_1' in FPGA fabric under its parent block 'cbx_3__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_2' in FPGA fabric under its parent block 'cbx_3__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_3' in FPGA fabric under its parent block 'cbx_3__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_4' in FPGA fabric under its parent block 'cbx_3__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_5' in FPGA fabric under its parent block 'cbx_3__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_6' in FPGA fabric under its parent block 'cbx_3__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_7' in FPGA fabric under its parent block 'cbx_3__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_8' in FPGA fabric under its parent block 'cbx_3__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_9' in FPGA fabric under its parent block 'cbx_3__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_10' in FPGA fabric under its parent block 'cbx_3__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_11' in FPGA fabric under its parent block 'cbx_3__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_12' in FPGA fabric under its parent block 'cbx_3__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_13' in FPGA fabric under its parent block 'cbx_3__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_14' in FPGA fabric under its parent block 'cbx_3__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_15' in FPGA fabric under its parent block 'cbx_3__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_16' in FPGA fabric under its parent block 'cbx_3__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_17' in FPGA fabric under its parent block 'cbx_3__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_18' in FPGA fabric under its parent block 'cbx_3__1_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_19' in FPGA fabric under its parent block 'cbx_3__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_0' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_1' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_2' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_3' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_4' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_5' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_6' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_left_ipin_7' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_0' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_1' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_2' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_3' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_4' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_5' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_6' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_7' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_8' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_9' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_10' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_11' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_12' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_13' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_14' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_15' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_16' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_17' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_18' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'mem_right_ipin_19' in FPGA fabric under its parent block 'cby_3__1_'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_clb__0' in FPGA fabric under its parent block 'grid_clb_3__1_'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_1'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_2'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_3'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_4'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_5'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_6' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_6'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_7' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_7'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_8' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_8'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_9' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_9'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_bottom_track_1' in FPGA fabric under its parent block 'sb_3__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_3' in FPGA fabric under its parent block 'sb_3__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_5' in FPGA fabric under its parent block 'sb_3__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_7' in FPGA fabric under its parent block 'sb_3__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_9' in FPGA fabric under its parent block 'sb_3__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_11' in FPGA fabric under its parent block 'sb_3__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_13' in FPGA fabric under its parent block 'sb_3__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_15' in FPGA fabric under its parent block 'sb_3__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_17' in FPGA fabric under its parent block 'sb_3__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_19' in FPGA fabric under its parent block 'sb_3__2_'
Try to find a configurable block corresponding to module 'mem_left_track_1' in FPGA fabric under its parent block 'sb_3__2_'
Try to find a configurable block corresponding to module 'mem_left_track_3' in FPGA fabric under its parent block 'sb_3__2_'
Try to find a configurable block corresponding to module 'mem_left_track_5' in FPGA fabric under its parent block 'sb_3__2_'
Try to find a configurable block corresponding to module 'mem_left_track_7' in FPGA fabric under its parent block 'sb_3__2_'
Try to find a configurable block corresponding to module 'mem_left_track_9' in FPGA fabric under its parent block 'sb_3__2_'
Try to find a configurable block corresponding to module 'mem_left_track_11' in FPGA fabric under its parent block 'sb_3__2_'
Try to find a configurable block corresponding to module 'mem_left_track_13' in FPGA fabric under its parent block 'sb_3__2_'
Try to find a configurable block corresponding to module 'mem_left_track_15' in FPGA fabric under its parent block 'sb_3__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_0' in FPGA fabric under its parent block 'cbx_3__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_1' in FPGA fabric under its parent block 'cbx_3__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_2' in FPGA fabric under its parent block 'cbx_3__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_3' in FPGA fabric under its parent block 'cbx_3__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_4' in FPGA fabric under its parent block 'cbx_3__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_5' in FPGA fabric under its parent block 'cbx_3__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_6' in FPGA fabric under its parent block 'cbx_3__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_7' in FPGA fabric under its parent block 'cbx_3__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_0' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_1' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_2' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_3' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_4' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_5' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_6' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_left_ipin_7' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_0' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_1' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_2' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_3' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_4' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_5' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_6' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_7' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_8' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_9' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_10' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_11' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_12' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_13' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_14' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_15' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_16' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_17' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_18' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_19' in FPGA fabric under its parent block 'cby_3__2_'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_clb__0' in FPGA fabric under its parent block 'grid_clb_3__2_'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_1'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_2'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_3'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_4'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_5'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_6' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_6'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_7' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_7'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_8' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_8'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_9' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_9'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_right_track_0' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_right_track_8' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_right_track_16' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_1' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_3' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_5' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_7' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_9' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_11' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_13' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_15' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_17' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_19' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_left_track_1' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_left_track_9' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_left_track_17' in FPGA fabric under its parent block 'sb_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_0' in FPGA fabric under its parent block 'cbx_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_1' in FPGA fabric under its parent block 'cbx_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_2' in FPGA fabric under its parent block 'cbx_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_3' in FPGA fabric under its parent block 'cbx_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_4' in FPGA fabric under its parent block 'cbx_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_5' in FPGA fabric under its parent block 'cbx_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_6' in FPGA fabric under its parent block 'cbx_2__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_7' in FPGA fabric under its parent block 'cbx_2__2_'
Try to find a configurable block corresponding to module 'mem_right_track_0' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_right_track_8' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_right_track_16' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_1' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_3' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_5' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_7' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_9' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_11' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_13' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_15' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_17' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_track_19' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_left_track_1' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_left_track_9' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_left_track_17' in FPGA fabric under its parent block 'sb_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_0' in FPGA fabric under its parent block 'cbx_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_1' in FPGA fabric under its parent block 'cbx_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_2' in FPGA fabric under its parent block 'cbx_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_3' in FPGA fabric under its parent block 'cbx_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_4' in FPGA fabric under its parent block 'cbx_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_5' in FPGA fabric under its parent block 'cbx_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_6' in FPGA fabric under its parent block 'cbx_1__2_'
Try to find a configurable block corresponding to module 'mem_bottom_ipin_7' in FPGA fabric under its parent block 'cbx_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_0' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_1' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_2' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_3' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_4' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_5' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_6' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_7' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_8' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_9' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_10' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_11' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_12' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_13' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_14' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_15' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_16' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_17' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_18' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'mem_right_ipin_19' in FPGA fabric under its parent block 'cby_1__2_'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_clb__0' in FPGA fabric under its parent block 'grid_clb_1__2_'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_1'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_2'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_3'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_4'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_5'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_6' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_6'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_7' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_7'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_8' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_8'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_9' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_9'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'frac_lut6_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0'
Try to find a configurable block corresponding to module 'mem_frac_logic_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0'
Try to find a configurable block corresponding to module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'MULTI_MODE_DFFSRQ_DFFR_mem' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1'
Try to find a configurable block corresponding to module 'mem_fabric_out_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fabric_out_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_0_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_1_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_2_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_3_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_4_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_5_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_6_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_7_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_8_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_0' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_1' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_2' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_3' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_4' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Try to find a configurable block corresponding to module 'mem_fle_9_in_5' in FPGA fabric under its parent block 'logical_tile_clb_mode_clb__0'
Built 9096 configuration bits for fabric

Build fabric dependent bitstream
 took 0.17 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_bitstream --file fabric_bitstream.bit --format plain_text

Confirm selected options when call command 'write_fabric_bitstream':
--file, -f: fabric_bitstream.bit
--format: plain_text
--filter_value: off
--path_only: off
--value_only: off
--trim_path: off
--fast_configuration: off
--keep_dont_care_bits: off
--wl_decremental_order: off
--no_time_stamp: off
--verbose: off
Warning 26: Directory path is empty and nothing will be created.
Write 9096 fabric bitstream into plain text file 'fabric_bitstream.bit'
Write 9096 fabric bitstream into plain text file 'fabric_bitstream.bit' took 0.90 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_verilog --file ./SRC --explicit_port_mapping --include_timing --verbose

Confirm selected options when call command 'write_fabric_verilog':
--file, -f: ./SRC
--constant_undriven_inputs: off
--explicit_port_mapping: on
--include_timing: on
--print_user_defined_template: off
--default_net_type: off
--no_time_stamp: off
--use_relative_path: off
--little_endian, -le: off
--verbose: on
Write Verilog netlists for FPGA fabric

Succeed to create directory './SRC'
Succeed to create directory './SRC/sub_module'
Succeed to create directory './SRC/lb'
Succeed to create directory './SRC/routing'
Generating Verilog netlist './SRC/sub_module/inv_buf_passgate.v' for essential gates...Done
Writing Verilog netlist for configuration decoders './SRC/sub_module/arch_encoder.v'...Done
Writing Verilog netlist for local decoders for multiplexers './SRC/sub_module/local_encoder.v'...Done
Writing Verilog netlist for Multiplexer primitives './SRC/sub_module/mux_primitives.v' ...Done
Writing Verilog netlist for Multiplexers './SRC/sub_module/muxes.v' ...Done
Writing Verilog netlist for LUTs './SRC/sub_module/luts.v'...Done
Writing Verilog netlist for wires './SRC/sub_module/wires.v'...Done
Writing Verilog netlist for memories './SRC/sub_module/memories.v' ...Done
Writing Verilog netlist for shift register banks './SRC/sub_module/shift_register_banks.v' ...Done

Writing logical tiles...
Writing Verilog netlists for logic tile 'io' ...
Writing Verilog netlist './SRC/lb/logical_tile_io_mode_physical__iopad.v' for primitive pb_type 'iopad' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_io_mode_physical__iopad'...Done
Writing Verilog netlist './SRC/lb/logical_tile_io_mode_io_.v' for pb_type 'io' ...
Writing Verilog codes of pb_type 'logical_tile_io_mode_io_'...Done
Done

Writing Verilog netlists for logic tile 'clb' ...
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6.v' for primitive pb_type 'frac_lut6' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v' for pb_type 'frac_logic' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v' for primitive pb_type 'ff' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.v' for primitive pb_type 'adder' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v' for pb_type 'fabric' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle_mode_physical__fabric'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle.v' for pb_type 'fle' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_clb_.v' for pb_type 'clb' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_clb_'...Done
Done

Writing Verilog netlists for logic tile 'mult_36' ...
Writing Verilog netlist './SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice_mode_default__mult_36x36.v' for primitive pb_type 'mult_36x36' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice_mode_default__mult_36x36'...Done
Writing Verilog netlist './SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice.v' for pb_type 'mult_36x36_slice' ...
Writing Verilog codes of pb_type 'logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice'...Done
Writing Verilog netlist './SRC/lb/logical_tile_mult_36_mode_mult_36_.v' for pb_type 'mult_36' ...
Writing Verilog codes of pb_type 'logical_tile_mult_36_mode_mult_36_'...Done
Done

Writing Verilog netlists for logic tile 'memory' ...
Writing Verilog netlist './SRC/lb/logical_tile_memory_mode_mem_1024x8_dp__mem_1024x8_dp.v' for primitive pb_type 'mem_1024x8_dp' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_memory_mode_mem_1024x8_dp__mem_1024x8_dp'...Done
Writing Verilog netlist './SRC/lb/logical_tile_memory_mode_memory_.v' for pb_type 'memory' ...
Writing Verilog codes of pb_type 'logical_tile_memory_mode_memory_'...Done
Done

Writing logical tiles...Done

Building physical tiles...
Writing Verilog Netlist './SRC/lb/grid_io_top.v' for physical tile 'io' at top side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_right.v' for physical tile 'io' at right side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_bottom.v' for physical tile 'io' at bottom side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_left.v' for physical tile 'io' at left side ...Done
Writing Verilog Netlist './SRC/lb/grid_clb.v' for physical_tile 'clb'...Done
Writing Verilog Netlist './SRC/lb/grid_memory.v' for physical_tile 'memory'...Done
Writing Verilog Netlist './SRC/lb/grid_mult_36.v' for physical_tile 'mult_36'...Done
Building physical tiles...Done

Writing Verilog netlist for top-level module of FPGA fabric './SRC/fpga_top.v'...Done
Written 102 Verilog modules in total
Write Verilog netlists for FPGA fabric
 took 3.23 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: write_full_testbench --file ./SRC --reference_benchmark_file_path counter_output_verilog.v  --include_signal_init --bitstream fabric_bitstream.bit --pin_constraints_file /home/cae_sajib/Desktop/RZ_home/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/config/pin_constraints_reset.xml --bus_group_file /home/cae_sajib/Desktop/RZ_home/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/config/counter8_bus_group.xml

Confirm selected options when call command 'write_full_testbench':
--file, -f: ./SRC
--dut_module: off
--bitstream: fabric_bitstream.bit
--simulator: off
--fabric_netlist_file_path: off
--pin_constraints_file, -pcf: /home/cae_sajib/Desktop/RZ_home/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/config/pin_constraints_reset.xml
--bus_group_file, -bgf: /home/cae_sajib/Desktop/RZ_home/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/config/counter8_bus_group.xml
--reference_benchmark_file_path: counter_output_verilog.v
--fast_configuration: off
--explicit_port_mapping: off
--default_net_type: off
--no_self_checking: off
--include_signal_init: on
--no_time_stamp: off
--use_relative_path: off
--little_endian, -le: off
--verbose: off
Read Pin Constraints
Read Pin Constraints took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Read Bus Group
Read Bus Group took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Write Verilog full testbenches for FPGA fabric

Warning 27: Directory './SRC' already exists. Will overwrite contents
# Write autocheck testbench for FPGA top-level Verilog netlist for 'counter'
Will use 9097 configuration clock cycles to top testbench
# Write autocheck testbench for FPGA top-level Verilog netlist for 'counter' took 16.15 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Write Verilog full testbenches for FPGA fabric
 took 16.17 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: write_pnr_sdc --file ./SDC

Confirm selected options when call command 'write_pnr_sdc':
--file, -f: ./SDC
--flatten_names: off
--hierarchical: off
--output_hierarchy: off
--time_unit: off
--constrain_global_port: off
--constrain_non_clock_global_port: off
--constrain_grid: off
--constrain_sb: off
--constrain_cb: off
--constrain_configurable_memory_outputs: off
--constrain_routing_multiplexer_outputs: off
--constrain_switch_block_outputs: off
--constrain_zero_delay_paths: off
--no_time_stamp: off
--verbose: off
Succeed to create directory './SDC'
Write SDC for constraining clocks for P&R flow './SDC/global_ports.sdc'
Write SDC for constraining clocks for P&R flow './SDC/global_ports.sdc' took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Write SDC to disable configurable memory outputs for P&R flow './SDC/disable_configurable_memory_outputs.sdc'
Write SDC to disable configurable memory outputs for P&R flow './SDC/disable_configurable_memory_outputs.sdc' took 0.03 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Write SDC to disable routing multiplexer outputs for P&R flow './SDC/disable_routing_multiplexer_outputs.sdc'
Write SDC to disable routing multiplexer outputs for P&R flow './SDC/disable_routing_multiplexer_outputs.sdc' took 0.05 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Write SDC to disable switch block outputs for P&R flow './SDC/disable_sb_outputs.sdc'
Write SDC to disable switch block outputs for P&R flow './SDC/disable_sb_outputs.sdc' took 0.03 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Write SDC for constrain Switch Block timing for P&R flow
Write SDC for constrain Switch Block timing for P&R flow took 0.26 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Write SDC for constrain Connection Block timing for P&R flow
Write SDC for constrain Connection Block timing for P&R flow took 0.18 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Write SDC for constraining grid timing for P&R flow
Write SDC for constraining grid timing for P&R flow took 1.69 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: write_sdc_disable_timing_configure_ports --file ./SDC/disable_configure_ports.sdc

Confirm selected options when call command 'write_sdc_disable_timing_configure_ports':
--file, -f: ./SDC/disable_configure_ports.sdc
--flatten_names: off
--no_time_stamp: off
--verbose: off
Warning 28: Directory './SDC' already exists. Will overwrite contents
Write SDC to disable timing on configuration outputs of programmable cells for P&R flow './SDC/disable_configure_ports.sdc'
Write SDC to disable timing on configuration outputs of programmable cells for P&R flow './SDC/disable_configure_ports.sdc' took 0.08 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: write_analysis_sdc --file ./SDC_analysis

Confirm selected options when call command 'write_analysis_sdc':
--file, -f: ./SDC_analysis
--verbose: off
--flatten_names: off
--time_unit: off
--no_time_stamp: off
Succeed to create directory './SDC_analysis'
Generating SDC for Timing/Power analysis on the mapped FPGA './SDC_analysis/counter_fpga_top_analysis.sdc'
Generating SDC for Timing/Power analysis on the mapped FPGA './SDC_analysis/counter_fpga_top_analysis.sdc' took 0.63 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 5.07186 seconds

Thank you for using OpenFPGA!
0