<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p62" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_62{left:628px;bottom:1140px;letter-spacing:-0.12px;}
#t2_62{left:654px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t3_62{left:82px;bottom:81px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t4_62{left:837px;bottom:81px;letter-spacing:-0.16px;}
#t5_62{left:138px;bottom:1083px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t6_62{left:138px;bottom:1065px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t7_62{left:138px;bottom:1046px;letter-spacing:0.08px;word-spacing:0.05px;}
#t8_62{left:138px;bottom:1010px;letter-spacing:0.1px;}
#t9_62{left:138px;bottom:991px;letter-spacing:0.1px;}
#ta_62{left:124px;bottom:958px;letter-spacing:0.12px;}
#tb_62{left:178px;bottom:958px;letter-spacing:0.09px;word-spacing:0.03px;}
#tc_62{left:138px;bottom:921px;letter-spacing:0.1px;}
#td_62{left:138px;bottom:903px;letter-spacing:0.1px;word-spacing:0.02px;}
#te_62{left:336px;bottom:903px;letter-spacing:0.06px;}
#tf_62{left:467px;bottom:903px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tg_62{left:138px;bottom:884px;letter-spacing:0.1px;word-spacing:0.01px;}
#th_62{left:138px;bottom:848px;letter-spacing:0.1px;word-spacing:-0.01px;}
#ti_62{left:137px;bottom:829px;letter-spacing:0.03px;word-spacing:0.08px;}
#tj_62{left:137px;bottom:811px;letter-spacing:0.09px;}
#tk_62{left:124px;bottom:777px;letter-spacing:0.11px;}
#tl_62{left:178px;bottom:777px;letter-spacing:0.13px;word-spacing:-0.01px;}
#tm_62{left:137px;bottom:741px;letter-spacing:0.1px;}
#tn_62{left:137px;bottom:722px;letter-spacing:0.11px;word-spacing:-0.16px;}
#to_62{left:325px;bottom:722px;letter-spacing:0.17px;}
#tp_62{left:356px;bottom:722px;letter-spacing:0.1px;word-spacing:-0.16px;}
#tq_62{left:578px;bottom:722px;letter-spacing:0.13px;}
#tr_62{left:621px;bottom:720px;letter-spacing:0.2px;}
#ts_62{left:637px;bottom:722px;letter-spacing:0.09px;word-spacing:-0.14px;}
#tt_62{left:138px;bottom:701px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tu_62{left:138px;bottom:665px;letter-spacing:0.09px;}
#tv_62{left:138px;bottom:646px;letter-spacing:0.09px;word-spacing:-0.12px;}
#tw_62{left:138px;bottom:628px;letter-spacing:0.09px;word-spacing:-0.16px;}
#tx_62{left:138px;bottom:610px;letter-spacing:0.11px;word-spacing:-0.02px;}
#ty_62{left:138px;bottom:591px;letter-spacing:0.09px;word-spacing:-0.09px;}
#tz_62{left:138px;bottom:573px;letter-spacing:0.1px;}
#t10_62{left:138px;bottom:555px;letter-spacing:0.08px;word-spacing:0.01px;}
#t11_62{left:138px;bottom:536px;letter-spacing:0.1px;word-spacing:0.02px;}
#t12_62{left:138px;bottom:518px;letter-spacing:0.09px;word-spacing:0.03px;}
#t13_62{left:124px;bottom:484px;letter-spacing:0.12px;}
#t14_62{left:178px;bottom:484px;letter-spacing:0.11px;word-spacing:0.01px;}
#t15_62{left:138px;bottom:448px;letter-spacing:0.1px;}
#t16_62{left:138px;bottom:429px;letter-spacing:0.1px;word-spacing:0.01px;}
#t17_62{left:138px;bottom:411px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t18_62{left:138px;bottom:393px;letter-spacing:0.12px;}
#t19_62{left:138px;bottom:356px;letter-spacing:0.08px;word-spacing:0.01px;}
#t1a_62{left:138px;bottom:338px;letter-spacing:0.1px;word-spacing:0.02px;}
#t1b_62{left:138px;bottom:315px;letter-spacing:-0.23px;}
#t1c_62{left:161px;bottom:323px;}
#t1d_62{left:171px;bottom:315px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1e_62{left:137px;bottom:297px;letter-spacing:0.11px;}
#t1f_62{left:137px;bottom:279px;letter-spacing:0.11px;word-spacing:-0.34px;}
#t1g_62{left:137px;bottom:260px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1h_62{left:137px;bottom:224px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1i_62{left:137px;bottom:205px;letter-spacing:0.1px;}
#t1j_62{left:137px;bottom:187px;letter-spacing:0.08px;word-spacing:0.01px;}
#t1k_62{left:137px;bottom:169px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1l_62{left:110px;bottom:132px;letter-spacing:-0.13px;}
#t1m_62{left:137px;bottom:132px;letter-spacing:-0.11px;word-spacing:0.01px;}

.s1_62{font-size:14px;font-family:Helvetica-Bold_7hj;color:#000;}
.s2_62{font-size:14px;font-family:Helvetica_a-;color:#000;}
.s3_62{font-size:15px;font-family:Times-Roman_az;color:#000;}
.s4_62{font-size:15px;font-family:Helvetica-Bold_7hj;color:#000;}
.s5_62{font-size:15px;font-family:Times-Bold_7hi;color:#000;}
.s6_62{font-size:15px;font-family:Helvetica-Oblique_b2;color:#030;}
.s7_62{font-size:12px;font-family:Times-Italic_b3;color:#030;}
.s8_62{font-size:12px;font-family:Times-Roman_az;color:#000;}
.s9_62{font-size:14px;font-family:Times-Roman_az;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts62" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7hj;
	src: url("fonts/Helvetica-Bold_7hj.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_b2;
	src: url("fonts/Helvetica-Oblique_b2.woff") format("woff");
}

@font-face {
	font-family: Helvetica_a-;
	src: url("fonts/Helvetica_a-.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_7hi;
	src: url("fonts/Times-Bold_7hi.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_b3;
	src: url("fonts/Times-Italic_b3.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_az;
	src: url("fonts/Times-Roman_az.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg62Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg62" style="-webkit-user-select: none;"><object width="935" height="1210" data="62/62.svg" type="image/svg+xml" id="pdf62" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_62" class="t s1_62">5.3 </span><span id="t2_62" class="t s1_62">Jump and Branch Instructions </span>
<span id="t3_62" class="t s2_62">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS32® Architecture, Revision 6.01 </span><span id="t4_62" class="t s2_62">62 </span>
<span id="t5_62" class="t s3_62">Branch-likely instructions execute the delay-slot instruction if and only if the branch is taken. If the branch is not </span>
<span id="t6_62" class="t s3_62">taken, the delay-slot instruction is not executed. While Branch Likely was deprecated prior to Release 6, Release 6 </span>
<span id="t7_62" class="t s3_62">removes Branch Likelies. </span>
<span id="t8_62" class="t s3_62">Release 6 introduces conditional compact branches and compact jumps that do not have a delay slot; they have </span>
<span id="t9_62" class="t s3_62">instead a forbidden slot. Release 6 unconditional compact branches have neither a delay slot nor a forbidden slot. </span>
<span id="ta_62" class="t s4_62">5.3.2.1 </span><span id="tb_62" class="t s4_62">Control Transfer Instructions in Delay Slots and Forbidden Slots </span>
<span id="tc_62" class="t s3_62">In MIPS architectures prior to Release 6. if a control transfer instruction (CTI) is placed in a branch delay slot, the </span>
<span id="td_62" class="t s3_62">operation of both instructions is </span><span id="te_62" class="t s5_62">UNPREDICTABLE</span><span id="tf_62" class="t s3_62">. In Release 6, if a CTI is placed in a branch delay slot or a </span>
<span id="tg_62" class="t s3_62">compact branch forbidden slot, implementations are required to signal a Reserved Instruction exception. </span>
<span id="th_62" class="t s3_62">The following instructions are forbidden in branch delay slots and forbidden slots: any CTI, including branches and </span>
<span id="ti_62" class="t s3_62">jumps, ERET, ERETNC, DERET, WAIT, and PAUSE. Their occurrence is required to signal a Reserved Instruction </span>
<span id="tj_62" class="t s3_62">exception. </span>
<span id="tk_62" class="t s4_62">5.3.2.2 </span><span id="tl_62" class="t s4_62">Exceptions and Delay and Forbidden Slots </span>
<span id="tm_62" class="t s3_62">If an exception or interrupt prevents the completion of an instruction in a delay slot or forbidden slot, the hardware </span>
<span id="tn_62" class="t s3_62">reports an Exception PC (CP0 </span><span id="to_62" class="t s6_62">EPC</span><span id="tp_62" class="t s3_62">) of the branch, with a status bit set (</span><span id="tq_62" class="t s6_62">Status </span>
<span id="tr_62" class="t s7_62">BD </span>
<span id="ts_62" class="t s3_62">) to indicate that the exception was </span>
<span id="tt_62" class="t s3_62">for the instruction in the delay slot of the branch. </span>
<span id="tu_62" class="t s3_62">By convention, if an exception or interrupt prevents the completion of an instruction in a branch delay or forbidden </span>
<span id="tv_62" class="t s3_62">slot, the branch instruction is re-executed and branch instructions must be restartable to permit this. In particular, pro- </span>
<span id="tw_62" class="t s3_62">cedure calls must be restartable. To insure that a procedure call is restartable, procedure calls that have a delay slot or </span>
<span id="tx_62" class="t s3_62">forbidden slot (branch/jump-and-link instructions) should not use the register in which the return link is stored (usu- </span>
<span id="ty_62" class="t s3_62">ally GPR 31) as a source register. This applies to all branch/jump-and-link instructions that have both a slot (delay or </span>
<span id="tz_62" class="t s3_62">forbidden) and source registers, both for conditions (e.g., BGEZAL or BGEZALC) or for jump targets (JALR). This </span>
<span id="t10_62" class="t s3_62">does not apply to branch/jump-and-link instructions that do not have source registers (e.g., BAL, JAL, BALC). Nor </span>
<span id="t11_62" class="t s3_62">does it apply to the Release 6 unconditional compact jump-and-link (JIALC) instruction, which has a source register </span>
<span id="t12_62" class="t s3_62">but has neither a delay slot nor a forbidden slot. </span>
<span id="t13_62" class="t s4_62">5.3.2.3 </span><span id="t14_62" class="t s4_62">Delay Slots and Forbidden Slots Performance Considerations </span>
<span id="t15_62" class="t s3_62">Delay slots and forbidden slots are dynamic, not static; that is, a branch instruction immediately following another </span>
<span id="t16_62" class="t s3_62">branch instruction is not necessarily in a delay or forbidden slot. Nevertheless, although adjacent control transfer </span>
<span id="t17_62" class="t s3_62">instructions are allowed in some situations, the hardware implementation often imposes a performance penalty on </span>
<span id="t18_62" class="t s3_62">them. </span>
<span id="t19_62" class="t s3_62">To optimize code, software should avoid generating code with adjacent CTIs, at least in the specific cases known to </span>
<span id="t1a_62" class="t s3_62">cause performance problems, namely, two adjacent CTIs within the same 64-bit aligned block of instruction mem- </span>
<span id="t1b_62" class="t s3_62">ory. </span>
<span id="t1c_62" class="t s8_62">3 </span>
<span id="t1d_62" class="t s3_62">Also, compilers should avoid placing data (that may look like a CTI if speculatively decoded as an instruction) </span>
<span id="t1e_62" class="t s3_62">in the same 64-bit aligned block of instruction memory as an actual CTI. This constraint applies to processors with </span>
<span id="t1f_62" class="t s3_62">hardware branch prediction that assumes the presence of only 1 CTI in a 64-bit aligned block of memory to minimize </span>
<span id="t1g_62" class="t s3_62">storage requirements. </span>
<span id="t1h_62" class="t s3_62">Keep in mind that implementations may have performance constraints that expand on the simple rules mentioned </span>
<span id="t1i_62" class="t s3_62">here. For example, an implementation may have a performance problem if there are two frequently executed taken </span>
<span id="t1j_62" class="t s3_62">branches within the same 16-byte aligned block of instruction memory. However, these problems are beyond the </span>
<span id="t1k_62" class="t s3_62">scope of this document. </span>
<span id="t1l_62" class="t s9_62">3. </span><span id="t1m_62" class="t s9_62">Note: This rule is not the same as “no adjacent branches”, or “no branches in delay slots”. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
