// Seed: 3859862942
module module_0 (
    output tri0  id_0,
    output uwire id_1,
    input  wand  id_2,
    input  wor   id_3
    , id_9,
    input  tri0  id_4,
    input  uwire id_5,
    input  tri0  id_6,
    input  tri   id_7
);
  id_10(
      .id_0(id_9), .id_1(id_2), .id_2()
  );
endmodule
module module_1 (
    output wire id_0#(.id_12(~1 - id_4)),
    input supply0 id_1,
    input wand id_2,
    input wand id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output uwire id_7,
    input uwire id_8,
    input wire id_9,
    input wand id_10
);
  assign id_0 = 1;
  tri0 id_13 = id_2;
  module_0(
      id_0, id_7, id_8, id_5, id_2, id_13, id_9, id_13
  );
  wire id_14;
endmodule
