{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510245303868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition " "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510245303869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  9 17:35:03 2017 " "Processing started: Thu Nov  9 17:35:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510245303869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245303869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV-1 -c RISCV-1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV-1 -c RISCV-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245303870 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510245304177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510245304177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-SYN " "Found design unit 1: imem-SYN" {  } { { "test01.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/test01.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245311997 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "test01.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/test01.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245311997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245311997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inc3Bit-Behavioral " "Found design unit 1: Inc3Bit-Behavioral" {  } { { "../ALUTest/Inc3Bit.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245312003 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inc3Bit " "Found entity 1: Inc3Bit" {  } { { "../ALUTest/Inc3Bit.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245312003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RISCV-1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RISCV-1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV-1 " "Found entity 1: RISCV-1" {  } { { "RISCV-1.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/RISCV-1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245312006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-Behavioral " "Found design unit 1: decode-Behavioral" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245312012 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245312012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants " "Found design unit 1: constants" {  } { { "constants.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/constants.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245312017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312017 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1510245312022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Behavioral " "Found design unit 1: mux-Behavioral" {  } { { "mux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245312022 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245312022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312022 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV-1 " "Elaborating entity \"RISCV-1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510245312107 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALUTest.vhd 2 1 " "Using design file ALUTest.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUTest-Behavioral " "Found design unit 1: ALUTest-Behavioral" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245312123 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUTest " "Found entity 1: ALUTest" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245312123 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1510245312123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUTest ALUTest:alu " "Elaborating entity \"ALUTest\" for hierarchy \"ALUTest:alu\"" {  } { { "RISCV-1.bdf" "alu" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/RISCV-1.bdf" { { 144 1592 1848 416 "alu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510245312124 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "JumpO ALUTest.vhd(24) " "VHDL Signal Declaration warning at ALUTest.vhd(24): used implicit default value for signal \"JumpO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510245312126 "|RISCV-1|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "JumpTargetO ALUTest.vhd(25) " "VHDL Signal Declaration warning at ALUTest.vhd(25): used implicit default value for signal \"JumpTargetO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510245312126 "|RISCV-1|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemAccessO ALUTest.vhd(28) " "VHDL Signal Declaration warning at ALUTest.vhd(28): used implicit default value for signal \"MemAccessO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510245312126 "|RISCV-1|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemWrData ALUTest.vhd(29) " "VHDL Signal Declaration warning at ALUTest.vhd(29): used implicit default value for signal \"MemWrData\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510245312126 "|RISCV-1|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemByteEna ALUTest.vhd(30) " "VHDL Signal Declaration warning at ALUTest.vhd(30): used implicit default value for signal \"MemByteEna\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510245312126 "|RISCV-1|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aux ALUTest.vhd(42) " "VHDL Process Statement warning at ALUTest.vhd(42): signal \"Aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510245312126 "|RISCV-1|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aux ALUTest.vhd(63) " "VHDL Process Statement warning at ALUTest.vhd(63): signal \"Aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510245312127 "|RISCV-1|ALUTest:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:dec " "Elaborating entity \"decode\" for hierarchy \"decode:dec\"" {  } { { "RISCV-1.bdf" "dec" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/RISCV-1.bdf" { { 176 752 984 480 "dec" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510245312139 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCNextO decode.vhd(20) " "VHDL Signal Declaration warning at decode.vhd(20): used implicit default value for signal \"PCNextO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510245312140 "|RISCV-1|decode:dec"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Jump decode.vhd(21) " "VHDL Signal Declaration warning at decode.vhd(21): used implicit default value for signal \"Jump\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510245312140 "|RISCV-1|decode:dec"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "JumpRel decode.vhd(22) " "VHDL Signal Declaration warning at decode.vhd(22): used implicit default value for signal \"JumpRel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510245312140 "|RISCV-1|decode:dec"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "JumpTarget decode.vhd(23) " "VHDL Signal Declaration warning at decode.vhd(23): used implicit default value for signal \"JumpTarget\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510245312140 "|RISCV-1|decode:dec"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemAccess decode.vhd(24) " "VHDL Signal Declaration warning at decode.vhd(24): used implicit default value for signal \"MemAccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510245312140 "|RISCV-1|decode:dec"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemWrEn decode.vhd(25) " "VHDL Signal Declaration warning at decode.vhd(25): used implicit default value for signal \"MemWrEn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510245312140 "|RISCV-1|decode:dec"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InterlockO decode.vhd(28) " "VHDL Signal Declaration warning at decode.vhd(28): used implicit default value for signal \"InterlockO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510245312140 "|RISCV-1|decode:dec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Funct decode.vhd(36) " "VHDL Process Statement warning at decode.vhd(36): inferring latch(es) for signal or variable \"Funct\", which holds its previous value in one or more paths through the process" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510245312141 "|RISCV-1|decode:dec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SrcRegNo1 decode.vhd(36) " "VHDL Process Statement warning at decode.vhd(36): inferring latch(es) for signal or variable \"SrcRegNo1\", which holds its previous value in one or more paths through the process" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510245312141 "|RISCV-1|decode:dec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SrcRegNo2 decode.vhd(36) " "VHDL Process Statement warning at decode.vhd(36): inferring latch(es) for signal or variable \"SrcRegNo2\", which holds its previous value in one or more paths through the process" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510245312142 "|RISCV-1|decode:dec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DestRegNo decode.vhd(36) " "VHDL Process Statement warning at decode.vhd(36): inferring latch(es) for signal or variable \"DestRegNo\", which holds its previous value in one or more paths through the process" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510245312142 "|RISCV-1|decode:dec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SelSrc2 decode.vhd(36) " "VHDL Process Statement warning at decode.vhd(36): inferring latch(es) for signal or variable \"SelSrc2\", which holds its previous value in one or more paths through the process" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510245312142 "|RISCV-1|decode:dec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Aux decode.vhd(36) " "VHDL Process Statement warning at decode.vhd(36): inferring latch(es) for signal or variable \"Aux\", which holds its previous value in one or more paths through the process" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510245312142 "|RISCV-1|decode:dec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Imm decode.vhd(36) " "VHDL Process Statement warning at decode.vhd(36): inferring latch(es) for signal or variable \"Imm\", which holds its previous value in one or more paths through the process" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510245312142 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[0\] decode.vhd(36) " "Inferred latch for \"Imm\[0\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312143 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[1\] decode.vhd(36) " "Inferred latch for \"Imm\[1\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312143 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[2\] decode.vhd(36) " "Inferred latch for \"Imm\[2\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312143 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[3\] decode.vhd(36) " "Inferred latch for \"Imm\[3\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312143 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[4\] decode.vhd(36) " "Inferred latch for \"Imm\[4\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312144 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[5\] decode.vhd(36) " "Inferred latch for \"Imm\[5\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312144 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[6\] decode.vhd(36) " "Inferred latch for \"Imm\[6\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312144 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[7\] decode.vhd(36) " "Inferred latch for \"Imm\[7\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312144 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[8\] decode.vhd(36) " "Inferred latch for \"Imm\[8\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312144 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[9\] decode.vhd(36) " "Inferred latch for \"Imm\[9\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312144 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[10\] decode.vhd(36) " "Inferred latch for \"Imm\[10\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312144 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[11\] decode.vhd(36) " "Inferred latch for \"Imm\[11\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312144 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[12\] decode.vhd(36) " "Inferred latch for \"Imm\[12\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312144 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[13\] decode.vhd(36) " "Inferred latch for \"Imm\[13\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312144 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[14\] decode.vhd(36) " "Inferred latch for \"Imm\[14\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312145 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[15\] decode.vhd(36) " "Inferred latch for \"Imm\[15\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312145 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[16\] decode.vhd(36) " "Inferred latch for \"Imm\[16\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312145 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[17\] decode.vhd(36) " "Inferred latch for \"Imm\[17\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312145 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[18\] decode.vhd(36) " "Inferred latch for \"Imm\[18\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312145 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[19\] decode.vhd(36) " "Inferred latch for \"Imm\[19\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312145 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[20\] decode.vhd(36) " "Inferred latch for \"Imm\[20\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312145 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[21\] decode.vhd(36) " "Inferred latch for \"Imm\[21\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312145 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[22\] decode.vhd(36) " "Inferred latch for \"Imm\[22\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312145 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[23\] decode.vhd(36) " "Inferred latch for \"Imm\[23\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312145 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[24\] decode.vhd(36) " "Inferred latch for \"Imm\[24\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312146 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[25\] decode.vhd(36) " "Inferred latch for \"Imm\[25\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312146 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[26\] decode.vhd(36) " "Inferred latch for \"Imm\[26\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312146 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[27\] decode.vhd(36) " "Inferred latch for \"Imm\[27\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312146 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[28\] decode.vhd(36) " "Inferred latch for \"Imm\[28\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312146 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[29\] decode.vhd(36) " "Inferred latch for \"Imm\[29\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312146 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[30\] decode.vhd(36) " "Inferred latch for \"Imm\[30\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312146 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm\[31\] decode.vhd(36) " "Inferred latch for \"Imm\[31\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312146 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Aux decode.vhd(36) " "Inferred latch for \"Aux\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312147 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelSrc2 decode.vhd(36) " "Inferred latch for \"SelSrc2\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312147 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestRegNo\[0\] decode.vhd(36) " "Inferred latch for \"DestRegNo\[0\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312147 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestRegNo\[1\] decode.vhd(36) " "Inferred latch for \"DestRegNo\[1\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312147 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestRegNo\[2\] decode.vhd(36) " "Inferred latch for \"DestRegNo\[2\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312147 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestRegNo\[3\] decode.vhd(36) " "Inferred latch for \"DestRegNo\[3\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312147 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestRegNo\[4\] decode.vhd(36) " "Inferred latch for \"DestRegNo\[4\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312147 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SrcRegNo2\[0\] decode.vhd(36) " "Inferred latch for \"SrcRegNo2\[0\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312147 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SrcRegNo2\[1\] decode.vhd(36) " "Inferred latch for \"SrcRegNo2\[1\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312147 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SrcRegNo2\[2\] decode.vhd(36) " "Inferred latch for \"SrcRegNo2\[2\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312147 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SrcRegNo2\[3\] decode.vhd(36) " "Inferred latch for \"SrcRegNo2\[3\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312147 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SrcRegNo2\[4\] decode.vhd(36) " "Inferred latch for \"SrcRegNo2\[4\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312148 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SrcRegNo1\[0\] decode.vhd(36) " "Inferred latch for \"SrcRegNo1\[0\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312148 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SrcRegNo1\[1\] decode.vhd(36) " "Inferred latch for \"SrcRegNo1\[1\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312148 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SrcRegNo1\[2\] decode.vhd(36) " "Inferred latch for \"SrcRegNo1\[2\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312148 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SrcRegNo1\[3\] decode.vhd(36) " "Inferred latch for \"SrcRegNo1\[3\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312148 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SrcRegNo1\[4\] decode.vhd(36) " "Inferred latch for \"SrcRegNo1\[4\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312148 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Funct\[0\] decode.vhd(36) " "Inferred latch for \"Funct\[0\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312148 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Funct\[1\] decode.vhd(36) " "Inferred latch for \"Funct\[1\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312148 "|RISCV-1|decode:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Funct\[2\] decode.vhd(36) " "Inferred latch for \"Funct\[2\]\" at decode.vhd(36)" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245312148 "|RISCV-1|decode:dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:inst1 " "Elaborating entity \"imem\" for hierarchy \"imem:inst1\"" {  } { { "RISCV-1.bdf" "inst1" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/RISCV-1.bdf" { { 176 552 736 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510245312169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inc3Bit Inc3Bit:PC_inc " "Elaborating entity \"Inc3Bit\" for hierarchy \"Inc3Bit:PC_inc\"" {  } { { "RISCV-1.bdf" "PC_inc" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/RISCV-1.bdf" { { 176 376 520 256 "PC_inc" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510245312191 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internalCounter Inc3Bit.vhd(26) " "VHDL Process Statement warning at Inc3Bit.vhd(26): signal \"internalCounter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALUTest/Inc3Bit.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510245312192 "|RISCV-1|Inc3Bit:PC_inc"}
{ "Warning" "WSGN_SEARCH_FILE" "RegSet.vhd 2 1 " "Using design file RegSet.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegSet-Behavioral " "Found design unit 1: RegSet-Behavioral" {  } { { "RegSet.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245312204 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegSet " "Found entity 1: RegSet" {  } { { "RegSet.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245312204 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1510245312204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegSet RegSet:registers " "Elaborating entity \"RegSet\" for hierarchy \"RegSet:registers\"" {  } { { "RISCV-1.bdf" "registers" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/RISCV-1.bdf" { { 16 1064 1296 192 "registers" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510245312205 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers RegSet.vhd(50) " "VHDL Process Statement warning at RegSet.vhd(50): signal \"Registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegSet.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510245312214 "|RISCV-1|RegSet:registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers RegSet.vhd(51) " "VHDL Process Statement warning at RegSet.vhd(51): signal \"Registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegSet.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510245312214 "|RISCV-1|RegSet:registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:inst " "Elaborating entity \"mux\" for hierarchy \"mux:inst\"" {  } { { "RISCV-1.bdf" "inst" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/RISCV-1.bdf" { { 240 1360 1552 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510245312283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0124 " "Found entity 1: altsyncram_0124" {  } { { "db/altsyncram_0124.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/altsyncram_0124.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245313370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245313370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qsc " "Found entity 1: mux_qsc" {  } { { "db/mux_qsc.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/mux_qsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245313501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245313501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245313549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245313549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_shi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_shi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_shi " "Found entity 1: cntr_shi" {  } { { "db/cntr_shi.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cntr_shi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245313619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245313619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245313657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245313657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_05j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_05j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_05j " "Found entity 1: cntr_05j" {  } { { "db/cntr_05j.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cntr_05j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245313707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245313707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cntr_cgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245313772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245313772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245313810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245313810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245313858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245313858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245313895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245313895 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510245314280 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1510245314387 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.11.09.17:35:17 Progress: Loading sld8ecfd4c3/alt_sld_fab_wrapper_hw.tcl " "2017.11.09.17:35:17 Progress: Loading sld8ecfd4c3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245317375 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245318887 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245319002 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245319549 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245319627 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245319709 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245319803 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245319806 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245319808 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1510245320457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ecfd4c3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8ecfd4c3/alt_sld_fab.v" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245320640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245320640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245320707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245320707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245320711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245320711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245320764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245320764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245320832 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245320832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245320832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245320889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245320889 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "imem:inst1\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"imem:inst1\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510245322452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510245322452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510245322452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510245322452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510245322452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510245322452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510245322452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510245322452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510245322452 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISCV-1.ram0_imem_37c714.hdl.mif " "Parameter INIT_FILE set to db/RISCV-1.ram0_imem_37c714.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510245322452 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1510245322452 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1510245322452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:inst1\|altsyncram:Mem_rtl_0 " "Elaborated megafunction instantiation \"imem:inst1\|altsyncram:Mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510245322472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:inst1\|altsyncram:Mem_rtl_0 " "Instantiated megafunction \"imem:inst1\|altsyncram:Mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISCV-1.ram0_imem_37c714.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISCV-1.ram0_imem_37c714.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322472 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510245322472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_se61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_se61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_se61 " "Found entity 1: altsyncram_se61" {  } { { "db/altsyncram_se61.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/altsyncram_se61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510245322509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245322509 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decode:dec\|Imm\[30\] decode:dec\|Imm\[31\] " "Duplicate LATCH primitive \"decode:dec\|Imm\[30\]\" merged with LATCH primitive \"decode:dec\|Imm\[31\]\"" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322980 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decode:dec\|Imm\[29\] decode:dec\|Imm\[31\] " "Duplicate LATCH primitive \"decode:dec\|Imm\[29\]\" merged with LATCH primitive \"decode:dec\|Imm\[31\]\"" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322980 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decode:dec\|Imm\[28\] decode:dec\|Imm\[31\] " "Duplicate LATCH primitive \"decode:dec\|Imm\[28\]\" merged with LATCH primitive \"decode:dec\|Imm\[31\]\"" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322980 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decode:dec\|Imm\[27\] decode:dec\|Imm\[31\] " "Duplicate LATCH primitive \"decode:dec\|Imm\[27\]\" merged with LATCH primitive \"decode:dec\|Imm\[31\]\"" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322980 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decode:dec\|Imm\[26\] decode:dec\|Imm\[31\] " "Duplicate LATCH primitive \"decode:dec\|Imm\[26\]\" merged with LATCH primitive \"decode:dec\|Imm\[31\]\"" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322980 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decode:dec\|Imm\[25\] decode:dec\|Imm\[31\] " "Duplicate LATCH primitive \"decode:dec\|Imm\[25\]\" merged with LATCH primitive \"decode:dec\|Imm\[31\]\"" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322980 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decode:dec\|Imm\[24\] decode:dec\|Imm\[31\] " "Duplicate LATCH primitive \"decode:dec\|Imm\[24\]\" merged with LATCH primitive \"decode:dec\|Imm\[31\]\"" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322980 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decode:dec\|Imm\[23\] decode:dec\|Imm\[31\] " "Duplicate LATCH primitive \"decode:dec\|Imm\[23\]\" merged with LATCH primitive \"decode:dec\|Imm\[31\]\"" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322980 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decode:dec\|Imm\[22\] decode:dec\|Imm\[31\] " "Duplicate LATCH primitive \"decode:dec\|Imm\[22\]\" merged with LATCH primitive \"decode:dec\|Imm\[31\]\"" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322980 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decode:dec\|Imm\[21\] decode:dec\|Imm\[31\] " "Duplicate LATCH primitive \"decode:dec\|Imm\[21\]\" merged with LATCH primitive \"decode:dec\|Imm\[31\]\"" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322980 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decode:dec\|Imm\[20\] decode:dec\|Imm\[31\] " "Duplicate LATCH primitive \"decode:dec\|Imm\[20\]\" merged with LATCH primitive \"decode:dec\|Imm\[31\]\"" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322980 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decode:dec\|Imm\[19\] decode:dec\|Imm\[31\] " "Duplicate LATCH primitive \"decode:dec\|Imm\[19\]\" merged with LATCH primitive \"decode:dec\|Imm\[31\]\"" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322980 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decode:dec\|Imm\[18\] decode:dec\|Imm\[31\] " "Duplicate LATCH primitive \"decode:dec\|Imm\[18\]\" merged with LATCH primitive \"decode:dec\|Imm\[31\]\"" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322980 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decode:dec\|Imm\[17\] decode:dec\|Imm\[31\] " "Duplicate LATCH primitive \"decode:dec\|Imm\[17\]\" merged with LATCH primitive \"decode:dec\|Imm\[31\]\"" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322980 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decode:dec\|Imm\[16\] decode:dec\|Imm\[31\] " "Duplicate LATCH primitive \"decode:dec\|Imm\[16\]\" merged with LATCH primitive \"decode:dec\|Imm\[31\]\"" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322980 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decode:dec\|Imm\[15\] decode:dec\|Imm\[31\] " "Duplicate LATCH primitive \"decode:dec\|Imm\[15\]\" merged with LATCH primitive \"decode:dec\|Imm\[31\]\"" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322980 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decode:dec\|Imm\[14\] decode:dec\|Imm\[31\] " "Duplicate LATCH primitive \"decode:dec\|Imm\[14\]\" merged with LATCH primitive \"decode:dec\|Imm\[31\]\"" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322980 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decode:dec\|Imm\[13\] decode:dec\|Imm\[31\] " "Duplicate LATCH primitive \"decode:dec\|Imm\[13\]\" merged with LATCH primitive \"decode:dec\|Imm\[31\]\"" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322980 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decode:dec\|Imm\[12\] decode:dec\|Imm\[31\] " "Duplicate LATCH primitive \"decode:dec\|Imm\[12\]\" merged with LATCH primitive \"decode:dec\|Imm\[31\]\"" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322980 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decode:dec\|Imm\[11\] decode:dec\|Imm\[31\] " "Duplicate LATCH primitive \"decode:dec\|Imm\[11\]\" merged with LATCH primitive \"decode:dec\|Imm\[31\]\"" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1510245322980 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1510245322980 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RegSet.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1510245322986 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1510245322986 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510245324355 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 233 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 233 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1510245328951 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510245329032 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510245329032 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5090 " "Implemented 5090 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510245329368 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510245329368 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4951 " "Implemented 4951 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1510245329368 ""} { "Info" "ICUT_CUT_TM_RAMS" "132 " "Implemented 132 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1510245329368 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510245329368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1408 " "Peak virtual memory: 1408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510245329397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  9 17:35:29 2017 " "Processing ended: Thu Nov  9 17:35:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510245329397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510245329397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510245329397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510245329397 ""}
