$date
	Sun Oct 23 08:24:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#265031
b1101 !
1"
#265034
b1101 &
b1101 %
1$
#265035
0"
#265038
b101000 &
b101000 %
#265042
b10100 &
b10100 %
#265046
b1010 &
b1010 %
#265050
b101 &
b101 %
#265054
b10000 &
b10000 %
#265058
b1000 &
b1000 %
#265062
b100 &
b100 %
#265066
b10 &
b10 %
#265070
b1 &
1#
b1 %
#265074
b0 &
b0 %
0#
0$
#1340684
b1000 !
1"
#1340686
b1000 &
b1000 %
1$
#1340687
0"
#1340690
b100 &
b100 %
#1340694
b10 &
b10 %
#1340698
b1 &
b1 %
1#
#1340702
b0 &
0#
b0 %
0$
#2344673
b10000 !
1"
#2344674
b10000 &
b10000 %
1$
#2344675
0"
#2344678
b1000 &
b1000 %
#2344682
b100 &
b100 %
#2344686
b10 &
b10 %
#2344690
b1 &
b1 %
1#
#2344694
b0 &
0#
b0 %
0$
#4500012
