INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/karan_5rva4sq/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/karan_5rva4sq/ALU/ALU.srcs/sim_1/new/alu_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb1
