/* Generated by Yosys 0.9+3710 (git sha1 2116c585, clang 12.0.0 -fPIC -Os) */

module Stat_100_45(n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29, n30, n31, n32, n101, n113, n83, n122, n93, n95, n86, n110, n84, n112, n99, n116, n121, n109, n114, n117, n120, n107, n106, n111, n118, n102, n128, n124, n127, n130, n131, n125, n132, n129, n126, n123);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  input n1;
  input n10;
  output n101;
  output n102;
  output n106;
  output n107;
  output n109;
  input n11;
  output n110;
  output n111;
  output n112;
  output n113;
  output n114;
  output n116;
  output n117;
  output n118;
  input n12;
  output n120;
  output n121;
  output n122;
  output n123;
  output n124;
  output n125;
  output n126;
  output n127;
  output n128;
  output n129;
  input n13;
  output n130;
  output n131;
  output n132;
  input n14;
  input n15;
  input n16;
  input n17;
  input n18;
  input n19;
  input n2;
  input n20;
  input n21;
  input n22;
  input n23;
  input n24;
  input n25;
  input n26;
  input n27;
  input n28;
  input n29;
  input n3;
  input n30;
  input n31;
  input n32;
  wire n33;
  wire n34;
  wire n36;
  wire n37;
  wire n38;
  wire n39;
  input n4;
  wire n40;
  wire n42;
  wire n43;
  wire n44;
  wire n45;
  wire n46;
  input n5;
  wire n53;
  wire n54;
  wire n57;
  wire n58;
  input n6;
  wire n60;
  wire n61;
  wire n62;
  wire n63;
  wire n64;
  wire n66;
  wire n67;
  wire n69;
  input n7;
  wire n73;
  wire n75;
  wire n76;
  wire n77;
  wire n78;
  wire n79;
  input n8;
  wire n80;
  wire n81;
  output n83;
  output n84;
  output n86;
  wire n88;
  input n9;
  output n93;
  output n95;
  output n99;
  NOT _24_ (
    .A(n2),
    .Y(_09_)
  );
  NOT _25_ (
    .A(n29),
    .Y(_10_)
  );
  NOT _26_ (
    .A(n30),
    .Y(_11_)
  );
  NOT _27_ (
    .A(n23),
    .Y(_12_)
  );
  NOT _28_ (
    .A(n20),
    .Y(_13_)
  );
  NOT _29_ (
    .A(n10),
    .Y(_14_)
  );
  NOT _30_ (
    .A(n1),
    .Y(_15_)
  );
  NOT _31_ (
    .A(n19),
    .Y(_16_)
  );
  NOT _32_ (
    .A(n6),
    .Y(n132)
  );
  NOT _33_ (
    .A(n13),
    .Y(_17_)
  );
  NOR4 _34_ (
    .A(_14_),
    .B(n6),
    .C(n13),
    .D(n17),
    .Y(n121)
  );
  NAND4 _35_ (
    .A(n32),
    .B(n6),
    .C(n31),
    .D(n4),
    .Y(n110)
  );
  XOR4 _36_ (
    .A(n29),
    .B(n1),
    .C(n6),
    .D(n31),
    .Y(n114)
  );
  NOR3 _37_ (
    .A(n29),
    .B(n21),
    .C(n27),
    .Y(n117)
  );
  NAND4 _38_ (
    .A(_09_),
    .B(_15_),
    .C(n14),
    .D(n3),
    .Y(n118)
  );
  NAND3 _39_ (
    .A(_10_),
    .B(n21),
    .C(n27),
    .Y(_18_)
  );
  NAND4 _40_ (
    .A(_10_),
    .B(_17_),
    .C(n21),
    .D(n27),
    .Y(n112)
  );
  NOR2 _41_ (
    .A(_11_),
    .B(n15),
    .Y(_19_)
  );
  NOR3 _42_ (
    .A(_11_),
    .B(n7),
    .C(n15),
    .Y(n106)
  );
  NOR2 _43_ (
    .A(n18),
    .B(n6),
    .Y(_20_)
  );
  NAND3 _44_ (
    .A(n15),
    .B(n25),
    .C(_20_),
    .Y(n86)
  );
  NAND4 _45_ (
    .A(_13_),
    .B(n9),
    .C(n17),
    .D(n25),
    .Y(n93)
  );
  XNOR4 _46_ (
    .A(n6),
    .B(n13),
    .C(n16),
    .D(n3),
    .Y(n95)
  );
  XNOR2 _47_ (
    .A(n29),
    .B(n4),
    .Y(n101)
  );
  XOR4 _48_ (
    .A(n11),
    .B(n8),
    .C(n20),
    .D(n28),
    .Y(n107)
  );
  NOR4 _49_ (
    .A(_10_),
    .B(_15_),
    .C(n22),
    .D(n24),
    .Y(n122)
  );
  NAND2 _50_ (
    .A(_16_),
    .B(n5),
    .Y(_21_)
  );
  AND3 _51_ (
    .A(_10_),
    .B(_16_),
    .C(n5),
    .Y(n120)
  );
  OR4 _52_ (
    .A(_16_),
    .B(n12),
    .C(n22),
    .D(n9),
    .Y(n116)
  );
  NOR2 _53_ (
    .A(n32),
    .B(n20),
    .Y(_22_)
  );
  AND3 _54_ (
    .A(_16_),
    .B(n14),
    .C(_22_),
    .Y(n111)
  );
  AND3 _55_ (
    .A(_14_),
    .B(n28),
    .C(_22_),
    .Y(n113)
  );
  OR4 _56_ (
    .A(_15_),
    .B(n9),
    .C(n17),
    .D(n4),
    .Y(n83)
  );
  OR4 _57_ (
    .A(n29),
    .B(_17_),
    .C(n27),
    .D(n16),
    .Y(n99)
  );
  XOR4 _58_ (
    .A(n5),
    .B(n27),
    .C(n26),
    .D(n24),
    .Y(n102)
  );
  AND4 _59_ (
    .A(_11_),
    .B(n17),
    .C(n31),
    .D(n3),
    .Y(n109)
  );
  OR2 _60_ (
    .A(n7),
    .B(_19_),
    .Y(_23_)
  );
  AND3 _61_ (
    .A(n29),
    .B(n3),
    .C(_20_),
    .Y(_00_)
  );
  XNOR4 _62_ (
    .A(n11),
    .B(n13),
    .C(n17),
    .D(_00_),
    .Y(_01_)
  );
  XNOR3 _63_ (
    .A(n110),
    .B(_23_),
    .C(_01_),
    .Y(n130)
  );
  OR2 _64_ (
    .A(_17_),
    .B(n109),
    .Y(n128)
  );
  AND3 _65_ (
    .A(_12_),
    .B(n32),
    .C(_14_),
    .Y(_02_)
  );
  XNOR4 _66_ (
    .A(n6),
    .B(n107),
    .C(n116),
    .D(_02_),
    .Y(n123)
  );
  AND4 _67_ (
    .A(n132),
    .B(n17),
    .C(n118),
    .D(n111),
    .Y(n127)
  );
  XOR4 _68_ (
    .A(n11),
    .B(n8),
    .C(n6),
    .D(n26),
    .Y(_03_)
  );
  NOR2 _69_ (
    .A(n32),
    .B(n113),
    .Y(_04_)
  );
  XNOR3 _70_ (
    .A(n121),
    .B(_03_),
    .C(_04_),
    .Y(n124)
  );
  NAND2 _71_ (
    .A(_17_),
    .B(_18_),
    .Y(_05_)
  );
  OR3 _72_ (
    .A(n29),
    .B(n117),
    .C(_21_),
    .Y(_06_)
  );
  NAND2 _73_ (
    .A(n117),
    .B(_21_),
    .Y(_07_)
  );
  AND2 _74_ (
    .A(_06_),
    .B(_07_),
    .Y(_08_)
  );
  XNOR2 _75_ (
    .A(_05_),
    .B(_08_),
    .Y(n131)
  );
  assign n125 = n114;
  assign n126 = n6;
  assign n129 = n122;
  assign n33 = n6;
  assign n34 = n13;
  assign n36 = n17;
  assign n37 = n26;
  assign n38 = n15;
  assign n39 = n5;
  assign n40 = n7;
  assign n42 = n14;
  assign n43 = n28;
  assign n44 = n27;
  assign n45 = n21;
  assign n46 = n16;
  assign n53 = n12;
  assign n54 = n32;
  assign n57 = n9;
  assign n58 = n24;
  assign n60 = n22;
  assign n61 = n25;
  assign n62 = n3;
  assign n63 = n32;
  assign n64 = n4;
  assign n66 = n31;
  assign n67 = n13;
  assign n69 = n17;
  assign n73 = n17;
  assign n75 = n132;
  assign n76 = n29;
  assign n77 = n29;
  assign n78 = n132;
  assign n79 = n6;
  assign n80 = n17;
  assign n81 = n132;
  assign n84 = 1'h1;
  assign n88 = 1'h1;
endmodule
