	component ativiade5 is
		port (
			clk_clk                            : in  std_logic                    := 'X';             -- clk
			pio_0_external_connection_export   : in  std_logic_vector(9 downto 0) := (others => 'X'); -- export
			reset_controller_0_reset_in0_reset : in  std_logic                    := 'X';             -- reset
			spi_0_external_MISO                : in  std_logic                    := 'X';             -- MISO
			spi_0_external_MOSI                : out std_logic;                                       -- MOSI
			spi_0_external_SCLK                : out std_logic;                                       -- SCLK
			spi_0_external_SS_n                : out std_logic                                        -- SS_n
		);
	end component ativiade5;

