##############################
# 
set h_nets ""

##############################
# Insert Dummy Gating
#
# 1. CKDEA
insert_dummy_gating whydra_0/whclkgen_0/pcke_ckdea_cke_cell/Q

# 2. CKEA
insert_dummy_gating whydra_0/whclkgen_0/pcke_ckea_cke_cell/Q

# 3. CKDFA
insert_dummy_gating whydra_0/whclkgen_0/pcke_ckdfa_cke_cell/Q

# 4. CKFA
insert_dummy_gating whydra_0/whclkgen_0/pcke_ckfa_cke_cell/Q

# 5. CKEK1
insert_dummy_gating whydra_0/whclkgen_0/pcke_ckek1_cke_cell/Q

# 6. CKDFK1
insert_dummy_gating whydra_0/whclkgen_0/pcke_ckdfk1_cke_cell/Q

# 7. CKDBK1
insert_dummy_gating whydra_0/whclkgen_0/pcke_ckdbk1_cke_cell/Q

# 8. CKEK0
insert_dummy_gating whydra_0/whclkgen_0/pcke_ckek0_cke_cell/Q

# 9. CKDFK0
insert_dummy_gating whydra_0/whclkgen_0/pcke_ckdfk0_cke_cell/Q

# 10. CKDBK0
insert_dummy_gating whydra_0/whclkgen_0/pcke_ckdbk0_cke_cell/Q

# 12. CKFD1
insert_dummy_gating whydra_0/whclkgen_0/pcke_ckfd1_cke_cell/Q

# 14. CKFD0
insert_dummy_gating whydra_0/whclkgen_0/pcke_ckfd0_cke_cell/Q

# 15. CKFDISI1
#insert_dummy_gating whydra_0/whclkgen_0/pcke_ckfdisi1_cke_cell/Q

# 16. CKFDISI0
#insert_dummy_gating whydra_0/whclkgen_0/pcke_ckfdisi0_cke_cell/Q

# 17. CKEDISIDLY1
#insert_dummy_gating whydra_0/whclkgen_0/pcke_ckedisidly1_cke_cell/Q

# 18. CKFDISIDLY1
#insert_dummy_gating whydra_0/whclkgen_0/pcke_ckfdisidly1_cke_cell/Q

# 19. CKEDISIDLY0
#insert_dummy_gating whydra_0/whclkgen_0/pcke_ckedisidly0_cke_cell/Q

# 20. CKFDISIDLY0
#insert_dummy_gating whydra_0/whclkgen_0/pcke_ckfdisidly0_cke_cell/Q

# 21. CKFDITBACR1
#insert_dummy_gating whydra_0/whclkgen_0/pcke_ckfditbacr1_cke_cell/Q

# 22. CKFDITBACR0
#insert_dummy_gating whydra_0/whclkgen_0/pcke_ckfditbacr0_cke_cell/Q

# 23. CKFDE1
#insert_dummy_gating whydra_0/whclkgen_0/pcke_ckfde1_cke_cell/Q

# 24. CKFDE0
#insert_dummy_gating whydra_0/whclkgen_0/pcke_ckfde0_cke_cell/Q

# 25. CKFDEISIDLY1
#insert_dummy_gating whydra_0/whclkgen_0/pcke_ckfdeisidly1_cke_cell/Q

# 26. CKFDEISIDLY0
#insert_dummy_gating whydra_0/whclkgen_0/pcke_ckfdeisidly0_cke_cell/Q

# 27. CKFDEITBACR1
#insert_dummy_gating whydra_0/whclkgen_0/pcke_ckfdeitbacr1_cke_cell/Q

# 28. CKFDEITBACR0
#insert_dummy_gating whydra_0/whclkgen_0/pcke_ckfdeitbacr0_cke_cell/Q

# 29. CKFDM2 (954)
#insert_dummy_gating whydra_0/whclkgen_0/pcke_ckfdm2_cke_cell/Q (940)

# 30. CKFDM1 (954)
#insert_dummy_gating whydra_0/whclkgen_0/pcke_ckfdm1_cke_cell/Q (940)

# 31. CKFDM0 (954)
#insert_dummy_gating whydra_0/whclkgen_0/pcke_ckfdm0_cke_cell/Q (940)

## CKEDFEC1 (185)
#insert_dummy_gating whydra_0/whclkgen_0/pcke_ckedfec1_cke_cell/Q (185)
## L0 whydra_0/whclkgen_0/pcke_ckedfec1_cke_cell/Q (ENB) SEQ=185
## CKFDFEC1 (189)
#insert_dummy_gating whydra_0/whclkgen_0/pcke_ckfdfec1_cke_cell/Q (189)
## L0 whydra_0/whclkgen_0/pcke_ckfdfec1_cke_cell/Q (ENB) SEQ=189
## CKEDFEC0 (185)
#insert_dummy_gating whydra_0/whclkgen_0/pcke_ckedfec0_cke_cell/Q (185)
## L0 whydra_0/whclkgen_0/pcke_ckedfec0_cke_cell/Q (ENB) SEQ=185
## CKFDFEC0 (189)
#insert_dummy_gating whydra_0/whclkgen_0/pcke_ckfdfec0_cke_cell/Q (189)
## L0 whydra_0/whclkgen_0/pcke_ckfdfec0_cke_cell/Q (ENB) SEQ=189
# 32. CKEDFEWS_X1 (5424)
#insert_dummy_gating whydra_0/whclkgen_0/pcke_ckedfews_x1_cke_cell/Q

# 33. CKFDFEWS_X1 (5929)
insert_dummy_gating whydra_0/whclkgen_0/pcke_ckfdfews_x1_cke_cell/Q

# 34. CKSDFEWS_X1 (8690)
insert_dummy_gating whydra_0/whclkgen_0/pcke_cksdfews_x1_cke_cell/Q

# 35. CKEDFEWS_X0 (5424)
#insert_dummy_gating whydra_0/whclkgen_0/pcke_ckedfews_x0_cke_cell/Q

# 36. CKFDFEWS_X0 (5929)
insert_dummy_gating whydra_0/whclkgen_0/pcke_ckfdfews_x0_cke_cell/Q

# 37. CKSDFEWS_X0 (8690)
insert_dummy_gating whydra_0/whclkgen_0/pcke_cksdfews_x0_cke_cell/Q

# 38 .  L2 u_Fix_ScanClock_82M_TOP_82M_bp_clk_BUF/Z (BUF) SEQ=660
#insert_dummy_gating u_Fix_ScanClock_82M_TOP_82M_bp_clk_BUF/Z

# 39   L2 u_Fix_MBIST_82M_TOP_ps_bist_clk_mgc_1_BUF/Z (BUF) MUX=30 SEQ=2916

#insert_dummy_gating u_Fix_MBIST_82M_TOP_ps_bist_clk_mgc_1_BUF/Z

##############################
# 1. CKDFK1 whydra_0/CKDFK1 Vertical
set pin_name whydra_0/whclkgen_0/pcke_ckdfk1_cke_cell/Q
insert_clock_buffer $pin_name

# 2. CKDFK0 whydra_0/whclkgen_0/OCKDFK0 Vertical
set pin_name whydra_0/whclkgen_0/pcke_ckdfk0_cke_cell/Q 
insert_clock_buffer $pin_name

## 3 CKDEA (less fanout)
#set pin_name whydra_0/whclkgen_0/pcke_ckdea_cke_cell/Q
#insert_clock_buffer $pin_name

# 4 CKDFA whydra_0/CKDFA Horizontal	 
set pin_name whydra_0/whclkgen_0/pcke_ckdfa_cke_cell/Q
set h_nets [concat $h_nets [insert_clock_buffer $pin_name] ]

#	# 5 CKADC0 whydra_0/CKADC0 55 Loading Horizontal?
#	set pin_name whydra_0/whclkgen_0/pcke_ckadc0_cke_cell/Q
#	insert_clock_buffer $pin_name

#	# 6 CKADC1 whydra_0/CKADC1 55 Loading Horizontal?
#	set pin_name whydra_0/whclkgen_0/pcke_ckadc1_cke_cell/Q
#	insert_clock_buffer $pin_name

#	# 7 CKADC2 whydra_0/CKADC2 55 Loading Horizontal?
#	set pin_name whydra_0/whclkgen_0/pcke_ckadc2_cke_cell/Q
#	insert_clock_buffer $pin_name

# 8 CKEA whydra_0/CKEA , Split, Both vertical
set pin_name whydra_0/whclkgen_0/pcke_ckea_cke_cell/Q
#insert_clock_buffer $pin_name
set ECO_STRING FB_IMP
set new_buffer [SPLIT_BY_WINDOW $pin_name tcbn65lpwcl/CKBD20 -window {1363 2184 1030 1307} -eco_string FB_SPLIT]
# 2394 3491} -eco_string FB_SPLIT]
insert_clock_buffer ${new_buffer}/Z
set ECO_STRING FB_IMP
set new_buffer [SPLIT_BY_WINDOW $pin_name tcbn65lpwcl/CKBD20 -window {2285 3092 1315 1408} -eco_string FB_SPLIT]
#3600 4500} -eco_string FB_SPLIT]
insert_clock_buffer ${new_buffer}/Z

# 9 CKFA whydra_0/CKFA Split, 
set pin_name whydra_0/whclkgen_0/pcke_ckfa_cke_cell/Q
set ECO_STRING FB_IMP
set new_buffer [SPLIT_BY_WINDOW $pin_name tcbn65lpwcl/CKBD20 -window {2240 3180 900 590}  -eco_string FB_SPLIT]
#3140 3770} -eco_string FB_SPLIT]
insert_clock_buffer ${new_buffer}/Z

set ECO_STRING FB_IMP
set new_buffer [SPLIT_BY_WINDOW $pin_name tcbn65lpwcl/CKBD20 -window {3764 4200 336 200} -eco_string FB_SPLIT]
#4100 4400} -eco_string FB_SPLIT] 
set h_nets [concat $h_nets [insert_clock_buffer ${new_buffer}/Z ] ]

# 10 CKDBK1 whydra_0/CKDBK1 Vertical
set pin_name whydra_0/whclkgen_0/pcke_ckdbk1_cke_cell/Q
insert_clock_buffer $pin_name

# 11 CKEK0 whydra_0/CKEK0 Vertical
set pin_name whydra_0/whclkgen_0/pcke_ckek0_cke_cell/Q
insert_clock_buffer $pin_name

# 12 CKDBK0 whydra_0/CKDBK0 Vertical
set pin_name whydra_0/whclkgen_0/pcke_ckdbk0_cke_cell/Q
insert_clock_buffer $pin_name

# 13 CKFD1  whydra_0/CKFD1 Horizontal
set pin_name whydra_0/whclkgen_0/pcke_ckfd1_cke_cell/Q
set h_nets [concat $h_nets [insert_clock_buffer $pin_name] ]

# 14 CKFD0 whydra_0/CKFD0 Vertical
set pin_name whydra_0/whclkgen_0/pcke_ckfd0_cke_cell/Q
insert_clock_buffer $pin_name

# 15 CKFDISI1 whydra_0/CKFDISI1, All in block
#set pin_name whydra_0/whclkgen_0/pcke_ckfdisi1_cke_cell/Q
#insert_clock_buffer $pin_name

# 16 CKFDISI0 whydra_0/CKFDISI0, All in block
#set pin_name whydra_0/whclkgen_0/pcke_ckfdisi0_cke_cell/Q
#insert_clock_buffer $pin_name

# 17 CKFDISIDLY1 All in block
#set pin_name whydra_0/whclkgen_0/pcke_ckfdisidly1_cke_cell/Q
#insert_clock_buffer $pin_name

# 18 CKEDISIDLY0 All in block
#set pin_name whydra_0/whclkgen_0/pcke_ckedisidly0_cke_cell/Q
#insert_clock_buffer $pin_name

# 19 CKFDISIDLY0 All in block
#set pin_name whydra_0/whclkgen_0/pcke_ckfdisidly0_cke_cell/Q
#insert_clock_buffer $pin_name

# 20 CKFDITBACR1 All in block
#set pin_name whydra_0/whclkgen_0/pcke_ckfditbacr1_cke_cell/Q
#insert_clock_buffer $pin_name

# 21 CKFDITBACR0 All in block
#set pin_name whydra_0/whclkgen_0/pcke_ckfditbacr0_cke_cell/Q
#insert_clock_buffer $pin_name

# 22 CKFDE1 All in block
#set pin_name whydra_0/whclkgen_0/pcke_ckfde1_cke_cell/Q
#insert_clock_buffer $pin_name

# 23 CKFDE0 All in block
#set pin_name whydra_0/whclkgen_0/pcke_ckfde0_cke_cell/Q
#insert_clock_buffer $pin_name

# 24 CKFDEITBACR1 All in block
#set pin_name whydra_0/whclkgen_0/pcke_ckfdeitbacr1_cke_cell/Q
#insert_clock_buffer $pin_name

# 25 CKFDEITBACR0 All in block
#set pin_name whydra_0/whclkgen_0/pcke_ckfdeitbacr0_cke_cell/Q
#insert_clock_buffer $pin_name

# 26 CKFDM0 All in block
#set pin_name whydra_0/whclkgen_0/pcke_ckfdm0_cke_cell/Q
#insert_clock_buffer $pin_name

# 27 CKFDM1 All in block
#set pin_name whydra_0/whclkgen_0/pcke_ckfdm1_cke_cell/Q
#insert_clock_buffer $pin_name

# 28 CKFDM2 All in block
#set pin_name whydra_0/whclkgen_0/pcke_ckfdm2_cke_cell/Q
#insert_clock_buffer $pin_name
 
# 29 CKEDFEWS_X1 All in block
#set pin_name whydra_0/whclkgen_0/pcke_ckedfews_x1_cke_cell/Q
#insert_clock_buffer $pin_name

# 30 CKFDFEWS_X1 whydra_0/CKFDFEWS_X1 Vertical
set pin_name whydra_0/whclkgen_0/pcke_ckfdfews_x1_cke_cell/Q
insert_clock_buffer $pin_name

#	# 31 CKSDFEWS_X1 whydra_0/CKSDFEWS_X1 Horizontal
#	set pin_name whydra_0/whclkgen_0/pcke_cksdfews_x1_cke_cell/Q
#	set h_nets [concat $h_nets [insert_clock_buffer $pin_name] ]

# 32 CKEDFEWS_X0 whydra_0/CKEDFEWS_X0 All in block
#set pin_name whydra_0/whclkgen_0/pcke_ckedfews_x0_cke_cell/Q
#insert_clock_buffer $pin_name

# 33 CKFDFEWS_X0 
set pin_name whydra_0/whclkgen_0/pcke_ckfdfews_x0_cke_cell/Q
insert_clock_buffer $pin_name

#	# 34 CKSDFEWS_X0
#	set pin_name whydra_0/whclkgen_0/pcke_cksdfews_x0_cke_cell/Q
#	insert_clock_buffer $pin_name

# 35     u_Fix_ScanClock_82M_TOP_82M_bp_clk_BUF/Z             (TOP_82M_bp_clk)
set pin_name u_Fix_ScanClock_82M_TOP_82M_bp_clk_BUF/Z

set new_buffer [SPLIT_BY_WINDOW $pin_name tcbn65lpwcl/CKBD20 -window {1200 3100 500 1000} -eco_string FB_SPLIT]
insert_clock_buffer ${new_buffer}/Z

set new_buffer [SPLIT_BY_WINDOW $pin_name tcbn65lpwcl/CKBD20 -window {2400 4600 500  900} -eco_string FB_SPLIT]
insert_clock_buffer ${new_buffer}/Z

# 36 u_Fix_MBIST_82M_TOP_ps_bist_clk_mgc_1_BUF/Z
set pin_name  u_Fix_MBIST_82M_TOP_ps_bist_clk_mgc_1_BUF/Z
set new_buffer [SPLIT_BY_WINDOW $pin_name tcbn65lpwcl/CKBD20 -window {1200 3100 900 1200} -eco_string FB_SPLIT]
insert_clock_buffer ${new_buffer}/Z
set new_buffer [SPLIT_BY_WINDOW $pin_name tcbn65lpwcl/CKBD20 -window {2180 4500 800 1100} -eco_string FB_SPLIT]
insert_clock_buffer ${new_buffer}/Z

# 37      L5 whydra_0/whydracore_0/hmem_1/dram16m_wrp_0/top_16m/dram16m_wrp/top_16m/clkand/Q (ENB) SEQ=2017
set pin_name whydra_0/whydracore_0/hmem_1/dram16m_wrp_0/top_16m/dram16m_wrp/top_16m/clkand/Q
insert_clock_buffer $pin_name

# 38        L7 whydra_0/whydracore_0/hmem_0/dram16m_wrp_0/top_16m/dram16m_wrp/top_16m/clkand/Q (ENB) SEQ=2017
set pin_name whydra_0/whydracore_0/hmem_0/dram16m_wrp_0/top_16m/dram16m_wrp/top_16m/clkand/Q
insert_clock_buffer $pin_name

# 39     u_Fix_BISTR_TCK_16M_TR_AND/Z                 (n_Fix_BISTR_TCK_16M_TR)

set pin_name u_Fix_BISTR_TCK_16M_TR_AND/Z
insert_clock_buffer $pin_name

# 40    u_Fix_BISTR_TCK_16M_BL_AND/Z                 (n_Fix_BISTR_TCK_16M_BL)
set pin_name u_Fix_BISTR_TCK_16M_BL_AND/Z
insert_clock_buffer $pin_name

# 5. CKEK1
set pin_name whydra_0/whclkgen_0/pcke_ckek1_cke_cell/Q
insert_clock_buffer $pin_name

############################################################################
set of [open "h_nets.tcl" w]
puts $of "set h_nets \"\""
foreach h_net $h_nets {
       puts $of "set h_nets \[ concat \$h_nets \"$h_net\"\]"
}
close $of

