#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* P3_3 */
#define P3_3__0__INTTYPE CYREG_PICU15_INTTYPE0
#define P3_3__0__MASK 0x01u
#define P3_3__0__PC CYREG_IO_PC_PRT15_PC0
#define P3_3__0__PORT 15u
#define P3_3__0__SHIFT 0
#define P3_3__AG CYREG_PRT15_AG
#define P3_3__AMUX CYREG_PRT15_AMUX
#define P3_3__BIE CYREG_PRT15_BIE
#define P3_3__BIT_MASK CYREG_PRT15_BIT_MASK
#define P3_3__BYP CYREG_PRT15_BYP
#define P3_3__CTL CYREG_PRT15_CTL
#define P3_3__DM0 CYREG_PRT15_DM0
#define P3_3__DM1 CYREG_PRT15_DM1
#define P3_3__DM2 CYREG_PRT15_DM2
#define P3_3__DR CYREG_PRT15_DR
#define P3_3__INP_DIS CYREG_PRT15_INP_DIS
#define P3_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define P3_3__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define P3_3__LCD_EN CYREG_PRT15_LCD_EN
#define P3_3__MASK 0x01u
#define P3_3__PORT 15u
#define P3_3__PRT CYREG_PRT15_PRT
#define P3_3__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define P3_3__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define P3_3__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define P3_3__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define P3_3__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define P3_3__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define P3_3__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define P3_3__PS CYREG_PRT15_PS
#define P3_3__SHIFT 0
#define P3_3__SLW CYREG_PRT15_SLW

/* P3_5 */
#define P3_5__0__INTTYPE CYREG_PICU3_INTTYPE0
#define P3_5__0__MASK 0x01u
#define P3_5__0__PC CYREG_PRT3_PC0
#define P3_5__0__PORT 3u
#define P3_5__0__SHIFT 0
#define P3_5__AG CYREG_PRT3_AG
#define P3_5__AMUX CYREG_PRT3_AMUX
#define P3_5__BIE CYREG_PRT3_BIE
#define P3_5__BIT_MASK CYREG_PRT3_BIT_MASK
#define P3_5__BYP CYREG_PRT3_BYP
#define P3_5__CTL CYREG_PRT3_CTL
#define P3_5__DM0 CYREG_PRT3_DM0
#define P3_5__DM1 CYREG_PRT3_DM1
#define P3_5__DM2 CYREG_PRT3_DM2
#define P3_5__DR CYREG_PRT3_DR
#define P3_5__INP_DIS CYREG_PRT3_INP_DIS
#define P3_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P3_5__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P3_5__LCD_EN CYREG_PRT3_LCD_EN
#define P3_5__MASK 0x01u
#define P3_5__PORT 3u
#define P3_5__PRT CYREG_PRT3_PRT
#define P3_5__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P3_5__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P3_5__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P3_5__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P3_5__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P3_5__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P3_5__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P3_5__PS CYREG_PRT3_PS
#define P3_5__SHIFT 0
#define P3_5__SLW CYREG_PRT3_SLW

/* P3_7 */
#define P3_7__0__INTTYPE CYREG_PICU3_INTTYPE2
#define P3_7__0__MASK 0x04u
#define P3_7__0__PC CYREG_PRT3_PC2
#define P3_7__0__PORT 3u
#define P3_7__0__SHIFT 2
#define P3_7__AG CYREG_PRT3_AG
#define P3_7__AMUX CYREG_PRT3_AMUX
#define P3_7__BIE CYREG_PRT3_BIE
#define P3_7__BIT_MASK CYREG_PRT3_BIT_MASK
#define P3_7__BYP CYREG_PRT3_BYP
#define P3_7__CTL CYREG_PRT3_CTL
#define P3_7__DM0 CYREG_PRT3_DM0
#define P3_7__DM1 CYREG_PRT3_DM1
#define P3_7__DM2 CYREG_PRT3_DM2
#define P3_7__DR CYREG_PRT3_DR
#define P3_7__INP_DIS CYREG_PRT3_INP_DIS
#define P3_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P3_7__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P3_7__LCD_EN CYREG_PRT3_LCD_EN
#define P3_7__MASK 0x04u
#define P3_7__PORT 3u
#define P3_7__PRT CYREG_PRT3_PRT
#define P3_7__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P3_7__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P3_7__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P3_7__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P3_7__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P3_7__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P3_7__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P3_7__PS CYREG_PRT3_PS
#define P3_7__SHIFT 2
#define P3_7__SLW CYREG_PRT3_SLW

/* P3_9 */
#define P3_9__0__INTTYPE CYREG_PICU3_INTTYPE4
#define P3_9__0__MASK 0x10u
#define P3_9__0__PC CYREG_PRT3_PC4
#define P3_9__0__PORT 3u
#define P3_9__0__SHIFT 4
#define P3_9__AG CYREG_PRT3_AG
#define P3_9__AMUX CYREG_PRT3_AMUX
#define P3_9__BIE CYREG_PRT3_BIE
#define P3_9__BIT_MASK CYREG_PRT3_BIT_MASK
#define P3_9__BYP CYREG_PRT3_BYP
#define P3_9__CTL CYREG_PRT3_CTL
#define P3_9__DM0 CYREG_PRT3_DM0
#define P3_9__DM1 CYREG_PRT3_DM1
#define P3_9__DM2 CYREG_PRT3_DM2
#define P3_9__DR CYREG_PRT3_DR
#define P3_9__INP_DIS CYREG_PRT3_INP_DIS
#define P3_9__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P3_9__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P3_9__LCD_EN CYREG_PRT3_LCD_EN
#define P3_9__MASK 0x10u
#define P3_9__PORT 3u
#define P3_9__PRT CYREG_PRT3_PRT
#define P3_9__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P3_9__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P3_9__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P3_9__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P3_9__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P3_9__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P3_9__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P3_9__PS CYREG_PRT3_PS
#define P3_9__SHIFT 4
#define P3_9__SLW CYREG_PRT3_SLW

/* P4_3 */
#define P4_3__0__INTTYPE CYREG_PICU12_INTTYPE2
#define P4_3__0__MASK 0x04u
#define P4_3__0__PC CYREG_PRT12_PC2
#define P4_3__0__PORT 12u
#define P4_3__0__SHIFT 2
#define P4_3__AG CYREG_PRT12_AG
#define P4_3__BIE CYREG_PRT12_BIE
#define P4_3__BIT_MASK CYREG_PRT12_BIT_MASK
#define P4_3__BYP CYREG_PRT12_BYP
#define P4_3__DM0 CYREG_PRT12_DM0
#define P4_3__DM1 CYREG_PRT12_DM1
#define P4_3__DM2 CYREG_PRT12_DM2
#define P4_3__DR CYREG_PRT12_DR
#define P4_3__INP_DIS CYREG_PRT12_INP_DIS
#define P4_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define P4_3__MASK 0x04u
#define P4_3__PORT 12u
#define P4_3__PRT CYREG_PRT12_PRT
#define P4_3__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P4_3__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P4_3__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P4_3__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P4_3__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P4_3__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P4_3__PS CYREG_PRT12_PS
#define P4_3__SHIFT 2
#define P4_3__SIO_CFG CYREG_PRT12_SIO_CFG
#define P4_3__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P4_3__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P4_3__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P4_3__SLW CYREG_PRT12_SLW

/* P4_4 */
#define P4_4__0__INTTYPE CYREG_PICU12_INTTYPE3
#define P4_4__0__MASK 0x08u
#define P4_4__0__PC CYREG_PRT12_PC3
#define P4_4__0__PORT 12u
#define P4_4__0__SHIFT 3
#define P4_4__AG CYREG_PRT12_AG
#define P4_4__BIE CYREG_PRT12_BIE
#define P4_4__BIT_MASK CYREG_PRT12_BIT_MASK
#define P4_4__BYP CYREG_PRT12_BYP
#define P4_4__DM0 CYREG_PRT12_DM0
#define P4_4__DM1 CYREG_PRT12_DM1
#define P4_4__DM2 CYREG_PRT12_DM2
#define P4_4__DR CYREG_PRT12_DR
#define P4_4__INP_DIS CYREG_PRT12_INP_DIS
#define P4_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define P4_4__MASK 0x08u
#define P4_4__PORT 12u
#define P4_4__PRT CYREG_PRT12_PRT
#define P4_4__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P4_4__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P4_4__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P4_4__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P4_4__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P4_4__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P4_4__PS CYREG_PRT12_PS
#define P4_4__SHIFT 3
#define P4_4__SIO_CFG CYREG_PRT12_SIO_CFG
#define P4_4__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P4_4__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P4_4__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P4_4__SLW CYREG_PRT12_SLW

/* P4_5 */
#define P4_5__0__INTTYPE CYREG_PICU4_INTTYPE0
#define P4_5__0__MASK 0x01u
#define P4_5__0__PC CYREG_PRT4_PC0
#define P4_5__0__PORT 4u
#define P4_5__0__SHIFT 0
#define P4_5__AG CYREG_PRT4_AG
#define P4_5__AMUX CYREG_PRT4_AMUX
#define P4_5__BIE CYREG_PRT4_BIE
#define P4_5__BIT_MASK CYREG_PRT4_BIT_MASK
#define P4_5__BYP CYREG_PRT4_BYP
#define P4_5__CTL CYREG_PRT4_CTL
#define P4_5__DM0 CYREG_PRT4_DM0
#define P4_5__DM1 CYREG_PRT4_DM1
#define P4_5__DM2 CYREG_PRT4_DM2
#define P4_5__DR CYREG_PRT4_DR
#define P4_5__INP_DIS CYREG_PRT4_INP_DIS
#define P4_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define P4_5__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define P4_5__LCD_EN CYREG_PRT4_LCD_EN
#define P4_5__MASK 0x01u
#define P4_5__PORT 4u
#define P4_5__PRT CYREG_PRT4_PRT
#define P4_5__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define P4_5__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define P4_5__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define P4_5__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define P4_5__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define P4_5__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define P4_5__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define P4_5__PS CYREG_PRT4_PS
#define P4_5__SHIFT 0
#define P4_5__SLW CYREG_PRT4_SLW

/* P4_6 */
#define P4_6__0__INTTYPE CYREG_PICU4_INTTYPE1
#define P4_6__0__MASK 0x02u
#define P4_6__0__PC CYREG_PRT4_PC1
#define P4_6__0__PORT 4u
#define P4_6__0__SHIFT 1
#define P4_6__AG CYREG_PRT4_AG
#define P4_6__AMUX CYREG_PRT4_AMUX
#define P4_6__BIE CYREG_PRT4_BIE
#define P4_6__BIT_MASK CYREG_PRT4_BIT_MASK
#define P4_6__BYP CYREG_PRT4_BYP
#define P4_6__CTL CYREG_PRT4_CTL
#define P4_6__DM0 CYREG_PRT4_DM0
#define P4_6__DM1 CYREG_PRT4_DM1
#define P4_6__DM2 CYREG_PRT4_DM2
#define P4_6__DR CYREG_PRT4_DR
#define P4_6__INP_DIS CYREG_PRT4_INP_DIS
#define P4_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define P4_6__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define P4_6__LCD_EN CYREG_PRT4_LCD_EN
#define P4_6__MASK 0x02u
#define P4_6__PORT 4u
#define P4_6__PRT CYREG_PRT4_PRT
#define P4_6__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define P4_6__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define P4_6__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define P4_6__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define P4_6__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define P4_6__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define P4_6__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define P4_6__PS CYREG_PRT4_PS
#define P4_6__SHIFT 1
#define P4_6__SLW CYREG_PRT4_SLW

/* P4_7 */
#define P4_7__0__INTTYPE CYREG_PICU0_INTTYPE0
#define P4_7__0__MASK 0x01u
#define P4_7__0__PC CYREG_PRT0_PC0
#define P4_7__0__PORT 0u
#define P4_7__0__SHIFT 0
#define P4_7__AG CYREG_PRT0_AG
#define P4_7__AMUX CYREG_PRT0_AMUX
#define P4_7__BIE CYREG_PRT0_BIE
#define P4_7__BIT_MASK CYREG_PRT0_BIT_MASK
#define P4_7__BYP CYREG_PRT0_BYP
#define P4_7__CTL CYREG_PRT0_CTL
#define P4_7__DM0 CYREG_PRT0_DM0
#define P4_7__DM1 CYREG_PRT0_DM1
#define P4_7__DM2 CYREG_PRT0_DM2
#define P4_7__DR CYREG_PRT0_DR
#define P4_7__INP_DIS CYREG_PRT0_INP_DIS
#define P4_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P4_7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P4_7__LCD_EN CYREG_PRT0_LCD_EN
#define P4_7__MASK 0x01u
#define P4_7__PORT 0u
#define P4_7__PRT CYREG_PRT0_PRT
#define P4_7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P4_7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P4_7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P4_7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P4_7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P4_7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P4_7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P4_7__PS CYREG_PRT0_PS
#define P4_7__SHIFT 0
#define P4_7__SLW CYREG_PRT0_SLW

/* P4_8 */
#define P4_8__0__INTTYPE CYREG_PICU0_INTTYPE1
#define P4_8__0__MASK 0x02u
#define P4_8__0__PC CYREG_PRT0_PC1
#define P4_8__0__PORT 0u
#define P4_8__0__SHIFT 1
#define P4_8__AG CYREG_PRT0_AG
#define P4_8__AMUX CYREG_PRT0_AMUX
#define P4_8__BIE CYREG_PRT0_BIE
#define P4_8__BIT_MASK CYREG_PRT0_BIT_MASK
#define P4_8__BYP CYREG_PRT0_BYP
#define P4_8__CTL CYREG_PRT0_CTL
#define P4_8__DM0 CYREG_PRT0_DM0
#define P4_8__DM1 CYREG_PRT0_DM1
#define P4_8__DM2 CYREG_PRT0_DM2
#define P4_8__DR CYREG_PRT0_DR
#define P4_8__INP_DIS CYREG_PRT0_INP_DIS
#define P4_8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P4_8__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P4_8__LCD_EN CYREG_PRT0_LCD_EN
#define P4_8__MASK 0x02u
#define P4_8__PORT 0u
#define P4_8__PRT CYREG_PRT0_PRT
#define P4_8__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P4_8__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P4_8__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P4_8__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P4_8__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P4_8__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P4_8__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P4_8__PS CYREG_PRT0_PS
#define P4_8__SHIFT 1
#define P4_8__SLW CYREG_PRT0_SLW

/* P4_9 */
#define P4_9__0__INTTYPE CYREG_PICU0_INTTYPE2
#define P4_9__0__MASK 0x04u
#define P4_9__0__PC CYREG_PRT0_PC2
#define P4_9__0__PORT 0u
#define P4_9__0__SHIFT 2
#define P4_9__AG CYREG_PRT0_AG
#define P4_9__AMUX CYREG_PRT0_AMUX
#define P4_9__BIE CYREG_PRT0_BIE
#define P4_9__BIT_MASK CYREG_PRT0_BIT_MASK
#define P4_9__BYP CYREG_PRT0_BYP
#define P4_9__CTL CYREG_PRT0_CTL
#define P4_9__DM0 CYREG_PRT0_DM0
#define P4_9__DM1 CYREG_PRT0_DM1
#define P4_9__DM2 CYREG_PRT0_DM2
#define P4_9__DR CYREG_PRT0_DR
#define P4_9__INP_DIS CYREG_PRT0_INP_DIS
#define P4_9__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P4_9__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P4_9__LCD_EN CYREG_PRT0_LCD_EN
#define P4_9__MASK 0x04u
#define P4_9__PORT 0u
#define P4_9__PRT CYREG_PRT0_PRT
#define P4_9__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P4_9__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P4_9__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P4_9__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P4_9__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P4_9__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P4_9__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P4_9__PS CYREG_PRT0_PS
#define P4_9__SHIFT 2
#define P4_9__SLW CYREG_PRT0_SLW

/* P3_11 */
#define P3_11__0__INTTYPE CYREG_PICU3_INTTYPE6
#define P3_11__0__MASK 0x40u
#define P3_11__0__PC CYREG_PRT3_PC6
#define P3_11__0__PORT 3u
#define P3_11__0__SHIFT 6
#define P3_11__AG CYREG_PRT3_AG
#define P3_11__AMUX CYREG_PRT3_AMUX
#define P3_11__BIE CYREG_PRT3_BIE
#define P3_11__BIT_MASK CYREG_PRT3_BIT_MASK
#define P3_11__BYP CYREG_PRT3_BYP
#define P3_11__CTL CYREG_PRT3_CTL
#define P3_11__DM0 CYREG_PRT3_DM0
#define P3_11__DM1 CYREG_PRT3_DM1
#define P3_11__DM2 CYREG_PRT3_DM2
#define P3_11__DR CYREG_PRT3_DR
#define P3_11__INP_DIS CYREG_PRT3_INP_DIS
#define P3_11__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define P3_11__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define P3_11__LCD_EN CYREG_PRT3_LCD_EN
#define P3_11__MASK 0x40u
#define P3_11__PORT 3u
#define P3_11__PRT CYREG_PRT3_PRT
#define P3_11__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define P3_11__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define P3_11__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define P3_11__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define P3_11__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define P3_11__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define P3_11__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define P3_11__PS CYREG_PRT3_PS
#define P3_11__SHIFT 6
#define P3_11__SLW CYREG_PRT3_SLW

/* P3_13 */
#define P3_13__0__INTTYPE CYREG_PICU12_INTTYPE0
#define P3_13__0__MASK 0x01u
#define P3_13__0__PC CYREG_PRT12_PC0
#define P3_13__0__PORT 12u
#define P3_13__0__SHIFT 0
#define P3_13__AG CYREG_PRT12_AG
#define P3_13__BIE CYREG_PRT12_BIE
#define P3_13__BIT_MASK CYREG_PRT12_BIT_MASK
#define P3_13__BYP CYREG_PRT12_BYP
#define P3_13__DM0 CYREG_PRT12_DM0
#define P3_13__DM1 CYREG_PRT12_DM1
#define P3_13__DM2 CYREG_PRT12_DM2
#define P3_13__DR CYREG_PRT12_DR
#define P3_13__INP_DIS CYREG_PRT12_INP_DIS
#define P3_13__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define P3_13__MASK 0x01u
#define P3_13__PORT 12u
#define P3_13__PRT CYREG_PRT12_PRT
#define P3_13__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P3_13__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P3_13__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P3_13__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P3_13__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P3_13__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P3_13__PS CYREG_PRT12_PS
#define P3_13__SHIFT 0
#define P3_13__SIO_CFG CYREG_PRT12_SIO_CFG
#define P3_13__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P3_13__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P3_13__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P3_13__SLW CYREG_PRT12_SLW

/* P3_14 */
#define P3_14__0__INTTYPE CYREG_PICU12_INTTYPE1
#define P3_14__0__MASK 0x02u
#define P3_14__0__PC CYREG_PRT12_PC1
#define P3_14__0__PORT 12u
#define P3_14__0__SHIFT 1
#define P3_14__AG CYREG_PRT12_AG
#define P3_14__BIE CYREG_PRT12_BIE
#define P3_14__BIT_MASK CYREG_PRT12_BIT_MASK
#define P3_14__BYP CYREG_PRT12_BYP
#define P3_14__DM0 CYREG_PRT12_DM0
#define P3_14__DM1 CYREG_PRT12_DM1
#define P3_14__DM2 CYREG_PRT12_DM2
#define P3_14__DR CYREG_PRT12_DR
#define P3_14__INP_DIS CYREG_PRT12_INP_DIS
#define P3_14__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define P3_14__MASK 0x02u
#define P3_14__PORT 12u
#define P3_14__PRT CYREG_PRT12_PRT
#define P3_14__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P3_14__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P3_14__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P3_14__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P3_14__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P3_14__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P3_14__PS CYREG_PRT12_PS
#define P3_14__SHIFT 1
#define P3_14__SIO_CFG CYREG_PRT12_SIO_CFG
#define P3_14__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P3_14__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P3_14__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P3_14__SLW CYREG_PRT12_SLW

/* P3_15 */
#define P3_15__0__INTTYPE CYREG_PICU15_INTTYPE2
#define P3_15__0__MASK 0x04u
#define P3_15__0__PC CYREG_IO_PC_PRT15_PC2
#define P3_15__0__PORT 15u
#define P3_15__0__SHIFT 2
#define P3_15__AG CYREG_PRT15_AG
#define P3_15__AMUX CYREG_PRT15_AMUX
#define P3_15__BIE CYREG_PRT15_BIE
#define P3_15__BIT_MASK CYREG_PRT15_BIT_MASK
#define P3_15__BYP CYREG_PRT15_BYP
#define P3_15__CTL CYREG_PRT15_CTL
#define P3_15__DM0 CYREG_PRT15_DM0
#define P3_15__DM1 CYREG_PRT15_DM1
#define P3_15__DM2 CYREG_PRT15_DM2
#define P3_15__DR CYREG_PRT15_DR
#define P3_15__INP_DIS CYREG_PRT15_INP_DIS
#define P3_15__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define P3_15__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define P3_15__LCD_EN CYREG_PRT15_LCD_EN
#define P3_15__MASK 0x04u
#define P3_15__PORT 15u
#define P3_15__PRT CYREG_PRT15_PRT
#define P3_15__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define P3_15__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define P3_15__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define P3_15__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define P3_15__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define P3_15__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define P3_15__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define P3_15__PS CYREG_PRT15_PS
#define P3_15__SHIFT 2
#define P3_15__SLW CYREG_PRT15_SLW

/* P3_16 */
#define P3_16__0__INTTYPE CYREG_PICU15_INTTYPE3
#define P3_16__0__MASK 0x08u
#define P3_16__0__PC CYREG_IO_PC_PRT15_PC3
#define P3_16__0__PORT 15u
#define P3_16__0__SHIFT 3
#define P3_16__AG CYREG_PRT15_AG
#define P3_16__AMUX CYREG_PRT15_AMUX
#define P3_16__BIE CYREG_PRT15_BIE
#define P3_16__BIT_MASK CYREG_PRT15_BIT_MASK
#define P3_16__BYP CYREG_PRT15_BYP
#define P3_16__CTL CYREG_PRT15_CTL
#define P3_16__DM0 CYREG_PRT15_DM0
#define P3_16__DM1 CYREG_PRT15_DM1
#define P3_16__DM2 CYREG_PRT15_DM2
#define P3_16__DR CYREG_PRT15_DR
#define P3_16__INP_DIS CYREG_PRT15_INP_DIS
#define P3_16__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define P3_16__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define P3_16__LCD_EN CYREG_PRT15_LCD_EN
#define P3_16__MASK 0x08u
#define P3_16__PORT 15u
#define P3_16__PRT CYREG_PRT15_PRT
#define P3_16__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define P3_16__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define P3_16__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define P3_16__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define P3_16__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define P3_16__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define P3_16__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define P3_16__PS CYREG_PRT15_PS
#define P3_16__SHIFT 3
#define P3_16__SLW CYREG_PRT15_SLW

/* P4_10 */
#define P4_10__0__INTTYPE CYREG_PICU0_INTTYPE3
#define P4_10__0__MASK 0x08u
#define P4_10__0__PC CYREG_PRT0_PC3
#define P4_10__0__PORT 0u
#define P4_10__0__SHIFT 3
#define P4_10__AG CYREG_PRT0_AG
#define P4_10__AMUX CYREG_PRT0_AMUX
#define P4_10__BIE CYREG_PRT0_BIE
#define P4_10__BIT_MASK CYREG_PRT0_BIT_MASK
#define P4_10__BYP CYREG_PRT0_BYP
#define P4_10__CTL CYREG_PRT0_CTL
#define P4_10__DM0 CYREG_PRT0_DM0
#define P4_10__DM1 CYREG_PRT0_DM1
#define P4_10__DM2 CYREG_PRT0_DM2
#define P4_10__DR CYREG_PRT0_DR
#define P4_10__INP_DIS CYREG_PRT0_INP_DIS
#define P4_10__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P4_10__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P4_10__LCD_EN CYREG_PRT0_LCD_EN
#define P4_10__MASK 0x08u
#define P4_10__PORT 0u
#define P4_10__PRT CYREG_PRT0_PRT
#define P4_10__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P4_10__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P4_10__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P4_10__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P4_10__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P4_10__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P4_10__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P4_10__PS CYREG_PRT0_PS
#define P4_10__SHIFT 3
#define P4_10__SLW CYREG_PRT0_SLW

/* P4_11 */
#define P4_11__0__INTTYPE CYREG_PICU0_INTTYPE4
#define P4_11__0__MASK 0x10u
#define P4_11__0__PC CYREG_PRT0_PC4
#define P4_11__0__PORT 0u
#define P4_11__0__SHIFT 4
#define P4_11__AG CYREG_PRT0_AG
#define P4_11__AMUX CYREG_PRT0_AMUX
#define P4_11__BIE CYREG_PRT0_BIE
#define P4_11__BIT_MASK CYREG_PRT0_BIT_MASK
#define P4_11__BYP CYREG_PRT0_BYP
#define P4_11__CTL CYREG_PRT0_CTL
#define P4_11__DM0 CYREG_PRT0_DM0
#define P4_11__DM1 CYREG_PRT0_DM1
#define P4_11__DM2 CYREG_PRT0_DM2
#define P4_11__DR CYREG_PRT0_DR
#define P4_11__INP_DIS CYREG_PRT0_INP_DIS
#define P4_11__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P4_11__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P4_11__LCD_EN CYREG_PRT0_LCD_EN
#define P4_11__MASK 0x10u
#define P4_11__PORT 0u
#define P4_11__PRT CYREG_PRT0_PRT
#define P4_11__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P4_11__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P4_11__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P4_11__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P4_11__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P4_11__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P4_11__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P4_11__PS CYREG_PRT0_PS
#define P4_11__SHIFT 4
#define P4_11__SLW CYREG_PRT0_SLW

/* P4_12 */
#define P4_12__0__INTTYPE CYREG_PICU0_INTTYPE5
#define P4_12__0__MASK 0x20u
#define P4_12__0__PC CYREG_PRT0_PC5
#define P4_12__0__PORT 0u
#define P4_12__0__SHIFT 5
#define P4_12__AG CYREG_PRT0_AG
#define P4_12__AMUX CYREG_PRT0_AMUX
#define P4_12__BIE CYREG_PRT0_BIE
#define P4_12__BIT_MASK CYREG_PRT0_BIT_MASK
#define P4_12__BYP CYREG_PRT0_BYP
#define P4_12__CTL CYREG_PRT0_CTL
#define P4_12__DM0 CYREG_PRT0_DM0
#define P4_12__DM1 CYREG_PRT0_DM1
#define P4_12__DM2 CYREG_PRT0_DM2
#define P4_12__DR CYREG_PRT0_DR
#define P4_12__INP_DIS CYREG_PRT0_INP_DIS
#define P4_12__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P4_12__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P4_12__LCD_EN CYREG_PRT0_LCD_EN
#define P4_12__MASK 0x20u
#define P4_12__PORT 0u
#define P4_12__PRT CYREG_PRT0_PRT
#define P4_12__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P4_12__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P4_12__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P4_12__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P4_12__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P4_12__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P4_12__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P4_12__PS CYREG_PRT0_PS
#define P4_12__SHIFT 5
#define P4_12__SLW CYREG_PRT0_SLW

/* P4_13 */
#define P4_13__0__INTTYPE CYREG_PICU0_INTTYPE6
#define P4_13__0__MASK 0x40u
#define P4_13__0__PC CYREG_PRT0_PC6
#define P4_13__0__PORT 0u
#define P4_13__0__SHIFT 6
#define P4_13__AG CYREG_PRT0_AG
#define P4_13__AMUX CYREG_PRT0_AMUX
#define P4_13__BIE CYREG_PRT0_BIE
#define P4_13__BIT_MASK CYREG_PRT0_BIT_MASK
#define P4_13__BYP CYREG_PRT0_BYP
#define P4_13__CTL CYREG_PRT0_CTL
#define P4_13__DM0 CYREG_PRT0_DM0
#define P4_13__DM1 CYREG_PRT0_DM1
#define P4_13__DM2 CYREG_PRT0_DM2
#define P4_13__DR CYREG_PRT0_DR
#define P4_13__INP_DIS CYREG_PRT0_INP_DIS
#define P4_13__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P4_13__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P4_13__LCD_EN CYREG_PRT0_LCD_EN
#define P4_13__MASK 0x40u
#define P4_13__PORT 0u
#define P4_13__PRT CYREG_PRT0_PRT
#define P4_13__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P4_13__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P4_13__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P4_13__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P4_13__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P4_13__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P4_13__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P4_13__PS CYREG_PRT0_PS
#define P4_13__SHIFT 6
#define P4_13__SLW CYREG_PRT0_SLW

/* P4_14 */
#define P4_14__0__INTTYPE CYREG_PICU0_INTTYPE7
#define P4_14__0__MASK 0x80u
#define P4_14__0__PC CYREG_PRT0_PC7
#define P4_14__0__PORT 0u
#define P4_14__0__SHIFT 7
#define P4_14__AG CYREG_PRT0_AG
#define P4_14__AMUX CYREG_PRT0_AMUX
#define P4_14__BIE CYREG_PRT0_BIE
#define P4_14__BIT_MASK CYREG_PRT0_BIT_MASK
#define P4_14__BYP CYREG_PRT0_BYP
#define P4_14__CTL CYREG_PRT0_CTL
#define P4_14__DM0 CYREG_PRT0_DM0
#define P4_14__DM1 CYREG_PRT0_DM1
#define P4_14__DM2 CYREG_PRT0_DM2
#define P4_14__DR CYREG_PRT0_DR
#define P4_14__INP_DIS CYREG_PRT0_INP_DIS
#define P4_14__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define P4_14__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define P4_14__LCD_EN CYREG_PRT0_LCD_EN
#define P4_14__MASK 0x80u
#define P4_14__PORT 0u
#define P4_14__PRT CYREG_PRT0_PRT
#define P4_14__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define P4_14__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define P4_14__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define P4_14__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define P4_14__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define P4_14__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define P4_14__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define P4_14__PS CYREG_PRT0_PS
#define P4_14__SHIFT 7
#define P4_14__SLW CYREG_PRT0_SLW

/* P4_15 */
#define P4_15__0__INTTYPE CYREG_PICU4_INTTYPE2
#define P4_15__0__MASK 0x04u
#define P4_15__0__PC CYREG_PRT4_PC2
#define P4_15__0__PORT 4u
#define P4_15__0__SHIFT 2
#define P4_15__AG CYREG_PRT4_AG
#define P4_15__AMUX CYREG_PRT4_AMUX
#define P4_15__BIE CYREG_PRT4_BIE
#define P4_15__BIT_MASK CYREG_PRT4_BIT_MASK
#define P4_15__BYP CYREG_PRT4_BYP
#define P4_15__CTL CYREG_PRT4_CTL
#define P4_15__DM0 CYREG_PRT4_DM0
#define P4_15__DM1 CYREG_PRT4_DM1
#define P4_15__DM2 CYREG_PRT4_DM2
#define P4_15__DR CYREG_PRT4_DR
#define P4_15__INP_DIS CYREG_PRT4_INP_DIS
#define P4_15__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define P4_15__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define P4_15__LCD_EN CYREG_PRT4_LCD_EN
#define P4_15__MASK 0x04u
#define P4_15__PORT 4u
#define P4_15__PRT CYREG_PRT4_PRT
#define P4_15__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define P4_15__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define P4_15__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define P4_15__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define P4_15__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define P4_15__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define P4_15__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define P4_15__PS CYREG_PRT4_PS
#define P4_15__SHIFT 2
#define P4_15__SLW CYREG_PRT4_SLW

/* P4_16 */
#define P4_16__0__INTTYPE CYREG_PICU4_INTTYPE3
#define P4_16__0__MASK 0x08u
#define P4_16__0__PC CYREG_PRT4_PC3
#define P4_16__0__PORT 4u
#define P4_16__0__SHIFT 3
#define P4_16__AG CYREG_PRT4_AG
#define P4_16__AMUX CYREG_PRT4_AMUX
#define P4_16__BIE CYREG_PRT4_BIE
#define P4_16__BIT_MASK CYREG_PRT4_BIT_MASK
#define P4_16__BYP CYREG_PRT4_BYP
#define P4_16__CTL CYREG_PRT4_CTL
#define P4_16__DM0 CYREG_PRT4_DM0
#define P4_16__DM1 CYREG_PRT4_DM1
#define P4_16__DM2 CYREG_PRT4_DM2
#define P4_16__DR CYREG_PRT4_DR
#define P4_16__INP_DIS CYREG_PRT4_INP_DIS
#define P4_16__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define P4_16__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define P4_16__LCD_EN CYREG_PRT4_LCD_EN
#define P4_16__MASK 0x08u
#define P4_16__PORT 4u
#define P4_16__PRT CYREG_PRT4_PRT
#define P4_16__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define P4_16__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define P4_16__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define P4_16__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define P4_16__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define P4_16__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define P4_16__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define P4_16__PS CYREG_PRT4_PS
#define P4_16__SHIFT 3
#define P4_16__SLW CYREG_PRT4_SLW

/* P4_17 */
#define P4_17__0__INTTYPE CYREG_PICU4_INTTYPE4
#define P4_17__0__MASK 0x10u
#define P4_17__0__PC CYREG_PRT4_PC4
#define P4_17__0__PORT 4u
#define P4_17__0__SHIFT 4
#define P4_17__AG CYREG_PRT4_AG
#define P4_17__AMUX CYREG_PRT4_AMUX
#define P4_17__BIE CYREG_PRT4_BIE
#define P4_17__BIT_MASK CYREG_PRT4_BIT_MASK
#define P4_17__BYP CYREG_PRT4_BYP
#define P4_17__CTL CYREG_PRT4_CTL
#define P4_17__DM0 CYREG_PRT4_DM0
#define P4_17__DM1 CYREG_PRT4_DM1
#define P4_17__DM2 CYREG_PRT4_DM2
#define P4_17__DR CYREG_PRT4_DR
#define P4_17__INP_DIS CYREG_PRT4_INP_DIS
#define P4_17__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define P4_17__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define P4_17__LCD_EN CYREG_PRT4_LCD_EN
#define P4_17__MASK 0x10u
#define P4_17__PORT 4u
#define P4_17__PRT CYREG_PRT4_PRT
#define P4_17__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define P4_17__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define P4_17__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define P4_17__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define P4_17__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define P4_17__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define P4_17__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define P4_17__PS CYREG_PRT4_PS
#define P4_17__SHIFT 4
#define P4_17__SLW CYREG_PRT4_SLW

/* P4_18 */
#define P4_18__0__INTTYPE CYREG_PICU4_INTTYPE5
#define P4_18__0__MASK 0x20u
#define P4_18__0__PC CYREG_PRT4_PC5
#define P4_18__0__PORT 4u
#define P4_18__0__SHIFT 5
#define P4_18__AG CYREG_PRT4_AG
#define P4_18__AMUX CYREG_PRT4_AMUX
#define P4_18__BIE CYREG_PRT4_BIE
#define P4_18__BIT_MASK CYREG_PRT4_BIT_MASK
#define P4_18__BYP CYREG_PRT4_BYP
#define P4_18__CTL CYREG_PRT4_CTL
#define P4_18__DM0 CYREG_PRT4_DM0
#define P4_18__DM1 CYREG_PRT4_DM1
#define P4_18__DM2 CYREG_PRT4_DM2
#define P4_18__DR CYREG_PRT4_DR
#define P4_18__INP_DIS CYREG_PRT4_INP_DIS
#define P4_18__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define P4_18__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define P4_18__LCD_EN CYREG_PRT4_LCD_EN
#define P4_18__MASK 0x20u
#define P4_18__PORT 4u
#define P4_18__PRT CYREG_PRT4_PRT
#define P4_18__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define P4_18__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define P4_18__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define P4_18__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define P4_18__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define P4_18__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define P4_18__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define P4_18__PS CYREG_PRT4_PS
#define P4_18__SHIFT 5
#define P4_18__SLW CYREG_PRT4_SLW

/* PWM_1_PWMUDB */
#define PWM_1_PWMUDB_genblk7_dbctrlreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk7_dbctrlreg__0__POS 0
#define PWM_1_PWMUDB_genblk7_dbctrlreg__1__MASK 0x02u
#define PWM_1_PWMUDB_genblk7_dbctrlreg__1__POS 1
#define PWM_1_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define PWM_1_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define PWM_1_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define PWM_1_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define PWM_1_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define PWM_1_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define PWM_1_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define PWM_1_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define PWM_1_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define PWM_1_PWMUDB_genblk7_dbctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define PWM_1_PWMUDB_genblk7_dbctrlreg__CONTROL_REG CYREG_B1_UDB10_CTL
#define PWM_1_PWMUDB_genblk7_dbctrlreg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define PWM_1_PWMUDB_genblk7_dbctrlreg__COUNT_REG CYREG_B1_UDB10_CTL
#define PWM_1_PWMUDB_genblk7_dbctrlreg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define PWM_1_PWMUDB_genblk7_dbctrlreg__MASK 0x03u
#define PWM_1_PWMUDB_genblk7_dbctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_1_PWMUDB_genblk7_dbctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_1_PWMUDB_genblk7_dbctrlreg__PERIOD_REG CYREG_B1_UDB10_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_1_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_1_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_1_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB11_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB11_ST
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB08_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB08_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB08_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB08_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB08_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB08_F1

/* LED5_4 */
#define LED5_4__0__INTTYPE CYREG_PICU5_INTTYPE4
#define LED5_4__0__MASK 0x10u
#define LED5_4__0__PC CYREG_PRT5_PC4
#define LED5_4__0__PORT 5u
#define LED5_4__0__SHIFT 4
#define LED5_4__AG CYREG_PRT5_AG
#define LED5_4__AMUX CYREG_PRT5_AMUX
#define LED5_4__BIE CYREG_PRT5_BIE
#define LED5_4__BIT_MASK CYREG_PRT5_BIT_MASK
#define LED5_4__BYP CYREG_PRT5_BYP
#define LED5_4__CTL CYREG_PRT5_CTL
#define LED5_4__DM0 CYREG_PRT5_DM0
#define LED5_4__DM1 CYREG_PRT5_DM1
#define LED5_4__DM2 CYREG_PRT5_DM2
#define LED5_4__DR CYREG_PRT5_DR
#define LED5_4__INP_DIS CYREG_PRT5_INP_DIS
#define LED5_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define LED5_4__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LED5_4__LCD_EN CYREG_PRT5_LCD_EN
#define LED5_4__MASK 0x10u
#define LED5_4__PORT 5u
#define LED5_4__PRT CYREG_PRT5_PRT
#define LED5_4__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LED5_4__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LED5_4__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LED5_4__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LED5_4__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LED5_4__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LED5_4__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LED5_4__PS CYREG_PRT5_PS
#define LED5_4__SHIFT 4
#define LED5_4__SLW CYREG_PRT5_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* RP_GPIO_5 */
#define RP_GPIO_5__0__INTTYPE CYREG_PICU5_INTTYPE6
#define RP_GPIO_5__0__MASK 0x40u
#define RP_GPIO_5__0__PC CYREG_PRT5_PC6
#define RP_GPIO_5__0__PORT 5u
#define RP_GPIO_5__0__SHIFT 6
#define RP_GPIO_5__AG CYREG_PRT5_AG
#define RP_GPIO_5__AMUX CYREG_PRT5_AMUX
#define RP_GPIO_5__BIE CYREG_PRT5_BIE
#define RP_GPIO_5__BIT_MASK CYREG_PRT5_BIT_MASK
#define RP_GPIO_5__BYP CYREG_PRT5_BYP
#define RP_GPIO_5__CTL CYREG_PRT5_CTL
#define RP_GPIO_5__DM0 CYREG_PRT5_DM0
#define RP_GPIO_5__DM1 CYREG_PRT5_DM1
#define RP_GPIO_5__DM2 CYREG_PRT5_DM2
#define RP_GPIO_5__DR CYREG_PRT5_DR
#define RP_GPIO_5__INP_DIS CYREG_PRT5_INP_DIS
#define RP_GPIO_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define RP_GPIO_5__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define RP_GPIO_5__LCD_EN CYREG_PRT5_LCD_EN
#define RP_GPIO_5__MASK 0x40u
#define RP_GPIO_5__PORT 5u
#define RP_GPIO_5__PRT CYREG_PRT5_PRT
#define RP_GPIO_5__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define RP_GPIO_5__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define RP_GPIO_5__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define RP_GPIO_5__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define RP_GPIO_5__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define RP_GPIO_5__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define RP_GPIO_5__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define RP_GPIO_5__PS CYREG_PRT5_PS
#define RP_GPIO_5__SHIFT 6
#define RP_GPIO_5__SLW CYREG_PRT5_SLW

/* RP_GPIO_6 */
#define RP_GPIO_6__0__INTTYPE CYREG_PICU2_INTTYPE7
#define RP_GPIO_6__0__MASK 0x80u
#define RP_GPIO_6__0__PC CYREG_PRT2_PC7
#define RP_GPIO_6__0__PORT 2u
#define RP_GPIO_6__0__SHIFT 7
#define RP_GPIO_6__AG CYREG_PRT2_AG
#define RP_GPIO_6__AMUX CYREG_PRT2_AMUX
#define RP_GPIO_6__BIE CYREG_PRT2_BIE
#define RP_GPIO_6__BIT_MASK CYREG_PRT2_BIT_MASK
#define RP_GPIO_6__BYP CYREG_PRT2_BYP
#define RP_GPIO_6__CTL CYREG_PRT2_CTL
#define RP_GPIO_6__DM0 CYREG_PRT2_DM0
#define RP_GPIO_6__DM1 CYREG_PRT2_DM1
#define RP_GPIO_6__DM2 CYREG_PRT2_DM2
#define RP_GPIO_6__DR CYREG_PRT2_DR
#define RP_GPIO_6__INP_DIS CYREG_PRT2_INP_DIS
#define RP_GPIO_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RP_GPIO_6__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RP_GPIO_6__LCD_EN CYREG_PRT2_LCD_EN
#define RP_GPIO_6__MASK 0x80u
#define RP_GPIO_6__PORT 2u
#define RP_GPIO_6__PRT CYREG_PRT2_PRT
#define RP_GPIO_6__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RP_GPIO_6__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RP_GPIO_6__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RP_GPIO_6__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RP_GPIO_6__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RP_GPIO_6__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RP_GPIO_6__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RP_GPIO_6__PS CYREG_PRT2_PS
#define RP_GPIO_6__SHIFT 7
#define RP_GPIO_6__SLW CYREG_PRT2_SLW

/* RP_GPIO_12 */
#define RP_GPIO_12__0__INTTYPE CYREG_PICU2_INTTYPE6
#define RP_GPIO_12__0__MASK 0x40u
#define RP_GPIO_12__0__PC CYREG_PRT2_PC6
#define RP_GPIO_12__0__PORT 2u
#define RP_GPIO_12__0__SHIFT 6
#define RP_GPIO_12__AG CYREG_PRT2_AG
#define RP_GPIO_12__AMUX CYREG_PRT2_AMUX
#define RP_GPIO_12__BIE CYREG_PRT2_BIE
#define RP_GPIO_12__BIT_MASK CYREG_PRT2_BIT_MASK
#define RP_GPIO_12__BYP CYREG_PRT2_BYP
#define RP_GPIO_12__CTL CYREG_PRT2_CTL
#define RP_GPIO_12__DM0 CYREG_PRT2_DM0
#define RP_GPIO_12__DM1 CYREG_PRT2_DM1
#define RP_GPIO_12__DM2 CYREG_PRT2_DM2
#define RP_GPIO_12__DR CYREG_PRT2_DR
#define RP_GPIO_12__INP_DIS CYREG_PRT2_INP_DIS
#define RP_GPIO_12__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RP_GPIO_12__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RP_GPIO_12__LCD_EN CYREG_PRT2_LCD_EN
#define RP_GPIO_12__MASK 0x40u
#define RP_GPIO_12__PORT 2u
#define RP_GPIO_12__PRT CYREG_PRT2_PRT
#define RP_GPIO_12__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RP_GPIO_12__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RP_GPIO_12__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RP_GPIO_12__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RP_GPIO_12__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RP_GPIO_12__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RP_GPIO_12__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RP_GPIO_12__PS CYREG_PRT2_PS
#define RP_GPIO_12__SHIFT 6
#define RP_GPIO_12__SLW CYREG_PRT2_SLW

/* RP_GPIO_13 */
#define RP_GPIO_13__0__INTTYPE CYREG_PICU2_INTTYPE5
#define RP_GPIO_13__0__MASK 0x20u
#define RP_GPIO_13__0__PC CYREG_PRT2_PC5
#define RP_GPIO_13__0__PORT 2u
#define RP_GPIO_13__0__SHIFT 5
#define RP_GPIO_13__AG CYREG_PRT2_AG
#define RP_GPIO_13__AMUX CYREG_PRT2_AMUX
#define RP_GPIO_13__BIE CYREG_PRT2_BIE
#define RP_GPIO_13__BIT_MASK CYREG_PRT2_BIT_MASK
#define RP_GPIO_13__BYP CYREG_PRT2_BYP
#define RP_GPIO_13__CTL CYREG_PRT2_CTL
#define RP_GPIO_13__DM0 CYREG_PRT2_DM0
#define RP_GPIO_13__DM1 CYREG_PRT2_DM1
#define RP_GPIO_13__DM2 CYREG_PRT2_DM2
#define RP_GPIO_13__DR CYREG_PRT2_DR
#define RP_GPIO_13__INP_DIS CYREG_PRT2_INP_DIS
#define RP_GPIO_13__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RP_GPIO_13__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RP_GPIO_13__LCD_EN CYREG_PRT2_LCD_EN
#define RP_GPIO_13__MASK 0x20u
#define RP_GPIO_13__PORT 2u
#define RP_GPIO_13__PRT CYREG_PRT2_PRT
#define RP_GPIO_13__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RP_GPIO_13__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RP_GPIO_13__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RP_GPIO_13__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RP_GPIO_13__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RP_GPIO_13__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RP_GPIO_13__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RP_GPIO_13__PS CYREG_PRT2_PS
#define RP_GPIO_13__SHIFT 5
#define RP_GPIO_13__SLW CYREG_PRT2_SLW

/* RP_GPIO_16 */
#define RP_GPIO_16__0__INTTYPE CYREG_PICU2_INTTYPE4
#define RP_GPIO_16__0__MASK 0x10u
#define RP_GPIO_16__0__PC CYREG_PRT2_PC4
#define RP_GPIO_16__0__PORT 2u
#define RP_GPIO_16__0__SHIFT 4
#define RP_GPIO_16__AG CYREG_PRT2_AG
#define RP_GPIO_16__AMUX CYREG_PRT2_AMUX
#define RP_GPIO_16__BIE CYREG_PRT2_BIE
#define RP_GPIO_16__BIT_MASK CYREG_PRT2_BIT_MASK
#define RP_GPIO_16__BYP CYREG_PRT2_BYP
#define RP_GPIO_16__CTL CYREG_PRT2_CTL
#define RP_GPIO_16__DM0 CYREG_PRT2_DM0
#define RP_GPIO_16__DM1 CYREG_PRT2_DM1
#define RP_GPIO_16__DM2 CYREG_PRT2_DM2
#define RP_GPIO_16__DR CYREG_PRT2_DR
#define RP_GPIO_16__INP_DIS CYREG_PRT2_INP_DIS
#define RP_GPIO_16__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RP_GPIO_16__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RP_GPIO_16__LCD_EN CYREG_PRT2_LCD_EN
#define RP_GPIO_16__MASK 0x10u
#define RP_GPIO_16__PORT 2u
#define RP_GPIO_16__PRT CYREG_PRT2_PRT
#define RP_GPIO_16__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RP_GPIO_16__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RP_GPIO_16__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RP_GPIO_16__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RP_GPIO_16__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RP_GPIO_16__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RP_GPIO_16__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RP_GPIO_16__PS CYREG_PRT2_PS
#define RP_GPIO_16__SHIFT 4
#define RP_GPIO_16__SLW CYREG_PRT2_SLW

/* RP_GPIO_17 */
#define RP_GPIO_17__0__INTTYPE CYREG_PICU1_INTTYPE7
#define RP_GPIO_17__0__MASK 0x80u
#define RP_GPIO_17__0__PC CYREG_PRT1_PC7
#define RP_GPIO_17__0__PORT 1u
#define RP_GPIO_17__0__SHIFT 7
#define RP_GPIO_17__AG CYREG_PRT1_AG
#define RP_GPIO_17__AMUX CYREG_PRT1_AMUX
#define RP_GPIO_17__BIE CYREG_PRT1_BIE
#define RP_GPIO_17__BIT_MASK CYREG_PRT1_BIT_MASK
#define RP_GPIO_17__BYP CYREG_PRT1_BYP
#define RP_GPIO_17__CTL CYREG_PRT1_CTL
#define RP_GPIO_17__DM0 CYREG_PRT1_DM0
#define RP_GPIO_17__DM1 CYREG_PRT1_DM1
#define RP_GPIO_17__DM2 CYREG_PRT1_DM2
#define RP_GPIO_17__DR CYREG_PRT1_DR
#define RP_GPIO_17__INP_DIS CYREG_PRT1_INP_DIS
#define RP_GPIO_17__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define RP_GPIO_17__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define RP_GPIO_17__LCD_EN CYREG_PRT1_LCD_EN
#define RP_GPIO_17__MASK 0x80u
#define RP_GPIO_17__PORT 1u
#define RP_GPIO_17__PRT CYREG_PRT1_PRT
#define RP_GPIO_17__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define RP_GPIO_17__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define RP_GPIO_17__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define RP_GPIO_17__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define RP_GPIO_17__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define RP_GPIO_17__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define RP_GPIO_17__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define RP_GPIO_17__PS CYREG_PRT1_PS
#define RP_GPIO_17__SHIFT 7
#define RP_GPIO_17__SLW CYREG_PRT1_SLW

/* RP_GPIO_18 */
#define RP_GPIO_18__0__INTTYPE CYREG_PICU1_INTTYPE6
#define RP_GPIO_18__0__MASK 0x40u
#define RP_GPIO_18__0__PC CYREG_PRT1_PC6
#define RP_GPIO_18__0__PORT 1u
#define RP_GPIO_18__0__SHIFT 6
#define RP_GPIO_18__AG CYREG_PRT1_AG
#define RP_GPIO_18__AMUX CYREG_PRT1_AMUX
#define RP_GPIO_18__BIE CYREG_PRT1_BIE
#define RP_GPIO_18__BIT_MASK CYREG_PRT1_BIT_MASK
#define RP_GPIO_18__BYP CYREG_PRT1_BYP
#define RP_GPIO_18__CTL CYREG_PRT1_CTL
#define RP_GPIO_18__DM0 CYREG_PRT1_DM0
#define RP_GPIO_18__DM1 CYREG_PRT1_DM1
#define RP_GPIO_18__DM2 CYREG_PRT1_DM2
#define RP_GPIO_18__DR CYREG_PRT1_DR
#define RP_GPIO_18__INP_DIS CYREG_PRT1_INP_DIS
#define RP_GPIO_18__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define RP_GPIO_18__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define RP_GPIO_18__LCD_EN CYREG_PRT1_LCD_EN
#define RP_GPIO_18__MASK 0x40u
#define RP_GPIO_18__PORT 1u
#define RP_GPIO_18__PRT CYREG_PRT1_PRT
#define RP_GPIO_18__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define RP_GPIO_18__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define RP_GPIO_18__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define RP_GPIO_18__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define RP_GPIO_18__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define RP_GPIO_18__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define RP_GPIO_18__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define RP_GPIO_18__PS CYREG_PRT1_PS
#define RP_GPIO_18__SHIFT 6
#define RP_GPIO_18__SLW CYREG_PRT1_SLW

/* RP_GPIO_19 */
#define RP_GPIO_19__0__INTTYPE CYREG_PICU2_INTTYPE3
#define RP_GPIO_19__0__MASK 0x08u
#define RP_GPIO_19__0__PC CYREG_PRT2_PC3
#define RP_GPIO_19__0__PORT 2u
#define RP_GPIO_19__0__SHIFT 3
#define RP_GPIO_19__AG CYREG_PRT2_AG
#define RP_GPIO_19__AMUX CYREG_PRT2_AMUX
#define RP_GPIO_19__BIE CYREG_PRT2_BIE
#define RP_GPIO_19__BIT_MASK CYREG_PRT2_BIT_MASK
#define RP_GPIO_19__BYP CYREG_PRT2_BYP
#define RP_GPIO_19__CTL CYREG_PRT2_CTL
#define RP_GPIO_19__DM0 CYREG_PRT2_DM0
#define RP_GPIO_19__DM1 CYREG_PRT2_DM1
#define RP_GPIO_19__DM2 CYREG_PRT2_DM2
#define RP_GPIO_19__DR CYREG_PRT2_DR
#define RP_GPIO_19__INP_DIS CYREG_PRT2_INP_DIS
#define RP_GPIO_19__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RP_GPIO_19__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RP_GPIO_19__LCD_EN CYREG_PRT2_LCD_EN
#define RP_GPIO_19__MASK 0x08u
#define RP_GPIO_19__PORT 2u
#define RP_GPIO_19__PRT CYREG_PRT2_PRT
#define RP_GPIO_19__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RP_GPIO_19__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RP_GPIO_19__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RP_GPIO_19__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RP_GPIO_19__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RP_GPIO_19__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RP_GPIO_19__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RP_GPIO_19__PS CYREG_PRT2_PS
#define RP_GPIO_19__SHIFT 3
#define RP_GPIO_19__SLW CYREG_PRT2_SLW

/* RP_GPIO_20 */
#define RP_GPIO_20__0__INTTYPE CYREG_PICU2_INTTYPE2
#define RP_GPIO_20__0__MASK 0x04u
#define RP_GPIO_20__0__PC CYREG_PRT2_PC2
#define RP_GPIO_20__0__PORT 2u
#define RP_GPIO_20__0__SHIFT 2
#define RP_GPIO_20__AG CYREG_PRT2_AG
#define RP_GPIO_20__AMUX CYREG_PRT2_AMUX
#define RP_GPIO_20__BIE CYREG_PRT2_BIE
#define RP_GPIO_20__BIT_MASK CYREG_PRT2_BIT_MASK
#define RP_GPIO_20__BYP CYREG_PRT2_BYP
#define RP_GPIO_20__CTL CYREG_PRT2_CTL
#define RP_GPIO_20__DM0 CYREG_PRT2_DM0
#define RP_GPIO_20__DM1 CYREG_PRT2_DM1
#define RP_GPIO_20__DM2 CYREG_PRT2_DM2
#define RP_GPIO_20__DR CYREG_PRT2_DR
#define RP_GPIO_20__INP_DIS CYREG_PRT2_INP_DIS
#define RP_GPIO_20__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RP_GPIO_20__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RP_GPIO_20__LCD_EN CYREG_PRT2_LCD_EN
#define RP_GPIO_20__MASK 0x04u
#define RP_GPIO_20__PORT 2u
#define RP_GPIO_20__PRT CYREG_PRT2_PRT
#define RP_GPIO_20__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RP_GPIO_20__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RP_GPIO_20__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RP_GPIO_20__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RP_GPIO_20__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RP_GPIO_20__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RP_GPIO_20__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RP_GPIO_20__PS CYREG_PRT2_PS
#define RP_GPIO_20__SHIFT 2
#define RP_GPIO_20__SLW CYREG_PRT2_SLW

/* RP_GPIO_21 */
#define RP_GPIO_21__0__INTTYPE CYREG_PICU2_INTTYPE0
#define RP_GPIO_21__0__MASK 0x01u
#define RP_GPIO_21__0__PC CYREG_PRT2_PC0
#define RP_GPIO_21__0__PORT 2u
#define RP_GPIO_21__0__SHIFT 0
#define RP_GPIO_21__AG CYREG_PRT2_AG
#define RP_GPIO_21__AMUX CYREG_PRT2_AMUX
#define RP_GPIO_21__BIE CYREG_PRT2_BIE
#define RP_GPIO_21__BIT_MASK CYREG_PRT2_BIT_MASK
#define RP_GPIO_21__BYP CYREG_PRT2_BYP
#define RP_GPIO_21__CTL CYREG_PRT2_CTL
#define RP_GPIO_21__DM0 CYREG_PRT2_DM0
#define RP_GPIO_21__DM1 CYREG_PRT2_DM1
#define RP_GPIO_21__DM2 CYREG_PRT2_DM2
#define RP_GPIO_21__DR CYREG_PRT2_DR
#define RP_GPIO_21__INP_DIS CYREG_PRT2_INP_DIS
#define RP_GPIO_21__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RP_GPIO_21__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RP_GPIO_21__LCD_EN CYREG_PRT2_LCD_EN
#define RP_GPIO_21__MASK 0x01u
#define RP_GPIO_21__PORT 2u
#define RP_GPIO_21__PRT CYREG_PRT2_PRT
#define RP_GPIO_21__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RP_GPIO_21__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RP_GPIO_21__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RP_GPIO_21__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RP_GPIO_21__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RP_GPIO_21__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RP_GPIO_21__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RP_GPIO_21__PS CYREG_PRT2_PS
#define RP_GPIO_21__SHIFT 0
#define RP_GPIO_21__SLW CYREG_PRT2_SLW

/* RP_GPIO_22 */
#define RP_GPIO_22__0__INTTYPE CYREG_PICU5_INTTYPE3
#define RP_GPIO_22__0__MASK 0x08u
#define RP_GPIO_22__0__PC CYREG_PRT5_PC3
#define RP_GPIO_22__0__PORT 5u
#define RP_GPIO_22__0__SHIFT 3
#define RP_GPIO_22__AG CYREG_PRT5_AG
#define RP_GPIO_22__AMUX CYREG_PRT5_AMUX
#define RP_GPIO_22__BIE CYREG_PRT5_BIE
#define RP_GPIO_22__BIT_MASK CYREG_PRT5_BIT_MASK
#define RP_GPIO_22__BYP CYREG_PRT5_BYP
#define RP_GPIO_22__CTL CYREG_PRT5_CTL
#define RP_GPIO_22__DM0 CYREG_PRT5_DM0
#define RP_GPIO_22__DM1 CYREG_PRT5_DM1
#define RP_GPIO_22__DM2 CYREG_PRT5_DM2
#define RP_GPIO_22__DR CYREG_PRT5_DR
#define RP_GPIO_22__INP_DIS CYREG_PRT5_INP_DIS
#define RP_GPIO_22__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define RP_GPIO_22__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define RP_GPIO_22__LCD_EN CYREG_PRT5_LCD_EN
#define RP_GPIO_22__MASK 0x08u
#define RP_GPIO_22__PORT 5u
#define RP_GPIO_22__PRT CYREG_PRT5_PRT
#define RP_GPIO_22__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define RP_GPIO_22__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define RP_GPIO_22__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define RP_GPIO_22__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define RP_GPIO_22__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define RP_GPIO_22__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define RP_GPIO_22__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define RP_GPIO_22__PS CYREG_PRT5_PS
#define RP_GPIO_22__SHIFT 3
#define RP_GPIO_22__SLW CYREG_PRT5_SLW

/* RP_GPIO_23 */
#define RP_GPIO_23__0__INTTYPE CYREG_PICU5_INTTYPE2
#define RP_GPIO_23__0__MASK 0x04u
#define RP_GPIO_23__0__PC CYREG_PRT5_PC2
#define RP_GPIO_23__0__PORT 5u
#define RP_GPIO_23__0__SHIFT 2
#define RP_GPIO_23__AG CYREG_PRT5_AG
#define RP_GPIO_23__AMUX CYREG_PRT5_AMUX
#define RP_GPIO_23__BIE CYREG_PRT5_BIE
#define RP_GPIO_23__BIT_MASK CYREG_PRT5_BIT_MASK
#define RP_GPIO_23__BYP CYREG_PRT5_BYP
#define RP_GPIO_23__CTL CYREG_PRT5_CTL
#define RP_GPIO_23__DM0 CYREG_PRT5_DM0
#define RP_GPIO_23__DM1 CYREG_PRT5_DM1
#define RP_GPIO_23__DM2 CYREG_PRT5_DM2
#define RP_GPIO_23__DR CYREG_PRT5_DR
#define RP_GPIO_23__INP_DIS CYREG_PRT5_INP_DIS
#define RP_GPIO_23__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define RP_GPIO_23__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define RP_GPIO_23__LCD_EN CYREG_PRT5_LCD_EN
#define RP_GPIO_23__MASK 0x04u
#define RP_GPIO_23__PORT 5u
#define RP_GPIO_23__PRT CYREG_PRT5_PRT
#define RP_GPIO_23__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define RP_GPIO_23__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define RP_GPIO_23__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define RP_GPIO_23__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define RP_GPIO_23__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define RP_GPIO_23__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define RP_GPIO_23__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define RP_GPIO_23__PS CYREG_PRT5_PS
#define RP_GPIO_23__SHIFT 2
#define RP_GPIO_23__SLW CYREG_PRT5_SLW

/* RP_GPIO_24 */
#define RP_GPIO_24__0__INTTYPE CYREG_PICU5_INTTYPE1
#define RP_GPIO_24__0__MASK 0x02u
#define RP_GPIO_24__0__PC CYREG_PRT5_PC1
#define RP_GPIO_24__0__PORT 5u
#define RP_GPIO_24__0__SHIFT 1
#define RP_GPIO_24__AG CYREG_PRT5_AG
#define RP_GPIO_24__AMUX CYREG_PRT5_AMUX
#define RP_GPIO_24__BIE CYREG_PRT5_BIE
#define RP_GPIO_24__BIT_MASK CYREG_PRT5_BIT_MASK
#define RP_GPIO_24__BYP CYREG_PRT5_BYP
#define RP_GPIO_24__CTL CYREG_PRT5_CTL
#define RP_GPIO_24__DM0 CYREG_PRT5_DM0
#define RP_GPIO_24__DM1 CYREG_PRT5_DM1
#define RP_GPIO_24__DM2 CYREG_PRT5_DM2
#define RP_GPIO_24__DR CYREG_PRT5_DR
#define RP_GPIO_24__INP_DIS CYREG_PRT5_INP_DIS
#define RP_GPIO_24__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define RP_GPIO_24__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define RP_GPIO_24__LCD_EN CYREG_PRT5_LCD_EN
#define RP_GPIO_24__MASK 0x02u
#define RP_GPIO_24__PORT 5u
#define RP_GPIO_24__PRT CYREG_PRT5_PRT
#define RP_GPIO_24__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define RP_GPIO_24__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define RP_GPIO_24__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define RP_GPIO_24__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define RP_GPIO_24__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define RP_GPIO_24__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define RP_GPIO_24__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define RP_GPIO_24__PS CYREG_PRT5_PS
#define RP_GPIO_24__SHIFT 1
#define RP_GPIO_24__SLW CYREG_PRT5_SLW

/* RP_GPIO_25 */
#define RP_GPIO_25__0__INTTYPE CYREG_PICU5_INTTYPE0
#define RP_GPIO_25__0__MASK 0x01u
#define RP_GPIO_25__0__PC CYREG_PRT5_PC0
#define RP_GPIO_25__0__PORT 5u
#define RP_GPIO_25__0__SHIFT 0
#define RP_GPIO_25__AG CYREG_PRT5_AG
#define RP_GPIO_25__AMUX CYREG_PRT5_AMUX
#define RP_GPIO_25__BIE CYREG_PRT5_BIE
#define RP_GPIO_25__BIT_MASK CYREG_PRT5_BIT_MASK
#define RP_GPIO_25__BYP CYREG_PRT5_BYP
#define RP_GPIO_25__CTL CYREG_PRT5_CTL
#define RP_GPIO_25__DM0 CYREG_PRT5_DM0
#define RP_GPIO_25__DM1 CYREG_PRT5_DM1
#define RP_GPIO_25__DM2 CYREG_PRT5_DM2
#define RP_GPIO_25__DR CYREG_PRT5_DR
#define RP_GPIO_25__INP_DIS CYREG_PRT5_INP_DIS
#define RP_GPIO_25__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define RP_GPIO_25__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define RP_GPIO_25__LCD_EN CYREG_PRT5_LCD_EN
#define RP_GPIO_25__MASK 0x01u
#define RP_GPIO_25__PORT 5u
#define RP_GPIO_25__PRT CYREG_PRT5_PRT
#define RP_GPIO_25__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define RP_GPIO_25__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define RP_GPIO_25__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define RP_GPIO_25__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define RP_GPIO_25__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define RP_GPIO_25__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define RP_GPIO_25__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define RP_GPIO_25__PS CYREG_PRT5_PS
#define RP_GPIO_25__SHIFT 0
#define RP_GPIO_25__SLW CYREG_PRT5_SLW

/* RP_GPIO_26 */
#define RP_GPIO_26__0__INTTYPE CYREG_PICU2_INTTYPE1
#define RP_GPIO_26__0__MASK 0x02u
#define RP_GPIO_26__0__PC CYREG_PRT2_PC1
#define RP_GPIO_26__0__PORT 2u
#define RP_GPIO_26__0__SHIFT 1
#define RP_GPIO_26__AG CYREG_PRT2_AG
#define RP_GPIO_26__AMUX CYREG_PRT2_AMUX
#define RP_GPIO_26__BIE CYREG_PRT2_BIE
#define RP_GPIO_26__BIT_MASK CYREG_PRT2_BIT_MASK
#define RP_GPIO_26__BYP CYREG_PRT2_BYP
#define RP_GPIO_26__CTL CYREG_PRT2_CTL
#define RP_GPIO_26__DM0 CYREG_PRT2_DM0
#define RP_GPIO_26__DM1 CYREG_PRT2_DM1
#define RP_GPIO_26__DM2 CYREG_PRT2_DM2
#define RP_GPIO_26__DR CYREG_PRT2_DR
#define RP_GPIO_26__INP_DIS CYREG_PRT2_INP_DIS
#define RP_GPIO_26__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RP_GPIO_26__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RP_GPIO_26__LCD_EN CYREG_PRT2_LCD_EN
#define RP_GPIO_26__MASK 0x02u
#define RP_GPIO_26__PORT 2u
#define RP_GPIO_26__PRT CYREG_PRT2_PRT
#define RP_GPIO_26__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RP_GPIO_26__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RP_GPIO_26__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RP_GPIO_26__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RP_GPIO_26__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RP_GPIO_26__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RP_GPIO_26__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RP_GPIO_26__PS CYREG_PRT2_PS
#define RP_GPIO_26__SHIFT 1
#define RP_GPIO_26__SLW CYREG_PRT2_SLW

/* RP_GPIO_27 */
#define RP_GPIO_27__0__INTTYPE CYREG_PICU1_INTTYPE5
#define RP_GPIO_27__0__MASK 0x20u
#define RP_GPIO_27__0__PC CYREG_PRT1_PC5
#define RP_GPIO_27__0__PORT 1u
#define RP_GPIO_27__0__SHIFT 5
#define RP_GPIO_27__AG CYREG_PRT1_AG
#define RP_GPIO_27__AMUX CYREG_PRT1_AMUX
#define RP_GPIO_27__BIE CYREG_PRT1_BIE
#define RP_GPIO_27__BIT_MASK CYREG_PRT1_BIT_MASK
#define RP_GPIO_27__BYP CYREG_PRT1_BYP
#define RP_GPIO_27__CTL CYREG_PRT1_CTL
#define RP_GPIO_27__DM0 CYREG_PRT1_DM0
#define RP_GPIO_27__DM1 CYREG_PRT1_DM1
#define RP_GPIO_27__DM2 CYREG_PRT1_DM2
#define RP_GPIO_27__DR CYREG_PRT1_DR
#define RP_GPIO_27__INP_DIS CYREG_PRT1_INP_DIS
#define RP_GPIO_27__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define RP_GPIO_27__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define RP_GPIO_27__LCD_EN CYREG_PRT1_LCD_EN
#define RP_GPIO_27__MASK 0x20u
#define RP_GPIO_27__PORT 1u
#define RP_GPIO_27__PRT CYREG_PRT1_PRT
#define RP_GPIO_27__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define RP_GPIO_27__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define RP_GPIO_27__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define RP_GPIO_27__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define RP_GPIO_27__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define RP_GPIO_27__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define RP_GPIO_27__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define RP_GPIO_27__PS CYREG_PRT1_PS
#define RP_GPIO_27__SHIFT 5
#define RP_GPIO_27__SLW CYREG_PRT1_SLW

/* Control_Reg_1 */
#define Control_Reg_1_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__0__POS 0
#define Control_Reg_1_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_1_Sync_ctrl_reg__1__POS 1
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define Control_Reg_1_Sync_ctrl_reg__2__MASK 0x04u
#define Control_Reg_1_Sync_ctrl_reg__2__POS 2
#define Control_Reg_1_Sync_ctrl_reg__3__MASK 0x08u
#define Control_Reg_1_Sync_ctrl_reg__3__POS 3
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB08_CTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB08_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__MASK 0x0Fu
#define Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB08_MSK

/* Control_Reg_2 */
#define Control_Reg_2_Sync_ctrl_reg__7__MASK 0x80u
#define Control_Reg_2_Sync_ctrl_reg__7__POS 7
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB11_CTL
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define Control_Reg_2_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB11_CTL
#define Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define Control_Reg_2_Sync_ctrl_reg__MASK 0x80u
#define Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Control_Reg_2_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB11_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "RPPSOC-PWM"
#define CY_VERSION "PSoC Creator  3.3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E133069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
