// Seed: 4116118702
module module_0 (
    output supply1 id_0,
    output tri id_1
);
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1
    , id_6,
    input supply0 id_2,
    output tri0 id_3,
    output supply1 id_4
);
  assign id_4 = ~id_0;
  module_0 modCall_1 (
      id_3,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  genvar id_6;
  wire id_7;
  wire id_8;
  module_2 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_1
  );
endmodule
