{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 06 11:27:17 2021 " "Info: Processing started: Sat Nov 06 11:27:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 74LS112 -c 74LS112 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 74LS112 -c 74LS112 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "74LS112.bdf" "" { Schematic "D:/桌面/Quartus项目/test6/同步二进制计数器/74LS112.bdf" { { 248 152 320 264 "CP" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP register register 74112:inst\|8 74112:inst6\|8 422.12 MHz Internal " "Info: Clock \"CP\" Internal fmax is restricted to 422.12 MHz between source register \"74112:inst\|8\" and destination register \"74112:inst6\|8\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.369 ns " "Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.860 ns + Longest register register " "Info: + Longest register to register delay is 0.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74112:inst\|8 1 REG LC_X52_Y9_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X52_Y9_N6; Fanout = 4; REG Node = '74112:inst\|8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74112:inst|8 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.458 ns) 0.860 ns 74112:inst6\|8 2 REG LC_X52_Y9_N9 2 " "Info: 2: + IC(0.402 ns) + CELL(0.458 ns) = 0.860 ns; Loc. = LC_X52_Y9_N9; Fanout = 2; REG Node = '74112:inst6\|8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.860 ns" { 74112:inst|8 74112:inst6|8 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.458 ns ( 53.26 % ) " "Info: Total cell delay = 0.458 ns ( 53.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.402 ns ( 46.74 % ) " "Info: Total interconnect delay = 0.402 ns ( 46.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.860 ns" { 74112:inst|8 74112:inst6|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.860 ns" { 74112:inst|8 74112:inst6|8 } { 0.000ns 0.402ns } { 0.000ns 0.458ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.974 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 2.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns CP 1 CLK PIN_M20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 3; CLK Node = 'CP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "74LS112.bdf" "" { Schematic "D:/桌面/Quartus项目/test6/同步二进制计数器/74LS112.bdf" { { 248 152 320 264 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.604 ns) + CELL(0.542 ns) 2.974 ns 74112:inst6\|8 2 REG LC_X52_Y9_N9 2 " "Info: 2: + IC(1.604 ns) + CELL(0.542 ns) = 2.974 ns; Loc. = LC_X52_Y9_N9; Fanout = 2; REG Node = '74112:inst6\|8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.146 ns" { CP 74112:inst6|8 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 46.07 % ) " "Info: Total cell delay = 1.370 ns ( 46.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.604 ns ( 53.93 % ) " "Info: Total interconnect delay = 1.604 ns ( 53.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.974 ns" { CP 74112:inst6|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.974 ns" { CP CP~out0 74112:inst6|8 } { 0.000ns 0.000ns 1.604ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.974 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 2.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns CP 1 CLK PIN_M20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 3; CLK Node = 'CP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "74LS112.bdf" "" { Schematic "D:/桌面/Quartus项目/test6/同步二进制计数器/74LS112.bdf" { { 248 152 320 264 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.604 ns) + CELL(0.542 ns) 2.974 ns 74112:inst\|8 2 REG LC_X52_Y9_N6 4 " "Info: 2: + IC(1.604 ns) + CELL(0.542 ns) = 2.974 ns; Loc. = LC_X52_Y9_N6; Fanout = 4; REG Node = '74112:inst\|8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.146 ns" { CP 74112:inst|8 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 46.07 % ) " "Info: Total cell delay = 1.370 ns ( 46.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.604 ns ( 53.93 % ) " "Info: Total interconnect delay = 1.604 ns ( 53.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.974 ns" { CP 74112:inst|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.974 ns" { CP CP~out0 74112:inst|8 } { 0.000ns 0.000ns 1.604ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.974 ns" { CP 74112:inst6|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.974 ns" { CP CP~out0 74112:inst6|8 } { 0.000ns 0.000ns 1.604ns } { 0.000ns 0.828ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.974 ns" { CP 74112:inst|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.974 ns" { CP CP~out0 74112:inst|8 } { 0.000ns 0.000ns 1.604ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.860 ns" { 74112:inst|8 74112:inst6|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.860 ns" { 74112:inst|8 74112:inst6|8 } { 0.000ns 0.402ns } { 0.000ns 0.458ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.974 ns" { CP 74112:inst6|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.974 ns" { CP CP~out0 74112:inst6|8 } { 0.000ns 0.000ns 1.604ns } { 0.000ns 0.828ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.974 ns" { CP 74112:inst|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.974 ns" { CP CP~out0 74112:inst|8 } { 0.000ns 0.000ns 1.604ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74112:inst6|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { 74112:inst6|8 } {  } {  } } } { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP Q0 74112:inst\|8 6.470 ns register " "Info: tco from clock \"CP\" to destination pin \"Q0\" through register \"74112:inst\|8\" is 6.470 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.974 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 2.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns CP 1 CLK PIN_M20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 3; CLK Node = 'CP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "74LS112.bdf" "" { Schematic "D:/桌面/Quartus项目/test6/同步二进制计数器/74LS112.bdf" { { 248 152 320 264 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.604 ns) + CELL(0.542 ns) 2.974 ns 74112:inst\|8 2 REG LC_X52_Y9_N6 4 " "Info: 2: + IC(1.604 ns) + CELL(0.542 ns) = 2.974 ns; Loc. = LC_X52_Y9_N6; Fanout = 4; REG Node = '74112:inst\|8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.146 ns" { CP 74112:inst|8 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 46.07 % ) " "Info: Total cell delay = 1.370 ns ( 46.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.604 ns ( 53.93 % ) " "Info: Total interconnect delay = 1.604 ns ( 53.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.974 ns" { CP 74112:inst|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.974 ns" { CP CP~out0 74112:inst|8 } { 0.000ns 0.000ns 1.604ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.340 ns + Longest register pin " "Info: + Longest register to pin delay is 3.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74112:inst\|8 1 REG LC_X52_Y9_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X52_Y9_N6; Fanout = 4; REG Node = '74112:inst\|8'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74112:inst|8 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(2.376 ns) 3.340 ns Q0 2 PIN PIN_T1 0 " "Info: 2: + IC(0.964 ns) + CELL(2.376 ns) = 3.340 ns; Loc. = PIN_T1; Fanout = 0; PIN Node = 'Q0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.340 ns" { 74112:inst|8 Q0 } "NODE_NAME" } } { "74LS112.bdf" "" { Schematic "D:/桌面/Quartus项目/test6/同步二进制计数器/74LS112.bdf" { { 232 864 1040 248 "Q0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.376 ns ( 71.14 % ) " "Info: Total cell delay = 2.376 ns ( 71.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.964 ns ( 28.86 % ) " "Info: Total interconnect delay = 0.964 ns ( 28.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.340 ns" { 74112:inst|8 Q0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.340 ns" { 74112:inst|8 Q0 } { 0.000ns 0.964ns } { 0.000ns 2.376ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.974 ns" { CP 74112:inst|8 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.974 ns" { CP CP~out0 74112:inst|8 } { 0.000ns 0.000ns 1.604ns } { 0.000ns 0.828ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.340 ns" { 74112:inst|8 Q0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.340 ns" { 74112:inst|8 Q0 } { 0.000ns 0.964ns } { 0.000ns 2.376ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 06 11:27:18 2021 " "Info: Processing ended: Sat Nov 06 11:27:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
