Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Jan 15 15:09:08 2022
| Host         : niklasPC running 64-bit Manjaro Linux
| Command      : report_methodology -file board_top_signal_test_methodology_drc_routed.rpt -pb board_top_signal_test_methodology_drc_routed.pb -rpx board_top_signal_test_methodology_drc_routed.rpx
| Design       : board_top_signal_test
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 9
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 9          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on io_bus[0] relative to clock(s) i_clk100
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on io_bus[1] relative to clock(s) i_clk100
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on io_bus[2] relative to clock(s) i_clk100
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on io_bus[3] relative to clock(s) i_clk100
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on io_bus[4] relative to clock(s) i_clk100
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on io_bus[5] relative to clock(s) i_clk100
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on io_bus[6] relative to clock(s) i_clk100
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on io_bus[7] relative to clock(s) i_clk100
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on o_ld17_r relative to clock(s) i_clk100
Related violations: <none>


