
---------- Begin Simulation Statistics ----------
final_tick                               2499179589500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56378                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703188                       # Number of bytes of host memory used
host_op_rate                                    56543                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 46102.30                       # Real time elapsed on the host
host_tick_rate                               54209437                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2599168934                       # Number of instructions simulated
sim_ops                                    2606777868                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.499180                       # Number of seconds simulated
sim_ticks                                2499179589500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.395741                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              322055077                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           377132482                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         21226649                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        502638291                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          52262910                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       52607614                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          344704                       # Number of indirect misses.
system.cpu0.branchPred.lookups              645450738                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      4033525                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801867                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         14228210                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 581737519                       # Number of branches committed
system.cpu0.commit.bw_lim_events             86756629                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419519                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      284663491                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2379206235                       # Number of instructions committed
system.cpu0.commit.committedOps            2383013403                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4284116756                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.556244                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.400416                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3214532848     75.03%     75.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    615885659     14.38%     89.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    155610027      3.63%     93.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    130003354      3.03%     96.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     52805979      1.23%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15793419      0.37%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      7448302      0.17%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5280539      0.12%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     86756629      2.03%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4284116756                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            48958212                       # Number of function calls committed.
system.cpu0.commit.int_insts               2306144238                       # Number of committed integer instructions.
system.cpu0.commit.loads                    725969738                       # Number of loads committed
system.cpu0.commit.membars                    7608904                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608910      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1329835382     55.80%     56.12% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       19369803      0.81%     56.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         5898572      0.25%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.18% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      729771597     30.62%     87.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     290529089     12.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2383013403                       # Class of committed instruction
system.cpu0.commit.refs                    1020300714                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2379206235                       # Number of Instructions Simulated
system.cpu0.committedOps                   2383013403                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.097683                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.097683                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            935623497                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              7008004                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           315554280                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2700268216                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1481300406                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1882014333                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              14260133                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             25823300                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             16460709                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  645450738                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                482456646                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2811941574                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              8496053                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2757897612                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 657                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         3352                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               42517962                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.129328                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1496454441                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         374317987                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.552594                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4329659078                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.637858                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.874316                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2333505055     53.90%     53.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1495581501     34.54%     88.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               313488224      7.24%     95.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               142253366      3.29%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                21243651      0.49%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17930053      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1843302      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3808461      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5465      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4329659078                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       65                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      30                       # number of floating regfile writes
system.cpu0.idleCycles                      661160454                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            14455957                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               614787159                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.527868                       # Inst execution rate
system.cpu0.iew.exec_refs                  1176428860                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 353334148                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              684659900                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            820462030                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811014                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6728229                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           363667809                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2667635244                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            823094712                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11842365                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2634494078                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2820017                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             38622415                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              14260133                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             46370387                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2024650                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        61238629                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        24179                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        35133                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15369115                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     94492292                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     69336822                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         35133                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1550324                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      12905633                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1138451485                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2608071063                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.844472                       # average fanout of values written-back
system.cpu0.iew.wb_producers                961390769                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.522574                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2608279114                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              3251621941                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1663766262                       # number of integer regfile writes
system.cpu0.ipc                              0.476717                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.476717                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7612268      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1434223538     54.20%     54.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            19388341      0.73%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              5900513      0.22%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              7      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           828979435     31.33%     86.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          350232290     13.23%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2646336444                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     63                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                122                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           58                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                68                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    9359950                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003537                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1693109     18.09%     18.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  6208      0.07%     18.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                1634804     17.47%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     35.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               5102702     54.52%     90.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               923123      9.86%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2648084063                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9632394175                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2608071005                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2952290824                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2656214744                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2646336444                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420500                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      284621756                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           702382                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           981                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     67420171                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4329659078                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.611211                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.844920                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2440440027     56.37%     56.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1308517754     30.22%     86.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          465798528     10.76%     97.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           76457437      1.77%     99.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           25692551      0.59%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            4542508      0.10%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            6586794      0.15%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1142017      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             481462      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4329659078                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.530241                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         45281013                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        24623099                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           820462030                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          363667809                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2903                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4990819532                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9905543                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              762096483                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1525612589                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              28634984                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1498039755                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              75606526                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               133813                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           3329418981                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2690561918                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1721917012                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1879489850                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              70220711                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              14260133                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            175530372                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               196304356                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               65                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3329418916                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        242485                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8934                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 64070957                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8923                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6864999828                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5380950795                       # The number of ROB writes
system.cpu0.timesIdled                       48101876                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2863                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.619565                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               27412117                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            32394538                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2544265                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         41461420                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3047750                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3068980                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           21230                       # Number of indirect misses.
system.cpu1.branchPred.lookups               50340378                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       112407                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801585                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1712480                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  41146856                       # Number of branches committed
system.cpu1.commit.bw_lim_events             10058791                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405447                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       24519345                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           219962699                       # Number of instructions committed
system.cpu1.commit.committedOps             223764465                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    883096065                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.253386                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.071775                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    801645498     90.78%     90.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     38037164      4.31%     95.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14306482      1.62%     96.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8117254      0.92%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5242476      0.59%     98.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3436933      0.39%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1622591      0.18%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       628876      0.07%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     10058791      1.14%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    883096065                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5482322                       # Number of function calls committed.
system.cpu1.commit.int_insts                213872621                       # Number of committed integer instructions.
system.cpu1.commit.loads                     55666760                       # Number of loads committed
system.cpu1.commit.membars                    7603298                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603298      3.40%      3.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       132576331     59.25%     62.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         855261      0.38%     63.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1704251      0.76%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       59468345     26.58%     90.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      21556967      9.63%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        223764465                       # Class of committed instruction
system.cpu1.commit.refs                      81025324                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  219962699                       # Number of Instructions Simulated
system.cpu1.committedOps                    223764465                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.059361                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.059361                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            725584517                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               844532                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            25707013                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             257035337                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                39318252                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                110778126                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1714173                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2167620                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9981228                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   50340378                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 37100260                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    839213196                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               602383                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     264137106                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5091916                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.056378                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          45617141                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          30459867                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.295817                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         887376296                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.301945                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.757091                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               716942901     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               110949230     12.50%     93.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                37869710      4.27%     97.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12437944      1.40%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3578117      0.40%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3966588      0.45%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1631551      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      19      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     236      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           887376296                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        5531810                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1849144                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44371914                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.269346                       # Inst execution rate
system.cpu1.iew.exec_refs                    86177943                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26122552                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              592841338                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             60544992                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802280                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1325527                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            27057068                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          248269172                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             60055391                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1562509                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            240501128                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2434719                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             12477009                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1714173                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             19908388                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       125156                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         2961963                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        28799                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2135                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2637                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4878232                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1698504                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2135                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       397187                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1451957                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                139300351                       # num instructions consuming a value
system.cpu1.iew.wb_count                    238660161                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.811435                       # average fanout of values written-back
system.cpu1.iew.wb_producers                113033164                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.267284                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     238751303                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               305674183                       # number of integer regfile reads
system.cpu1.int_regfile_writes              167197563                       # number of integer regfile writes
system.cpu1.ipc                              0.246344                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.246344                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603401      3.14%      3.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            145123135     59.95%     63.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              855339      0.35%     63.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1704400      0.70%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            64362016     26.59%     90.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           22415334      9.26%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             242063637                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7246445                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029936                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1062875     14.67%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 17389      0.24%     14.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                1433967     19.79%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     34.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4145968     57.21%     91.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               586242      8.09%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             241706665                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1379191467                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    238660149                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        272775756                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 236863364                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                242063637                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405808                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       24504706                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           441480                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           361                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     12240686                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    887376296                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.272786                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.759273                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          738229500     83.19%     83.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           97518052     10.99%     94.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           30995034      3.49%     97.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7789205      0.88%     98.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8683045      0.98%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1718362      0.19%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1482846      0.17%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             715180      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             245072      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      887376296                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.271096                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         26228918                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         4716085                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            60544992                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           27057068                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       892908106                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  4105433750                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              641564101                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            156128593                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              27439395                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                43930031                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              10916378                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               155048                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            324997931                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             253893971                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          177931599                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                114233434                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              46507602                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1714173                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             85906416                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21803006                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       324997919                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28141                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               614                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 53732765                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           614                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1121320837                       # The number of ROB reads
system.cpu1.rob.rob_writes                  500871206                       # The number of ROB writes
system.cpu1.timesIdled                         393608                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         25647791                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             17780418                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            61918725                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             185940                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               7866706                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     33712569                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      67306859                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4043571                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       792496                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    138597011                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     21196027                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    277181413                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       21988523                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2499179589500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           26481808                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8313200                       # Transaction distribution
system.membus.trans_dist::CleanEvict         25280986                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              378                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            278                       # Transaction distribution
system.membus.trans_dist::ReadExReq           7229498                       # Transaction distribution
system.membus.trans_dist::ReadExResp          7229497                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      26481813                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           705                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    101018163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              101018163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2689568320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2689568320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              549                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          33712672                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                33712672    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            33712672                       # Request fanout histogram
system.membus.respLayer1.occupancy       175233805325                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        108199115665                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2499179589500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2499179589500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2499179589500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2499179589500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2499179589500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2499179589500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2499179589500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2499179589500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2499179589500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2499179589500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       990554800                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1065585356.580516                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        86500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2438601000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2494226815500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4952774000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2499179589500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    425683589                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       425683589                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    425683589                       # number of overall hits
system.cpu0.icache.overall_hits::total      425683589                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     56773056                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      56773056                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     56773056                       # number of overall misses
system.cpu0.icache.overall_misses::total     56773056                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 953542684999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 953542684999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 953542684999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 953542684999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    482456645                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    482456645                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    482456645                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    482456645                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.117675                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.117675                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.117675                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.117675                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 16795.690635                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16795.690635                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 16795.690635                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16795.690635                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2858                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.541667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     53019556                       # number of writebacks
system.cpu0.icache.writebacks::total         53019556                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3753467                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3753467                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3753467                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3753467                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     53019589                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     53019589                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     53019589                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     53019589                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 865405544999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 865405544999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 865405544999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 865405544999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.109895                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.109895                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.109895                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.109895                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16322.373699                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16322.373699                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16322.373699                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16322.373699                       # average overall mshr miss latency
system.cpu0.icache.replacements              53019556                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    425683589                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      425683589                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     56773056                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     56773056                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 953542684999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 953542684999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    482456645                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    482456645                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.117675                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.117675                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 16795.690635                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16795.690635                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3753467                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3753467                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     53019589                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     53019589                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 865405544999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 865405544999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.109895                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.109895                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16322.373699                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16322.373699                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2499179589500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999976                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          478703054                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         53019556                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.028802                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999976                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1017932878                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1017932878                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2499179589500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    893300586                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       893300586                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    893300586                       # number of overall hits
system.cpu0.dcache.overall_hits::total      893300586                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    139973300                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     139973300                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    139973300                       # number of overall misses
system.cpu0.dcache.overall_misses::total    139973300                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 4481849496531                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 4481849496531                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 4481849496531                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 4481849496531                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data   1033273886                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1033273886                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data   1033273886                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1033273886                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.135466                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.135466                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.135466                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.135466                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32019.317231                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32019.317231                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32019.317231                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32019.317231                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     66001699                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       296471                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          4529924                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4811                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    14.570156                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    61.623571                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     80117956                       # number of writebacks
system.cpu0.dcache.writebacks::total         80117956                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     61320548                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     61320548                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     61320548                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     61320548                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     78652752                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     78652752                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     78652752                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     78652752                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1825252668908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1825252668908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1825252668908                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1825252668908                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076120                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076120                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076120                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076120                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23206.469227                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23206.469227                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23206.469227                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23206.469227                       # average overall mshr miss latency
system.cpu0.dcache.replacements              80117956                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    655570185                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      655570185                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     87180471                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     87180471                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2671439187000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2671439187000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    742750656                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    742750656                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.117375                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.117375                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30642.633108                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30642.633108                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     27417950                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     27417950                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     59762521                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     59762521                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1328432339000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1328432339000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.080461                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.080461                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 22228.519091                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22228.519091                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    237730401                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     237730401                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     52792829                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     52792829                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1810410309531                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1810410309531                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    290523230                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    290523230                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.181716                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.181716                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 34292.731491                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34292.731491                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     33902598                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     33902598                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     18890231                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     18890231                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 496820329908                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 496820329908                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.065021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26300.384040                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26300.384040                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3134                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3134                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2798                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2798                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     16325500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     16325500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.471679                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.471679                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5834.703360                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5834.703360                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2788                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2788                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       550000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       550000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001686                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001686                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        55000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        55000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5712                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5712                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          166                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       719500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       719500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5878                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5878                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.028241                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.028241                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4334.337349                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4334.337349                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          166                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          166                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       554500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       554500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.028241                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.028241                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3340.361446                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3340.361446                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2330116                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2330116                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1471751                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1471751                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 130346306500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 130346306500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801867                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801867                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.387113                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.387113                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88565.461481                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88565.461481                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1471751                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1471751                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 128874555500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 128874555500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.387113                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.387113                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87565.461481                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87565.461481                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2499179589500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996703                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          975764403                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         80124194                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.178149                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996703                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999897                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999897                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2154299352                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2154299352                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2499179589500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            49973394                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            68224347                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              439757                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              827575                       # number of demand (read+write) hits
system.l2.demand_hits::total                119465073                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           49973394                       # number of overall hits
system.l2.overall_hits::.cpu0.data           68224347                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             439757                       # number of overall hits
system.l2.overall_hits::.cpu1.data             827575                       # number of overall hits
system.l2.overall_hits::total               119465073                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3046194                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          11892721                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17729                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           4151897                       # number of demand (read+write) misses
system.l2.demand_misses::total               19108541                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3046194                       # number of overall misses
system.l2.overall_misses::.cpu0.data         11892721                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17729                       # number of overall misses
system.l2.overall_misses::.cpu1.data          4151897                       # number of overall misses
system.l2.overall_misses::total              19108541                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 248621462494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1052865742399                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1746271998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 440203091209                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1743436568100                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 248621462494                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1052865742399                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1746271998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 440203091209                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1743436568100                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        53019588                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        80117068                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          457486                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         4979472                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            138573614                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       53019588                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       80117068                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         457486                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        4979472                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           138573614                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.057454                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.148442                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.038753                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.833803                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.137895                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.057454                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.148442                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.038753                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.833803                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.137895                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81617.081018                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 88530.265059                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98498.053923                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106024.569301                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91238.602052                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81617.081018                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 88530.265059                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98498.053923                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106024.569301                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91238.602052                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1565658                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     51317                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.509539                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  14254645                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             8313200                       # number of writebacks
system.l2.writebacks::total                   8313200                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         311407                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          34949                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              346406                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        311407                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         34949                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             346406                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3046170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     11581314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        17703                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      4116948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          18762135                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3046170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     11581314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        17703                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      4116948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     15379436                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         34141571                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 218158534494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 915237168755                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1567579998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 396760987973                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1531724271220                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 218158534494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 915237168755                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1567579998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 396760987973                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1472042216759                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3003766487979                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.057454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.144555                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.038696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.826784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.135395                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.057454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.144555                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.038696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.826784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.246379                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71617.320929                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79027.057617                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88548.833418                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96372.601250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81639.124290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71617.320929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79027.057617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88548.833418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96372.601250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95714.967490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87979.738483                       # average overall mshr miss latency
system.l2.replacements                       54325986                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     24332671                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         24332671                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     24332671                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     24332671                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    113661049                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        113661049                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    113661049                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    113661049                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     15379436                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       15379436                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1472042216759                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1472042216759                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95714.967490                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95714.967490                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            87                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 98                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       721500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       118000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       839500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           93                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              104                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.935484                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.942308                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8293.103448                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 10727.272727                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8566.326531                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           87                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            98                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1750500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       219500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1970000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.935484                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.942308                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20120.689655                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19954.545455                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20102.040816                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       118000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       158000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19750                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data         15560131                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           377571                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              15937702                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        4801054                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2560772                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7361826                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 422131224697                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 268667785634                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  690799010331                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     20361185                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2938343                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          23299528                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.235794                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.871502                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.315965                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87924.698347                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104916.714816                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93835.280857                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       123558                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        11027                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           134585                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      4677496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2549745                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        7227241                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 365751187540                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 242292437227                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 608043624767                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.229726                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.867749                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.310188                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 78193.800174                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95026.144664                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84132.191630                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      49973394                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        439757                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           50413151                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3046194                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17729                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3063923                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 248621462494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1746271998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 250367734492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     53019588                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       457486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       53477074                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.057454                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.038753                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.057294                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81617.081018                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98498.053923                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81714.760616                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3046170                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        17703                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3063873                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 218158534494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1567579998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 219726114492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.057454                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.038696                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.057293                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71617.320929                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88548.833418                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71715.150886                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     52664216                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       450004                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          53114220                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      7091667                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1591125                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8682792                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 630734517702                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 171535305575                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 802269823277                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     59755883                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2041129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      61797012                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.118677                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.779532                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.140505                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 88940.233333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107807.561050                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92397.678451                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       187849                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        23922                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       211771                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      6903818                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1567203                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8471021                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 549485981215                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 154468550746                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 703954531961                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.115534                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.767812                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.137078                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79591.608761                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98563.205115                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83101.497678                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           89                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           14                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               103                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          743                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          146                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             889                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     13669465                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1123497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     14792962                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          832                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          160                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           992                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.893029                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.912500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.896169                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 18397.664872                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  7695.184932                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 16640.002250                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          174                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          189                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          569                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          131                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          700                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     11368960                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2701981                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     14070941                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.683894                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.818750                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.705645                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19980.597540                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20625.809160                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20101.344286                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2499179589500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2499179589500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999957                       # Cycle average of tags in use
system.l2.tags.total_refs                   291170226                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  54326273                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.359658                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.714116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.583570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.445357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.047807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.214937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.994170                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.495533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.024743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.178834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.034608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.265534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2266874185                       # Number of tag accesses
system.l2.tags.data_accesses               2266874185                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2499179589500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     194954816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     741437952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1132992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     263500608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    956497152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2157523520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    194954816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1132992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     196087808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    532044800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       532044800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3046169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       11584968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          17703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        4117197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     14945268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            33711305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8313200                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8313200                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         78007526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        296672538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           453346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        105434843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    382724457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             863292710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     78007526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       453346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         78460871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      212887782                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            212887782                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      212887782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        78007526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       296672538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          453346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       105434843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    382724457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1076180492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   6986084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3046169.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  10182257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     17703.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   4012379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  14688522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019797863750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       426237                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       426237                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            58330062                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6579171                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    33711311                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8313200                       # Number of write requests accepted
system.mem_ctrls.readBursts                  33711311                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8313200                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1764281                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1327116                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1188912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1184656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1204776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1337776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6180947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3939308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1375705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1291489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1275354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1238360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1230339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2007149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2314992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3040885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1188637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1947741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            400741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            396378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            421429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            412645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            406125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            432503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            459289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            455257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            451785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            428223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           418692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           516631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           537102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           415586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           426983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           406697                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1163854793443                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               159735130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1762861530943                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36430.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55180.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 24615251                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4220072                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              33711311                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8313200                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                12341296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3982199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2006100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1647860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1383823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1196789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1085476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  995629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  903134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  850778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1034467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1798784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 894674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 586702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 484960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 372632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 250652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 113857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  13330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   3888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  50661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  57957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 186974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 351199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 408362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 425691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 427760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 428484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 430539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 433072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 436408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 448241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 436298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 435444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 429453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 422961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 422084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 423225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  37146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  25897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  19909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  16328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  13902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  13455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  15002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  15011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  14416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  14013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  13622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  13497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  12841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10097762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    246.759185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.782203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   306.430612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5418748     53.66%     53.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1900741     18.82%     72.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       553504      5.48%     77.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       379871      3.76%     81.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       449873      4.46%     86.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       167583      1.66%     87.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       156574      1.55%     89.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       213628      2.12%     91.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       857240      8.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10097762                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       426237                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      74.951316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    851.479669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       426232    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::524288-557055            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        426237                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       426237                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.390098                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.362229                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.009858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           359244     84.28%     84.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7573      1.78%     86.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            35231      8.27%     94.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            14947      3.51%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5677      1.33%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1997      0.47%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              849      0.20%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              414      0.10%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              175      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               67      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               33      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               14      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        426237                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2044609664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               112913984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               447108224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2157523904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            532044800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       818.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       178.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    863.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    212.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2499179558000                       # Total gap between requests
system.mem_ctrls.avgGap                      59469.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    194954816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    651664384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1132992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    256792256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    940065216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    447108224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 78007525.677257850766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 260751322.849261760712                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 453345.571786888933                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 102750621.475495994091                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 376149525.208020269871                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 178901998.831324875355                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3046169                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     11584969                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        17703                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      4117197                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     14945273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8313200                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  92894639500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 450071680689                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    820728965                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 226565420375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 992509061414                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 60748372347740                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30495.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38849.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46361.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55029.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66409.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7307459.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          33787522440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          17958471300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        101698268700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        18800868780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     197282844720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1082845366980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      47815179840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1500188522760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        600.272397                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 113425681651                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  83452980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2302300927849                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          38310548220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          20362531695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        126403482660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        17666395740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     197282844720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1091136564750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      40833118560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1531995486345                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        612.999359                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  94864735988                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  83452980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2320861873512                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    24432922113.095238                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   113017166143.679337                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     92.86%     92.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            2      2.38%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::8.5e+11-9e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        88500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 865071272000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   446814132000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2052365457500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2499179589500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     36635208                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        36635208                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     36635208                       # number of overall hits
system.cpu1.icache.overall_hits::total       36635208                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       465052                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        465052                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       465052                       # number of overall misses
system.cpu1.icache.overall_misses::total       465052                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   7915542500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   7915542500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   7915542500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   7915542500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     37100260                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     37100260                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     37100260                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     37100260                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.012535                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012535                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.012535                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012535                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17020.768645                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17020.768645                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17020.768645                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17020.768645                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          198                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           99                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       457454                       # number of writebacks
system.cpu1.icache.writebacks::total           457454                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7566                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7566                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7566                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7566                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       457486                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       457486                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       457486                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       457486                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   7344251500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   7344251500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   7344251500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   7344251500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012331                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012331                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012331                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012331                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16053.499998                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16053.499998                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16053.499998                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16053.499998                       # average overall mshr miss latency
system.cpu1.icache.replacements                457454                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     36635208                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       36635208                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       465052                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       465052                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   7915542500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   7915542500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     37100260                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     37100260                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.012535                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012535                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17020.768645                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17020.768645                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7566                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7566                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       457486                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       457486                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   7344251500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   7344251500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012331                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012331                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16053.499998                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16053.499998                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2499179589500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995365                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           36933351                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           457454                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            80.736754                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        360135000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995365                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999855                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999855                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         74658006                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        74658006                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2499179589500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     62122327                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        62122327                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     62122327                       # number of overall hits
system.cpu1.dcache.overall_hits::total       62122327                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     16050483                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      16050483                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     16050483                       # number of overall misses
system.cpu1.dcache.overall_misses::total     16050483                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1572568159462                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1572568159462                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1572568159462                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1572568159462                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     78172810                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     78172810                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     78172810                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     78172810                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.205321                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.205321                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.205321                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.205321                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 97976.376129                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97976.376129                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 97976.376129                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97976.376129                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     10350943                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       682213                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           129592                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7027                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.873318                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    97.084531                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4979558                       # number of writebacks
system.cpu1.dcache.writebacks::total          4979558                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     12427721                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     12427721                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     12427721                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     12427721                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3622762                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3622762                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3622762                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3622762                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 341759285698                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 341759285698                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 341759285698                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 341759285698                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046343                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046343                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046343                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046343                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94336.665146                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94336.665146                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94336.665146                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94336.665146                       # average overall mshr miss latency
system.cpu1.dcache.replacements               4979558                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     47552350                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       47552350                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      9063942                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9063942                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 763023063000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 763023063000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     56616292                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     56616292                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.160094                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.160094                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84182.253483                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84182.253483                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7022493                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7022493                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2041449                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2041449                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 180946008000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 180946008000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036058                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036058                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88636.065853                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88636.065853                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     14569977                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      14569977                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6986541                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6986541                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 809545096462                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 809545096462                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21556518                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21556518                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.324103                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.324103                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 115872.088414                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 115872.088414                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5405228                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5405228                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1581313                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1581313                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 160813277698                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 160813277698                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.073357                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.073357                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101696.044805                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101696.044805                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          161                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          161                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6702500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6702500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.337526                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.337526                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41630.434783                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41630.434783                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          159                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          159                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004193                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004193                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          346                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          346                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       637000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       637000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          460                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          460                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.247826                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.247826                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5587.719298                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5587.719298                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       523000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       523000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.247826                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.247826                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4587.719298                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4587.719298                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2438268                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2438268                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1363317                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1363317                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119496340000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119496340000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801585                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801585                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.358618                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.358618                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87651.177239                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87651.177239                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1363317                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1363317                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118133023000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118133023000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.358618                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.358618                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86651.177239                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86651.177239                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2499179589500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.711958                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           69544671                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          4985955                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.948114                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        360146500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.711958                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.928499                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.928499                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        168936648                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       168936648                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2499179589500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         115274860                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     32645871                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    114241848                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        46012786                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         27839765                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             189                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             383                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           279                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            662                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         23311433                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        23311431                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      53477075                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     61797786                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          992                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          992                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    159058732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    240360727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1372426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     14945488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             415737373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6786505152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  10255047744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     58556160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    637383360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17737492416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        82179170                       # Total snoops (count)
system.tol2bus.snoopTraffic                 532868480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        220763076                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.121567                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.337591                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              194718159     88.20%     88.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1               25252418     11.44%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 792499      0.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          220763076                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       277174337031                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      120196955498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       80732695549                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        7482658504                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         686421114                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           284020                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4428231633000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 109631                       # Simulator instruction rate (inst/s)
host_mem_usage                                 760344                       # Number of bytes of host memory used
host_op_rate                                   110242                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31352.94                       # Real time elapsed on the host
host_tick_rate                               61526991                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3437255067                       # Number of instructions simulated
sim_ops                                    3456408785                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.929052                       # Number of seconds simulated
sim_ticks                                1929052043500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.549301                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               54477731                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            58234247                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8929950                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        120924950                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1484325                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1844977                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          360652                       # Number of indirect misses.
system.cpu0.branchPred.lookups              131203971                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       188081                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        296046                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7866118                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  70239466                       # Number of branches committed
system.cpu0.commit.bw_lim_events             25571811                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       12583996                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      205584100                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           413050296                       # Number of instructions committed
system.cpu0.commit.committedOps             419083201                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2761596911                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.151754                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.904248                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2635118045     95.42%     95.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     52878923      1.91%     97.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     12165512      0.44%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     22443464      0.81%     98.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      5175938      0.19%     98.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2244385      0.08%     98.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3949134      0.14%     99.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2049699      0.07%     99.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     25571811      0.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2761596911                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     25579                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2589536                       # Number of function calls committed.
system.cpu0.commit.int_insts                405597158                       # Number of committed integer instructions.
system.cpu0.commit.loads                    143665462                       # Number of loads committed
system.cpu0.commit.membars                    9155675                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      9161546      2.19%      2.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       235652694     56.23%     58.42% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        5765025      1.38%     59.79% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2885842      0.69%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          3914      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         11743      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1957      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1991      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.49% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      143957540     34.35%     94.84% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      21634975      5.16%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         3968      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1990      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        419083201                       # Class of committed instruction
system.cpu0.commit.refs                     165598473                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  413050296                       # Number of Instructions Simulated
system.cpu0.committedOps                    419083201                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.936170                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.936170                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2419437119                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1073909                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            43338864                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             673456290                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               151919089                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                189645778                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7915826                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2609779                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             24626350                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  131203971                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 36527733                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2616518185                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1416536                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles        11051                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     817628680                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                5362                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        16342                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17964440                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.040025                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         168011002                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          55962056                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.249426                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2793544162                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.296114                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.853509                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2345873029     83.97%     83.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               273003110      9.77%     93.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                59123597      2.12%     95.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                51280654      1.84%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                53284877      1.91%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5951486      0.21%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  444315      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  113198      0.00%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 4469896      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2793544162                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    21882                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   15832                       # number of floating regfile writes
system.cpu0.idleCycles                      484493215                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8324788                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                83140530                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.178628                       # Inst execution rate
system.cpu0.iew.exec_refs                   270704160                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  22888739                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               59100005                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            227098005                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4734144                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1529452                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            24702051                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          618851826                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            247815421                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5127315                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            585550781                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                580017                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            749822055                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7915826                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            749268003                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     11128972                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          529796                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         6038                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5289                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          595                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     83432543                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2769051                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5289                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      3841423                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4483365                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                464112667                       # num instructions consuming a value
system.cpu0.iew.wb_count                    525254388                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.765854                       # average fanout of values written-back
system.cpu0.iew.wb_producers                355442534                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.160234                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     527125262                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               763135627                       # number of integer regfile reads
system.cpu0.int_regfile_writes              417102715                       # number of integer regfile writes
system.cpu0.ipc                              0.126005                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.126005                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          9210838      1.56%      1.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            296209255     50.15%     51.71% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8200338      1.39%     53.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2886287      0.49%     53.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 30      0.00%     53.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               3914      0.00%     53.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              11743      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             45      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1957      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1991      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           251443655     42.57%     96.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           22701912      3.84%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           4059      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          2071      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             590678095                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  25817                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              51627                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        25716                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             26097                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    8103728                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013719                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2224629     27.45%     27.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  6727      0.08%     27.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    357      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     27.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               5515272     68.06%     95.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               356736      4.40%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             589545168                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3984745879                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    525228672                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        818598590                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 602483184                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                590678095                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           16368642                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      199768709                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1793425                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3784646                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    120519287                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2793544162                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.211444                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.727670                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2482465388     88.86%     88.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          163301067      5.85%     94.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           76722336      2.75%     97.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           33167082      1.19%     98.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           23669938      0.85%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            7839812      0.28%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4796133      0.17%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             883748      0.03%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             698658      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2793544162                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.180193                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14795244                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1937094                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           227098005                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           24702051                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  75760                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 19621                       # number of misc regfile writes
system.cpu0.numCycles                      3278037377                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   580067335                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              829171290                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            322553416                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              11818153                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               167940921                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             592229582                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               984634                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            849417774                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             635521461                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          504314643                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                195988314                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              19416696                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7915826                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            620227295                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               181761294                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            21939                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       849395835                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     972300516                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           4450899                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                133300729                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       4539125                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3360289804                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1281296500                       # The number of ROB writes
system.cpu0.timesIdled                        5236809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                46303                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.977123                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               55358309                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            60187041                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9077173                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        120731485                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2179550                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2633458                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          453908                       # Number of indirect misses.
system.cpu1.branchPred.lookups              131915044                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       343972                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        264907                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          8021059                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  72799944                       # Number of branches committed
system.cpu1.commit.bw_lim_events             25436242                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11547130                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      201331347                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           425035837                       # Number of instructions committed
system.cpu1.commit.committedOps             430547716                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2671975388                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.161135                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.921323                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   2537798674     94.98%     94.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     57329118      2.15%     97.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14565000      0.55%     97.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     22909024      0.86%     98.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5655513      0.21%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2428712      0.09%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3865757      0.14%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1987348      0.07%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     25436242      0.95%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2671975388                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    138745                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3862897                       # Number of function calls committed.
system.cpu1.commit.int_insts                418026092                       # Number of committed integer instructions.
system.cpu1.commit.loads                    143923576                       # Number of loads committed
system.cpu1.commit.membars                    8349483                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      8381490      1.95%      1.95% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       245415667     57.00%     58.95% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        5644501      1.31%     60.26% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         2716972      0.63%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         21338      0.00%     60.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         64014      0.01%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv         10669      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc        10669      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      144167113     33.48%     94.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      24083228      5.59%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        21370      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        10685      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        430547716                       # Class of committed instruction
system.cpu1.commit.refs                     168282396                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  425035837                       # Number of Instructions Simulated
system.cpu1.committedOps                    430547716                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.939278                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.939278                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           2277950598                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1067374                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            44548598                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             679860555                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               192317544                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                201188983                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8105872                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2381088                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             23989385                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  131915044                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 39375478                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2483780711                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1719478                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        26144                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     819773515                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                3797                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        14521                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles               18328558                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.039092                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         210562930                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          57537859                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.242933                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2703552382                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.306474                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.863875                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2252227172     83.31%     83.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               277003171     10.25%     93.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                60073057      2.22%     95.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                50655545      1.87%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                52702542      1.95%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 5695971      0.21%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  599311      0.02%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  199158      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 4396455      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2703552382                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                   117478                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   85420                       # number of floating regfile writes
system.cpu1.idleCycles                      670925193                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             8466658                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                85369728                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.175829                       # Inst execution rate
system.cpu1.iew.exec_refs                   271327071                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  25301305                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               58288007                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            225733022                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           4409205                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1738993                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            27031059                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          626173453                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            246025766                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5383079                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            593332536                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                583064                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            732839051                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8105872                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            732306128                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     10867487                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1023515                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7782                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         5876                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          518                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     81809446                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2672239                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          5876                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      3964168                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       4502490                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                457931348                       # num instructions consuming a value
system.cpu1.iew.wb_count                    534011851                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.769095                       # average fanout of values written-back
system.cpu1.iew.wb_producers                352192502                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.158250                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     535900516                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               773219804                       # number of integer regfile reads
system.cpu1.int_regfile_writes              422290645                       # number of integer regfile writes
system.cpu1.ipc                              0.125956                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.125956                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          8465510      1.41%      1.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            304531865     50.86%     52.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             8022432      1.34%     53.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              2720395      0.45%     54.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  4      0.00%     54.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              21338      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              64014      0.01%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             21      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv              10669      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc             10669      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           249678777     41.70%     95.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           25157768      4.20%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          21424      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         10729      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             598715615                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 138868                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             277736                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       138815                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            139015                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    8275639                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013822                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2263497     27.35%     27.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  8989      0.11%     27.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   2095      0.03%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     27.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               5573781     67.35%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               427277      5.16%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             598386876                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3910746662                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    533873036                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        821664300                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 611143301                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                598715615                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           15030152                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      195625737                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1765147                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3483022                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    118650279                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2703552382                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.221455                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.743018                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2386674696     88.28%     88.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          168732535      6.24%     94.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           76465302      2.83%     97.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           33231136      1.23%     98.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           23821798      0.88%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            8120312      0.30%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4819471      0.18%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             943566      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             743566      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2703552382                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.177425                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13636698                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1795905                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           225733022                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           27031059                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 241530                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                106690                       # number of misc regfile writes
system.cpu1.numCycles                      3374477575                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   483533814                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              810583111                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            330148926                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11755727                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               208012501                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             578072467                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               990684                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            858712237                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             643134519                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          508747101                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                207284002                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              17418540                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8105872                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            603631652                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               178598175                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups           117499                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       858594738                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     865935244                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4134314                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                128379714                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4214271                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3277638482                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1295343903                       # The number of ROB writes
system.cpu1.timesIdled                        7028562                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         25348841                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             10772711                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            49515205                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             144634                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              10250674                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     82639789                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     162492491                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      5890310                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2810896                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     77754763                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     62832546                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    155587741                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       65643442                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1929052043500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           75509227                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     17259491                       # Transaction distribution
system.membus.trans_dist::WritebackClean          171                       # Transaction distribution
system.membus.trans_dist::CleanEvict         62621928                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           185416                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         106775                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6782483                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6778111                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      75509222                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         26988                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    244779812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              244779812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   6371008000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              6371008000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           225468                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          82610884                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                82610884    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            82610884                       # Request fanout histogram
system.membus.respLayer1.occupancy       437321695697                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             22.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        251772887296                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1929052043500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1929052043500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1929052043500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1929052043500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1929052043500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1929052043500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1929052043500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1929052043500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1929052043500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1929052043500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              30986                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        15493                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    18720803.846899                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   87683198.028220                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        15493    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3880040500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          15493                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1639010629500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 290041414000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1929052043500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     31480395                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        31480395                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     31480395                       # number of overall hits
system.cpu0.icache.overall_hits::total       31480395                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      5047309                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       5047309                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      5047309                       # number of overall misses
system.cpu0.icache.overall_misses::total      5047309                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 364625545210                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 364625545210                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 364625545210                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 364625545210                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     36527704                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     36527704                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     36527704                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     36527704                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138178                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138178                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138178                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138178                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 72241.573720                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72241.573720                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 72241.573720                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72241.573720                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       261300                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             4257                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    61.381254                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      4675543                       # number of writebacks
system.cpu0.icache.writebacks::total          4675543                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       370427                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       370427                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       370427                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       370427                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      4676882                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      4676882                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      4676882                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      4676882                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 336529692234                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 336529692234                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 336529692234                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 336529692234                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.128037                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.128037                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.128037                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.128037                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71955.993808                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71955.993808                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71955.993808                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71955.993808                       # average overall mshr miss latency
system.cpu0.icache.replacements               4675543                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     31480395                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       31480395                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      5047309                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      5047309                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 364625545210                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 364625545210                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     36527704                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     36527704                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138178                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138178                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 72241.573720                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72241.573720                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       370427                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       370427                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      4676882                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      4676882                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 336529692234                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 336529692234                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.128037                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.128037                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71955.993808                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71955.993808                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1929052043500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.995629                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           36157400                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          4676914                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.731038                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.995629                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999863                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999863                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         77732290                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        77732290                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1929052043500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    144927869                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       144927869                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    144927869                       # number of overall hits
system.cpu0.dcache.overall_hits::total      144927869                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     72160467                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      72160467                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     72160467                       # number of overall misses
system.cpu0.dcache.overall_misses::total     72160467                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 6442677700346                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 6442677700346                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 6442677700346                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 6442677700346                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    217088336                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    217088336                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    217088336                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    217088336                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.332401                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.332401                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.332401                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.332401                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 89282.649742                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 89282.649742                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 89282.649742                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 89282.649742                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    783242233                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       297206                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         12336497                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4135                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.489841                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    71.875695                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     33473651                       # number of writebacks
system.cpu0.dcache.writebacks::total         33473651                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     38535695                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     38535695                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     38535695                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     38535695                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     33624772                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     33624772                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     33624772                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     33624772                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3298498675395                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3298498675395                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3298498675395                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3298498675395                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154890                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154890                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154890                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154890                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 98097.280047                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98097.280047                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 98097.280047                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98097.280047                       # average overall mshr miss latency
system.cpu0.dcache.replacements              33473576                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    134644231                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      134644231                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     63887241                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     63887241                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5718303529000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5718303529000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    198531472                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    198531472                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.321799                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.321799                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 89506.189961                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 89506.189961                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     34220457                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     34220457                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     29666784                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     29666784                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2915979093000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2915979093000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.149431                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.149431                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 98291.041355                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98291.041355                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     10283638                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10283638                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8273226                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8273226                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 724374171346                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 724374171346                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     18556864                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     18556864                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.445831                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.445831                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 87556.434618                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87556.434618                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4315238                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4315238                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3957988                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3957988                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 382519582395                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 382519582395                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.213290                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.213290                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 96644.957588                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 96644.957588                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      3024601                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      3024601                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data       106572                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       106572                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   4805481000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   4805481000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      3131173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      3131173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.034036                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.034036                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 45091.402995                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 45091.402995                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        62755                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        62755                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        43817                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        43817                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data   1315378500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   1315378500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013994                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013994                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 30019.821074                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30019.821074                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      3024687                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      3024687                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        54612                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        54612                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    560100500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    560100500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      3079299                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      3079299                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.017735                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.017735                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10255.996851                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10255.996851                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        54216                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        54216                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    505940500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    505940500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.017607                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.017607                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9331.940755                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9331.940755                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1670500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1670500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1614500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1614500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       181157                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         181157                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       114889                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       114889                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   3789942966                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   3789942966                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       296046                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       296046                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.388078                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.388078                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 32987.866254                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 32987.866254                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           11                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           11                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       114878                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       114878                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3674886466                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3674886466                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.388041                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.388041                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 31989.471143                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 31989.471143                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1929052043500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.878864                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          185034139                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         33670864                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.495378                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.878864                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996215                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996215                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        480860540                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       480860540                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1929052043500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1244694                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3821490                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1585948                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             3977612                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10629744                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1244694                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3821490                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1585948                       # number of overall hits
system.l2.overall_hits::.cpu1.data            3977612                       # number of overall hits
system.l2.overall_hits::total                10629744                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3431872                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          29585810                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           4896719                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          28677959                       # number of demand (read+write) misses
system.l2.demand_misses::total               66592360                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3431872                       # number of overall misses
system.l2.overall_misses::.cpu0.data         29585810                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          4896719                       # number of overall misses
system.l2.overall_misses::.cpu1.data         28677959                       # number of overall misses
system.l2.overall_misses::total              66592360                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 315247694613                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3196379905001                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 432191741683                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 3096948429828                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     7040767771125                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 315247694613                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3196379905001                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 432191741683                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 3096948429828                       # number of overall miss cycles
system.l2.overall_miss_latency::total    7040767771125                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         4676566                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        33407300                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         6482667                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        32655571                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             77222104                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        4676566                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       33407300                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        6482667                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       32655571                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            77222104                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.733844                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.885609                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.755356                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.878195                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.862348                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.733844                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.885609                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.755356                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.878195                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.862348                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91858.814843                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108037.599951                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88261.495439                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107990.545277                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105729.362514                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91858.814843                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108037.599951                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88261.495439                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107990.545277                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105729.362514                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3914667                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    162711                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      24.059019                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  15785306                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            17259443                       # number of writebacks
system.l2.writebacks::total                  17259443                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          13281                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         410566                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          13347                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         380360                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              817554                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         13281                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        410566                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         13347                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        380360                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             817554                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3418591                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     29175244                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      4883372                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     28297599                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          65774806                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3418591                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     29175244                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      4883372                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     28297599                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     16754141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         82528947                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 280183297244                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 2876096573308                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 382464770808                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 2788050329388                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6326794970748                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 280183297244                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 2876096573308                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 382464770808                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 2788050329388                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1640405832871                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 7967200803619                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.731005                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.873319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.753297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.866547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.851761                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.731005                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.873319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.753297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.866547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.068722                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81958.706743                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98580.034954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78319.810739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98526.038530                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96188.728717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81958.706743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98580.034954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78319.810739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98526.038530                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97910.470783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96538.258311                       # average overall mshr miss latency
system.l2.replacements                      144702613                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     19446281                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         19446281                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           48                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             48                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     19446329                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     19446329                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           48                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           48                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     53339107                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         53339107                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          171                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            171                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     53339278                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     53339278                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          171                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          171                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     16754141                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       16754141                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1640405832871                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1640405832871                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97910.470783                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97910.470783                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           11192                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3011                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                14203                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         30691                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         17592                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              48283                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    101312499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     95456499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    196768998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        41883                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        20603                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            62486                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.732779                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.853856                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.772701                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3301.049135                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5426.131139                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4075.326678                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          141                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          102                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             243                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        30550                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        17490                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         48040                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    625973492                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    358434991                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    984408483                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.729413                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.848905                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.768812                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20490.130671                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20493.710177                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20491.433868                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          5578                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           742                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               6320                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         9841                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data        11940                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            21781                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     37486000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     29820500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     67306500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        15419                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data        12682                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          28101                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.638239                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.941492                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.775097                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3809.165735                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2497.529313                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3090.147376                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          160                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           98                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           258                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         9681                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data        11842                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        21523                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    199967474                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    241043478                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    441010952                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.627862                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.933764                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.765916                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20655.663051                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20354.963520                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20490.217535                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           288653                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           331070                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                619723                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3622715                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        3438720                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7061435                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 374500011114                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 352953954274                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  727453965388                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3911368                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      3769790                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7681158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.926202                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.912178                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.919319                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103375.510112                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102641.085716                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103017.866112                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       151412                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       138507                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           289919                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3471303                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      3300213                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6771516                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 328668299755                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 309941106221                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 638609405976                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.887491                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.875437                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.881575                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94681.535941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93915.485522                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94308.188296                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1244694                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1585948                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2830642                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3431872                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      4896719                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          8328591                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 315247694613                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 432191741683                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 747439436296                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      4676566                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      6482667                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11159233                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.733844                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.755356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.746341                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91858.814843                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88261.495439                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89743.803759                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        13281                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        13347                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         26628                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3418591                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      4883372                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      8301963                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 280183297244                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 382464770808                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 662648068052                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.731005                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.753297                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.743955                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81958.706743                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78319.810739                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79818.239138                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      3532837                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      3646542                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7179379                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     25963095                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     25239239                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        51202334                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 2821879893887                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 2743994475554                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 5565874369441                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     29495932                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     28885781                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      58381713                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.880226                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.873760                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.877027                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108688.116493                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108719.382369                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108703.528426                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       259154                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       241853                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       501007                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     25703941                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     24997386                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     50701327                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 2547428273553                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 2478109223167                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5025537496720                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.871440                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.865387                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.868445                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99106.525087                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99134.734455                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99120.433213                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         5168                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1851                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              7019                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data        15648                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data        12626                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           28274                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     54395920                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     44621442                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     99017362                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        20816                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data        14477                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         35293                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.751729                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.872142                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.801122                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  3476.221881                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  3534.091716                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  3502.064158                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          697                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          600                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1297                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data        14951                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data        12026                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        26977                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    290229914                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    235287426                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    525517340                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.718246                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.830697                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.764373                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19412.073707                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19564.894894                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19480.199429                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1929052043500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1929052043500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998943                       # Cycle average of tags in use
system.l2.tags.total_refs                   165738997                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 144710984                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.145310                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.286209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.185522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.299665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.902167                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.845384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     7.479996                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.520097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.034149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.145307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.045346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.138209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.116875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999983                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1345781328                       # Number of tag accesses
system.l2.tags.data_accesses               1345781328                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1929052043500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     218789888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1867884800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     312535808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    1811710464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1055468672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5266389632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    218789888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    312535808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     531325696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   1104607424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1104607424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3418592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       29185700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        4883372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       28307976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     16491698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            82287338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     17259491                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           17259491                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        113418344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        968291554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        162015229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        939171377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    547143700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2730040203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    113418344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    162015229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        275433573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      572616705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            572616705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      572616705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       113418344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       968291554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       162015229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       939171377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    547143700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3302656907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  16892284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3418541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  28644460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   4883352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  27794865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  16449304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000307284250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1045467                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1045467                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           137991136                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           15901102                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    82287332                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   17259662                       # Number of write requests accepted
system.mem_ctrls.readBursts                  82287332                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 17259662                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1096810                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                367378                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3577377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3438641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4359431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3956521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3925636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7313726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           6157478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           6379521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5127289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5620717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4999451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          6815679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4690239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3710422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          7153706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3964692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0           1304648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           1131492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            937722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           1187639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4           1081540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            959904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            946035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            703236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            739423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           1181796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           815504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1334285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1323742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           761339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          1258213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15          1225764                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.91                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3189292019594                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               405952630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            4711614382094                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39281.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58031.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        17                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 39860921                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9174646                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              82287332                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             17259662                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                15028402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                14826068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                13382191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                10885755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 7572165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 4781160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3031611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2087848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1533094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1318513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1409123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2115697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1093801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 680285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 547109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 428258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 293507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 145242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  22886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   7807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  37016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  50380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 451764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 785991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 972160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1054828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1086212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1095109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1098483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1103909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1113373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1141631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1105582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1097041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1087490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1078780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1071260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1072097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  87146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  45949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  30638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  23602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  19658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  17081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  15700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  14972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  13960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  13180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  12102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  11160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     42                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     49047240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    127.984785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.199149                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   165.452435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     34001572     69.32%     69.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      9947909     20.28%     89.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1940177      3.96%     93.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1009764      2.06%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       583536      1.19%     96.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       357302      0.73%     97.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       231704      0.47%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       162262      0.33%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       813014      1.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     49047240                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1045467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      77.659563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     64.110460                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     53.193424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         124102     11.87%     11.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        399934     38.25%     50.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95        259641     24.83%     74.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127       123889     11.85%     86.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        59179      5.66%     92.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        32652      3.12%     95.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223        19639      1.88%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255        11688      1.12%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         6587      0.63%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         3660      0.35%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         1858      0.18%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         1051      0.10%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          600      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          398      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          241      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          127      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           95      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           52      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           25      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           22      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1045467                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1045467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.157642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.145588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.663247                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           976106     93.37%     93.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            15651      1.50%     94.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            27560      2.64%     97.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            15525      1.48%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             7463      0.71%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2010      0.19%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              709      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              303      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               98      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               32      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1045467                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             5196193664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                70195840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1081106048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5266389248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1104618368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2693.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       560.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2730.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    572.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1929051984500                       # Total gap between requests
system.mem_ctrls.avgGap                      19378.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    218786624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1833245504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    312534528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   1778871360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1052755648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   1081106048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 113416651.840580582619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 950334911.998448610306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 162014565.160693645477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 922147935.818508148193                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 545737297.004138588905                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 560433841.918791174889                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3418592                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     29185699                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      4883372                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     28307976                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     16491693                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     17259662                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 138192038207                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1665816759285                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 180008596689                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 1614163209935                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1113433777978                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 48370541308391                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40423.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57076.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36861.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57021.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     67514.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2802519.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    49.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         181918953300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          96692231955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        300466886580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        45101144520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     152277674640.001709                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     869708269740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8370073440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1654535234175.026611                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        857.693415                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  14570918568                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  64415260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1850065864932                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         168278347440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          89442047640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        279233483340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        43076567520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     152277674640.001709                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     872255493720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6225042720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1610788657020.026611                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        835.015656                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8941904135                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  64415260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1855694879365                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              43076                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        21539                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11227265.170156                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   110814115.305163                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        21539    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   6901715500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          21539                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1687227979000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 241824064500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1929052043500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     32428727                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        32428727                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     32428727                       # number of overall hits
system.cpu1.icache.overall_hits::total       32428727                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      6946742                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       6946742                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      6946742                       # number of overall misses
system.cpu1.icache.overall_misses::total      6946742                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 496192457978                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 496192457978                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 496192457978                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 496192457978                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     39375469                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     39375469                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     39375469                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     39375469                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.176423                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.176423                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.176423                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.176423                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71428.082111                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71428.082111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71428.082111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71428.082111                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       635065                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             7292                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    87.090647                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      6481874                       # number of writebacks
system.cpu1.icache.writebacks::total          6481874                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       463909                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       463909                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       463909                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       463909                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      6482833                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      6482833                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      6482833                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      6482833                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 460167490492                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 460167490492                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 460167490492                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 460167490492                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.164641                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.164641                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.164641                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.164641                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70982.468697                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70982.468697                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70982.468697                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70982.468697                       # average overall mshr miss latency
system.cpu1.icache.replacements               6481874                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     32428727                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       32428727                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      6946742                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      6946742                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 496192457978                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 496192457978                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     39375469                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     39375469                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.176423                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.176423                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71428.082111                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71428.082111                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       463909                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       463909                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      6482833                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      6482833                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 460167490492                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 460167490492                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.164641                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.164641                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70982.468697                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70982.468697                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1929052043500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994242                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           39070903                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          6482865                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             6.026796                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994242                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999820                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999820                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         85233771                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        85233771                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1929052043500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    147424855                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       147424855                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    147424855                       # number of overall hits
system.cpu1.dcache.overall_hits::total      147424855                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     71131798                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      71131798                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     71131798                       # number of overall misses
system.cpu1.dcache.overall_misses::total     71131798                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 6271534576657                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 6271534576657                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 6271534576657                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 6271534576657                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    218556653                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    218556653                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    218556653                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    218556653                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.325462                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.325462                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.325462                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.325462                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88167.806143                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88167.806143                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88167.806143                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88167.806143                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    763721564                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       270939                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         12026208                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3902                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.504769                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.435930                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     32773629                       # number of writebacks
system.cpu1.dcache.writebacks::total         32773629                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     38262228                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     38262228                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     38262228                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     38262228                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     32869570                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     32869570                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     32869570                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     32869570                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 3196539200997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 3196539200997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 3196539200997                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3196539200997                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.150394                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.150394                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.150394                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.150394                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97249.194346                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97249.194346                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97249.194346                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97249.194346                       # average overall mshr miss latency
system.cpu1.dcache.replacements              32773623                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    134468418                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      134468418                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     62813577                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     62813577                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 5573403785500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 5573403785500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    197281995                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    197281995                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.318395                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.318395                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88729.285159                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88729.285159                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     33767791                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     33767791                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     29045786                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     29045786                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 2834535489500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2834535489500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.147230                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.147230                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97588.527627                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97588.527627                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     12956437                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      12956437                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8318221                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8318221                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 698130791157                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 698130791157                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21274658                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21274658                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.390992                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.390992                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 83927.896501                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83927.896501                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4494437                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4494437                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      3823784                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      3823784                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 362003711497                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 362003711497                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.179734                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.179734                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 94671.590105                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 94671.590105                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2743558                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2743558                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data       140149                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       140149                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   7496881500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   7496881500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2883707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2883707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.048600                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.048600                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 53492.222563                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 53492.222563                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        55642                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        55642                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        84507                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        84507                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   5010381000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   5010381000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.029305                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.029305                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 59289.538145                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59289.538145                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2757475                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2757475                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        59319                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        59319                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    589287000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    589287000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2816794                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2816794                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.021059                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.021059                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9934.203206                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9934.203206                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        59242                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        59242                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    530276000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    530276000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.021032                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.021032                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8951.014483                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8951.014483                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3225000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3225000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2994000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2994000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       167175                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         167175                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        97732                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        97732                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3120269965                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3120269965                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       264907                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       264907                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368929                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368929                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 31926.799462                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 31926.799462                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          477                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          477                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        97255                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        97255                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3007305466                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3007305466                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.367129                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.367129                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 30921.859709                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 30921.859709                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1929052043500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.883458                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          186237384                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         32965836                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.649406                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.883458                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996358                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996358                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        482009929                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       482009929                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1929052043500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          70000370                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     36705772                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     57958298                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       127443215                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         29862316                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              48                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          198511                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        113171                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         311682                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          287                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          287                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7760485                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7760487                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      11159714                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     58840655                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        35293                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        35293                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     14028990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    100796816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     19447374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     98587598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             232860778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    598534976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4280381824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    829730624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4187466624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9896114048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       175325154                       # Total snoops (count)
system.tol2bus.snoopTraffic                1139105792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        252714897                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.295382                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.479992                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              180880083     71.57%     71.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1               69022352     27.31%     98.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2812289      1.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    173      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          252714897                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       155235242348                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       50594423017                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        7025237117                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       49532183144                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        9734440567                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            72076                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
