/*
 * SPDX-FileCopyrightText: 2023-2026 Espressif Systems (Shanghai) CO LTD
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <assert.h>
#include <sys/errno.h>
#include "esp_idf_version.h"
#include "esp_attr.h"
#include "esp_heap_caps.h"
#include "soc/soc.h"
#if CONFIG_IDF_TARGET_ESP32S31
#include "esp32s31/rom/cache.h"
#include "soc/cache_reg.h"
#endif
#if CONFIG_IDF_TARGET_ESP32P4
/* LOCAL FIX (spike): needed for the internal-SRAM cache maintenance below. */
#include "esp32p4/rom/cache.h"
#endif
#include "private/elf_platform.h"

#ifdef CONFIG_ELF_LOADER_LOAD_PSRAM
#ifdef CONFIG_IDF_TARGET_ESP32S3
#define OFFSET_TEXT_VALUE   (SOC_IROM_LOW - SOC_DROM_LOW)
#endif
#endif

/**
 * @brief Allocate block of memory.
 *
 * @param n - Memory size in byte
 * @param exec - True: memory can run executable code; False: memory can R/W data
 *
 * @return Memory pointer if success or NULL if failed.
 */
void *esp_elf_malloc(uint32_t n, bool exec)
{
    uint32_t caps;

#if CONFIG_ELF_LOADER_BUS_ADDRESS_MIRROR
#ifdef CONFIG_ELF_LOADER_LOAD_PSRAM
    caps = MALLOC_CAP_SPIRAM | MALLOC_CAP_8BIT;
#else
#ifdef MALLOC_CAP_EXEC
    caps = exec ? MALLOC_CAP_EXEC : MALLOC_CAP_8BIT;
#else
    caps = MALLOC_CAP_8BIT | MALLOC_CAP_32BIT;
#endif
#endif
#else
#ifdef CONFIG_ELF_LOADER_LOAD_PSRAM
    caps = MALLOC_CAP_SPIRAM | MALLOC_CAP_8BIT;
#if ESP_IDF_VERSION >= ESP_IDF_VERSION_VAL(5, 3, 0)
    caps |= MALLOC_CAP_CACHE_ALIGNED;
#endif
#else
    /* LOCAL FIX (spike), two bugs on ESP32-P4 where BUS_ADDRESS_MIRROR is off:
     *
     *   - the text segment was allocated without MALLOC_CAP_EXEC, so the module
     *     faulted on its first instruction (MCAUSE 1, MTVAL = entry);
     *   - MALLOC_CAP_CACHE_ALIGNED was then OR'd in unconditionally, and P4's
     *     internal RAM does not advertise it (heap/port/esp32p4/memory_layout.c),
     *     so the combination is unsatisfiable and returns -ENOMEM. It belongs to
     *     the PSRAM path only.
     */
    caps = exec ? MALLOC_CAP_EXEC : MALLOC_CAP_8BIT;
#endif
#endif

    return heap_caps_malloc(n, caps);
}

/**
 * @brief Free block of memory.
 *
 * @param ptr - memory block pointer allocated by "esp_elf_malloc"
 *
 * @return None
 */
void esp_elf_free(void *ptr)
{
    heap_caps_free(ptr);
}

/**
 * @brief Remap symbol from ".data" to ".text" section.
 *
 * @param elf  - ELF object pointer
 * @param sym  - ELF symbol table
 *
 * @return Remapped symbol value
 */
#ifdef CONFIG_ELF_LOADER_CACHE_OFFSET
uintptr_t elf_remap_text(esp_elf_t *elf, uintptr_t sym)
{
    uintptr_t mapped_sym;
    esp_elf_sec_t *sec = &elf->sec[ELF_SEC_TEXT];

    if ((sym >= sec->addr) &&
            (sym < (sec->addr + sec->size))) {
#ifdef CONFIG_ELF_LOADER_SET_MMU
        mapped_sym = sym + elf->text_off;
#else
        mapped_sym = sym + OFFSET_TEXT_VALUE;
#endif
    } else {
        mapped_sym = sym;
    }

    return mapped_sym;
}
#endif

/**
 * @brief Flush data from cache to external RAM.
 *
 * @param None
 *
 * @return None
 */
#ifdef CONFIG_ELF_LOADER_LOAD_PSRAM
void IRAM_ATTR esp_elf_arch_flush(uint32_t addr, uint32_t size)
{
    extern void spi_flash_disable_interrupts_caches_and_other_cpu(void);
    extern void spi_flash_enable_interrupts_caches_and_other_cpu(void);

#if ESP_IDF_VERSION >= ESP_IDF_VERSION_VAL(5, 0, 0)

#if CONFIG_IDF_TARGET_ESP32S31
    Cache_WriteBack_Addr(CACHE_MAP_L1_DCACHE, addr, size);
    spi_flash_disable_interrupts_caches_and_other_cpu();
    Cache_Invalidate_Addr(CACHE_MAP_L1_ICACHE_MASK, addr, size);
    spi_flash_enable_interrupts_caches_and_other_cpu();
    REG_CLR_BIT(CACHE_L1_ICACHE_CTRL_REG, CACHE_L1_ICACHE_SHUT_IBUS1);
#else
    extern void Cache_WriteBack_All(void);
    Cache_WriteBack_All();
    spi_flash_disable_interrupts_caches_and_other_cpu();
    spi_flash_enable_interrupts_caches_and_other_cpu();
#endif
#else
    void esp_spiram_writeback_cache(void);

    esp_spiram_writeback_cache();
    spi_flash_disable_interrupts_caches_and_other_cpu();
    spi_flash_enable_interrupts_caches_and_other_cpu();
#endif
}
#else   /* !CONFIG_ELF_LOADER_LOAD_PSRAM */
/*
 * LOCAL FIX (spike): with modules loaded into internal SRAM there was no cache
 * maintenance at all -- both the function and its call site in esp_elf.c are
 * inside #ifdef CONFIG_ELF_LOADER_LOAD_PSRAM. The loader writes the text
 * segment through the data path, so without a writeback + I-cache invalidate
 * the fetch side reads stale lines and the module dies on its first instruction
 * with MCAUSE 0x1f, which panic_arch.c reports as "Cache error".
 */
void IRAM_ATTR esp_elf_arch_flush(uint32_t addr, uint32_t size)
{
    Cache_WriteBack_Addr(CACHE_MAP_L1_DCACHE, addr, size);
    Cache_Invalidate_Addr(CACHE_MAP_L1_ICACHE_MASK, addr, size);
}
#endif
