

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Trigger Buffer Register</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="IDesignSpec">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Trigger Buffer Register">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Trigger Buffer Register" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="TriggerBufferRegister"
		  data-hnd-context="101"
		  data-hnd-title="Trigger Buffer Register"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="Customcodeoutput.html">Custom code output</a></li><li><a href="SpecificationCreation.html">Specification Creation</a></li><li><a href="Registers.html">Registers</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="Registers.html" title="Registers" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="WideRegister.html" title="Wide Register" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="Vectoredhardwareport.html" title="Vectored hardware port" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Trigger Buffer Register</h2>

            <div class="main-content">
                
<p class="rvps2"><span class="rvts14">(Multi-word atomic access)</span></p>
<p class="rvps2"><span class="rvts26">(compatible with IDS-Word version 5.10.0.0 and above)</span></p>
<p class="rvps2"><span class="rvts26">(compatible with IDS-Excel version 5.18.0.0 and above)</span></p>
<p class="rvps151"><a class="rvts407" href="https://www.portal.agnisys.com/dashboard/s/IDesignSpecVideo#creatingcomplexregisters" target="_blank">Training Video: Creating Complex Registers</a></p>
<p class="rvps2"><span class="rvts14">Sometimes it is required that a register with size greater than the bus width is written and read as one atomic unit from the hardware side. Such a register is written/read sequentially from the software side. This can be achieved by creating an N-register buffer in the memory space which is associated with a trigger event. When the trigger event occurs, the write/read happens to/from the buffer to the actual register that is available to the hardware side.</span></p>
<p class="rvps2"><span class="rvts14">The trigger event can be a read/write to either the Least Significant or the Most Significant register.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">In IDesignSpec™, the Triggered Buffer register can be implemented either in IDS-Word or in SystemRDL.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><span class="rvts465">Multi-word atomic access</span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem679.png"></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps110 noindent"><span class="rvts14">RegA is the wide hardware register, the MSB of wide register is the trigger.</span></li>
 <li class="rvps110 noindent"><span class="rvts14">RegA1 and RegA2 are the buffers corresponding to the fields of wide Hardware register.</span></li>
</ul>
<h2 class="rvps111"><span class="rvts0"><span class="rvts308">IDS-Word implementation</span></span></h2>
<p class="rvps2"><span class="rvts162"><br/></span></p>
<p class="rvps2"><span class="rvts14">This register can be implemented in IDesignSpec™ by using a special template. As shown in the example below. Note the following:</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<ol style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside;">
 <li style="text-indent: 0px" class="rvps171 noindent"><span class="rvts186">In this template user can specify the trigger by using the property “</span><span class="rvts464">buffer_trig</span><span class="rvts186">”. In the example below field “F3” of the 96-bit wide hardware register “RegA” is marked as the trigger. The trigger can be set to any fields or part select of the fields of this register or a field of some other register or any external signal or interrupt.&nbsp;</span></li>
 <li style="text-indent: 0px" class="rvps171 noindent"><span class="rvts186">32-bit wide buffer registers corresponding to fields F1 and F2 of RegA is created for the atomic reads/writes of the 96-bit wide hardware register (RegA). The buffer width is equal to the width of the bus.</span></li>
 <li style="text-indent: 0px" class="rvps171 noindent"><span class="rvts186">Any software write to the wide hardware register RegA will copy the buffer register (F1, F2) contents into RegA, if the trigger “F3” is asserted. Typically the order of software write is F1, F2, F3.</span></li>
 <li style="text-indent: 0px" class="rvps171 noindent"><span class="rvts186">Software read from RegA will copy its contents into the buffer registers corresponding to the fields F1 and F2. The order of software read is F3, F2,F1.</span></li>
</ol>
<h2 class="rvps111"><span class="rvts0"><span class="rvts308">IDS-</span></span><a name="trig_buffer example"></a><span class="rvts0"><span class="rvts308">Word Implementation</span></span></h2>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem3036.png"></p>
<p class="rvps3"><span class="rvts466"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts308">IDS-Excel Implementation</span></span></h2>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem1296.png"></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps172"><span class="rvts466"><br/></span></p>
<p class="rvps2"><span class="rvts466">*****************************************************************************************************************************</span></p>
<p class="rvps3"><span class="rvts466">Will be available in future release</span></p>
<p class="rvps2"><span class="rvts466">*****************************************************************************************************************************&nbsp;</span></p>
<p class="rvps2"><span class="rvts470">buffer_trig=counter[31:0]&nbsp;</span></p>
<p class="rvps173"><span class="rvts470">buffer_trig=Reg1.f1</span><span class="rvts470"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts470">buffer_trig=input_sig</span></p>
<p class="rvps2"><span class="rvts470">buffer_trig=Couinter1@saturate</span></p>
<p class="rvps2"><span class="rvts466"><br/></span></p>
<p class="rvps2"><span class="rvts466">********************************************************************************************************************************************************************************************************************************************************************</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts308">SystemRDL implementation</span></span></h2>
<p class="rvps2"><span class="rvts162"><br/></span></p>
<p class="rvps2"><span class="rvts14">Since SystemRDL does not support such a register natively. Agnisys® has added a UDP (user defined property) that enables users to describe such a register in SystemRDL.</span></p>
<p class="rvps2"><span class="rvts14">In SystemRDL such a triggered buffer register is implemented by a </span><span class="rvts15">reg</span><span class="rvts14"> with the additional property of </span><span class="rvts15">buffer_trig</span><span class="rvts14">.&nbsp;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example</span><span class="rvts14">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/buffer_trig/buffer_trig.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/buffer_trig/buffer_trig.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/buffer_trig/buffer_trig.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts26">Note that when the trigger buffer reg is instantiated, its dimension cannot be more than 1.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps11"><span class="rvts356">`include "IDS_Property.rdl"</span></p>
   <p class="rvps11"><span class="rvts356"><br/></span></p>
   <p class="rvps11"><span class="rvts356">addrmap top_level {</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; reg {</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;buffer_trig = "F3"; // any field within register, any other field from any other register or Signal &nbsp;</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;endianness = "big"; &nbsp; &nbsp;// endianness to select the trigger address</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;regwidth=64; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // 64 bits wide register</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;field { hw=rw; sw=rw;} F1[63:32];</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;field { hw=rw; &nbsp;sw=rw; } F2[31:16];</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;field { &nbsp;hw=rw; &nbsp;sw=rw;} F3[15:0];</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; } wide_register;</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp;&nbsp;</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; reg { regwidth=32; &nbsp;field {} f1; } r1;</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp;&nbsp;</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; reg {&nbsp;</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; buffer_trig = "f1[31:0]";</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; endianness = "little";</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; regwidth = 256;</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; field { } f1[255:0];&nbsp;</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; } another_reg; &nbsp;</span></p>
   <p class="rvps11"><span class="rvts356">} ;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts308">Example in IDS-Word:</span></span></h2>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem713.png"></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem714.png"></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem715.png"></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts308">Example in IDS-Excel</span></span></h2>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem1294.png"></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem1295.png"></p>
<p class="rvps2"><span class="rvts329"><br/></span></p>
<p class="rvps2"><a name="trigger_buffer cheader"></a><span class="rvts16">CHeader Output</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 766px; height : 224px; padding : 1px;" src="lib/NewItem2053.png"></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">#define myblock_element_ADDRESS 0x8</span></p>
<p class="rvps2"><span class="rvts356">#define myblock_element_buff_1_ADDRESS 0x4</span></p>
<p class="rvps2"><span class="rvts356">#define myblock_element_buff_2_ADDRESS 0x0</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts338"><br/></span></p>
<p class="rvps2"><a name="buffer_trig_read"></a><span class="rvts16">Read trigger different than write trigger for trigger buffer register</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts14">A property buffer_trig_read can been used in trigger buffer register to have a separate trigger for the read operation.</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps139"><img alt="" style="padding : 1px;" src="lib/NewItem3194.png"></p>
<p class="rvps139"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts395">Verilog Output</span></p>
<p class="rvps2"><span class="rvts395"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts274">.</span><span class="rvts274"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts274">.</span><span class="rvts274"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts274">.</span></p>
   <p class="rvps2"><span class="rvts274">.</span><span class="rvts274"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts274">.</span><span class="rvts274"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts274">.</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign triggerreg1_wr_valid = triggerreg1_decode &amp;&amp; wr_stb;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">assign triggerreg1_rd_valid = triggerreg1_buff_0_decode &amp;&amp; rd_stb;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign triggerreg1_enb &nbsp; &nbsp; &nbsp;= triggerreg1_wr_valid;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign triggerreg1_offset = block_offset+'h0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign triggerreg1_decode &nbsp;= (address[Block1_address_width-1 : 0] &nbsp; &nbsp;== triggerreg1_offset[Block1_address_width-1 : 0] ) ? 1'b1 : 1'b0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; always @(posedge clk)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; triggerreg1_F1_q &lt;= 32'd0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; triggerreg1_F2_q &lt;= 32'd0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; triggerreg1_F3_q &lt;= 32'd0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (triggerreg1_F1_in_enb) &nbsp; // F1 : HW Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; triggerreg1_F1_q &lt;= triggerreg1_F1_in;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (triggerreg1_wr_valid) &nbsp; &nbsp; // SW: Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; triggerreg1_F1_q &lt;= triggerreg1_buff_0 [31 : 0] ;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (triggerreg1_F2_in_enb) &nbsp; // F2 : HW Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; triggerreg1_F2_q &lt;= triggerreg1_F2_in;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (triggerreg1_wr_valid) &nbsp; &nbsp; // SW: Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; triggerreg1_F2_q &lt;= triggerreg1_buff_1 [31 : 0] ;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // -----------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // FIELD &nbsp; &nbsp; &nbsp;: F3</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // HW ACCESS &nbsp;: Read-Write &nbsp; &nbsp;WIDTH &nbsp;: 32</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // SW ACCESS &nbsp;: Read-Write &nbsp; &nbsp;OFFSET : 0</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // -----------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // DESCRIPTION : NA</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; //</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (triggerreg1_F3_in_enb) &nbsp; // F3 : HW Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; triggerreg1_F3_q &lt;= triggerreg1_F3_in;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (triggerreg1_wr_valid) &nbsp; &nbsp; // SW: Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; triggerreg1_F3_q &lt;= ( wr_data[31:0] &amp; reg_enb[31:0] ) | (triggerreg1_F3_q &amp; (~reg_enb[31:0])) ;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">triggerreg1_buff_2 &lt;= &nbsp;( wr_data[31:0] &amp; reg_enb[31:0] ) | (triggerreg1_F3_q &amp; (~reg_enb[31:0])) ;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if(triggerreg1_rd_valid)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; triggerreg1_buff_2 &lt;= triggerreg1_r[31:0];</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; end // always clk</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign &nbsp;triggerreg1_F1_r = triggerreg1_F1_q;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign &nbsp;triggerreg1_F2_r = triggerreg1_F2_q;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign &nbsp;triggerreg1_F3_r = triggerreg1_F3_q;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign triggerreg1_r = {triggerreg1_F1_q , triggerreg1_F2_q , triggerreg1_F3_q} ;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign triggerreg1_main_rd_data = triggerreg1_decode ? triggerreg1_buff_2 : 32'b0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">assign triggerreg1_rd_data= triggerreg1_main_rd_data| triggerreg1_buff_0_rd_data|triggerreg1_buff_1_rd_data;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts351">&nbsp;</span><span class="rvts367">.........</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts274"><br/></span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><a name="Trigger"></a><span class="rvts16">Trigger Buffer Register for Multiple registers</span></p>
<p class="rvps2"><span class="rvts467"><br/></span></p>
<p class="rvps2"><span class="rvts14">Trigger Buffer Register can also be used with multiple registers (same size), rather than a single wide register.</span></p>
<p class="rvps2"><span class="rvts14">Whenever there will be a read/write event on trigger register, the write/read happens to/from the buffer registers. Using {registered=false} property now registers RTL is external while the corresponding buffers are generated by the IDS.</span></p>
<p class="rvps2"><span class="rvts14">To Clear register after value is buffered we have created a signal &lt;reg_name&gt;_trig which becomes high when value is buffered and &lt;reg_name&gt;_trig is cleared by hardware reset or on (!</span><span class="rvts37">(Stats_A_0_decode == 1) &amp;&amp; (Stats_A_0_wr_valid == 0 )</span><span class="rvts14"> ).</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">'buffer_trig_reg' property is supported for registers and fields. For example of this property on field, </span><a class="rvts23" href="TriggerBufferRegister.html#trigger%20buffer">click here</a><span class="rvts14">. Triggering events for field could be signals only.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">For Example:</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 676px; height : 503px; padding : 1px;" src="lib/NewItem1808.png"></p>
<p class="rvps2"><span class="rvts468"><br/></span></p>
<p class="rvps2"><span class="rvts16">Verilog Output</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">// Buffer Declarations</span></p>
   <p class="rvps2"><span class="rvts356">// BUFFER : STATS_A_1_BUFF_0 &nbsp; SIGNALS</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;reg [31:0] Stats_A_1_buff_0 ;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire [64 - 1 : 0] Stats_A_1_buff_0_offset;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire Stats_A_1_buff_0_wr_valid;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire Stats_A_1_buff_0_decode;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire [31:0] Stats_A_1_buff_0_rd_data;// READ DATA FOR BUFFER</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire [31:0] Stats_A_1_r;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">// BUFFER : STATS_B_0_BUFF_0 &nbsp; SIGNALS</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reg [31:0] Stats_B_0_buff_0 ;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire [64 - 1 : 0] Stats_B_0_buff_0_offset;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire Stats_B_0_buff_0_wr_valid;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire Stats_B_0_buff_0_decode;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire [31:0] Stats_B_0_buff_0_rd_data;// READ DATA FOR BUFFER</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire [31:0] Stats_B_0_r;</span></p>
   <p class="rvps2"><span class="rvts367">&nbsp; &nbsp; ………..</span></p>
   <p class="rvps2"><span class="rvts367">&nbsp; &nbsp; ………..</span></p>
   <p class="rvps2"><span class="rvts367"><br/></span></p>
   <p class="rvps2"><span class="rvts356">// REGISTER &nbsp; &nbsp; &nbsp;: &nbsp;STATS_A_1</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;assign Stats_A_1_F1_q &nbsp;= Stats_A_1_F1_in_enb ? Stats_A_1_F1_in : (Stats_A_0_wr_valid ? &nbsp; &nbsp; Stats_A_1_buff_0[31:0] : ( Stats_A_1_trig ? 32'b0 : Stats_A_1_buff_0[31:0])) ; &nbsp; &nbsp;// Field : F1</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts367">………</span></p>
   <p class="rvps2"><span class="rvts367"><br/></span></p>
   <p class="rvps2"><span class="rvts356">// Buffer &nbsp; &nbsp;: Stats_A_1_buff_0</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;if ((Stats_A_0_decode == 1) &amp;&amp; (Stats_A_0_rd_valid == 1 )) &nbsp; // Write on Trigger Read</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Stats_A_1_buff_0 &lt;= Stats_A_1_r [31:0];</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Stats_A_1_trig &lt;= 1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Stats_A_1_trig &lt;= 0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts367">.........</span></p>
   <p class="rvps2"><span class="rvts367"><br/></span></p>
   <p class="rvps2"><span class="rvts356">// REGISTER &nbsp; &nbsp; &nbsp;: &nbsp;STATS_B_0</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">if (Stats_A_0_wr_valid) &nbsp; // F1 : SW Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Stats_B_0_F1_q &lt;= Stats_B_0_buff_0 [31 : 0];</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end &nbsp;// sw_write_close</span></p>
   <p class="rvps2"><span class="rvts367">………</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">// Buffer &nbsp; &nbsp;: Stats_B_0_buff_0</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">if ((Stats_A_0_decode == 1) &amp;&amp; (Stats_A_0_rd_valid == 1 )) &nbsp; // Write on Trigger Read</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Stats_B_0_buff_0 &lt;= Stats_B_0_r [31:0];</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts367">……</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts437"><br/></span></p>
<p class="rvps2"><a name="Trigger"></a><span class="rvts16">Trigger Buffer Register for Multiple registers in VHDL alt2</span></p>
<p class="rvps2"><span class="rvts467"><br/></span></p>
<p class="rvps2"><span class="rvts14">Trigger Buffer Register can also be used with multiple registers (same size) for generating vhdl alt2 output, rather than a single wide register.</span></p>
<p class="rvps2"><span class="rvts14">Whenever there will be a read/write event on trigger register, the write/read happens to/from the buffer registers. Using {registered=false} property now registers RTL is external while the corresponding buffers are generated by the IDS.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Example Case:</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem3037.png"></p>
<p class="rvps2"><span class="rvts395">VHDL (alt2) Output</span></p>
<p class="rvps2"><span class="rvts395"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts323">&nbsp; </span><span class="rvts356">--BUFFER : STATUS_A_1_BUFF_0 &nbsp; &nbsp;SIGNALS</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">signal Status_A_1_buff_0 : std_logic_vector(31 downto 0) ;</span></p>
   <p class="rvps2"><span class="rvts356">signal Status_A_1_buff_0_wr_valid &nbsp; &nbsp; : std_logic;</span></p>
   <p class="rvps2"><span class="rvts356">signal Status_A_1_buff_0_decode &nbsp; &nbsp; : std_logic;</span></p>
   <p class="rvps2"><span class="rvts356">signal Status_A_1_buff_0_rd_data &nbsp; : std_logic_vector(31 downto 0);</span></p>
   <p class="rvps2"><span class="rvts356">signal Status_A_1_r &nbsp; &nbsp;: std_logic_vector(31 downto 0);</span></p>
   <p class="rvps2"><span class="rvts356">signal Status_A_1_trig &nbsp; : std_logic;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">--BUFFER : STATUS_A_2_BUFF_0 &nbsp; &nbsp;SIGNALS</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">signal Status_A_2_buff_0 : std_logic_vector(31 downto 0) ;</span></p>
   <p class="rvps2"><span class="rvts356">signal Status_A_2_buff_0_wr_valid &nbsp; &nbsp; : std_logic;</span></p>
   <p class="rvps2"><span class="rvts356">signal Status_A_2_buff_0_decode &nbsp; &nbsp; : std_logic;</span></p>
   <p class="rvps2"><span class="rvts356">signal Status_A_2_buff_0_rd_data &nbsp; : std_logic_vector(31 downto 0);</span></p>
   <p class="rvps2"><span class="rvts356">signal Status_A_2_r &nbsp; &nbsp;: std_logic_vector(31 downto 0);</span></p>
   <p class="rvps2"><span class="rvts356">signal Status_A_2_trig &nbsp; : std_logic;</span></p>
   <p class="rvps2"><span class="rvts356">....................</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;-- REGISTER &nbsp; &nbsp; &nbsp;: &nbsp;STATUS_A_1 &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if reset_l = '0' then</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Status_A_1_buff_0 &nbsp;&lt;= &nbsp;default_Status_A_1_buff_0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Status_A_1_trig &lt;= '0';</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Status_A_1_buff_0_wr_valid = '1') then</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Status_A_1_buff_0 &lt;= wr_data(31 downto 0);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if ( decode_Status_A_0 = '1' and rd_valid_Status_A_0 = '1') then</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Status_A_1_buff_0 &lt;= Status_A_1_r(31 downto 0);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Status_A_1_trig &lt;= '1' ;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Status_A_1_trig &lt;= '0' ; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; -- REGISTER &nbsp; &nbsp; &nbsp;: &nbsp;STATUS_A_2</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;if reset_l = '0' then</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Status_A_2_buff_0 &nbsp;&lt;= &nbsp;default_Status_A_2_buff_0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Status_A_2_trig &lt;= '0';</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Status_A_2_buff_0_wr_valid = '1') then</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Status_A_2_buff_0 &lt;= wr_data(31 downto 0);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if ( decode_Status_A_0 = '1' and rd_valid_Status_A_0 = '1') then</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Status_A_2_buff_0 &lt;= Status_A_2_r(31 downto 0);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Status_A_2_trig &lt;= '1' ;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Status_A_2_trig &lt;= '0' ;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts437"><br/></span></p>
<p class="rvps2"><span class="rvts356">.................... &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><a name="Trigger Buffer Register in UVM"></a><span class="rvts16">Trigger Buffer Register in UVM :</span></p>
<p class="rvps149"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts34">In the scenario shown below there is a 32 bit wide register “Reg1”, having four 8-bit wide fields, F1, F2, F3, F4 but only 16 bit wide bus. In RTL we create a 16 bit wide buffer “Reg1_buff” from which data is read/write into the main register depending upon the trigger condition (write/read from field F1).</span></p>
<p class="rvps2"><span class="rvts36">This architecture makes it possible to read/write wide registers sequentially from the software side. We can read/write 16 bits from the main register and remaining 16 bits from the buffer, which are in turn read/write into the main register when the triggering condition occurs.</span></p>
<p class="rvps149"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts467"><br/></span></p>
<p class="rvps2"><span class="rvts126">Logic diagram:</span></p>
<p class="rvps3"><img alt="" style="width : 751px; height : 404px; padding : 1px;" src="lib/NewItem1818.png"></p>
<p class="rvps3"><span class="rvts467"><br/></span></p>
<p class="rvps3"><span class="rvts467"><br/></span></p>
<p class="rvps2"><span class="rvts16">UVM code:</span></p>
<p class="rvps22"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">&nbsp;Trigger buffer registers can be implemented in UVM by defining buffer and main registers, as defined in the RTL and map them to the exact offsets on which they lie in the RTL. Then the fields in buffer register (Field1, Field2) and there corresponding fields in main register (F3, F4), can be associated with the trigger field (F1) by defining a callback “triggered_field_cb” in the uvm package file. Its code is given below:</span></p>
<p class="rvps2"><span class="rvts14">In this scenario (buswith: 16, address unit: 8, endianness: little) the UVM</span><span class="rvts15"> </span><span class="rvts14">code is as follows-</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts15">Buffer Registers Mapped to same offset as in RTL and callback registration at block</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">class Block1_block extends uvm_reg_block;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; `uvm_object_utils(Block1_block)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; rand Block1_Reg1 Reg1; </span><span class="rvts367">// Main Trigger Buffer Register</span><span class="rvts356">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; rand Block1_Buff Reg1_buff; </span><span class="rvts367">// Buffer Register</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; triggered_field_cb trig_Field1_cb; </span><span class="rvts367">//Callback object</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; triggered_field_cb trig_Field2_cb; </span><span class="rvts367">//Callback object</span></p>
   <p class="rvps2"><span class="rvts356">……….</span></p>
   <p class="rvps2"><span class="rvts356">…….</span></p>
   <p class="rvps2"><span class="rvts356">….</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; default_map= create_map("default_map", 'h0, 2, UVM_LITTLE_ENDIAN, 1);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; default_map.add_reg( Reg1, 'h0, "RW"); // Main Trigger Buffer Register at Defined offset</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; default_map.add_reg( Reg1_buff, 'h2, "RW"); // Buffer Register at offset Related to the triggering field</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; trig_Field1_cb = new("trig_Field1_cb", Reg1_buff.Field1, Reg1.F3); // callback associated to buffer fields</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; uvm_reg_field_cb::add(Reg1.F1, trig_Field1_cb);&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">// callback added to field F1 of main register “Reg1”</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; trig_Field2_cb = new("trig_Field2_cb", Reg1_buff.Field2, Reg1.F4); // callback associated to buffer fields</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; uvm_reg_field_cb::add(Reg1.F1, trig_Field2_cb);</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">// callback added to field F1 of main register “Reg1”</span></p>
   <p class="rvps2"><span class="rvts356">……….</span></p>
   <p class="rvps2"><span class="rvts356">…….</span></p>
   <p class="rvps2"><span class="rvts356">….</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">Callback &nbsp;Class Code</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">class triggered_field_cb extends uvm_reg_cbs;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">uvm_reg_field buffer_field; //field in the buffer register “Reg1_buff”</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">uvm_reg_field current_field; // corresponding field in the main register “Reg1”</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">function new(string name, uvm_reg_field buffer_field, uvm_reg_field current_field);</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">super.new (name);</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">this.buffer_field = buffer_field;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">this.current_field = current_field;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">endfunction</span></p>
   <p class="rvps22"><span class="rvts356">virtual function void post_predict (……….);</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">if (kind == UVM_PREDICT_WRITE) begin</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">void'(current_field.predict(buffer_field.get_mirrored_value));</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">end</span></p>
   <p class="rvps22"><span class="rvts356">if (kind == UVM_PREDICT_READ) begin</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">void'(buffer_field.predict(current_field.get_mirrored_value));</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">end</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">endfunction</span></p>
   <p class="rvps2"><span class="rvts356">endclass</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><a name="buffer_trig_Signal"></a><span class="rvts16">Buffer Trig Reg Property Using Signals</span></p>
<p class="rvps2"><span class="rvts329"><br/></span></p>
<p class="rvps2"><span class="rvts14">‘Buffer_trig_reg’ property now can have signal as value instead of register name. It can be specified in the following way:</span></p>
<p class="rvps2"><span class="rvts14">buffer_trig_reg=&lt;sigName1&gt;:w,&lt;sigName2&gt;:r.</span></p>
<p class="rvps2"><span class="rvts14">where, sigName1 is the signal name which is used to write on to register from buffer and sigName2 is used to update the buffer registers.</span></p>
<p class="rvps2"><span class="rvts14">:w stands for writing and :r stands for read operation.</span></p>
<p class="rvps2"><span class="rvts14">For example:</span></p>
<p class="rvps3"><img alt="" style="width : 619px; height : 357px; padding : 1px;" src="lib/NewItem2645.png"></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts16">Verilog Code</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: '🡺 ';">
 <li class="rvps72 noindent"><span class="rvts186">Writing to register from buffer when S1 is high:&nbsp;</span></li>
</ul>
<p class="rvps2"><span class="rvts162"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">always @(posedge clk)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg6_F3_q &nbsp;&lt;= 16'd1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Reg6_F3_in_enb) &nbsp; // F3: HW Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg6_F3_q &lt;= Reg6_F3_in;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">if (S1) &nbsp; // F3: SW Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg6_F3_q &lt;= Reg6_buff_0 [15 : 0];</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end &nbsp;// sw_write_close</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; end // always clk</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: '🡺 ';">
 <li class="rvps72 noindent"><span class="rvts469">Updating buffer register on Signal S2:</span></li>
</ul>
<p class="rvps72"><span class="rvts469"><br/></span></p>
<div class="rvps72">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">always @(posedge clk)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg6_buff_0 &lt;= 32'b0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if(Reg6_buff_0_wr_valid) &nbsp; // SW Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg6_buff_0 &lt;= (wr_data [31:0] &amp; reg_enb[31:0]) | (Reg6_buff_0 &amp; (~reg_enb[31:0]));</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">if (S2) &nbsp; // Write on Trigger</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg6_buff_0 &lt;= Reg6_r [31:0];</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; end // always Buffer clk</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts14">When the register is Read-Only, then input can be provided in the 3 ways:</span></p>
<ol style="text-indent: 0px; padding: 0; margin: 0 0 0 30px; list-style-position: outside;">
 <li class="rvps174 noindent"><span class="rvts186">buffer_trig_reg=&lt;sigName1&gt;:w,&lt;sigName2&gt;:r</span></li>
 <li class="rvps174 noindent"><span class="rvts186">buffer_trig_reg=&lt;sigName&gt;:r</span></li>
 <li class="rvps174 noindent"><span class="rvts186">buffer_trig_reg=&lt;sigName&gt;</span></li>
</ol>
<p class="rvps3"><img alt="" style="width : 620px; height : 284px; padding : 1px;" src="lib/NewItem2644.png"></p>
<p class="rvps2"><span class="rvts162"><br/></span></p>
<p class="rvps2"><span class="rvts14">When the register is Write-Only, then input can be provided in the 3 ways:</span></p>
<ol style="text-indent: 0px; padding: 0; margin: 0 0 0 30px; list-style-position: outside;">
 <li class="rvps174 noindent"><span class="rvts186">buffer_trig_reg=&lt;sigName1&gt;:w,&lt;sigName2&gt;:r</span></li>
 <li class="rvps174 noindent"><span class="rvts186">buffer_trig_reg=&lt;sigName&gt;:w</span></li>
 <li class="rvps174 noindent"><span class="rvts186">buffer_trig_reg=&lt;sigName&gt;</span></li>
</ol>
<p class="rvps174"><span class="rvts186"><br/></span></p>
<p class="rvps118"><img alt="" style="width : 622px; height : 291px; padding : 1px;" src="lib/NewItem2643.png"></p>
<p class="rvps118"><span class="rvts186"><br/></span></p>
<p class="rvps72"><span class="rvts209">Example 2:</span></p>
<p class="rvps72"><span class="rvts209"><br/></span></p>
<p class="rvps72"><span class="rvts209">&nbsp; SystemRDL</span></p>
<p class="rvps72"><span class="rvts209"><br/></span></p>
<div class="rvps72">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">`include test_common.rdl</span></p>
   <p class="rvps6"><span class="rvts370">property buffer_trig_reg { type = string; component = reg|field;};</span></p>
   <p class="rvps6"><span class="rvts29"><br/></span></p>
   <p class="rvps6"><span class="rvts370">regfile sub_level #(&nbsp; &nbsp; string BUFFER_TRIG = ""&nbsp; ){</span></p>
   <p class="rvps6"><span class="rvts370">reg {&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts373">buffer_trig_reg = BUFFER_TRIG;</span><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts370">field_sRW_hR_t #(.WIDTH(32)) value = 32'b0;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts370">} reg_32b;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts29"><br/></span></p>
   <p class="rvps6"><span class="rvts370">reg {&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts370">field_sRW_hR_t #(.WIDTH(10)) value = 1'b0;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts370">value-&gt;buffer_trig_reg = BUFFER_TRIG;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts370">} reg_1b[10];</span></p>
   <p class="rvps6"><span class="rvts370">};&nbsp;</span></p>
   <p class="rvps6"><span class="rvts29"><br/></span></p>
   <p class="rvps6"><span class="rvts370">regfile upper_level #(&nbsp; &nbsp; string BUFFER_TRIG = ""&nbsp; ) {</span></p>
   <p class="rvps6"><span class="rvts370">sub_level #(.BUFFER_TRIG(BUFFER_TRIG)) sub_level;</span></p>
   <p class="rvps6"><span class="rvts370">};</span></p>
   <p class="rvps6"><span class="rvts29"><br/></span></p>
   <p class="rvps6"><span class="rvts370">addrmap block {</span></p>
   <p class="rvps6"><span class="rvts370">signal { activehigh; sync; signalwidth=10;} trig_groupA[10];</span></p>
   <p class="rvps6"><span class="rvts370">upper_level #(.BUFFER_TRIG("trig_groupA[%p.iter]:w")) upper_level[10];</span></p>
   <p class="rvps6"><span class="rvts370">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps72"><span class="rvts209">&nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts35">RTL Output</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">...</span></p>
   <p class="rvps6"><span class="rvts387"><br/></span></p>
   <p class="rvps6"><span class="rvts370">generate</span></p>
   <p class="rvps6"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;genvar upper_level_i;</span></p>
   <p class="rvps6"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;for( upper_level_i = 0; upper_level_i &lt; upper_level_count; upper_level_i = upper_level_i + 1)</span></p>
   <p class="rvps6"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin : upper_level_gen</span></p>
   <p class="rvps6"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;genvar sub_level_reg_1b_i;</span></p>
   <p class="rvps6"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;for( sub_level_reg_1b_i = 0; sub_level_reg_1b_i &lt; sub_level_reg_1b_count; sub_level_reg_1b_i = sub_level_reg_1b_i + 1)</span></p>
   <p class="rvps6"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin : sub_level_reg_1b_gen</span></p>
   <p class="rvps6"><span class="rvts387"><br/></span></p>
   <p class="rvps6"><span class="rvts373">if (trig_groupA[upper_level_i]) &nbsp; // VALUE : SW Write</span></p>
   <p class="rvps6"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps6"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sub_level_reg_32b_value_q[upper_level_i] &lt;= sub_level_reg_32b_buff_0[upper_level_i][31 : 0];</span></p>
   <p class="rvps6"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts35">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps72"><span class="rvts186"><br/></span></p>
<p class="rvps72"><span class="rvts186">*Note: - Always provide the signal to write the register first i.e. &lt;sigName1&gt;:w and then comma separated &lt;sigName2&gt;:r.</span></p>
<p class="rvps72"><span class="rvts186"><br/></span></p>
<p class="rvps2"><a name="trigger independent and on field"></a><span class="rvts16">Independent Triggers for Trigger buffer register</span></p>
<p class="rvps2"><span class="rvts14">(6.42.0.0 onwards)</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">In IDS 6.42.0.0 version and onwards, user will be able to give independent read or write triggers on a register with 'rw' as sw access. The triggering even in this could only be signals.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem3373.png"></p>
<p class="rvps2"><a name="trigger buffer"></a><span class="rvts16">SystemRDL:</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps110"><span class="rvts385">property buffer_trig_reg {type = string;component = field;};</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp;signal {}S1;</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp;addrmap Block1 { &nbsp;</span></p>
   <p class="rvps110"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> reg original_csr{</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;regwidth=32;</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; regwidth=32;</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; field {</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; hw = ro;</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; sw = rw;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; }F2[31:16] = 16'h0;</span></p>
   <p class="rvps110"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">field {</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">buffer_trig_reg = &nbsp;"S1:w";</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; hw = ro;</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; }F1[15:0] = 16'h0;</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; &nbsp; &nbsp;};</span></p>
   <p class="rvps110"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;original_csr original_csr;</span></p>
   <p class="rvps110"><span class="rvts356">&nbsp; };</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts16">IDS-Word:</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem3374.png"></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts16">IDS-Excel:</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem3375.png"></p>
<p class="rvps3"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts16">Generated RTL (verilog) Output:</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">module Block1_IDS #(</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // &nbsp;PARAMETERS</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;. &nbsp;. &nbsp;.</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; )</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; (</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //-----------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // REGISTER : ORIGINAL_CSR SIGNALS</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; output &nbsp; original_csr_enb,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // READ DATA SIGNAL FOR EACH FIELD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; output [15 : 0] original_csr_F2_r, &nbsp; &nbsp;// FIELD : F2</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // READ DATA SIGNAL FOR EACH FIELD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; output [15 : 0] original_csr_F1_r, &nbsp; &nbsp;// FIELD : F1</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //Signals &nbsp;: SIGNALS</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">input S1</span><span class="rvts356">,&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //APB signals &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;. &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; );</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; . &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">// BUFFER : ORIGINAL_CSR_BUFF_0 &nbsp; SIGNALS</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">reg [15:0] original_csr_F1_buff_0 ;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">wire [64 - 1 : 0] original_csr_buff_0_offset;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">wire original_csr_buff_0_wr_valid;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">wire original_csr_buff_0_rd_valid;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">wire original_csr_buff_0_decode;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">wire [31:0] original_csr_buff_0_rd_data;// READ DATA FOR BUFFER</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // BUFFER SIGNAL FOR EACH FIELD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reg [15 : 0] original_csr_F2_q ; &nbsp; &nbsp; &nbsp;// FIELD : F2</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reg [15 : 0] original_csr_F1_q ; &nbsp; &nbsp; &nbsp;// FIELD : F1</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">always @(posedge clk)</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin&nbsp;</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; original_csr_F1_q &nbsp;&lt;= 16'd0;</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin &nbsp;</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (S1) &nbsp; // F1 : SW Write</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; original_csr_F1_q &lt;= original_csr_buff_0 [15 : 0];</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end&nbsp;</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; end // always clk</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">// ===================================================</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; // HW OUTPUT READ DATA FOR EACH FIELD</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; assign original_csr_F1_r &nbsp;= &nbsp;original_csr_F1_q ; &nbsp; &nbsp;// Field : F1</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; assign original_csr_rd_data = original_csr_buff_0_rd_data;</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; //--------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; // Buffer &nbsp; &nbsp;: original_csr_buff_0</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; // WIDTH &nbsp; &nbsp; : 32</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; // SW ACCESS : Read-Write</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; //</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp;assign original_csr_buff_0_wr_valid = original_csr_buff_0_decode &amp;&amp; wr_stb;</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp;assign original_csr_buff_0_rd_valid = original_csr_buff_0_decode &amp;&amp; rd_stb;</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp;assign original_csr_buff_0_offset = original_csr_offset + 'h0;</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp;assign original_csr_buff_0_decode = (address[Block1_address_width-1 : 0] == original_csr_buff_0_offset) ? 1'b1 : 1'b0;</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; always @(posedge clk)</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; original_csr_buff_0 &lt;= 16'b0;</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if(original_csr_buff_0_wr_valid) &nbsp; // SW Write</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">original_csr_F1_buff_0 &lt;= ( wr_data[15:0] &amp; reg_enb[15:0] ) | (original_csr_F1_buff_0 &amp; (~reg_enb[15:0]));</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; end // always Buffer clk</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; assign &nbsp;original_csr_buff_0_rd_data = original_csr_buff_0_rd_valid ? {original_csr_F2_q,original_csr_F1_buff_0} : 32'b0 ;</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; // END TRIGGER BUFFER REGISTER original_csr</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; assign rd_data = original_csr_rd_data ;</span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp;. &nbsp; . &nbsp; .&nbsp;</span></p>
   <p class="rvps2"><span class="rvts385">endmodule</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts348"><br/></span></p>
<p class="rvps2"><span class="rvts16">Trigger</span><a name="Trigger_mask"></a><span class="rvts16"> Buffer Mask:</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Trigger Buffer Register can be masked based on some other register’s field value which is in the same scope.&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">For example:</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts16">IDS-Word Example:</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 624px; height : 372px; padding : 1px;" src="lib/NewItem3508.png"></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts16">IDS-Excel Example:</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts351"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 615px; height : 154px; padding : 1px;" src="lib/NewItem3507.png"></p>
<p class="rvps2"><span class="rvts351"><br/></span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts16">SystemRDL example:</span></p>
<p class="rvps14"><span class="rvts370"><br/></span></p>
<div class="rvps14">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps175"><span class="rvts370">addrmap top_level {</span></p>
   <p class="rvps175"><span class="rvts370">&nbsp; &nbsp; reg {</span></p>
   <p class="rvps175"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;buffer_trig = "F3, r1.f1:mask";&nbsp;</span></p>
   <p class="rvps175"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;endianness = "big"; &nbsp; &nbsp;// endianness to select the&nbsp;trigger&nbsp;address</span></p>
   <p class="rvps175"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;regwidth=64; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // 64 bits wide register</span></p>
   <p class="rvps175"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;field { hw=rw; sw=rw;} F1[63:32];</span></p>
   <p class="rvps175"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;field { hw=rw; &nbsp;sw=rw; } F2[31:16];</span></p>
   <p class="rvps175"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp;field { &nbsp;hw=rw; &nbsp;sw=rw;} F3[15:0];</span></p>
   <p class="rvps175"><span class="rvts370">&nbsp; &nbsp; } wide_register;</span></p>
   <p class="rvps175"><span class="rvts370">&nbsp;</span></p>
   <p class="rvps175"><span class="rvts370">&nbsp; &nbsp; reg { regwidth=32; &nbsp;field {} f1; } r1;</span></p>
   <p class="rvps175"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps175"><span class="rvts370">} ;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps14"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts16">Verilog Code</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts370">assign Trig1_wr_valid = Trig1_decode &amp;&amp; wr_stb &amp;&amp; (|(~(Masktrig_F1_q)));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign Trig1_rd_valid = Trig1_decode &amp;&amp; rd_stb &amp;&amp; (|(~(Masktrig_F1_q)));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign Trig1_enb&nbsp; &nbsp; &nbsp; = Trig1_wr_valid;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign Trig1_offset = block_offset+'h4;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign Trig1_decode&nbsp; = (address[Block1_address_width-1 : 0]&nbsp; &nbsp; == Trig1_offset[Block1_address_width-1 : 0] ) ? 1'b1 : 1'b0;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;//------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// Trigger : F3 &nbsp; Endianness : big</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;always @(posedge clk)</span></p>
   <p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts16">A</span><a name="ArrayedSigBufferTrigReg"></a><span class="rvts16">rrayed Signal Buffer Trigger Register</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts14">Arrayed signals can be used in </span><span class="rvts15">“buffer_trig_reg”</span><span class="rvts14"> property on registers/fields with arrayed configuration.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps84"><span class="rvts356">signal { activehigh; sync; signalwidth = 10; } Sig1[10];</span></p>
   <p class="rvps84"><span class="rvts356">regfile sec_1 {</span></p>
   <p class="rvps84"><span class="rvts356">&nbsp; &nbsp; &nbsp; reg { &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps84"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">buffer_trig_reg = “Sig1:w”;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps84"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;field { } fld1 = 32'b0; &nbsp; &nbsp;</span></p>
   <p class="rvps84"><span class="rvts356">&nbsp; &nbsp; &nbsp; } reg_1[10]; &nbsp; &nbsp;</span></p>
   <p class="rvps84"><span class="rvts356">&nbsp; &nbsp; &nbsp; reg { &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps84"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;field { } fld1 = 32'b0; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps84"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">fld1-&gt;buffer_trig_reg = “Sig1:w”;</span><span class="rvts356">&nbsp;</span></p>
   <p class="rvps84"><span class="rvts356">&nbsp; &nbsp; &nbsp; } reg_2[10];</span></p>
   <p class="rvps84"><span class="rvts356">&nbsp; };</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated Verilog Output</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts385">wire Sig1 [9:0];</span></p>
   <p class="rvps2"><span class="rvts356">if (</span><span class="rvts385">Sig1[sec1_i]</span><span class="rvts356">) &nbsp; // VALUE : SW Write &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;sec1_reg1_fld1_q[sec1_i] &lt;= Sec1_reg1_buff_0[sec1_i][31 : 0]; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">end</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">Limitations:</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<ol style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside;">
 <li class="rvps72 noindent"><span class="rvts186">Register/Field component on which “buffer_trig_reg” property is applied should have count on self or one ancestor reggroup component only.</span></li>
 <li class="rvps72 noindent"><span class="rvts186">The value of count and signalwidth should be equal.</span></li>
</ol>
<p class="rvps72"><span class="rvts186"><br/></span></p>
<p class="rvps2"><a name="hardware_write_trigger_buffer"></a><span class="rvts471">Supported write from hardware side in case of buffer trigger register UDP</span></p>
<p class="rvps2"><span class="rvts471"><br/></span></p>
<p class="rvps2"><span class="rvts472">SystemRDL input:</span></p>
<p class="rvps2"><span class="rvts472"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps163"><span class="rvts356">property chip {type=boolean; component=addrmap;};</span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356">property buffer_trig_reg{type=string;component=reg;}</span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356">addrmap block_name {</span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356">name = "block_name Address Map";</span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356">signal { activelow; sync; signalwidth = 1;</span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356">desc= " This signal is sync and activelow with width 1"; } S1;</span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356">signal { activelow; sync; signalwidth = 1;</span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356">desc= " This signal is sync and activelow with width 1"; } S2;</span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356">reg reg_name {</span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356">buffer_trig_reg = "S1:w,S2:r" ;</span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356">regwidth = 32;</span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356">field {</span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356">hw = rw;</span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356">sw = rw;</span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356">} F3[15:0] = 16'h01;</span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356">field {</span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356">hw = rw;</span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356">sw = rw;</span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356">} F4[31:16] = 16'h0;</span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356">};</span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356">reg_name reg_name @0x0;</span></p>
   <p class="rvps163"><span class="rvts356"><br/></span></p>
   <p class="rvps163"><span class="rvts356">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts389">IDS-Word input:</span></p>
<p class="rvps2"><span class="rvts389"><br/></span></p>
<p class="rvps3"><span class="rvts389">&nbsp; &nbsp; &nbsp; &nbsp;</span><img alt="" style="width : 622px; height : 332px; padding : 1px;" src="lib/NewItem4614.png"></p>
<p class="rvps2"><span class="rvts389"><br/></span></p>
<p class="rvps2"><span class="rvts389">IDS-NG input:</span></p>
<p class="rvps2"><span class="rvts389"><br/></span></p>
<p class="rvps2"><span class="rvts389">&nbsp; &nbsp; &nbsp; &nbsp;</span><img alt="" style="padding : 1px;" src="lib/NewItem4616.png"></p>
<p class="rvps2"><span class="rvts389"><br/></span></p>
<p class="rvps2"><span class="rvts389">RTL Output:</span></p>
<p class="rvps2"><span class="rvts389"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts403">Wire regname_buff_0_in;</span></p>
   <p class="rvps22"><span class="rvts403">Wire regname_buff_0_in_enb;</span></p>
   <p class="rvps2"><span class="rvts473"><br/></span></p>
   <p class="rvps22"><span class="rvts356">always @(posedge clk) &nbsp;begin</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; regname_buff_0 &lt;= 32'd1;</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; else</span></p>
   <p class="rvps22"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">begin</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">if(regname_buff_0_in_enb) // HW Write</span></p>
   <p class="rvps11"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp;</span><span class="rvts385">begin</span></p>
   <p class="rvps11"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">regname_buff_0 &lt;= regname_buff_0_in;</span></p>
   <p class="rvps11"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp;</span><span class="rvts385">end</span></p>
   <p class="rvps11"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">else if(regname_buff_0_wr_valid) // SW Write</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">begin</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">regname_buff_0 &lt;= ( wr_data[31:0] &amp; reg_enb[31:0] ) | (regname_buff_0 &amp; (~reg_enb[31:0]));</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">end</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">else</span></p>
   <p class="rvps11"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp;</span><span class="rvts385">begin</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385"> if (S2) &nbsp; // Write on Trigger</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">begin</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">regname_buff_0 &lt;= regname_r [31:0];</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">end</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">end</span></p>
   <p class="rvps11"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">end</span></p>
   <p class="rvps11"><span class="rvts385">end // always Buffer clk</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts389"><br/></span></p>
<p class="rvps2"><span class="rvts15">Enha</span><a name="Enhancement_64"></a><span class="rvts15">ncement for directly reading the original register</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts393">Example</span><span class="rvts34">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/buffer_trig_reg_g/buffer_trig_reg_g.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/buffer_trig_reg_g/buffer_trig_reg_g.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/buffer_trig_reg_g/buffer_trig_reg_g.xls">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/buffer_trig_reg_g/buffer_trig_reg_g.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">According to the current implementation, </span><span class="rvts34">if a user wants to read the data then the data on Buffer Register will be read. But there is no option to directly read the original register. So, the </span><span class="rvts35">“buffer_trig_reg”</span><span class="rvts34"> UDP has been enhanced for supporting this feature.</span></p>
<p class="rvps11"><span class="rvts385"><br/></span></p>
<p class="rvps2"><span class="rvts175">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts175"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 677px; height : 427px; padding : 1px;" src="lib/NewItem4929.png"></p>
<p class="rvps2"><span class="rvts175">IDS-NG Spreadsheet View</span></p>
<p class="rvps3"><span class="rvts175"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 735px; height : 176px; padding : 1px;" src="lib/NewItem4930.png"></p>
<p class="rvps2"><span class="rvts175"><br/></span></p>
<p class="rvps2"><span class="rvts175">SystemRDL</span></p>
<p class="rvps2"><span class="rvts175"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">property buffer_trig_reg { type = string ; component = reg;};</span></p>
   <p class="rvps2"><span class="rvts475">property direction {type = string; component = signal ; };addrmap block{</span><br/><span class="rvts475">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;signal { direction = "in"; } s1;</span><br/><span class="rvts475">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;signal { direction = "in"; } s2;</span></p>
   <p class="rvps2"><span class="rvts370">addrmap block{</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;signal {} s1,s2;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;buffer_trig_reg = "s1:w,</span><span class="rvts304">s2:r:original</span><span class="rvts370">";&nbsp; &nbsp; &nbsp; //On the basis on S2 reading of Original Register</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field{&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}Fld[31:0]=32'h0;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}RegA;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts175">Generated RTL output</span></p>
<p class="rvps2"><span class="rvts175"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">assign RegA_Fld_r = RegA_Fld_q; // Field : FLD</span></p>
   <p class="rvps2"><span class="rvts373">assign RegA_rd_data&nbsp; = (s2 &amp; RegA_rd_valid) ? RegA_r :RegA_buff_0_rd_data;</span></p>
   <p class="rvps2"><span class="rvts370">assign RegA_r = {RegA_Fld_q};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps166"><span class="rvts474">Suppo</span><a name="Support_64"></a><span class="rvts474">rt for Mux select and Flopped output&nbsp;&nbsp;with “Buffer_trig_reg” property</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts37">IDS supports this feature with the property “buff_mux_sel=true”. This property will make a mux_sel signal by using this we can choose a particular field and make a flopped with some parameter value.</span></p>
<p class="rvps2"><span class="rvts37"><br/></span></p>
<p class="rvps2"><span class="rvts76">SystemRDL Example:</span></p>
<p class="rvps2"><span class="rvts76">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts415">property sig_connect { type = string; component = signal; };</span></p>
   <p class="rvps2"><span class="rvts415">property buffer_trig_reg { type = string; component =</span></p>
   <p class="rvps2"><span class="rvts415">reg|field;};</span></p>
   <p class="rvps2"><span class="rvts415">property buff_mux_sel { type = boolean; component = addrmap;};</span></p>
   <p class="rvps2"><span class="rvts415">property widget { type = string; component = addrmap; };</span></p>
   <p class="rvps2"><span class="rvts415">property rtl_reg_enb { type =boolean; component = reg; };</span><br/><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts415">field field_sRW_hR_t #(longint unsigned WIDTH=24){</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw=rw;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw=r;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fieldwidth = WIDTH;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;};</span></p>
   <p class="rvps2"><span class="rvts415">regfile leaf_sec #(string BUFFER_TRIG = ""){</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;name = "leaf";</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;desc = "Regs";</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;default rtl_reg_enb = false;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">reg {</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;name = "RegA";</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;desc&nbsp; = "register definition for module ";</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;buffer_trig_reg = BUFFER_TRIG;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;field_sRW_hR_t #(.WIDTH(1)) f1[0:0] = 1'd0;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;f1-&gt;name = "f1";</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;field_sRW_hR_t #(.WIDTH(3)) f2[4:2] = 3'd0;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;f2-&gt;name = "f2";</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;field_sRW_hR_t #(.WIDTH(5)) f3[12:8] = 5'd0;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;f3-&gt;name = "f3";</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;} RegA @0x00;</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;reg {</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;name = "RegB";</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;desc = "register B definition for module ";</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;buffer_trig_reg = BUFFER_TRIG;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field_sRW_hR_t #(.WIDTH(1)) f1[0:0] = 1'd0;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;f1-&gt;name = "f1";</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field_sRW_hR_t #(.WIDTH(3)) f2[4:2] = 3'd0;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;f2-&gt;name = "f2";</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;} RegB @0x04;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;};</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;addrmap leaf #(boolean $FLOPPED_OUTPUT=1) {</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;signal { activehigh; sync; signalwidth = 2;}wt[2];</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;signal { activehigh; sync; signalwidth = 2;}rd[2];</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;leaf_sec#(.BUFFER_TRIG("wt[%p.iter]:w,rd[%p.iter]:r:original"))&nbsp; leaf_sec[2] @0x100 += 100;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;};</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts415">addrmap top {</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;name&nbsp; = "top";</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;desc = "Demo ";</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;widget &nbsp; &nbsp; = "amba3ahblite:: AMBA3AHBLITE_widget" ;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;buff_mux_sel = true;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;signal { activehigh; sync; signalwidth = 2;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;sig_connect="leaf.signals.wt"; } wt[2];</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;signal { activehigh; sync; signalwidth = 2;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;sig_connect="leaf.signals.rd"; } rd[2];</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;leaf leaf;</span></p>
   <p class="rvps2"><span class="rvts415">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts386">Command Line</span><span class="rvts60">:</span></p>
<p class="rvps2"><span class="rvts60"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts6">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts60"> </span><span class="rvts37">idsbatch input.rdl -o verilog -bus apb -top chip:top&nbsp;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts37"><br/></span></p>
<p class="rvps2"><span class="rvts76">Note</span><span class="rvts37">: This is currently supported for SystemRDL input format only.</span></p>
<p class="rvps2"><span class="rvts415"><br/></span></p>
<p class="rvps2"><span class="rvts76">Generated RTL Output</span></p>
<p class="rvps2"><span class="rvts76"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">&nbsp;. &nbsp; . &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;. &nbsp; . &nbsp; . &nbsp; .&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;. &nbsp; . &nbsp; . &nbsp; . &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // REGISTER : REGA PORT SIGNAL</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">leaf_sec_RegA_f1_out,</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">leaf_sec_RegA_f2_out,</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">leaf_sec_RegA_f3_out,</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // REGISTER : REGB PORT SIGNAL</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">leaf_sec_RegB_f1_out,</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">leaf_sec_RegB_f2_out,</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // Mux_select line</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">mux_sel,&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;. &nbsp; . &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;. &nbsp; . &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;. &nbsp; . &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">parameter MuxSelParam = 4;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;. &nbsp; . &nbsp; . &nbsp; .&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;. &nbsp; . &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;. &nbsp; . &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;. &nbsp; . &nbsp; . &nbsp; . &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // Select Line</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">parameter FLOPPED_OUTPUT = 1'b0;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // Mux select line</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts385">input [MuxSelParam -1 :0] mux_sel;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">wire &nbsp;[0:0] leaf_sec_RegA_f1_out_pre;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; wire [2:0] leaf_sec_RegA_f2_out_pre;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; wire [4:0] leaf_sec_RegA_f3_out_pre;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; output [0:0] leaf_sec_RegA_f1_out;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; output [2:0] leaf_sec_RegA_f2_out;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; output [4:0] leaf_sec_RegA_f3_out;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; reg [0:0] leaf_sec_RegA_f1_out_mid;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; reg [2:0] leaf_sec_RegA_f2_out_mid;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; reg [4:0] leaf_sec_RegA_f3_out_mid;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; wire [0:0] leaf_sec_RegB_f1_out_pre;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; wire [2:0] leaf_sec_RegB_f2_out_pre;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . &nbsp; . &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . &nbsp; . &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . &nbsp; . &nbsp; . &nbsp; .&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">output [0:0] leaf_sec_RegB_f1_out;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; output [2:0] leaf_sec_RegB_f2_out;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; reg [0:0] leaf_sec_RegB_f1_out_mid;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; reg [2:0] leaf_sec_RegB_f2_out_mid</span><span class="rvts356">;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . &nbsp; . &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . &nbsp; . &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . &nbsp; . &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . &nbsp; . &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . &nbsp; . &nbsp; . &nbsp; . &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">//-----------------------------------REG-A-------------------------------//</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;</span><span class="rvts385"> assign leaf_sec_RegA_f1_out_pre = leaf_sec_RegA_fld1_q[mux_sel];</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; assign leaf_sec_RegA_f2_out_pre = leaf_sec_RegA_fld2_q[mux_sel];</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; assign leaf_sec_RegA_f3_out_pre = leaf_sec_RegA_fld3_q[mux_sel];</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; always @(posedge clk or negedge reset_l) &nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;leaf_sec_RegA_f1_out_mid &lt;= 'h0;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;leaf_sec_RegA_f1_out_mid &lt;= leaf_sec_RegA_f1_out_pre;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; end //end always</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; assign leaf_sec_RegA_f1_out = FLOPPED_OUTPUT ? leaf_sec_RegA_f1_out_mid : leaf_sec_RegA_f1_out_pre;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; always @(posedge clk or negedge reset_l) &nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;leaf_sec_RegA_f2_out_mid &lt;= 'h0;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;leaf_sec_RegA_f2_out_mid &lt;= leaf_sec_RegA_f2_out_pre;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; end //end always</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; assign leaf_sec_RegA_f2_out = FLOPPED_OUTPUT ? leaf_sec_RegA_f2_out_mid : leaf_sec_RegA_f2_out_pre;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; always @(posedge clk or negedge reset_l) &nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;leaf_sec_RegA_f3_out_mid &lt;= 'h0;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;leaf_sec_RegA_f3_out_mid &lt;= leaf_sec_RegA_f3_out_pre;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; end //end always</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp;assign leaf_sec_RegA_f3_out = FLOPPED_OUTPUT ? leaf_sec_RegA_f3_out_mid : leaf_sec_RegA_f3_out_pre;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp;//-----------------------------------REG-B-------------------------------//</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp;assign leaf_sec_RegB_f1_out_pre = leaf_sec_RegB_fld1_q[mux_sel];</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp;assign leaf_sec_RegB_f2_out_pre = leaf_sec_RegB_fld2_q[mux_sel];</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; always @(posedge clk or negedge reset_l) &nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;leaf_sec_RegB_f1_out_mid &lt;= 'h0;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;leaf_sec_RegB_f1_out_mid &lt;= leaf_sec_RegB_f1_out_pre;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; end //end always</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; assign leaf_sec_RegB_f1_out = FLOPPED_OUTPUT ? leaf_sec_RegB_f1_out_mid : leaf_sec_RegB_f1_out_pre;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; always @(posedge clk or negedge reset_l) &nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;leaf_sec_RegB_f2_out_mid &lt;= 'h0;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;leaf_sec_RegB_f2_out_mid &lt;= leaf_sec_RegB_f2_out_pre;</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; &nbsp; &nbsp; end //end always</span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385"><br/></span></p>
   <p class="rvps2"><span class="rvts385">&nbsp; &nbsp; assign leaf_sec_RegB_f2_out = FLOPPED_OUTPUT ? leaf_sec_RegB_f2_out_mid : leaf_sec_RegB_f2_out_pre;</span></p>
   <p class="rvps2"><span class="rvts76"><br/></span></p>
   <p class="rvps2"><span class="rvts415">&nbsp; &nbsp; &nbsp;. &nbsp; . &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; . &nbsp; . &nbsp; .&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; . &nbsp; . &nbsp; .&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;// REGISTER : REGA PORT SIGNAL</span></p>
   <p class="rvps2"><span class="rvts435">leaf_sec_RegA_f1_out</span><span class="rvts415">,</span></p>
   <p class="rvps2"><span class="rvts435">leaf_sec_RegA_f2_out</span><span class="rvts415">,</span></p>
   <p class="rvps2"><span class="rvts435">leaf_sec_RegA_f3_out</span><span class="rvts415">,</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;// REGISTER : REGB PORT SIGNAL</span></p>
   <p class="rvps2"><span class="rvts435">leaf_sec_RegB_f1_ou</span><span class="rvts415">t,</span></p>
   <p class="rvps2"><span class="rvts435">leaf_sec_RegB_f2_out</span><span class="rvts415">,</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;// Mux_select line</span></p>
   <p class="rvps2"><span class="rvts435">mux_sel</span><span class="rvts415">,&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; . &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; . &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; . &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts435">parameter MuxSelParam = 4</span><span class="rvts415">;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; . &nbsp; . &nbsp; .&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; . &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; . &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; . &nbsp; . &nbsp; .&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;// Select Line</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts435">parameter FLOPPED_OUTPUT = 1'b0</span><span class="rvts415">;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;// Mux select line</span></p>
   <p class="rvps2"><span class="rvts435">input [MuxSelParam -1 :0] mux_sel</span><span class="rvts415">;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;</span><span class="rvts435">&nbsp;wire&nbsp; [0:0] leaf_sec_RegA_f1_out_pre</span><span class="rvts415">;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;</span><span class="rvts435">&nbsp;wire [2:0] leaf_sec_RegA_f2_out_pre</span><span class="rvts415">;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;</span><span class="rvts435">&nbsp;wire [4:0] leaf_sec_RegA_f3_out_pre</span><span class="rvts415">;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts435">output [0:0] leaf_sec_RegA_f1_out;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;output [2:0] leaf_sec_RegA_f2_out;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;output [4:0] leaf_sec_RegA_f3_out;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;reg [0:0] leaf_sec_RegA_f1_out_mid;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;reg [2:0] leaf_sec_RegA_f2_out_mid;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;reg [4:0] leaf_sec_RegA_f3_out_mid;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts435">wire [0:0] leaf_sec_RegB_f1_out_pre;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;wire [2:0] leaf_sec_RegB_f2_out_pre</span><span class="rvts415">;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; . &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; . &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; . &nbsp; . &nbsp; .&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;</span><span class="rvts435">&nbsp;output [0:0] leaf_sec_RegB_f1_out;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;output [2:0] leaf_sec_RegB_f2_out;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;reg [0:0] leaf_sec_RegB_f1_out_mid;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;reg [2:0] leaf_sec_RegB_f2_out_mid</span><span class="rvts415">;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; . &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; . &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; . &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; . &nbsp; . &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; . &nbsp; . &nbsp; .&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts415">//-----------------------------------REG-A-------------------------------//</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts435">assign leaf_sec_RegA_f1_out_pre = leaf_sec_RegA_fld1_q[mux_sel];</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;assign leaf_sec_RegA_f2_out_pre = leaf_sec_RegA_fld2_q[mux_sel];</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;assign leaf_sec_RegA_f3_out_pre = leaf_sec_RegA_fld3_q[mux_sel];</span></p>
   <p class="rvps2"><span class="rvts71"></span><br/><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts435">always @(posedge clk or negedge reset_l)&nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;leaf_sec_RegA_f1_out_mid &lt;= 'h0;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;leaf_sec_RegA_f1_out_mid &lt;= leaf_sec_RegA_f1_out_pre;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end //end always</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;assign leaf_sec_RegA_f1_out = FLOPPED_OUTPUT ? leaf_sec_RegA_f1_out_mid : leaf_sec_RegA_f1_out_pre;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;always @(posedge clk or negedge reset_l)&nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;leaf_sec_RegA_f2_out_mid &lt;= 'h0;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;leaf_sec_RegA_f2_out_mid &lt;= leaf_sec_RegA_f2_out_pre;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end //end always</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;assign leaf_sec_RegA_f2_out = FLOPPED_OUTPUT ? leaf_sec_RegA_f2_out_mid : leaf_sec_RegA_f2_out_pre;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;always @(posedge clk or negedge reset_l)&nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;leaf_sec_RegA_f3_out_mid &lt;= 'h0;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;leaf_sec_RegA_f3_out_mid &lt;= leaf_sec_RegA_f3_out_pre;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end //end always</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;assign leaf_sec_RegA_f3_out = FLOPPED_OUTPUT ? leaf_sec_RegA_f3_out_mid : leaf_sec_RegA_f3_out_pre;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;//-----------------------------------REG-B-------------------------------//</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;assign leaf_sec_RegB_f1_out_pre = leaf_sec_RegB_fld1_q[mux_sel];</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;assign leaf_sec_RegB_f2_out_pre = leaf_sec_RegB_fld2_q[mux_sel];</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;always @(posedge clk or negedge reset_l)&nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;leaf_sec_RegB_f1_out_mid &lt;= 'h0;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;leaf_sec_RegB_f1_out_mid &lt;= leaf_sec_RegB_f1_out_pre;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end //end always</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;assign leaf_sec_RegB_f1_out = FLOPPED_OUTPUT ? leaf_sec_RegB_f1_out_mid : leaf_sec_RegB_f1_out_pre;</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;always @(posedge clk or negedge reset_l)&nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;leaf_sec_RegB_f2_out_mid &lt;= 'h0;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;leaf_sec_RegB_f2_out_mid &lt;= leaf_sec_RegB_f2_out_pre;</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end //end always</span></p>
   <p class="rvps2"><span class="rvts71"><br/></span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;&nbsp;&nbsp;&nbsp;assign leaf_sec_RegB_f2_out = FLOPPED_OUTPUT ? leaf_sec_RegB_f2_out_mid : leaf_sec_RegB_f2_out_pre;</span></p>
  </td>
 </tr>
</table>
</div>
<p></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com">Full-featured Documentation generator</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

