

================================================================
== Vitis HLS Report for 'run_test'
================================================================
* Date:           Mon Oct 17 23:06:59 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  10.273 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|      777|  18.000 ns|  13.986 us|    1|  777|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- is_valid_label2   |        2|       17|         2|          -|          -|   1 ~ 8|        no|
        |- VITIS_LOOP_55_1   |        0|      757|    9 ~ 47|          -|          -|  0 ~ 16|        no|
        | + VITIS_LOOP_61_2  |        7|       44|         5|          -|          -|   1 ~ 8|        no|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 9 2 
2 --> 3 4 
3 --> 2 9 
4 --> 5 9 
5 --> 6 
6 --> 7 
7 --> 8 9 
8 --> 9 
9 --> 5 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_10 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 10 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_11 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 11 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_12 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 12 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_13 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 13 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_14 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 14 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_15 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 15 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_16 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 16 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_17 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 17 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%n_regions_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_regions" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 18 'read' 'n_regions_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%regions_max_1_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_max_1_offset" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 19 'read' 'regions_max_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%regions_max_0_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_max_0_offset" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 20 'read' 'regions_max_0_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%regions_min_1_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_min_1_offset" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 21 'read' 'regions_min_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%regions_min_0_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_min_0_offset" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 22 'read' 'regions_min_0_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read43 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 23 'read' 'p_read43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bubble_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %bubble" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 24 'read' 'bubble_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_max_1_offset_read, i3 0" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 25 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_max_0_offset_read, i3 0" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 26 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_min_1_offset_read, i3 0" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 27 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_min_0_offset_read, i3 0" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 28 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.70ns)   --->   "%br_ln458 = br i1 %bubble_read, void %for.body.i.preheader, void %return" [detector_solid/abs_solid_detector.cpp:458]   --->   Operation 29 'br' 'br_ln458' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 30 'alloca' 'i' <Predicate = (!bubble_read)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln76 = store i4 0, i4 %i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 31 'store' 'store_ln76' <Predicate = (!bubble_read)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.body.i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 32 'br' 'br_ln76' <Predicate = (!bubble_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.73>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 33 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.30ns)   --->   "%icmp_ln76 = icmp_eq  i4 %i_2, i4 8" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 34 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4"   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.73ns)   --->   "%add_ln76 = add i4 %i_2, i4 1" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 36 'add' 'add_ln76' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.body.i.split, void %land.rhs" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 37 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.30ns)   --->   "%p_x_assign = mux i32 @_ssdm_op_Mux.ap_auto.8float.i4, i32 %p_read_17, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10, i4 %i_2" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 38 'mux' 'p_x_assign' <Predicate = (!icmp_ln76)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [2/2] (5.43ns)   --->   "%cmp_i_i = fcmp_uno  i32 %p_x_assign, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 39 'fcmp' 'cmp_i_i' <Predicate = (!icmp_ln76)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln79 = bitcast i32 %p_x_assign" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 40 'bitcast' 'bitcast_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln79, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 41 'partselect' 'tmp_3' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %bitcast_ln79" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 42 'trunc' 'trunc_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.55ns)   --->   "%icmp_ln79 = icmp_ne  i8 %tmp_3, i8 255" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 43 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln76)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (2.44ns)   --->   "%icmp_ln79_1 = icmp_eq  i23 %trunc_ln79, i23 0" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 44 'icmp' 'icmp_ln79_1' <Predicate = (!icmp_ln76)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp_oeq  i32 %p_x_assign, i32 inf" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 45 'fcmp' 'tmp_4' <Predicate = (!icmp_ln76)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp_oeq  i32 %p_x_assign, i32 -inf" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 46 'fcmp' 'tmp_6' <Predicate = (!icmp_ln76)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.55ns)   --->   "%icmp_ln1073 = icmp_eq  i8 %n_regions_read, i8 0"   --->   Operation 47 'icmp' 'icmp_ln1073' <Predicate = (icmp_ln76)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln1073, void %VITIS_LOOP_61_2.i.preheader, void %for.cond.cleanup.i" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 48 'br' 'br_ln55' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 49 'alloca' 'i_1' <Predicate = (icmp_ln76 & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln1073 = store i8 0, i8 %i_1"   --->   Operation 50 'store' 'store_ln1073' <Predicate = (icmp_ln76 & !icmp_ln1073)> <Delay = 1.58>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln1073 = br void %VITIS_LOOP_61_2.i"   --->   Operation 51 'br' 'br_ln1073' <Predicate = (icmp_ln76 & !icmp_ln1073)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.99>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 52 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (5.43ns)   --->   "%cmp_i_i = fcmp_uno  i32 %p_x_assign, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 53 'fcmp' 'cmp_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_1)   --->   "%or_ln79 = or i1 %icmp_ln79_1, i1 %icmp_ln79" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 54 'or' 'or_ln79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp_oeq  i32 %p_x_assign, i32 inf" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 55 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp_oeq  i32 %p_x_assign, i32 -inf" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 56 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_1)   --->   "%or_ln79_2 = or i1 %tmp_4, i1 %tmp_6" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 57 'or' 'or_ln79_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_1)   --->   "%and_ln79 = and i1 %or_ln79, i1 %or_ln79_2" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 58 'and' 'and_ln79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln79_1 = or i1 %and_ln79, i1 %cmp_i_i" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 59 'or' 'or_ln79_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %or_ln79_1, void %for.inc.i, void %return.loopexit58" [detector_solid/abs_solid_detector.cpp:79]   --->   Operation 60 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln76 = store i4 %add_ln76, i4 %i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 61 'store' 'store_ln76' <Predicate = (!or_ln79_1)> <Delay = 1.58>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.body.i" [detector_solid/abs_solid_detector.cpp:76]   --->   Operation 62 'br' 'br_ln76' <Predicate = (!or_ln79_1)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.70ns)   --->   "%br_ln0 = br void %return"   --->   Operation 63 'br' 'br_ln0' <Predicate = (or_ln79_1)> <Delay = 1.70>

State 4 <SV = 2> <Delay = 1.91>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%i_3 = load i8 %i_1"   --->   Operation 64 'load' 'i_3' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln1073 = trunc i8 %i_3"   --->   Operation 65 'trunc' 'trunc_ln1073' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.55ns)   --->   "%icmp_ln1073_1 = icmp_ult  i8 %i_3, i8 %n_regions_read"   --->   Operation 66 'icmp' 'icmp_ln1073_1' <Predicate = (!icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (1.91ns)   --->   "%add_ln55 = add i8 %i_3, i8 1" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 67 'add' 'add_ln55' <Predicate = (!icmp_ln1073)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln1073_1, void %for.cond.cleanup.i.loopexit, void %VITIS_LOOP_61_2.i.split" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 68 'br' 'br_ln55' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 16, i64 8" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln59' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 70 'specloopname' 'specloopname_ln55' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %i_3, i32 1, i32 7"   --->   Operation 71 'partselect' 'tmp_14' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i7 %tmp_14" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 72 'zext' 'zext_ln65' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.82ns)   --->   "%add_ln65 = add i9 %tmp_13, i9 %zext_ln65" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 73 'add' 'add_ln65' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln65, i3 0" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 74 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i7 %tmp_14" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 75 'zext' 'zext_ln65_1' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.82ns)   --->   "%add_ln65_1 = add i9 %tmp_12, i9 %zext_ln65_1" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 76 'add' 'add_ln65_1' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln65_1, i3 0" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 77 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i7 %tmp_14" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 78 'zext' 'zext_ln65_2' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.82ns)   --->   "%add_ln65_2 = add i9 %tmp_11, i9 %zext_ln65_2" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 79 'add' 'add_ln65_2' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln65_2, i3 0" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 80 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln65_3 = zext i7 %tmp_14" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 81 'zext' 'zext_ln65_3' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.82ns)   --->   "%add_ln65_3 = add i9 %tmp_5, i9 %zext_ln65_3" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 82 'add' 'add_ln65_3' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln65_3, i3 0" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 83 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.58ns)   --->   "%br_ln61 = br void %for.body3.i.split" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 84 'br' 'br_ln61' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 1.58>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond.cleanup.i"   --->   Operation 85 'br' 'br_ln0' <Predicate = (!icmp_ln1073 & !icmp_ln1073_1)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.70ns)   --->   "%br_ln55 = br void %return" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 86 'br' 'br_ln55' <Predicate = (!icmp_ln1073_1) | (icmp_ln1073)> <Delay = 1.70>

State 5 <SV = 3> <Delay = 4.80>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%j = phi i64 %add_ln61, void %for.inc.i4, i64 0, void %VITIS_LOOP_61_2.i.split" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 87 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i64 %j" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 88 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (1.54ns)   --->   "%add_ln65_4 = add i12 %tmp_15, i12 %trunc_ln65" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 89 'add' 'add_ln65_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln65_4 = zext i12 %add_ln65_4" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 90 'zext' 'zext_ln65_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%regions_min_0_addr = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln65_4" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 91 'getelementptr' 'regions_min_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (1.54ns)   --->   "%add_ln65_5 = add i12 %tmp_16, i12 %trunc_ln65" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 92 'add' 'add_ln65_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln65_5 = zext i12 %add_ln65_5" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 93 'zext' 'zext_ln65_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%regions_min_1_addr = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln65_5" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 94 'getelementptr' 'regions_min_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.54ns)   --->   "%add_ln65_6 = add i12 %tmp_17, i12 %trunc_ln65" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 95 'add' 'add_ln65_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (1.54ns)   --->   "%add_ln65_7 = add i12 %tmp_18, i12 %trunc_ln65" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 96 'add' 'add_ln65_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [2/2] (3.25ns)   --->   "%regions_min_0_load = load i12 %regions_min_0_addr" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 97 'load' 'regions_min_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 98 [2/2] (3.25ns)   --->   "%regions_min_1_load = load i12 %regions_min_1_addr" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 98 'load' 'regions_min_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 99 [1/1] (2.30ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i64, i32 %p_read_17, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %p_read_10, i64 %j" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 99 'mux' 'tmp_1' <Predicate = true> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (3.52ns)   --->   "%add_ln61 = add i64 %j, i64 1" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 100 'add' 'add_ln61' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 10.2>
ST_6 : Operation 101 [1/2] (3.25ns)   --->   "%regions_min_0_load = load i12 %regions_min_0_addr" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 101 'load' 'regions_min_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 102 [1/2] (3.25ns)   --->   "%regions_min_1_load = load i12 %regions_min_1_addr" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 102 'load' 'regions_min_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 103 [1/1] (1.58ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load, i32 %regions_min_1_load, i1 %trunc_ln1073" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 103 'mux' 'tmp' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i32 %tmp" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 104 'bitcast' 'bitcast_ln65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln65, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 105 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln65_1 = trunc i32 %bitcast_ln65" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 106 'trunc' 'trunc_ln65_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (1.55ns)   --->   "%icmp_ln65 = icmp_ne  i8 %tmp_7, i8 255" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 107 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (2.44ns)   --->   "%icmp_ln65_1 = icmp_eq  i23 %trunc_ln65_1, i23 0" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 108 'icmp' 'icmp_ln65_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp_ole  i32 %tmp, i32 %tmp_1" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 109 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 6.40>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln65_6 = zext i12 %add_ln65_6" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 110 'zext' 'zext_ln65_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%regions_max_0_addr = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln65_6" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 111 'getelementptr' 'regions_max_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln65_7 = zext i12 %add_ln65_7" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 112 'zext' 'zext_ln65_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%regions_max_1_addr = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln65_7" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 113 'getelementptr' 'regions_max_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%speclooptripcount_ln63 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4" [detector_solid/abs_solid_detector.cpp:63]   --->   Operation 114 'speclooptripcount' 'speclooptripcount_ln63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 115 'specloopname' 'specloopname_ln61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln65_1 = bitcast i32 %tmp_1" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 116 'bitcast' 'bitcast_ln65_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln65_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 117 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln65_2 = trunc i32 %bitcast_ln65_1" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 118 'trunc' 'trunc_ln65_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_1)   --->   "%or_ln65 = or i1 %icmp_ln65_1, i1 %icmp_ln65" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 119 'or' 'or_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (1.55ns)   --->   "%icmp_ln65_2 = icmp_ne  i8 %tmp_8, i8 255" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 120 'icmp' 'icmp_ln65_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (2.44ns)   --->   "%icmp_ln65_3 = icmp_eq  i23 %trunc_ln65_2, i23 0" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 121 'icmp' 'icmp_ln65_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_1)   --->   "%or_ln65_1 = or i1 %icmp_ln65_3, i1 %icmp_ln65_2" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 122 'or' 'or_ln65_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_1)   --->   "%and_ln65 = and i1 %or_ln65, i1 %or_ln65_1" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 123 'and' 'and_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp_ole  i32 %tmp, i32 %tmp_1" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 124 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln65_1 = and i1 %and_ln65, i1 %tmp_9" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 125 'and' 'and_ln65_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %and_ln65_1, void %for.inc19.i, void %land.lhs.true.i" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 126 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [2/2] (3.25ns)   --->   "%regions_max_0_load = load i12 %regions_max_0_addr" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 127 'load' 'regions_max_0_load' <Predicate = (and_ln65_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 128 [2/2] (3.25ns)   --->   "%regions_max_1_load = load i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 128 'load' 'regions_max_1_load' <Predicate = (and_ln65_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 8 <SV = 6> <Delay = 10.2>
ST_8 : Operation 129 [1/2] (3.25ns)   --->   "%regions_max_0_load = load i12 %regions_max_0_addr" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 129 'load' 'regions_max_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 130 [1/2] (3.25ns)   --->   "%regions_max_1_load = load i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 130 'load' 'regions_max_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 131 [1/1] (1.58ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load, i32 %regions_max_1_load, i1 %trunc_ln1073" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 131 'mux' 'tmp_2' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln65_2 = bitcast i32 %tmp_2" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 132 'bitcast' 'bitcast_ln65_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln65_2, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 133 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln65_3 = trunc i32 %bitcast_ln65_2" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 134 'trunc' 'trunc_ln65_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (1.55ns)   --->   "%icmp_ln65_4 = icmp_ne  i8 %tmp_s, i8 255" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 135 'icmp' 'icmp_ln65_4' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (2.44ns)   --->   "%icmp_ln65_5 = icmp_eq  i23 %trunc_ln65_3, i23 0" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 136 'icmp' 'icmp_ln65_5' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp_oge  i32 %tmp_2, i32 %tmp_1" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 137 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 7.99>
ST_9 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_2)   --->   "%or_ln65_2 = or i1 %icmp_ln65_5, i1 %icmp_ln65_4" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 138 'or' 'or_ln65_2' <Predicate = (!bubble_read & icmp_ln76 & !icmp_ln1073 & icmp_ln1073_1 & and_ln65_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp_oge  i32 %tmp_2, i32 %tmp_1" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 139 'fcmp' 'tmp_10' <Predicate = (!bubble_read & icmp_ln76 & !icmp_ln1073 & icmp_ln1073_1 & and_ln65_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln65_2 = and i1 %or_ln65_2, i1 %tmp_10" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 140 'and' 'and_ln65_2' <Predicate = (!bubble_read & icmp_ln76 & !icmp_ln1073 & icmp_ln1073_1 & and_ln65_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %and_ln65_2, void %for.inc19.i, void %if.then.i" [detector_solid/abs_solid_detector.cpp:65]   --->   Operation 141 'br' 'br_ln65' <Predicate = (!bubble_read & icmp_ln76 & !icmp_ln1073 & icmp_ln1073_1 & and_ln65_1)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (2.77ns)   --->   "%icmp_ln66 = icmp_eq  i64 %j, i64 7" [detector_solid/abs_solid_detector.cpp:66]   --->   Operation 142 'icmp' 'icmp_ln66' <Predicate = (!bubble_read & icmp_ln76 & !icmp_ln1073 & icmp_ln1073_1 & and_ln65_1 & and_ln65_2)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %for.inc.i4, void %return.loopexit" [detector_solid/abs_solid_detector.cpp:66]   --->   Operation 143 'br' 'br_ln66' <Predicate = (!bubble_read & icmp_ln76 & !icmp_ln1073 & icmp_ln1073_1 & and_ln65_1 & and_ln65_2)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.body3.i.split" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 144 'br' 'br_ln61' <Predicate = (!bubble_read & icmp_ln76 & !icmp_ln1073 & icmp_ln1073_1 & and_ln65_1 & and_ln65_2 & !icmp_ln66)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (1.70ns)   --->   "%br_ln0 = br void %return"   --->   Operation 145 'br' 'br_ln0' <Predicate = (!bubble_read & icmp_ln76 & !icmp_ln1073 & icmp_ln1073_1 & and_ln65_1 & and_ln65_2 & icmp_ln66)> <Delay = 1.70>
ST_9 : Operation 146 [1/1] (1.58ns)   --->   "%store_ln55 = store i8 %add_ln55, i8 %i_1" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 146 'store' 'store_ln55' <Predicate = (!bubble_read & icmp_ln76 & !icmp_ln1073 & icmp_ln1073_1 & !and_ln65_2) | (!bubble_read & icmp_ln76 & !icmp_ln1073 & icmp_ln1073_1 & !and_ln65_1)> <Delay = 1.58>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln55 = br void %VITIS_LOOP_61_2.i" [detector_solid/abs_solid_detector.cpp:55]   --->   Operation 147 'br' 'br_ln55' <Predicate = (!bubble_read & icmp_ln76 & !icmp_ln1073 & icmp_ln1073_1 & !and_ln65_2) | (!bubble_read & icmp_ln76 & !icmp_ln1073 & icmp_ln1073_1 & !and_ln65_1)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%phi_ln461 = phi i1 %p_read43, void %entry, i1 1, void %for.cond.cleanup.i, i1 0, void %return.loopexit, i1 1, void %return.loopexit58" [detector_solid/abs_solid_detector.cpp:461]   --->   Operation 148 'phi' 'phi_ln461' <Predicate = (and_ln65_1 & and_ln65_2 & icmp_ln66) | (!icmp_ln1073_1) | (icmp_ln1073) | (!icmp_ln76) | (bubble_read)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%ret_ln461 = ret i1 %phi_ln461" [detector_solid/abs_solid_detector.cpp:461]   --->   Operation 149 'ret' 'ret_ln461' <Predicate = (and_ln65_1 & and_ln65_2 & icmp_ln66) | (!icmp_ln1073_1) | (icmp_ln1073) | (!icmp_ln76) | (bubble_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bubble]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regions_min_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ regions_min_0_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regions_min_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ regions_min_1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regions_max_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ regions_max_0_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regions_max_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ regions_max_1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_regions]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_10                 (read             ) [ 0011111111]
p_read_11                 (read             ) [ 0011111111]
p_read_12                 (read             ) [ 0011111111]
p_read_13                 (read             ) [ 0011111111]
p_read_14                 (read             ) [ 0011111111]
p_read_15                 (read             ) [ 0011111111]
p_read_16                 (read             ) [ 0011111111]
p_read_17                 (read             ) [ 0011111111]
n_regions_read            (read             ) [ 0011111111]
regions_max_1_offset_read (read             ) [ 0000000000]
regions_max_0_offset_read (read             ) [ 0000000000]
regions_min_1_offset_read (read             ) [ 0000000000]
regions_min_0_offset_read (read             ) [ 0000000000]
p_read43                  (read             ) [ 0111111111]
bubble_read               (read             ) [ 0111111111]
tmp_5                     (bitconcatenate   ) [ 0011111111]
tmp_11                    (bitconcatenate   ) [ 0011111111]
tmp_12                    (bitconcatenate   ) [ 0011111111]
tmp_13                    (bitconcatenate   ) [ 0011111111]
br_ln458                  (br               ) [ 0111111111]
i                         (alloca           ) [ 0111000000]
store_ln76                (store            ) [ 0000000000]
br_ln76                   (br               ) [ 0000000000]
i_2                       (load             ) [ 0000000000]
icmp_ln76                 (icmp             ) [ 0011111111]
speclooptripcount_ln0     (speclooptripcount) [ 0000000000]
add_ln76                  (add              ) [ 0001000000]
br_ln76                   (br               ) [ 0000000000]
p_x_assign                (mux              ) [ 0001000000]
bitcast_ln79              (bitcast          ) [ 0000000000]
tmp_3                     (partselect       ) [ 0000000000]
trunc_ln79                (trunc            ) [ 0000000000]
icmp_ln79                 (icmp             ) [ 0001000000]
icmp_ln79_1               (icmp             ) [ 0001000000]
icmp_ln1073               (icmp             ) [ 0011111111]
br_ln55                   (br               ) [ 0000000000]
i_1                       (alloca           ) [ 0011111111]
store_ln1073              (store            ) [ 0000000000]
br_ln1073                 (br               ) [ 0000000000]
specloopname_ln76         (specloopname     ) [ 0000000000]
cmp_i_i                   (fcmp             ) [ 0000000000]
or_ln79                   (or               ) [ 0000000000]
tmp_4                     (fcmp             ) [ 0000000000]
tmp_6                     (fcmp             ) [ 0000000000]
or_ln79_2                 (or               ) [ 0000000000]
and_ln79                  (and              ) [ 0000000000]
or_ln79_1                 (or               ) [ 0011000000]
br_ln79                   (br               ) [ 0000000000]
store_ln76                (store            ) [ 0000000000]
br_ln76                   (br               ) [ 0000000000]
br_ln0                    (br               ) [ 0111111111]
i_3                       (load             ) [ 0000000000]
trunc_ln1073              (trunc            ) [ 0000011111]
icmp_ln1073_1             (icmp             ) [ 0000111111]
add_ln55                  (add              ) [ 0000011111]
br_ln55                   (br               ) [ 0000000000]
speclooptripcount_ln59    (speclooptripcount) [ 0000000000]
specloopname_ln55         (specloopname     ) [ 0000000000]
tmp_14                    (partselect       ) [ 0000000000]
zext_ln65                 (zext             ) [ 0000000000]
add_ln65                  (add              ) [ 0000000000]
tmp_15                    (bitconcatenate   ) [ 0000011111]
zext_ln65_1               (zext             ) [ 0000000000]
add_ln65_1                (add              ) [ 0000000000]
tmp_16                    (bitconcatenate   ) [ 0000011111]
zext_ln65_2               (zext             ) [ 0000000000]
add_ln65_2                (add              ) [ 0000000000]
tmp_17                    (bitconcatenate   ) [ 0000011111]
zext_ln65_3               (zext             ) [ 0000000000]
add_ln65_3                (add              ) [ 0000000000]
tmp_18                    (bitconcatenate   ) [ 0000011111]
br_ln61                   (br               ) [ 0000111111]
br_ln0                    (br               ) [ 0000000000]
br_ln55                   (br               ) [ 0101111111]
j                         (phi              ) [ 0000011111]
trunc_ln65                (trunc            ) [ 0000000000]
add_ln65_4                (add              ) [ 0000000000]
zext_ln65_4               (zext             ) [ 0000000000]
regions_min_0_addr        (getelementptr    ) [ 0000001000]
add_ln65_5                (add              ) [ 0000000000]
zext_ln65_5               (zext             ) [ 0000000000]
regions_min_1_addr        (getelementptr    ) [ 0000001000]
add_ln65_6                (add              ) [ 0000001100]
add_ln65_7                (add              ) [ 0000001100]
tmp_1                     (mux              ) [ 0000101111]
add_ln61                  (add              ) [ 0000111111]
regions_min_0_load        (load             ) [ 0000000000]
regions_min_1_load        (load             ) [ 0000000000]
tmp                       (mux              ) [ 0000000100]
bitcast_ln65              (bitcast          ) [ 0000000000]
tmp_7                     (partselect       ) [ 0000000000]
trunc_ln65_1              (trunc            ) [ 0000000000]
icmp_ln65                 (icmp             ) [ 0000000100]
icmp_ln65_1               (icmp             ) [ 0000000100]
zext_ln65_6               (zext             ) [ 0000000000]
regions_max_0_addr        (getelementptr    ) [ 0000000010]
zext_ln65_7               (zext             ) [ 0000000000]
regions_max_1_addr        (getelementptr    ) [ 0000000010]
speclooptripcount_ln63    (speclooptripcount) [ 0000000000]
specloopname_ln61         (specloopname     ) [ 0000000000]
bitcast_ln65_1            (bitcast          ) [ 0000000000]
tmp_8                     (partselect       ) [ 0000000000]
trunc_ln65_2              (trunc            ) [ 0000000000]
or_ln65                   (or               ) [ 0000000000]
icmp_ln65_2               (icmp             ) [ 0000000000]
icmp_ln65_3               (icmp             ) [ 0000000000]
or_ln65_1                 (or               ) [ 0000000000]
and_ln65                  (and              ) [ 0000000000]
tmp_9                     (fcmp             ) [ 0000000000]
and_ln65_1                (and              ) [ 0000111111]
br_ln65                   (br               ) [ 0000000000]
regions_max_0_load        (load             ) [ 0000000000]
regions_max_1_load        (load             ) [ 0000000000]
tmp_2                     (mux              ) [ 0000111101]
bitcast_ln65_2            (bitcast          ) [ 0000000000]
tmp_s                     (partselect       ) [ 0000000000]
trunc_ln65_3              (trunc            ) [ 0000000000]
icmp_ln65_4               (icmp             ) [ 0000111101]
icmp_ln65_5               (icmp             ) [ 0000111101]
or_ln65_2                 (or               ) [ 0000000000]
tmp_10                    (fcmp             ) [ 0000000000]
and_ln65_2                (and              ) [ 0000111111]
br_ln65                   (br               ) [ 0000000000]
icmp_ln66                 (icmp             ) [ 0000111111]
br_ln66                   (br               ) [ 0000000000]
br_ln61                   (br               ) [ 0000111111]
br_ln0                    (br               ) [ 0000000000]
store_ln55                (store            ) [ 0000000000]
br_ln55                   (br               ) [ 0000000000]
phi_ln461                 (phi              ) [ 0000000001]
ret_ln461                 (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bubble">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bubble"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="regions_min_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_min_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="regions_min_0_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_min_0_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="regions_min_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_min_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="regions_min_1_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_min_1_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="regions_max_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_max_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="regions_max_0_offset">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_max_0_offset"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="regions_max_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_max_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="regions_max_1_offset">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_max_1_offset"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="n_regions">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_regions"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_read7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_read8">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8float.i4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8f32.i64"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2float.i1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="i_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_read_10_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_read_11_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_read_12_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_read_13_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_read_14_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_read_15_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_read_16_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_read_17_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_17/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="n_regions_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_regions_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="regions_max_1_offset_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="0" index="1" bw="6" slack="0"/>
<pin id="181" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regions_max_1_offset_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="regions_max_0_offset_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="0" index="1" bw="6" slack="0"/>
<pin id="187" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regions_max_0_offset_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="regions_min_1_offset_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="0" index="1" bw="6" slack="0"/>
<pin id="193" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regions_min_1_offset_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="regions_min_0_offset_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="0" index="1" bw="6" slack="0"/>
<pin id="199" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regions_min_0_offset_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_read43_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read43/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="bubble_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bubble_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="regions_min_0_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="12" slack="0"/>
<pin id="218" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_min_0_addr/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="regions_min_1_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="12" slack="0"/>
<pin id="225" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_min_1_addr/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="12" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regions_min_0_load/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="12" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regions_min_1_load/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="regions_max_0_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="12" slack="0"/>
<pin id="244" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_max_0_addr/7 "/>
</bind>
</comp>

<comp id="247" class="1004" name="regions_max_1_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="12" slack="0"/>
<pin id="251" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_max_1_addr/7 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="12" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regions_max_0_load/7 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="12" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regions_max_1_load/7 "/>
</bind>
</comp>

<comp id="266" class="1005" name="j_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="1"/>
<pin id="268" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="j_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="0"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="1" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="278" class="1005" name="phi_ln461_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="5"/>
<pin id="280" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="phi_ln461 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="phi_ln461_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="7"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="1" slack="5"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="4" bw="1" slack="0"/>
<pin id="288" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="6" bw="1" slack="5"/>
<pin id="290" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="8" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln461/9 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="cmp_i_i/2 tmp_9/6 tmp_10/8 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_5_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="9" slack="0"/>
<pin id="312" dir="0" index="1" bw="6" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_11_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="0"/>
<pin id="320" dir="0" index="1" bw="6" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_12_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="9" slack="0"/>
<pin id="328" dir="0" index="1" bw="6" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_13_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="9" slack="0"/>
<pin id="336" dir="0" index="1" bw="6" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln76_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="4" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="i_2_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="1"/>
<pin id="349" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln76_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="0"/>
<pin id="352" dir="0" index="1" bw="4" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln76_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_x_assign_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="1"/>
<pin id="365" dir="0" index="2" bw="32" slack="1"/>
<pin id="366" dir="0" index="3" bw="32" slack="1"/>
<pin id="367" dir="0" index="4" bw="32" slack="1"/>
<pin id="368" dir="0" index="5" bw="32" slack="1"/>
<pin id="369" dir="0" index="6" bw="32" slack="1"/>
<pin id="370" dir="0" index="7" bw="32" slack="1"/>
<pin id="371" dir="0" index="8" bw="32" slack="1"/>
<pin id="372" dir="0" index="9" bw="4" slack="0"/>
<pin id="373" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_x_assign/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="bitcast_ln79_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln79/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_3_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="0" index="2" bw="6" slack="0"/>
<pin id="387" dir="0" index="3" bw="6" slack="0"/>
<pin id="388" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="trunc_ln79_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="icmp_ln79_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln79_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="23" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79_1/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln1073_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="1"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1073/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln1073_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="8" slack="0"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1073/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="or_ln79_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="0" index="1" bw="1" slack="1"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="or_ln79_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79_2/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="and_ln79_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln79/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="or_ln79_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79_1/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln76_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="1"/>
<pin id="443" dir="0" index="1" bw="4" slack="2"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="i_3_load_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="1"/>
<pin id="447" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="trunc_ln1073_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1073/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="icmp_ln1073_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="0" index="1" bw="8" slack="2"/>
<pin id="455" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1073_1/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln55_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_14_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="7" slack="0"/>
<pin id="465" dir="0" index="1" bw="8" slack="0"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="0" index="3" bw="4" slack="0"/>
<pin id="468" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln65_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="7" slack="0"/>
<pin id="475" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln65_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="9" slack="2"/>
<pin id="479" dir="0" index="1" bw="7" slack="0"/>
<pin id="480" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_15_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="12" slack="0"/>
<pin id="484" dir="0" index="1" bw="9" slack="0"/>
<pin id="485" dir="0" index="2" bw="1" slack="0"/>
<pin id="486" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln65_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="7" slack="0"/>
<pin id="492" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_1/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln65_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="9" slack="2"/>
<pin id="496" dir="0" index="1" bw="7" slack="0"/>
<pin id="497" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_1/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_16_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="12" slack="0"/>
<pin id="501" dir="0" index="1" bw="9" slack="0"/>
<pin id="502" dir="0" index="2" bw="1" slack="0"/>
<pin id="503" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln65_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="7" slack="0"/>
<pin id="509" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_2/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln65_2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="9" slack="2"/>
<pin id="513" dir="0" index="1" bw="7" slack="0"/>
<pin id="514" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_2/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_17_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="12" slack="0"/>
<pin id="518" dir="0" index="1" bw="9" slack="0"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln65_3_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="7" slack="0"/>
<pin id="526" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_3/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln65_3_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="9" slack="2"/>
<pin id="530" dir="0" index="1" bw="7" slack="0"/>
<pin id="531" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_3/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_18_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="12" slack="0"/>
<pin id="535" dir="0" index="1" bw="9" slack="0"/>
<pin id="536" dir="0" index="2" bw="1" slack="0"/>
<pin id="537" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="trunc_ln65_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="0"/>
<pin id="543" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/5 "/>
</bind>
</comp>

<comp id="545" class="1004" name="add_ln65_4_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="12" slack="1"/>
<pin id="547" dir="0" index="1" bw="12" slack="0"/>
<pin id="548" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_4/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln65_4_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="12" slack="0"/>
<pin id="552" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_4/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="add_ln65_5_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="12" slack="1"/>
<pin id="557" dir="0" index="1" bw="12" slack="0"/>
<pin id="558" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_5/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln65_5_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="12" slack="0"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_5/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln65_6_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="12" slack="1"/>
<pin id="567" dir="0" index="1" bw="12" slack="0"/>
<pin id="568" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_6/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln65_7_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="12" slack="1"/>
<pin id="572" dir="0" index="1" bw="12" slack="0"/>
<pin id="573" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_7/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="0" index="1" bw="32" slack="3"/>
<pin id="578" dir="0" index="2" bw="32" slack="3"/>
<pin id="579" dir="0" index="3" bw="32" slack="3"/>
<pin id="580" dir="0" index="4" bw="32" slack="3"/>
<pin id="581" dir="0" index="5" bw="32" slack="3"/>
<pin id="582" dir="0" index="6" bw="32" slack="3"/>
<pin id="583" dir="0" index="7" bw="32" slack="3"/>
<pin id="584" dir="0" index="8" bw="32" slack="3"/>
<pin id="585" dir="0" index="9" bw="64" slack="0"/>
<pin id="586" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln61_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="64" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="0"/>
<pin id="598" dir="0" index="2" bw="32" slack="0"/>
<pin id="599" dir="0" index="3" bw="1" slack="2"/>
<pin id="600" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="605" class="1004" name="bitcast_ln65_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln65/6 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_7_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="0" index="2" bw="6" slack="0"/>
<pin id="613" dir="0" index="3" bw="6" slack="0"/>
<pin id="614" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="619" class="1004" name="trunc_ln65_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="0"/>
<pin id="621" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65_1/6 "/>
</bind>
</comp>

<comp id="623" class="1004" name="icmp_ln65_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/6 "/>
</bind>
</comp>

<comp id="629" class="1004" name="icmp_ln65_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="23" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_1/6 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln65_6_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="12" slack="2"/>
<pin id="637" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_6/7 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln65_7_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="12" slack="2"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_7/7 "/>
</bind>
</comp>

<comp id="643" class="1004" name="bitcast_ln65_1_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="2"/>
<pin id="645" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln65_1/7 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_8_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="0"/>
<pin id="648" dir="0" index="1" bw="32" slack="0"/>
<pin id="649" dir="0" index="2" bw="6" slack="0"/>
<pin id="650" dir="0" index="3" bw="6" slack="0"/>
<pin id="651" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="656" class="1004" name="trunc_ln65_2_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65_2/7 "/>
</bind>
</comp>

<comp id="660" class="1004" name="or_ln65_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="0" index="1" bw="1" slack="1"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln65/7 "/>
</bind>
</comp>

<comp id="664" class="1004" name="icmp_ln65_2_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_2/7 "/>
</bind>
</comp>

<comp id="670" class="1004" name="icmp_ln65_3_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="23" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_3/7 "/>
</bind>
</comp>

<comp id="676" class="1004" name="or_ln65_1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln65_1/7 "/>
</bind>
</comp>

<comp id="682" class="1004" name="and_ln65_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln65/7 "/>
</bind>
</comp>

<comp id="688" class="1004" name="and_ln65_1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln65_1/7 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_2_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="0" index="1" bw="32" slack="0"/>
<pin id="697" dir="0" index="2" bw="32" slack="0"/>
<pin id="698" dir="0" index="3" bw="1" slack="4"/>
<pin id="699" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="704" class="1004" name="bitcast_ln65_2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="0"/>
<pin id="706" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln65_2/8 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_s_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="0" index="1" bw="32" slack="0"/>
<pin id="711" dir="0" index="2" bw="6" slack="0"/>
<pin id="712" dir="0" index="3" bw="6" slack="0"/>
<pin id="713" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="718" class="1004" name="trunc_ln65_3_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="0"/>
<pin id="720" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65_3/8 "/>
</bind>
</comp>

<comp id="722" class="1004" name="icmp_ln65_4_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_4/8 "/>
</bind>
</comp>

<comp id="728" class="1004" name="icmp_ln65_5_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="23" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_5/8 "/>
</bind>
</comp>

<comp id="734" class="1004" name="or_ln65_2_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="1"/>
<pin id="736" dir="0" index="1" bw="1" slack="1"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln65_2/9 "/>
</bind>
</comp>

<comp id="738" class="1004" name="and_ln65_2_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln65_2/9 "/>
</bind>
</comp>

<comp id="744" class="1004" name="icmp_ln66_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="64" slack="4"/>
<pin id="746" dir="0" index="1" bw="4" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/9 "/>
</bind>
</comp>

<comp id="750" class="1004" name="store_ln55_store_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="5"/>
<pin id="752" dir="0" index="1" bw="8" slack="6"/>
<pin id="753" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/9 "/>
</bind>
</comp>

<comp id="754" class="1005" name="p_read_10_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="1"/>
<pin id="756" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_10 "/>
</bind>
</comp>

<comp id="760" class="1005" name="p_read_11_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="1"/>
<pin id="762" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_11 "/>
</bind>
</comp>

<comp id="766" class="1005" name="p_read_12_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_12 "/>
</bind>
</comp>

<comp id="772" class="1005" name="p_read_13_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_13 "/>
</bind>
</comp>

<comp id="778" class="1005" name="p_read_14_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="1"/>
<pin id="780" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_14 "/>
</bind>
</comp>

<comp id="784" class="1005" name="p_read_15_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="1"/>
<pin id="786" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_15 "/>
</bind>
</comp>

<comp id="790" class="1005" name="p_read_16_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_16 "/>
</bind>
</comp>

<comp id="796" class="1005" name="p_read_17_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="1"/>
<pin id="798" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_17 "/>
</bind>
</comp>

<comp id="802" class="1005" name="n_regions_read_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="8" slack="1"/>
<pin id="804" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="n_regions_read "/>
</bind>
</comp>

<comp id="808" class="1005" name="p_read43_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="7"/>
<pin id="810" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="p_read43 "/>
</bind>
</comp>

<comp id="813" class="1005" name="bubble_read_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="7"/>
<pin id="815" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="bubble_read "/>
</bind>
</comp>

<comp id="817" class="1005" name="tmp_5_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="9" slack="2"/>
<pin id="819" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="822" class="1005" name="tmp_11_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="9" slack="2"/>
<pin id="824" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="827" class="1005" name="tmp_12_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="9" slack="2"/>
<pin id="829" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="832" class="1005" name="tmp_13_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="9" slack="2"/>
<pin id="834" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="837" class="1005" name="i_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="4" slack="0"/>
<pin id="839" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="844" class="1005" name="icmp_ln76_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="6"/>
<pin id="846" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="848" class="1005" name="add_ln76_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="4" slack="1"/>
<pin id="850" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln76 "/>
</bind>
</comp>

<comp id="853" class="1005" name="p_x_assign_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="1"/>
<pin id="855" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_x_assign "/>
</bind>
</comp>

<comp id="860" class="1005" name="icmp_ln79_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="1"/>
<pin id="862" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

<comp id="865" class="1005" name="icmp_ln79_1_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="1"/>
<pin id="867" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln79_1 "/>
</bind>
</comp>

<comp id="870" class="1005" name="icmp_ln1073_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="1"/>
<pin id="872" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1073 "/>
</bind>
</comp>

<comp id="874" class="1005" name="i_1_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="0"/>
<pin id="876" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="884" class="1005" name="trunc_ln1073_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="2"/>
<pin id="886" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1073 "/>
</bind>
</comp>

<comp id="890" class="1005" name="icmp_ln1073_1_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="5"/>
<pin id="892" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1073_1 "/>
</bind>
</comp>

<comp id="894" class="1005" name="add_ln55_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="5"/>
<pin id="896" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="add_ln55 "/>
</bind>
</comp>

<comp id="899" class="1005" name="tmp_15_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="12" slack="1"/>
<pin id="901" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="904" class="1005" name="tmp_16_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="12" slack="1"/>
<pin id="906" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="909" class="1005" name="tmp_17_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="12" slack="1"/>
<pin id="911" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="914" class="1005" name="tmp_18_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="12" slack="1"/>
<pin id="916" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="919" class="1005" name="regions_min_0_addr_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="12" slack="1"/>
<pin id="921" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_min_0_addr "/>
</bind>
</comp>

<comp id="924" class="1005" name="regions_min_1_addr_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="12" slack="1"/>
<pin id="926" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_min_1_addr "/>
</bind>
</comp>

<comp id="929" class="1005" name="add_ln65_6_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="12" slack="2"/>
<pin id="931" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="add_ln65_6 "/>
</bind>
</comp>

<comp id="934" class="1005" name="add_ln65_7_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="12" slack="2"/>
<pin id="936" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="add_ln65_7 "/>
</bind>
</comp>

<comp id="939" class="1005" name="tmp_1_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="1"/>
<pin id="941" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="945" class="1005" name="add_ln61_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="64" slack="0"/>
<pin id="947" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln61 "/>
</bind>
</comp>

<comp id="950" class="1005" name="tmp_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="1"/>
<pin id="952" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="955" class="1005" name="icmp_ln65_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="1"/>
<pin id="957" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="960" class="1005" name="icmp_ln65_1_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="1"/>
<pin id="962" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln65_1 "/>
</bind>
</comp>

<comp id="965" class="1005" name="regions_max_0_addr_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="12" slack="1"/>
<pin id="967" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_max_0_addr "/>
</bind>
</comp>

<comp id="970" class="1005" name="regions_max_1_addr_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="12" slack="1"/>
<pin id="972" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_max_1_addr "/>
</bind>
</comp>

<comp id="975" class="1005" name="and_ln65_1_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="2"/>
<pin id="977" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln65_1 "/>
</bind>
</comp>

<comp id="979" class="1005" name="tmp_2_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="1"/>
<pin id="981" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="984" class="1005" name="icmp_ln65_4_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="1"/>
<pin id="986" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln65_4 "/>
</bind>
</comp>

<comp id="989" class="1005" name="icmp_ln65_5_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="1"/>
<pin id="991" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln65_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="50" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="50" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="42" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="42" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="42" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="6" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="2" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="4" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="92" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="8" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="92" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="214" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="221" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="12" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="92" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="16" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="92" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="240" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="247" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="92" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="277"><net_src comp="270" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="281"><net_src comp="112" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="292"><net_src comp="278" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="114" pin="0"/><net_sink comp="282" pin=4"/></net>

<net id="294"><net_src comp="278" pin="1"/><net_sink comp="282" pin=6"/></net>

<net id="299"><net_src comp="68" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="80" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="82" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="46" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="178" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="48" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="323"><net_src comp="46" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="184" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="48" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="331"><net_src comp="46" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="190" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="48" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="339"><net_src comp="46" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="196" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="48" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="346"><net_src comp="52" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="354"><net_src comp="347" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="54" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="347" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="64" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="374"><net_src comp="66" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="375"><net_src comp="347" pin="1"/><net_sink comp="362" pin=9"/></net>

<net id="376"><net_src comp="362" pin="10"/><net_sink comp="295" pin=0"/></net>

<net id="377"><net_src comp="362" pin="10"/><net_sink comp="300" pin=0"/></net>

<net id="378"><net_src comp="362" pin="10"/><net_sink comp="305" pin=0"/></net>

<net id="382"><net_src comp="362" pin="10"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="70" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="379" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="72" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="74" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="396"><net_src comp="379" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="383" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="76" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="393" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="78" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="84" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="84" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="427"><net_src comp="300" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="305" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="419" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="423" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="295" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="451"><net_src comp="445" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="445" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="445" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="90" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="469"><net_src comp="98" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="445" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="50" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="100" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="476"><net_src comp="463" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="473" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="102" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="477" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="48" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="493"><net_src comp="463" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="102" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="494" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="48" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="510"><net_src comp="463" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="507" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="102" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="511" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="48" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="527"><net_src comp="463" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="524" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="102" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="528" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="48" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="544"><net_src comp="270" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="541" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="553"><net_src comp="545" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="559"><net_src comp="541" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="563"><net_src comp="555" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="569"><net_src comp="541" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="541" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="587"><net_src comp="104" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="588"><net_src comp="270" pin="4"/><net_sink comp="575" pin=9"/></net>

<net id="593"><net_src comp="270" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="58" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="601"><net_src comp="106" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="228" pin="3"/><net_sink comp="595" pin=1"/></net>

<net id="603"><net_src comp="234" pin="3"/><net_sink comp="595" pin=2"/></net>

<net id="604"><net_src comp="595" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="608"><net_src comp="595" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="615"><net_src comp="70" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="605" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="617"><net_src comp="72" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="618"><net_src comp="74" pin="0"/><net_sink comp="609" pin=3"/></net>

<net id="622"><net_src comp="605" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="609" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="76" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="619" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="78" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="638"><net_src comp="635" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="642"><net_src comp="639" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="652"><net_src comp="70" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="643" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="654"><net_src comp="72" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="655"><net_src comp="74" pin="0"/><net_sink comp="646" pin=3"/></net>

<net id="659"><net_src comp="643" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="668"><net_src comp="646" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="76" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="656" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="78" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="670" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="664" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="660" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="676" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="682" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="295" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="700"><net_src comp="106" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="254" pin="3"/><net_sink comp="694" pin=1"/></net>

<net id="702"><net_src comp="260" pin="3"/><net_sink comp="694" pin=2"/></net>

<net id="703"><net_src comp="694" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="707"><net_src comp="694" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="714"><net_src comp="70" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="704" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="716"><net_src comp="72" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="717"><net_src comp="74" pin="0"/><net_sink comp="708" pin=3"/></net>

<net id="721"><net_src comp="704" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="708" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="76" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="718" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="78" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="742"><net_src comp="734" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="295" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="266" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="110" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="757"><net_src comp="124" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="362" pin=8"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="575" pin=8"/></net>

<net id="763"><net_src comp="130" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="362" pin=7"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="575" pin=7"/></net>

<net id="769"><net_src comp="136" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="362" pin=6"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="575" pin=6"/></net>

<net id="775"><net_src comp="142" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="362" pin=5"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="575" pin=5"/></net>

<net id="781"><net_src comp="148" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="362" pin=4"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="575" pin=4"/></net>

<net id="787"><net_src comp="154" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="362" pin=3"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="575" pin=3"/></net>

<net id="793"><net_src comp="160" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="575" pin=2"/></net>

<net id="799"><net_src comp="166" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="805"><net_src comp="172" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="811"><net_src comp="202" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="816"><net_src comp="208" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="820"><net_src comp="310" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="825"><net_src comp="318" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="830"><net_src comp="326" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="835"><net_src comp="334" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="840"><net_src comp="116" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="843"><net_src comp="837" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="847"><net_src comp="350" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="851"><net_src comp="356" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="856"><net_src comp="362" pin="10"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="859"><net_src comp="853" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="863"><net_src comp="397" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="868"><net_src comp="403" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="873"><net_src comp="409" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="120" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="880"><net_src comp="874" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="887"><net_src comp="448" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="595" pin=3"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="694" pin=3"/></net>

<net id="893"><net_src comp="452" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="897"><net_src comp="457" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="902"><net_src comp="482" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="907"><net_src comp="499" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="912"><net_src comp="516" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="917"><net_src comp="533" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="922"><net_src comp="214" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="927"><net_src comp="221" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="932"><net_src comp="565" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="937"><net_src comp="570" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="942"><net_src comp="575" pin="10"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="948"><net_src comp="589" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="953"><net_src comp="595" pin="4"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="958"><net_src comp="623" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="963"><net_src comp="629" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="968"><net_src comp="240" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="973"><net_src comp="247" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="978"><net_src comp="688" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="982"><net_src comp="694" pin="4"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="987"><net_src comp="722" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="992"><net_src comp="728" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="734" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: run_test : bubble | {1 }
	Port: run_test : p_read | {1 }
	Port: run_test : regions_min_0 | {5 6 }
	Port: run_test : regions_min_0_offset | {1 }
	Port: run_test : regions_min_1 | {5 6 }
	Port: run_test : regions_min_1_offset | {1 }
	Port: run_test : regions_max_0 | {7 8 }
	Port: run_test : regions_max_0_offset | {1 }
	Port: run_test : regions_max_1 | {7 8 }
	Port: run_test : regions_max_1_offset | {1 }
	Port: run_test : n_regions | {1 }
	Port: run_test : p_read1 | {1 }
	Port: run_test : p_read2 | {1 }
	Port: run_test : p_read3 | {1 }
	Port: run_test : p_read4 | {1 }
	Port: run_test : p_read5 | {1 }
	Port: run_test : p_read6 | {1 }
	Port: run_test : p_read7 | {1 }
	Port: run_test : p_read8 | {1 }
  - Chain level:
	State 1
		store_ln76 : 1
	State 2
		icmp_ln76 : 1
		add_ln76 : 1
		br_ln76 : 2
		p_x_assign : 1
		cmp_i_i : 2
		bitcast_ln79 : 2
		tmp_3 : 3
		trunc_ln79 : 3
		icmp_ln79 : 4
		icmp_ln79_1 : 4
		tmp_4 : 2
		tmp_6 : 2
		br_ln55 : 1
		store_ln1073 : 1
	State 3
		or_ln79_2 : 1
		and_ln79 : 1
		or_ln79_1 : 1
		br_ln79 : 1
	State 4
		trunc_ln1073 : 1
		icmp_ln1073_1 : 1
		add_ln55 : 1
		br_ln55 : 2
		tmp_14 : 1
		zext_ln65 : 2
		add_ln65 : 3
		tmp_15 : 4
		zext_ln65_1 : 2
		add_ln65_1 : 3
		tmp_16 : 4
		zext_ln65_2 : 2
		add_ln65_2 : 3
		tmp_17 : 4
		zext_ln65_3 : 2
		add_ln65_3 : 3
		tmp_18 : 4
	State 5
		trunc_ln65 : 1
		add_ln65_4 : 2
		zext_ln65_4 : 3
		regions_min_0_addr : 4
		add_ln65_5 : 2
		zext_ln65_5 : 3
		regions_min_1_addr : 4
		add_ln65_6 : 2
		add_ln65_7 : 2
		regions_min_0_load : 5
		regions_min_1_load : 5
		tmp_1 : 1
		add_ln61 : 1
	State 6
		tmp : 1
		bitcast_ln65 : 2
		tmp_7 : 3
		trunc_ln65_1 : 3
		icmp_ln65 : 4
		icmp_ln65_1 : 4
		tmp_9 : 2
	State 7
		regions_max_0_addr : 1
		regions_max_1_addr : 1
		tmp_8 : 1
		trunc_ln65_2 : 1
		icmp_ln65_2 : 2
		icmp_ln65_3 : 2
		or_ln65_1 : 3
		and_ln65 : 3
		and_ln65_1 : 3
		br_ln65 : 3
		regions_max_0_load : 2
		regions_max_1_load : 2
	State 8
		tmp_2 : 1
		bitcast_ln65_2 : 2
		tmp_s : 3
		trunc_ln65_3 : 3
		icmp_ln65_4 : 4
		icmp_ln65_5 : 4
		tmp_10 : 2
	State 9
		and_ln65_2 : 1
		br_ln65 : 1
		br_ln66 : 1
		phi_ln461 : 1
		ret_ln461 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|          |            add_ln76_fu_356            |    0    |    13   |
|          |            add_ln55_fu_457            |    0    |    15   |
|          |            add_ln65_fu_477            |    0    |    14   |
|          |           add_ln65_1_fu_494           |    0    |    14   |
|          |           add_ln65_2_fu_511           |    0    |    14   |
|    add   |           add_ln65_3_fu_528           |    0    |    14   |
|          |           add_ln65_4_fu_545           |    0    |    12   |
|          |           add_ln65_5_fu_555           |    0    |    12   |
|          |           add_ln65_6_fu_565           |    0    |    12   |
|          |           add_ln65_7_fu_570           |    0    |    12   |
|          |            add_ln61_fu_589            |    0    |    71   |
|----------|---------------------------------------|---------|---------|
|          |            icmp_ln76_fu_350           |    0    |    9    |
|          |            icmp_ln79_fu_397           |    0    |    11   |
|          |           icmp_ln79_1_fu_403          |    0    |    15   |
|          |           icmp_ln1073_fu_409          |    0    |    11   |
|          |          icmp_ln1073_1_fu_452         |    0    |    11   |
|   icmp   |            icmp_ln65_fu_623           |    0    |    11   |
|          |           icmp_ln65_1_fu_629          |    0    |    15   |
|          |           icmp_ln65_2_fu_664          |    0    |    11   |
|          |           icmp_ln65_3_fu_670          |    0    |    15   |
|          |           icmp_ln65_4_fu_722          |    0    |    11   |
|          |           icmp_ln65_5_fu_728          |    0    |    15   |
|          |            icmp_ln66_fu_744           |    0    |    29   |
|----------|---------------------------------------|---------|---------|
|          |           p_x_assign_fu_362           |    0    |    42   |
|    mux   |              tmp_1_fu_575             |    0    |    42   |
|          |               tmp_fu_595              |    0    |    9    |
|          |              tmp_2_fu_694             |    0    |    9    |
|----------|---------------------------------------|---------|---------|
|          |             or_ln79_fu_419            |    0    |    2    |
|          |            or_ln79_2_fu_423           |    0    |    2    |
|    or    |            or_ln79_1_fu_435           |    0    |    2    |
|          |             or_ln65_fu_660            |    0    |    2    |
|          |            or_ln65_1_fu_676           |    0    |    2    |
|          |            or_ln65_2_fu_734           |    0    |    2    |
|----------|---------------------------------------|---------|---------|
|          |            and_ln79_fu_429            |    0    |    2    |
|    and   |            and_ln65_fu_682            |    0    |    2    |
|          |           and_ln65_1_fu_688           |    0    |    2    |
|          |           and_ln65_2_fu_738           |    0    |    2    |
|----------|---------------------------------------|---------|---------|
|          |         p_read_10_read_fu_124         |    0    |    0    |
|          |         p_read_11_read_fu_130         |    0    |    0    |
|          |         p_read_12_read_fu_136         |    0    |    0    |
|          |         p_read_13_read_fu_142         |    0    |    0    |
|          |         p_read_14_read_fu_148         |    0    |    0    |
|          |         p_read_15_read_fu_154         |    0    |    0    |
|          |         p_read_16_read_fu_160         |    0    |    0    |
|   read   |         p_read_17_read_fu_166         |    0    |    0    |
|          |       n_regions_read_read_fu_172      |    0    |    0    |
|          | regions_max_1_offset_read_read_fu_178 |    0    |    0    |
|          | regions_max_0_offset_read_read_fu_184 |    0    |    0    |
|          | regions_min_1_offset_read_read_fu_190 |    0    |    0    |
|          | regions_min_0_offset_read_read_fu_196 |    0    |    0    |
|          |          p_read43_read_fu_202         |    0    |    0    |
|          |        bubble_read_read_fu_208        |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |               grp_fu_295              |    0    |    0    |
|   fcmp   |               grp_fu_300              |    0    |    0    |
|          |               grp_fu_305              |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |              tmp_5_fu_310             |    0    |    0    |
|          |             tmp_11_fu_318             |    0    |    0    |
|          |             tmp_12_fu_326             |    0    |    0    |
|bitconcatenate|             tmp_13_fu_334             |    0    |    0    |
|          |             tmp_15_fu_482             |    0    |    0    |
|          |             tmp_16_fu_499             |    0    |    0    |
|          |             tmp_17_fu_516             |    0    |    0    |
|          |             tmp_18_fu_533             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |              tmp_3_fu_383             |    0    |    0    |
|          |             tmp_14_fu_463             |    0    |    0    |
|partselect|              tmp_7_fu_609             |    0    |    0    |
|          |              tmp_8_fu_646             |    0    |    0    |
|          |              tmp_s_fu_708             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |           trunc_ln79_fu_393           |    0    |    0    |
|          |          trunc_ln1073_fu_448          |    0    |    0    |
|   trunc  |           trunc_ln65_fu_541           |    0    |    0    |
|          |          trunc_ln65_1_fu_619          |    0    |    0    |
|          |          trunc_ln65_2_fu_656          |    0    |    0    |
|          |          trunc_ln65_3_fu_718          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |            zext_ln65_fu_473           |    0    |    0    |
|          |           zext_ln65_1_fu_490          |    0    |    0    |
|          |           zext_ln65_2_fu_507          |    0    |    0    |
|   zext   |           zext_ln65_3_fu_524          |    0    |    0    |
|          |           zext_ln65_4_fu_550          |    0    |    0    |
|          |           zext_ln65_5_fu_560          |    0    |    0    |
|          |           zext_ln65_6_fu_635          |    0    |    0    |
|          |           zext_ln65_7_fu_639          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |   489   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln55_reg_894     |    8   |
|     add_ln61_reg_945     |   64   |
|    add_ln65_6_reg_929    |   12   |
|    add_ln65_7_reg_934    |   12   |
|     add_ln76_reg_848     |    4   |
|    and_ln65_1_reg_975    |    1   |
|    bubble_read_reg_813   |    1   |
|        i_1_reg_874       |    8   |
|         i_reg_837        |    4   |
|   icmp_ln1073_1_reg_890  |    1   |
|    icmp_ln1073_reg_870   |    1   |
|    icmp_ln65_1_reg_960   |    1   |
|    icmp_ln65_4_reg_984   |    1   |
|    icmp_ln65_5_reg_989   |    1   |
|     icmp_ln65_reg_955    |    1   |
|     icmp_ln76_reg_844    |    1   |
|    icmp_ln79_1_reg_865   |    1   |
|     icmp_ln79_reg_860    |    1   |
|         j_reg_266        |   64   |
|  n_regions_read_reg_802  |    8   |
|     p_read43_reg_808     |    1   |
|     p_read_10_reg_754    |   32   |
|     p_read_11_reg_760    |   32   |
|     p_read_12_reg_766    |   32   |
|     p_read_13_reg_772    |   32   |
|     p_read_14_reg_778    |   32   |
|     p_read_15_reg_784    |   32   |
|     p_read_16_reg_790    |   32   |
|     p_read_17_reg_796    |   32   |
|    p_x_assign_reg_853    |   32   |
|     phi_ln461_reg_278    |    1   |
|regions_max_0_addr_reg_965|   12   |
|regions_max_1_addr_reg_970|   12   |
|regions_min_0_addr_reg_919|   12   |
|regions_min_1_addr_reg_924|   12   |
|      tmp_11_reg_822      |    9   |
|      tmp_12_reg_827      |    9   |
|      tmp_13_reg_832      |    9   |
|      tmp_15_reg_899      |   12   |
|      tmp_16_reg_904      |   12   |
|      tmp_17_reg_909      |   12   |
|      tmp_18_reg_914      |   12   |
|       tmp_1_reg_939      |   32   |
|       tmp_2_reg_979      |   32   |
|       tmp_5_reg_817      |    9   |
|        tmp_reg_950       |   32   |
|   trunc_ln1073_reg_884   |    1   |
+--------------------------+--------+
|           Total          |   714  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_228 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_234 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_254 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_260 |  p0  |   2  |  12  |   24   ||    9    |
|     j_reg_266     |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_295    |  p0  |   6  |  32  |   192  ||    31   |
|     grp_fu_295    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_300    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_305    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   608  || 14.7692 ||   103   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   489  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    -   |   103  |
|  Register |    -   |   714  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |   714  |   592  |
+-----------+--------+--------+--------+
