{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541554144521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541554144525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  6 19:29:04 2018 " "Processing started: Tue Nov  6 19:29:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541554144525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541554144525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off second_midterm_quartus -c second_midterm_quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off second_midterm_quartus -c second_midterm_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541554144525 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541554144876 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541554144876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_memory " "Found entity 1: program_memory" {  } { { "program_memory.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541554156867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541554156867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/instruction_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541554156874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541554156874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file program_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_sequencer " "Found entity 1: program_sequencer" {  } { { "program_sequencer.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_sequencer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541554156880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541554156880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_midterm_quartus.v 1 1 " "Found 1 design units, including 1 entities, in source file second_midterm_quartus.v" { { "Info" "ISGN_ENTITY_NAME" "1 second_midterm_quartus " "Found entity 1: second_midterm_quartus" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541554156887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541554156887 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "second_midterm_quartus " "Elaborating entity \"second_midterm_quartus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541554156958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_memory program_memory:prog_memory " "Elaborating entity \"program_memory\" for hierarchy \"program_memory:prog_memory\"" {  } { { "second_midterm_quartus.v" "prog_memory" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541554156970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram program_memory:prog_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"program_memory:prog_memory\|altsyncram:altsyncram_component\"" {  } { { "program_memory.v" "altsyncram_component" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_memory.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541554157018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "program_memory:prog_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"program_memory:prog_memory\|altsyncram:altsyncram_component\"" {  } { { "program_memory.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_memory.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541554157021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "program_memory:prog_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"program_memory:prog_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541554157022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541554157022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541554157022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CME341_Nov_2016_midterm_Q6.hex " "Parameter \"init_file\" = \"CME341_Nov_2016_midterm_Q6.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541554157022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541554157022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541554157022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541554157022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541554157022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541554157022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541554157022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541554157022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541554157022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541554157022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541554157022 ""}  } { { "program_memory.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/program_memory.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541554157022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sib1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sib1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sib1 " "Found entity 1: altsyncram_sib1" {  } { { "db/altsyncram_sib1.tdf" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/db/altsyncram_sib1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541554157069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541554157069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sib1 program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_sib1:auto_generated " "Elaborating entity \"altsyncram_sib1\" for hierarchy \"program_memory:prog_memory\|altsyncram:altsyncram_component\|altsyncram_sib1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541554157069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_sequencer program_sequencer:prog_sequencer " "Elaborating entity \"program_sequencer\" for hierarchy \"program_sequencer:prog_sequencer\"" {  } { { "second_midterm_quartus.v" "prog_sequencer" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541554157075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:inst_decoder " "Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:inst_decoder\"" {  } { { "second_midterm_quartus.v" "inst_decoder" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541554157099 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[0\] GND " "Pin \"from_ID\[0\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541554157690 "|second_midterm_quartus|from_ID[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[1\] GND " "Pin \"from_ID\[1\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541554157690 "|second_midterm_quartus|from_ID[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[2\] GND " "Pin \"from_ID\[2\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541554157690 "|second_midterm_quartus|from_ID[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[3\] GND " "Pin \"from_ID\[3\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541554157690 "|second_midterm_quartus|from_ID[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[4\] GND " "Pin \"from_ID\[4\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541554157690 "|second_midterm_quartus|from_ID[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[5\] GND " "Pin \"from_ID\[5\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541554157690 "|second_midterm_quartus|from_ID[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[6\] GND " "Pin \"from_ID\[6\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541554157690 "|second_midterm_quartus|from_ID[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[7\] GND " "Pin \"from_ID\[7\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541554157690 "|second_midterm_quartus|from_ID[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[0\] GND " "Pin \"from_PS\[0\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541554157690 "|second_midterm_quartus|from_PS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[1\] GND " "Pin \"from_PS\[1\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541554157690 "|second_midterm_quartus|from_PS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[2\] GND " "Pin \"from_PS\[2\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541554157690 "|second_midterm_quartus|from_PS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[3\] GND " "Pin \"from_PS\[3\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541554157690 "|second_midterm_quartus|from_PS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[4\] GND " "Pin \"from_PS\[4\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541554157690 "|second_midterm_quartus|from_PS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[5\] GND " "Pin \"from_PS\[5\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541554157690 "|second_midterm_quartus|from_PS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[6\] GND " "Pin \"from_PS\[6\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541554157690 "|second_midterm_quartus|from_PS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[7\] GND " "Pin \"from_PS\[7\]\" is stuck at GND" {  } { { "second_midterm_quartus.v" "" { Text "/home/tck290/engr-ece/CME341/old_second_midterms/2016_midterm/second_midterm_quartus/second_midterm_quartus.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541554157690 "|second_midterm_quartus|from_PS[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1541554157690 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541554157771 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541554158371 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541554158371 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541554158485 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541554158485 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541554158485 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1541554158485 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541554158485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1100 " "Peak virtual memory: 1100 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541554158519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  6 19:29:18 2018 " "Processing ended: Tue Nov  6 19:29:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541554158519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541554158519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541554158519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541554158519 ""}
