
Lab4_Control_Context.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fd4c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000504  0800fff0  0800fff0  00010ff0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080104f4  080104f4  000114f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080104fc  080104fc  000114fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08010500  08010500  00011500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001ec  24000000  08010504  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001190  240001ec  080106f0  000121ec  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400137c  080106f0  0001237c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000121ec  2**0
                  CONTENTS, READONLY
 10 .debug_info   00028165  00000000  00000000  0001221a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000499b  00000000  00000000  0003a37f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001d78  00000000  00000000  0003ed20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001700  00000000  00000000  00040a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000066a6  00000000  00000000  00042198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00025143  00000000  00000000  0004883e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00174358  00000000  00000000  0006d981  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001e1cd9  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008ca0  00000000  00000000  001e1d1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000072  00000000  00000000  001ea9bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001ec 	.word	0x240001ec
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800ffd4 	.word	0x0800ffd4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001f0 	.word	0x240001f0
 80002dc:	0800ffd4 	.word	0x0800ffd4

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <_sbrk_r>:

// Use of vTaskSuspendAll() in _sbrk_r() is normally redundant, as newlib malloc family routines call
// __malloc_lock before calling _sbrk_r(). Note vTaskSuspendAll/xTaskResumeAll support nesting.

//! _sbrk_r version supporting reentrant newlib (depends upon above symbols defined by linker control file).
void * _sbrk_r(struct _reent *pReent, int incr) {
 80006bc:	b580      	push	{r7, lr}
 80006be:	b084      	sub	sp, #16
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
 80006c4:	6039      	str	r1, [r7, #0]
    static char *currentHeapEnd = &__HeapBase;
    #ifdef STM_VERSION // Use STM CubeMX LD symbols for heap
      if(TotalHeapSize==0) {
 80006c6:	4b24      	ldr	r3, [pc, #144]	@ (8000758 <_sbrk_r+0x9c>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d10e      	bne.n	80006ec <_sbrk_r+0x30>
        TotalHeapSize = heapBytesRemaining = (int)((&__HeapLimit)-(&__HeapBase))-ISR_STACK_LENGTH_BYTES;
 80006ce:	4a23      	ldr	r2, [pc, #140]	@ (800075c <_sbrk_r+0xa0>)
 80006d0:	4b23      	ldr	r3, [pc, #140]	@ (8000760 <_sbrk_r+0xa4>)
 80006d2:	1ad3      	subs	r3, r2, r3
 80006d4:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80006d8:	4a22      	ldr	r2, [pc, #136]	@ (8000764 <_sbrk_r+0xa8>)
 80006da:	6013      	str	r3, [r2, #0]
 80006dc:	4a1f      	ldr	r2, [pc, #124]	@ (800075c <_sbrk_r+0xa0>)
 80006de:	4b20      	ldr	r3, [pc, #128]	@ (8000760 <_sbrk_r+0xa4>)
 80006e0:	1ad3      	subs	r3, r2, r3
 80006e2:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80006e6:	461a      	mov	r2, r3
 80006e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <_sbrk_r+0x9c>)
 80006ea:	601a      	str	r2, [r3, #0]
      };
    #endif
    char* limit = (xTaskGetSchedulerState()==taskSCHEDULER_NOT_STARTED) ?
 80006ec:	f00b ffcc 	bl	800c688 <xTaskGetSchedulerState>
 80006f0:	4603      	mov	r3, r0
            stack_ptr   :  // Before scheduler is started, limit is stack pointer (risky!)
 80006f2:	2b01      	cmp	r3, #1
 80006f4:	d101      	bne.n	80006fa <_sbrk_r+0x3e>
 80006f6:	466b      	mov	r3, sp
 80006f8:	e000      	b.n	80006fc <_sbrk_r+0x40>
 80006fa:	4b1b      	ldr	r3, [pc, #108]	@ (8000768 <_sbrk_r+0xac>)
    char* limit = (xTaskGetSchedulerState()==taskSCHEDULER_NOT_STARTED) ?
 80006fc:	60fb      	str	r3, [r7, #12]
            &__HeapLimit-ISR_STACK_LENGTH_BYTES;  // Once running, OK to reuse all remaining RAM except ISR (MSP) stack
    vTaskSuspendAll(); // Note: safe to use before FreeRTOS scheduler started, but not within an ISR
 80006fe:	f00b fba9 	bl	800be54 <vTaskSuspendAll>
    if (currentHeapEnd + incr > limit) {
 8000702:	4b1a      	ldr	r3, [pc, #104]	@ (800076c <_sbrk_r+0xb0>)
 8000704:	681a      	ldr	r2, [r3, #0]
 8000706:	683b      	ldr	r3, [r7, #0]
 8000708:	4413      	add	r3, r2
 800070a:	68fa      	ldr	r2, [r7, #12]
 800070c:	429a      	cmp	r2, r3
 800070e:	d207      	bcs.n	8000720 <_sbrk_r+0x64>
        #elif defined(configHARD_STOP_ON_MALLOC_FAILURE)
            // If you want to alert debugger or halt...
            while(1) { __asm("bkpt #0"); }; // Stop in GUI as if at a breakpoint (if debugging, otherwise loop forever)
        #else
            // Default, if you prefer to believe your application will gracefully trap out-of-memory...
            pReent->_errno = ENOMEM; // newlib's thread-specific errno
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	220c      	movs	r2, #12
 8000714:	601a      	str	r2, [r3, #0]
            xTaskResumeAll();  // Note: safe to use before FreeRTOS scheduler started, but not within an ISR;
 8000716:	f00b fbab 	bl	800be70 <xTaskResumeAll>
        #endif
        return (char *)-1; // the malloc-family routine that called sbrk will return 0
 800071a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800071e:	e017      	b.n	8000750 <_sbrk_r+0x94>
    }
    // 'incr' of memory is available: update accounting and return it.
    char *previousHeapEnd = currentHeapEnd;
 8000720:	4b12      	ldr	r3, [pc, #72]	@ (800076c <_sbrk_r+0xb0>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	60bb      	str	r3, [r7, #8]
    currentHeapEnd += incr;
 8000726:	4b11      	ldr	r3, [pc, #68]	@ (800076c <_sbrk_r+0xb0>)
 8000728:	681a      	ldr	r2, [r3, #0]
 800072a:	683b      	ldr	r3, [r7, #0]
 800072c:	4413      	add	r3, r2
 800072e:	4a0f      	ldr	r2, [pc, #60]	@ (800076c <_sbrk_r+0xb0>)
 8000730:	6013      	str	r3, [r2, #0]
    heapBytesRemaining -= incr;
 8000732:	4b0c      	ldr	r3, [pc, #48]	@ (8000764 <_sbrk_r+0xa8>)
 8000734:	681a      	ldr	r2, [r3, #0]
 8000736:	683b      	ldr	r3, [r7, #0]
 8000738:	1ad3      	subs	r3, r2, r3
 800073a:	4a0a      	ldr	r2, [pc, #40]	@ (8000764 <_sbrk_r+0xa8>)
 800073c:	6013      	str	r3, [r2, #0]
    #ifndef NDEBUG
        totalBytesProvidedBySBRK += incr;
 800073e:	4b0c      	ldr	r3, [pc, #48]	@ (8000770 <_sbrk_r+0xb4>)
 8000740:	681a      	ldr	r2, [r3, #0]
 8000742:	683b      	ldr	r3, [r7, #0]
 8000744:	4413      	add	r3, r2
 8000746:	4a0a      	ldr	r2, [pc, #40]	@ (8000770 <_sbrk_r+0xb4>)
 8000748:	6013      	str	r3, [r2, #0]
    #endif
    xTaskResumeAll();  // Note: safe to use before FreeRTOS scheduler started, but not within an ISR
 800074a:	f00b fb91 	bl	800be70 <xTaskResumeAll>
    return (char *) previousHeapEnd;
 800074e:	68bb      	ldr	r3, [r7, #8]
}
 8000750:	4618      	mov	r0, r3
 8000752:	3710      	adds	r7, #16
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}
 8000758:	2400020c 	.word	0x2400020c
 800075c:	24080000 	.word	0x24080000
 8000760:	24001380 	.word	0x24001380
 8000764:	24000208 	.word	0x24000208
 8000768:	2407fc00 	.word	0x2407fc00
 800076c:	24000000 	.word	0x24000000
 8000770:	24000210 	.word	0x24000210

08000774 <__malloc_lock>:
char * _sbrk(int incr) { return sbrk(incr); };

#ifdef MALLOCS_INSIDE_ISRs // block interrupts during free-storage use
  static UBaseType_t malLock_uxSavedInterruptStatus;
#endif
void __malloc_lock(struct _reent *r)   {
 8000774:	b580      	push	{r7, lr}
 8000776:	b086      	sub	sp, #24
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
{
uint32_t ulCurrentInterrupt;
BaseType_t xReturn;

	/* Obtain the number of the currently executing interrupt. */
	__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800077c:	f3ef 8305 	mrs	r3, IPSR
 8000780:	617b      	str	r3, [r7, #20]

	if( ulCurrentInterrupt == 0 )
 8000782:	697b      	ldr	r3, [r7, #20]
 8000784:	2b00      	cmp	r3, #0
 8000786:	d102      	bne.n	800078e <__malloc_lock+0x1a>
	{
		xReturn = pdFALSE;
 8000788:	2300      	movs	r3, #0
 800078a:	613b      	str	r3, [r7, #16]
 800078c:	e001      	b.n	8000792 <__malloc_lock+0x1e>
	}
	else
	{
		xReturn = pdTRUE;
 800078e:	2301      	movs	r3, #1
 8000790:	613b      	str	r3, [r7, #16]
	}

	return xReturn;
 8000792:	693b      	ldr	r3, [r7, #16]
  configASSERT( !xPortIsInsideInterrupt() ); // Make damn sure no more mallocs inside ISRs!!
 8000794:	2b00      	cmp	r3, #0
 8000796:	d00b      	beq.n	80007b0 <__malloc_lock+0x3c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800079c:	f383 8811 	msr	BASEPRI, r3
 80007a0:	f3bf 8f6f 	isb	sy
 80007a4:	f3bf 8f4f 	dsb	sy
 80007a8:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80007aa:	bf00      	nop
 80007ac:	bf00      	nop
 80007ae:	e7fd      	b.n	80007ac <__malloc_lock+0x38>
  vTaskSuspendAll();
 80007b0:	f00b fb50 	bl	800be54 <vTaskSuspendAll>
};
 80007b4:	bf00      	nop
 80007b6:	3718      	adds	r7, #24
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}

080007bc <__malloc_unlock>:
void __malloc_unlock(struct _reent *r) {
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
  (void)xTaskResumeAll();
 80007c4:	f00b fb54 	bl	800be70 <xTaskResumeAll>
};
 80007c8:	bf00      	nop
 80007ca:	3708      	adds	r7, #8
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}

080007d0 <pvPortMalloc>:

// ================================================================================================
// Implement FreeRTOS's memory API using newlib-provided malloc family.
// ================================================================================================

void *pvPortMalloc( size_t xSize ) PRIVILEGED_FUNCTION {
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b084      	sub	sp, #16
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
    void *p = malloc(xSize);
 80007d8:	6878      	ldr	r0, [r7, #4]
 80007da:	f00d f88f 	bl	800d8fc <malloc>
 80007de:	4603      	mov	r3, r0
 80007e0:	60fb      	str	r3, [r7, #12]
    return p;
 80007e2:	68fb      	ldr	r3, [r7, #12]
}
 80007e4:	4618      	mov	r0, r3
 80007e6:	3710      	adds	r7, #16
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}

080007ec <vPortFree>:
void vPortFree( void *pv ) PRIVILEGED_FUNCTION {
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
    free(pv);
 80007f4:	6878      	ldr	r0, [r7, #4]
 80007f6:	f00d f889 	bl	800d90c <free>
};
 80007fa:	bf00      	nop
 80007fc:	3708      	adds	r7, #8
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
	...

08000804 <INIT_Accel>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void INIT_Accel(){
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af02      	add	r7, sp, #8
	REGISTER = DATA_FORMAT;
 800080a:	2231      	movs	r2, #49	@ 0x31
 800080c:	4b2a      	ldr	r3, [pc, #168]	@ (80008b8 <INIT_Accel+0xb4>)
 800080e:	701a      	strb	r2, [r3, #0]
			    DATA = 0x00;
 8000810:	4b2a      	ldr	r3, [pc, #168]	@ (80008bc <INIT_Accel+0xb8>)
 8000812:	2200      	movs	r2, #0
 8000814:	701a      	strb	r2, [r3, #0]
			    DATA_WRITE[0] = REGISTER;
 8000816:	4b28      	ldr	r3, [pc, #160]	@ (80008b8 <INIT_Accel+0xb4>)
 8000818:	781a      	ldrb	r2, [r3, #0]
 800081a:	4b29      	ldr	r3, [pc, #164]	@ (80008c0 <INIT_Accel+0xbc>)
 800081c:	701a      	strb	r2, [r3, #0]
			    DATA_WRITE[1] = DATA;
 800081e:	4b27      	ldr	r3, [pc, #156]	@ (80008bc <INIT_Accel+0xb8>)
 8000820:	781a      	ldrb	r2, [r3, #0]
 8000822:	4b27      	ldr	r3, [pc, #156]	@ (80008c0 <INIT_Accel+0xbc>)
 8000824:	705a      	strb	r2, [r3, #1]
			    ret = HAL_I2C_Master_Transmit(&hi2c1,ADDR,DATA_WRITE,2,HAL_MAX_DELAY);
 8000826:	233a      	movs	r3, #58	@ 0x3a
 8000828:	4619      	mov	r1, r3
 800082a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800082e:	9300      	str	r3, [sp, #0]
 8000830:	2302      	movs	r3, #2
 8000832:	4a23      	ldr	r2, [pc, #140]	@ (80008c0 <INIT_Accel+0xbc>)
 8000834:	4823      	ldr	r0, [pc, #140]	@ (80008c4 <INIT_Accel+0xc0>)
 8000836:	f003 fe5d 	bl	80044f4 <HAL_I2C_Master_Transmit>
 800083a:	4603      	mov	r3, r0
 800083c:	461a      	mov	r2, r3
 800083e:	4b22      	ldr	r3, [pc, #136]	@ (80008c8 <INIT_Accel+0xc4>)
 8000840:	701a      	strb	r2, [r3, #0]

			    REGISTER = PWRCTL;
 8000842:	222d      	movs	r2, #45	@ 0x2d
 8000844:	4b1c      	ldr	r3, [pc, #112]	@ (80008b8 <INIT_Accel+0xb4>)
 8000846:	701a      	strb	r2, [r3, #0]
			    DATA = 0x00;
 8000848:	4b1c      	ldr	r3, [pc, #112]	@ (80008bc <INIT_Accel+0xb8>)
 800084a:	2200      	movs	r2, #0
 800084c:	701a      	strb	r2, [r3, #0]
			    DATA_WRITE[0] = REGISTER;
 800084e:	4b1a      	ldr	r3, [pc, #104]	@ (80008b8 <INIT_Accel+0xb4>)
 8000850:	781a      	ldrb	r2, [r3, #0]
 8000852:	4b1b      	ldr	r3, [pc, #108]	@ (80008c0 <INIT_Accel+0xbc>)
 8000854:	701a      	strb	r2, [r3, #0]
			    DATA_WRITE[1] = DATA;
 8000856:	4b19      	ldr	r3, [pc, #100]	@ (80008bc <INIT_Accel+0xb8>)
 8000858:	781a      	ldrb	r2, [r3, #0]
 800085a:	4b19      	ldr	r3, [pc, #100]	@ (80008c0 <INIT_Accel+0xbc>)
 800085c:	705a      	strb	r2, [r3, #1]
			    ret = HAL_I2C_Master_Transmit(&hi2c1,ADDR,DATA_WRITE,2,HAL_MAX_DELAY);
 800085e:	233a      	movs	r3, #58	@ 0x3a
 8000860:	4619      	mov	r1, r3
 8000862:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000866:	9300      	str	r3, [sp, #0]
 8000868:	2302      	movs	r3, #2
 800086a:	4a15      	ldr	r2, [pc, #84]	@ (80008c0 <INIT_Accel+0xbc>)
 800086c:	4815      	ldr	r0, [pc, #84]	@ (80008c4 <INIT_Accel+0xc0>)
 800086e:	f003 fe41 	bl	80044f4 <HAL_I2C_Master_Transmit>
 8000872:	4603      	mov	r3, r0
 8000874:	461a      	mov	r2, r3
 8000876:	4b14      	ldr	r3, [pc, #80]	@ (80008c8 <INIT_Accel+0xc4>)
 8000878:	701a      	strb	r2, [r3, #0]

			    REGISTER = PWRCTL;
 800087a:	222d      	movs	r2, #45	@ 0x2d
 800087c:	4b0e      	ldr	r3, [pc, #56]	@ (80008b8 <INIT_Accel+0xb4>)
 800087e:	701a      	strb	r2, [r3, #0]
			    DATA = 0x08;
 8000880:	4b0e      	ldr	r3, [pc, #56]	@ (80008bc <INIT_Accel+0xb8>)
 8000882:	2208      	movs	r2, #8
 8000884:	701a      	strb	r2, [r3, #0]
			    DATA_WRITE[0] = REGISTER;
 8000886:	4b0c      	ldr	r3, [pc, #48]	@ (80008b8 <INIT_Accel+0xb4>)
 8000888:	781a      	ldrb	r2, [r3, #0]
 800088a:	4b0d      	ldr	r3, [pc, #52]	@ (80008c0 <INIT_Accel+0xbc>)
 800088c:	701a      	strb	r2, [r3, #0]
			    DATA_WRITE[1] = DATA;
 800088e:	4b0b      	ldr	r3, [pc, #44]	@ (80008bc <INIT_Accel+0xb8>)
 8000890:	781a      	ldrb	r2, [r3, #0]
 8000892:	4b0b      	ldr	r3, [pc, #44]	@ (80008c0 <INIT_Accel+0xbc>)
 8000894:	705a      	strb	r2, [r3, #1]
			    ret = HAL_I2C_Master_Transmit(&hi2c1,ADDR,DATA_WRITE,2,HAL_MAX_DELAY);
 8000896:	233a      	movs	r3, #58	@ 0x3a
 8000898:	4619      	mov	r1, r3
 800089a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800089e:	9300      	str	r3, [sp, #0]
 80008a0:	2302      	movs	r3, #2
 80008a2:	4a07      	ldr	r2, [pc, #28]	@ (80008c0 <INIT_Accel+0xbc>)
 80008a4:	4807      	ldr	r0, [pc, #28]	@ (80008c4 <INIT_Accel+0xc0>)
 80008a6:	f003 fe25 	bl	80044f4 <HAL_I2C_Master_Transmit>
 80008aa:	4603      	mov	r3, r0
 80008ac:	461a      	mov	r2, r3
 80008ae:	4b06      	ldr	r3, [pc, #24]	@ (80008c8 <INIT_Accel+0xc4>)
 80008b0:	701a      	strb	r2, [r3, #0]
}
 80008b2:	bf00      	nop
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	24000409 	.word	0x24000409
 80008bc:	2400040a 	.word	0x2400040a
 80008c0:	2400040c 	.word	0x2400040c
 80008c4:	24000214 	.word	0x24000214
 80008c8:	24000408 	.word	0x24000408

080008cc <ACC_ReadAccel>:
void ACC_ReadAccel(float *sensor_data) {
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b098      	sub	sp, #96	@ 0x60
 80008d0:	af04      	add	r7, sp, #16
 80008d2:	6078      	str	r0, [r7, #4]

		    REGISTER = DATA_X0;
 80008d4:	2232      	movs	r2, #50	@ 0x32
 80008d6:	4b41      	ldr	r3, [pc, #260]	@ (80009dc <ACC_ReadAccel+0x110>)
 80008d8:	701a      	strb	r2, [r3, #0]

		    	  	//ret = HAL_I2C_Master_Transmit(&hi2c1,ADDR,&REGISTER,1,HAL_MAX_DELAY);
		    	  	//HAL_Delay(1);
		    	  	//ret = HAL_I2C_Master_Receive(&hi2c1,ADDR,RAWACCEL,6,HAL_MAX_DELAY);

		    	  	HAL_I2C_Mem_Read(&hi2c1, ADDR, DATA_X0, I2C_MEMADD_SIZE_8BIT, RAWACCEL, 6, HAL_MAX_DELAY);
 80008da:	233a      	movs	r3, #58	@ 0x3a
 80008dc:	4619      	mov	r1, r3
 80008de:	2332      	movs	r3, #50	@ 0x32
 80008e0:	461a      	mov	r2, r3
 80008e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80008e6:	9302      	str	r3, [sp, #8]
 80008e8:	2306      	movs	r3, #6
 80008ea:	9301      	str	r3, [sp, #4]
 80008ec:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80008f0:	9300      	str	r3, [sp, #0]
 80008f2:	2301      	movs	r3, #1
 80008f4:	483a      	ldr	r0, [pc, #232]	@ (80009e0 <ACC_ReadAccel+0x114>)
 80008f6:	f003 ff15 	bl	8004724 <HAL_I2C_Mem_Read>


		    	  	int16_t x = (int16_t)((RAWACCEL[1]<<8)|RAWACCEL[0]);
 80008fa:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80008fe:	b21b      	sxth	r3, r3
 8000900:	021b      	lsls	r3, r3, #8
 8000902:	b21a      	sxth	r2, r3
 8000904:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000908:	b21b      	sxth	r3, r3
 800090a:	4313      	orrs	r3, r2
 800090c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
		    	  	int16_t y = (int16_t)((RAWACCEL[3]<<8)|RAWACCEL[2]);
 8000910:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000914:	b21b      	sxth	r3, r3
 8000916:	021b      	lsls	r3, r3, #8
 8000918:	b21a      	sxth	r2, r3
 800091a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800091e:	b21b      	sxth	r3, r3
 8000920:	4313      	orrs	r3, r2
 8000922:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
		    	  	int16_t z = (int16_t)((RAWACCEL[5]<<8)|RAWACCEL[4]);
 8000926:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800092a:	b21b      	sxth	r3, r3
 800092c:	021b      	lsls	r3, r3, #8
 800092e:	b21a      	sxth	r2, r3
 8000930:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8000934:	b21b      	sxth	r3, r3
 8000936:	4313      	orrs	r3, r2
 8000938:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

		    	  	char DebugTxMsg[43];
		    	  	snprintf(DebugTxMsg, sizeof(DebugTxMsg), "Prescaled: X: %d Y: %d Z: %d \n", x, y, z);
 800093c:	f9b7 104e 	ldrsh.w	r1, [r7, #78]	@ 0x4e
 8000940:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8000944:	f9b7 204a 	ldrsh.w	r2, [r7, #74]	@ 0x4a
 8000948:	f107 0008 	add.w	r0, r7, #8
 800094c:	9201      	str	r2, [sp, #4]
 800094e:	9300      	str	r3, [sp, #0]
 8000950:	460b      	mov	r3, r1
 8000952:	4a24      	ldr	r2, [pc, #144]	@ (80009e4 <ACC_ReadAccel+0x118>)
 8000954:	212b      	movs	r1, #43	@ 0x2b
 8000956:	f00d fa0f 	bl	800dd78 <sniprintf>
		    	  	HAL_UART_Transmit(&huart3,(uint8_t*)DebugTxMsg, strlen(DebugTxMsg),30);
 800095a:	f107 0308 	add.w	r3, r7, #8
 800095e:	4618      	mov	r0, r3
 8000960:	f7ff fd0e 	bl	8000380 <strlen>
 8000964:	4603      	mov	r3, r0
 8000966:	b29a      	uxth	r2, r3
 8000968:	f107 0108 	add.w	r1, r7, #8
 800096c:	231e      	movs	r3, #30
 800096e:	481e      	ldr	r0, [pc, #120]	@ (80009e8 <ACC_ReadAccel+0x11c>)
 8000970:	f008 fb82 	bl	8009078 <HAL_UART_Transmit>

		    	  	float x_scaled = x * 0.0039f;
 8000974:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8000978:	ee07 3a90 	vmov	s15, r3
 800097c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000980:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80009ec <ACC_ReadAccel+0x120>
 8000984:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000988:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		    	  	float y_scaled = y * 0.0039f;
 800098c:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8000990:	ee07 3a90 	vmov	s15, r3
 8000994:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000998:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80009ec <ACC_ReadAccel+0x120>
 800099c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80009a0:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		    	  	float z_scaled = z * 0.0039f;
 80009a4:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 80009a8:	ee07 3a90 	vmov	s15, r3
 80009ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80009b0:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80009ec <ACC_ReadAccel+0x120>
 80009b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80009b8:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

		    	  	sensor_data[0]=x_scaled;
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80009c0:	601a      	str	r2, [r3, #0]
		    	  	sensor_data[1]=y_scaled;
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	3304      	adds	r3, #4
 80009c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80009c8:	601a      	str	r2, [r3, #0]
		    	  	sensor_data[2]=z_scaled;
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	3308      	adds	r3, #8
 80009ce:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80009d0:	601a      	str	r2, [r3, #0]

}
 80009d2:	bf00      	nop
 80009d4:	3750      	adds	r7, #80	@ 0x50
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	24000409 	.word	0x24000409
 80009e0:	24000214 	.word	0x24000214
 80009e4:	08010020 	.word	0x08010020
 80009e8:	24000358 	.word	0x24000358
 80009ec:	3b7f9724 	.word	0x3b7f9724

080009f0 <sim_Act_Output>:
void sim_Act_Output(int trigger_State){
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b082      	sub	sp, #8
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
	if (trigger_State == 1){
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	2b01      	cmp	r3, #1
 80009fc:	d105      	bne.n	8000a0a <sim_Act_Output+0x1a>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_SET);
 80009fe:	2201      	movs	r2, #1
 8000a00:	2102      	movs	r1, #2
 8000a02:	4806      	ldr	r0, [pc, #24]	@ (8000a1c <sim_Act_Output+0x2c>)
 8000a04:	f003 fca6 	bl	8004354 <HAL_GPIO_WritePin>
	}
	else {
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
	}
}
 8000a08:	e004      	b.n	8000a14 <sim_Act_Output+0x24>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	2102      	movs	r1, #2
 8000a0e:	4803      	ldr	r0, [pc, #12]	@ (8000a1c <sim_Act_Output+0x2c>)
 8000a10:	f003 fca0 	bl	8004354 <HAL_GPIO_WritePin>
}
 8000a14:	bf00      	nop
 8000a16:	3708      	adds	r7, #8
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	58021000 	.word	0x58021000

08000a20 <traceTaskSwitch>:

void traceTaskSwitch(void){
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b08e      	sub	sp, #56	@ 0x38
 8000a24:	af00      	add	r7, sp, #0
	uint8_t buf1[50];
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8000a26:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a2a:	480d      	ldr	r0, [pc, #52]	@ (8000a60 <traceTaskSwitch+0x40>)
 8000a2c:	f003 fcab 	bl	8004386 <HAL_GPIO_TogglePin>
	snprintf(buf1, sizeof(buf1), "Current task: %s\r\n", pcTaskGetName(NULL));
 8000a30:	2000      	movs	r0, #0
 8000a32:	f00b facb 	bl	800bfcc <pcTaskGetName>
 8000a36:	4603      	mov	r3, r0
 8000a38:	1d38      	adds	r0, r7, #4
 8000a3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a64 <traceTaskSwitch+0x44>)
 8000a3c:	2132      	movs	r1, #50	@ 0x32
 8000a3e:	f00d f99b 	bl	800dd78 <sniprintf>
	HAL_UART_Transmit(&huart3,(uint8_t*)buf1, strlen(buf1),30);
 8000a42:	1d3b      	adds	r3, r7, #4
 8000a44:	4618      	mov	r0, r3
 8000a46:	f7ff fc9b 	bl	8000380 <strlen>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	b29a      	uxth	r2, r3
 8000a4e:	1d39      	adds	r1, r7, #4
 8000a50:	231e      	movs	r3, #30
 8000a52:	4805      	ldr	r0, [pc, #20]	@ (8000a68 <traceTaskSwitch+0x48>)
 8000a54:	f008 fb10 	bl	8009078 <HAL_UART_Transmit>
}
 8000a58:	bf00      	nop
 8000a5a:	3738      	adds	r7, #56	@ 0x38
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	58020400 	.word	0x58020400
 8000a64:	08010040 	.word	0x08010040
 8000a68:	24000358 	.word	0x24000358

08000a6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a70:	f000 fee0 	bl	8001834 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a74:	f000 f83c 	bl	8000af0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a78:	f000 f958 	bl	8000d2c <MX_GPIO_Init>
  MX_DMA_Init();
 8000a7c:	f000 f92e 	bl	8000cdc <MX_DMA_Init>
  MX_I2C1_Init();
 8000a80:	f000 f8a0 	bl	8000bc4 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8000a84:	f000 f8de 	bl	8000c44 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000a88:	f00a f8a4 	bl	800abd4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of sensorReadTaskH */
  sensorReadTaskHHandle = osThreadNew(sensorReadTask, NULL, &sensorReadTaskH_attributes);
 8000a8c:	4a0f      	ldr	r2, [pc, #60]	@ (8000acc <main+0x60>)
 8000a8e:	2100      	movs	r1, #0
 8000a90:	480f      	ldr	r0, [pc, #60]	@ (8000ad0 <main+0x64>)
 8000a92:	f00a f8e9 	bl	800ac68 <osThreadNew>
 8000a96:	4603      	mov	r3, r0
 8000a98:	4a0e      	ldr	r2, [pc, #56]	@ (8000ad4 <main+0x68>)
 8000a9a:	6013      	str	r3, [r2, #0]

  /* creation of contTaskHandle */
  contTaskHandleHandle = osThreadNew(contTask, NULL, &contTaskHandle_attributes);
 8000a9c:	4a0e      	ldr	r2, [pc, #56]	@ (8000ad8 <main+0x6c>)
 8000a9e:	2100      	movs	r1, #0
 8000aa0:	480e      	ldr	r0, [pc, #56]	@ (8000adc <main+0x70>)
 8000aa2:	f00a f8e1 	bl	800ac68 <osThreadNew>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	4a0d      	ldr	r2, [pc, #52]	@ (8000ae0 <main+0x74>)
 8000aaa:	6013      	str	r3, [r2, #0]

  /* creation of actuatorTaskH */
  actuatorTaskHHandle = osThreadNew(actuatorTask, NULL, &actuatorTaskH_attributes);
 8000aac:	4a0d      	ldr	r2, [pc, #52]	@ (8000ae4 <main+0x78>)
 8000aae:	2100      	movs	r1, #0
 8000ab0:	480d      	ldr	r0, [pc, #52]	@ (8000ae8 <main+0x7c>)
 8000ab2:	f00a f8d9 	bl	800ac68 <osThreadNew>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	4a0c      	ldr	r2, [pc, #48]	@ (8000aec <main+0x80>)
 8000aba:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000abc:	2101      	movs	r1, #1
 8000abe:	2000      	movs	r0, #0
 8000ac0:	f000 fe22 	bl	8001708 <BSP_PB_Init>

  /* Start scheduler */
  osKernelStart();
 8000ac4:	f00a f8aa 	bl	800ac1c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ac8:	bf00      	nop
 8000aca:	e7fd      	b.n	8000ac8 <main+0x5c>
 8000acc:	080100d0 	.word	0x080100d0
 8000ad0:	08000e3d 	.word	0x08000e3d
 8000ad4:	240003ec 	.word	0x240003ec
 8000ad8:	080100f4 	.word	0x080100f4
 8000adc:	08000eb9 	.word	0x08000eb9
 8000ae0:	240003f0 	.word	0x240003f0
 8000ae4:	08010118 	.word	0x08010118
 8000ae8:	08000f61 	.word	0x08000f61
 8000aec:	240003f4 	.word	0x240003f4

08000af0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b09c      	sub	sp, #112	@ 0x70
 8000af4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000af6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000afa:	224c      	movs	r2, #76	@ 0x4c
 8000afc:	2100      	movs	r1, #0
 8000afe:	4618      	mov	r0, r3
 8000b00:	f00d fa44 	bl	800df8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b04:	1d3b      	adds	r3, r7, #4
 8000b06:	2220      	movs	r2, #32
 8000b08:	2100      	movs	r1, #0
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f00d fa3e 	bl	800df8c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000b10:	2002      	movs	r0, #2
 8000b12:	f005 f90b 	bl	8005d2c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000b16:	2300      	movs	r3, #0
 8000b18:	603b      	str	r3, [r7, #0]
 8000b1a:	4b28      	ldr	r3, [pc, #160]	@ (8000bbc <SystemClock_Config+0xcc>)
 8000b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b1e:	4a27      	ldr	r2, [pc, #156]	@ (8000bbc <SystemClock_Config+0xcc>)
 8000b20:	f023 0301 	bic.w	r3, r3, #1
 8000b24:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000b26:	4b25      	ldr	r3, [pc, #148]	@ (8000bbc <SystemClock_Config+0xcc>)
 8000b28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b2a:	f003 0301 	and.w	r3, r3, #1
 8000b2e:	603b      	str	r3, [r7, #0]
 8000b30:	4b23      	ldr	r3, [pc, #140]	@ (8000bc0 <SystemClock_Config+0xd0>)
 8000b32:	699b      	ldr	r3, [r3, #24]
 8000b34:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000b38:	4a21      	ldr	r2, [pc, #132]	@ (8000bc0 <SystemClock_Config+0xd0>)
 8000b3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000b3e:	6193      	str	r3, [r2, #24]
 8000b40:	4b1f      	ldr	r3, [pc, #124]	@ (8000bc0 <SystemClock_Config+0xd0>)
 8000b42:	699b      	ldr	r3, [r3, #24]
 8000b44:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b48:	603b      	str	r3, [r7, #0]
 8000b4a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b4c:	bf00      	nop
 8000b4e:	4b1c      	ldr	r3, [pc, #112]	@ (8000bc0 <SystemClock_Config+0xd0>)
 8000b50:	699b      	ldr	r3, [r3, #24]
 8000b52:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000b5a:	d1f8      	bne.n	8000b4e <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000b60:	2301      	movs	r3, #1
 8000b62:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b64:	2340      	movs	r3, #64	@ 0x40
 8000b66:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b70:	4618      	mov	r0, r3
 8000b72:	f005 f915 	bl	8005da0 <HAL_RCC_OscConfig>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d001      	beq.n	8000b80 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000b7c:	f000 fa12 	bl	8000fa4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b80:	233f      	movs	r3, #63	@ 0x3f
 8000b82:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b84:	2300      	movs	r3, #0
 8000b86:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000b90:	2300      	movs	r3, #0
 8000b92:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000b94:	2300      	movs	r3, #0
 8000b96:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000ba0:	1d3b      	adds	r3, r7, #4
 8000ba2:	2101      	movs	r1, #1
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f005 fd55 	bl	8006654 <HAL_RCC_ClockConfig>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000bb0:	f000 f9f8 	bl	8000fa4 <Error_Handler>
  }
}
 8000bb4:	bf00      	nop
 8000bb6:	3770      	adds	r7, #112	@ 0x70
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	58000400 	.word	0x58000400
 8000bc0:	58024800 	.word	0x58024800

08000bc4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000bc8:	4b1b      	ldr	r3, [pc, #108]	@ (8000c38 <MX_I2C1_Init+0x74>)
 8000bca:	4a1c      	ldr	r2, [pc, #112]	@ (8000c3c <MX_I2C1_Init+0x78>)
 8000bcc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10707DBC;
 8000bce:	4b1a      	ldr	r3, [pc, #104]	@ (8000c38 <MX_I2C1_Init+0x74>)
 8000bd0:	4a1b      	ldr	r2, [pc, #108]	@ (8000c40 <MX_I2C1_Init+0x7c>)
 8000bd2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000bd4:	4b18      	ldr	r3, [pc, #96]	@ (8000c38 <MX_I2C1_Init+0x74>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000bda:	4b17      	ldr	r3, [pc, #92]	@ (8000c38 <MX_I2C1_Init+0x74>)
 8000bdc:	2201      	movs	r2, #1
 8000bde:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000be0:	4b15      	ldr	r3, [pc, #84]	@ (8000c38 <MX_I2C1_Init+0x74>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000be6:	4b14      	ldr	r3, [pc, #80]	@ (8000c38 <MX_I2C1_Init+0x74>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000bec:	4b12      	ldr	r3, [pc, #72]	@ (8000c38 <MX_I2C1_Init+0x74>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bf2:	4b11      	ldr	r3, [pc, #68]	@ (8000c38 <MX_I2C1_Init+0x74>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bf8:	4b0f      	ldr	r3, [pc, #60]	@ (8000c38 <MX_I2C1_Init+0x74>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000bfe:	480e      	ldr	r0, [pc, #56]	@ (8000c38 <MX_I2C1_Init+0x74>)
 8000c00:	f003 fbdc 	bl	80043bc <HAL_I2C_Init>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000c0a:	f000 f9cb 	bl	8000fa4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000c0e:	2100      	movs	r1, #0
 8000c10:	4809      	ldr	r0, [pc, #36]	@ (8000c38 <MX_I2C1_Init+0x74>)
 8000c12:	f004 fff3 	bl	8005bfc <HAL_I2CEx_ConfigAnalogFilter>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000c1c:	f000 f9c2 	bl	8000fa4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000c20:	2100      	movs	r1, #0
 8000c22:	4805      	ldr	r0, [pc, #20]	@ (8000c38 <MX_I2C1_Init+0x74>)
 8000c24:	f005 f835 	bl	8005c92 <HAL_I2CEx_ConfigDigitalFilter>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000c2e:	f000 f9b9 	bl	8000fa4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000c32:	bf00      	nop
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	24000214 	.word	0x24000214
 8000c3c:	40005400 	.word	0x40005400
 8000c40:	10707dbc 	.word	0x10707dbc

08000c44 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000c48:	4b22      	ldr	r3, [pc, #136]	@ (8000cd4 <MX_USART3_UART_Init+0x90>)
 8000c4a:	4a23      	ldr	r2, [pc, #140]	@ (8000cd8 <MX_USART3_UART_Init+0x94>)
 8000c4c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000c4e:	4b21      	ldr	r3, [pc, #132]	@ (8000cd4 <MX_USART3_UART_Init+0x90>)
 8000c50:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c54:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000c56:	4b1f      	ldr	r3, [pc, #124]	@ (8000cd4 <MX_USART3_UART_Init+0x90>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000c5c:	4b1d      	ldr	r3, [pc, #116]	@ (8000cd4 <MX_USART3_UART_Init+0x90>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000c62:	4b1c      	ldr	r3, [pc, #112]	@ (8000cd4 <MX_USART3_UART_Init+0x90>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000c68:	4b1a      	ldr	r3, [pc, #104]	@ (8000cd4 <MX_USART3_UART_Init+0x90>)
 8000c6a:	220c      	movs	r2, #12
 8000c6c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c6e:	4b19      	ldr	r3, [pc, #100]	@ (8000cd4 <MX_USART3_UART_Init+0x90>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c74:	4b17      	ldr	r3, [pc, #92]	@ (8000cd4 <MX_USART3_UART_Init+0x90>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c7a:	4b16      	ldr	r3, [pc, #88]	@ (8000cd4 <MX_USART3_UART_Init+0x90>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c80:	4b14      	ldr	r3, [pc, #80]	@ (8000cd4 <MX_USART3_UART_Init+0x90>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c86:	4b13      	ldr	r3, [pc, #76]	@ (8000cd4 <MX_USART3_UART_Init+0x90>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000c8c:	4811      	ldr	r0, [pc, #68]	@ (8000cd4 <MX_USART3_UART_Init+0x90>)
 8000c8e:	f008 f9a3 	bl	8008fd8 <HAL_UART_Init>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000c98:	f000 f984 	bl	8000fa4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	480d      	ldr	r0, [pc, #52]	@ (8000cd4 <MX_USART3_UART_Init+0x90>)
 8000ca0:	f009 fe8a 	bl	800a9b8 <HAL_UARTEx_SetTxFifoThreshold>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d001      	beq.n	8000cae <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000caa:	f000 f97b 	bl	8000fa4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cae:	2100      	movs	r1, #0
 8000cb0:	4808      	ldr	r0, [pc, #32]	@ (8000cd4 <MX_USART3_UART_Init+0x90>)
 8000cb2:	f009 febf 	bl	800aa34 <HAL_UARTEx_SetRxFifoThreshold>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d001      	beq.n	8000cc0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000cbc:	f000 f972 	bl	8000fa4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000cc0:	4804      	ldr	r0, [pc, #16]	@ (8000cd4 <MX_USART3_UART_Init+0x90>)
 8000cc2:	f009 fe40 	bl	800a946 <HAL_UARTEx_DisableFifoMode>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d001      	beq.n	8000cd0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000ccc:	f000 f96a 	bl	8000fa4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000cd0:	bf00      	nop
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	24000358 	.word	0x24000358
 8000cd8:	40004800 	.word	0x40004800

08000cdc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ce2:	4b11      	ldr	r3, [pc, #68]	@ (8000d28 <MX_DMA_Init+0x4c>)
 8000ce4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000ce8:	4a0f      	ldr	r2, [pc, #60]	@ (8000d28 <MX_DMA_Init+0x4c>)
 8000cea:	f043 0301 	orr.w	r3, r3, #1
 8000cee:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8000d28 <MX_DMA_Init+0x4c>)
 8000cf4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000cf8:	f003 0301 	and.w	r3, r3, #1
 8000cfc:	607b      	str	r3, [r7, #4]
 8000cfe:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8000d00:	2200      	movs	r2, #0
 8000d02:	2105      	movs	r1, #5
 8000d04:	200b      	movs	r0, #11
 8000d06:	f000 feb5 	bl	8001a74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000d0a:	200b      	movs	r0, #11
 8000d0c:	f000 fecc 	bl	8001aa8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8000d10:	2200      	movs	r2, #0
 8000d12:	2105      	movs	r1, #5
 8000d14:	200c      	movs	r0, #12
 8000d16:	f000 fead 	bl	8001a74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000d1a:	200c      	movs	r0, #12
 8000d1c:	f000 fec4 	bl	8001aa8 <HAL_NVIC_EnableIRQ>

}
 8000d20:	bf00      	nop
 8000d22:	3708      	adds	r7, #8
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	58024400 	.word	0x58024400

08000d2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b08a      	sub	sp, #40	@ 0x28
 8000d30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d32:	f107 0314 	add.w	r3, r7, #20
 8000d36:	2200      	movs	r2, #0
 8000d38:	601a      	str	r2, [r3, #0]
 8000d3a:	605a      	str	r2, [r3, #4]
 8000d3c:	609a      	str	r2, [r3, #8]
 8000d3e:	60da      	str	r2, [r3, #12]
 8000d40:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d42:	4b3b      	ldr	r3, [pc, #236]	@ (8000e30 <MX_GPIO_Init+0x104>)
 8000d44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d48:	4a39      	ldr	r2, [pc, #228]	@ (8000e30 <MX_GPIO_Init+0x104>)
 8000d4a:	f043 0304 	orr.w	r3, r3, #4
 8000d4e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d52:	4b37      	ldr	r3, [pc, #220]	@ (8000e30 <MX_GPIO_Init+0x104>)
 8000d54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d58:	f003 0304 	and.w	r3, r3, #4
 8000d5c:	613b      	str	r3, [r7, #16]
 8000d5e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d60:	4b33      	ldr	r3, [pc, #204]	@ (8000e30 <MX_GPIO_Init+0x104>)
 8000d62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d66:	4a32      	ldr	r2, [pc, #200]	@ (8000e30 <MX_GPIO_Init+0x104>)
 8000d68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d6c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d70:	4b2f      	ldr	r3, [pc, #188]	@ (8000e30 <MX_GPIO_Init+0x104>)
 8000d72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d7a:	60fb      	str	r3, [r7, #12]
 8000d7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d7e:	4b2c      	ldr	r3, [pc, #176]	@ (8000e30 <MX_GPIO_Init+0x104>)
 8000d80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d84:	4a2a      	ldr	r2, [pc, #168]	@ (8000e30 <MX_GPIO_Init+0x104>)
 8000d86:	f043 0302 	orr.w	r3, r3, #2
 8000d8a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d8e:	4b28      	ldr	r3, [pc, #160]	@ (8000e30 <MX_GPIO_Init+0x104>)
 8000d90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d94:	f003 0302 	and.w	r3, r3, #2
 8000d98:	60bb      	str	r3, [r7, #8]
 8000d9a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d9c:	4b24      	ldr	r3, [pc, #144]	@ (8000e30 <MX_GPIO_Init+0x104>)
 8000d9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000da2:	4a23      	ldr	r2, [pc, #140]	@ (8000e30 <MX_GPIO_Init+0x104>)
 8000da4:	f043 0308 	orr.w	r3, r3, #8
 8000da8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dac:	4b20      	ldr	r3, [pc, #128]	@ (8000e30 <MX_GPIO_Init+0x104>)
 8000dae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000db2:	f003 0308 	and.w	r3, r3, #8
 8000db6:	607b      	str	r3, [r7, #4]
 8000db8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dba:	4b1d      	ldr	r3, [pc, #116]	@ (8000e30 <MX_GPIO_Init+0x104>)
 8000dbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dc0:	4a1b      	ldr	r2, [pc, #108]	@ (8000e30 <MX_GPIO_Init+0x104>)
 8000dc2:	f043 0310 	orr.w	r3, r3, #16
 8000dc6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dca:	4b19      	ldr	r3, [pc, #100]	@ (8000e30 <MX_GPIO_Init+0x104>)
 8000dcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dd0:	f003 0310 	and.w	r3, r3, #16
 8000dd4:	603b      	str	r3, [r7, #0]
 8000dd6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Green_LED_Pin|Red_LED_Pin, GPIO_PIN_SET);
 8000dd8:	2201      	movs	r2, #1
 8000dda:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000dde:	4815      	ldr	r0, [pc, #84]	@ (8000e34 <MX_GPIO_Init+0x108>)
 8000de0:	f003 fab8 	bl	8004354 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Yellow_LED_GPIO_Port, Yellow_LED_Pin, GPIO_PIN_SET);
 8000de4:	2201      	movs	r2, #1
 8000de6:	2102      	movs	r1, #2
 8000de8:	4813      	ldr	r0, [pc, #76]	@ (8000e38 <MX_GPIO_Init+0x10c>)
 8000dea:	f003 fab3 	bl	8004354 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Green_LED_Pin Red_LED_Pin */
  GPIO_InitStruct.Pin = Green_LED_Pin|Red_LED_Pin;
 8000dee:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000df2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000df4:	2301      	movs	r3, #1
 8000df6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dfc:	2303      	movs	r3, #3
 8000dfe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e00:	f107 0314 	add.w	r3, r7, #20
 8000e04:	4619      	mov	r1, r3
 8000e06:	480b      	ldr	r0, [pc, #44]	@ (8000e34 <MX_GPIO_Init+0x108>)
 8000e08:	f003 f8f4 	bl	8003ff4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Yellow_LED_Pin */
  GPIO_InitStruct.Pin = Yellow_LED_Pin;
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e10:	2301      	movs	r3, #1
 8000e12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e14:	2300      	movs	r3, #0
 8000e16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e18:	2303      	movs	r3, #3
 8000e1a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Yellow_LED_GPIO_Port, &GPIO_InitStruct);
 8000e1c:	f107 0314 	add.w	r3, r7, #20
 8000e20:	4619      	mov	r1, r3
 8000e22:	4805      	ldr	r0, [pc, #20]	@ (8000e38 <MX_GPIO_Init+0x10c>)
 8000e24:	f003 f8e6 	bl	8003ff4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e28:	bf00      	nop
 8000e2a:	3728      	adds	r7, #40	@ 0x28
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	58024400 	.word	0x58024400
 8000e34:	58020400 	.word	0x58020400
 8000e38:	58021000 	.word	0x58021000

08000e3c <sensorReadTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_sensorReadTask */
void sensorReadTask(void *argument)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b092      	sub	sp, #72	@ 0x48
 8000e40:	af06      	add	r7, sp, #24
 8000e42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	INIT_Accel();
 8000e44:	f7ff fcde 	bl	8000804 <INIT_Accel>
  /* Infinite loop */
  for(;;)
  {
	  ACC_ReadAccel(acc_Data);
 8000e48:	4818      	ldr	r0, [pc, #96]	@ (8000eac <sensorReadTask+0x70>)
 8000e4a:	f7ff fd3f 	bl	80008cc <ACC_ReadAccel>

	  char TxMsg[40];
	  snprintf(TxMsg, sizeof(TxMsg), "Scaled: X: %3.2f Y: %3.2f Z: %3.2f \n\n", acc_Data[0], acc_Data[1], acc_Data[2]);
 8000e4e:	4b17      	ldr	r3, [pc, #92]	@ (8000eac <sensorReadTask+0x70>)
 8000e50:	edd3 7a00 	vldr	s15, [r3]
 8000e54:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e58:	4b14      	ldr	r3, [pc, #80]	@ (8000eac <sensorReadTask+0x70>)
 8000e5a:	edd3 6a01 	vldr	s13, [r3, #4]
 8000e5e:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8000e62:	4b12      	ldr	r3, [pc, #72]	@ (8000eac <sensorReadTask+0x70>)
 8000e64:	edd3 5a02 	vldr	s11, [r3, #8]
 8000e68:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8000e6c:	f107 0308 	add.w	r3, r7, #8
 8000e70:	ed8d 5b04 	vstr	d5, [sp, #16]
 8000e74:	ed8d 6b02 	vstr	d6, [sp, #8]
 8000e78:	ed8d 7b00 	vstr	d7, [sp]
 8000e7c:	4a0c      	ldr	r2, [pc, #48]	@ (8000eb0 <sensorReadTask+0x74>)
 8000e7e:	2128      	movs	r1, #40	@ 0x28
 8000e80:	4618      	mov	r0, r3
 8000e82:	f00c ff79 	bl	800dd78 <sniprintf>
	  HAL_UART_Transmit(&huart3,(uint8_t*)TxMsg, strlen(TxMsg),30);
 8000e86:	f107 0308 	add.w	r3, r7, #8
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff fa78 	bl	8000380 <strlen>
 8000e90:	4603      	mov	r3, r0
 8000e92:	b29a      	uxth	r2, r3
 8000e94:	f107 0108 	add.w	r1, r7, #8
 8000e98:	231e      	movs	r3, #30
 8000e9a:	4806      	ldr	r0, [pc, #24]	@ (8000eb4 <sensorReadTask+0x78>)
 8000e9c:	f008 f8ec 	bl	8009078 <HAL_UART_Transmit>
	  //HAL_GPIO_TogglePin (GPIOB, GPIO_PIN_0);
	  osDelay(10);
 8000ea0:	200a      	movs	r0, #10
 8000ea2:	f009 ff73 	bl	800ad8c <osDelay>
  {
 8000ea6:	bf00      	nop
 8000ea8:	e7ce      	b.n	8000e48 <sensorReadTask+0xc>
 8000eaa:	bf00      	nop
 8000eac:	240003f8 	.word	0x240003f8
 8000eb0:	08010054 	.word	0x08010054
 8000eb4:	24000358 	.word	0x24000358

08000eb8 <contTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_contTask */
void contTask(void *argument)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b092      	sub	sp, #72	@ 0x48
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN contTask */
  /* Infinite loop */
  for(;;)
  {
	  if (fabs(acc_Data[0]) > 1 || fabs(acc_Data[1]) > 1 || fabs(acc_Data[2]) > 1){
 8000ec0:	4b23      	ldr	r3, [pc, #140]	@ (8000f50 <contTask+0x98>)
 8000ec2:	edd3 7a00 	vldr	s15, [r3]
 8000ec6:	eef0 7ae7 	vabs.f32	s15, s15
 8000eca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000ece:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ed2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ed6:	dc17      	bgt.n	8000f08 <contTask+0x50>
 8000ed8:	4b1d      	ldr	r3, [pc, #116]	@ (8000f50 <contTask+0x98>)
 8000eda:	edd3 7a01 	vldr	s15, [r3, #4]
 8000ede:	eef0 7ae7 	vabs.f32	s15, s15
 8000ee2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000ee6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000eea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eee:	dc0b      	bgt.n	8000f08 <contTask+0x50>
 8000ef0:	4b17      	ldr	r3, [pc, #92]	@ (8000f50 <contTask+0x98>)
 8000ef2:	edd3 7a02 	vldr	s15, [r3, #8]
 8000ef6:	eef0 7ae7 	vabs.f32	s15, s15
 8000efa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000efe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f06:	dd17      	ble.n	8000f38 <contTask+0x80>
		  state = 1;
 8000f08:	4b12      	ldr	r3, [pc, #72]	@ (8000f54 <contTask+0x9c>)
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	601a      	str	r2, [r3, #0]
		  char DebugTxMsg[59];
	      snprintf(DebugTxMsg, sizeof(DebugTxMsg), "Large acceleration detected, initiating jam clear routine.");
 8000f0e:	f107 030c 	add.w	r3, r7, #12
 8000f12:	4a11      	ldr	r2, [pc, #68]	@ (8000f58 <contTask+0xa0>)
 8000f14:	213b      	movs	r1, #59	@ 0x3b
 8000f16:	4618      	mov	r0, r3
 8000f18:	f00c ff2e 	bl	800dd78 <sniprintf>
	      HAL_UART_Transmit(&huart3,(uint8_t*)DebugTxMsg, strlen(DebugTxMsg),30);
 8000f1c:	f107 030c 	add.w	r3, r7, #12
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff fa2d 	bl	8000380 <strlen>
 8000f26:	4603      	mov	r3, r0
 8000f28:	b29a      	uxth	r2, r3
 8000f2a:	f107 010c 	add.w	r1, r7, #12
 8000f2e:	231e      	movs	r3, #30
 8000f30:	480a      	ldr	r0, [pc, #40]	@ (8000f5c <contTask+0xa4>)
 8000f32:	f008 f8a1 	bl	8009078 <HAL_UART_Transmit>
	  if (fabs(acc_Data[0]) > 1 || fabs(acc_Data[1]) > 1 || fabs(acc_Data[2]) > 1){
 8000f36:	e002      	b.n	8000f3e <contTask+0x86>
	  }
	  else {
	      	 state = 0;
 8000f38:	4b06      	ldr	r3, [pc, #24]	@ (8000f54 <contTask+0x9c>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	601a      	str	r2, [r3, #0]
	  }
	sim_Act_Output(state);
 8000f3e:	4b05      	ldr	r3, [pc, #20]	@ (8000f54 <contTask+0x9c>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	4618      	mov	r0, r3
 8000f44:	f7ff fd54 	bl	80009f0 <sim_Act_Output>
	//HAL_GPIO_TogglePin (GPIOE, GPIO_PIN_1);
    osDelay(10);
 8000f48:	200a      	movs	r0, #10
 8000f4a:	f009 ff1f 	bl	800ad8c <osDelay>
	  if (fabs(acc_Data[0]) > 1 || fabs(acc_Data[1]) > 1 || fabs(acc_Data[2]) > 1){
 8000f4e:	e7b7      	b.n	8000ec0 <contTask+0x8>
 8000f50:	240003f8 	.word	0x240003f8
 8000f54:	24000404 	.word	0x24000404
 8000f58:	0801007c 	.word	0x0801007c
 8000f5c:	24000358 	.word	0x24000358

08000f60 <actuatorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_actuatorTask */
void actuatorTask(void *argument)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN actuatorTask */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin (GPIOB, GPIO_PIN_0);
 8000f68:	2101      	movs	r1, #1
 8000f6a:	4804      	ldr	r0, [pc, #16]	@ (8000f7c <actuatorTask+0x1c>)
 8000f6c:	f003 fa0b 	bl	8004386 <HAL_GPIO_TogglePin>
    osDelay(400);
 8000f70:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8000f74:	f009 ff0a 	bl	800ad8c <osDelay>
	HAL_GPIO_TogglePin (GPIOB, GPIO_PIN_0);
 8000f78:	bf00      	nop
 8000f7a:	e7f5      	b.n	8000f68 <actuatorTask+0x8>
 8000f7c:	58020400 	.word	0x58020400

08000f80 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a04      	ldr	r2, [pc, #16]	@ (8000fa0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d101      	bne.n	8000f96 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000f92:	f000 fc8b 	bl	80018ac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f96:	bf00      	nop
 8000f98:	3708      	adds	r7, #8
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	40001000 	.word	0x40001000

08000fa4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fa8:	b672      	cpsid	i
}
 8000faa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fac:	bf00      	nop
 8000fae:	e7fd      	b.n	8000fac <Error_Handler+0x8>

08000fb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fb6:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe8 <HAL_MspInit+0x38>)
 8000fb8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000fbc:	4a0a      	ldr	r2, [pc, #40]	@ (8000fe8 <HAL_MspInit+0x38>)
 8000fbe:	f043 0302 	orr.w	r3, r3, #2
 8000fc2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000fc6:	4b08      	ldr	r3, [pc, #32]	@ (8000fe8 <HAL_MspInit+0x38>)
 8000fc8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000fcc:	f003 0302 	and.w	r3, r3, #2
 8000fd0:	607b      	str	r3, [r7, #4]
 8000fd2:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	210f      	movs	r1, #15
 8000fd8:	f06f 0001 	mvn.w	r0, #1
 8000fdc:	f000 fd4a 	bl	8001a74 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fe0:	bf00      	nop
 8000fe2:	3708      	adds	r7, #8
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	58024400 	.word	0x58024400

08000fec <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b0ba      	sub	sp, #232	@ 0xe8
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	601a      	str	r2, [r3, #0]
 8000ffc:	605a      	str	r2, [r3, #4]
 8000ffe:	609a      	str	r2, [r3, #8]
 8001000:	60da      	str	r2, [r3, #12]
 8001002:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001004:	f107 0310 	add.w	r3, r7, #16
 8001008:	22c0      	movs	r2, #192	@ 0xc0
 800100a:	2100      	movs	r1, #0
 800100c:	4618      	mov	r0, r3
 800100e:	f00c ffbd 	bl	800df8c <memset>
  if(hi2c->Instance==I2C1)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	4a5c      	ldr	r2, [pc, #368]	@ (8001188 <HAL_I2C_MspInit+0x19c>)
 8001018:	4293      	cmp	r3, r2
 800101a:	f040 80b1 	bne.w	8001180 <HAL_I2C_MspInit+0x194>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800101e:	f04f 0208 	mov.w	r2, #8
 8001022:	f04f 0300 	mov.w	r3, #0
 8001026:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 800102a:	2300      	movs	r3, #0
 800102c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001030:	f107 0310 	add.w	r3, r7, #16
 8001034:	4618      	mov	r0, r3
 8001036:	f005 fedb 	bl	8006df0 <HAL_RCCEx_PeriphCLKConfig>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <HAL_I2C_MspInit+0x58>
    {
      Error_Handler();
 8001040:	f7ff ffb0 	bl	8000fa4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001044:	4b51      	ldr	r3, [pc, #324]	@ (800118c <HAL_I2C_MspInit+0x1a0>)
 8001046:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800104a:	4a50      	ldr	r2, [pc, #320]	@ (800118c <HAL_I2C_MspInit+0x1a0>)
 800104c:	f043 0302 	orr.w	r3, r3, #2
 8001050:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001054:	4b4d      	ldr	r3, [pc, #308]	@ (800118c <HAL_I2C_MspInit+0x1a0>)
 8001056:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800105a:	f003 0302 	and.w	r3, r3, #2
 800105e:	60fb      	str	r3, [r7, #12]
 8001060:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001062:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001066:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800106a:	2312      	movs	r3, #18
 800106c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001070:	2301      	movs	r3, #1
 8001072:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001076:	2303      	movs	r3, #3
 8001078:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800107c:	2304      	movs	r3, #4
 800107e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001082:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001086:	4619      	mov	r1, r3
 8001088:	4841      	ldr	r0, [pc, #260]	@ (8001190 <HAL_I2C_MspInit+0x1a4>)
 800108a:	f002 ffb3 	bl	8003ff4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800108e:	4b3f      	ldr	r3, [pc, #252]	@ (800118c <HAL_I2C_MspInit+0x1a0>)
 8001090:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001094:	4a3d      	ldr	r2, [pc, #244]	@ (800118c <HAL_I2C_MspInit+0x1a0>)
 8001096:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800109a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800109e:	4b3b      	ldr	r3, [pc, #236]	@ (800118c <HAL_I2C_MspInit+0x1a0>)
 80010a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80010a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010a8:	60bb      	str	r3, [r7, #8]
 80010aa:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream0;
 80010ac:	4b39      	ldr	r3, [pc, #228]	@ (8001194 <HAL_I2C_MspInit+0x1a8>)
 80010ae:	4a3a      	ldr	r2, [pc, #232]	@ (8001198 <HAL_I2C_MspInit+0x1ac>)
 80010b0:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 80010b2:	4b38      	ldr	r3, [pc, #224]	@ (8001194 <HAL_I2C_MspInit+0x1a8>)
 80010b4:	2222      	movs	r2, #34	@ 0x22
 80010b6:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010b8:	4b36      	ldr	r3, [pc, #216]	@ (8001194 <HAL_I2C_MspInit+0x1a8>)
 80010ba:	2240      	movs	r2, #64	@ 0x40
 80010bc:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010be:	4b35      	ldr	r3, [pc, #212]	@ (8001194 <HAL_I2C_MspInit+0x1a8>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80010c4:	4b33      	ldr	r3, [pc, #204]	@ (8001194 <HAL_I2C_MspInit+0x1a8>)
 80010c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010ca:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010cc:	4b31      	ldr	r3, [pc, #196]	@ (8001194 <HAL_I2C_MspInit+0x1a8>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010d2:	4b30      	ldr	r3, [pc, #192]	@ (8001194 <HAL_I2C_MspInit+0x1a8>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80010d8:	4b2e      	ldr	r3, [pc, #184]	@ (8001194 <HAL_I2C_MspInit+0x1a8>)
 80010da:	2200      	movs	r2, #0
 80010dc:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80010de:	4b2d      	ldr	r3, [pc, #180]	@ (8001194 <HAL_I2C_MspInit+0x1a8>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010e4:	4b2b      	ldr	r3, [pc, #172]	@ (8001194 <HAL_I2C_MspInit+0x1a8>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80010ea:	482a      	ldr	r0, [pc, #168]	@ (8001194 <HAL_I2C_MspInit+0x1a8>)
 80010ec:	f000 fcea 	bl	8001ac4 <HAL_DMA_Init>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <HAL_I2C_MspInit+0x10e>
    {
      Error_Handler();
 80010f6:	f7ff ff55 	bl	8000fa4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4a25      	ldr	r2, [pc, #148]	@ (8001194 <HAL_I2C_MspInit+0x1a8>)
 80010fe:	639a      	str	r2, [r3, #56]	@ 0x38
 8001100:	4a24      	ldr	r2, [pc, #144]	@ (8001194 <HAL_I2C_MspInit+0x1a8>)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream1;
 8001106:	4b25      	ldr	r3, [pc, #148]	@ (800119c <HAL_I2C_MspInit+0x1b0>)
 8001108:	4a25      	ldr	r2, [pc, #148]	@ (80011a0 <HAL_I2C_MspInit+0x1b4>)
 800110a:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 800110c:	4b23      	ldr	r3, [pc, #140]	@ (800119c <HAL_I2C_MspInit+0x1b0>)
 800110e:	2221      	movs	r2, #33	@ 0x21
 8001110:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001112:	4b22      	ldr	r3, [pc, #136]	@ (800119c <HAL_I2C_MspInit+0x1b0>)
 8001114:	2200      	movs	r2, #0
 8001116:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001118:	4b20      	ldr	r3, [pc, #128]	@ (800119c <HAL_I2C_MspInit+0x1b0>)
 800111a:	2200      	movs	r2, #0
 800111c:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800111e:	4b1f      	ldr	r3, [pc, #124]	@ (800119c <HAL_I2C_MspInit+0x1b0>)
 8001120:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001124:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001126:	4b1d      	ldr	r3, [pc, #116]	@ (800119c <HAL_I2C_MspInit+0x1b0>)
 8001128:	2200      	movs	r2, #0
 800112a:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800112c:	4b1b      	ldr	r3, [pc, #108]	@ (800119c <HAL_I2C_MspInit+0x1b0>)
 800112e:	2200      	movs	r2, #0
 8001130:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001132:	4b1a      	ldr	r3, [pc, #104]	@ (800119c <HAL_I2C_MspInit+0x1b0>)
 8001134:	2200      	movs	r2, #0
 8001136:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001138:	4b18      	ldr	r3, [pc, #96]	@ (800119c <HAL_I2C_MspInit+0x1b0>)
 800113a:	2200      	movs	r2, #0
 800113c:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800113e:	4b17      	ldr	r3, [pc, #92]	@ (800119c <HAL_I2C_MspInit+0x1b0>)
 8001140:	2200      	movs	r2, #0
 8001142:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001144:	4815      	ldr	r0, [pc, #84]	@ (800119c <HAL_I2C_MspInit+0x1b0>)
 8001146:	f000 fcbd 	bl	8001ac4 <HAL_DMA_Init>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <HAL_I2C_MspInit+0x168>
    {
      Error_Handler();
 8001150:	f7ff ff28 	bl	8000fa4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	4a11      	ldr	r2, [pc, #68]	@ (800119c <HAL_I2C_MspInit+0x1b0>)
 8001158:	63da      	str	r2, [r3, #60]	@ 0x3c
 800115a:	4a10      	ldr	r2, [pc, #64]	@ (800119c <HAL_I2C_MspInit+0x1b0>)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8001160:	2200      	movs	r2, #0
 8001162:	2105      	movs	r1, #5
 8001164:	201f      	movs	r0, #31
 8001166:	f000 fc85 	bl	8001a74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800116a:	201f      	movs	r0, #31
 800116c:	f000 fc9c 	bl	8001aa8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8001170:	2200      	movs	r2, #0
 8001172:	2105      	movs	r1, #5
 8001174:	2020      	movs	r0, #32
 8001176:	f000 fc7d 	bl	8001a74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800117a:	2020      	movs	r0, #32
 800117c:	f000 fc94 	bl	8001aa8 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001180:	bf00      	nop
 8001182:	37e8      	adds	r7, #232	@ 0xe8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	40005400 	.word	0x40005400
 800118c:	58024400 	.word	0x58024400
 8001190:	58020400 	.word	0x58020400
 8001194:	24000268 	.word	0x24000268
 8001198:	40020010 	.word	0x40020010
 800119c:	240002e0 	.word	0x240002e0
 80011a0:	40020028 	.word	0x40020028

080011a4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b0ba      	sub	sp, #232	@ 0xe8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ac:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80011b0:	2200      	movs	r2, #0
 80011b2:	601a      	str	r2, [r3, #0]
 80011b4:	605a      	str	r2, [r3, #4]
 80011b6:	609a      	str	r2, [r3, #8]
 80011b8:	60da      	str	r2, [r3, #12]
 80011ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011bc:	f107 0310 	add.w	r3, r7, #16
 80011c0:	22c0      	movs	r2, #192	@ 0xc0
 80011c2:	2100      	movs	r1, #0
 80011c4:	4618      	mov	r0, r3
 80011c6:	f00c fee1 	bl	800df8c <memset>
  if(huart->Instance==USART3)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a2b      	ldr	r2, [pc, #172]	@ (800127c <HAL_UART_MspInit+0xd8>)
 80011d0:	4293      	cmp	r3, r2
 80011d2:	d14e      	bne.n	8001272 <HAL_UART_MspInit+0xce>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80011d4:	f04f 0202 	mov.w	r2, #2
 80011d8:	f04f 0300 	mov.w	r3, #0
 80011dc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80011e0:	2300      	movs	r3, #0
 80011e2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011e6:	f107 0310 	add.w	r3, r7, #16
 80011ea:	4618      	mov	r0, r3
 80011ec:	f005 fe00 	bl	8006df0 <HAL_RCCEx_PeriphCLKConfig>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80011f6:	f7ff fed5 	bl	8000fa4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80011fa:	4b21      	ldr	r3, [pc, #132]	@ (8001280 <HAL_UART_MspInit+0xdc>)
 80011fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001200:	4a1f      	ldr	r2, [pc, #124]	@ (8001280 <HAL_UART_MspInit+0xdc>)
 8001202:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001206:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800120a:	4b1d      	ldr	r3, [pc, #116]	@ (8001280 <HAL_UART_MspInit+0xdc>)
 800120c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001210:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001214:	60fb      	str	r3, [r7, #12]
 8001216:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001218:	4b19      	ldr	r3, [pc, #100]	@ (8001280 <HAL_UART_MspInit+0xdc>)
 800121a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800121e:	4a18      	ldr	r2, [pc, #96]	@ (8001280 <HAL_UART_MspInit+0xdc>)
 8001220:	f043 0308 	orr.w	r3, r3, #8
 8001224:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001228:	4b15      	ldr	r3, [pc, #84]	@ (8001280 <HAL_UART_MspInit+0xdc>)
 800122a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800122e:	f003 0308 	and.w	r3, r3, #8
 8001232:	60bb      	str	r3, [r7, #8]
 8001234:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001236:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800123a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123e:	2302      	movs	r3, #2
 8001240:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001244:	2300      	movs	r3, #0
 8001246:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800124a:	2303      	movs	r3, #3
 800124c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001250:	2307      	movs	r3, #7
 8001252:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001256:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800125a:	4619      	mov	r1, r3
 800125c:	4809      	ldr	r0, [pc, #36]	@ (8001284 <HAL_UART_MspInit+0xe0>)
 800125e:	f002 fec9 	bl	8003ff4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8001262:	2200      	movs	r2, #0
 8001264:	2105      	movs	r1, #5
 8001266:	2027      	movs	r0, #39	@ 0x27
 8001268:	f000 fc04 	bl	8001a74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800126c:	2027      	movs	r0, #39	@ 0x27
 800126e:	f000 fc1b 	bl	8001aa8 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001272:	bf00      	nop
 8001274:	37e8      	adds	r7, #232	@ 0xe8
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	40004800 	.word	0x40004800
 8001280:	58024400 	.word	0x58024400
 8001284:	58020c00 	.word	0x58020c00

08001288 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b090      	sub	sp, #64	@ 0x40
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	2b0f      	cmp	r3, #15
 8001294:	d827      	bhi.n	80012e6 <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001296:	2200      	movs	r2, #0
 8001298:	6879      	ldr	r1, [r7, #4]
 800129a:	2036      	movs	r0, #54	@ 0x36
 800129c:	f000 fbea 	bl	8001a74 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80012a0:	2036      	movs	r0, #54	@ 0x36
 80012a2:	f000 fc01 	bl	8001aa8 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80012a6:	4a29      	ldr	r2, [pc, #164]	@ (800134c <HAL_InitTick+0xc4>)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80012ac:	4b28      	ldr	r3, [pc, #160]	@ (8001350 <HAL_InitTick+0xc8>)
 80012ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80012b2:	4a27      	ldr	r2, [pc, #156]	@ (8001350 <HAL_InitTick+0xc8>)
 80012b4:	f043 0310 	orr.w	r3, r3, #16
 80012b8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80012bc:	4b24      	ldr	r3, [pc, #144]	@ (8001350 <HAL_InitTick+0xc8>)
 80012be:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80012c2:	f003 0310 	and.w	r3, r3, #16
 80012c6:	60fb      	str	r3, [r7, #12]
 80012c8:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80012ca:	f107 0210 	add.w	r2, r7, #16
 80012ce:	f107 0314 	add.w	r3, r7, #20
 80012d2:	4611      	mov	r1, r2
 80012d4:	4618      	mov	r0, r3
 80012d6:	f005 fd49 	bl	8006d6c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80012da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012dc:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80012de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d106      	bne.n	80012f2 <HAL_InitTick+0x6a>
 80012e4:	e001      	b.n	80012ea <HAL_InitTick+0x62>
    return HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	e02b      	b.n	8001342 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80012ea:	f005 fd13 	bl	8006d14 <HAL_RCC_GetPCLK1Freq>
 80012ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
 80012f0:	e004      	b.n	80012fc <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80012f2:	f005 fd0f 	bl	8006d14 <HAL_RCC_GetPCLK1Freq>
 80012f6:	4603      	mov	r3, r0
 80012f8:	005b      	lsls	r3, r3, #1
 80012fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80012fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80012fe:	4a15      	ldr	r2, [pc, #84]	@ (8001354 <HAL_InitTick+0xcc>)
 8001300:	fba2 2303 	umull	r2, r3, r2, r3
 8001304:	0c9b      	lsrs	r3, r3, #18
 8001306:	3b01      	subs	r3, #1
 8001308:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800130a:	4b13      	ldr	r3, [pc, #76]	@ (8001358 <HAL_InitTick+0xd0>)
 800130c:	4a13      	ldr	r2, [pc, #76]	@ (800135c <HAL_InitTick+0xd4>)
 800130e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001310:	4b11      	ldr	r3, [pc, #68]	@ (8001358 <HAL_InitTick+0xd0>)
 8001312:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001316:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001318:	4a0f      	ldr	r2, [pc, #60]	@ (8001358 <HAL_InitTick+0xd0>)
 800131a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800131c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800131e:	4b0e      	ldr	r3, [pc, #56]	@ (8001358 <HAL_InitTick+0xd0>)
 8001320:	2200      	movs	r2, #0
 8001322:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001324:	4b0c      	ldr	r3, [pc, #48]	@ (8001358 <HAL_InitTick+0xd0>)
 8001326:	2200      	movs	r2, #0
 8001328:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800132a:	480b      	ldr	r0, [pc, #44]	@ (8001358 <HAL_InitTick+0xd0>)
 800132c:	f007 fb8c 	bl	8008a48 <HAL_TIM_Base_Init>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d104      	bne.n	8001340 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001336:	4808      	ldr	r0, [pc, #32]	@ (8001358 <HAL_InitTick+0xd0>)
 8001338:	f007 fbe8 	bl	8008b0c <HAL_TIM_Base_Start_IT>
 800133c:	4603      	mov	r3, r0
 800133e:	e000      	b.n	8001342 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8001340:	2301      	movs	r3, #1
}
 8001342:	4618      	mov	r0, r3
 8001344:	3740      	adds	r7, #64	@ 0x40
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	24000018 	.word	0x24000018
 8001350:	58024400 	.word	0x58024400
 8001354:	431bde83 	.word	0x431bde83
 8001358:	24000410 	.word	0x24000410
 800135c:	40001000 	.word	0x40001000

08001360 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001364:	bf00      	nop
 8001366:	e7fd      	b.n	8001364 <NMI_Handler+0x4>

08001368 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800136c:	bf00      	nop
 800136e:	e7fd      	b.n	800136c <HardFault_Handler+0x4>

08001370 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001374:	bf00      	nop
 8001376:	e7fd      	b.n	8001374 <MemManage_Handler+0x4>

08001378 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800137c:	bf00      	nop
 800137e:	e7fd      	b.n	800137c <BusFault_Handler+0x4>

08001380 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001384:	bf00      	nop
 8001386:	e7fd      	b.n	8001384 <UsageFault_Handler+0x4>

08001388 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800138c:	bf00      	nop
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
	...

08001398 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 800139c:	4802      	ldr	r0, [pc, #8]	@ (80013a8 <DMA1_Stream0_IRQHandler+0x10>)
 800139e:	f001 fc51 	bl	8002c44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80013a2:	bf00      	nop
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	24000268 	.word	0x24000268

080013ac <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80013b0:	4802      	ldr	r0, [pc, #8]	@ (80013bc <DMA1_Stream1_IRQHandler+0x10>)
 80013b2:	f001 fc47 	bl	8002c44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80013b6:	bf00      	nop
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	240002e0 	.word	0x240002e0

080013c0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80013c4:	4802      	ldr	r0, [pc, #8]	@ (80013d0 <I2C1_EV_IRQHandler+0x10>)
 80013c6:	f003 fac7 	bl	8004958 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80013ca:	bf00      	nop
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	24000214 	.word	0x24000214

080013d4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80013d8:	4802      	ldr	r0, [pc, #8]	@ (80013e4 <I2C1_ER_IRQHandler+0x10>)
 80013da:	f003 fad7 	bl	800498c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80013de:	bf00      	nop
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	24000214 	.word	0x24000214

080013e8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80013ec:	4802      	ldr	r0, [pc, #8]	@ (80013f8 <USART3_IRQHandler+0x10>)
 80013ee:	f007 fed1 	bl	8009194 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	24000358 	.word	0x24000358

080013fc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8001400:	2000      	movs	r0, #0
 8001402:	f000 f9f3 	bl	80017ec <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001406:	bf00      	nop
 8001408:	bd80      	pop	{r7, pc}
	...

0800140c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001410:	4802      	ldr	r0, [pc, #8]	@ (800141c <TIM6_DAC_IRQHandler+0x10>)
 8001412:	f007 fbf3 	bl	8008bfc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001416:	bf00      	nop
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	24000410 	.word	0x24000410

08001420 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  return 1;
 8001424:	2301      	movs	r3, #1
}
 8001426:	4618      	mov	r0, r3
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr

08001430 <_kill>:

int _kill(int pid, int sig)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800143a:	f00c fdaf 	bl	800df9c <__errno>
 800143e:	4603      	mov	r3, r0
 8001440:	2216      	movs	r2, #22
 8001442:	601a      	str	r2, [r3, #0]
  return -1;
 8001444:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001448:	4618      	mov	r0, r3
 800144a:	3708      	adds	r7, #8
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}

08001450 <_exit>:

void _exit (int status)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001458:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800145c:	6878      	ldr	r0, [r7, #4]
 800145e:	f7ff ffe7 	bl	8001430 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001462:	bf00      	nop
 8001464:	e7fd      	b.n	8001462 <_exit+0x12>

08001466 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001466:	b580      	push	{r7, lr}
 8001468:	b086      	sub	sp, #24
 800146a:	af00      	add	r7, sp, #0
 800146c:	60f8      	str	r0, [r7, #12]
 800146e:	60b9      	str	r1, [r7, #8]
 8001470:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001472:	2300      	movs	r3, #0
 8001474:	617b      	str	r3, [r7, #20]
 8001476:	e00a      	b.n	800148e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001478:	f3af 8000 	nop.w
 800147c:	4601      	mov	r1, r0
 800147e:	68bb      	ldr	r3, [r7, #8]
 8001480:	1c5a      	adds	r2, r3, #1
 8001482:	60ba      	str	r2, [r7, #8]
 8001484:	b2ca      	uxtb	r2, r1
 8001486:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	3301      	adds	r3, #1
 800148c:	617b      	str	r3, [r7, #20]
 800148e:	697a      	ldr	r2, [r7, #20]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	429a      	cmp	r2, r3
 8001494:	dbf0      	blt.n	8001478 <_read+0x12>
  }

  return len;
 8001496:	687b      	ldr	r3, [r7, #4]
}
 8001498:	4618      	mov	r0, r3
 800149a:	3718      	adds	r7, #24
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}

080014a0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b086      	sub	sp, #24
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	60f8      	str	r0, [r7, #12]
 80014a8:	60b9      	str	r1, [r7, #8]
 80014aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014ac:	2300      	movs	r3, #0
 80014ae:	617b      	str	r3, [r7, #20]
 80014b0:	e009      	b.n	80014c6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80014b2:	68bb      	ldr	r3, [r7, #8]
 80014b4:	1c5a      	adds	r2, r3, #1
 80014b6:	60ba      	str	r2, [r7, #8]
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	4618      	mov	r0, r3
 80014bc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	3301      	adds	r3, #1
 80014c4:	617b      	str	r3, [r7, #20]
 80014c6:	697a      	ldr	r2, [r7, #20]
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	429a      	cmp	r2, r3
 80014cc:	dbf1      	blt.n	80014b2 <_write+0x12>
  }
  return len;
 80014ce:	687b      	ldr	r3, [r7, #4]
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	3718      	adds	r7, #24
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}

080014d8 <_close>:

int _close(int file)
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014e0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	370c      	adds	r7, #12
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr

080014f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
 80014f8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001500:	605a      	str	r2, [r3, #4]
  return 0;
 8001502:	2300      	movs	r3, #0
}
 8001504:	4618      	mov	r0, r3
 8001506:	370c      	adds	r7, #12
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr

08001510 <_isatty>:

int _isatty(int file)
{
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001518:	2301      	movs	r3, #1
}
 800151a:	4618      	mov	r0, r3
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr

08001526 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001526:	b480      	push	{r7}
 8001528:	b085      	sub	sp, #20
 800152a:	af00      	add	r7, sp, #0
 800152c:	60f8      	str	r0, [r7, #12]
 800152e:	60b9      	str	r1, [r7, #8]
 8001530:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001532:	2300      	movs	r3, #0
}
 8001534:	4618      	mov	r0, r3
 8001536:	3714      	adds	r7, #20
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr

08001540 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001544:	4b43      	ldr	r3, [pc, #268]	@ (8001654 <SystemInit+0x114>)
 8001546:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800154a:	4a42      	ldr	r2, [pc, #264]	@ (8001654 <SystemInit+0x114>)
 800154c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001550:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001554:	4b40      	ldr	r3, [pc, #256]	@ (8001658 <SystemInit+0x118>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f003 030f 	and.w	r3, r3, #15
 800155c:	2b06      	cmp	r3, #6
 800155e:	d807      	bhi.n	8001570 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001560:	4b3d      	ldr	r3, [pc, #244]	@ (8001658 <SystemInit+0x118>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f023 030f 	bic.w	r3, r3, #15
 8001568:	4a3b      	ldr	r2, [pc, #236]	@ (8001658 <SystemInit+0x118>)
 800156a:	f043 0307 	orr.w	r3, r3, #7
 800156e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001570:	4b3a      	ldr	r3, [pc, #232]	@ (800165c <SystemInit+0x11c>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a39      	ldr	r2, [pc, #228]	@ (800165c <SystemInit+0x11c>)
 8001576:	f043 0301 	orr.w	r3, r3, #1
 800157a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800157c:	4b37      	ldr	r3, [pc, #220]	@ (800165c <SystemInit+0x11c>)
 800157e:	2200      	movs	r2, #0
 8001580:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001582:	4b36      	ldr	r3, [pc, #216]	@ (800165c <SystemInit+0x11c>)
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	4935      	ldr	r1, [pc, #212]	@ (800165c <SystemInit+0x11c>)
 8001588:	4b35      	ldr	r3, [pc, #212]	@ (8001660 <SystemInit+0x120>)
 800158a:	4013      	ands	r3, r2
 800158c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800158e:	4b32      	ldr	r3, [pc, #200]	@ (8001658 <SystemInit+0x118>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f003 0308 	and.w	r3, r3, #8
 8001596:	2b00      	cmp	r3, #0
 8001598:	d007      	beq.n	80015aa <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800159a:	4b2f      	ldr	r3, [pc, #188]	@ (8001658 <SystemInit+0x118>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f023 030f 	bic.w	r3, r3, #15
 80015a2:	4a2d      	ldr	r2, [pc, #180]	@ (8001658 <SystemInit+0x118>)
 80015a4:	f043 0307 	orr.w	r3, r3, #7
 80015a8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80015aa:	4b2c      	ldr	r3, [pc, #176]	@ (800165c <SystemInit+0x11c>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80015b0:	4b2a      	ldr	r3, [pc, #168]	@ (800165c <SystemInit+0x11c>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80015b6:	4b29      	ldr	r3, [pc, #164]	@ (800165c <SystemInit+0x11c>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80015bc:	4b27      	ldr	r3, [pc, #156]	@ (800165c <SystemInit+0x11c>)
 80015be:	4a29      	ldr	r2, [pc, #164]	@ (8001664 <SystemInit+0x124>)
 80015c0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80015c2:	4b26      	ldr	r3, [pc, #152]	@ (800165c <SystemInit+0x11c>)
 80015c4:	4a28      	ldr	r2, [pc, #160]	@ (8001668 <SystemInit+0x128>)
 80015c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80015c8:	4b24      	ldr	r3, [pc, #144]	@ (800165c <SystemInit+0x11c>)
 80015ca:	4a28      	ldr	r2, [pc, #160]	@ (800166c <SystemInit+0x12c>)
 80015cc:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80015ce:	4b23      	ldr	r3, [pc, #140]	@ (800165c <SystemInit+0x11c>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80015d4:	4b21      	ldr	r3, [pc, #132]	@ (800165c <SystemInit+0x11c>)
 80015d6:	4a25      	ldr	r2, [pc, #148]	@ (800166c <SystemInit+0x12c>)
 80015d8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80015da:	4b20      	ldr	r3, [pc, #128]	@ (800165c <SystemInit+0x11c>)
 80015dc:	2200      	movs	r2, #0
 80015de:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80015e0:	4b1e      	ldr	r3, [pc, #120]	@ (800165c <SystemInit+0x11c>)
 80015e2:	4a22      	ldr	r2, [pc, #136]	@ (800166c <SystemInit+0x12c>)
 80015e4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80015e6:	4b1d      	ldr	r3, [pc, #116]	@ (800165c <SystemInit+0x11c>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80015ec:	4b1b      	ldr	r3, [pc, #108]	@ (800165c <SystemInit+0x11c>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a1a      	ldr	r2, [pc, #104]	@ (800165c <SystemInit+0x11c>)
 80015f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80015f6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80015f8:	4b18      	ldr	r3, [pc, #96]	@ (800165c <SystemInit+0x11c>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80015fe:	4b1c      	ldr	r3, [pc, #112]	@ (8001670 <SystemInit+0x130>)
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	4b1c      	ldr	r3, [pc, #112]	@ (8001674 <SystemInit+0x134>)
 8001604:	4013      	ands	r3, r2
 8001606:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800160a:	d202      	bcs.n	8001612 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800160c:	4b1a      	ldr	r3, [pc, #104]	@ (8001678 <SystemInit+0x138>)
 800160e:	2201      	movs	r2, #1
 8001610:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001612:	4b12      	ldr	r3, [pc, #72]	@ (800165c <SystemInit+0x11c>)
 8001614:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001618:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800161c:	2b00      	cmp	r3, #0
 800161e:	d113      	bne.n	8001648 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001620:	4b0e      	ldr	r3, [pc, #56]	@ (800165c <SystemInit+0x11c>)
 8001622:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001626:	4a0d      	ldr	r2, [pc, #52]	@ (800165c <SystemInit+0x11c>)
 8001628:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800162c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001630:	4b12      	ldr	r3, [pc, #72]	@ (800167c <SystemInit+0x13c>)
 8001632:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001636:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001638:	4b08      	ldr	r3, [pc, #32]	@ (800165c <SystemInit+0x11c>)
 800163a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800163e:	4a07      	ldr	r2, [pc, #28]	@ (800165c <SystemInit+0x11c>)
 8001640:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001644:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001648:	bf00      	nop
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	e000ed00 	.word	0xe000ed00
 8001658:	52002000 	.word	0x52002000
 800165c:	58024400 	.word	0x58024400
 8001660:	eaf6ed7f 	.word	0xeaf6ed7f
 8001664:	02020200 	.word	0x02020200
 8001668:	01ff0000 	.word	0x01ff0000
 800166c:	01010280 	.word	0x01010280
 8001670:	5c001000 	.word	0x5c001000
 8001674:	ffff0000 	.word	0xffff0000
 8001678:	51008108 	.word	0x51008108
 800167c:	52004000 	.word	0x52004000

08001680 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001684:	4b09      	ldr	r3, [pc, #36]	@ (80016ac <ExitRun0Mode+0x2c>)
 8001686:	68db      	ldr	r3, [r3, #12]
 8001688:	4a08      	ldr	r2, [pc, #32]	@ (80016ac <ExitRun0Mode+0x2c>)
 800168a:	f043 0302 	orr.w	r3, r3, #2
 800168e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001690:	bf00      	nop
 8001692:	4b06      	ldr	r3, [pc, #24]	@ (80016ac <ExitRun0Mode+0x2c>)
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800169a:	2b00      	cmp	r3, #0
 800169c:	d0f9      	beq.n	8001692 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800169e:	bf00      	nop
 80016a0:	bf00      	nop
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	58024800 	.word	0x58024800

080016b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80016b0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80016ec <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80016b4:	f7ff ffe4 	bl	8001680 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80016b8:	f7ff ff42 	bl	8001540 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016bc:	480c      	ldr	r0, [pc, #48]	@ (80016f0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80016be:	490d      	ldr	r1, [pc, #52]	@ (80016f4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016c0:	4a0d      	ldr	r2, [pc, #52]	@ (80016f8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016c4:	e002      	b.n	80016cc <LoopCopyDataInit>

080016c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016ca:	3304      	adds	r3, #4

080016cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016d0:	d3f9      	bcc.n	80016c6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016d2:	4a0a      	ldr	r2, [pc, #40]	@ (80016fc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016d4:	4c0a      	ldr	r4, [pc, #40]	@ (8001700 <LoopFillZerobss+0x22>)
  movs r3, #0
 80016d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016d8:	e001      	b.n	80016de <LoopFillZerobss>

080016da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016dc:	3204      	adds	r2, #4

080016de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016e0:	d3fb      	bcc.n	80016da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016e2:	f00c fc61 	bl	800dfa8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016e6:	f7ff f9c1 	bl	8000a6c <main>
  bx  lr
 80016ea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80016ec:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80016f0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80016f4:	240001ec 	.word	0x240001ec
  ldr r2, =_sidata
 80016f8:	08010504 	.word	0x08010504
  ldr r2, =_sbss
 80016fc:	240001ec 	.word	0x240001ec
  ldr r4, =_ebss
 8001700:	2400137c 	.word	0x2400137c

08001704 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001704:	e7fe      	b.n	8001704 <ADC3_IRQHandler>
	...

08001708 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b088      	sub	sp, #32
 800170c:	af00      	add	r7, sp, #0
 800170e:	4603      	mov	r3, r0
 8001710:	460a      	mov	r2, r1
 8001712:	71fb      	strb	r3, [r7, #7]
 8001714:	4613      	mov	r3, r2
 8001716:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8001718:	4b2e      	ldr	r3, [pc, #184]	@ (80017d4 <BSP_PB_Init+0xcc>)
 800171a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800171e:	4a2d      	ldr	r2, [pc, #180]	@ (80017d4 <BSP_PB_Init+0xcc>)
 8001720:	f043 0304 	orr.w	r3, r3, #4
 8001724:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001728:	4b2a      	ldr	r3, [pc, #168]	@ (80017d4 <BSP_PB_Init+0xcc>)
 800172a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800172e:	f003 0304 	and.w	r3, r3, #4
 8001732:	60bb      	str	r3, [r7, #8]
 8001734:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8001736:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800173a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 800173c:	2302      	movs	r3, #2
 800173e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001740:	2302      	movs	r3, #2
 8001742:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8001744:	79bb      	ldrb	r3, [r7, #6]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d10c      	bne.n	8001764 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800174a:	2300      	movs	r3, #0
 800174c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 800174e:	79fb      	ldrb	r3, [r7, #7]
 8001750:	4a21      	ldr	r2, [pc, #132]	@ (80017d8 <BSP_PB_Init+0xd0>)
 8001752:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001756:	f107 020c 	add.w	r2, r7, #12
 800175a:	4611      	mov	r1, r2
 800175c:	4618      	mov	r0, r3
 800175e:	f002 fc49 	bl	8003ff4 <HAL_GPIO_Init>
 8001762:	e031      	b.n	80017c8 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8001764:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001768:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800176a:	79fb      	ldrb	r3, [r7, #7]
 800176c:	4a1a      	ldr	r2, [pc, #104]	@ (80017d8 <BSP_PB_Init+0xd0>)
 800176e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001772:	f107 020c 	add.w	r2, r7, #12
 8001776:	4611      	mov	r1, r2
 8001778:	4618      	mov	r0, r3
 800177a:	f002 fc3b 	bl	8003ff4 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 800177e:	79fb      	ldrb	r3, [r7, #7]
 8001780:	00db      	lsls	r3, r3, #3
 8001782:	4a16      	ldr	r2, [pc, #88]	@ (80017dc <BSP_PB_Init+0xd4>)
 8001784:	441a      	add	r2, r3
 8001786:	79fb      	ldrb	r3, [r7, #7]
 8001788:	4915      	ldr	r1, [pc, #84]	@ (80017e0 <BSP_PB_Init+0xd8>)
 800178a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800178e:	4619      	mov	r1, r3
 8001790:	4610      	mov	r0, r2
 8001792:	f002 fbea 	bl	8003f6a <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8001796:	79fb      	ldrb	r3, [r7, #7]
 8001798:	00db      	lsls	r3, r3, #3
 800179a:	4a10      	ldr	r2, [pc, #64]	@ (80017dc <BSP_PB_Init+0xd4>)
 800179c:	1898      	adds	r0, r3, r2
 800179e:	79fb      	ldrb	r3, [r7, #7]
 80017a0:	4a10      	ldr	r2, [pc, #64]	@ (80017e4 <BSP_PB_Init+0xdc>)
 80017a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017a6:	461a      	mov	r2, r3
 80017a8:	2100      	movs	r1, #0
 80017aa:	f002 fbbf 	bl	8003f2c <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 80017ae:	2028      	movs	r0, #40	@ 0x28
 80017b0:	79fb      	ldrb	r3, [r7, #7]
 80017b2:	4a0d      	ldr	r2, [pc, #52]	@ (80017e8 <BSP_PB_Init+0xe0>)
 80017b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017b8:	2200      	movs	r2, #0
 80017ba:	4619      	mov	r1, r3
 80017bc:	f000 f95a 	bl	8001a74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 80017c0:	2328      	movs	r3, #40	@ 0x28
 80017c2:	4618      	mov	r0, r3
 80017c4:	f000 f970 	bl	8001aa8 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 80017c8:	2300      	movs	r3, #0
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3720      	adds	r7, #32
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	58024400 	.word	0x58024400
 80017d8:	2400000c 	.word	0x2400000c
 80017dc:	2400045c 	.word	0x2400045c
 80017e0:	0801014c 	.word	0x0801014c
 80017e4:	24000010 	.word	0x24000010
 80017e8:	24000014 	.word	0x24000014

080017ec <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	4603      	mov	r3, r0
 80017f4:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 80017f6:	79fb      	ldrb	r3, [r7, #7]
 80017f8:	00db      	lsls	r3, r3, #3
 80017fa:	4a04      	ldr	r2, [pc, #16]	@ (800180c <BSP_PB_IRQHandler+0x20>)
 80017fc:	4413      	add	r3, r2
 80017fe:	4618      	mov	r0, r3
 8001800:	f002 fbc8 	bl	8003f94 <HAL_EXTI_IRQHandler>
}
 8001804:	bf00      	nop
 8001806:	3708      	adds	r7, #8
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	2400045c 	.word	0x2400045c

08001810 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	4603      	mov	r3, r0
 8001818:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 800181a:	bf00      	nop
 800181c:	370c      	adds	r7, #12
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr

08001826 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001826:	b580      	push	{r7, lr}
 8001828:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 800182a:	2000      	movs	r0, #0
 800182c:	f7ff fff0 	bl	8001810 <BSP_PB_Callback>
}
 8001830:	bf00      	nop
 8001832:	bd80      	pop	{r7, pc}

08001834 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800183a:	2003      	movs	r0, #3
 800183c:	f000 f90f 	bl	8001a5e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001840:	f005 f8be 	bl	80069c0 <HAL_RCC_GetSysClockFreq>
 8001844:	4602      	mov	r2, r0
 8001846:	4b15      	ldr	r3, [pc, #84]	@ (800189c <HAL_Init+0x68>)
 8001848:	699b      	ldr	r3, [r3, #24]
 800184a:	0a1b      	lsrs	r3, r3, #8
 800184c:	f003 030f 	and.w	r3, r3, #15
 8001850:	4913      	ldr	r1, [pc, #76]	@ (80018a0 <HAL_Init+0x6c>)
 8001852:	5ccb      	ldrb	r3, [r1, r3]
 8001854:	f003 031f 	and.w	r3, r3, #31
 8001858:	fa22 f303 	lsr.w	r3, r2, r3
 800185c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800185e:	4b0f      	ldr	r3, [pc, #60]	@ (800189c <HAL_Init+0x68>)
 8001860:	699b      	ldr	r3, [r3, #24]
 8001862:	f003 030f 	and.w	r3, r3, #15
 8001866:	4a0e      	ldr	r2, [pc, #56]	@ (80018a0 <HAL_Init+0x6c>)
 8001868:	5cd3      	ldrb	r3, [r2, r3]
 800186a:	f003 031f 	and.w	r3, r3, #31
 800186e:	687a      	ldr	r2, [r7, #4]
 8001870:	fa22 f303 	lsr.w	r3, r2, r3
 8001874:	4a0b      	ldr	r2, [pc, #44]	@ (80018a4 <HAL_Init+0x70>)
 8001876:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001878:	4a0b      	ldr	r2, [pc, #44]	@ (80018a8 <HAL_Init+0x74>)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800187e:	200f      	movs	r0, #15
 8001880:	f7ff fd02 	bl	8001288 <HAL_InitTick>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d001      	beq.n	800188e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	e002      	b.n	8001894 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800188e:	f7ff fb8f 	bl	8000fb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001892:	2300      	movs	r3, #0
}
 8001894:	4618      	mov	r0, r3
 8001896:	3708      	adds	r7, #8
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	58024400 	.word	0x58024400
 80018a0:	0801013c 	.word	0x0801013c
 80018a4:	24000008 	.word	0x24000008
 80018a8:	24000004 	.word	0x24000004

080018ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80018b0:	4b06      	ldr	r3, [pc, #24]	@ (80018cc <HAL_IncTick+0x20>)
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	461a      	mov	r2, r3
 80018b6:	4b06      	ldr	r3, [pc, #24]	@ (80018d0 <HAL_IncTick+0x24>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4413      	add	r3, r2
 80018bc:	4a04      	ldr	r2, [pc, #16]	@ (80018d0 <HAL_IncTick+0x24>)
 80018be:	6013      	str	r3, [r2, #0]
}
 80018c0:	bf00      	nop
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	2400001c 	.word	0x2400001c
 80018d0:	24000464 	.word	0x24000464

080018d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  return uwTick;
 80018d8:	4b03      	ldr	r3, [pc, #12]	@ (80018e8 <HAL_GetTick+0x14>)
 80018da:	681b      	ldr	r3, [r3, #0]
}
 80018dc:	4618      	mov	r0, r3
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	24000464 	.word	0x24000464

080018ec <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80018f0:	4b03      	ldr	r3, [pc, #12]	@ (8001900 <HAL_GetREVID+0x14>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	0c1b      	lsrs	r3, r3, #16
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr
 8001900:	5c001000 	.word	0x5c001000

08001904 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001904:	b480      	push	{r7}
 8001906:	b085      	sub	sp, #20
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	f003 0307 	and.w	r3, r3, #7
 8001912:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001914:	4b0b      	ldr	r3, [pc, #44]	@ (8001944 <__NVIC_SetPriorityGrouping+0x40>)
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800191a:	68ba      	ldr	r2, [r7, #8]
 800191c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001920:	4013      	ands	r3, r2
 8001922:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800192c:	4b06      	ldr	r3, [pc, #24]	@ (8001948 <__NVIC_SetPriorityGrouping+0x44>)
 800192e:	4313      	orrs	r3, r2
 8001930:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001932:	4a04      	ldr	r2, [pc, #16]	@ (8001944 <__NVIC_SetPriorityGrouping+0x40>)
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	60d3      	str	r3, [r2, #12]
}
 8001938:	bf00      	nop
 800193a:	3714      	adds	r7, #20
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr
 8001944:	e000ed00 	.word	0xe000ed00
 8001948:	05fa0000 	.word	0x05fa0000

0800194c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001950:	4b04      	ldr	r3, [pc, #16]	@ (8001964 <__NVIC_GetPriorityGrouping+0x18>)
 8001952:	68db      	ldr	r3, [r3, #12]
 8001954:	0a1b      	lsrs	r3, r3, #8
 8001956:	f003 0307 	and.w	r3, r3, #7
}
 800195a:	4618      	mov	r0, r3
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr
 8001964:	e000ed00 	.word	0xe000ed00

08001968 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001968:	b480      	push	{r7}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	4603      	mov	r3, r0
 8001970:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001972:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001976:	2b00      	cmp	r3, #0
 8001978:	db0b      	blt.n	8001992 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800197a:	88fb      	ldrh	r3, [r7, #6]
 800197c:	f003 021f 	and.w	r2, r3, #31
 8001980:	4907      	ldr	r1, [pc, #28]	@ (80019a0 <__NVIC_EnableIRQ+0x38>)
 8001982:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001986:	095b      	lsrs	r3, r3, #5
 8001988:	2001      	movs	r0, #1
 800198a:	fa00 f202 	lsl.w	r2, r0, r2
 800198e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001992:	bf00      	nop
 8001994:	370c      	adds	r7, #12
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	e000e100 	.word	0xe000e100

080019a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	4603      	mov	r3, r0
 80019ac:	6039      	str	r1, [r7, #0]
 80019ae:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80019b0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	db0a      	blt.n	80019ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	b2da      	uxtb	r2, r3
 80019bc:	490c      	ldr	r1, [pc, #48]	@ (80019f0 <__NVIC_SetPriority+0x4c>)
 80019be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019c2:	0112      	lsls	r2, r2, #4
 80019c4:	b2d2      	uxtb	r2, r2
 80019c6:	440b      	add	r3, r1
 80019c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019cc:	e00a      	b.n	80019e4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	b2da      	uxtb	r2, r3
 80019d2:	4908      	ldr	r1, [pc, #32]	@ (80019f4 <__NVIC_SetPriority+0x50>)
 80019d4:	88fb      	ldrh	r3, [r7, #6]
 80019d6:	f003 030f 	and.w	r3, r3, #15
 80019da:	3b04      	subs	r3, #4
 80019dc:	0112      	lsls	r2, r2, #4
 80019de:	b2d2      	uxtb	r2, r2
 80019e0:	440b      	add	r3, r1
 80019e2:	761a      	strb	r2, [r3, #24]
}
 80019e4:	bf00      	nop
 80019e6:	370c      	adds	r7, #12
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr
 80019f0:	e000e100 	.word	0xe000e100
 80019f4:	e000ed00 	.word	0xe000ed00

080019f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b089      	sub	sp, #36	@ 0x24
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	60f8      	str	r0, [r7, #12]
 8001a00:	60b9      	str	r1, [r7, #8]
 8001a02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	f003 0307 	and.w	r3, r3, #7
 8001a0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a0c:	69fb      	ldr	r3, [r7, #28]
 8001a0e:	f1c3 0307 	rsb	r3, r3, #7
 8001a12:	2b04      	cmp	r3, #4
 8001a14:	bf28      	it	cs
 8001a16:	2304      	movcs	r3, #4
 8001a18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a1a:	69fb      	ldr	r3, [r7, #28]
 8001a1c:	3304      	adds	r3, #4
 8001a1e:	2b06      	cmp	r3, #6
 8001a20:	d902      	bls.n	8001a28 <NVIC_EncodePriority+0x30>
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	3b03      	subs	r3, #3
 8001a26:	e000      	b.n	8001a2a <NVIC_EncodePriority+0x32>
 8001a28:	2300      	movs	r3, #0
 8001a2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a2c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001a30:	69bb      	ldr	r3, [r7, #24]
 8001a32:	fa02 f303 	lsl.w	r3, r2, r3
 8001a36:	43da      	mvns	r2, r3
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	401a      	ands	r2, r3
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a40:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	fa01 f303 	lsl.w	r3, r1, r3
 8001a4a:	43d9      	mvns	r1, r3
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a50:	4313      	orrs	r3, r2
         );
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3724      	adds	r7, #36	@ 0x24
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr

08001a5e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b082      	sub	sp, #8
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f7ff ff4c 	bl	8001904 <__NVIC_SetPriorityGrouping>
}
 8001a6c:	bf00      	nop
 8001a6e:	3708      	adds	r7, #8
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}

08001a74 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b086      	sub	sp, #24
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	60b9      	str	r1, [r7, #8]
 8001a7e:	607a      	str	r2, [r7, #4]
 8001a80:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a82:	f7ff ff63 	bl	800194c <__NVIC_GetPriorityGrouping>
 8001a86:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a88:	687a      	ldr	r2, [r7, #4]
 8001a8a:	68b9      	ldr	r1, [r7, #8]
 8001a8c:	6978      	ldr	r0, [r7, #20]
 8001a8e:	f7ff ffb3 	bl	80019f8 <NVIC_EncodePriority>
 8001a92:	4602      	mov	r2, r0
 8001a94:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a98:	4611      	mov	r1, r2
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f7ff ff82 	bl	80019a4 <__NVIC_SetPriority>
}
 8001aa0:	bf00      	nop
 8001aa2:	3718      	adds	r7, #24
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}

08001aa8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	4603      	mov	r3, r0
 8001ab0:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ab2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7ff ff56 	bl	8001968 <__NVIC_EnableIRQ>
}
 8001abc:	bf00      	nop
 8001abe:	3708      	adds	r7, #8
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}

08001ac4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b086      	sub	sp, #24
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001acc:	f7ff ff02 	bl	80018d4 <HAL_GetTick>
 8001ad0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d101      	bne.n	8001adc <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	e316      	b.n	800210a <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a66      	ldr	r2, [pc, #408]	@ (8001c7c <HAL_DMA_Init+0x1b8>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d04a      	beq.n	8001b7c <HAL_DMA_Init+0xb8>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a65      	ldr	r2, [pc, #404]	@ (8001c80 <HAL_DMA_Init+0x1bc>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d045      	beq.n	8001b7c <HAL_DMA_Init+0xb8>
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a63      	ldr	r2, [pc, #396]	@ (8001c84 <HAL_DMA_Init+0x1c0>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d040      	beq.n	8001b7c <HAL_DMA_Init+0xb8>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4a62      	ldr	r2, [pc, #392]	@ (8001c88 <HAL_DMA_Init+0x1c4>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d03b      	beq.n	8001b7c <HAL_DMA_Init+0xb8>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a60      	ldr	r2, [pc, #384]	@ (8001c8c <HAL_DMA_Init+0x1c8>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d036      	beq.n	8001b7c <HAL_DMA_Init+0xb8>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a5f      	ldr	r2, [pc, #380]	@ (8001c90 <HAL_DMA_Init+0x1cc>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d031      	beq.n	8001b7c <HAL_DMA_Init+0xb8>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a5d      	ldr	r2, [pc, #372]	@ (8001c94 <HAL_DMA_Init+0x1d0>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d02c      	beq.n	8001b7c <HAL_DMA_Init+0xb8>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a5c      	ldr	r2, [pc, #368]	@ (8001c98 <HAL_DMA_Init+0x1d4>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d027      	beq.n	8001b7c <HAL_DMA_Init+0xb8>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a5a      	ldr	r2, [pc, #360]	@ (8001c9c <HAL_DMA_Init+0x1d8>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d022      	beq.n	8001b7c <HAL_DMA_Init+0xb8>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a59      	ldr	r2, [pc, #356]	@ (8001ca0 <HAL_DMA_Init+0x1dc>)
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d01d      	beq.n	8001b7c <HAL_DMA_Init+0xb8>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a57      	ldr	r2, [pc, #348]	@ (8001ca4 <HAL_DMA_Init+0x1e0>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d018      	beq.n	8001b7c <HAL_DMA_Init+0xb8>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a56      	ldr	r2, [pc, #344]	@ (8001ca8 <HAL_DMA_Init+0x1e4>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d013      	beq.n	8001b7c <HAL_DMA_Init+0xb8>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a54      	ldr	r2, [pc, #336]	@ (8001cac <HAL_DMA_Init+0x1e8>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d00e      	beq.n	8001b7c <HAL_DMA_Init+0xb8>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a53      	ldr	r2, [pc, #332]	@ (8001cb0 <HAL_DMA_Init+0x1ec>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d009      	beq.n	8001b7c <HAL_DMA_Init+0xb8>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a51      	ldr	r2, [pc, #324]	@ (8001cb4 <HAL_DMA_Init+0x1f0>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d004      	beq.n	8001b7c <HAL_DMA_Init+0xb8>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a50      	ldr	r2, [pc, #320]	@ (8001cb8 <HAL_DMA_Init+0x1f4>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d101      	bne.n	8001b80 <HAL_DMA_Init+0xbc>
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	e000      	b.n	8001b82 <HAL_DMA_Init+0xbe>
 8001b80:	2300      	movs	r3, #0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	f000 813b 	beq.w	8001dfe <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2202      	movs	r2, #2
 8001b8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2200      	movs	r2, #0
 8001b94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a37      	ldr	r2, [pc, #220]	@ (8001c7c <HAL_DMA_Init+0x1b8>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d04a      	beq.n	8001c38 <HAL_DMA_Init+0x174>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a36      	ldr	r2, [pc, #216]	@ (8001c80 <HAL_DMA_Init+0x1bc>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d045      	beq.n	8001c38 <HAL_DMA_Init+0x174>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a34      	ldr	r2, [pc, #208]	@ (8001c84 <HAL_DMA_Init+0x1c0>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d040      	beq.n	8001c38 <HAL_DMA_Init+0x174>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4a33      	ldr	r2, [pc, #204]	@ (8001c88 <HAL_DMA_Init+0x1c4>)
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d03b      	beq.n	8001c38 <HAL_DMA_Init+0x174>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a31      	ldr	r2, [pc, #196]	@ (8001c8c <HAL_DMA_Init+0x1c8>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d036      	beq.n	8001c38 <HAL_DMA_Init+0x174>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a30      	ldr	r2, [pc, #192]	@ (8001c90 <HAL_DMA_Init+0x1cc>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d031      	beq.n	8001c38 <HAL_DMA_Init+0x174>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a2e      	ldr	r2, [pc, #184]	@ (8001c94 <HAL_DMA_Init+0x1d0>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d02c      	beq.n	8001c38 <HAL_DMA_Init+0x174>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a2d      	ldr	r2, [pc, #180]	@ (8001c98 <HAL_DMA_Init+0x1d4>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d027      	beq.n	8001c38 <HAL_DMA_Init+0x174>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a2b      	ldr	r2, [pc, #172]	@ (8001c9c <HAL_DMA_Init+0x1d8>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d022      	beq.n	8001c38 <HAL_DMA_Init+0x174>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a2a      	ldr	r2, [pc, #168]	@ (8001ca0 <HAL_DMA_Init+0x1dc>)
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d01d      	beq.n	8001c38 <HAL_DMA_Init+0x174>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a28      	ldr	r2, [pc, #160]	@ (8001ca4 <HAL_DMA_Init+0x1e0>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d018      	beq.n	8001c38 <HAL_DMA_Init+0x174>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a27      	ldr	r2, [pc, #156]	@ (8001ca8 <HAL_DMA_Init+0x1e4>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d013      	beq.n	8001c38 <HAL_DMA_Init+0x174>
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a25      	ldr	r2, [pc, #148]	@ (8001cac <HAL_DMA_Init+0x1e8>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d00e      	beq.n	8001c38 <HAL_DMA_Init+0x174>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a24      	ldr	r2, [pc, #144]	@ (8001cb0 <HAL_DMA_Init+0x1ec>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d009      	beq.n	8001c38 <HAL_DMA_Init+0x174>
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a22      	ldr	r2, [pc, #136]	@ (8001cb4 <HAL_DMA_Init+0x1f0>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d004      	beq.n	8001c38 <HAL_DMA_Init+0x174>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4a21      	ldr	r2, [pc, #132]	@ (8001cb8 <HAL_DMA_Init+0x1f4>)
 8001c34:	4293      	cmp	r3, r2
 8001c36:	d108      	bne.n	8001c4a <HAL_DMA_Init+0x186>
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f022 0201 	bic.w	r2, r2, #1
 8001c46:	601a      	str	r2, [r3, #0]
 8001c48:	e007      	b.n	8001c5a <HAL_DMA_Init+0x196>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	681a      	ldr	r2, [r3, #0]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f022 0201 	bic.w	r2, r2, #1
 8001c58:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001c5a:	e02f      	b.n	8001cbc <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c5c:	f7ff fe3a 	bl	80018d4 <HAL_GetTick>
 8001c60:	4602      	mov	r2, r0
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	2b05      	cmp	r3, #5
 8001c68:	d928      	bls.n	8001cbc <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2220      	movs	r2, #32
 8001c6e:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2203      	movs	r2, #3
 8001c74:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e246      	b.n	800210a <HAL_DMA_Init+0x646>
 8001c7c:	40020010 	.word	0x40020010
 8001c80:	40020028 	.word	0x40020028
 8001c84:	40020040 	.word	0x40020040
 8001c88:	40020058 	.word	0x40020058
 8001c8c:	40020070 	.word	0x40020070
 8001c90:	40020088 	.word	0x40020088
 8001c94:	400200a0 	.word	0x400200a0
 8001c98:	400200b8 	.word	0x400200b8
 8001c9c:	40020410 	.word	0x40020410
 8001ca0:	40020428 	.word	0x40020428
 8001ca4:	40020440 	.word	0x40020440
 8001ca8:	40020458 	.word	0x40020458
 8001cac:	40020470 	.word	0x40020470
 8001cb0:	40020488 	.word	0x40020488
 8001cb4:	400204a0 	.word	0x400204a0
 8001cb8:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d1c8      	bne.n	8001c5c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001cd2:	697a      	ldr	r2, [r7, #20]
 8001cd4:	4b83      	ldr	r3, [pc, #524]	@ (8001ee4 <HAL_DMA_Init+0x420>)
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8001ce2:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	691b      	ldr	r3, [r3, #16]
 8001ce8:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cee:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	699b      	ldr	r3, [r3, #24]
 8001cf4:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cfa:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6a1b      	ldr	r3, [r3, #32]
 8001d00:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8001d02:	697a      	ldr	r2, [r7, #20]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d0c:	2b04      	cmp	r3, #4
 8001d0e:	d107      	bne.n	8001d20 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	697a      	ldr	r2, [r7, #20]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001d20:	4b71      	ldr	r3, [pc, #452]	@ (8001ee8 <HAL_DMA_Init+0x424>)
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	4b71      	ldr	r3, [pc, #452]	@ (8001eec <HAL_DMA_Init+0x428>)
 8001d26:	4013      	ands	r3, r2
 8001d28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001d2c:	d328      	bcc.n	8001d80 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	2b28      	cmp	r3, #40	@ 0x28
 8001d34:	d903      	bls.n	8001d3e <HAL_DMA_Init+0x27a>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	2b2e      	cmp	r3, #46	@ 0x2e
 8001d3c:	d917      	bls.n	8001d6e <HAL_DMA_Init+0x2aa>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	2b3e      	cmp	r3, #62	@ 0x3e
 8001d44:	d903      	bls.n	8001d4e <HAL_DMA_Init+0x28a>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	2b42      	cmp	r3, #66	@ 0x42
 8001d4c:	d90f      	bls.n	8001d6e <HAL_DMA_Init+0x2aa>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	2b46      	cmp	r3, #70	@ 0x46
 8001d54:	d903      	bls.n	8001d5e <HAL_DMA_Init+0x29a>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	2b48      	cmp	r3, #72	@ 0x48
 8001d5c:	d907      	bls.n	8001d6e <HAL_DMA_Init+0x2aa>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	2b4e      	cmp	r3, #78	@ 0x4e
 8001d64:	d905      	bls.n	8001d72 <HAL_DMA_Init+0x2ae>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	2b52      	cmp	r3, #82	@ 0x52
 8001d6c:	d801      	bhi.n	8001d72 <HAL_DMA_Init+0x2ae>
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e000      	b.n	8001d74 <HAL_DMA_Init+0x2b0>
 8001d72:	2300      	movs	r3, #0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d003      	beq.n	8001d80 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001d7e:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	697a      	ldr	r2, [r7, #20]
 8001d86:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	695b      	ldr	r3, [r3, #20]
 8001d8e:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	f023 0307 	bic.w	r3, r3, #7
 8001d96:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d9c:	697a      	ldr	r2, [r7, #20]
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001da6:	2b04      	cmp	r3, #4
 8001da8:	d117      	bne.n	8001dda <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dae:	697a      	ldr	r2, [r7, #20]
 8001db0:	4313      	orrs	r3, r2
 8001db2:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d00e      	beq.n	8001dda <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001dbc:	6878      	ldr	r0, [r7, #4]
 8001dbe:	f001 ff2b 	bl	8003c18 <DMA_CheckFifoParam>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d008      	beq.n	8001dda <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2240      	movs	r2, #64	@ 0x40
 8001dcc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e197      	b.n	800210a <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	697a      	ldr	r2, [r7, #20]
 8001de0:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	f001 fe66 	bl	8003ab4 <DMA_CalcBaseAndBitshift>
 8001de8:	4603      	mov	r3, r0
 8001dea:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001df0:	f003 031f 	and.w	r3, r3, #31
 8001df4:	223f      	movs	r2, #63	@ 0x3f
 8001df6:	409a      	lsls	r2, r3
 8001df8:	68bb      	ldr	r3, [r7, #8]
 8001dfa:	609a      	str	r2, [r3, #8]
 8001dfc:	e0cd      	b.n	8001f9a <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a3b      	ldr	r2, [pc, #236]	@ (8001ef0 <HAL_DMA_Init+0x42c>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d022      	beq.n	8001e4e <HAL_DMA_Init+0x38a>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a39      	ldr	r2, [pc, #228]	@ (8001ef4 <HAL_DMA_Init+0x430>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d01d      	beq.n	8001e4e <HAL_DMA_Init+0x38a>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a38      	ldr	r2, [pc, #224]	@ (8001ef8 <HAL_DMA_Init+0x434>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d018      	beq.n	8001e4e <HAL_DMA_Init+0x38a>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a36      	ldr	r2, [pc, #216]	@ (8001efc <HAL_DMA_Init+0x438>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d013      	beq.n	8001e4e <HAL_DMA_Init+0x38a>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a35      	ldr	r2, [pc, #212]	@ (8001f00 <HAL_DMA_Init+0x43c>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d00e      	beq.n	8001e4e <HAL_DMA_Init+0x38a>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a33      	ldr	r2, [pc, #204]	@ (8001f04 <HAL_DMA_Init+0x440>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d009      	beq.n	8001e4e <HAL_DMA_Init+0x38a>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a32      	ldr	r2, [pc, #200]	@ (8001f08 <HAL_DMA_Init+0x444>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d004      	beq.n	8001e4e <HAL_DMA_Init+0x38a>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a30      	ldr	r2, [pc, #192]	@ (8001f0c <HAL_DMA_Init+0x448>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d101      	bne.n	8001e52 <HAL_DMA_Init+0x38e>
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e000      	b.n	8001e54 <HAL_DMA_Init+0x390>
 8001e52:	2300      	movs	r3, #0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	f000 8097 	beq.w	8001f88 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a24      	ldr	r2, [pc, #144]	@ (8001ef0 <HAL_DMA_Init+0x42c>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d021      	beq.n	8001ea8 <HAL_DMA_Init+0x3e4>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a22      	ldr	r2, [pc, #136]	@ (8001ef4 <HAL_DMA_Init+0x430>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d01c      	beq.n	8001ea8 <HAL_DMA_Init+0x3e4>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a21      	ldr	r2, [pc, #132]	@ (8001ef8 <HAL_DMA_Init+0x434>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d017      	beq.n	8001ea8 <HAL_DMA_Init+0x3e4>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a1f      	ldr	r2, [pc, #124]	@ (8001efc <HAL_DMA_Init+0x438>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d012      	beq.n	8001ea8 <HAL_DMA_Init+0x3e4>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4a1e      	ldr	r2, [pc, #120]	@ (8001f00 <HAL_DMA_Init+0x43c>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d00d      	beq.n	8001ea8 <HAL_DMA_Init+0x3e4>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a1c      	ldr	r2, [pc, #112]	@ (8001f04 <HAL_DMA_Init+0x440>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d008      	beq.n	8001ea8 <HAL_DMA_Init+0x3e4>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a1b      	ldr	r2, [pc, #108]	@ (8001f08 <HAL_DMA_Init+0x444>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d003      	beq.n	8001ea8 <HAL_DMA_Init+0x3e4>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a19      	ldr	r2, [pc, #100]	@ (8001f0c <HAL_DMA_Init+0x448>)
 8001ea6:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2202      	movs	r2, #2
 8001eac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001ec0:	697a      	ldr	r2, [r7, #20]
 8001ec2:	4b13      	ldr	r3, [pc, #76]	@ (8001f10 <HAL_DMA_Init+0x44c>)
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	2b40      	cmp	r3, #64	@ 0x40
 8001ece:	d021      	beq.n	8001f14 <HAL_DMA_Init+0x450>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	2b80      	cmp	r3, #128	@ 0x80
 8001ed6:	d102      	bne.n	8001ede <HAL_DMA_Init+0x41a>
 8001ed8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001edc:	e01b      	b.n	8001f16 <HAL_DMA_Init+0x452>
 8001ede:	2300      	movs	r3, #0
 8001ee0:	e019      	b.n	8001f16 <HAL_DMA_Init+0x452>
 8001ee2:	bf00      	nop
 8001ee4:	fe10803f 	.word	0xfe10803f
 8001ee8:	5c001000 	.word	0x5c001000
 8001eec:	ffff0000 	.word	0xffff0000
 8001ef0:	58025408 	.word	0x58025408
 8001ef4:	5802541c 	.word	0x5802541c
 8001ef8:	58025430 	.word	0x58025430
 8001efc:	58025444 	.word	0x58025444
 8001f00:	58025458 	.word	0x58025458
 8001f04:	5802546c 	.word	0x5802546c
 8001f08:	58025480 	.word	0x58025480
 8001f0c:	58025494 	.word	0x58025494
 8001f10:	fffe000f 	.word	0xfffe000f
 8001f14:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001f16:	687a      	ldr	r2, [r7, #4]
 8001f18:	68d2      	ldr	r2, [r2, #12]
 8001f1a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001f1c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	691b      	ldr	r3, [r3, #16]
 8001f22:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001f24:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	695b      	ldr	r3, [r3, #20]
 8001f2a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001f2c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	699b      	ldr	r3, [r3, #24]
 8001f32:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001f34:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	69db      	ldr	r3, [r3, #28]
 8001f3a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001f3c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6a1b      	ldr	r3, [r3, #32]
 8001f42:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001f44:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001f46:	697a      	ldr	r2, [r7, #20]
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	697a      	ldr	r2, [r7, #20]
 8001f52:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	461a      	mov	r2, r3
 8001f5a:	4b6e      	ldr	r3, [pc, #440]	@ (8002114 <HAL_DMA_Init+0x650>)
 8001f5c:	4413      	add	r3, r2
 8001f5e:	4a6e      	ldr	r2, [pc, #440]	@ (8002118 <HAL_DMA_Init+0x654>)
 8001f60:	fba2 2303 	umull	r2, r3, r2, r3
 8001f64:	091b      	lsrs	r3, r3, #4
 8001f66:	009a      	lsls	r2, r3, #2
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f001 fda1 	bl	8003ab4 <DMA_CalcBaseAndBitshift>
 8001f72:	4603      	mov	r3, r0
 8001f74:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f7a:	f003 031f 	and.w	r3, r3, #31
 8001f7e:	2201      	movs	r2, #1
 8001f80:	409a      	lsls	r2, r3
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	605a      	str	r2, [r3, #4]
 8001f86:	e008      	b.n	8001f9a <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2240      	movs	r2, #64	@ 0x40
 8001f8c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2203      	movs	r2, #3
 8001f92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e0b7      	b.n	800210a <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a5f      	ldr	r2, [pc, #380]	@ (800211c <HAL_DMA_Init+0x658>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d072      	beq.n	800208a <HAL_DMA_Init+0x5c6>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a5d      	ldr	r2, [pc, #372]	@ (8002120 <HAL_DMA_Init+0x65c>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d06d      	beq.n	800208a <HAL_DMA_Init+0x5c6>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a5c      	ldr	r2, [pc, #368]	@ (8002124 <HAL_DMA_Init+0x660>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d068      	beq.n	800208a <HAL_DMA_Init+0x5c6>
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a5a      	ldr	r2, [pc, #360]	@ (8002128 <HAL_DMA_Init+0x664>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d063      	beq.n	800208a <HAL_DMA_Init+0x5c6>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a59      	ldr	r2, [pc, #356]	@ (800212c <HAL_DMA_Init+0x668>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d05e      	beq.n	800208a <HAL_DMA_Init+0x5c6>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a57      	ldr	r2, [pc, #348]	@ (8002130 <HAL_DMA_Init+0x66c>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d059      	beq.n	800208a <HAL_DMA_Init+0x5c6>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a56      	ldr	r2, [pc, #344]	@ (8002134 <HAL_DMA_Init+0x670>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d054      	beq.n	800208a <HAL_DMA_Init+0x5c6>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a54      	ldr	r2, [pc, #336]	@ (8002138 <HAL_DMA_Init+0x674>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d04f      	beq.n	800208a <HAL_DMA_Init+0x5c6>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a53      	ldr	r2, [pc, #332]	@ (800213c <HAL_DMA_Init+0x678>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d04a      	beq.n	800208a <HAL_DMA_Init+0x5c6>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a51      	ldr	r2, [pc, #324]	@ (8002140 <HAL_DMA_Init+0x67c>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d045      	beq.n	800208a <HAL_DMA_Init+0x5c6>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a50      	ldr	r2, [pc, #320]	@ (8002144 <HAL_DMA_Init+0x680>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d040      	beq.n	800208a <HAL_DMA_Init+0x5c6>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a4e      	ldr	r2, [pc, #312]	@ (8002148 <HAL_DMA_Init+0x684>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d03b      	beq.n	800208a <HAL_DMA_Init+0x5c6>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a4d      	ldr	r2, [pc, #308]	@ (800214c <HAL_DMA_Init+0x688>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d036      	beq.n	800208a <HAL_DMA_Init+0x5c6>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a4b      	ldr	r2, [pc, #300]	@ (8002150 <HAL_DMA_Init+0x68c>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d031      	beq.n	800208a <HAL_DMA_Init+0x5c6>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a4a      	ldr	r2, [pc, #296]	@ (8002154 <HAL_DMA_Init+0x690>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d02c      	beq.n	800208a <HAL_DMA_Init+0x5c6>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a48      	ldr	r2, [pc, #288]	@ (8002158 <HAL_DMA_Init+0x694>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d027      	beq.n	800208a <HAL_DMA_Init+0x5c6>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a47      	ldr	r2, [pc, #284]	@ (800215c <HAL_DMA_Init+0x698>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d022      	beq.n	800208a <HAL_DMA_Init+0x5c6>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a45      	ldr	r2, [pc, #276]	@ (8002160 <HAL_DMA_Init+0x69c>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d01d      	beq.n	800208a <HAL_DMA_Init+0x5c6>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a44      	ldr	r2, [pc, #272]	@ (8002164 <HAL_DMA_Init+0x6a0>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d018      	beq.n	800208a <HAL_DMA_Init+0x5c6>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a42      	ldr	r2, [pc, #264]	@ (8002168 <HAL_DMA_Init+0x6a4>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d013      	beq.n	800208a <HAL_DMA_Init+0x5c6>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a41      	ldr	r2, [pc, #260]	@ (800216c <HAL_DMA_Init+0x6a8>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d00e      	beq.n	800208a <HAL_DMA_Init+0x5c6>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a3f      	ldr	r2, [pc, #252]	@ (8002170 <HAL_DMA_Init+0x6ac>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d009      	beq.n	800208a <HAL_DMA_Init+0x5c6>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a3e      	ldr	r2, [pc, #248]	@ (8002174 <HAL_DMA_Init+0x6b0>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d004      	beq.n	800208a <HAL_DMA_Init+0x5c6>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a3c      	ldr	r2, [pc, #240]	@ (8002178 <HAL_DMA_Init+0x6b4>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d101      	bne.n	800208e <HAL_DMA_Init+0x5ca>
 800208a:	2301      	movs	r3, #1
 800208c:	e000      	b.n	8002090 <HAL_DMA_Init+0x5cc>
 800208e:	2300      	movs	r3, #0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d032      	beq.n	80020fa <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f001 fe3b 	bl	8003d10 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	2b80      	cmp	r3, #128	@ 0x80
 80020a0:	d102      	bne.n	80020a8 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2200      	movs	r2, #0
 80020a6:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	685a      	ldr	r2, [r3, #4]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020b0:	b2d2      	uxtb	r2, r2
 80020b2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80020b8:	687a      	ldr	r2, [r7, #4]
 80020ba:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80020bc:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d010      	beq.n	80020e8 <HAL_DMA_Init+0x624>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	2b08      	cmp	r3, #8
 80020cc:	d80c      	bhi.n	80020e8 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80020ce:	6878      	ldr	r0, [r7, #4]
 80020d0:	f001 feb8 	bl	8003e44 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80020d8:	2200      	movs	r2, #0
 80020da:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020e0:	687a      	ldr	r2, [r7, #4]
 80020e2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80020e4:	605a      	str	r2, [r3, #4]
 80020e6:	e008      	b.n	80020fa <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2200      	movs	r2, #0
 80020ec:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2200      	movs	r2, #0
 80020f2:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2200      	movs	r2, #0
 80020f8:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2200      	movs	r2, #0
 80020fe:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2201      	movs	r2, #1
 8002104:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002108:	2300      	movs	r3, #0
}
 800210a:	4618      	mov	r0, r3
 800210c:	3718      	adds	r7, #24
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	a7fdabf8 	.word	0xa7fdabf8
 8002118:	cccccccd 	.word	0xcccccccd
 800211c:	40020010 	.word	0x40020010
 8002120:	40020028 	.word	0x40020028
 8002124:	40020040 	.word	0x40020040
 8002128:	40020058 	.word	0x40020058
 800212c:	40020070 	.word	0x40020070
 8002130:	40020088 	.word	0x40020088
 8002134:	400200a0 	.word	0x400200a0
 8002138:	400200b8 	.word	0x400200b8
 800213c:	40020410 	.word	0x40020410
 8002140:	40020428 	.word	0x40020428
 8002144:	40020440 	.word	0x40020440
 8002148:	40020458 	.word	0x40020458
 800214c:	40020470 	.word	0x40020470
 8002150:	40020488 	.word	0x40020488
 8002154:	400204a0 	.word	0x400204a0
 8002158:	400204b8 	.word	0x400204b8
 800215c:	58025408 	.word	0x58025408
 8002160:	5802541c 	.word	0x5802541c
 8002164:	58025430 	.word	0x58025430
 8002168:	58025444 	.word	0x58025444
 800216c:	58025458 	.word	0x58025458
 8002170:	5802546c 	.word	0x5802546c
 8002174:	58025480 	.word	0x58025480
 8002178:	58025494 	.word	0x58025494

0800217c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002184:	f7ff fba6 	bl	80018d4 <HAL_GetTick>
 8002188:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d101      	bne.n	8002194 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e2dc      	b.n	800274e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800219a:	b2db      	uxtb	r3, r3
 800219c:	2b02      	cmp	r3, #2
 800219e:	d008      	beq.n	80021b2 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2280      	movs	r2, #128	@ 0x80
 80021a4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2200      	movs	r2, #0
 80021aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	e2cd      	b.n	800274e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a76      	ldr	r2, [pc, #472]	@ (8002390 <HAL_DMA_Abort+0x214>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d04a      	beq.n	8002252 <HAL_DMA_Abort+0xd6>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a74      	ldr	r2, [pc, #464]	@ (8002394 <HAL_DMA_Abort+0x218>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d045      	beq.n	8002252 <HAL_DMA_Abort+0xd6>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a73      	ldr	r2, [pc, #460]	@ (8002398 <HAL_DMA_Abort+0x21c>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d040      	beq.n	8002252 <HAL_DMA_Abort+0xd6>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a71      	ldr	r2, [pc, #452]	@ (800239c <HAL_DMA_Abort+0x220>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d03b      	beq.n	8002252 <HAL_DMA_Abort+0xd6>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a70      	ldr	r2, [pc, #448]	@ (80023a0 <HAL_DMA_Abort+0x224>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d036      	beq.n	8002252 <HAL_DMA_Abort+0xd6>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a6e      	ldr	r2, [pc, #440]	@ (80023a4 <HAL_DMA_Abort+0x228>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d031      	beq.n	8002252 <HAL_DMA_Abort+0xd6>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a6d      	ldr	r2, [pc, #436]	@ (80023a8 <HAL_DMA_Abort+0x22c>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d02c      	beq.n	8002252 <HAL_DMA_Abort+0xd6>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a6b      	ldr	r2, [pc, #428]	@ (80023ac <HAL_DMA_Abort+0x230>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d027      	beq.n	8002252 <HAL_DMA_Abort+0xd6>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a6a      	ldr	r2, [pc, #424]	@ (80023b0 <HAL_DMA_Abort+0x234>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d022      	beq.n	8002252 <HAL_DMA_Abort+0xd6>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a68      	ldr	r2, [pc, #416]	@ (80023b4 <HAL_DMA_Abort+0x238>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d01d      	beq.n	8002252 <HAL_DMA_Abort+0xd6>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a67      	ldr	r2, [pc, #412]	@ (80023b8 <HAL_DMA_Abort+0x23c>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d018      	beq.n	8002252 <HAL_DMA_Abort+0xd6>
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a65      	ldr	r2, [pc, #404]	@ (80023bc <HAL_DMA_Abort+0x240>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d013      	beq.n	8002252 <HAL_DMA_Abort+0xd6>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a64      	ldr	r2, [pc, #400]	@ (80023c0 <HAL_DMA_Abort+0x244>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d00e      	beq.n	8002252 <HAL_DMA_Abort+0xd6>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a62      	ldr	r2, [pc, #392]	@ (80023c4 <HAL_DMA_Abort+0x248>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d009      	beq.n	8002252 <HAL_DMA_Abort+0xd6>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a61      	ldr	r2, [pc, #388]	@ (80023c8 <HAL_DMA_Abort+0x24c>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d004      	beq.n	8002252 <HAL_DMA_Abort+0xd6>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a5f      	ldr	r2, [pc, #380]	@ (80023cc <HAL_DMA_Abort+0x250>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d101      	bne.n	8002256 <HAL_DMA_Abort+0xda>
 8002252:	2301      	movs	r3, #1
 8002254:	e000      	b.n	8002258 <HAL_DMA_Abort+0xdc>
 8002256:	2300      	movs	r3, #0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d013      	beq.n	8002284 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f022 021e 	bic.w	r2, r2, #30
 800226a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	695a      	ldr	r2, [r3, #20]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800227a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	617b      	str	r3, [r7, #20]
 8002282:	e00a      	b.n	800229a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f022 020e 	bic.w	r2, r2, #14
 8002292:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a3c      	ldr	r2, [pc, #240]	@ (8002390 <HAL_DMA_Abort+0x214>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d072      	beq.n	800238a <HAL_DMA_Abort+0x20e>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a3a      	ldr	r2, [pc, #232]	@ (8002394 <HAL_DMA_Abort+0x218>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d06d      	beq.n	800238a <HAL_DMA_Abort+0x20e>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a39      	ldr	r2, [pc, #228]	@ (8002398 <HAL_DMA_Abort+0x21c>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d068      	beq.n	800238a <HAL_DMA_Abort+0x20e>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a37      	ldr	r2, [pc, #220]	@ (800239c <HAL_DMA_Abort+0x220>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d063      	beq.n	800238a <HAL_DMA_Abort+0x20e>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a36      	ldr	r2, [pc, #216]	@ (80023a0 <HAL_DMA_Abort+0x224>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d05e      	beq.n	800238a <HAL_DMA_Abort+0x20e>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a34      	ldr	r2, [pc, #208]	@ (80023a4 <HAL_DMA_Abort+0x228>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d059      	beq.n	800238a <HAL_DMA_Abort+0x20e>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a33      	ldr	r2, [pc, #204]	@ (80023a8 <HAL_DMA_Abort+0x22c>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d054      	beq.n	800238a <HAL_DMA_Abort+0x20e>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a31      	ldr	r2, [pc, #196]	@ (80023ac <HAL_DMA_Abort+0x230>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d04f      	beq.n	800238a <HAL_DMA_Abort+0x20e>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a30      	ldr	r2, [pc, #192]	@ (80023b0 <HAL_DMA_Abort+0x234>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d04a      	beq.n	800238a <HAL_DMA_Abort+0x20e>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a2e      	ldr	r2, [pc, #184]	@ (80023b4 <HAL_DMA_Abort+0x238>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d045      	beq.n	800238a <HAL_DMA_Abort+0x20e>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a2d      	ldr	r2, [pc, #180]	@ (80023b8 <HAL_DMA_Abort+0x23c>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d040      	beq.n	800238a <HAL_DMA_Abort+0x20e>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a2b      	ldr	r2, [pc, #172]	@ (80023bc <HAL_DMA_Abort+0x240>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d03b      	beq.n	800238a <HAL_DMA_Abort+0x20e>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a2a      	ldr	r2, [pc, #168]	@ (80023c0 <HAL_DMA_Abort+0x244>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d036      	beq.n	800238a <HAL_DMA_Abort+0x20e>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a28      	ldr	r2, [pc, #160]	@ (80023c4 <HAL_DMA_Abort+0x248>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d031      	beq.n	800238a <HAL_DMA_Abort+0x20e>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a27      	ldr	r2, [pc, #156]	@ (80023c8 <HAL_DMA_Abort+0x24c>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d02c      	beq.n	800238a <HAL_DMA_Abort+0x20e>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a25      	ldr	r2, [pc, #148]	@ (80023cc <HAL_DMA_Abort+0x250>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d027      	beq.n	800238a <HAL_DMA_Abort+0x20e>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a24      	ldr	r2, [pc, #144]	@ (80023d0 <HAL_DMA_Abort+0x254>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d022      	beq.n	800238a <HAL_DMA_Abort+0x20e>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a22      	ldr	r2, [pc, #136]	@ (80023d4 <HAL_DMA_Abort+0x258>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d01d      	beq.n	800238a <HAL_DMA_Abort+0x20e>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a21      	ldr	r2, [pc, #132]	@ (80023d8 <HAL_DMA_Abort+0x25c>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d018      	beq.n	800238a <HAL_DMA_Abort+0x20e>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a1f      	ldr	r2, [pc, #124]	@ (80023dc <HAL_DMA_Abort+0x260>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d013      	beq.n	800238a <HAL_DMA_Abort+0x20e>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a1e      	ldr	r2, [pc, #120]	@ (80023e0 <HAL_DMA_Abort+0x264>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d00e      	beq.n	800238a <HAL_DMA_Abort+0x20e>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a1c      	ldr	r2, [pc, #112]	@ (80023e4 <HAL_DMA_Abort+0x268>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d009      	beq.n	800238a <HAL_DMA_Abort+0x20e>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a1b      	ldr	r2, [pc, #108]	@ (80023e8 <HAL_DMA_Abort+0x26c>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d004      	beq.n	800238a <HAL_DMA_Abort+0x20e>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a19      	ldr	r2, [pc, #100]	@ (80023ec <HAL_DMA_Abort+0x270>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d132      	bne.n	80023f0 <HAL_DMA_Abort+0x274>
 800238a:	2301      	movs	r3, #1
 800238c:	e031      	b.n	80023f2 <HAL_DMA_Abort+0x276>
 800238e:	bf00      	nop
 8002390:	40020010 	.word	0x40020010
 8002394:	40020028 	.word	0x40020028
 8002398:	40020040 	.word	0x40020040
 800239c:	40020058 	.word	0x40020058
 80023a0:	40020070 	.word	0x40020070
 80023a4:	40020088 	.word	0x40020088
 80023a8:	400200a0 	.word	0x400200a0
 80023ac:	400200b8 	.word	0x400200b8
 80023b0:	40020410 	.word	0x40020410
 80023b4:	40020428 	.word	0x40020428
 80023b8:	40020440 	.word	0x40020440
 80023bc:	40020458 	.word	0x40020458
 80023c0:	40020470 	.word	0x40020470
 80023c4:	40020488 	.word	0x40020488
 80023c8:	400204a0 	.word	0x400204a0
 80023cc:	400204b8 	.word	0x400204b8
 80023d0:	58025408 	.word	0x58025408
 80023d4:	5802541c 	.word	0x5802541c
 80023d8:	58025430 	.word	0x58025430
 80023dc:	58025444 	.word	0x58025444
 80023e0:	58025458 	.word	0x58025458
 80023e4:	5802546c 	.word	0x5802546c
 80023e8:	58025480 	.word	0x58025480
 80023ec:	58025494 	.word	0x58025494
 80023f0:	2300      	movs	r3, #0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d007      	beq.n	8002406 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002400:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002404:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a6d      	ldr	r2, [pc, #436]	@ (80025c0 <HAL_DMA_Abort+0x444>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d04a      	beq.n	80024a6 <HAL_DMA_Abort+0x32a>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a6b      	ldr	r2, [pc, #428]	@ (80025c4 <HAL_DMA_Abort+0x448>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d045      	beq.n	80024a6 <HAL_DMA_Abort+0x32a>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a6a      	ldr	r2, [pc, #424]	@ (80025c8 <HAL_DMA_Abort+0x44c>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d040      	beq.n	80024a6 <HAL_DMA_Abort+0x32a>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a68      	ldr	r2, [pc, #416]	@ (80025cc <HAL_DMA_Abort+0x450>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d03b      	beq.n	80024a6 <HAL_DMA_Abort+0x32a>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a67      	ldr	r2, [pc, #412]	@ (80025d0 <HAL_DMA_Abort+0x454>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d036      	beq.n	80024a6 <HAL_DMA_Abort+0x32a>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a65      	ldr	r2, [pc, #404]	@ (80025d4 <HAL_DMA_Abort+0x458>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d031      	beq.n	80024a6 <HAL_DMA_Abort+0x32a>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a64      	ldr	r2, [pc, #400]	@ (80025d8 <HAL_DMA_Abort+0x45c>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d02c      	beq.n	80024a6 <HAL_DMA_Abort+0x32a>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a62      	ldr	r2, [pc, #392]	@ (80025dc <HAL_DMA_Abort+0x460>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d027      	beq.n	80024a6 <HAL_DMA_Abort+0x32a>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a61      	ldr	r2, [pc, #388]	@ (80025e0 <HAL_DMA_Abort+0x464>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d022      	beq.n	80024a6 <HAL_DMA_Abort+0x32a>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a5f      	ldr	r2, [pc, #380]	@ (80025e4 <HAL_DMA_Abort+0x468>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d01d      	beq.n	80024a6 <HAL_DMA_Abort+0x32a>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a5e      	ldr	r2, [pc, #376]	@ (80025e8 <HAL_DMA_Abort+0x46c>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d018      	beq.n	80024a6 <HAL_DMA_Abort+0x32a>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a5c      	ldr	r2, [pc, #368]	@ (80025ec <HAL_DMA_Abort+0x470>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d013      	beq.n	80024a6 <HAL_DMA_Abort+0x32a>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a5b      	ldr	r2, [pc, #364]	@ (80025f0 <HAL_DMA_Abort+0x474>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d00e      	beq.n	80024a6 <HAL_DMA_Abort+0x32a>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a59      	ldr	r2, [pc, #356]	@ (80025f4 <HAL_DMA_Abort+0x478>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d009      	beq.n	80024a6 <HAL_DMA_Abort+0x32a>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a58      	ldr	r2, [pc, #352]	@ (80025f8 <HAL_DMA_Abort+0x47c>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d004      	beq.n	80024a6 <HAL_DMA_Abort+0x32a>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a56      	ldr	r2, [pc, #344]	@ (80025fc <HAL_DMA_Abort+0x480>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d108      	bne.n	80024b8 <HAL_DMA_Abort+0x33c>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f022 0201 	bic.w	r2, r2, #1
 80024b4:	601a      	str	r2, [r3, #0]
 80024b6:	e007      	b.n	80024c8 <HAL_DMA_Abort+0x34c>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f022 0201 	bic.w	r2, r2, #1
 80024c6:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80024c8:	e013      	b.n	80024f2 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80024ca:	f7ff fa03 	bl	80018d4 <HAL_GetTick>
 80024ce:	4602      	mov	r2, r0
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	2b05      	cmp	r3, #5
 80024d6:	d90c      	bls.n	80024f2 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2220      	movs	r2, #32
 80024dc:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2203      	movs	r2, #3
 80024e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2200      	movs	r2, #0
 80024ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e12d      	b.n	800274e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f003 0301 	and.w	r3, r3, #1
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d1e5      	bne.n	80024ca <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a2f      	ldr	r2, [pc, #188]	@ (80025c0 <HAL_DMA_Abort+0x444>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d04a      	beq.n	800259e <HAL_DMA_Abort+0x422>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a2d      	ldr	r2, [pc, #180]	@ (80025c4 <HAL_DMA_Abort+0x448>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d045      	beq.n	800259e <HAL_DMA_Abort+0x422>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a2c      	ldr	r2, [pc, #176]	@ (80025c8 <HAL_DMA_Abort+0x44c>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d040      	beq.n	800259e <HAL_DMA_Abort+0x422>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a2a      	ldr	r2, [pc, #168]	@ (80025cc <HAL_DMA_Abort+0x450>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d03b      	beq.n	800259e <HAL_DMA_Abort+0x422>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a29      	ldr	r2, [pc, #164]	@ (80025d0 <HAL_DMA_Abort+0x454>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d036      	beq.n	800259e <HAL_DMA_Abort+0x422>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a27      	ldr	r2, [pc, #156]	@ (80025d4 <HAL_DMA_Abort+0x458>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d031      	beq.n	800259e <HAL_DMA_Abort+0x422>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a26      	ldr	r2, [pc, #152]	@ (80025d8 <HAL_DMA_Abort+0x45c>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d02c      	beq.n	800259e <HAL_DMA_Abort+0x422>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a24      	ldr	r2, [pc, #144]	@ (80025dc <HAL_DMA_Abort+0x460>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d027      	beq.n	800259e <HAL_DMA_Abort+0x422>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a23      	ldr	r2, [pc, #140]	@ (80025e0 <HAL_DMA_Abort+0x464>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d022      	beq.n	800259e <HAL_DMA_Abort+0x422>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a21      	ldr	r2, [pc, #132]	@ (80025e4 <HAL_DMA_Abort+0x468>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d01d      	beq.n	800259e <HAL_DMA_Abort+0x422>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a20      	ldr	r2, [pc, #128]	@ (80025e8 <HAL_DMA_Abort+0x46c>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d018      	beq.n	800259e <HAL_DMA_Abort+0x422>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a1e      	ldr	r2, [pc, #120]	@ (80025ec <HAL_DMA_Abort+0x470>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d013      	beq.n	800259e <HAL_DMA_Abort+0x422>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a1d      	ldr	r2, [pc, #116]	@ (80025f0 <HAL_DMA_Abort+0x474>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d00e      	beq.n	800259e <HAL_DMA_Abort+0x422>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a1b      	ldr	r2, [pc, #108]	@ (80025f4 <HAL_DMA_Abort+0x478>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d009      	beq.n	800259e <HAL_DMA_Abort+0x422>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a1a      	ldr	r2, [pc, #104]	@ (80025f8 <HAL_DMA_Abort+0x47c>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d004      	beq.n	800259e <HAL_DMA_Abort+0x422>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a18      	ldr	r2, [pc, #96]	@ (80025fc <HAL_DMA_Abort+0x480>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d101      	bne.n	80025a2 <HAL_DMA_Abort+0x426>
 800259e:	2301      	movs	r3, #1
 80025a0:	e000      	b.n	80025a4 <HAL_DMA_Abort+0x428>
 80025a2:	2300      	movs	r3, #0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d02b      	beq.n	8002600 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025ac:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025b2:	f003 031f 	and.w	r3, r3, #31
 80025b6:	223f      	movs	r2, #63	@ 0x3f
 80025b8:	409a      	lsls	r2, r3
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	609a      	str	r2, [r3, #8]
 80025be:	e02a      	b.n	8002616 <HAL_DMA_Abort+0x49a>
 80025c0:	40020010 	.word	0x40020010
 80025c4:	40020028 	.word	0x40020028
 80025c8:	40020040 	.word	0x40020040
 80025cc:	40020058 	.word	0x40020058
 80025d0:	40020070 	.word	0x40020070
 80025d4:	40020088 	.word	0x40020088
 80025d8:	400200a0 	.word	0x400200a0
 80025dc:	400200b8 	.word	0x400200b8
 80025e0:	40020410 	.word	0x40020410
 80025e4:	40020428 	.word	0x40020428
 80025e8:	40020440 	.word	0x40020440
 80025ec:	40020458 	.word	0x40020458
 80025f0:	40020470 	.word	0x40020470
 80025f4:	40020488 	.word	0x40020488
 80025f8:	400204a0 	.word	0x400204a0
 80025fc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002604:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800260a:	f003 031f 	and.w	r3, r3, #31
 800260e:	2201      	movs	r2, #1
 8002610:	409a      	lsls	r2, r3
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a4f      	ldr	r2, [pc, #316]	@ (8002758 <HAL_DMA_Abort+0x5dc>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d072      	beq.n	8002706 <HAL_DMA_Abort+0x58a>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a4d      	ldr	r2, [pc, #308]	@ (800275c <HAL_DMA_Abort+0x5e0>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d06d      	beq.n	8002706 <HAL_DMA_Abort+0x58a>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a4c      	ldr	r2, [pc, #304]	@ (8002760 <HAL_DMA_Abort+0x5e4>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d068      	beq.n	8002706 <HAL_DMA_Abort+0x58a>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a4a      	ldr	r2, [pc, #296]	@ (8002764 <HAL_DMA_Abort+0x5e8>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d063      	beq.n	8002706 <HAL_DMA_Abort+0x58a>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a49      	ldr	r2, [pc, #292]	@ (8002768 <HAL_DMA_Abort+0x5ec>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d05e      	beq.n	8002706 <HAL_DMA_Abort+0x58a>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a47      	ldr	r2, [pc, #284]	@ (800276c <HAL_DMA_Abort+0x5f0>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d059      	beq.n	8002706 <HAL_DMA_Abort+0x58a>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a46      	ldr	r2, [pc, #280]	@ (8002770 <HAL_DMA_Abort+0x5f4>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d054      	beq.n	8002706 <HAL_DMA_Abort+0x58a>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a44      	ldr	r2, [pc, #272]	@ (8002774 <HAL_DMA_Abort+0x5f8>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d04f      	beq.n	8002706 <HAL_DMA_Abort+0x58a>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a43      	ldr	r2, [pc, #268]	@ (8002778 <HAL_DMA_Abort+0x5fc>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d04a      	beq.n	8002706 <HAL_DMA_Abort+0x58a>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a41      	ldr	r2, [pc, #260]	@ (800277c <HAL_DMA_Abort+0x600>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d045      	beq.n	8002706 <HAL_DMA_Abort+0x58a>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a40      	ldr	r2, [pc, #256]	@ (8002780 <HAL_DMA_Abort+0x604>)
 8002680:	4293      	cmp	r3, r2
 8002682:	d040      	beq.n	8002706 <HAL_DMA_Abort+0x58a>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a3e      	ldr	r2, [pc, #248]	@ (8002784 <HAL_DMA_Abort+0x608>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d03b      	beq.n	8002706 <HAL_DMA_Abort+0x58a>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a3d      	ldr	r2, [pc, #244]	@ (8002788 <HAL_DMA_Abort+0x60c>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d036      	beq.n	8002706 <HAL_DMA_Abort+0x58a>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a3b      	ldr	r2, [pc, #236]	@ (800278c <HAL_DMA_Abort+0x610>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d031      	beq.n	8002706 <HAL_DMA_Abort+0x58a>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a3a      	ldr	r2, [pc, #232]	@ (8002790 <HAL_DMA_Abort+0x614>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d02c      	beq.n	8002706 <HAL_DMA_Abort+0x58a>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a38      	ldr	r2, [pc, #224]	@ (8002794 <HAL_DMA_Abort+0x618>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d027      	beq.n	8002706 <HAL_DMA_Abort+0x58a>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a37      	ldr	r2, [pc, #220]	@ (8002798 <HAL_DMA_Abort+0x61c>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d022      	beq.n	8002706 <HAL_DMA_Abort+0x58a>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a35      	ldr	r2, [pc, #212]	@ (800279c <HAL_DMA_Abort+0x620>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d01d      	beq.n	8002706 <HAL_DMA_Abort+0x58a>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a34      	ldr	r2, [pc, #208]	@ (80027a0 <HAL_DMA_Abort+0x624>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d018      	beq.n	8002706 <HAL_DMA_Abort+0x58a>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a32      	ldr	r2, [pc, #200]	@ (80027a4 <HAL_DMA_Abort+0x628>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d013      	beq.n	8002706 <HAL_DMA_Abort+0x58a>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a31      	ldr	r2, [pc, #196]	@ (80027a8 <HAL_DMA_Abort+0x62c>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d00e      	beq.n	8002706 <HAL_DMA_Abort+0x58a>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a2f      	ldr	r2, [pc, #188]	@ (80027ac <HAL_DMA_Abort+0x630>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d009      	beq.n	8002706 <HAL_DMA_Abort+0x58a>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a2e      	ldr	r2, [pc, #184]	@ (80027b0 <HAL_DMA_Abort+0x634>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d004      	beq.n	8002706 <HAL_DMA_Abort+0x58a>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a2c      	ldr	r2, [pc, #176]	@ (80027b4 <HAL_DMA_Abort+0x638>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d101      	bne.n	800270a <HAL_DMA_Abort+0x58e>
 8002706:	2301      	movs	r3, #1
 8002708:	e000      	b.n	800270c <HAL_DMA_Abort+0x590>
 800270a:	2300      	movs	r3, #0
 800270c:	2b00      	cmp	r3, #0
 800270e:	d015      	beq.n	800273c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002718:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800271e:	2b00      	cmp	r3, #0
 8002720:	d00c      	beq.n	800273c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002726:	681a      	ldr	r2, [r3, #0]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800272c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002730:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800273a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2201      	movs	r2, #1
 8002740:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2200      	movs	r2, #0
 8002748:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 800274c:	2300      	movs	r3, #0
}
 800274e:	4618      	mov	r0, r3
 8002750:	3718      	adds	r7, #24
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	40020010 	.word	0x40020010
 800275c:	40020028 	.word	0x40020028
 8002760:	40020040 	.word	0x40020040
 8002764:	40020058 	.word	0x40020058
 8002768:	40020070 	.word	0x40020070
 800276c:	40020088 	.word	0x40020088
 8002770:	400200a0 	.word	0x400200a0
 8002774:	400200b8 	.word	0x400200b8
 8002778:	40020410 	.word	0x40020410
 800277c:	40020428 	.word	0x40020428
 8002780:	40020440 	.word	0x40020440
 8002784:	40020458 	.word	0x40020458
 8002788:	40020470 	.word	0x40020470
 800278c:	40020488 	.word	0x40020488
 8002790:	400204a0 	.word	0x400204a0
 8002794:	400204b8 	.word	0x400204b8
 8002798:	58025408 	.word	0x58025408
 800279c:	5802541c 	.word	0x5802541c
 80027a0:	58025430 	.word	0x58025430
 80027a4:	58025444 	.word	0x58025444
 80027a8:	58025458 	.word	0x58025458
 80027ac:	5802546c 	.word	0x5802546c
 80027b0:	58025480 	.word	0x58025480
 80027b4:	58025494 	.word	0x58025494

080027b8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b084      	sub	sp, #16
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d101      	bne.n	80027ca <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	e237      	b.n	8002c3a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	d004      	beq.n	80027e0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2280      	movs	r2, #128	@ 0x80
 80027da:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e22c      	b.n	8002c3a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a5c      	ldr	r2, [pc, #368]	@ (8002958 <HAL_DMA_Abort_IT+0x1a0>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d04a      	beq.n	8002880 <HAL_DMA_Abort_IT+0xc8>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a5b      	ldr	r2, [pc, #364]	@ (800295c <HAL_DMA_Abort_IT+0x1a4>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d045      	beq.n	8002880 <HAL_DMA_Abort_IT+0xc8>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a59      	ldr	r2, [pc, #356]	@ (8002960 <HAL_DMA_Abort_IT+0x1a8>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d040      	beq.n	8002880 <HAL_DMA_Abort_IT+0xc8>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a58      	ldr	r2, [pc, #352]	@ (8002964 <HAL_DMA_Abort_IT+0x1ac>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d03b      	beq.n	8002880 <HAL_DMA_Abort_IT+0xc8>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a56      	ldr	r2, [pc, #344]	@ (8002968 <HAL_DMA_Abort_IT+0x1b0>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d036      	beq.n	8002880 <HAL_DMA_Abort_IT+0xc8>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a55      	ldr	r2, [pc, #340]	@ (800296c <HAL_DMA_Abort_IT+0x1b4>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d031      	beq.n	8002880 <HAL_DMA_Abort_IT+0xc8>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a53      	ldr	r2, [pc, #332]	@ (8002970 <HAL_DMA_Abort_IT+0x1b8>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d02c      	beq.n	8002880 <HAL_DMA_Abort_IT+0xc8>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a52      	ldr	r2, [pc, #328]	@ (8002974 <HAL_DMA_Abort_IT+0x1bc>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d027      	beq.n	8002880 <HAL_DMA_Abort_IT+0xc8>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a50      	ldr	r2, [pc, #320]	@ (8002978 <HAL_DMA_Abort_IT+0x1c0>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d022      	beq.n	8002880 <HAL_DMA_Abort_IT+0xc8>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a4f      	ldr	r2, [pc, #316]	@ (800297c <HAL_DMA_Abort_IT+0x1c4>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d01d      	beq.n	8002880 <HAL_DMA_Abort_IT+0xc8>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a4d      	ldr	r2, [pc, #308]	@ (8002980 <HAL_DMA_Abort_IT+0x1c8>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d018      	beq.n	8002880 <HAL_DMA_Abort_IT+0xc8>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a4c      	ldr	r2, [pc, #304]	@ (8002984 <HAL_DMA_Abort_IT+0x1cc>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d013      	beq.n	8002880 <HAL_DMA_Abort_IT+0xc8>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a4a      	ldr	r2, [pc, #296]	@ (8002988 <HAL_DMA_Abort_IT+0x1d0>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d00e      	beq.n	8002880 <HAL_DMA_Abort_IT+0xc8>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a49      	ldr	r2, [pc, #292]	@ (800298c <HAL_DMA_Abort_IT+0x1d4>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d009      	beq.n	8002880 <HAL_DMA_Abort_IT+0xc8>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a47      	ldr	r2, [pc, #284]	@ (8002990 <HAL_DMA_Abort_IT+0x1d8>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d004      	beq.n	8002880 <HAL_DMA_Abort_IT+0xc8>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a46      	ldr	r2, [pc, #280]	@ (8002994 <HAL_DMA_Abort_IT+0x1dc>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d101      	bne.n	8002884 <HAL_DMA_Abort_IT+0xcc>
 8002880:	2301      	movs	r3, #1
 8002882:	e000      	b.n	8002886 <HAL_DMA_Abort_IT+0xce>
 8002884:	2300      	movs	r3, #0
 8002886:	2b00      	cmp	r3, #0
 8002888:	f000 8086 	beq.w	8002998 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2204      	movs	r2, #4
 8002890:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a2f      	ldr	r2, [pc, #188]	@ (8002958 <HAL_DMA_Abort_IT+0x1a0>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d04a      	beq.n	8002934 <HAL_DMA_Abort_IT+0x17c>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a2e      	ldr	r2, [pc, #184]	@ (800295c <HAL_DMA_Abort_IT+0x1a4>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d045      	beq.n	8002934 <HAL_DMA_Abort_IT+0x17c>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a2c      	ldr	r2, [pc, #176]	@ (8002960 <HAL_DMA_Abort_IT+0x1a8>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d040      	beq.n	8002934 <HAL_DMA_Abort_IT+0x17c>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a2b      	ldr	r2, [pc, #172]	@ (8002964 <HAL_DMA_Abort_IT+0x1ac>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d03b      	beq.n	8002934 <HAL_DMA_Abort_IT+0x17c>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a29      	ldr	r2, [pc, #164]	@ (8002968 <HAL_DMA_Abort_IT+0x1b0>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d036      	beq.n	8002934 <HAL_DMA_Abort_IT+0x17c>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a28      	ldr	r2, [pc, #160]	@ (800296c <HAL_DMA_Abort_IT+0x1b4>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d031      	beq.n	8002934 <HAL_DMA_Abort_IT+0x17c>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a26      	ldr	r2, [pc, #152]	@ (8002970 <HAL_DMA_Abort_IT+0x1b8>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d02c      	beq.n	8002934 <HAL_DMA_Abort_IT+0x17c>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a25      	ldr	r2, [pc, #148]	@ (8002974 <HAL_DMA_Abort_IT+0x1bc>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d027      	beq.n	8002934 <HAL_DMA_Abort_IT+0x17c>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a23      	ldr	r2, [pc, #140]	@ (8002978 <HAL_DMA_Abort_IT+0x1c0>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d022      	beq.n	8002934 <HAL_DMA_Abort_IT+0x17c>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a22      	ldr	r2, [pc, #136]	@ (800297c <HAL_DMA_Abort_IT+0x1c4>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d01d      	beq.n	8002934 <HAL_DMA_Abort_IT+0x17c>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a20      	ldr	r2, [pc, #128]	@ (8002980 <HAL_DMA_Abort_IT+0x1c8>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d018      	beq.n	8002934 <HAL_DMA_Abort_IT+0x17c>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a1f      	ldr	r2, [pc, #124]	@ (8002984 <HAL_DMA_Abort_IT+0x1cc>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d013      	beq.n	8002934 <HAL_DMA_Abort_IT+0x17c>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a1d      	ldr	r2, [pc, #116]	@ (8002988 <HAL_DMA_Abort_IT+0x1d0>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d00e      	beq.n	8002934 <HAL_DMA_Abort_IT+0x17c>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a1c      	ldr	r2, [pc, #112]	@ (800298c <HAL_DMA_Abort_IT+0x1d4>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d009      	beq.n	8002934 <HAL_DMA_Abort_IT+0x17c>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a1a      	ldr	r2, [pc, #104]	@ (8002990 <HAL_DMA_Abort_IT+0x1d8>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d004      	beq.n	8002934 <HAL_DMA_Abort_IT+0x17c>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a19      	ldr	r2, [pc, #100]	@ (8002994 <HAL_DMA_Abort_IT+0x1dc>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d108      	bne.n	8002946 <HAL_DMA_Abort_IT+0x18e>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f022 0201 	bic.w	r2, r2, #1
 8002942:	601a      	str	r2, [r3, #0]
 8002944:	e178      	b.n	8002c38 <HAL_DMA_Abort_IT+0x480>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f022 0201 	bic.w	r2, r2, #1
 8002954:	601a      	str	r2, [r3, #0]
 8002956:	e16f      	b.n	8002c38 <HAL_DMA_Abort_IT+0x480>
 8002958:	40020010 	.word	0x40020010
 800295c:	40020028 	.word	0x40020028
 8002960:	40020040 	.word	0x40020040
 8002964:	40020058 	.word	0x40020058
 8002968:	40020070 	.word	0x40020070
 800296c:	40020088 	.word	0x40020088
 8002970:	400200a0 	.word	0x400200a0
 8002974:	400200b8 	.word	0x400200b8
 8002978:	40020410 	.word	0x40020410
 800297c:	40020428 	.word	0x40020428
 8002980:	40020440 	.word	0x40020440
 8002984:	40020458 	.word	0x40020458
 8002988:	40020470 	.word	0x40020470
 800298c:	40020488 	.word	0x40020488
 8002990:	400204a0 	.word	0x400204a0
 8002994:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f022 020e 	bic.w	r2, r2, #14
 80029a6:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a6c      	ldr	r2, [pc, #432]	@ (8002b60 <HAL_DMA_Abort_IT+0x3a8>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d04a      	beq.n	8002a48 <HAL_DMA_Abort_IT+0x290>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a6b      	ldr	r2, [pc, #428]	@ (8002b64 <HAL_DMA_Abort_IT+0x3ac>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d045      	beq.n	8002a48 <HAL_DMA_Abort_IT+0x290>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a69      	ldr	r2, [pc, #420]	@ (8002b68 <HAL_DMA_Abort_IT+0x3b0>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d040      	beq.n	8002a48 <HAL_DMA_Abort_IT+0x290>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a68      	ldr	r2, [pc, #416]	@ (8002b6c <HAL_DMA_Abort_IT+0x3b4>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d03b      	beq.n	8002a48 <HAL_DMA_Abort_IT+0x290>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a66      	ldr	r2, [pc, #408]	@ (8002b70 <HAL_DMA_Abort_IT+0x3b8>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d036      	beq.n	8002a48 <HAL_DMA_Abort_IT+0x290>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a65      	ldr	r2, [pc, #404]	@ (8002b74 <HAL_DMA_Abort_IT+0x3bc>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d031      	beq.n	8002a48 <HAL_DMA_Abort_IT+0x290>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a63      	ldr	r2, [pc, #396]	@ (8002b78 <HAL_DMA_Abort_IT+0x3c0>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d02c      	beq.n	8002a48 <HAL_DMA_Abort_IT+0x290>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a62      	ldr	r2, [pc, #392]	@ (8002b7c <HAL_DMA_Abort_IT+0x3c4>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d027      	beq.n	8002a48 <HAL_DMA_Abort_IT+0x290>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a60      	ldr	r2, [pc, #384]	@ (8002b80 <HAL_DMA_Abort_IT+0x3c8>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d022      	beq.n	8002a48 <HAL_DMA_Abort_IT+0x290>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a5f      	ldr	r2, [pc, #380]	@ (8002b84 <HAL_DMA_Abort_IT+0x3cc>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d01d      	beq.n	8002a48 <HAL_DMA_Abort_IT+0x290>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a5d      	ldr	r2, [pc, #372]	@ (8002b88 <HAL_DMA_Abort_IT+0x3d0>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d018      	beq.n	8002a48 <HAL_DMA_Abort_IT+0x290>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a5c      	ldr	r2, [pc, #368]	@ (8002b8c <HAL_DMA_Abort_IT+0x3d4>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d013      	beq.n	8002a48 <HAL_DMA_Abort_IT+0x290>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a5a      	ldr	r2, [pc, #360]	@ (8002b90 <HAL_DMA_Abort_IT+0x3d8>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d00e      	beq.n	8002a48 <HAL_DMA_Abort_IT+0x290>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a59      	ldr	r2, [pc, #356]	@ (8002b94 <HAL_DMA_Abort_IT+0x3dc>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d009      	beq.n	8002a48 <HAL_DMA_Abort_IT+0x290>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a57      	ldr	r2, [pc, #348]	@ (8002b98 <HAL_DMA_Abort_IT+0x3e0>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d004      	beq.n	8002a48 <HAL_DMA_Abort_IT+0x290>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a56      	ldr	r2, [pc, #344]	@ (8002b9c <HAL_DMA_Abort_IT+0x3e4>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d108      	bne.n	8002a5a <HAL_DMA_Abort_IT+0x2a2>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f022 0201 	bic.w	r2, r2, #1
 8002a56:	601a      	str	r2, [r3, #0]
 8002a58:	e007      	b.n	8002a6a <HAL_DMA_Abort_IT+0x2b2>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f022 0201 	bic.w	r2, r2, #1
 8002a68:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a3c      	ldr	r2, [pc, #240]	@ (8002b60 <HAL_DMA_Abort_IT+0x3a8>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d072      	beq.n	8002b5a <HAL_DMA_Abort_IT+0x3a2>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a3a      	ldr	r2, [pc, #232]	@ (8002b64 <HAL_DMA_Abort_IT+0x3ac>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d06d      	beq.n	8002b5a <HAL_DMA_Abort_IT+0x3a2>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a39      	ldr	r2, [pc, #228]	@ (8002b68 <HAL_DMA_Abort_IT+0x3b0>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d068      	beq.n	8002b5a <HAL_DMA_Abort_IT+0x3a2>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a37      	ldr	r2, [pc, #220]	@ (8002b6c <HAL_DMA_Abort_IT+0x3b4>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d063      	beq.n	8002b5a <HAL_DMA_Abort_IT+0x3a2>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a36      	ldr	r2, [pc, #216]	@ (8002b70 <HAL_DMA_Abort_IT+0x3b8>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d05e      	beq.n	8002b5a <HAL_DMA_Abort_IT+0x3a2>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a34      	ldr	r2, [pc, #208]	@ (8002b74 <HAL_DMA_Abort_IT+0x3bc>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d059      	beq.n	8002b5a <HAL_DMA_Abort_IT+0x3a2>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a33      	ldr	r2, [pc, #204]	@ (8002b78 <HAL_DMA_Abort_IT+0x3c0>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d054      	beq.n	8002b5a <HAL_DMA_Abort_IT+0x3a2>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a31      	ldr	r2, [pc, #196]	@ (8002b7c <HAL_DMA_Abort_IT+0x3c4>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d04f      	beq.n	8002b5a <HAL_DMA_Abort_IT+0x3a2>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a30      	ldr	r2, [pc, #192]	@ (8002b80 <HAL_DMA_Abort_IT+0x3c8>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d04a      	beq.n	8002b5a <HAL_DMA_Abort_IT+0x3a2>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a2e      	ldr	r2, [pc, #184]	@ (8002b84 <HAL_DMA_Abort_IT+0x3cc>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d045      	beq.n	8002b5a <HAL_DMA_Abort_IT+0x3a2>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a2d      	ldr	r2, [pc, #180]	@ (8002b88 <HAL_DMA_Abort_IT+0x3d0>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d040      	beq.n	8002b5a <HAL_DMA_Abort_IT+0x3a2>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a2b      	ldr	r2, [pc, #172]	@ (8002b8c <HAL_DMA_Abort_IT+0x3d4>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d03b      	beq.n	8002b5a <HAL_DMA_Abort_IT+0x3a2>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a2a      	ldr	r2, [pc, #168]	@ (8002b90 <HAL_DMA_Abort_IT+0x3d8>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d036      	beq.n	8002b5a <HAL_DMA_Abort_IT+0x3a2>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a28      	ldr	r2, [pc, #160]	@ (8002b94 <HAL_DMA_Abort_IT+0x3dc>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d031      	beq.n	8002b5a <HAL_DMA_Abort_IT+0x3a2>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a27      	ldr	r2, [pc, #156]	@ (8002b98 <HAL_DMA_Abort_IT+0x3e0>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d02c      	beq.n	8002b5a <HAL_DMA_Abort_IT+0x3a2>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a25      	ldr	r2, [pc, #148]	@ (8002b9c <HAL_DMA_Abort_IT+0x3e4>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d027      	beq.n	8002b5a <HAL_DMA_Abort_IT+0x3a2>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a24      	ldr	r2, [pc, #144]	@ (8002ba0 <HAL_DMA_Abort_IT+0x3e8>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d022      	beq.n	8002b5a <HAL_DMA_Abort_IT+0x3a2>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a22      	ldr	r2, [pc, #136]	@ (8002ba4 <HAL_DMA_Abort_IT+0x3ec>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d01d      	beq.n	8002b5a <HAL_DMA_Abort_IT+0x3a2>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a21      	ldr	r2, [pc, #132]	@ (8002ba8 <HAL_DMA_Abort_IT+0x3f0>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d018      	beq.n	8002b5a <HAL_DMA_Abort_IT+0x3a2>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a1f      	ldr	r2, [pc, #124]	@ (8002bac <HAL_DMA_Abort_IT+0x3f4>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d013      	beq.n	8002b5a <HAL_DMA_Abort_IT+0x3a2>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a1e      	ldr	r2, [pc, #120]	@ (8002bb0 <HAL_DMA_Abort_IT+0x3f8>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d00e      	beq.n	8002b5a <HAL_DMA_Abort_IT+0x3a2>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a1c      	ldr	r2, [pc, #112]	@ (8002bb4 <HAL_DMA_Abort_IT+0x3fc>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d009      	beq.n	8002b5a <HAL_DMA_Abort_IT+0x3a2>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a1b      	ldr	r2, [pc, #108]	@ (8002bb8 <HAL_DMA_Abort_IT+0x400>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d004      	beq.n	8002b5a <HAL_DMA_Abort_IT+0x3a2>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a19      	ldr	r2, [pc, #100]	@ (8002bbc <HAL_DMA_Abort_IT+0x404>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d132      	bne.n	8002bc0 <HAL_DMA_Abort_IT+0x408>
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e031      	b.n	8002bc2 <HAL_DMA_Abort_IT+0x40a>
 8002b5e:	bf00      	nop
 8002b60:	40020010 	.word	0x40020010
 8002b64:	40020028 	.word	0x40020028
 8002b68:	40020040 	.word	0x40020040
 8002b6c:	40020058 	.word	0x40020058
 8002b70:	40020070 	.word	0x40020070
 8002b74:	40020088 	.word	0x40020088
 8002b78:	400200a0 	.word	0x400200a0
 8002b7c:	400200b8 	.word	0x400200b8
 8002b80:	40020410 	.word	0x40020410
 8002b84:	40020428 	.word	0x40020428
 8002b88:	40020440 	.word	0x40020440
 8002b8c:	40020458 	.word	0x40020458
 8002b90:	40020470 	.word	0x40020470
 8002b94:	40020488 	.word	0x40020488
 8002b98:	400204a0 	.word	0x400204a0
 8002b9c:	400204b8 	.word	0x400204b8
 8002ba0:	58025408 	.word	0x58025408
 8002ba4:	5802541c 	.word	0x5802541c
 8002ba8:	58025430 	.word	0x58025430
 8002bac:	58025444 	.word	0x58025444
 8002bb0:	58025458 	.word	0x58025458
 8002bb4:	5802546c 	.word	0x5802546c
 8002bb8:	58025480 	.word	0x58025480
 8002bbc:	58025494 	.word	0x58025494
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d028      	beq.n	8002c18 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bd0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002bd4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bda:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002be0:	f003 031f 	and.w	r3, r3, #31
 8002be4:	2201      	movs	r2, #1
 8002be6:	409a      	lsls	r2, r3
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002bf0:	687a      	ldr	r2, [r7, #4]
 8002bf2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002bf4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d00c      	beq.n	8002c18 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c08:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002c0c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c12:	687a      	ldr	r2, [r7, #4]
 8002c14:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002c16:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2200      	movs	r2, #0
 8002c24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d003      	beq.n	8002c38 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c34:	6878      	ldr	r0, [r7, #4]
 8002c36:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002c38:	2300      	movs	r3, #0
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	3710      	adds	r7, #16
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop

08002c44 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b08a      	sub	sp, #40	@ 0x28
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c50:	4b67      	ldr	r3, [pc, #412]	@ (8002df0 <HAL_DMA_IRQHandler+0x1ac>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a67      	ldr	r2, [pc, #412]	@ (8002df4 <HAL_DMA_IRQHandler+0x1b0>)
 8002c56:	fba2 2303 	umull	r2, r3, r2, r3
 8002c5a:	0a9b      	lsrs	r3, r3, #10
 8002c5c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c62:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c68:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8002c6a:	6a3b      	ldr	r3, [r7, #32]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a5f      	ldr	r2, [pc, #380]	@ (8002df8 <HAL_DMA_IRQHandler+0x1b4>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d04a      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xd2>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a5d      	ldr	r2, [pc, #372]	@ (8002dfc <HAL_DMA_IRQHandler+0x1b8>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d045      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xd2>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a5c      	ldr	r2, [pc, #368]	@ (8002e00 <HAL_DMA_IRQHandler+0x1bc>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d040      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xd2>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a5a      	ldr	r2, [pc, #360]	@ (8002e04 <HAL_DMA_IRQHandler+0x1c0>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d03b      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xd2>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a59      	ldr	r2, [pc, #356]	@ (8002e08 <HAL_DMA_IRQHandler+0x1c4>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d036      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xd2>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a57      	ldr	r2, [pc, #348]	@ (8002e0c <HAL_DMA_IRQHandler+0x1c8>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d031      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xd2>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a56      	ldr	r2, [pc, #344]	@ (8002e10 <HAL_DMA_IRQHandler+0x1cc>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d02c      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xd2>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a54      	ldr	r2, [pc, #336]	@ (8002e14 <HAL_DMA_IRQHandler+0x1d0>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d027      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xd2>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a53      	ldr	r2, [pc, #332]	@ (8002e18 <HAL_DMA_IRQHandler+0x1d4>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d022      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xd2>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a51      	ldr	r2, [pc, #324]	@ (8002e1c <HAL_DMA_IRQHandler+0x1d8>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d01d      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xd2>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a50      	ldr	r2, [pc, #320]	@ (8002e20 <HAL_DMA_IRQHandler+0x1dc>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d018      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xd2>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a4e      	ldr	r2, [pc, #312]	@ (8002e24 <HAL_DMA_IRQHandler+0x1e0>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d013      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xd2>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a4d      	ldr	r2, [pc, #308]	@ (8002e28 <HAL_DMA_IRQHandler+0x1e4>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d00e      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xd2>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a4b      	ldr	r2, [pc, #300]	@ (8002e2c <HAL_DMA_IRQHandler+0x1e8>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d009      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xd2>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a4a      	ldr	r2, [pc, #296]	@ (8002e30 <HAL_DMA_IRQHandler+0x1ec>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d004      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xd2>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a48      	ldr	r2, [pc, #288]	@ (8002e34 <HAL_DMA_IRQHandler+0x1f0>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d101      	bne.n	8002d1a <HAL_DMA_IRQHandler+0xd6>
 8002d16:	2301      	movs	r3, #1
 8002d18:	e000      	b.n	8002d1c <HAL_DMA_IRQHandler+0xd8>
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	f000 842b 	beq.w	8003578 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d26:	f003 031f 	and.w	r3, r3, #31
 8002d2a:	2208      	movs	r2, #8
 8002d2c:	409a      	lsls	r2, r3
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	4013      	ands	r3, r2
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	f000 80a2 	beq.w	8002e7c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a2e      	ldr	r2, [pc, #184]	@ (8002df8 <HAL_DMA_IRQHandler+0x1b4>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d04a      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x194>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a2d      	ldr	r2, [pc, #180]	@ (8002dfc <HAL_DMA_IRQHandler+0x1b8>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d045      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x194>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a2b      	ldr	r2, [pc, #172]	@ (8002e00 <HAL_DMA_IRQHandler+0x1bc>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d040      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x194>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a2a      	ldr	r2, [pc, #168]	@ (8002e04 <HAL_DMA_IRQHandler+0x1c0>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d03b      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x194>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a28      	ldr	r2, [pc, #160]	@ (8002e08 <HAL_DMA_IRQHandler+0x1c4>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d036      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x194>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a27      	ldr	r2, [pc, #156]	@ (8002e0c <HAL_DMA_IRQHandler+0x1c8>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d031      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x194>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a25      	ldr	r2, [pc, #148]	@ (8002e10 <HAL_DMA_IRQHandler+0x1cc>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d02c      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x194>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a24      	ldr	r2, [pc, #144]	@ (8002e14 <HAL_DMA_IRQHandler+0x1d0>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d027      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x194>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a22      	ldr	r2, [pc, #136]	@ (8002e18 <HAL_DMA_IRQHandler+0x1d4>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d022      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x194>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a21      	ldr	r2, [pc, #132]	@ (8002e1c <HAL_DMA_IRQHandler+0x1d8>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d01d      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x194>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a1f      	ldr	r2, [pc, #124]	@ (8002e20 <HAL_DMA_IRQHandler+0x1dc>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d018      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x194>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a1e      	ldr	r2, [pc, #120]	@ (8002e24 <HAL_DMA_IRQHandler+0x1e0>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d013      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x194>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a1c      	ldr	r2, [pc, #112]	@ (8002e28 <HAL_DMA_IRQHandler+0x1e4>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d00e      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x194>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a1b      	ldr	r2, [pc, #108]	@ (8002e2c <HAL_DMA_IRQHandler+0x1e8>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d009      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x194>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a19      	ldr	r2, [pc, #100]	@ (8002e30 <HAL_DMA_IRQHandler+0x1ec>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d004      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x194>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a18      	ldr	r2, [pc, #96]	@ (8002e34 <HAL_DMA_IRQHandler+0x1f0>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d12f      	bne.n	8002e38 <HAL_DMA_IRQHandler+0x1f4>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 0304 	and.w	r3, r3, #4
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	bf14      	ite	ne
 8002de6:	2301      	movne	r3, #1
 8002de8:	2300      	moveq	r3, #0
 8002dea:	b2db      	uxtb	r3, r3
 8002dec:	e02e      	b.n	8002e4c <HAL_DMA_IRQHandler+0x208>
 8002dee:	bf00      	nop
 8002df0:	24000004 	.word	0x24000004
 8002df4:	1b4e81b5 	.word	0x1b4e81b5
 8002df8:	40020010 	.word	0x40020010
 8002dfc:	40020028 	.word	0x40020028
 8002e00:	40020040 	.word	0x40020040
 8002e04:	40020058 	.word	0x40020058
 8002e08:	40020070 	.word	0x40020070
 8002e0c:	40020088 	.word	0x40020088
 8002e10:	400200a0 	.word	0x400200a0
 8002e14:	400200b8 	.word	0x400200b8
 8002e18:	40020410 	.word	0x40020410
 8002e1c:	40020428 	.word	0x40020428
 8002e20:	40020440 	.word	0x40020440
 8002e24:	40020458 	.word	0x40020458
 8002e28:	40020470 	.word	0x40020470
 8002e2c:	40020488 	.word	0x40020488
 8002e30:	400204a0 	.word	0x400204a0
 8002e34:	400204b8 	.word	0x400204b8
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 0308 	and.w	r3, r3, #8
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	bf14      	ite	ne
 8002e46:	2301      	movne	r3, #1
 8002e48:	2300      	moveq	r3, #0
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d015      	beq.n	8002e7c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f022 0204 	bic.w	r2, r2, #4
 8002e5e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e64:	f003 031f 	and.w	r3, r3, #31
 8002e68:	2208      	movs	r2, #8
 8002e6a:	409a      	lsls	r2, r3
 8002e6c:	6a3b      	ldr	r3, [r7, #32]
 8002e6e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e74:	f043 0201 	orr.w	r2, r3, #1
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e80:	f003 031f 	and.w	r3, r3, #31
 8002e84:	69ba      	ldr	r2, [r7, #24]
 8002e86:	fa22 f303 	lsr.w	r3, r2, r3
 8002e8a:	f003 0301 	and.w	r3, r3, #1
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d06e      	beq.n	8002f70 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a69      	ldr	r2, [pc, #420]	@ (800303c <HAL_DMA_IRQHandler+0x3f8>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d04a      	beq.n	8002f32 <HAL_DMA_IRQHandler+0x2ee>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a67      	ldr	r2, [pc, #412]	@ (8003040 <HAL_DMA_IRQHandler+0x3fc>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d045      	beq.n	8002f32 <HAL_DMA_IRQHandler+0x2ee>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a66      	ldr	r2, [pc, #408]	@ (8003044 <HAL_DMA_IRQHandler+0x400>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d040      	beq.n	8002f32 <HAL_DMA_IRQHandler+0x2ee>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a64      	ldr	r2, [pc, #400]	@ (8003048 <HAL_DMA_IRQHandler+0x404>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d03b      	beq.n	8002f32 <HAL_DMA_IRQHandler+0x2ee>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a63      	ldr	r2, [pc, #396]	@ (800304c <HAL_DMA_IRQHandler+0x408>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d036      	beq.n	8002f32 <HAL_DMA_IRQHandler+0x2ee>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a61      	ldr	r2, [pc, #388]	@ (8003050 <HAL_DMA_IRQHandler+0x40c>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d031      	beq.n	8002f32 <HAL_DMA_IRQHandler+0x2ee>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a60      	ldr	r2, [pc, #384]	@ (8003054 <HAL_DMA_IRQHandler+0x410>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d02c      	beq.n	8002f32 <HAL_DMA_IRQHandler+0x2ee>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a5e      	ldr	r2, [pc, #376]	@ (8003058 <HAL_DMA_IRQHandler+0x414>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d027      	beq.n	8002f32 <HAL_DMA_IRQHandler+0x2ee>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a5d      	ldr	r2, [pc, #372]	@ (800305c <HAL_DMA_IRQHandler+0x418>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d022      	beq.n	8002f32 <HAL_DMA_IRQHandler+0x2ee>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a5b      	ldr	r2, [pc, #364]	@ (8003060 <HAL_DMA_IRQHandler+0x41c>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d01d      	beq.n	8002f32 <HAL_DMA_IRQHandler+0x2ee>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a5a      	ldr	r2, [pc, #360]	@ (8003064 <HAL_DMA_IRQHandler+0x420>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d018      	beq.n	8002f32 <HAL_DMA_IRQHandler+0x2ee>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a58      	ldr	r2, [pc, #352]	@ (8003068 <HAL_DMA_IRQHandler+0x424>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d013      	beq.n	8002f32 <HAL_DMA_IRQHandler+0x2ee>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a57      	ldr	r2, [pc, #348]	@ (800306c <HAL_DMA_IRQHandler+0x428>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d00e      	beq.n	8002f32 <HAL_DMA_IRQHandler+0x2ee>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a55      	ldr	r2, [pc, #340]	@ (8003070 <HAL_DMA_IRQHandler+0x42c>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d009      	beq.n	8002f32 <HAL_DMA_IRQHandler+0x2ee>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a54      	ldr	r2, [pc, #336]	@ (8003074 <HAL_DMA_IRQHandler+0x430>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d004      	beq.n	8002f32 <HAL_DMA_IRQHandler+0x2ee>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a52      	ldr	r2, [pc, #328]	@ (8003078 <HAL_DMA_IRQHandler+0x434>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d10a      	bne.n	8002f48 <HAL_DMA_IRQHandler+0x304>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	695b      	ldr	r3, [r3, #20]
 8002f38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	bf14      	ite	ne
 8002f40:	2301      	movne	r3, #1
 8002f42:	2300      	moveq	r3, #0
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	e003      	b.n	8002f50 <HAL_DMA_IRQHandler+0x30c>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	2300      	movs	r3, #0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d00d      	beq.n	8002f70 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f58:	f003 031f 	and.w	r3, r3, #31
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	409a      	lsls	r2, r3
 8002f60:	6a3b      	ldr	r3, [r7, #32]
 8002f62:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f68:	f043 0202 	orr.w	r2, r3, #2
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f74:	f003 031f 	and.w	r3, r3, #31
 8002f78:	2204      	movs	r2, #4
 8002f7a:	409a      	lsls	r2, r3
 8002f7c:	69bb      	ldr	r3, [r7, #24]
 8002f7e:	4013      	ands	r3, r2
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	f000 808f 	beq.w	80030a4 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a2c      	ldr	r2, [pc, #176]	@ (800303c <HAL_DMA_IRQHandler+0x3f8>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d04a      	beq.n	8003026 <HAL_DMA_IRQHandler+0x3e2>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a2a      	ldr	r2, [pc, #168]	@ (8003040 <HAL_DMA_IRQHandler+0x3fc>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d045      	beq.n	8003026 <HAL_DMA_IRQHandler+0x3e2>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a29      	ldr	r2, [pc, #164]	@ (8003044 <HAL_DMA_IRQHandler+0x400>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d040      	beq.n	8003026 <HAL_DMA_IRQHandler+0x3e2>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a27      	ldr	r2, [pc, #156]	@ (8003048 <HAL_DMA_IRQHandler+0x404>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d03b      	beq.n	8003026 <HAL_DMA_IRQHandler+0x3e2>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a26      	ldr	r2, [pc, #152]	@ (800304c <HAL_DMA_IRQHandler+0x408>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d036      	beq.n	8003026 <HAL_DMA_IRQHandler+0x3e2>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a24      	ldr	r2, [pc, #144]	@ (8003050 <HAL_DMA_IRQHandler+0x40c>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d031      	beq.n	8003026 <HAL_DMA_IRQHandler+0x3e2>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a23      	ldr	r2, [pc, #140]	@ (8003054 <HAL_DMA_IRQHandler+0x410>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d02c      	beq.n	8003026 <HAL_DMA_IRQHandler+0x3e2>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a21      	ldr	r2, [pc, #132]	@ (8003058 <HAL_DMA_IRQHandler+0x414>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d027      	beq.n	8003026 <HAL_DMA_IRQHandler+0x3e2>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a20      	ldr	r2, [pc, #128]	@ (800305c <HAL_DMA_IRQHandler+0x418>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d022      	beq.n	8003026 <HAL_DMA_IRQHandler+0x3e2>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a1e      	ldr	r2, [pc, #120]	@ (8003060 <HAL_DMA_IRQHandler+0x41c>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d01d      	beq.n	8003026 <HAL_DMA_IRQHandler+0x3e2>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a1d      	ldr	r2, [pc, #116]	@ (8003064 <HAL_DMA_IRQHandler+0x420>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d018      	beq.n	8003026 <HAL_DMA_IRQHandler+0x3e2>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a1b      	ldr	r2, [pc, #108]	@ (8003068 <HAL_DMA_IRQHandler+0x424>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d013      	beq.n	8003026 <HAL_DMA_IRQHandler+0x3e2>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a1a      	ldr	r2, [pc, #104]	@ (800306c <HAL_DMA_IRQHandler+0x428>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d00e      	beq.n	8003026 <HAL_DMA_IRQHandler+0x3e2>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a18      	ldr	r2, [pc, #96]	@ (8003070 <HAL_DMA_IRQHandler+0x42c>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d009      	beq.n	8003026 <HAL_DMA_IRQHandler+0x3e2>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a17      	ldr	r2, [pc, #92]	@ (8003074 <HAL_DMA_IRQHandler+0x430>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d004      	beq.n	8003026 <HAL_DMA_IRQHandler+0x3e2>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a15      	ldr	r2, [pc, #84]	@ (8003078 <HAL_DMA_IRQHandler+0x434>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d12a      	bne.n	800307c <HAL_DMA_IRQHandler+0x438>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0302 	and.w	r3, r3, #2
 8003030:	2b00      	cmp	r3, #0
 8003032:	bf14      	ite	ne
 8003034:	2301      	movne	r3, #1
 8003036:	2300      	moveq	r3, #0
 8003038:	b2db      	uxtb	r3, r3
 800303a:	e023      	b.n	8003084 <HAL_DMA_IRQHandler+0x440>
 800303c:	40020010 	.word	0x40020010
 8003040:	40020028 	.word	0x40020028
 8003044:	40020040 	.word	0x40020040
 8003048:	40020058 	.word	0x40020058
 800304c:	40020070 	.word	0x40020070
 8003050:	40020088 	.word	0x40020088
 8003054:	400200a0 	.word	0x400200a0
 8003058:	400200b8 	.word	0x400200b8
 800305c:	40020410 	.word	0x40020410
 8003060:	40020428 	.word	0x40020428
 8003064:	40020440 	.word	0x40020440
 8003068:	40020458 	.word	0x40020458
 800306c:	40020470 	.word	0x40020470
 8003070:	40020488 	.word	0x40020488
 8003074:	400204a0 	.word	0x400204a0
 8003078:	400204b8 	.word	0x400204b8
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	2300      	movs	r3, #0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d00d      	beq.n	80030a4 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800308c:	f003 031f 	and.w	r3, r3, #31
 8003090:	2204      	movs	r2, #4
 8003092:	409a      	lsls	r2, r3
 8003094:	6a3b      	ldr	r3, [r7, #32]
 8003096:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800309c:	f043 0204 	orr.w	r2, r3, #4
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030a8:	f003 031f 	and.w	r3, r3, #31
 80030ac:	2210      	movs	r2, #16
 80030ae:	409a      	lsls	r2, r3
 80030b0:	69bb      	ldr	r3, [r7, #24]
 80030b2:	4013      	ands	r3, r2
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	f000 80a6 	beq.w	8003206 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a85      	ldr	r2, [pc, #532]	@ (80032d4 <HAL_DMA_IRQHandler+0x690>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d04a      	beq.n	800315a <HAL_DMA_IRQHandler+0x516>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a83      	ldr	r2, [pc, #524]	@ (80032d8 <HAL_DMA_IRQHandler+0x694>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d045      	beq.n	800315a <HAL_DMA_IRQHandler+0x516>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a82      	ldr	r2, [pc, #520]	@ (80032dc <HAL_DMA_IRQHandler+0x698>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d040      	beq.n	800315a <HAL_DMA_IRQHandler+0x516>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a80      	ldr	r2, [pc, #512]	@ (80032e0 <HAL_DMA_IRQHandler+0x69c>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d03b      	beq.n	800315a <HAL_DMA_IRQHandler+0x516>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a7f      	ldr	r2, [pc, #508]	@ (80032e4 <HAL_DMA_IRQHandler+0x6a0>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d036      	beq.n	800315a <HAL_DMA_IRQHandler+0x516>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a7d      	ldr	r2, [pc, #500]	@ (80032e8 <HAL_DMA_IRQHandler+0x6a4>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d031      	beq.n	800315a <HAL_DMA_IRQHandler+0x516>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a7c      	ldr	r2, [pc, #496]	@ (80032ec <HAL_DMA_IRQHandler+0x6a8>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d02c      	beq.n	800315a <HAL_DMA_IRQHandler+0x516>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a7a      	ldr	r2, [pc, #488]	@ (80032f0 <HAL_DMA_IRQHandler+0x6ac>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d027      	beq.n	800315a <HAL_DMA_IRQHandler+0x516>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a79      	ldr	r2, [pc, #484]	@ (80032f4 <HAL_DMA_IRQHandler+0x6b0>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d022      	beq.n	800315a <HAL_DMA_IRQHandler+0x516>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a77      	ldr	r2, [pc, #476]	@ (80032f8 <HAL_DMA_IRQHandler+0x6b4>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d01d      	beq.n	800315a <HAL_DMA_IRQHandler+0x516>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a76      	ldr	r2, [pc, #472]	@ (80032fc <HAL_DMA_IRQHandler+0x6b8>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d018      	beq.n	800315a <HAL_DMA_IRQHandler+0x516>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a74      	ldr	r2, [pc, #464]	@ (8003300 <HAL_DMA_IRQHandler+0x6bc>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d013      	beq.n	800315a <HAL_DMA_IRQHandler+0x516>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a73      	ldr	r2, [pc, #460]	@ (8003304 <HAL_DMA_IRQHandler+0x6c0>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d00e      	beq.n	800315a <HAL_DMA_IRQHandler+0x516>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a71      	ldr	r2, [pc, #452]	@ (8003308 <HAL_DMA_IRQHandler+0x6c4>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d009      	beq.n	800315a <HAL_DMA_IRQHandler+0x516>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a70      	ldr	r2, [pc, #448]	@ (800330c <HAL_DMA_IRQHandler+0x6c8>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d004      	beq.n	800315a <HAL_DMA_IRQHandler+0x516>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a6e      	ldr	r2, [pc, #440]	@ (8003310 <HAL_DMA_IRQHandler+0x6cc>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d10a      	bne.n	8003170 <HAL_DMA_IRQHandler+0x52c>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 0308 	and.w	r3, r3, #8
 8003164:	2b00      	cmp	r3, #0
 8003166:	bf14      	ite	ne
 8003168:	2301      	movne	r3, #1
 800316a:	2300      	moveq	r3, #0
 800316c:	b2db      	uxtb	r3, r3
 800316e:	e009      	b.n	8003184 <HAL_DMA_IRQHandler+0x540>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 0304 	and.w	r3, r3, #4
 800317a:	2b00      	cmp	r3, #0
 800317c:	bf14      	ite	ne
 800317e:	2301      	movne	r3, #1
 8003180:	2300      	moveq	r3, #0
 8003182:	b2db      	uxtb	r3, r3
 8003184:	2b00      	cmp	r3, #0
 8003186:	d03e      	beq.n	8003206 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800318c:	f003 031f 	and.w	r3, r3, #31
 8003190:	2210      	movs	r2, #16
 8003192:	409a      	lsls	r2, r3
 8003194:	6a3b      	ldr	r3, [r7, #32]
 8003196:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d018      	beq.n	80031d8 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d108      	bne.n	80031c6 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d024      	beq.n	8003206 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c0:	6878      	ldr	r0, [r7, #4]
 80031c2:	4798      	blx	r3
 80031c4:	e01f      	b.n	8003206 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d01b      	beq.n	8003206 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	4798      	blx	r3
 80031d6:	e016      	b.n	8003206 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d107      	bne.n	80031f6 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	681a      	ldr	r2, [r3, #0]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f022 0208 	bic.w	r2, r2, #8
 80031f4:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d003      	beq.n	8003206 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800320a:	f003 031f 	and.w	r3, r3, #31
 800320e:	2220      	movs	r2, #32
 8003210:	409a      	lsls	r2, r3
 8003212:	69bb      	ldr	r3, [r7, #24]
 8003214:	4013      	ands	r3, r2
 8003216:	2b00      	cmp	r3, #0
 8003218:	f000 8110 	beq.w	800343c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a2c      	ldr	r2, [pc, #176]	@ (80032d4 <HAL_DMA_IRQHandler+0x690>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d04a      	beq.n	80032bc <HAL_DMA_IRQHandler+0x678>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a2b      	ldr	r2, [pc, #172]	@ (80032d8 <HAL_DMA_IRQHandler+0x694>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d045      	beq.n	80032bc <HAL_DMA_IRQHandler+0x678>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a29      	ldr	r2, [pc, #164]	@ (80032dc <HAL_DMA_IRQHandler+0x698>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d040      	beq.n	80032bc <HAL_DMA_IRQHandler+0x678>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a28      	ldr	r2, [pc, #160]	@ (80032e0 <HAL_DMA_IRQHandler+0x69c>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d03b      	beq.n	80032bc <HAL_DMA_IRQHandler+0x678>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a26      	ldr	r2, [pc, #152]	@ (80032e4 <HAL_DMA_IRQHandler+0x6a0>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d036      	beq.n	80032bc <HAL_DMA_IRQHandler+0x678>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a25      	ldr	r2, [pc, #148]	@ (80032e8 <HAL_DMA_IRQHandler+0x6a4>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d031      	beq.n	80032bc <HAL_DMA_IRQHandler+0x678>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a23      	ldr	r2, [pc, #140]	@ (80032ec <HAL_DMA_IRQHandler+0x6a8>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d02c      	beq.n	80032bc <HAL_DMA_IRQHandler+0x678>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a22      	ldr	r2, [pc, #136]	@ (80032f0 <HAL_DMA_IRQHandler+0x6ac>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d027      	beq.n	80032bc <HAL_DMA_IRQHandler+0x678>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a20      	ldr	r2, [pc, #128]	@ (80032f4 <HAL_DMA_IRQHandler+0x6b0>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d022      	beq.n	80032bc <HAL_DMA_IRQHandler+0x678>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a1f      	ldr	r2, [pc, #124]	@ (80032f8 <HAL_DMA_IRQHandler+0x6b4>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d01d      	beq.n	80032bc <HAL_DMA_IRQHandler+0x678>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a1d      	ldr	r2, [pc, #116]	@ (80032fc <HAL_DMA_IRQHandler+0x6b8>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d018      	beq.n	80032bc <HAL_DMA_IRQHandler+0x678>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a1c      	ldr	r2, [pc, #112]	@ (8003300 <HAL_DMA_IRQHandler+0x6bc>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d013      	beq.n	80032bc <HAL_DMA_IRQHandler+0x678>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a1a      	ldr	r2, [pc, #104]	@ (8003304 <HAL_DMA_IRQHandler+0x6c0>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d00e      	beq.n	80032bc <HAL_DMA_IRQHandler+0x678>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a19      	ldr	r2, [pc, #100]	@ (8003308 <HAL_DMA_IRQHandler+0x6c4>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d009      	beq.n	80032bc <HAL_DMA_IRQHandler+0x678>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a17      	ldr	r2, [pc, #92]	@ (800330c <HAL_DMA_IRQHandler+0x6c8>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d004      	beq.n	80032bc <HAL_DMA_IRQHandler+0x678>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a16      	ldr	r2, [pc, #88]	@ (8003310 <HAL_DMA_IRQHandler+0x6cc>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d12b      	bne.n	8003314 <HAL_DMA_IRQHandler+0x6d0>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0310 	and.w	r3, r3, #16
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	bf14      	ite	ne
 80032ca:	2301      	movne	r3, #1
 80032cc:	2300      	moveq	r3, #0
 80032ce:	b2db      	uxtb	r3, r3
 80032d0:	e02a      	b.n	8003328 <HAL_DMA_IRQHandler+0x6e4>
 80032d2:	bf00      	nop
 80032d4:	40020010 	.word	0x40020010
 80032d8:	40020028 	.word	0x40020028
 80032dc:	40020040 	.word	0x40020040
 80032e0:	40020058 	.word	0x40020058
 80032e4:	40020070 	.word	0x40020070
 80032e8:	40020088 	.word	0x40020088
 80032ec:	400200a0 	.word	0x400200a0
 80032f0:	400200b8 	.word	0x400200b8
 80032f4:	40020410 	.word	0x40020410
 80032f8:	40020428 	.word	0x40020428
 80032fc:	40020440 	.word	0x40020440
 8003300:	40020458 	.word	0x40020458
 8003304:	40020470 	.word	0x40020470
 8003308:	40020488 	.word	0x40020488
 800330c:	400204a0 	.word	0x400204a0
 8003310:	400204b8 	.word	0x400204b8
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0302 	and.w	r3, r3, #2
 800331e:	2b00      	cmp	r3, #0
 8003320:	bf14      	ite	ne
 8003322:	2301      	movne	r3, #1
 8003324:	2300      	moveq	r3, #0
 8003326:	b2db      	uxtb	r3, r3
 8003328:	2b00      	cmp	r3, #0
 800332a:	f000 8087 	beq.w	800343c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003332:	f003 031f 	and.w	r3, r3, #31
 8003336:	2220      	movs	r2, #32
 8003338:	409a      	lsls	r2, r3
 800333a:	6a3b      	ldr	r3, [r7, #32]
 800333c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003344:	b2db      	uxtb	r3, r3
 8003346:	2b04      	cmp	r3, #4
 8003348:	d139      	bne.n	80033be <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f022 0216 	bic.w	r2, r2, #22
 8003358:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	695a      	ldr	r2, [r3, #20]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003368:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800336e:	2b00      	cmp	r3, #0
 8003370:	d103      	bne.n	800337a <HAL_DMA_IRQHandler+0x736>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003376:	2b00      	cmp	r3, #0
 8003378:	d007      	beq.n	800338a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f022 0208 	bic.w	r2, r2, #8
 8003388:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800338e:	f003 031f 	and.w	r3, r3, #31
 8003392:	223f      	movs	r2, #63	@ 0x3f
 8003394:	409a      	lsls	r2, r3
 8003396:	6a3b      	ldr	r3, [r7, #32]
 8003398:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2201      	movs	r2, #1
 800339e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2200      	movs	r2, #0
 80033a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	f000 834a 	beq.w	8003a48 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	4798      	blx	r3
          }
          return;
 80033bc:	e344      	b.n	8003a48 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d018      	beq.n	80033fe <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d108      	bne.n	80033ec <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d02c      	beq.n	800343c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	4798      	blx	r3
 80033ea:	e027      	b.n	800343c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d023      	beq.n	800343c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	4798      	blx	r3
 80033fc:	e01e      	b.n	800343c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003408:	2b00      	cmp	r3, #0
 800340a:	d10f      	bne.n	800342c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f022 0210 	bic.w	r2, r2, #16
 800341a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2201      	movs	r2, #1
 8003420:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003430:	2b00      	cmp	r3, #0
 8003432:	d003      	beq.n	800343c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003440:	2b00      	cmp	r3, #0
 8003442:	f000 8306 	beq.w	8003a52 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800344a:	f003 0301 	and.w	r3, r3, #1
 800344e:	2b00      	cmp	r3, #0
 8003450:	f000 8088 	beq.w	8003564 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2204      	movs	r2, #4
 8003458:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a7a      	ldr	r2, [pc, #488]	@ (800364c <HAL_DMA_IRQHandler+0xa08>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d04a      	beq.n	80034fc <HAL_DMA_IRQHandler+0x8b8>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a79      	ldr	r2, [pc, #484]	@ (8003650 <HAL_DMA_IRQHandler+0xa0c>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d045      	beq.n	80034fc <HAL_DMA_IRQHandler+0x8b8>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a77      	ldr	r2, [pc, #476]	@ (8003654 <HAL_DMA_IRQHandler+0xa10>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d040      	beq.n	80034fc <HAL_DMA_IRQHandler+0x8b8>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a76      	ldr	r2, [pc, #472]	@ (8003658 <HAL_DMA_IRQHandler+0xa14>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d03b      	beq.n	80034fc <HAL_DMA_IRQHandler+0x8b8>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a74      	ldr	r2, [pc, #464]	@ (800365c <HAL_DMA_IRQHandler+0xa18>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d036      	beq.n	80034fc <HAL_DMA_IRQHandler+0x8b8>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a73      	ldr	r2, [pc, #460]	@ (8003660 <HAL_DMA_IRQHandler+0xa1c>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d031      	beq.n	80034fc <HAL_DMA_IRQHandler+0x8b8>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a71      	ldr	r2, [pc, #452]	@ (8003664 <HAL_DMA_IRQHandler+0xa20>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d02c      	beq.n	80034fc <HAL_DMA_IRQHandler+0x8b8>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a70      	ldr	r2, [pc, #448]	@ (8003668 <HAL_DMA_IRQHandler+0xa24>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d027      	beq.n	80034fc <HAL_DMA_IRQHandler+0x8b8>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a6e      	ldr	r2, [pc, #440]	@ (800366c <HAL_DMA_IRQHandler+0xa28>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d022      	beq.n	80034fc <HAL_DMA_IRQHandler+0x8b8>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a6d      	ldr	r2, [pc, #436]	@ (8003670 <HAL_DMA_IRQHandler+0xa2c>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d01d      	beq.n	80034fc <HAL_DMA_IRQHandler+0x8b8>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a6b      	ldr	r2, [pc, #428]	@ (8003674 <HAL_DMA_IRQHandler+0xa30>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d018      	beq.n	80034fc <HAL_DMA_IRQHandler+0x8b8>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a6a      	ldr	r2, [pc, #424]	@ (8003678 <HAL_DMA_IRQHandler+0xa34>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d013      	beq.n	80034fc <HAL_DMA_IRQHandler+0x8b8>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a68      	ldr	r2, [pc, #416]	@ (800367c <HAL_DMA_IRQHandler+0xa38>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d00e      	beq.n	80034fc <HAL_DMA_IRQHandler+0x8b8>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a67      	ldr	r2, [pc, #412]	@ (8003680 <HAL_DMA_IRQHandler+0xa3c>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d009      	beq.n	80034fc <HAL_DMA_IRQHandler+0x8b8>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a65      	ldr	r2, [pc, #404]	@ (8003684 <HAL_DMA_IRQHandler+0xa40>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d004      	beq.n	80034fc <HAL_DMA_IRQHandler+0x8b8>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a64      	ldr	r2, [pc, #400]	@ (8003688 <HAL_DMA_IRQHandler+0xa44>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d108      	bne.n	800350e <HAL_DMA_IRQHandler+0x8ca>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f022 0201 	bic.w	r2, r2, #1
 800350a:	601a      	str	r2, [r3, #0]
 800350c:	e007      	b.n	800351e <HAL_DMA_IRQHandler+0x8da>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f022 0201 	bic.w	r2, r2, #1
 800351c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	3301      	adds	r3, #1
 8003522:	60fb      	str	r3, [r7, #12]
 8003524:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003526:	429a      	cmp	r2, r3
 8003528:	d307      	bcc.n	800353a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f003 0301 	and.w	r3, r3, #1
 8003534:	2b00      	cmp	r3, #0
 8003536:	d1f2      	bne.n	800351e <HAL_DMA_IRQHandler+0x8da>
 8003538:	e000      	b.n	800353c <HAL_DMA_IRQHandler+0x8f8>
            break;
 800353a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0301 	and.w	r3, r3, #1
 8003546:	2b00      	cmp	r3, #0
 8003548:	d004      	beq.n	8003554 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2203      	movs	r2, #3
 800354e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8003552:	e003      	b.n	800355c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2201      	movs	r2, #1
 8003558:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2200      	movs	r2, #0
 8003560:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003568:	2b00      	cmp	r3, #0
 800356a:	f000 8272 	beq.w	8003a52 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	4798      	blx	r3
 8003576:	e26c      	b.n	8003a52 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a43      	ldr	r2, [pc, #268]	@ (800368c <HAL_DMA_IRQHandler+0xa48>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d022      	beq.n	80035c8 <HAL_DMA_IRQHandler+0x984>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a42      	ldr	r2, [pc, #264]	@ (8003690 <HAL_DMA_IRQHandler+0xa4c>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d01d      	beq.n	80035c8 <HAL_DMA_IRQHandler+0x984>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a40      	ldr	r2, [pc, #256]	@ (8003694 <HAL_DMA_IRQHandler+0xa50>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d018      	beq.n	80035c8 <HAL_DMA_IRQHandler+0x984>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a3f      	ldr	r2, [pc, #252]	@ (8003698 <HAL_DMA_IRQHandler+0xa54>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d013      	beq.n	80035c8 <HAL_DMA_IRQHandler+0x984>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a3d      	ldr	r2, [pc, #244]	@ (800369c <HAL_DMA_IRQHandler+0xa58>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d00e      	beq.n	80035c8 <HAL_DMA_IRQHandler+0x984>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a3c      	ldr	r2, [pc, #240]	@ (80036a0 <HAL_DMA_IRQHandler+0xa5c>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d009      	beq.n	80035c8 <HAL_DMA_IRQHandler+0x984>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a3a      	ldr	r2, [pc, #232]	@ (80036a4 <HAL_DMA_IRQHandler+0xa60>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d004      	beq.n	80035c8 <HAL_DMA_IRQHandler+0x984>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a39      	ldr	r2, [pc, #228]	@ (80036a8 <HAL_DMA_IRQHandler+0xa64>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d101      	bne.n	80035cc <HAL_DMA_IRQHandler+0x988>
 80035c8:	2301      	movs	r3, #1
 80035ca:	e000      	b.n	80035ce <HAL_DMA_IRQHandler+0x98a>
 80035cc:	2300      	movs	r3, #0
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	f000 823f 	beq.w	8003a52 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035e0:	f003 031f 	and.w	r3, r3, #31
 80035e4:	2204      	movs	r2, #4
 80035e6:	409a      	lsls	r2, r3
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	4013      	ands	r3, r2
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	f000 80cd 	beq.w	800378c <HAL_DMA_IRQHandler+0xb48>
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	f003 0304 	and.w	r3, r3, #4
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	f000 80c7 	beq.w	800378c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003602:	f003 031f 	and.w	r3, r3, #31
 8003606:	2204      	movs	r2, #4
 8003608:	409a      	lsls	r2, r3
 800360a:	69fb      	ldr	r3, [r7, #28]
 800360c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003614:	2b00      	cmp	r3, #0
 8003616:	d049      	beq.n	80036ac <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d109      	bne.n	8003636 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003626:	2b00      	cmp	r3, #0
 8003628:	f000 8210 	beq.w	8003a4c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003630:	6878      	ldr	r0, [r7, #4]
 8003632:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003634:	e20a      	b.n	8003a4c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800363a:	2b00      	cmp	r3, #0
 800363c:	f000 8206 	beq.w	8003a4c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003644:	6878      	ldr	r0, [r7, #4]
 8003646:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003648:	e200      	b.n	8003a4c <HAL_DMA_IRQHandler+0xe08>
 800364a:	bf00      	nop
 800364c:	40020010 	.word	0x40020010
 8003650:	40020028 	.word	0x40020028
 8003654:	40020040 	.word	0x40020040
 8003658:	40020058 	.word	0x40020058
 800365c:	40020070 	.word	0x40020070
 8003660:	40020088 	.word	0x40020088
 8003664:	400200a0 	.word	0x400200a0
 8003668:	400200b8 	.word	0x400200b8
 800366c:	40020410 	.word	0x40020410
 8003670:	40020428 	.word	0x40020428
 8003674:	40020440 	.word	0x40020440
 8003678:	40020458 	.word	0x40020458
 800367c:	40020470 	.word	0x40020470
 8003680:	40020488 	.word	0x40020488
 8003684:	400204a0 	.word	0x400204a0
 8003688:	400204b8 	.word	0x400204b8
 800368c:	58025408 	.word	0x58025408
 8003690:	5802541c 	.word	0x5802541c
 8003694:	58025430 	.word	0x58025430
 8003698:	58025444 	.word	0x58025444
 800369c:	58025458 	.word	0x58025458
 80036a0:	5802546c 	.word	0x5802546c
 80036a4:	58025480 	.word	0x58025480
 80036a8:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80036ac:	693b      	ldr	r3, [r7, #16]
 80036ae:	f003 0320 	and.w	r3, r3, #32
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d160      	bne.n	8003778 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a7f      	ldr	r2, [pc, #508]	@ (80038b8 <HAL_DMA_IRQHandler+0xc74>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d04a      	beq.n	8003756 <HAL_DMA_IRQHandler+0xb12>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a7d      	ldr	r2, [pc, #500]	@ (80038bc <HAL_DMA_IRQHandler+0xc78>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d045      	beq.n	8003756 <HAL_DMA_IRQHandler+0xb12>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a7c      	ldr	r2, [pc, #496]	@ (80038c0 <HAL_DMA_IRQHandler+0xc7c>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d040      	beq.n	8003756 <HAL_DMA_IRQHandler+0xb12>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a7a      	ldr	r2, [pc, #488]	@ (80038c4 <HAL_DMA_IRQHandler+0xc80>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d03b      	beq.n	8003756 <HAL_DMA_IRQHandler+0xb12>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a79      	ldr	r2, [pc, #484]	@ (80038c8 <HAL_DMA_IRQHandler+0xc84>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d036      	beq.n	8003756 <HAL_DMA_IRQHandler+0xb12>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a77      	ldr	r2, [pc, #476]	@ (80038cc <HAL_DMA_IRQHandler+0xc88>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d031      	beq.n	8003756 <HAL_DMA_IRQHandler+0xb12>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a76      	ldr	r2, [pc, #472]	@ (80038d0 <HAL_DMA_IRQHandler+0xc8c>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d02c      	beq.n	8003756 <HAL_DMA_IRQHandler+0xb12>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a74      	ldr	r2, [pc, #464]	@ (80038d4 <HAL_DMA_IRQHandler+0xc90>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d027      	beq.n	8003756 <HAL_DMA_IRQHandler+0xb12>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a73      	ldr	r2, [pc, #460]	@ (80038d8 <HAL_DMA_IRQHandler+0xc94>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d022      	beq.n	8003756 <HAL_DMA_IRQHandler+0xb12>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a71      	ldr	r2, [pc, #452]	@ (80038dc <HAL_DMA_IRQHandler+0xc98>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d01d      	beq.n	8003756 <HAL_DMA_IRQHandler+0xb12>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a70      	ldr	r2, [pc, #448]	@ (80038e0 <HAL_DMA_IRQHandler+0xc9c>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d018      	beq.n	8003756 <HAL_DMA_IRQHandler+0xb12>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a6e      	ldr	r2, [pc, #440]	@ (80038e4 <HAL_DMA_IRQHandler+0xca0>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d013      	beq.n	8003756 <HAL_DMA_IRQHandler+0xb12>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a6d      	ldr	r2, [pc, #436]	@ (80038e8 <HAL_DMA_IRQHandler+0xca4>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d00e      	beq.n	8003756 <HAL_DMA_IRQHandler+0xb12>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a6b      	ldr	r2, [pc, #428]	@ (80038ec <HAL_DMA_IRQHandler+0xca8>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d009      	beq.n	8003756 <HAL_DMA_IRQHandler+0xb12>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a6a      	ldr	r2, [pc, #424]	@ (80038f0 <HAL_DMA_IRQHandler+0xcac>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d004      	beq.n	8003756 <HAL_DMA_IRQHandler+0xb12>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a68      	ldr	r2, [pc, #416]	@ (80038f4 <HAL_DMA_IRQHandler+0xcb0>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d108      	bne.n	8003768 <HAL_DMA_IRQHandler+0xb24>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f022 0208 	bic.w	r2, r2, #8
 8003764:	601a      	str	r2, [r3, #0]
 8003766:	e007      	b.n	8003778 <HAL_DMA_IRQHandler+0xb34>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f022 0204 	bic.w	r2, r2, #4
 8003776:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800377c:	2b00      	cmp	r3, #0
 800377e:	f000 8165 	beq.w	8003a4c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800378a:	e15f      	b.n	8003a4c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003790:	f003 031f 	and.w	r3, r3, #31
 8003794:	2202      	movs	r2, #2
 8003796:	409a      	lsls	r2, r3
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	4013      	ands	r3, r2
 800379c:	2b00      	cmp	r3, #0
 800379e:	f000 80c5 	beq.w	800392c <HAL_DMA_IRQHandler+0xce8>
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	f003 0302 	and.w	r3, r3, #2
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	f000 80bf 	beq.w	800392c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037b2:	f003 031f 	and.w	r3, r3, #31
 80037b6:	2202      	movs	r2, #2
 80037b8:	409a      	lsls	r2, r3
 80037ba:	69fb      	ldr	r3, [r7, #28]
 80037bc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d018      	beq.n	80037fa <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d109      	bne.n	80037e6 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	f000 813a 	beq.w	8003a50 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80037e4:	e134      	b.n	8003a50 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	f000 8130 	beq.w	8003a50 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037f4:	6878      	ldr	r0, [r7, #4]
 80037f6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80037f8:	e12a      	b.n	8003a50 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	f003 0320 	and.w	r3, r3, #32
 8003800:	2b00      	cmp	r3, #0
 8003802:	f040 8089 	bne.w	8003918 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a2b      	ldr	r2, [pc, #172]	@ (80038b8 <HAL_DMA_IRQHandler+0xc74>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d04a      	beq.n	80038a6 <HAL_DMA_IRQHandler+0xc62>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a29      	ldr	r2, [pc, #164]	@ (80038bc <HAL_DMA_IRQHandler+0xc78>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d045      	beq.n	80038a6 <HAL_DMA_IRQHandler+0xc62>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a28      	ldr	r2, [pc, #160]	@ (80038c0 <HAL_DMA_IRQHandler+0xc7c>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d040      	beq.n	80038a6 <HAL_DMA_IRQHandler+0xc62>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a26      	ldr	r2, [pc, #152]	@ (80038c4 <HAL_DMA_IRQHandler+0xc80>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d03b      	beq.n	80038a6 <HAL_DMA_IRQHandler+0xc62>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a25      	ldr	r2, [pc, #148]	@ (80038c8 <HAL_DMA_IRQHandler+0xc84>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d036      	beq.n	80038a6 <HAL_DMA_IRQHandler+0xc62>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a23      	ldr	r2, [pc, #140]	@ (80038cc <HAL_DMA_IRQHandler+0xc88>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d031      	beq.n	80038a6 <HAL_DMA_IRQHandler+0xc62>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a22      	ldr	r2, [pc, #136]	@ (80038d0 <HAL_DMA_IRQHandler+0xc8c>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d02c      	beq.n	80038a6 <HAL_DMA_IRQHandler+0xc62>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a20      	ldr	r2, [pc, #128]	@ (80038d4 <HAL_DMA_IRQHandler+0xc90>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d027      	beq.n	80038a6 <HAL_DMA_IRQHandler+0xc62>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a1f      	ldr	r2, [pc, #124]	@ (80038d8 <HAL_DMA_IRQHandler+0xc94>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d022      	beq.n	80038a6 <HAL_DMA_IRQHandler+0xc62>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a1d      	ldr	r2, [pc, #116]	@ (80038dc <HAL_DMA_IRQHandler+0xc98>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d01d      	beq.n	80038a6 <HAL_DMA_IRQHandler+0xc62>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a1c      	ldr	r2, [pc, #112]	@ (80038e0 <HAL_DMA_IRQHandler+0xc9c>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d018      	beq.n	80038a6 <HAL_DMA_IRQHandler+0xc62>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a1a      	ldr	r2, [pc, #104]	@ (80038e4 <HAL_DMA_IRQHandler+0xca0>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d013      	beq.n	80038a6 <HAL_DMA_IRQHandler+0xc62>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a19      	ldr	r2, [pc, #100]	@ (80038e8 <HAL_DMA_IRQHandler+0xca4>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d00e      	beq.n	80038a6 <HAL_DMA_IRQHandler+0xc62>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a17      	ldr	r2, [pc, #92]	@ (80038ec <HAL_DMA_IRQHandler+0xca8>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d009      	beq.n	80038a6 <HAL_DMA_IRQHandler+0xc62>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a16      	ldr	r2, [pc, #88]	@ (80038f0 <HAL_DMA_IRQHandler+0xcac>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d004      	beq.n	80038a6 <HAL_DMA_IRQHandler+0xc62>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a14      	ldr	r2, [pc, #80]	@ (80038f4 <HAL_DMA_IRQHandler+0xcb0>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d128      	bne.n	80038f8 <HAL_DMA_IRQHandler+0xcb4>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f022 0214 	bic.w	r2, r2, #20
 80038b4:	601a      	str	r2, [r3, #0]
 80038b6:	e027      	b.n	8003908 <HAL_DMA_IRQHandler+0xcc4>
 80038b8:	40020010 	.word	0x40020010
 80038bc:	40020028 	.word	0x40020028
 80038c0:	40020040 	.word	0x40020040
 80038c4:	40020058 	.word	0x40020058
 80038c8:	40020070 	.word	0x40020070
 80038cc:	40020088 	.word	0x40020088
 80038d0:	400200a0 	.word	0x400200a0
 80038d4:	400200b8 	.word	0x400200b8
 80038d8:	40020410 	.word	0x40020410
 80038dc:	40020428 	.word	0x40020428
 80038e0:	40020440 	.word	0x40020440
 80038e4:	40020458 	.word	0x40020458
 80038e8:	40020470 	.word	0x40020470
 80038ec:	40020488 	.word	0x40020488
 80038f0:	400204a0 	.word	0x400204a0
 80038f4:	400204b8 	.word	0x400204b8
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f022 020a 	bic.w	r2, r2, #10
 8003906:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2200      	movs	r2, #0
 8003914:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800391c:	2b00      	cmp	r3, #0
 800391e:	f000 8097 	beq.w	8003a50 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800392a:	e091      	b.n	8003a50 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003930:	f003 031f 	and.w	r3, r3, #31
 8003934:	2208      	movs	r2, #8
 8003936:	409a      	lsls	r2, r3
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	4013      	ands	r3, r2
 800393c:	2b00      	cmp	r3, #0
 800393e:	f000 8088 	beq.w	8003a52 <HAL_DMA_IRQHandler+0xe0e>
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	f003 0308 	and.w	r3, r3, #8
 8003948:	2b00      	cmp	r3, #0
 800394a:	f000 8082 	beq.w	8003a52 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a41      	ldr	r2, [pc, #260]	@ (8003a58 <HAL_DMA_IRQHandler+0xe14>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d04a      	beq.n	80039ee <HAL_DMA_IRQHandler+0xdaa>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a3f      	ldr	r2, [pc, #252]	@ (8003a5c <HAL_DMA_IRQHandler+0xe18>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d045      	beq.n	80039ee <HAL_DMA_IRQHandler+0xdaa>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a3e      	ldr	r2, [pc, #248]	@ (8003a60 <HAL_DMA_IRQHandler+0xe1c>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d040      	beq.n	80039ee <HAL_DMA_IRQHandler+0xdaa>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a3c      	ldr	r2, [pc, #240]	@ (8003a64 <HAL_DMA_IRQHandler+0xe20>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d03b      	beq.n	80039ee <HAL_DMA_IRQHandler+0xdaa>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a3b      	ldr	r2, [pc, #236]	@ (8003a68 <HAL_DMA_IRQHandler+0xe24>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d036      	beq.n	80039ee <HAL_DMA_IRQHandler+0xdaa>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a39      	ldr	r2, [pc, #228]	@ (8003a6c <HAL_DMA_IRQHandler+0xe28>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d031      	beq.n	80039ee <HAL_DMA_IRQHandler+0xdaa>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a38      	ldr	r2, [pc, #224]	@ (8003a70 <HAL_DMA_IRQHandler+0xe2c>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d02c      	beq.n	80039ee <HAL_DMA_IRQHandler+0xdaa>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a36      	ldr	r2, [pc, #216]	@ (8003a74 <HAL_DMA_IRQHandler+0xe30>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d027      	beq.n	80039ee <HAL_DMA_IRQHandler+0xdaa>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a35      	ldr	r2, [pc, #212]	@ (8003a78 <HAL_DMA_IRQHandler+0xe34>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d022      	beq.n	80039ee <HAL_DMA_IRQHandler+0xdaa>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a33      	ldr	r2, [pc, #204]	@ (8003a7c <HAL_DMA_IRQHandler+0xe38>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d01d      	beq.n	80039ee <HAL_DMA_IRQHandler+0xdaa>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a32      	ldr	r2, [pc, #200]	@ (8003a80 <HAL_DMA_IRQHandler+0xe3c>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d018      	beq.n	80039ee <HAL_DMA_IRQHandler+0xdaa>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a30      	ldr	r2, [pc, #192]	@ (8003a84 <HAL_DMA_IRQHandler+0xe40>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d013      	beq.n	80039ee <HAL_DMA_IRQHandler+0xdaa>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a2f      	ldr	r2, [pc, #188]	@ (8003a88 <HAL_DMA_IRQHandler+0xe44>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d00e      	beq.n	80039ee <HAL_DMA_IRQHandler+0xdaa>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a2d      	ldr	r2, [pc, #180]	@ (8003a8c <HAL_DMA_IRQHandler+0xe48>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d009      	beq.n	80039ee <HAL_DMA_IRQHandler+0xdaa>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a2c      	ldr	r2, [pc, #176]	@ (8003a90 <HAL_DMA_IRQHandler+0xe4c>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d004      	beq.n	80039ee <HAL_DMA_IRQHandler+0xdaa>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a2a      	ldr	r2, [pc, #168]	@ (8003a94 <HAL_DMA_IRQHandler+0xe50>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d108      	bne.n	8003a00 <HAL_DMA_IRQHandler+0xdbc>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f022 021c 	bic.w	r2, r2, #28
 80039fc:	601a      	str	r2, [r3, #0]
 80039fe:	e007      	b.n	8003a10 <HAL_DMA_IRQHandler+0xdcc>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f022 020e 	bic.w	r2, r2, #14
 8003a0e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a14:	f003 031f 	and.w	r3, r3, #31
 8003a18:	2201      	movs	r2, #1
 8003a1a:	409a      	lsls	r2, r3
 8003a1c:	69fb      	ldr	r3, [r7, #28]
 8003a1e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2201      	movs	r2, #1
 8003a24:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2201      	movs	r2, #1
 8003a2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2200      	movs	r2, #0
 8003a32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d009      	beq.n	8003a52 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	4798      	blx	r3
 8003a46:	e004      	b.n	8003a52 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8003a48:	bf00      	nop
 8003a4a:	e002      	b.n	8003a52 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a4c:	bf00      	nop
 8003a4e:	e000      	b.n	8003a52 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a50:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003a52:	3728      	adds	r7, #40	@ 0x28
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}
 8003a58:	40020010 	.word	0x40020010
 8003a5c:	40020028 	.word	0x40020028
 8003a60:	40020040 	.word	0x40020040
 8003a64:	40020058 	.word	0x40020058
 8003a68:	40020070 	.word	0x40020070
 8003a6c:	40020088 	.word	0x40020088
 8003a70:	400200a0 	.word	0x400200a0
 8003a74:	400200b8 	.word	0x400200b8
 8003a78:	40020410 	.word	0x40020410
 8003a7c:	40020428 	.word	0x40020428
 8003a80:	40020440 	.word	0x40020440
 8003a84:	40020458 	.word	0x40020458
 8003a88:	40020470 	.word	0x40020470
 8003a8c:	40020488 	.word	0x40020488
 8003a90:	400204a0 	.word	0x400204a0
 8003a94:	400204b8 	.word	0x400204b8

08003a98 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(const DMA_HandleTypeDef *hdma)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b083      	sub	sp, #12
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003aa6:	b2db      	uxtb	r3, r3
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	370c      	adds	r7, #12
 8003aac:	46bd      	mov	sp, r7
 8003aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab2:	4770      	bx	lr

08003ab4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b085      	sub	sp, #20
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a42      	ldr	r2, [pc, #264]	@ (8003bcc <DMA_CalcBaseAndBitshift+0x118>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d04a      	beq.n	8003b5c <DMA_CalcBaseAndBitshift+0xa8>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a41      	ldr	r2, [pc, #260]	@ (8003bd0 <DMA_CalcBaseAndBitshift+0x11c>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d045      	beq.n	8003b5c <DMA_CalcBaseAndBitshift+0xa8>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a3f      	ldr	r2, [pc, #252]	@ (8003bd4 <DMA_CalcBaseAndBitshift+0x120>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d040      	beq.n	8003b5c <DMA_CalcBaseAndBitshift+0xa8>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a3e      	ldr	r2, [pc, #248]	@ (8003bd8 <DMA_CalcBaseAndBitshift+0x124>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d03b      	beq.n	8003b5c <DMA_CalcBaseAndBitshift+0xa8>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a3c      	ldr	r2, [pc, #240]	@ (8003bdc <DMA_CalcBaseAndBitshift+0x128>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d036      	beq.n	8003b5c <DMA_CalcBaseAndBitshift+0xa8>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a3b      	ldr	r2, [pc, #236]	@ (8003be0 <DMA_CalcBaseAndBitshift+0x12c>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d031      	beq.n	8003b5c <DMA_CalcBaseAndBitshift+0xa8>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a39      	ldr	r2, [pc, #228]	@ (8003be4 <DMA_CalcBaseAndBitshift+0x130>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d02c      	beq.n	8003b5c <DMA_CalcBaseAndBitshift+0xa8>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a38      	ldr	r2, [pc, #224]	@ (8003be8 <DMA_CalcBaseAndBitshift+0x134>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d027      	beq.n	8003b5c <DMA_CalcBaseAndBitshift+0xa8>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a36      	ldr	r2, [pc, #216]	@ (8003bec <DMA_CalcBaseAndBitshift+0x138>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d022      	beq.n	8003b5c <DMA_CalcBaseAndBitshift+0xa8>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a35      	ldr	r2, [pc, #212]	@ (8003bf0 <DMA_CalcBaseAndBitshift+0x13c>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d01d      	beq.n	8003b5c <DMA_CalcBaseAndBitshift+0xa8>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a33      	ldr	r2, [pc, #204]	@ (8003bf4 <DMA_CalcBaseAndBitshift+0x140>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d018      	beq.n	8003b5c <DMA_CalcBaseAndBitshift+0xa8>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a32      	ldr	r2, [pc, #200]	@ (8003bf8 <DMA_CalcBaseAndBitshift+0x144>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d013      	beq.n	8003b5c <DMA_CalcBaseAndBitshift+0xa8>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a30      	ldr	r2, [pc, #192]	@ (8003bfc <DMA_CalcBaseAndBitshift+0x148>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d00e      	beq.n	8003b5c <DMA_CalcBaseAndBitshift+0xa8>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a2f      	ldr	r2, [pc, #188]	@ (8003c00 <DMA_CalcBaseAndBitshift+0x14c>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d009      	beq.n	8003b5c <DMA_CalcBaseAndBitshift+0xa8>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a2d      	ldr	r2, [pc, #180]	@ (8003c04 <DMA_CalcBaseAndBitshift+0x150>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d004      	beq.n	8003b5c <DMA_CalcBaseAndBitshift+0xa8>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a2c      	ldr	r2, [pc, #176]	@ (8003c08 <DMA_CalcBaseAndBitshift+0x154>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d101      	bne.n	8003b60 <DMA_CalcBaseAndBitshift+0xac>
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e000      	b.n	8003b62 <DMA_CalcBaseAndBitshift+0xae>
 8003b60:	2300      	movs	r3, #0
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d024      	beq.n	8003bb0 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	3b10      	subs	r3, #16
 8003b6e:	4a27      	ldr	r2, [pc, #156]	@ (8003c0c <DMA_CalcBaseAndBitshift+0x158>)
 8003b70:	fba2 2303 	umull	r2, r3, r2, r3
 8003b74:	091b      	lsrs	r3, r3, #4
 8003b76:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	f003 0307 	and.w	r3, r3, #7
 8003b7e:	4a24      	ldr	r2, [pc, #144]	@ (8003c10 <DMA_CalcBaseAndBitshift+0x15c>)
 8003b80:	5cd3      	ldrb	r3, [r2, r3]
 8003b82:	461a      	mov	r2, r3
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2b03      	cmp	r3, #3
 8003b8c:	d908      	bls.n	8003ba0 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	461a      	mov	r2, r3
 8003b94:	4b1f      	ldr	r3, [pc, #124]	@ (8003c14 <DMA_CalcBaseAndBitshift+0x160>)
 8003b96:	4013      	ands	r3, r2
 8003b98:	1d1a      	adds	r2, r3, #4
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	659a      	str	r2, [r3, #88]	@ 0x58
 8003b9e:	e00d      	b.n	8003bbc <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	461a      	mov	r2, r3
 8003ba6:	4b1b      	ldr	r3, [pc, #108]	@ (8003c14 <DMA_CalcBaseAndBitshift+0x160>)
 8003ba8:	4013      	ands	r3, r2
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bae:	e005      	b.n	8003bbc <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	3714      	adds	r7, #20
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bca:	4770      	bx	lr
 8003bcc:	40020010 	.word	0x40020010
 8003bd0:	40020028 	.word	0x40020028
 8003bd4:	40020040 	.word	0x40020040
 8003bd8:	40020058 	.word	0x40020058
 8003bdc:	40020070 	.word	0x40020070
 8003be0:	40020088 	.word	0x40020088
 8003be4:	400200a0 	.word	0x400200a0
 8003be8:	400200b8 	.word	0x400200b8
 8003bec:	40020410 	.word	0x40020410
 8003bf0:	40020428 	.word	0x40020428
 8003bf4:	40020440 	.word	0x40020440
 8003bf8:	40020458 	.word	0x40020458
 8003bfc:	40020470 	.word	0x40020470
 8003c00:	40020488 	.word	0x40020488
 8003c04:	400204a0 	.word	0x400204a0
 8003c08:	400204b8 	.word	0x400204b8
 8003c0c:	aaaaaaab 	.word	0xaaaaaaab
 8003c10:	08010150 	.word	0x08010150
 8003c14:	fffffc00 	.word	0xfffffc00

08003c18 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b085      	sub	sp, #20
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c20:	2300      	movs	r3, #0
 8003c22:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	699b      	ldr	r3, [r3, #24]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d120      	bne.n	8003c6e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c30:	2b03      	cmp	r3, #3
 8003c32:	d858      	bhi.n	8003ce6 <DMA_CheckFifoParam+0xce>
 8003c34:	a201      	add	r2, pc, #4	@ (adr r2, 8003c3c <DMA_CheckFifoParam+0x24>)
 8003c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c3a:	bf00      	nop
 8003c3c:	08003c4d 	.word	0x08003c4d
 8003c40:	08003c5f 	.word	0x08003c5f
 8003c44:	08003c4d 	.word	0x08003c4d
 8003c48:	08003ce7 	.word	0x08003ce7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c50:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d048      	beq.n	8003cea <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003c5c:	e045      	b.n	8003cea <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c62:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003c66:	d142      	bne.n	8003cee <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003c6c:	e03f      	b.n	8003cee <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	699b      	ldr	r3, [r3, #24]
 8003c72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c76:	d123      	bne.n	8003cc0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c7c:	2b03      	cmp	r3, #3
 8003c7e:	d838      	bhi.n	8003cf2 <DMA_CheckFifoParam+0xda>
 8003c80:	a201      	add	r2, pc, #4	@ (adr r2, 8003c88 <DMA_CheckFifoParam+0x70>)
 8003c82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c86:	bf00      	nop
 8003c88:	08003c99 	.word	0x08003c99
 8003c8c:	08003c9f 	.word	0x08003c9f
 8003c90:	08003c99 	.word	0x08003c99
 8003c94:	08003cb1 	.word	0x08003cb1
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	73fb      	strb	r3, [r7, #15]
        break;
 8003c9c:	e030      	b.n	8003d00 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ca2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d025      	beq.n	8003cf6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003cae:	e022      	b.n	8003cf6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cb4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003cb8:	d11f      	bne.n	8003cfa <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003cbe:	e01c      	b.n	8003cfa <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cc4:	2b02      	cmp	r3, #2
 8003cc6:	d902      	bls.n	8003cce <DMA_CheckFifoParam+0xb6>
 8003cc8:	2b03      	cmp	r3, #3
 8003cca:	d003      	beq.n	8003cd4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8003ccc:	e018      	b.n	8003d00 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	73fb      	strb	r3, [r7, #15]
        break;
 8003cd2:	e015      	b.n	8003d00 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cd8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d00e      	beq.n	8003cfe <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	73fb      	strb	r3, [r7, #15]
    break;
 8003ce4:	e00b      	b.n	8003cfe <DMA_CheckFifoParam+0xe6>
        break;
 8003ce6:	bf00      	nop
 8003ce8:	e00a      	b.n	8003d00 <DMA_CheckFifoParam+0xe8>
        break;
 8003cea:	bf00      	nop
 8003cec:	e008      	b.n	8003d00 <DMA_CheckFifoParam+0xe8>
        break;
 8003cee:	bf00      	nop
 8003cf0:	e006      	b.n	8003d00 <DMA_CheckFifoParam+0xe8>
        break;
 8003cf2:	bf00      	nop
 8003cf4:	e004      	b.n	8003d00 <DMA_CheckFifoParam+0xe8>
        break;
 8003cf6:	bf00      	nop
 8003cf8:	e002      	b.n	8003d00 <DMA_CheckFifoParam+0xe8>
        break;
 8003cfa:	bf00      	nop
 8003cfc:	e000      	b.n	8003d00 <DMA_CheckFifoParam+0xe8>
    break;
 8003cfe:	bf00      	nop
    }
  }

  return status;
 8003d00:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3714      	adds	r7, #20
 8003d06:	46bd      	mov	sp, r7
 8003d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0c:	4770      	bx	lr
 8003d0e:	bf00      	nop

08003d10 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b085      	sub	sp, #20
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a38      	ldr	r2, [pc, #224]	@ (8003e04 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d022      	beq.n	8003d6e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a36      	ldr	r2, [pc, #216]	@ (8003e08 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d01d      	beq.n	8003d6e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a35      	ldr	r2, [pc, #212]	@ (8003e0c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d018      	beq.n	8003d6e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a33      	ldr	r2, [pc, #204]	@ (8003e10 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d013      	beq.n	8003d6e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a32      	ldr	r2, [pc, #200]	@ (8003e14 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d00e      	beq.n	8003d6e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a30      	ldr	r2, [pc, #192]	@ (8003e18 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d009      	beq.n	8003d6e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a2f      	ldr	r2, [pc, #188]	@ (8003e1c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d004      	beq.n	8003d6e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a2d      	ldr	r2, [pc, #180]	@ (8003e20 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d101      	bne.n	8003d72 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e000      	b.n	8003d74 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8003d72:	2300      	movs	r3, #0
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d01a      	beq.n	8003dae <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	3b08      	subs	r3, #8
 8003d80:	4a28      	ldr	r2, [pc, #160]	@ (8003e24 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8003d82:	fba2 2303 	umull	r2, r3, r2, r3
 8003d86:	091b      	lsrs	r3, r3, #4
 8003d88:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003d8a:	68fa      	ldr	r2, [r7, #12]
 8003d8c:	4b26      	ldr	r3, [pc, #152]	@ (8003e28 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8003d8e:	4413      	add	r3, r2
 8003d90:	009b      	lsls	r3, r3, #2
 8003d92:	461a      	mov	r2, r3
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	4a24      	ldr	r2, [pc, #144]	@ (8003e2c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8003d9c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	f003 031f 	and.w	r3, r3, #31
 8003da4:	2201      	movs	r2, #1
 8003da6:	409a      	lsls	r2, r3
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8003dac:	e024      	b.n	8003df8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	3b10      	subs	r3, #16
 8003db6:	4a1e      	ldr	r2, [pc, #120]	@ (8003e30 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8003db8:	fba2 2303 	umull	r2, r3, r2, r3
 8003dbc:	091b      	lsrs	r3, r3, #4
 8003dbe:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	4a1c      	ldr	r2, [pc, #112]	@ (8003e34 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d806      	bhi.n	8003dd6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	4a1b      	ldr	r2, [pc, #108]	@ (8003e38 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d902      	bls.n	8003dd6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	3308      	adds	r3, #8
 8003dd4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003dd6:	68fa      	ldr	r2, [r7, #12]
 8003dd8:	4b18      	ldr	r3, [pc, #96]	@ (8003e3c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8003dda:	4413      	add	r3, r2
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	461a      	mov	r2, r3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	4a16      	ldr	r2, [pc, #88]	@ (8003e40 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8003de8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	f003 031f 	and.w	r3, r3, #31
 8003df0:	2201      	movs	r2, #1
 8003df2:	409a      	lsls	r2, r3
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003df8:	bf00      	nop
 8003dfa:	3714      	adds	r7, #20
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr
 8003e04:	58025408 	.word	0x58025408
 8003e08:	5802541c 	.word	0x5802541c
 8003e0c:	58025430 	.word	0x58025430
 8003e10:	58025444 	.word	0x58025444
 8003e14:	58025458 	.word	0x58025458
 8003e18:	5802546c 	.word	0x5802546c
 8003e1c:	58025480 	.word	0x58025480
 8003e20:	58025494 	.word	0x58025494
 8003e24:	cccccccd 	.word	0xcccccccd
 8003e28:	16009600 	.word	0x16009600
 8003e2c:	58025880 	.word	0x58025880
 8003e30:	aaaaaaab 	.word	0xaaaaaaab
 8003e34:	400204b8 	.word	0x400204b8
 8003e38:	4002040f 	.word	0x4002040f
 8003e3c:	10008200 	.word	0x10008200
 8003e40:	40020880 	.word	0x40020880

08003e44 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b085      	sub	sp, #20
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d04a      	beq.n	8003ef0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2b08      	cmp	r3, #8
 8003e5e:	d847      	bhi.n	8003ef0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a25      	ldr	r2, [pc, #148]	@ (8003efc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d022      	beq.n	8003eb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a24      	ldr	r2, [pc, #144]	@ (8003f00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d01d      	beq.n	8003eb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a22      	ldr	r2, [pc, #136]	@ (8003f04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d018      	beq.n	8003eb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a21      	ldr	r2, [pc, #132]	@ (8003f08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d013      	beq.n	8003eb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a1f      	ldr	r2, [pc, #124]	@ (8003f0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d00e      	beq.n	8003eb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a1e      	ldr	r2, [pc, #120]	@ (8003f10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d009      	beq.n	8003eb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a1c      	ldr	r2, [pc, #112]	@ (8003f14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d004      	beq.n	8003eb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a1b      	ldr	r2, [pc, #108]	@ (8003f18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d101      	bne.n	8003eb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e000      	b.n	8003eb6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d00a      	beq.n	8003ed0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003eba:	68fa      	ldr	r2, [r7, #12]
 8003ebc:	4b17      	ldr	r3, [pc, #92]	@ (8003f1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8003ebe:	4413      	add	r3, r2
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	461a      	mov	r2, r3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	4a15      	ldr	r2, [pc, #84]	@ (8003f20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8003ecc:	671a      	str	r2, [r3, #112]	@ 0x70
 8003ece:	e009      	b.n	8003ee4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003ed0:	68fa      	ldr	r2, [r7, #12]
 8003ed2:	4b14      	ldr	r3, [pc, #80]	@ (8003f24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8003ed4:	4413      	add	r3, r2
 8003ed6:	009b      	lsls	r3, r3, #2
 8003ed8:	461a      	mov	r2, r3
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a11      	ldr	r2, [pc, #68]	@ (8003f28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8003ee2:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	3b01      	subs	r3, #1
 8003ee8:	2201      	movs	r2, #1
 8003eea:	409a      	lsls	r2, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8003ef0:	bf00      	nop
 8003ef2:	3714      	adds	r7, #20
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr
 8003efc:	58025408 	.word	0x58025408
 8003f00:	5802541c 	.word	0x5802541c
 8003f04:	58025430 	.word	0x58025430
 8003f08:	58025444 	.word	0x58025444
 8003f0c:	58025458 	.word	0x58025458
 8003f10:	5802546c 	.word	0x5802546c
 8003f14:	58025480 	.word	0x58025480
 8003f18:	58025494 	.word	0x58025494
 8003f1c:	1600963f 	.word	0x1600963f
 8003f20:	58025940 	.word	0x58025940
 8003f24:	1000823f 	.word	0x1000823f
 8003f28:	40020940 	.word	0x40020940

08003f2c <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b087      	sub	sp, #28
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	60f8      	str	r0, [r7, #12]
 8003f34:	460b      	mov	r3, r1
 8003f36:	607a      	str	r2, [r7, #4]
 8003f38:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d101      	bne.n	8003f48 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e00a      	b.n	8003f5e <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8003f48:	7afb      	ldrb	r3, [r7, #11]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d103      	bne.n	8003f56 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	687a      	ldr	r2, [r7, #4]
 8003f52:	605a      	str	r2, [r3, #4]
      break;
 8003f54:	e002      	b.n	8003f5c <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	75fb      	strb	r3, [r7, #23]
      break;
 8003f5a:	bf00      	nop
  }

  return status;
 8003f5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	371c      	adds	r7, #28
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr

08003f6a <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8003f6a:	b480      	push	{r7}
 8003f6c:	b083      	sub	sp, #12
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	6078      	str	r0, [r7, #4]
 8003f72:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d101      	bne.n	8003f7e <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e003      	b.n	8003f86 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	683a      	ldr	r2, [r7, #0]
 8003f82:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003f84:	2300      	movs	r3, #0
  }
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	370c      	adds	r7, #12
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f90:	4770      	bx	lr
	...

08003f94 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b086      	sub	sp, #24
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	0c1b      	lsrs	r3, r3, #16
 8003fa2:	f003 0303 	and.w	r3, r3, #3
 8003fa6:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f003 031f 	and.w	r3, r3, #31
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb6:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	011a      	lsls	r2, r3, #4
 8003fbc:	4b0c      	ldr	r3, [pc, #48]	@ (8003ff0 <HAL_EXTI_IRQHandler+0x5c>)
 8003fbe:	4413      	add	r3, r2
 8003fc0:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	693a      	ldr	r2, [r7, #16]
 8003fc8:	4013      	ands	r3, r2
 8003fca:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d009      	beq.n	8003fe6 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	693a      	ldr	r2, [r7, #16]
 8003fd6:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d002      	beq.n	8003fe6 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	4798      	blx	r3
    }
  }
}
 8003fe6:	bf00      	nop
 8003fe8:	3718      	adds	r7, #24
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	58000088 	.word	0x58000088

08003ff4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b089      	sub	sp, #36	@ 0x24
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003ffe:	2300      	movs	r3, #0
 8004000:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004002:	4b89      	ldr	r3, [pc, #548]	@ (8004228 <HAL_GPIO_Init+0x234>)
 8004004:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004006:	e194      	b.n	8004332 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	2101      	movs	r1, #1
 800400e:	69fb      	ldr	r3, [r7, #28]
 8004010:	fa01 f303 	lsl.w	r3, r1, r3
 8004014:	4013      	ands	r3, r2
 8004016:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	2b00      	cmp	r3, #0
 800401c:	f000 8186 	beq.w	800432c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	f003 0303 	and.w	r3, r3, #3
 8004028:	2b01      	cmp	r3, #1
 800402a:	d005      	beq.n	8004038 <HAL_GPIO_Init+0x44>
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	f003 0303 	and.w	r3, r3, #3
 8004034:	2b02      	cmp	r3, #2
 8004036:	d130      	bne.n	800409a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800403e:	69fb      	ldr	r3, [r7, #28]
 8004040:	005b      	lsls	r3, r3, #1
 8004042:	2203      	movs	r2, #3
 8004044:	fa02 f303 	lsl.w	r3, r2, r3
 8004048:	43db      	mvns	r3, r3
 800404a:	69ba      	ldr	r2, [r7, #24]
 800404c:	4013      	ands	r3, r2
 800404e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	68da      	ldr	r2, [r3, #12]
 8004054:	69fb      	ldr	r3, [r7, #28]
 8004056:	005b      	lsls	r3, r3, #1
 8004058:	fa02 f303 	lsl.w	r3, r2, r3
 800405c:	69ba      	ldr	r2, [r7, #24]
 800405e:	4313      	orrs	r3, r2
 8004060:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	69ba      	ldr	r2, [r7, #24]
 8004066:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800406e:	2201      	movs	r2, #1
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	fa02 f303 	lsl.w	r3, r2, r3
 8004076:	43db      	mvns	r3, r3
 8004078:	69ba      	ldr	r2, [r7, #24]
 800407a:	4013      	ands	r3, r2
 800407c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	091b      	lsrs	r3, r3, #4
 8004084:	f003 0201 	and.w	r2, r3, #1
 8004088:	69fb      	ldr	r3, [r7, #28]
 800408a:	fa02 f303 	lsl.w	r3, r2, r3
 800408e:	69ba      	ldr	r2, [r7, #24]
 8004090:	4313      	orrs	r3, r2
 8004092:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	69ba      	ldr	r2, [r7, #24]
 8004098:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	f003 0303 	and.w	r3, r3, #3
 80040a2:	2b03      	cmp	r3, #3
 80040a4:	d017      	beq.n	80040d6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	68db      	ldr	r3, [r3, #12]
 80040aa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80040ac:	69fb      	ldr	r3, [r7, #28]
 80040ae:	005b      	lsls	r3, r3, #1
 80040b0:	2203      	movs	r2, #3
 80040b2:	fa02 f303 	lsl.w	r3, r2, r3
 80040b6:	43db      	mvns	r3, r3
 80040b8:	69ba      	ldr	r2, [r7, #24]
 80040ba:	4013      	ands	r3, r2
 80040bc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	689a      	ldr	r2, [r3, #8]
 80040c2:	69fb      	ldr	r3, [r7, #28]
 80040c4:	005b      	lsls	r3, r3, #1
 80040c6:	fa02 f303 	lsl.w	r3, r2, r3
 80040ca:	69ba      	ldr	r2, [r7, #24]
 80040cc:	4313      	orrs	r3, r2
 80040ce:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	69ba      	ldr	r2, [r7, #24]
 80040d4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	f003 0303 	and.w	r3, r3, #3
 80040de:	2b02      	cmp	r3, #2
 80040e0:	d123      	bne.n	800412a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80040e2:	69fb      	ldr	r3, [r7, #28]
 80040e4:	08da      	lsrs	r2, r3, #3
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	3208      	adds	r2, #8
 80040ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80040f0:	69fb      	ldr	r3, [r7, #28]
 80040f2:	f003 0307 	and.w	r3, r3, #7
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	220f      	movs	r2, #15
 80040fa:	fa02 f303 	lsl.w	r3, r2, r3
 80040fe:	43db      	mvns	r3, r3
 8004100:	69ba      	ldr	r2, [r7, #24]
 8004102:	4013      	ands	r3, r2
 8004104:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	691a      	ldr	r2, [r3, #16]
 800410a:	69fb      	ldr	r3, [r7, #28]
 800410c:	f003 0307 	and.w	r3, r3, #7
 8004110:	009b      	lsls	r3, r3, #2
 8004112:	fa02 f303 	lsl.w	r3, r2, r3
 8004116:	69ba      	ldr	r2, [r7, #24]
 8004118:	4313      	orrs	r3, r2
 800411a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800411c:	69fb      	ldr	r3, [r7, #28]
 800411e:	08da      	lsrs	r2, r3, #3
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	3208      	adds	r2, #8
 8004124:	69b9      	ldr	r1, [r7, #24]
 8004126:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004130:	69fb      	ldr	r3, [r7, #28]
 8004132:	005b      	lsls	r3, r3, #1
 8004134:	2203      	movs	r2, #3
 8004136:	fa02 f303 	lsl.w	r3, r2, r3
 800413a:	43db      	mvns	r3, r3
 800413c:	69ba      	ldr	r2, [r7, #24]
 800413e:	4013      	ands	r3, r2
 8004140:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	f003 0203 	and.w	r2, r3, #3
 800414a:	69fb      	ldr	r3, [r7, #28]
 800414c:	005b      	lsls	r3, r3, #1
 800414e:	fa02 f303 	lsl.w	r3, r2, r3
 8004152:	69ba      	ldr	r2, [r7, #24]
 8004154:	4313      	orrs	r3, r2
 8004156:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	69ba      	ldr	r2, [r7, #24]
 800415c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004166:	2b00      	cmp	r3, #0
 8004168:	f000 80e0 	beq.w	800432c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800416c:	4b2f      	ldr	r3, [pc, #188]	@ (800422c <HAL_GPIO_Init+0x238>)
 800416e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004172:	4a2e      	ldr	r2, [pc, #184]	@ (800422c <HAL_GPIO_Init+0x238>)
 8004174:	f043 0302 	orr.w	r3, r3, #2
 8004178:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800417c:	4b2b      	ldr	r3, [pc, #172]	@ (800422c <HAL_GPIO_Init+0x238>)
 800417e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004182:	f003 0302 	and.w	r3, r3, #2
 8004186:	60fb      	str	r3, [r7, #12]
 8004188:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800418a:	4a29      	ldr	r2, [pc, #164]	@ (8004230 <HAL_GPIO_Init+0x23c>)
 800418c:	69fb      	ldr	r3, [r7, #28]
 800418e:	089b      	lsrs	r3, r3, #2
 8004190:	3302      	adds	r3, #2
 8004192:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004196:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004198:	69fb      	ldr	r3, [r7, #28]
 800419a:	f003 0303 	and.w	r3, r3, #3
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	220f      	movs	r2, #15
 80041a2:	fa02 f303 	lsl.w	r3, r2, r3
 80041a6:	43db      	mvns	r3, r3
 80041a8:	69ba      	ldr	r2, [r7, #24]
 80041aa:	4013      	ands	r3, r2
 80041ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	4a20      	ldr	r2, [pc, #128]	@ (8004234 <HAL_GPIO_Init+0x240>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d052      	beq.n	800425c <HAL_GPIO_Init+0x268>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4a1f      	ldr	r2, [pc, #124]	@ (8004238 <HAL_GPIO_Init+0x244>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d031      	beq.n	8004222 <HAL_GPIO_Init+0x22e>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	4a1e      	ldr	r2, [pc, #120]	@ (800423c <HAL_GPIO_Init+0x248>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d02b      	beq.n	800421e <HAL_GPIO_Init+0x22a>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	4a1d      	ldr	r2, [pc, #116]	@ (8004240 <HAL_GPIO_Init+0x24c>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d025      	beq.n	800421a <HAL_GPIO_Init+0x226>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	4a1c      	ldr	r2, [pc, #112]	@ (8004244 <HAL_GPIO_Init+0x250>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d01f      	beq.n	8004216 <HAL_GPIO_Init+0x222>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	4a1b      	ldr	r2, [pc, #108]	@ (8004248 <HAL_GPIO_Init+0x254>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d019      	beq.n	8004212 <HAL_GPIO_Init+0x21e>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	4a1a      	ldr	r2, [pc, #104]	@ (800424c <HAL_GPIO_Init+0x258>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d013      	beq.n	800420e <HAL_GPIO_Init+0x21a>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	4a19      	ldr	r2, [pc, #100]	@ (8004250 <HAL_GPIO_Init+0x25c>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d00d      	beq.n	800420a <HAL_GPIO_Init+0x216>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	4a18      	ldr	r2, [pc, #96]	@ (8004254 <HAL_GPIO_Init+0x260>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d007      	beq.n	8004206 <HAL_GPIO_Init+0x212>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	4a17      	ldr	r2, [pc, #92]	@ (8004258 <HAL_GPIO_Init+0x264>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d101      	bne.n	8004202 <HAL_GPIO_Init+0x20e>
 80041fe:	2309      	movs	r3, #9
 8004200:	e02d      	b.n	800425e <HAL_GPIO_Init+0x26a>
 8004202:	230a      	movs	r3, #10
 8004204:	e02b      	b.n	800425e <HAL_GPIO_Init+0x26a>
 8004206:	2308      	movs	r3, #8
 8004208:	e029      	b.n	800425e <HAL_GPIO_Init+0x26a>
 800420a:	2307      	movs	r3, #7
 800420c:	e027      	b.n	800425e <HAL_GPIO_Init+0x26a>
 800420e:	2306      	movs	r3, #6
 8004210:	e025      	b.n	800425e <HAL_GPIO_Init+0x26a>
 8004212:	2305      	movs	r3, #5
 8004214:	e023      	b.n	800425e <HAL_GPIO_Init+0x26a>
 8004216:	2304      	movs	r3, #4
 8004218:	e021      	b.n	800425e <HAL_GPIO_Init+0x26a>
 800421a:	2303      	movs	r3, #3
 800421c:	e01f      	b.n	800425e <HAL_GPIO_Init+0x26a>
 800421e:	2302      	movs	r3, #2
 8004220:	e01d      	b.n	800425e <HAL_GPIO_Init+0x26a>
 8004222:	2301      	movs	r3, #1
 8004224:	e01b      	b.n	800425e <HAL_GPIO_Init+0x26a>
 8004226:	bf00      	nop
 8004228:	58000080 	.word	0x58000080
 800422c:	58024400 	.word	0x58024400
 8004230:	58000400 	.word	0x58000400
 8004234:	58020000 	.word	0x58020000
 8004238:	58020400 	.word	0x58020400
 800423c:	58020800 	.word	0x58020800
 8004240:	58020c00 	.word	0x58020c00
 8004244:	58021000 	.word	0x58021000
 8004248:	58021400 	.word	0x58021400
 800424c:	58021800 	.word	0x58021800
 8004250:	58021c00 	.word	0x58021c00
 8004254:	58022000 	.word	0x58022000
 8004258:	58022400 	.word	0x58022400
 800425c:	2300      	movs	r3, #0
 800425e:	69fa      	ldr	r2, [r7, #28]
 8004260:	f002 0203 	and.w	r2, r2, #3
 8004264:	0092      	lsls	r2, r2, #2
 8004266:	4093      	lsls	r3, r2
 8004268:	69ba      	ldr	r2, [r7, #24]
 800426a:	4313      	orrs	r3, r2
 800426c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800426e:	4938      	ldr	r1, [pc, #224]	@ (8004350 <HAL_GPIO_Init+0x35c>)
 8004270:	69fb      	ldr	r3, [r7, #28]
 8004272:	089b      	lsrs	r3, r3, #2
 8004274:	3302      	adds	r3, #2
 8004276:	69ba      	ldr	r2, [r7, #24]
 8004278:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800427c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004284:	693b      	ldr	r3, [r7, #16]
 8004286:	43db      	mvns	r3, r3
 8004288:	69ba      	ldr	r2, [r7, #24]
 800428a:	4013      	ands	r3, r2
 800428c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004296:	2b00      	cmp	r3, #0
 8004298:	d003      	beq.n	80042a2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800429a:	69ba      	ldr	r2, [r7, #24]
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	4313      	orrs	r3, r2
 80042a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80042a2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80042a6:	69bb      	ldr	r3, [r7, #24]
 80042a8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80042aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	43db      	mvns	r3, r3
 80042b6:	69ba      	ldr	r2, [r7, #24]
 80042b8:	4013      	ands	r3, r2
 80042ba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d003      	beq.n	80042d0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80042c8:	69ba      	ldr	r2, [r7, #24]
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	4313      	orrs	r3, r2
 80042ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80042d0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80042d4:	69bb      	ldr	r3, [r7, #24]
 80042d6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	43db      	mvns	r3, r3
 80042e2:	69ba      	ldr	r2, [r7, #24]
 80042e4:	4013      	ands	r3, r2
 80042e6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d003      	beq.n	80042fc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80042f4:	69ba      	ldr	r2, [r7, #24]
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	4313      	orrs	r3, r2
 80042fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	69ba      	ldr	r2, [r7, #24]
 8004300:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	43db      	mvns	r3, r3
 800430c:	69ba      	ldr	r2, [r7, #24]
 800430e:	4013      	ands	r3, r2
 8004310:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800431a:	2b00      	cmp	r3, #0
 800431c:	d003      	beq.n	8004326 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800431e:	69ba      	ldr	r2, [r7, #24]
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	4313      	orrs	r3, r2
 8004324:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	69ba      	ldr	r2, [r7, #24]
 800432a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800432c:	69fb      	ldr	r3, [r7, #28]
 800432e:	3301      	adds	r3, #1
 8004330:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	69fb      	ldr	r3, [r7, #28]
 8004338:	fa22 f303 	lsr.w	r3, r2, r3
 800433c:	2b00      	cmp	r3, #0
 800433e:	f47f ae63 	bne.w	8004008 <HAL_GPIO_Init+0x14>
  }
}
 8004342:	bf00      	nop
 8004344:	bf00      	nop
 8004346:	3724      	adds	r7, #36	@ 0x24
 8004348:	46bd      	mov	sp, r7
 800434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434e:	4770      	bx	lr
 8004350:	58000400 	.word	0x58000400

08004354 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004354:	b480      	push	{r7}
 8004356:	b083      	sub	sp, #12
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
 800435c:	460b      	mov	r3, r1
 800435e:	807b      	strh	r3, [r7, #2]
 8004360:	4613      	mov	r3, r2
 8004362:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004364:	787b      	ldrb	r3, [r7, #1]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d003      	beq.n	8004372 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800436a:	887a      	ldrh	r2, [r7, #2]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004370:	e003      	b.n	800437a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004372:	887b      	ldrh	r3, [r7, #2]
 8004374:	041a      	lsls	r2, r3, #16
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	619a      	str	r2, [r3, #24]
}
 800437a:	bf00      	nop
 800437c:	370c      	adds	r7, #12
 800437e:	46bd      	mov	sp, r7
 8004380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004384:	4770      	bx	lr

08004386 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004386:	b480      	push	{r7}
 8004388:	b085      	sub	sp, #20
 800438a:	af00      	add	r7, sp, #0
 800438c:	6078      	str	r0, [r7, #4]
 800438e:	460b      	mov	r3, r1
 8004390:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	695b      	ldr	r3, [r3, #20]
 8004396:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004398:	887a      	ldrh	r2, [r7, #2]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	4013      	ands	r3, r2
 800439e:	041a      	lsls	r2, r3, #16
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	43d9      	mvns	r1, r3
 80043a4:	887b      	ldrh	r3, [r7, #2]
 80043a6:	400b      	ands	r3, r1
 80043a8:	431a      	orrs	r2, r3
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	619a      	str	r2, [r3, #24]
}
 80043ae:	bf00      	nop
 80043b0:	3714      	adds	r7, #20
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr
	...

080043bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b082      	sub	sp, #8
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d101      	bne.n	80043ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e08b      	b.n	80044e6 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d106      	bne.n	80043e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f7fc fe02 	bl	8000fec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2224      	movs	r2, #36	@ 0x24
 80043ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f022 0201 	bic.w	r2, r2, #1
 80043fe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	685a      	ldr	r2, [r3, #4]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800440c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	689a      	ldr	r2, [r3, #8]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800441c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	2b01      	cmp	r3, #1
 8004424:	d107      	bne.n	8004436 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	689a      	ldr	r2, [r3, #8]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004432:	609a      	str	r2, [r3, #8]
 8004434:	e006      	b.n	8004444 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	689a      	ldr	r2, [r3, #8]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004442:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	68db      	ldr	r3, [r3, #12]
 8004448:	2b02      	cmp	r3, #2
 800444a:	d108      	bne.n	800445e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	685a      	ldr	r2, [r3, #4]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800445a:	605a      	str	r2, [r3, #4]
 800445c:	e007      	b.n	800446e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	685a      	ldr	r2, [r3, #4]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800446c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	6859      	ldr	r1, [r3, #4]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	4b1d      	ldr	r3, [pc, #116]	@ (80044f0 <HAL_I2C_Init+0x134>)
 800447a:	430b      	orrs	r3, r1
 800447c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	68da      	ldr	r2, [r3, #12]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800448c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	691a      	ldr	r2, [r3, #16]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	695b      	ldr	r3, [r3, #20]
 8004496:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	699b      	ldr	r3, [r3, #24]
 800449e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	430a      	orrs	r2, r1
 80044a6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	69d9      	ldr	r1, [r3, #28]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6a1a      	ldr	r2, [r3, #32]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	430a      	orrs	r2, r1
 80044b6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f042 0201 	orr.w	r2, r2, #1
 80044c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2220      	movs	r2, #32
 80044d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2200      	movs	r2, #0
 80044da:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2200      	movs	r2, #0
 80044e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80044e4:	2300      	movs	r3, #0
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3708      	adds	r7, #8
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}
 80044ee:	bf00      	nop
 80044f0:	02008000 	.word	0x02008000

080044f4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b088      	sub	sp, #32
 80044f8:	af02      	add	r7, sp, #8
 80044fa:	60f8      	str	r0, [r7, #12]
 80044fc:	607a      	str	r2, [r7, #4]
 80044fe:	461a      	mov	r2, r3
 8004500:	460b      	mov	r3, r1
 8004502:	817b      	strh	r3, [r7, #10]
 8004504:	4613      	mov	r3, r2
 8004506:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800450e:	b2db      	uxtb	r3, r3
 8004510:	2b20      	cmp	r3, #32
 8004512:	f040 80fd 	bne.w	8004710 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800451c:	2b01      	cmp	r3, #1
 800451e:	d101      	bne.n	8004524 <HAL_I2C_Master_Transmit+0x30>
 8004520:	2302      	movs	r3, #2
 8004522:	e0f6      	b.n	8004712 <HAL_I2C_Master_Transmit+0x21e>
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2201      	movs	r2, #1
 8004528:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800452c:	f7fd f9d2 	bl	80018d4 <HAL_GetTick>
 8004530:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	9300      	str	r3, [sp, #0]
 8004536:	2319      	movs	r3, #25
 8004538:	2201      	movs	r2, #1
 800453a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800453e:	68f8      	ldr	r0, [r7, #12]
 8004540:	f001 f909 	bl	8005756 <I2C_WaitOnFlagUntilTimeout>
 8004544:	4603      	mov	r3, r0
 8004546:	2b00      	cmp	r3, #0
 8004548:	d001      	beq.n	800454e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	e0e1      	b.n	8004712 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2221      	movs	r2, #33	@ 0x21
 8004552:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2210      	movs	r2, #16
 800455a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2200      	movs	r2, #0
 8004562:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	687a      	ldr	r2, [r7, #4]
 8004568:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	893a      	ldrh	r2, [r7, #8]
 800456e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	2200      	movs	r2, #0
 8004574:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800457a:	b29b      	uxth	r3, r3
 800457c:	2bff      	cmp	r3, #255	@ 0xff
 800457e:	d906      	bls.n	800458e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	22ff      	movs	r2, #255	@ 0xff
 8004584:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004586:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800458a:	617b      	str	r3, [r7, #20]
 800458c:	e007      	b.n	800459e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004592:	b29a      	uxth	r2, r3
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004598:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800459c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d024      	beq.n	80045f0 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045aa:	781a      	ldrb	r2, [r3, #0]
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b6:	1c5a      	adds	r2, r3, #1
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045c0:	b29b      	uxth	r3, r3
 80045c2:	3b01      	subs	r3, #1
 80045c4:	b29a      	uxth	r2, r3
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045ce:	3b01      	subs	r3, #1
 80045d0:	b29a      	uxth	r2, r3
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	3301      	adds	r3, #1
 80045de:	b2da      	uxtb	r2, r3
 80045e0:	8979      	ldrh	r1, [r7, #10]
 80045e2:	4b4e      	ldr	r3, [pc, #312]	@ (800471c <HAL_I2C_Master_Transmit+0x228>)
 80045e4:	9300      	str	r3, [sp, #0]
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	68f8      	ldr	r0, [r7, #12]
 80045ea:	f001 fa77 	bl	8005adc <I2C_TransferConfig>
 80045ee:	e066      	b.n	80046be <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045f4:	b2da      	uxtb	r2, r3
 80045f6:	8979      	ldrh	r1, [r7, #10]
 80045f8:	4b48      	ldr	r3, [pc, #288]	@ (800471c <HAL_I2C_Master_Transmit+0x228>)
 80045fa:	9300      	str	r3, [sp, #0]
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	68f8      	ldr	r0, [r7, #12]
 8004600:	f001 fa6c 	bl	8005adc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004604:	e05b      	b.n	80046be <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004606:	693a      	ldr	r2, [r7, #16]
 8004608:	6a39      	ldr	r1, [r7, #32]
 800460a:	68f8      	ldr	r0, [r7, #12]
 800460c:	f001 f8fc 	bl	8005808 <I2C_WaitOnTXISFlagUntilTimeout>
 8004610:	4603      	mov	r3, r0
 8004612:	2b00      	cmp	r3, #0
 8004614:	d001      	beq.n	800461a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	e07b      	b.n	8004712 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800461e:	781a      	ldrb	r2, [r3, #0]
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800462a:	1c5a      	adds	r2, r3, #1
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004634:	b29b      	uxth	r3, r3
 8004636:	3b01      	subs	r3, #1
 8004638:	b29a      	uxth	r2, r3
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004642:	3b01      	subs	r3, #1
 8004644:	b29a      	uxth	r2, r3
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800464e:	b29b      	uxth	r3, r3
 8004650:	2b00      	cmp	r3, #0
 8004652:	d034      	beq.n	80046be <HAL_I2C_Master_Transmit+0x1ca>
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004658:	2b00      	cmp	r3, #0
 800465a:	d130      	bne.n	80046be <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	9300      	str	r3, [sp, #0]
 8004660:	6a3b      	ldr	r3, [r7, #32]
 8004662:	2200      	movs	r2, #0
 8004664:	2180      	movs	r1, #128	@ 0x80
 8004666:	68f8      	ldr	r0, [r7, #12]
 8004668:	f001 f875 	bl	8005756 <I2C_WaitOnFlagUntilTimeout>
 800466c:	4603      	mov	r3, r0
 800466e:	2b00      	cmp	r3, #0
 8004670:	d001      	beq.n	8004676 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e04d      	b.n	8004712 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800467a:	b29b      	uxth	r3, r3
 800467c:	2bff      	cmp	r3, #255	@ 0xff
 800467e:	d90e      	bls.n	800469e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	22ff      	movs	r2, #255	@ 0xff
 8004684:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800468a:	b2da      	uxtb	r2, r3
 800468c:	8979      	ldrh	r1, [r7, #10]
 800468e:	2300      	movs	r3, #0
 8004690:	9300      	str	r3, [sp, #0]
 8004692:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004696:	68f8      	ldr	r0, [r7, #12]
 8004698:	f001 fa20 	bl	8005adc <I2C_TransferConfig>
 800469c:	e00f      	b.n	80046be <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046a2:	b29a      	uxth	r2, r3
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046ac:	b2da      	uxtb	r2, r3
 80046ae:	8979      	ldrh	r1, [r7, #10]
 80046b0:	2300      	movs	r3, #0
 80046b2:	9300      	str	r3, [sp, #0]
 80046b4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80046b8:	68f8      	ldr	r0, [r7, #12]
 80046ba:	f001 fa0f 	bl	8005adc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046c2:	b29b      	uxth	r3, r3
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d19e      	bne.n	8004606 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046c8:	693a      	ldr	r2, [r7, #16]
 80046ca:	6a39      	ldr	r1, [r7, #32]
 80046cc:	68f8      	ldr	r0, [r7, #12]
 80046ce:	f001 f8e2 	bl	8005896 <I2C_WaitOnSTOPFlagUntilTimeout>
 80046d2:	4603      	mov	r3, r0
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d001      	beq.n	80046dc <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e01a      	b.n	8004712 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2220      	movs	r2, #32
 80046e2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	6859      	ldr	r1, [r3, #4]
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	4b0c      	ldr	r3, [pc, #48]	@ (8004720 <HAL_I2C_Master_Transmit+0x22c>)
 80046f0:	400b      	ands	r3, r1
 80046f2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2220      	movs	r2, #32
 80046f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2200      	movs	r2, #0
 8004700:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2200      	movs	r2, #0
 8004708:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800470c:	2300      	movs	r3, #0
 800470e:	e000      	b.n	8004712 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8004710:	2302      	movs	r3, #2
  }
}
 8004712:	4618      	mov	r0, r3
 8004714:	3718      	adds	r7, #24
 8004716:	46bd      	mov	sp, r7
 8004718:	bd80      	pop	{r7, pc}
 800471a:	bf00      	nop
 800471c:	80002000 	.word	0x80002000
 8004720:	fe00e800 	.word	0xfe00e800

08004724 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b088      	sub	sp, #32
 8004728:	af02      	add	r7, sp, #8
 800472a:	60f8      	str	r0, [r7, #12]
 800472c:	4608      	mov	r0, r1
 800472e:	4611      	mov	r1, r2
 8004730:	461a      	mov	r2, r3
 8004732:	4603      	mov	r3, r0
 8004734:	817b      	strh	r3, [r7, #10]
 8004736:	460b      	mov	r3, r1
 8004738:	813b      	strh	r3, [r7, #8]
 800473a:	4613      	mov	r3, r2
 800473c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004744:	b2db      	uxtb	r3, r3
 8004746:	2b20      	cmp	r3, #32
 8004748:	f040 80fd 	bne.w	8004946 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800474c:	6a3b      	ldr	r3, [r7, #32]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d002      	beq.n	8004758 <HAL_I2C_Mem_Read+0x34>
 8004752:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004754:	2b00      	cmp	r3, #0
 8004756:	d105      	bne.n	8004764 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800475e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	e0f1      	b.n	8004948 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800476a:	2b01      	cmp	r3, #1
 800476c:	d101      	bne.n	8004772 <HAL_I2C_Mem_Read+0x4e>
 800476e:	2302      	movs	r3, #2
 8004770:	e0ea      	b.n	8004948 <HAL_I2C_Mem_Read+0x224>
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2201      	movs	r2, #1
 8004776:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800477a:	f7fd f8ab 	bl	80018d4 <HAL_GetTick>
 800477e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	9300      	str	r3, [sp, #0]
 8004784:	2319      	movs	r3, #25
 8004786:	2201      	movs	r2, #1
 8004788:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800478c:	68f8      	ldr	r0, [r7, #12]
 800478e:	f000 ffe2 	bl	8005756 <I2C_WaitOnFlagUntilTimeout>
 8004792:	4603      	mov	r3, r0
 8004794:	2b00      	cmp	r3, #0
 8004796:	d001      	beq.n	800479c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	e0d5      	b.n	8004948 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2222      	movs	r2, #34	@ 0x22
 80047a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2240      	movs	r2, #64	@ 0x40
 80047a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2200      	movs	r2, #0
 80047b0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	6a3a      	ldr	r2, [r7, #32]
 80047b6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80047bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2200      	movs	r2, #0
 80047c2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80047c4:	88f8      	ldrh	r0, [r7, #6]
 80047c6:	893a      	ldrh	r2, [r7, #8]
 80047c8:	8979      	ldrh	r1, [r7, #10]
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	9301      	str	r3, [sp, #4]
 80047ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047d0:	9300      	str	r3, [sp, #0]
 80047d2:	4603      	mov	r3, r0
 80047d4:	68f8      	ldr	r0, [r7, #12]
 80047d6:	f000 fa7f 	bl	8004cd8 <I2C_RequestMemoryRead>
 80047da:	4603      	mov	r3, r0
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d005      	beq.n	80047ec <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	2200      	movs	r2, #0
 80047e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	e0ad      	b.n	8004948 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047f0:	b29b      	uxth	r3, r3
 80047f2:	2bff      	cmp	r3, #255	@ 0xff
 80047f4:	d90e      	bls.n	8004814 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	22ff      	movs	r2, #255	@ 0xff
 80047fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004800:	b2da      	uxtb	r2, r3
 8004802:	8979      	ldrh	r1, [r7, #10]
 8004804:	4b52      	ldr	r3, [pc, #328]	@ (8004950 <HAL_I2C_Mem_Read+0x22c>)
 8004806:	9300      	str	r3, [sp, #0]
 8004808:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800480c:	68f8      	ldr	r0, [r7, #12]
 800480e:	f001 f965 	bl	8005adc <I2C_TransferConfig>
 8004812:	e00f      	b.n	8004834 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004818:	b29a      	uxth	r2, r3
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004822:	b2da      	uxtb	r2, r3
 8004824:	8979      	ldrh	r1, [r7, #10]
 8004826:	4b4a      	ldr	r3, [pc, #296]	@ (8004950 <HAL_I2C_Mem_Read+0x22c>)
 8004828:	9300      	str	r3, [sp, #0]
 800482a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800482e:	68f8      	ldr	r0, [r7, #12]
 8004830:	f001 f954 	bl	8005adc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004834:	697b      	ldr	r3, [r7, #20]
 8004836:	9300      	str	r3, [sp, #0]
 8004838:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800483a:	2200      	movs	r2, #0
 800483c:	2104      	movs	r1, #4
 800483e:	68f8      	ldr	r0, [r7, #12]
 8004840:	f000 ff89 	bl	8005756 <I2C_WaitOnFlagUntilTimeout>
 8004844:	4603      	mov	r3, r0
 8004846:	2b00      	cmp	r3, #0
 8004848:	d001      	beq.n	800484e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	e07c      	b.n	8004948 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004858:	b2d2      	uxtb	r2, r2
 800485a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004860:	1c5a      	adds	r2, r3, #1
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800486a:	3b01      	subs	r3, #1
 800486c:	b29a      	uxth	r2, r3
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004876:	b29b      	uxth	r3, r3
 8004878:	3b01      	subs	r3, #1
 800487a:	b29a      	uxth	r2, r3
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004884:	b29b      	uxth	r3, r3
 8004886:	2b00      	cmp	r3, #0
 8004888:	d034      	beq.n	80048f4 <HAL_I2C_Mem_Read+0x1d0>
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800488e:	2b00      	cmp	r3, #0
 8004890:	d130      	bne.n	80048f4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	9300      	str	r3, [sp, #0]
 8004896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004898:	2200      	movs	r2, #0
 800489a:	2180      	movs	r1, #128	@ 0x80
 800489c:	68f8      	ldr	r0, [r7, #12]
 800489e:	f000 ff5a 	bl	8005756 <I2C_WaitOnFlagUntilTimeout>
 80048a2:	4603      	mov	r3, r0
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d001      	beq.n	80048ac <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	e04d      	b.n	8004948 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	2bff      	cmp	r3, #255	@ 0xff
 80048b4:	d90e      	bls.n	80048d4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	22ff      	movs	r2, #255	@ 0xff
 80048ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048c0:	b2da      	uxtb	r2, r3
 80048c2:	8979      	ldrh	r1, [r7, #10]
 80048c4:	2300      	movs	r3, #0
 80048c6:	9300      	str	r3, [sp, #0]
 80048c8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80048cc:	68f8      	ldr	r0, [r7, #12]
 80048ce:	f001 f905 	bl	8005adc <I2C_TransferConfig>
 80048d2:	e00f      	b.n	80048f4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048d8:	b29a      	uxth	r2, r3
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048e2:	b2da      	uxtb	r2, r3
 80048e4:	8979      	ldrh	r1, [r7, #10]
 80048e6:	2300      	movs	r3, #0
 80048e8:	9300      	str	r3, [sp, #0]
 80048ea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80048ee:	68f8      	ldr	r0, [r7, #12]
 80048f0:	f001 f8f4 	bl	8005adc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048f8:	b29b      	uxth	r3, r3
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d19a      	bne.n	8004834 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048fe:	697a      	ldr	r2, [r7, #20]
 8004900:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004902:	68f8      	ldr	r0, [r7, #12]
 8004904:	f000 ffc7 	bl	8005896 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004908:	4603      	mov	r3, r0
 800490a:	2b00      	cmp	r3, #0
 800490c:	d001      	beq.n	8004912 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800490e:	2301      	movs	r3, #1
 8004910:	e01a      	b.n	8004948 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	2220      	movs	r2, #32
 8004918:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	6859      	ldr	r1, [r3, #4]
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681a      	ldr	r2, [r3, #0]
 8004924:	4b0b      	ldr	r3, [pc, #44]	@ (8004954 <HAL_I2C_Mem_Read+0x230>)
 8004926:	400b      	ands	r3, r1
 8004928:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2220      	movs	r2, #32
 800492e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2200      	movs	r2, #0
 8004936:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	2200      	movs	r2, #0
 800493e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004942:	2300      	movs	r3, #0
 8004944:	e000      	b.n	8004948 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004946:	2302      	movs	r3, #2
  }
}
 8004948:	4618      	mov	r0, r3
 800494a:	3718      	adds	r7, #24
 800494c:	46bd      	mov	sp, r7
 800494e:	bd80      	pop	{r7, pc}
 8004950:	80002400 	.word	0x80002400
 8004954:	fe00e800 	.word	0xfe00e800

08004958 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b084      	sub	sp, #16
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	699b      	ldr	r3, [r3, #24]
 8004966:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004974:	2b00      	cmp	r3, #0
 8004976:	d005      	beq.n	8004984 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800497c:	68ba      	ldr	r2, [r7, #8]
 800497e:	68f9      	ldr	r1, [r7, #12]
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	4798      	blx	r3
  }
}
 8004984:	bf00      	nop
 8004986:	3710      	adds	r7, #16
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}

0800498c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b086      	sub	sp, #24
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	699b      	ldr	r3, [r3, #24]
 800499a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	0a1b      	lsrs	r3, r3, #8
 80049a8:	f003 0301 	and.w	r3, r3, #1
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d010      	beq.n	80049d2 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	09db      	lsrs	r3, r3, #7
 80049b4:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d00a      	beq.n	80049d2 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049c0:	f043 0201 	orr.w	r2, r3, #1
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80049d0:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	0a9b      	lsrs	r3, r3, #10
 80049d6:	f003 0301 	and.w	r3, r3, #1
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d010      	beq.n	8004a00 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	09db      	lsrs	r3, r3, #7
 80049e2:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d00a      	beq.n	8004a00 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049ee:	f043 0208 	orr.w	r2, r3, #8
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80049fe:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	0a5b      	lsrs	r3, r3, #9
 8004a04:	f003 0301 	and.w	r3, r3, #1
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d010      	beq.n	8004a2e <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	09db      	lsrs	r3, r3, #7
 8004a10:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d00a      	beq.n	8004a2e <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a1c:	f043 0202 	orr.w	r2, r3, #2
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a2c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a32:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	f003 030b 	and.w	r3, r3, #11
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d003      	beq.n	8004a46 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8004a3e:	68f9      	ldr	r1, [r7, #12]
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	f000 fd2f 	bl	80054a4 <I2C_ITError>
  }
}
 8004a46:	bf00      	nop
 8004a48:	3718      	adds	r7, #24
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}

08004a4e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004a4e:	b480      	push	{r7}
 8004a50:	b083      	sub	sp, #12
 8004a52:	af00      	add	r7, sp, #0
 8004a54:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004a56:	bf00      	nop
 8004a58:	370c      	adds	r7, #12
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr

08004a62 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004a62:	b480      	push	{r7}
 8004a64:	b083      	sub	sp, #12
 8004a66:	af00      	add	r7, sp, #0
 8004a68:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004a6a:	bf00      	nop
 8004a6c:	370c      	adds	r7, #12
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr

08004a76 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004a76:	b480      	push	{r7}
 8004a78:	b083      	sub	sp, #12
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	6078      	str	r0, [r7, #4]
 8004a7e:	460b      	mov	r3, r1
 8004a80:	70fb      	strb	r3, [r7, #3]
 8004a82:	4613      	mov	r3, r2
 8004a84:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004a86:	bf00      	nop
 8004a88:	370c      	adds	r7, #12
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a90:	4770      	bx	lr

08004a92 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004a92:	b480      	push	{r7}
 8004a94:	b083      	sub	sp, #12
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8004a9a:	bf00      	nop
 8004a9c:	370c      	adds	r7, #12
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa4:	4770      	bx	lr

08004aa6 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004aa6:	b480      	push	{r7}
 8004aa8:	b083      	sub	sp, #12
 8004aaa:	af00      	add	r7, sp, #0
 8004aac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004aae:	bf00      	nop
 8004ab0:	370c      	adds	r7, #12
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab8:	4770      	bx	lr

08004aba <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004aba:	b480      	push	{r7}
 8004abc:	b083      	sub	sp, #12
 8004abe:	af00      	add	r7, sp, #0
 8004ac0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004ac2:	bf00      	nop
 8004ac4:	370c      	adds	r7, #12
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004acc:	4770      	bx	lr

08004ace <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8004ace:	b580      	push	{r7, lr}
 8004ad0:	b086      	sub	sp, #24
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	60f8      	str	r0, [r7, #12]
 8004ad6:	60b9      	str	r1, [r7, #8]
 8004ad8:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ade:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8004ae0:	68bb      	ldr	r3, [r7, #8]
 8004ae2:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	d101      	bne.n	8004af2 <I2C_Slave_ISR_IT+0x24>
 8004aee:	2302      	movs	r3, #2
 8004af0:	e0ed      	b.n	8004cce <I2C_Slave_ISR_IT+0x200>
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2201      	movs	r2, #1
 8004af6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	095b      	lsrs	r3, r3, #5
 8004afe:	f003 0301 	and.w	r3, r3, #1
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d00a      	beq.n	8004b1c <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	095b      	lsrs	r3, r3, #5
 8004b0a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d004      	beq.n	8004b1c <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004b12:	6939      	ldr	r1, [r7, #16]
 8004b14:	68f8      	ldr	r0, [r7, #12]
 8004b16:	f000 fa15 	bl	8004f44 <I2C_ITSlaveCplt>
 8004b1a:	e0d3      	b.n	8004cc4 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004b1c:	693b      	ldr	r3, [r7, #16]
 8004b1e:	091b      	lsrs	r3, r3, #4
 8004b20:	f003 0301 	and.w	r3, r3, #1
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d04d      	beq.n	8004bc4 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	091b      	lsrs	r3, r3, #4
 8004b2c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d047      	beq.n	8004bc4 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b38:	b29b      	uxth	r3, r3
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d128      	bne.n	8004b90 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	2b28      	cmp	r3, #40	@ 0x28
 8004b48:	d108      	bne.n	8004b5c <I2C_Slave_ISR_IT+0x8e>
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004b50:	d104      	bne.n	8004b5c <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004b52:	6939      	ldr	r1, [r7, #16]
 8004b54:	68f8      	ldr	r0, [r7, #12]
 8004b56:	f000 fc4f 	bl	80053f8 <I2C_ITListenCplt>
 8004b5a:	e032      	b.n	8004bc2 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b62:	b2db      	uxtb	r3, r3
 8004b64:	2b29      	cmp	r3, #41	@ 0x29
 8004b66:	d10e      	bne.n	8004b86 <I2C_Slave_ISR_IT+0xb8>
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004b6e:	d00a      	beq.n	8004b86 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	2210      	movs	r2, #16
 8004b76:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004b78:	68f8      	ldr	r0, [r7, #12]
 8004b7a:	f000 fdaa 	bl	80056d2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004b7e:	68f8      	ldr	r0, [r7, #12]
 8004b80:	f000 f982 	bl	8004e88 <I2C_ITSlaveSeqCplt>
 8004b84:	e01d      	b.n	8004bc2 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	2210      	movs	r2, #16
 8004b8c:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8004b8e:	e096      	b.n	8004cbe <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	2210      	movs	r2, #16
 8004b96:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b9c:	f043 0204 	orr.w	r2, r3, #4
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d004      	beq.n	8004bb4 <I2C_Slave_ISR_IT+0xe6>
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004bb0:	f040 8085 	bne.w	8004cbe <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bb8:	4619      	mov	r1, r3
 8004bba:	68f8      	ldr	r0, [r7, #12]
 8004bbc:	f000 fc72 	bl	80054a4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8004bc0:	e07d      	b.n	8004cbe <I2C_Slave_ISR_IT+0x1f0>
 8004bc2:	e07c      	b.n	8004cbe <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	089b      	lsrs	r3, r3, #2
 8004bc8:	f003 0301 	and.w	r3, r3, #1
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d030      	beq.n	8004c32 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	089b      	lsrs	r3, r3, #2
 8004bd4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d02a      	beq.n	8004c32 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004be0:	b29b      	uxth	r3, r3
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d018      	beq.n	8004c18 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf0:	b2d2      	uxtb	r2, r2
 8004bf2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf8:	1c5a      	adds	r2, r3, #1
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c02:	3b01      	subs	r3, #1
 8004c04:	b29a      	uxth	r2, r3
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c0e:	b29b      	uxth	r3, r3
 8004c10:	3b01      	subs	r3, #1
 8004c12:	b29a      	uxth	r2, r3
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c1c:	b29b      	uxth	r3, r3
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d14f      	bne.n	8004cc2 <I2C_Slave_ISR_IT+0x1f4>
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004c28:	d04b      	beq.n	8004cc2 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8004c2a:	68f8      	ldr	r0, [r7, #12]
 8004c2c:	f000 f92c 	bl	8004e88 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8004c30:	e047      	b.n	8004cc2 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004c32:	693b      	ldr	r3, [r7, #16]
 8004c34:	08db      	lsrs	r3, r3, #3
 8004c36:	f003 0301 	and.w	r3, r3, #1
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d00a      	beq.n	8004c54 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	08db      	lsrs	r3, r3, #3
 8004c42:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d004      	beq.n	8004c54 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8004c4a:	6939      	ldr	r1, [r7, #16]
 8004c4c:	68f8      	ldr	r0, [r7, #12]
 8004c4e:	f000 f897 	bl	8004d80 <I2C_ITAddrCplt>
 8004c52:	e037      	b.n	8004cc4 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	085b      	lsrs	r3, r3, #1
 8004c58:	f003 0301 	and.w	r3, r3, #1
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d031      	beq.n	8004cc4 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	085b      	lsrs	r3, r3, #1
 8004c64:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d02b      	beq.n	8004cc4 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c70:	b29b      	uxth	r3, r3
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d018      	beq.n	8004ca8 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c7a:	781a      	ldrb	r2, [r3, #0]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c86:	1c5a      	adds	r2, r3, #1
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c90:	b29b      	uxth	r3, r3
 8004c92:	3b01      	subs	r3, #1
 8004c94:	b29a      	uxth	r2, r3
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c9e:	3b01      	subs	r3, #1
 8004ca0:	b29a      	uxth	r2, r3
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004ca6:	e00d      	b.n	8004cc4 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004cae:	d002      	beq.n	8004cb6 <I2C_Slave_ISR_IT+0x1e8>
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d106      	bne.n	8004cc4 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004cb6:	68f8      	ldr	r0, [r7, #12]
 8004cb8:	f000 f8e6 	bl	8004e88 <I2C_ITSlaveSeqCplt>
 8004cbc:	e002      	b.n	8004cc4 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 8004cbe:	bf00      	nop
 8004cc0:	e000      	b.n	8004cc4 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8004cc2:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004ccc:	2300      	movs	r3, #0
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3718      	adds	r7, #24
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}
	...

08004cd8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b086      	sub	sp, #24
 8004cdc:	af02      	add	r7, sp, #8
 8004cde:	60f8      	str	r0, [r7, #12]
 8004ce0:	4608      	mov	r0, r1
 8004ce2:	4611      	mov	r1, r2
 8004ce4:	461a      	mov	r2, r3
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	817b      	strh	r3, [r7, #10]
 8004cea:	460b      	mov	r3, r1
 8004cec:	813b      	strh	r3, [r7, #8]
 8004cee:	4613      	mov	r3, r2
 8004cf0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004cf2:	88fb      	ldrh	r3, [r7, #6]
 8004cf4:	b2da      	uxtb	r2, r3
 8004cf6:	8979      	ldrh	r1, [r7, #10]
 8004cf8:	4b20      	ldr	r3, [pc, #128]	@ (8004d7c <I2C_RequestMemoryRead+0xa4>)
 8004cfa:	9300      	str	r3, [sp, #0]
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	68f8      	ldr	r0, [r7, #12]
 8004d00:	f000 feec 	bl	8005adc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d04:	69fa      	ldr	r2, [r7, #28]
 8004d06:	69b9      	ldr	r1, [r7, #24]
 8004d08:	68f8      	ldr	r0, [r7, #12]
 8004d0a:	f000 fd7d 	bl	8005808 <I2C_WaitOnTXISFlagUntilTimeout>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d001      	beq.n	8004d18 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004d14:	2301      	movs	r3, #1
 8004d16:	e02c      	b.n	8004d72 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004d18:	88fb      	ldrh	r3, [r7, #6]
 8004d1a:	2b01      	cmp	r3, #1
 8004d1c:	d105      	bne.n	8004d2a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004d1e:	893b      	ldrh	r3, [r7, #8]
 8004d20:	b2da      	uxtb	r2, r3
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	629a      	str	r2, [r3, #40]	@ 0x28
 8004d28:	e015      	b.n	8004d56 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004d2a:	893b      	ldrh	r3, [r7, #8]
 8004d2c:	0a1b      	lsrs	r3, r3, #8
 8004d2e:	b29b      	uxth	r3, r3
 8004d30:	b2da      	uxtb	r2, r3
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d38:	69fa      	ldr	r2, [r7, #28]
 8004d3a:	69b9      	ldr	r1, [r7, #24]
 8004d3c:	68f8      	ldr	r0, [r7, #12]
 8004d3e:	f000 fd63 	bl	8005808 <I2C_WaitOnTXISFlagUntilTimeout>
 8004d42:	4603      	mov	r3, r0
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d001      	beq.n	8004d4c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	e012      	b.n	8004d72 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004d4c:	893b      	ldrh	r3, [r7, #8]
 8004d4e:	b2da      	uxtb	r2, r3
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004d56:	69fb      	ldr	r3, [r7, #28]
 8004d58:	9300      	str	r3, [sp, #0]
 8004d5a:	69bb      	ldr	r3, [r7, #24]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	2140      	movs	r1, #64	@ 0x40
 8004d60:	68f8      	ldr	r0, [r7, #12]
 8004d62:	f000 fcf8 	bl	8005756 <I2C_WaitOnFlagUntilTimeout>
 8004d66:	4603      	mov	r3, r0
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d001      	beq.n	8004d70 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	e000      	b.n	8004d72 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004d70:	2300      	movs	r3, #0
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	3710      	adds	r7, #16
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	bf00      	nop
 8004d7c:	80002000 	.word	0x80002000

08004d80 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b084      	sub	sp, #16
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
 8004d88:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d90:	b2db      	uxtb	r3, r3
 8004d92:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004d96:	2b28      	cmp	r3, #40	@ 0x28
 8004d98:	d16a      	bne.n	8004e70 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	699b      	ldr	r3, [r3, #24]
 8004da0:	0c1b      	lsrs	r3, r3, #16
 8004da2:	b2db      	uxtb	r3, r3
 8004da4:	f003 0301 	and.w	r3, r3, #1
 8004da8:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	699b      	ldr	r3, [r3, #24]
 8004db0:	0c1b      	lsrs	r3, r3, #16
 8004db2:	b29b      	uxth	r3, r3
 8004db4:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8004db8:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	b29b      	uxth	r3, r3
 8004dc2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004dc6:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	68db      	ldr	r3, [r3, #12]
 8004dce:	b29b      	uxth	r3, r3
 8004dd0:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8004dd4:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	68db      	ldr	r3, [r3, #12]
 8004dda:	2b02      	cmp	r3, #2
 8004ddc:	d138      	bne.n	8004e50 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8004dde:	897b      	ldrh	r3, [r7, #10]
 8004de0:	09db      	lsrs	r3, r3, #7
 8004de2:	b29a      	uxth	r2, r3
 8004de4:	89bb      	ldrh	r3, [r7, #12]
 8004de6:	4053      	eors	r3, r2
 8004de8:	b29b      	uxth	r3, r3
 8004dea:	f003 0306 	and.w	r3, r3, #6
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d11c      	bne.n	8004e2c <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8004df2:	897b      	ldrh	r3, [r7, #10]
 8004df4:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004dfa:	1c5a      	adds	r2, r3, #1
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e04:	2b02      	cmp	r3, #2
 8004e06:	d13b      	bne.n	8004e80 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	2208      	movs	r2, #8
 8004e14:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004e1e:	89ba      	ldrh	r2, [r7, #12]
 8004e20:	7bfb      	ldrb	r3, [r7, #15]
 8004e22:	4619      	mov	r1, r3
 8004e24:	6878      	ldr	r0, [r7, #4]
 8004e26:	f7ff fe26 	bl	8004a76 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004e2a:	e029      	b.n	8004e80 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8004e2c:	893b      	ldrh	r3, [r7, #8]
 8004e2e:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004e30:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	f000 fe83 	bl	8005b40 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004e42:	89ba      	ldrh	r2, [r7, #12]
 8004e44:	7bfb      	ldrb	r3, [r7, #15]
 8004e46:	4619      	mov	r1, r3
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	f7ff fe14 	bl	8004a76 <HAL_I2C_AddrCallback>
}
 8004e4e:	e017      	b.n	8004e80 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004e50:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004e54:	6878      	ldr	r0, [r7, #4]
 8004e56:	f000 fe73 	bl	8005b40 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004e62:	89ba      	ldrh	r2, [r7, #12]
 8004e64:	7bfb      	ldrb	r3, [r7, #15]
 8004e66:	4619      	mov	r1, r3
 8004e68:	6878      	ldr	r0, [r7, #4]
 8004e6a:	f7ff fe04 	bl	8004a76 <HAL_I2C_AddrCallback>
}
 8004e6e:	e007      	b.n	8004e80 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	2208      	movs	r2, #8
 8004e76:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8004e80:	bf00      	nop
 8004e82:	3710      	adds	r7, #16
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd80      	pop	{r7, pc}

08004e88 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b084      	sub	sp, #16
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	0b9b      	lsrs	r3, r3, #14
 8004ea4:	f003 0301 	and.w	r3, r3, #1
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d008      	beq.n	8004ebe <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	681a      	ldr	r2, [r3, #0]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004eba:	601a      	str	r2, [r3, #0]
 8004ebc:	e00d      	b.n	8004eda <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	0bdb      	lsrs	r3, r3, #15
 8004ec2:	f003 0301 	and.w	r3, r3, #1
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d007      	beq.n	8004eda <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004ed8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	2b29      	cmp	r3, #41	@ 0x29
 8004ee4:	d112      	bne.n	8004f0c <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2228      	movs	r2, #40	@ 0x28
 8004eea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2221      	movs	r2, #33	@ 0x21
 8004ef2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004ef4:	2101      	movs	r1, #1
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	f000 fe22 	bl	8005b40 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004f04:	6878      	ldr	r0, [r7, #4]
 8004f06:	f7ff fda2 	bl	8004a4e <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004f0a:	e017      	b.n	8004f3c <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f12:	b2db      	uxtb	r3, r3
 8004f14:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f16:	d111      	bne.n	8004f3c <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2228      	movs	r2, #40	@ 0x28
 8004f1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2222      	movs	r2, #34	@ 0x22
 8004f24:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004f26:	2102      	movs	r1, #2
 8004f28:	6878      	ldr	r0, [r7, #4]
 8004f2a:	f000 fe09 	bl	8005b40 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2200      	movs	r2, #0
 8004f32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f7ff fd93 	bl	8004a62 <HAL_I2C_SlaveRxCpltCallback>
}
 8004f3c:	bf00      	nop
 8004f3e:	3710      	adds	r7, #16
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}

08004f44 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b086      	sub	sp, #24
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
 8004f4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f5e:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f66:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	2220      	movs	r2, #32
 8004f6e:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004f70:	7afb      	ldrb	r3, [r7, #11]
 8004f72:	2b21      	cmp	r3, #33	@ 0x21
 8004f74:	d002      	beq.n	8004f7c <I2C_ITSlaveCplt+0x38>
 8004f76:	7afb      	ldrb	r3, [r7, #11]
 8004f78:	2b29      	cmp	r3, #41	@ 0x29
 8004f7a:	d108      	bne.n	8004f8e <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004f7c:	f248 0101 	movw	r1, #32769	@ 0x8001
 8004f80:	6878      	ldr	r0, [r7, #4]
 8004f82:	f000 fddd 	bl	8005b40 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2221      	movs	r2, #33	@ 0x21
 8004f8a:	631a      	str	r2, [r3, #48]	@ 0x30
 8004f8c:	e019      	b.n	8004fc2 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004f8e:	7afb      	ldrb	r3, [r7, #11]
 8004f90:	2b22      	cmp	r3, #34	@ 0x22
 8004f92:	d002      	beq.n	8004f9a <I2C_ITSlaveCplt+0x56>
 8004f94:	7afb      	ldrb	r3, [r7, #11]
 8004f96:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f98:	d108      	bne.n	8004fac <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004f9a:	f248 0102 	movw	r1, #32770	@ 0x8002
 8004f9e:	6878      	ldr	r0, [r7, #4]
 8004fa0:	f000 fdce 	bl	8005b40 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2222      	movs	r2, #34	@ 0x22
 8004fa8:	631a      	str	r2, [r3, #48]	@ 0x30
 8004faa:	e00a      	b.n	8004fc2 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8004fac:	7afb      	ldrb	r3, [r7, #11]
 8004fae:	2b28      	cmp	r3, #40	@ 0x28
 8004fb0:	d107      	bne.n	8004fc2 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8004fb2:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	f000 fdc2 	bl	8005b40 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	685a      	ldr	r2, [r3, #4]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004fd0:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	6859      	ldr	r1, [r3, #4]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681a      	ldr	r2, [r3, #0]
 8004fdc:	4b80      	ldr	r3, [pc, #512]	@ (80051e0 <I2C_ITSlaveCplt+0x29c>)
 8004fde:	400b      	ands	r3, r1
 8004fe0:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f000 fb75 	bl	80056d2 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004fe8:	693b      	ldr	r3, [r7, #16]
 8004fea:	0b9b      	lsrs	r3, r3, #14
 8004fec:	f003 0301 	and.w	r3, r3, #1
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d07a      	beq.n	80050ea <I2C_ITSlaveCplt+0x1a6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005002:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005008:	2b00      	cmp	r3, #0
 800500a:	f000 8112 	beq.w	8005232 <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a73      	ldr	r2, [pc, #460]	@ (80051e4 <I2C_ITSlaveCplt+0x2a0>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d059      	beq.n	80050ce <I2C_ITSlaveCplt+0x18a>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a71      	ldr	r2, [pc, #452]	@ (80051e8 <I2C_ITSlaveCplt+0x2a4>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d053      	beq.n	80050ce <I2C_ITSlaveCplt+0x18a>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a6f      	ldr	r2, [pc, #444]	@ (80051ec <I2C_ITSlaveCplt+0x2a8>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d04d      	beq.n	80050ce <I2C_ITSlaveCplt+0x18a>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a6d      	ldr	r2, [pc, #436]	@ (80051f0 <I2C_ITSlaveCplt+0x2ac>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d047      	beq.n	80050ce <I2C_ITSlaveCplt+0x18a>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a6b      	ldr	r2, [pc, #428]	@ (80051f4 <I2C_ITSlaveCplt+0x2b0>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d041      	beq.n	80050ce <I2C_ITSlaveCplt+0x18a>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a69      	ldr	r2, [pc, #420]	@ (80051f8 <I2C_ITSlaveCplt+0x2b4>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d03b      	beq.n	80050ce <I2C_ITSlaveCplt+0x18a>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a67      	ldr	r2, [pc, #412]	@ (80051fc <I2C_ITSlaveCplt+0x2b8>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d035      	beq.n	80050ce <I2C_ITSlaveCplt+0x18a>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4a65      	ldr	r2, [pc, #404]	@ (8005200 <I2C_ITSlaveCplt+0x2bc>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d02f      	beq.n	80050ce <I2C_ITSlaveCplt+0x18a>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a63      	ldr	r2, [pc, #396]	@ (8005204 <I2C_ITSlaveCplt+0x2c0>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d029      	beq.n	80050ce <I2C_ITSlaveCplt+0x18a>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a61      	ldr	r2, [pc, #388]	@ (8005208 <I2C_ITSlaveCplt+0x2c4>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d023      	beq.n	80050ce <I2C_ITSlaveCplt+0x18a>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a5f      	ldr	r2, [pc, #380]	@ (800520c <I2C_ITSlaveCplt+0x2c8>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d01d      	beq.n	80050ce <I2C_ITSlaveCplt+0x18a>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a5d      	ldr	r2, [pc, #372]	@ (8005210 <I2C_ITSlaveCplt+0x2cc>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d017      	beq.n	80050ce <I2C_ITSlaveCplt+0x18a>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a5b      	ldr	r2, [pc, #364]	@ (8005214 <I2C_ITSlaveCplt+0x2d0>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d011      	beq.n	80050ce <I2C_ITSlaveCplt+0x18a>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a59      	ldr	r2, [pc, #356]	@ (8005218 <I2C_ITSlaveCplt+0x2d4>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d00b      	beq.n	80050ce <I2C_ITSlaveCplt+0x18a>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a57      	ldr	r2, [pc, #348]	@ (800521c <I2C_ITSlaveCplt+0x2d8>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d005      	beq.n	80050ce <I2C_ITSlaveCplt+0x18a>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a55      	ldr	r2, [pc, #340]	@ (8005220 <I2C_ITSlaveCplt+0x2dc>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d105      	bne.n	80050da <I2C_ITSlaveCplt+0x196>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	b29b      	uxth	r3, r3
 80050d8:	e004      	b.n	80050e4 <I2C_ITSlaveCplt+0x1a0>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	b29b      	uxth	r3, r3
 80050e4:	687a      	ldr	r2, [r7, #4]
 80050e6:	8553      	strh	r3, [r2, #42]	@ 0x2a
 80050e8:	e0a3      	b.n	8005232 <I2C_ITSlaveCplt+0x2ee>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	0bdb      	lsrs	r3, r3, #15
 80050ee:	f003 0301 	and.w	r3, r3, #1
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	f000 809d 	beq.w	8005232 <I2C_ITSlaveCplt+0x2ee>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	681a      	ldr	r2, [r3, #0]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005106:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800510c:	2b00      	cmp	r3, #0
 800510e:	f000 8090 	beq.w	8005232 <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a32      	ldr	r2, [pc, #200]	@ (80051e4 <I2C_ITSlaveCplt+0x2a0>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d059      	beq.n	80051d2 <I2C_ITSlaveCplt+0x28e>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a30      	ldr	r2, [pc, #192]	@ (80051e8 <I2C_ITSlaveCplt+0x2a4>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d053      	beq.n	80051d2 <I2C_ITSlaveCplt+0x28e>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a2e      	ldr	r2, [pc, #184]	@ (80051ec <I2C_ITSlaveCplt+0x2a8>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d04d      	beq.n	80051d2 <I2C_ITSlaveCplt+0x28e>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a2c      	ldr	r2, [pc, #176]	@ (80051f0 <I2C_ITSlaveCplt+0x2ac>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d047      	beq.n	80051d2 <I2C_ITSlaveCplt+0x28e>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a2a      	ldr	r2, [pc, #168]	@ (80051f4 <I2C_ITSlaveCplt+0x2b0>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d041      	beq.n	80051d2 <I2C_ITSlaveCplt+0x28e>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a28      	ldr	r2, [pc, #160]	@ (80051f8 <I2C_ITSlaveCplt+0x2b4>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d03b      	beq.n	80051d2 <I2C_ITSlaveCplt+0x28e>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a26      	ldr	r2, [pc, #152]	@ (80051fc <I2C_ITSlaveCplt+0x2b8>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d035      	beq.n	80051d2 <I2C_ITSlaveCplt+0x28e>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a24      	ldr	r2, [pc, #144]	@ (8005200 <I2C_ITSlaveCplt+0x2bc>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d02f      	beq.n	80051d2 <I2C_ITSlaveCplt+0x28e>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a22      	ldr	r2, [pc, #136]	@ (8005204 <I2C_ITSlaveCplt+0x2c0>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d029      	beq.n	80051d2 <I2C_ITSlaveCplt+0x28e>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a20      	ldr	r2, [pc, #128]	@ (8005208 <I2C_ITSlaveCplt+0x2c4>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d023      	beq.n	80051d2 <I2C_ITSlaveCplt+0x28e>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a1e      	ldr	r2, [pc, #120]	@ (800520c <I2C_ITSlaveCplt+0x2c8>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d01d      	beq.n	80051d2 <I2C_ITSlaveCplt+0x28e>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a1c      	ldr	r2, [pc, #112]	@ (8005210 <I2C_ITSlaveCplt+0x2cc>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d017      	beq.n	80051d2 <I2C_ITSlaveCplt+0x28e>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4a1a      	ldr	r2, [pc, #104]	@ (8005214 <I2C_ITSlaveCplt+0x2d0>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d011      	beq.n	80051d2 <I2C_ITSlaveCplt+0x28e>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4a18      	ldr	r2, [pc, #96]	@ (8005218 <I2C_ITSlaveCplt+0x2d4>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d00b      	beq.n	80051d2 <I2C_ITSlaveCplt+0x28e>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a16      	ldr	r2, [pc, #88]	@ (800521c <I2C_ITSlaveCplt+0x2d8>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d005      	beq.n	80051d2 <I2C_ITSlaveCplt+0x28e>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a14      	ldr	r2, [pc, #80]	@ (8005220 <I2C_ITSlaveCplt+0x2dc>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d128      	bne.n	8005224 <I2C_ITSlaveCplt+0x2e0>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	b29b      	uxth	r3, r3
 80051dc:	e027      	b.n	800522e <I2C_ITSlaveCplt+0x2ea>
 80051de:	bf00      	nop
 80051e0:	fe00e800 	.word	0xfe00e800
 80051e4:	40020010 	.word	0x40020010
 80051e8:	40020028 	.word	0x40020028
 80051ec:	40020040 	.word	0x40020040
 80051f0:	40020058 	.word	0x40020058
 80051f4:	40020070 	.word	0x40020070
 80051f8:	40020088 	.word	0x40020088
 80051fc:	400200a0 	.word	0x400200a0
 8005200:	400200b8 	.word	0x400200b8
 8005204:	40020410 	.word	0x40020410
 8005208:	40020428 	.word	0x40020428
 800520c:	40020440 	.word	0x40020440
 8005210:	40020458 	.word	0x40020458
 8005214:	40020470 	.word	0x40020470
 8005218:	40020488 	.word	0x40020488
 800521c:	400204a0 	.word	0x400204a0
 8005220:	400204b8 	.word	0x400204b8
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	b29b      	uxth	r3, r3
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	089b      	lsrs	r3, r3, #2
 8005236:	f003 0301 	and.w	r3, r3, #1
 800523a:	2b00      	cmp	r3, #0
 800523c:	d020      	beq.n	8005280 <I2C_ITSlaveCplt+0x33c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	f023 0304 	bic.w	r3, r3, #4
 8005244:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005250:	b2d2      	uxtb	r2, r2
 8005252:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005258:	1c5a      	adds	r2, r3, #1
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005262:	2b00      	cmp	r3, #0
 8005264:	d00c      	beq.n	8005280 <I2C_ITSlaveCplt+0x33c>
    {
      hi2c->XferSize--;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800526a:	3b01      	subs	r3, #1
 800526c:	b29a      	uxth	r2, r3
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005276:	b29b      	uxth	r3, r3
 8005278:	3b01      	subs	r3, #1
 800527a:	b29a      	uxth	r2, r3
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005284:	b29b      	uxth	r3, r3
 8005286:	2b00      	cmp	r3, #0
 8005288:	d005      	beq.n	8005296 <I2C_ITSlaveCplt+0x352>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800528e:	f043 0204 	orr.w	r2, r3, #4
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	091b      	lsrs	r3, r3, #4
 800529a:	f003 0301 	and.w	r3, r3, #1
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d04a      	beq.n	8005338 <I2C_ITSlaveCplt+0x3f4>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	091b      	lsrs	r3, r3, #4
 80052a6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d044      	beq.n	8005338 <I2C_ITSlaveCplt+0x3f4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052b2:	b29b      	uxth	r3, r3
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d128      	bne.n	800530a <I2C_ITSlaveCplt+0x3c6>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052be:	b2db      	uxtb	r3, r3
 80052c0:	2b28      	cmp	r3, #40	@ 0x28
 80052c2:	d108      	bne.n	80052d6 <I2C_ITSlaveCplt+0x392>
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80052ca:	d104      	bne.n	80052d6 <I2C_ITSlaveCplt+0x392>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80052cc:	6979      	ldr	r1, [r7, #20]
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f000 f892 	bl	80053f8 <I2C_ITListenCplt>
 80052d4:	e030      	b.n	8005338 <I2C_ITSlaveCplt+0x3f4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052dc:	b2db      	uxtb	r3, r3
 80052de:	2b29      	cmp	r3, #41	@ 0x29
 80052e0:	d10e      	bne.n	8005300 <I2C_ITSlaveCplt+0x3bc>
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80052e8:	d00a      	beq.n	8005300 <I2C_ITSlaveCplt+0x3bc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	2210      	movs	r2, #16
 80052f0:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80052f2:	6878      	ldr	r0, [r7, #4]
 80052f4:	f000 f9ed 	bl	80056d2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80052f8:	6878      	ldr	r0, [r7, #4]
 80052fa:	f7ff fdc5 	bl	8004e88 <I2C_ITSlaveSeqCplt>
 80052fe:	e01b      	b.n	8005338 <I2C_ITSlaveCplt+0x3f4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	2210      	movs	r2, #16
 8005306:	61da      	str	r2, [r3, #28]
 8005308:	e016      	b.n	8005338 <I2C_ITSlaveCplt+0x3f4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	2210      	movs	r2, #16
 8005310:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005316:	f043 0204 	orr.w	r2, r3, #4
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d003      	beq.n	800532c <I2C_ITSlaveCplt+0x3e8>
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800532a:	d105      	bne.n	8005338 <I2C_ITSlaveCplt+0x3f4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005330:	4619      	mov	r1, r3
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f000 f8b6 	bl	80054a4 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2200      	movs	r2, #0
 800533c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2200      	movs	r2, #0
 8005344:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800534a:	2b00      	cmp	r3, #0
 800534c:	d010      	beq.n	8005370 <I2C_ITSlaveCplt+0x42c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005352:	4619      	mov	r1, r3
 8005354:	6878      	ldr	r0, [r7, #4]
 8005356:	f000 f8a5 	bl	80054a4 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005360:	b2db      	uxtb	r3, r3
 8005362:	2b28      	cmp	r3, #40	@ 0x28
 8005364:	d141      	bne.n	80053ea <I2C_ITSlaveCplt+0x4a6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8005366:	6979      	ldr	r1, [r7, #20]
 8005368:	6878      	ldr	r0, [r7, #4]
 800536a:	f000 f845 	bl	80053f8 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800536e:	e03c      	b.n	80053ea <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005374:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005378:	d014      	beq.n	80053a4 <I2C_ITSlaveCplt+0x460>
    I2C_ITSlaveSeqCplt(hi2c);
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	f7ff fd84 	bl	8004e88 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	4a1c      	ldr	r2, [pc, #112]	@ (80053f4 <I2C_ITSlaveCplt+0x4b0>)
 8005384:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2220      	movs	r2, #32
 800538a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2200      	movs	r2, #0
 8005398:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800539c:	6878      	ldr	r0, [r7, #4]
 800539e:	f7ff fb78 	bl	8004a92 <HAL_I2C_ListenCpltCallback>
}
 80053a2:	e022      	b.n	80053ea <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	2b22      	cmp	r3, #34	@ 0x22
 80053ae:	d10e      	bne.n	80053ce <I2C_ITSlaveCplt+0x48a>
    hi2c->State = HAL_I2C_STATE_READY;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2220      	movs	r2, #32
 80053b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2200      	movs	r2, #0
 80053bc:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2200      	movs	r2, #0
 80053c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f7ff fb4b 	bl	8004a62 <HAL_I2C_SlaveRxCpltCallback>
}
 80053cc:	e00d      	b.n	80053ea <I2C_ITSlaveCplt+0x4a6>
    hi2c->State = HAL_I2C_STATE_READY;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2220      	movs	r2, #32
 80053d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2200      	movs	r2, #0
 80053da:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2200      	movs	r2, #0
 80053e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80053e4:	6878      	ldr	r0, [r7, #4]
 80053e6:	f7ff fb32 	bl	8004a4e <HAL_I2C_SlaveTxCpltCallback>
}
 80053ea:	bf00      	nop
 80053ec:	3718      	adds	r7, #24
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}
 80053f2:	bf00      	nop
 80053f4:	ffff0000 	.word	0xffff0000

080053f8 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b082      	sub	sp, #8
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
 8005400:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	4a26      	ldr	r2, [pc, #152]	@ (80054a0 <I2C_ITListenCplt+0xa8>)
 8005406:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2200      	movs	r2, #0
 800540c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2220      	movs	r2, #32
 8005412:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2200      	movs	r2, #0
 800541a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2200      	movs	r2, #0
 8005422:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	089b      	lsrs	r3, r3, #2
 8005428:	f003 0301 	and.w	r3, r3, #1
 800542c:	2b00      	cmp	r3, #0
 800542e:	d022      	beq.n	8005476 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800543a:	b2d2      	uxtb	r2, r2
 800543c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005442:	1c5a      	adds	r2, r3, #1
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800544c:	2b00      	cmp	r3, #0
 800544e:	d012      	beq.n	8005476 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005454:	3b01      	subs	r3, #1
 8005456:	b29a      	uxth	r2, r3
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005460:	b29b      	uxth	r3, r3
 8005462:	3b01      	subs	r3, #1
 8005464:	b29a      	uxth	r2, r3
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800546e:	f043 0204 	orr.w	r2, r3, #4
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005476:	f248 0103 	movw	r1, #32771	@ 0x8003
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f000 fb60 	bl	8005b40 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	2210      	movs	r2, #16
 8005486:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2200      	movs	r2, #0
 800548c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8005490:	6878      	ldr	r0, [r7, #4]
 8005492:	f7ff fafe 	bl	8004a92 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8005496:	bf00      	nop
 8005498:	3708      	adds	r7, #8
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}
 800549e:	bf00      	nop
 80054a0:	ffff0000 	.word	0xffff0000

080054a4 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b084      	sub	sp, #16
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
 80054ac:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054b4:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	4a6d      	ldr	r2, [pc, #436]	@ (8005678 <I2C_ITError+0x1d4>)
 80054c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2200      	movs	r2, #0
 80054c8:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	431a      	orrs	r2, r3
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80054d6:	7bfb      	ldrb	r3, [r7, #15]
 80054d8:	2b28      	cmp	r3, #40	@ 0x28
 80054da:	d005      	beq.n	80054e8 <I2C_ITError+0x44>
 80054dc:	7bfb      	ldrb	r3, [r7, #15]
 80054de:	2b29      	cmp	r3, #41	@ 0x29
 80054e0:	d002      	beq.n	80054e8 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80054e2:	7bfb      	ldrb	r3, [r7, #15]
 80054e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80054e6:	d10b      	bne.n	8005500 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80054e8:	2103      	movs	r1, #3
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f000 fb28 	bl	8005b40 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2228      	movs	r2, #40	@ 0x28
 80054f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	4a60      	ldr	r2, [pc, #384]	@ (800567c <I2C_ITError+0x1d8>)
 80054fc:	635a      	str	r2, [r3, #52]	@ 0x34
 80054fe:	e030      	b.n	8005562 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005500:	f248 0103 	movw	r1, #32771	@ 0x8003
 8005504:	6878      	ldr	r0, [r7, #4]
 8005506:	f000 fb1b 	bl	8005b40 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f000 f8e1 	bl	80056d2 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005516:	b2db      	uxtb	r3, r3
 8005518:	2b60      	cmp	r3, #96	@ 0x60
 800551a:	d01f      	beq.n	800555c <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2220      	movs	r2, #32
 8005520:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	699b      	ldr	r3, [r3, #24]
 800552a:	f003 0320 	and.w	r3, r3, #32
 800552e:	2b20      	cmp	r3, #32
 8005530:	d114      	bne.n	800555c <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	699b      	ldr	r3, [r3, #24]
 8005538:	f003 0310 	and.w	r3, r3, #16
 800553c:	2b10      	cmp	r3, #16
 800553e:	d109      	bne.n	8005554 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	2210      	movs	r2, #16
 8005546:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800554c:	f043 0204 	orr.w	r2, r3, #4
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	2220      	movs	r2, #32
 800555a:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2200      	movs	r2, #0
 8005560:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005566:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800556c:	2b00      	cmp	r3, #0
 800556e:	d039      	beq.n	80055e4 <I2C_ITError+0x140>
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	2b11      	cmp	r3, #17
 8005574:	d002      	beq.n	800557c <I2C_ITError+0xd8>
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	2b21      	cmp	r3, #33	@ 0x21
 800557a:	d133      	bne.n	80055e4 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005586:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800558a:	d107      	bne.n	800559c <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	681a      	ldr	r2, [r3, #0]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800559a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055a0:	4618      	mov	r0, r3
 80055a2:	f7fe fa79 	bl	8003a98 <HAL_DMA_GetState>
 80055a6:	4603      	mov	r3, r0
 80055a8:	2b01      	cmp	r3, #1
 80055aa:	d017      	beq.n	80055dc <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055b0:	4a33      	ldr	r2, [pc, #204]	@ (8005680 <I2C_ITError+0x1dc>)
 80055b2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2200      	movs	r2, #0
 80055b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055c0:	4618      	mov	r0, r3
 80055c2:	f7fd f8f9 	bl	80027b8 <HAL_DMA_Abort_IT>
 80055c6:	4603      	mov	r3, r0
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d04d      	beq.n	8005668 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055d2:	687a      	ldr	r2, [r7, #4]
 80055d4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80055d6:	4610      	mov	r0, r2
 80055d8:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80055da:	e045      	b.n	8005668 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	f000 f851 	bl	8005684 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80055e2:	e041      	b.n	8005668 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d039      	beq.n	8005660 <I2C_ITError+0x1bc>
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	2b12      	cmp	r3, #18
 80055f0:	d002      	beq.n	80055f8 <I2C_ITError+0x154>
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	2b22      	cmp	r3, #34	@ 0x22
 80055f6:	d133      	bne.n	8005660 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005602:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005606:	d107      	bne.n	8005618 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	681a      	ldr	r2, [r3, #0]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005616:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800561c:	4618      	mov	r0, r3
 800561e:	f7fe fa3b 	bl	8003a98 <HAL_DMA_GetState>
 8005622:	4603      	mov	r3, r0
 8005624:	2b01      	cmp	r3, #1
 8005626:	d017      	beq.n	8005658 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800562c:	4a14      	ldr	r2, [pc, #80]	@ (8005680 <I2C_ITError+0x1dc>)
 800562e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2200      	movs	r2, #0
 8005634:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800563c:	4618      	mov	r0, r3
 800563e:	f7fd f8bb 	bl	80027b8 <HAL_DMA_Abort_IT>
 8005642:	4603      	mov	r3, r0
 8005644:	2b00      	cmp	r3, #0
 8005646:	d011      	beq.n	800566c <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800564c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800564e:	687a      	ldr	r2, [r7, #4]
 8005650:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005652:	4610      	mov	r0, r2
 8005654:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005656:	e009      	b.n	800566c <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	f000 f813 	bl	8005684 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800565e:	e005      	b.n	800566c <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f000 f80f 	bl	8005684 <I2C_TreatErrorCallback>
  }
}
 8005666:	e002      	b.n	800566e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005668:	bf00      	nop
 800566a:	e000      	b.n	800566e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800566c:	bf00      	nop
}
 800566e:	bf00      	nop
 8005670:	3710      	adds	r7, #16
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}
 8005676:	bf00      	nop
 8005678:	ffff0000 	.word	0xffff0000
 800567c:	08004acf 	.word	0x08004acf
 8005680:	0800571b 	.word	0x0800571b

08005684 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b082      	sub	sp, #8
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005692:	b2db      	uxtb	r3, r3
 8005694:	2b60      	cmp	r3, #96	@ 0x60
 8005696:	d10e      	bne.n	80056b6 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2220      	movs	r2, #32
 800569c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2200      	movs	r2, #0
 80056a4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2200      	movs	r2, #0
 80056aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80056ae:	6878      	ldr	r0, [r7, #4]
 80056b0:	f7ff fa03 	bl	8004aba <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80056b4:	e009      	b.n	80056ca <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2200      	movs	r2, #0
 80056c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80056c4:	6878      	ldr	r0, [r7, #4]
 80056c6:	f7ff f9ee 	bl	8004aa6 <HAL_I2C_ErrorCallback>
}
 80056ca:	bf00      	nop
 80056cc:	3708      	adds	r7, #8
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}

080056d2 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80056d2:	b480      	push	{r7}
 80056d4:	b083      	sub	sp, #12
 80056d6:	af00      	add	r7, sp, #0
 80056d8:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	699b      	ldr	r3, [r3, #24]
 80056e0:	f003 0302 	and.w	r3, r3, #2
 80056e4:	2b02      	cmp	r3, #2
 80056e6:	d103      	bne.n	80056f0 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	2200      	movs	r2, #0
 80056ee:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	699b      	ldr	r3, [r3, #24]
 80056f6:	f003 0301 	and.w	r3, r3, #1
 80056fa:	2b01      	cmp	r3, #1
 80056fc:	d007      	beq.n	800570e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	699a      	ldr	r2, [r3, #24]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f042 0201 	orr.w	r2, r2, #1
 800570c:	619a      	str	r2, [r3, #24]
  }
}
 800570e:	bf00      	nop
 8005710:	370c      	adds	r7, #12
 8005712:	46bd      	mov	sp, r7
 8005714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005718:	4770      	bx	lr

0800571a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800571a:	b580      	push	{r7, lr}
 800571c:	b084      	sub	sp, #16
 800571e:	af00      	add	r7, sp, #0
 8005720:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005726:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800572c:	2b00      	cmp	r3, #0
 800572e:	d003      	beq.n	8005738 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005734:	2200      	movs	r2, #0
 8005736:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800573c:	2b00      	cmp	r3, #0
 800573e:	d003      	beq.n	8005748 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005744:	2200      	movs	r2, #0
 8005746:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8005748:	68f8      	ldr	r0, [r7, #12]
 800574a:	f7ff ff9b 	bl	8005684 <I2C_TreatErrorCallback>
}
 800574e:	bf00      	nop
 8005750:	3710      	adds	r7, #16
 8005752:	46bd      	mov	sp, r7
 8005754:	bd80      	pop	{r7, pc}

08005756 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005756:	b580      	push	{r7, lr}
 8005758:	b084      	sub	sp, #16
 800575a:	af00      	add	r7, sp, #0
 800575c:	60f8      	str	r0, [r7, #12]
 800575e:	60b9      	str	r1, [r7, #8]
 8005760:	603b      	str	r3, [r7, #0]
 8005762:	4613      	mov	r3, r2
 8005764:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005766:	e03b      	b.n	80057e0 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005768:	69ba      	ldr	r2, [r7, #24]
 800576a:	6839      	ldr	r1, [r7, #0]
 800576c:	68f8      	ldr	r0, [r7, #12]
 800576e:	f000 f8d5 	bl	800591c <I2C_IsErrorOccurred>
 8005772:	4603      	mov	r3, r0
 8005774:	2b00      	cmp	r3, #0
 8005776:	d001      	beq.n	800577c <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	e041      	b.n	8005800 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005782:	d02d      	beq.n	80057e0 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005784:	f7fc f8a6 	bl	80018d4 <HAL_GetTick>
 8005788:	4602      	mov	r2, r0
 800578a:	69bb      	ldr	r3, [r7, #24]
 800578c:	1ad3      	subs	r3, r2, r3
 800578e:	683a      	ldr	r2, [r7, #0]
 8005790:	429a      	cmp	r2, r3
 8005792:	d302      	bcc.n	800579a <I2C_WaitOnFlagUntilTimeout+0x44>
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d122      	bne.n	80057e0 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	699a      	ldr	r2, [r3, #24]
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	4013      	ands	r3, r2
 80057a4:	68ba      	ldr	r2, [r7, #8]
 80057a6:	429a      	cmp	r2, r3
 80057a8:	bf0c      	ite	eq
 80057aa:	2301      	moveq	r3, #1
 80057ac:	2300      	movne	r3, #0
 80057ae:	b2db      	uxtb	r3, r3
 80057b0:	461a      	mov	r2, r3
 80057b2:	79fb      	ldrb	r3, [r7, #7]
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d113      	bne.n	80057e0 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057bc:	f043 0220 	orr.w	r2, r3, #32
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2220      	movs	r2, #32
 80057c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2200      	movs	r2, #0
 80057d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2200      	movs	r2, #0
 80057d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	e00f      	b.n	8005800 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	699a      	ldr	r2, [r3, #24]
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	4013      	ands	r3, r2
 80057ea:	68ba      	ldr	r2, [r7, #8]
 80057ec:	429a      	cmp	r2, r3
 80057ee:	bf0c      	ite	eq
 80057f0:	2301      	moveq	r3, #1
 80057f2:	2300      	movne	r3, #0
 80057f4:	b2db      	uxtb	r3, r3
 80057f6:	461a      	mov	r2, r3
 80057f8:	79fb      	ldrb	r3, [r7, #7]
 80057fa:	429a      	cmp	r2, r3
 80057fc:	d0b4      	beq.n	8005768 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80057fe:	2300      	movs	r3, #0
}
 8005800:	4618      	mov	r0, r3
 8005802:	3710      	adds	r7, #16
 8005804:	46bd      	mov	sp, r7
 8005806:	bd80      	pop	{r7, pc}

08005808 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b084      	sub	sp, #16
 800580c:	af00      	add	r7, sp, #0
 800580e:	60f8      	str	r0, [r7, #12]
 8005810:	60b9      	str	r1, [r7, #8]
 8005812:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005814:	e033      	b.n	800587e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005816:	687a      	ldr	r2, [r7, #4]
 8005818:	68b9      	ldr	r1, [r7, #8]
 800581a:	68f8      	ldr	r0, [r7, #12]
 800581c:	f000 f87e 	bl	800591c <I2C_IsErrorOccurred>
 8005820:	4603      	mov	r3, r0
 8005822:	2b00      	cmp	r3, #0
 8005824:	d001      	beq.n	800582a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005826:	2301      	movs	r3, #1
 8005828:	e031      	b.n	800588e <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005830:	d025      	beq.n	800587e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005832:	f7fc f84f 	bl	80018d4 <HAL_GetTick>
 8005836:	4602      	mov	r2, r0
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	1ad3      	subs	r3, r2, r3
 800583c:	68ba      	ldr	r2, [r7, #8]
 800583e:	429a      	cmp	r2, r3
 8005840:	d302      	bcc.n	8005848 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d11a      	bne.n	800587e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	699b      	ldr	r3, [r3, #24]
 800584e:	f003 0302 	and.w	r3, r3, #2
 8005852:	2b02      	cmp	r3, #2
 8005854:	d013      	beq.n	800587e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800585a:	f043 0220 	orr.w	r2, r3, #32
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2220      	movs	r2, #32
 8005866:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2200      	movs	r2, #0
 800586e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2200      	movs	r2, #0
 8005876:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800587a:	2301      	movs	r3, #1
 800587c:	e007      	b.n	800588e <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	699b      	ldr	r3, [r3, #24]
 8005884:	f003 0302 	and.w	r3, r3, #2
 8005888:	2b02      	cmp	r3, #2
 800588a:	d1c4      	bne.n	8005816 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800588c:	2300      	movs	r3, #0
}
 800588e:	4618      	mov	r0, r3
 8005890:	3710      	adds	r7, #16
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}

08005896 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005896:	b580      	push	{r7, lr}
 8005898:	b084      	sub	sp, #16
 800589a:	af00      	add	r7, sp, #0
 800589c:	60f8      	str	r0, [r7, #12]
 800589e:	60b9      	str	r1, [r7, #8]
 80058a0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80058a2:	e02f      	b.n	8005904 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80058a4:	687a      	ldr	r2, [r7, #4]
 80058a6:	68b9      	ldr	r1, [r7, #8]
 80058a8:	68f8      	ldr	r0, [r7, #12]
 80058aa:	f000 f837 	bl	800591c <I2C_IsErrorOccurred>
 80058ae:	4603      	mov	r3, r0
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d001      	beq.n	80058b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80058b4:	2301      	movs	r3, #1
 80058b6:	e02d      	b.n	8005914 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058b8:	f7fc f80c 	bl	80018d4 <HAL_GetTick>
 80058bc:	4602      	mov	r2, r0
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	1ad3      	subs	r3, r2, r3
 80058c2:	68ba      	ldr	r2, [r7, #8]
 80058c4:	429a      	cmp	r2, r3
 80058c6:	d302      	bcc.n	80058ce <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d11a      	bne.n	8005904 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	699b      	ldr	r3, [r3, #24]
 80058d4:	f003 0320 	and.w	r3, r3, #32
 80058d8:	2b20      	cmp	r3, #32
 80058da:	d013      	beq.n	8005904 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058e0:	f043 0220 	orr.w	r2, r3, #32
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2220      	movs	r2, #32
 80058ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2200      	movs	r2, #0
 80058f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2200      	movs	r2, #0
 80058fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005900:	2301      	movs	r3, #1
 8005902:	e007      	b.n	8005914 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	699b      	ldr	r3, [r3, #24]
 800590a:	f003 0320 	and.w	r3, r3, #32
 800590e:	2b20      	cmp	r3, #32
 8005910:	d1c8      	bne.n	80058a4 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005912:	2300      	movs	r3, #0
}
 8005914:	4618      	mov	r0, r3
 8005916:	3710      	adds	r7, #16
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}

0800591c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b08a      	sub	sp, #40	@ 0x28
 8005920:	af00      	add	r7, sp, #0
 8005922:	60f8      	str	r0, [r7, #12]
 8005924:	60b9      	str	r1, [r7, #8]
 8005926:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005928:	2300      	movs	r3, #0
 800592a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	699b      	ldr	r3, [r3, #24]
 8005934:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005936:	2300      	movs	r3, #0
 8005938:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800593e:	69bb      	ldr	r3, [r7, #24]
 8005940:	f003 0310 	and.w	r3, r3, #16
 8005944:	2b00      	cmp	r3, #0
 8005946:	d068      	beq.n	8005a1a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	2210      	movs	r2, #16
 800594e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005950:	e049      	b.n	80059e6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005958:	d045      	beq.n	80059e6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800595a:	f7fb ffbb 	bl	80018d4 <HAL_GetTick>
 800595e:	4602      	mov	r2, r0
 8005960:	69fb      	ldr	r3, [r7, #28]
 8005962:	1ad3      	subs	r3, r2, r3
 8005964:	68ba      	ldr	r2, [r7, #8]
 8005966:	429a      	cmp	r2, r3
 8005968:	d302      	bcc.n	8005970 <I2C_IsErrorOccurred+0x54>
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d13a      	bne.n	80059e6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800597a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005982:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	699b      	ldr	r3, [r3, #24]
 800598a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800598e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005992:	d121      	bne.n	80059d8 <I2C_IsErrorOccurred+0xbc>
 8005994:	697b      	ldr	r3, [r7, #20]
 8005996:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800599a:	d01d      	beq.n	80059d8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800599c:	7cfb      	ldrb	r3, [r7, #19]
 800599e:	2b20      	cmp	r3, #32
 80059a0:	d01a      	beq.n	80059d8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	685a      	ldr	r2, [r3, #4]
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80059b0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80059b2:	f7fb ff8f 	bl	80018d4 <HAL_GetTick>
 80059b6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80059b8:	e00e      	b.n	80059d8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80059ba:	f7fb ff8b 	bl	80018d4 <HAL_GetTick>
 80059be:	4602      	mov	r2, r0
 80059c0:	69fb      	ldr	r3, [r7, #28]
 80059c2:	1ad3      	subs	r3, r2, r3
 80059c4:	2b19      	cmp	r3, #25
 80059c6:	d907      	bls.n	80059d8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80059c8:	6a3b      	ldr	r3, [r7, #32]
 80059ca:	f043 0320 	orr.w	r3, r3, #32
 80059ce:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80059d6:	e006      	b.n	80059e6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	699b      	ldr	r3, [r3, #24]
 80059de:	f003 0320 	and.w	r3, r3, #32
 80059e2:	2b20      	cmp	r3, #32
 80059e4:	d1e9      	bne.n	80059ba <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	699b      	ldr	r3, [r3, #24]
 80059ec:	f003 0320 	and.w	r3, r3, #32
 80059f0:	2b20      	cmp	r3, #32
 80059f2:	d003      	beq.n	80059fc <I2C_IsErrorOccurred+0xe0>
 80059f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d0aa      	beq.n	8005952 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80059fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d103      	bne.n	8005a0c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	2220      	movs	r2, #32
 8005a0a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005a0c:	6a3b      	ldr	r3, [r7, #32]
 8005a0e:	f043 0304 	orr.w	r3, r3, #4
 8005a12:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005a14:	2301      	movs	r3, #1
 8005a16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	699b      	ldr	r3, [r3, #24]
 8005a20:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005a22:	69bb      	ldr	r3, [r7, #24]
 8005a24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d00b      	beq.n	8005a44 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005a2c:	6a3b      	ldr	r3, [r7, #32]
 8005a2e:	f043 0301 	orr.w	r3, r3, #1
 8005a32:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005a3c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005a44:	69bb      	ldr	r3, [r7, #24]
 8005a46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d00b      	beq.n	8005a66 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005a4e:	6a3b      	ldr	r3, [r7, #32]
 8005a50:	f043 0308 	orr.w	r3, r3, #8
 8005a54:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005a5e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005a60:	2301      	movs	r3, #1
 8005a62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005a66:	69bb      	ldr	r3, [r7, #24]
 8005a68:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d00b      	beq.n	8005a88 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005a70:	6a3b      	ldr	r3, [r7, #32]
 8005a72:	f043 0302 	orr.w	r3, r3, #2
 8005a76:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005a80:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005a88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d01c      	beq.n	8005aca <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005a90:	68f8      	ldr	r0, [r7, #12]
 8005a92:	f7ff fe1e 	bl	80056d2 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	6859      	ldr	r1, [r3, #4]
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681a      	ldr	r2, [r3, #0]
 8005aa0:	4b0d      	ldr	r3, [pc, #52]	@ (8005ad8 <I2C_IsErrorOccurred+0x1bc>)
 8005aa2:	400b      	ands	r3, r1
 8005aa4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005aaa:	6a3b      	ldr	r3, [r7, #32]
 8005aac:	431a      	orrs	r2, r3
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2220      	movs	r2, #32
 8005ab6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2200      	movs	r2, #0
 8005abe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005aca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	3728      	adds	r7, #40	@ 0x28
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}
 8005ad6:	bf00      	nop
 8005ad8:	fe00e800 	.word	0xfe00e800

08005adc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b087      	sub	sp, #28
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	60f8      	str	r0, [r7, #12]
 8005ae4:	607b      	str	r3, [r7, #4]
 8005ae6:	460b      	mov	r3, r1
 8005ae8:	817b      	strh	r3, [r7, #10]
 8005aea:	4613      	mov	r3, r2
 8005aec:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005aee:	897b      	ldrh	r3, [r7, #10]
 8005af0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005af4:	7a7b      	ldrb	r3, [r7, #9]
 8005af6:	041b      	lsls	r3, r3, #16
 8005af8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005afc:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005b02:	6a3b      	ldr	r3, [r7, #32]
 8005b04:	4313      	orrs	r3, r2
 8005b06:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005b0a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	685a      	ldr	r2, [r3, #4]
 8005b12:	6a3b      	ldr	r3, [r7, #32]
 8005b14:	0d5b      	lsrs	r3, r3, #21
 8005b16:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005b1a:	4b08      	ldr	r3, [pc, #32]	@ (8005b3c <I2C_TransferConfig+0x60>)
 8005b1c:	430b      	orrs	r3, r1
 8005b1e:	43db      	mvns	r3, r3
 8005b20:	ea02 0103 	and.w	r1, r2, r3
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	697a      	ldr	r2, [r7, #20]
 8005b2a:	430a      	orrs	r2, r1
 8005b2c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005b2e:	bf00      	nop
 8005b30:	371c      	adds	r7, #28
 8005b32:	46bd      	mov	sp, r7
 8005b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b38:	4770      	bx	lr
 8005b3a:	bf00      	nop
 8005b3c:	03ff63ff 	.word	0x03ff63ff

08005b40 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b085      	sub	sp, #20
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
 8005b48:	460b      	mov	r3, r1
 8005b4a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005b50:	887b      	ldrh	r3, [r7, #2]
 8005b52:	f003 0301 	and.w	r3, r3, #1
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d00f      	beq.n	8005b7a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8005b60:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b68:	b2db      	uxtb	r3, r3
 8005b6a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005b6e:	2b28      	cmp	r3, #40	@ 0x28
 8005b70:	d003      	beq.n	8005b7a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8005b78:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005b7a:	887b      	ldrh	r3, [r7, #2]
 8005b7c:	f003 0302 	and.w	r3, r3, #2
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d00f      	beq.n	8005ba4 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8005b8a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b92:	b2db      	uxtb	r3, r3
 8005b94:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005b98:	2b28      	cmp	r3, #40	@ 0x28
 8005b9a:	d003      	beq.n	8005ba4 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8005ba2:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005ba4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	da03      	bge.n	8005bb4 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8005bb2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005bb4:	887b      	ldrh	r3, [r7, #2]
 8005bb6:	2b10      	cmp	r3, #16
 8005bb8:	d103      	bne.n	8005bc2 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8005bc0:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005bc2:	887b      	ldrh	r3, [r7, #2]
 8005bc4:	2b20      	cmp	r3, #32
 8005bc6:	d103      	bne.n	8005bd0 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	f043 0320 	orr.w	r3, r3, #32
 8005bce:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8005bd0:	887b      	ldrh	r3, [r7, #2]
 8005bd2:	2b40      	cmp	r3, #64	@ 0x40
 8005bd4:	d103      	bne.n	8005bde <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005bdc:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	6819      	ldr	r1, [r3, #0]
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	43da      	mvns	r2, r3
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	400a      	ands	r2, r1
 8005bee:	601a      	str	r2, [r3, #0]
}
 8005bf0:	bf00      	nop
 8005bf2:	3714      	adds	r7, #20
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfa:	4770      	bx	lr

08005bfc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b083      	sub	sp, #12
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
 8005c04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c0c:	b2db      	uxtb	r3, r3
 8005c0e:	2b20      	cmp	r3, #32
 8005c10:	d138      	bne.n	8005c84 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d101      	bne.n	8005c20 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005c1c:	2302      	movs	r3, #2
 8005c1e:	e032      	b.n	8005c86 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2224      	movs	r2, #36	@ 0x24
 8005c2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	681a      	ldr	r2, [r3, #0]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f022 0201 	bic.w	r2, r2, #1
 8005c3e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005c4e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	6819      	ldr	r1, [r3, #0]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	683a      	ldr	r2, [r7, #0]
 8005c5c:	430a      	orrs	r2, r1
 8005c5e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f042 0201 	orr.w	r2, r2, #1
 8005c6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2220      	movs	r2, #32
 8005c74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005c80:	2300      	movs	r3, #0
 8005c82:	e000      	b.n	8005c86 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005c84:	2302      	movs	r3, #2
  }
}
 8005c86:	4618      	mov	r0, r3
 8005c88:	370c      	adds	r7, #12
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c90:	4770      	bx	lr

08005c92 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005c92:	b480      	push	{r7}
 8005c94:	b085      	sub	sp, #20
 8005c96:	af00      	add	r7, sp, #0
 8005c98:	6078      	str	r0, [r7, #4]
 8005c9a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ca2:	b2db      	uxtb	r3, r3
 8005ca4:	2b20      	cmp	r3, #32
 8005ca6:	d139      	bne.n	8005d1c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005cae:	2b01      	cmp	r3, #1
 8005cb0:	d101      	bne.n	8005cb6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005cb2:	2302      	movs	r3, #2
 8005cb4:	e033      	b.n	8005d1e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2201      	movs	r2, #1
 8005cba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2224      	movs	r2, #36	@ 0x24
 8005cc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	681a      	ldr	r2, [r3, #0]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f022 0201 	bic.w	r2, r2, #1
 8005cd4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005ce4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	021b      	lsls	r3, r3, #8
 8005cea:	68fa      	ldr	r2, [r7, #12]
 8005cec:	4313      	orrs	r3, r2
 8005cee:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	68fa      	ldr	r2, [r7, #12]
 8005cf6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	681a      	ldr	r2, [r3, #0]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f042 0201 	orr.w	r2, r2, #1
 8005d06:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2220      	movs	r2, #32
 8005d0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2200      	movs	r2, #0
 8005d14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005d18:	2300      	movs	r3, #0
 8005d1a:	e000      	b.n	8005d1e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005d1c:	2302      	movs	r3, #2
  }
}
 8005d1e:	4618      	mov	r0, r3
 8005d20:	3714      	adds	r7, #20
 8005d22:	46bd      	mov	sp, r7
 8005d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d28:	4770      	bx	lr
	...

08005d2c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b084      	sub	sp, #16
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005d34:	4b19      	ldr	r3, [pc, #100]	@ (8005d9c <HAL_PWREx_ConfigSupply+0x70>)
 8005d36:	68db      	ldr	r3, [r3, #12]
 8005d38:	f003 0304 	and.w	r3, r3, #4
 8005d3c:	2b04      	cmp	r3, #4
 8005d3e:	d00a      	beq.n	8005d56 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005d40:	4b16      	ldr	r3, [pc, #88]	@ (8005d9c <HAL_PWREx_ConfigSupply+0x70>)
 8005d42:	68db      	ldr	r3, [r3, #12]
 8005d44:	f003 0307 	and.w	r3, r3, #7
 8005d48:	687a      	ldr	r2, [r7, #4]
 8005d4a:	429a      	cmp	r2, r3
 8005d4c:	d001      	beq.n	8005d52 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e01f      	b.n	8005d92 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005d52:	2300      	movs	r3, #0
 8005d54:	e01d      	b.n	8005d92 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005d56:	4b11      	ldr	r3, [pc, #68]	@ (8005d9c <HAL_PWREx_ConfigSupply+0x70>)
 8005d58:	68db      	ldr	r3, [r3, #12]
 8005d5a:	f023 0207 	bic.w	r2, r3, #7
 8005d5e:	490f      	ldr	r1, [pc, #60]	@ (8005d9c <HAL_PWREx_ConfigSupply+0x70>)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	4313      	orrs	r3, r2
 8005d64:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005d66:	f7fb fdb5 	bl	80018d4 <HAL_GetTick>
 8005d6a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005d6c:	e009      	b.n	8005d82 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005d6e:	f7fb fdb1 	bl	80018d4 <HAL_GetTick>
 8005d72:	4602      	mov	r2, r0
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	1ad3      	subs	r3, r2, r3
 8005d78:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005d7c:	d901      	bls.n	8005d82 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005d7e:	2301      	movs	r3, #1
 8005d80:	e007      	b.n	8005d92 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005d82:	4b06      	ldr	r3, [pc, #24]	@ (8005d9c <HAL_PWREx_ConfigSupply+0x70>)
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d8e:	d1ee      	bne.n	8005d6e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005d90:	2300      	movs	r3, #0
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	3710      	adds	r7, #16
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}
 8005d9a:	bf00      	nop
 8005d9c:	58024800 	.word	0x58024800

08005da0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b08c      	sub	sp, #48	@ 0x30
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d102      	bne.n	8005db4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	f000 bc48 	b.w	8006644 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f003 0301 	and.w	r3, r3, #1
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	f000 8088 	beq.w	8005ed2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005dc2:	4b99      	ldr	r3, [pc, #612]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005dc4:	691b      	ldr	r3, [r3, #16]
 8005dc6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005dca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005dcc:	4b96      	ldr	r3, [pc, #600]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dd0:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005dd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dd4:	2b10      	cmp	r3, #16
 8005dd6:	d007      	beq.n	8005de8 <HAL_RCC_OscConfig+0x48>
 8005dd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dda:	2b18      	cmp	r3, #24
 8005ddc:	d111      	bne.n	8005e02 <HAL_RCC_OscConfig+0x62>
 8005dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005de0:	f003 0303 	and.w	r3, r3, #3
 8005de4:	2b02      	cmp	r3, #2
 8005de6:	d10c      	bne.n	8005e02 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005de8:	4b8f      	ldr	r3, [pc, #572]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d06d      	beq.n	8005ed0 <HAL_RCC_OscConfig+0x130>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d169      	bne.n	8005ed0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	f000 bc21 	b.w	8006644 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e0a:	d106      	bne.n	8005e1a <HAL_RCC_OscConfig+0x7a>
 8005e0c:	4b86      	ldr	r3, [pc, #536]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a85      	ldr	r2, [pc, #532]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005e12:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e16:	6013      	str	r3, [r2, #0]
 8005e18:	e02e      	b.n	8005e78 <HAL_RCC_OscConfig+0xd8>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d10c      	bne.n	8005e3c <HAL_RCC_OscConfig+0x9c>
 8005e22:	4b81      	ldr	r3, [pc, #516]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a80      	ldr	r2, [pc, #512]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005e28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e2c:	6013      	str	r3, [r2, #0]
 8005e2e:	4b7e      	ldr	r3, [pc, #504]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4a7d      	ldr	r2, [pc, #500]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005e34:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005e38:	6013      	str	r3, [r2, #0]
 8005e3a:	e01d      	b.n	8005e78 <HAL_RCC_OscConfig+0xd8>
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005e44:	d10c      	bne.n	8005e60 <HAL_RCC_OscConfig+0xc0>
 8005e46:	4b78      	ldr	r3, [pc, #480]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4a77      	ldr	r2, [pc, #476]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005e4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005e50:	6013      	str	r3, [r2, #0]
 8005e52:	4b75      	ldr	r3, [pc, #468]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4a74      	ldr	r2, [pc, #464]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005e58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e5c:	6013      	str	r3, [r2, #0]
 8005e5e:	e00b      	b.n	8005e78 <HAL_RCC_OscConfig+0xd8>
 8005e60:	4b71      	ldr	r3, [pc, #452]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a70      	ldr	r2, [pc, #448]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005e66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e6a:	6013      	str	r3, [r2, #0]
 8005e6c:	4b6e      	ldr	r3, [pc, #440]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	4a6d      	ldr	r2, [pc, #436]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005e72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005e76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d013      	beq.n	8005ea8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e80:	f7fb fd28 	bl	80018d4 <HAL_GetTick>
 8005e84:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005e86:	e008      	b.n	8005e9a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005e88:	f7fb fd24 	bl	80018d4 <HAL_GetTick>
 8005e8c:	4602      	mov	r2, r0
 8005e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e90:	1ad3      	subs	r3, r2, r3
 8005e92:	2b64      	cmp	r3, #100	@ 0x64
 8005e94:	d901      	bls.n	8005e9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005e96:	2303      	movs	r3, #3
 8005e98:	e3d4      	b.n	8006644 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005e9a:	4b63      	ldr	r3, [pc, #396]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d0f0      	beq.n	8005e88 <HAL_RCC_OscConfig+0xe8>
 8005ea6:	e014      	b.n	8005ed2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ea8:	f7fb fd14 	bl	80018d4 <HAL_GetTick>
 8005eac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005eae:	e008      	b.n	8005ec2 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005eb0:	f7fb fd10 	bl	80018d4 <HAL_GetTick>
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb8:	1ad3      	subs	r3, r2, r3
 8005eba:	2b64      	cmp	r3, #100	@ 0x64
 8005ebc:	d901      	bls.n	8005ec2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005ebe:	2303      	movs	r3, #3
 8005ec0:	e3c0      	b.n	8006644 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005ec2:	4b59      	ldr	r3, [pc, #356]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d1f0      	bne.n	8005eb0 <HAL_RCC_OscConfig+0x110>
 8005ece:	e000      	b.n	8005ed2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ed0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f003 0302 	and.w	r3, r3, #2
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	f000 80ca 	beq.w	8006074 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ee0:	4b51      	ldr	r3, [pc, #324]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005ee2:	691b      	ldr	r3, [r3, #16]
 8005ee4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005ee8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005eea:	4b4f      	ldr	r3, [pc, #316]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eee:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005ef0:	6a3b      	ldr	r3, [r7, #32]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d007      	beq.n	8005f06 <HAL_RCC_OscConfig+0x166>
 8005ef6:	6a3b      	ldr	r3, [r7, #32]
 8005ef8:	2b18      	cmp	r3, #24
 8005efa:	d156      	bne.n	8005faa <HAL_RCC_OscConfig+0x20a>
 8005efc:	69fb      	ldr	r3, [r7, #28]
 8005efe:	f003 0303 	and.w	r3, r3, #3
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d151      	bne.n	8005faa <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005f06:	4b48      	ldr	r3, [pc, #288]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f003 0304 	and.w	r3, r3, #4
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d005      	beq.n	8005f1e <HAL_RCC_OscConfig+0x17e>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	68db      	ldr	r3, [r3, #12]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d101      	bne.n	8005f1e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	e392      	b.n	8006644 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005f1e:	4b42      	ldr	r3, [pc, #264]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f023 0219 	bic.w	r2, r3, #25
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	68db      	ldr	r3, [r3, #12]
 8005f2a:	493f      	ldr	r1, [pc, #252]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f30:	f7fb fcd0 	bl	80018d4 <HAL_GetTick>
 8005f34:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f36:	e008      	b.n	8005f4a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f38:	f7fb fccc 	bl	80018d4 <HAL_GetTick>
 8005f3c:	4602      	mov	r2, r0
 8005f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f40:	1ad3      	subs	r3, r2, r3
 8005f42:	2b02      	cmp	r3, #2
 8005f44:	d901      	bls.n	8005f4a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005f46:	2303      	movs	r3, #3
 8005f48:	e37c      	b.n	8006644 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f4a:	4b37      	ldr	r3, [pc, #220]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f003 0304 	and.w	r3, r3, #4
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d0f0      	beq.n	8005f38 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f56:	f7fb fcc9 	bl	80018ec <HAL_GetREVID>
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d817      	bhi.n	8005f94 <HAL_RCC_OscConfig+0x1f4>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	691b      	ldr	r3, [r3, #16]
 8005f68:	2b40      	cmp	r3, #64	@ 0x40
 8005f6a:	d108      	bne.n	8005f7e <HAL_RCC_OscConfig+0x1de>
 8005f6c:	4b2e      	ldr	r3, [pc, #184]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005f74:	4a2c      	ldr	r2, [pc, #176]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005f76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f7a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005f7c:	e07a      	b.n	8006074 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f7e:	4b2a      	ldr	r3, [pc, #168]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	691b      	ldr	r3, [r3, #16]
 8005f8a:	031b      	lsls	r3, r3, #12
 8005f8c:	4926      	ldr	r1, [pc, #152]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005f8e:	4313      	orrs	r3, r2
 8005f90:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005f92:	e06f      	b.n	8006074 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f94:	4b24      	ldr	r3, [pc, #144]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	691b      	ldr	r3, [r3, #16]
 8005fa0:	061b      	lsls	r3, r3, #24
 8005fa2:	4921      	ldr	r1, [pc, #132]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005fa8:	e064      	b.n	8006074 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	68db      	ldr	r3, [r3, #12]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d047      	beq.n	8006042 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005fb2:	4b1d      	ldr	r3, [pc, #116]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f023 0219 	bic.w	r2, r3, #25
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	68db      	ldr	r3, [r3, #12]
 8005fbe:	491a      	ldr	r1, [pc, #104]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fc4:	f7fb fc86 	bl	80018d4 <HAL_GetTick>
 8005fc8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005fca:	e008      	b.n	8005fde <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005fcc:	f7fb fc82 	bl	80018d4 <HAL_GetTick>
 8005fd0:	4602      	mov	r2, r0
 8005fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fd4:	1ad3      	subs	r3, r2, r3
 8005fd6:	2b02      	cmp	r3, #2
 8005fd8:	d901      	bls.n	8005fde <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8005fda:	2303      	movs	r3, #3
 8005fdc:	e332      	b.n	8006644 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005fde:	4b12      	ldr	r3, [pc, #72]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f003 0304 	and.w	r3, r3, #4
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d0f0      	beq.n	8005fcc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005fea:	f7fb fc7f 	bl	80018ec <HAL_GetREVID>
 8005fee:	4603      	mov	r3, r0
 8005ff0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d819      	bhi.n	800602c <HAL_RCC_OscConfig+0x28c>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	691b      	ldr	r3, [r3, #16]
 8005ffc:	2b40      	cmp	r3, #64	@ 0x40
 8005ffe:	d108      	bne.n	8006012 <HAL_RCC_OscConfig+0x272>
 8006000:	4b09      	ldr	r3, [pc, #36]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006008:	4a07      	ldr	r2, [pc, #28]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 800600a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800600e:	6053      	str	r3, [r2, #4]
 8006010:	e030      	b.n	8006074 <HAL_RCC_OscConfig+0x2d4>
 8006012:	4b05      	ldr	r3, [pc, #20]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	691b      	ldr	r3, [r3, #16]
 800601e:	031b      	lsls	r3, r3, #12
 8006020:	4901      	ldr	r1, [pc, #4]	@ (8006028 <HAL_RCC_OscConfig+0x288>)
 8006022:	4313      	orrs	r3, r2
 8006024:	604b      	str	r3, [r1, #4]
 8006026:	e025      	b.n	8006074 <HAL_RCC_OscConfig+0x2d4>
 8006028:	58024400 	.word	0x58024400
 800602c:	4b9a      	ldr	r3, [pc, #616]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 800602e:	685b      	ldr	r3, [r3, #4]
 8006030:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	691b      	ldr	r3, [r3, #16]
 8006038:	061b      	lsls	r3, r3, #24
 800603a:	4997      	ldr	r1, [pc, #604]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 800603c:	4313      	orrs	r3, r2
 800603e:	604b      	str	r3, [r1, #4]
 8006040:	e018      	b.n	8006074 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006042:	4b95      	ldr	r3, [pc, #596]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4a94      	ldr	r2, [pc, #592]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 8006048:	f023 0301 	bic.w	r3, r3, #1
 800604c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800604e:	f7fb fc41 	bl	80018d4 <HAL_GetTick>
 8006052:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006054:	e008      	b.n	8006068 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006056:	f7fb fc3d 	bl	80018d4 <HAL_GetTick>
 800605a:	4602      	mov	r2, r0
 800605c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800605e:	1ad3      	subs	r3, r2, r3
 8006060:	2b02      	cmp	r3, #2
 8006062:	d901      	bls.n	8006068 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8006064:	2303      	movs	r3, #3
 8006066:	e2ed      	b.n	8006644 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006068:	4b8b      	ldr	r3, [pc, #556]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f003 0304 	and.w	r3, r3, #4
 8006070:	2b00      	cmp	r3, #0
 8006072:	d1f0      	bne.n	8006056 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f003 0310 	and.w	r3, r3, #16
 800607c:	2b00      	cmp	r3, #0
 800607e:	f000 80a9 	beq.w	80061d4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006082:	4b85      	ldr	r3, [pc, #532]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 8006084:	691b      	ldr	r3, [r3, #16]
 8006086:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800608a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800608c:	4b82      	ldr	r3, [pc, #520]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 800608e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006090:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006092:	69bb      	ldr	r3, [r7, #24]
 8006094:	2b08      	cmp	r3, #8
 8006096:	d007      	beq.n	80060a8 <HAL_RCC_OscConfig+0x308>
 8006098:	69bb      	ldr	r3, [r7, #24]
 800609a:	2b18      	cmp	r3, #24
 800609c:	d13a      	bne.n	8006114 <HAL_RCC_OscConfig+0x374>
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	f003 0303 	and.w	r3, r3, #3
 80060a4:	2b01      	cmp	r3, #1
 80060a6:	d135      	bne.n	8006114 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80060a8:	4b7b      	ldr	r3, [pc, #492]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d005      	beq.n	80060c0 <HAL_RCC_OscConfig+0x320>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	69db      	ldr	r3, [r3, #28]
 80060b8:	2b80      	cmp	r3, #128	@ 0x80
 80060ba:	d001      	beq.n	80060c0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80060bc:	2301      	movs	r3, #1
 80060be:	e2c1      	b.n	8006644 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80060c0:	f7fb fc14 	bl	80018ec <HAL_GetREVID>
 80060c4:	4603      	mov	r3, r0
 80060c6:	f241 0203 	movw	r2, #4099	@ 0x1003
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d817      	bhi.n	80060fe <HAL_RCC_OscConfig+0x35e>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6a1b      	ldr	r3, [r3, #32]
 80060d2:	2b20      	cmp	r3, #32
 80060d4:	d108      	bne.n	80060e8 <HAL_RCC_OscConfig+0x348>
 80060d6:	4b70      	ldr	r3, [pc, #448]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 80060d8:	685b      	ldr	r3, [r3, #4]
 80060da:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80060de:	4a6e      	ldr	r2, [pc, #440]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 80060e0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80060e4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80060e6:	e075      	b.n	80061d4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80060e8:	4b6b      	ldr	r3, [pc, #428]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6a1b      	ldr	r3, [r3, #32]
 80060f4:	069b      	lsls	r3, r3, #26
 80060f6:	4968      	ldr	r1, [pc, #416]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 80060f8:	4313      	orrs	r3, r2
 80060fa:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80060fc:	e06a      	b.n	80061d4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80060fe:	4b66      	ldr	r3, [pc, #408]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 8006100:	68db      	ldr	r3, [r3, #12]
 8006102:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6a1b      	ldr	r3, [r3, #32]
 800610a:	061b      	lsls	r3, r3, #24
 800610c:	4962      	ldr	r1, [pc, #392]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 800610e:	4313      	orrs	r3, r2
 8006110:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006112:	e05f      	b.n	80061d4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	69db      	ldr	r3, [r3, #28]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d042      	beq.n	80061a2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800611c:	4b5e      	ldr	r3, [pc, #376]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a5d      	ldr	r2, [pc, #372]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 8006122:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006126:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006128:	f7fb fbd4 	bl	80018d4 <HAL_GetTick>
 800612c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800612e:	e008      	b.n	8006142 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006130:	f7fb fbd0 	bl	80018d4 <HAL_GetTick>
 8006134:	4602      	mov	r2, r0
 8006136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006138:	1ad3      	subs	r3, r2, r3
 800613a:	2b02      	cmp	r3, #2
 800613c:	d901      	bls.n	8006142 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800613e:	2303      	movs	r3, #3
 8006140:	e280      	b.n	8006644 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006142:	4b55      	ldr	r3, [pc, #340]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800614a:	2b00      	cmp	r3, #0
 800614c:	d0f0      	beq.n	8006130 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800614e:	f7fb fbcd 	bl	80018ec <HAL_GetREVID>
 8006152:	4603      	mov	r3, r0
 8006154:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006158:	4293      	cmp	r3, r2
 800615a:	d817      	bhi.n	800618c <HAL_RCC_OscConfig+0x3ec>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6a1b      	ldr	r3, [r3, #32]
 8006160:	2b20      	cmp	r3, #32
 8006162:	d108      	bne.n	8006176 <HAL_RCC_OscConfig+0x3d6>
 8006164:	4b4c      	ldr	r3, [pc, #304]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800616c:	4a4a      	ldr	r2, [pc, #296]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 800616e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006172:	6053      	str	r3, [r2, #4]
 8006174:	e02e      	b.n	80061d4 <HAL_RCC_OscConfig+0x434>
 8006176:	4b48      	ldr	r3, [pc, #288]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6a1b      	ldr	r3, [r3, #32]
 8006182:	069b      	lsls	r3, r3, #26
 8006184:	4944      	ldr	r1, [pc, #272]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 8006186:	4313      	orrs	r3, r2
 8006188:	604b      	str	r3, [r1, #4]
 800618a:	e023      	b.n	80061d4 <HAL_RCC_OscConfig+0x434>
 800618c:	4b42      	ldr	r3, [pc, #264]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 800618e:	68db      	ldr	r3, [r3, #12]
 8006190:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6a1b      	ldr	r3, [r3, #32]
 8006198:	061b      	lsls	r3, r3, #24
 800619a:	493f      	ldr	r1, [pc, #252]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 800619c:	4313      	orrs	r3, r2
 800619e:	60cb      	str	r3, [r1, #12]
 80061a0:	e018      	b.n	80061d4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80061a2:	4b3d      	ldr	r3, [pc, #244]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a3c      	ldr	r2, [pc, #240]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 80061a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80061ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061ae:	f7fb fb91 	bl	80018d4 <HAL_GetTick>
 80061b2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80061b4:	e008      	b.n	80061c8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80061b6:	f7fb fb8d 	bl	80018d4 <HAL_GetTick>
 80061ba:	4602      	mov	r2, r0
 80061bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061be:	1ad3      	subs	r3, r2, r3
 80061c0:	2b02      	cmp	r3, #2
 80061c2:	d901      	bls.n	80061c8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80061c4:	2303      	movs	r3, #3
 80061c6:	e23d      	b.n	8006644 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80061c8:	4b33      	ldr	r3, [pc, #204]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d1f0      	bne.n	80061b6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f003 0308 	and.w	r3, r3, #8
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d036      	beq.n	800624e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	695b      	ldr	r3, [r3, #20]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d019      	beq.n	800621c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80061e8:	4b2b      	ldr	r3, [pc, #172]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 80061ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061ec:	4a2a      	ldr	r2, [pc, #168]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 80061ee:	f043 0301 	orr.w	r3, r3, #1
 80061f2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061f4:	f7fb fb6e 	bl	80018d4 <HAL_GetTick>
 80061f8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80061fa:	e008      	b.n	800620e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80061fc:	f7fb fb6a 	bl	80018d4 <HAL_GetTick>
 8006200:	4602      	mov	r2, r0
 8006202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006204:	1ad3      	subs	r3, r2, r3
 8006206:	2b02      	cmp	r3, #2
 8006208:	d901      	bls.n	800620e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800620a:	2303      	movs	r3, #3
 800620c:	e21a      	b.n	8006644 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800620e:	4b22      	ldr	r3, [pc, #136]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 8006210:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006212:	f003 0302 	and.w	r3, r3, #2
 8006216:	2b00      	cmp	r3, #0
 8006218:	d0f0      	beq.n	80061fc <HAL_RCC_OscConfig+0x45c>
 800621a:	e018      	b.n	800624e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800621c:	4b1e      	ldr	r3, [pc, #120]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 800621e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006220:	4a1d      	ldr	r2, [pc, #116]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 8006222:	f023 0301 	bic.w	r3, r3, #1
 8006226:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006228:	f7fb fb54 	bl	80018d4 <HAL_GetTick>
 800622c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800622e:	e008      	b.n	8006242 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006230:	f7fb fb50 	bl	80018d4 <HAL_GetTick>
 8006234:	4602      	mov	r2, r0
 8006236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006238:	1ad3      	subs	r3, r2, r3
 800623a:	2b02      	cmp	r3, #2
 800623c:	d901      	bls.n	8006242 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800623e:	2303      	movs	r3, #3
 8006240:	e200      	b.n	8006644 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006242:	4b15      	ldr	r3, [pc, #84]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 8006244:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006246:	f003 0302 	and.w	r3, r3, #2
 800624a:	2b00      	cmp	r3, #0
 800624c:	d1f0      	bne.n	8006230 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f003 0320 	and.w	r3, r3, #32
 8006256:	2b00      	cmp	r3, #0
 8006258:	d039      	beq.n	80062ce <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	699b      	ldr	r3, [r3, #24]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d01c      	beq.n	800629c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006262:	4b0d      	ldr	r3, [pc, #52]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a0c      	ldr	r2, [pc, #48]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 8006268:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800626c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800626e:	f7fb fb31 	bl	80018d4 <HAL_GetTick>
 8006272:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006274:	e008      	b.n	8006288 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006276:	f7fb fb2d 	bl	80018d4 <HAL_GetTick>
 800627a:	4602      	mov	r2, r0
 800627c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800627e:	1ad3      	subs	r3, r2, r3
 8006280:	2b02      	cmp	r3, #2
 8006282:	d901      	bls.n	8006288 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8006284:	2303      	movs	r3, #3
 8006286:	e1dd      	b.n	8006644 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006288:	4b03      	ldr	r3, [pc, #12]	@ (8006298 <HAL_RCC_OscConfig+0x4f8>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006290:	2b00      	cmp	r3, #0
 8006292:	d0f0      	beq.n	8006276 <HAL_RCC_OscConfig+0x4d6>
 8006294:	e01b      	b.n	80062ce <HAL_RCC_OscConfig+0x52e>
 8006296:	bf00      	nop
 8006298:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800629c:	4b9b      	ldr	r3, [pc, #620]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4a9a      	ldr	r2, [pc, #616]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 80062a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80062a6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80062a8:	f7fb fb14 	bl	80018d4 <HAL_GetTick>
 80062ac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80062ae:	e008      	b.n	80062c2 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80062b0:	f7fb fb10 	bl	80018d4 <HAL_GetTick>
 80062b4:	4602      	mov	r2, r0
 80062b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062b8:	1ad3      	subs	r3, r2, r3
 80062ba:	2b02      	cmp	r3, #2
 80062bc:	d901      	bls.n	80062c2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80062be:	2303      	movs	r3, #3
 80062c0:	e1c0      	b.n	8006644 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80062c2:	4b92      	ldr	r3, [pc, #584]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d1f0      	bne.n	80062b0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f003 0304 	and.w	r3, r3, #4
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	f000 8081 	beq.w	80063de <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80062dc:	4b8c      	ldr	r3, [pc, #560]	@ (8006510 <HAL_RCC_OscConfig+0x770>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a8b      	ldr	r2, [pc, #556]	@ (8006510 <HAL_RCC_OscConfig+0x770>)
 80062e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80062e6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80062e8:	f7fb faf4 	bl	80018d4 <HAL_GetTick>
 80062ec:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80062ee:	e008      	b.n	8006302 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062f0:	f7fb faf0 	bl	80018d4 <HAL_GetTick>
 80062f4:	4602      	mov	r2, r0
 80062f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f8:	1ad3      	subs	r3, r2, r3
 80062fa:	2b64      	cmp	r3, #100	@ 0x64
 80062fc:	d901      	bls.n	8006302 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80062fe:	2303      	movs	r3, #3
 8006300:	e1a0      	b.n	8006644 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006302:	4b83      	ldr	r3, [pc, #524]	@ (8006510 <HAL_RCC_OscConfig+0x770>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800630a:	2b00      	cmp	r3, #0
 800630c:	d0f0      	beq.n	80062f0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	689b      	ldr	r3, [r3, #8]
 8006312:	2b01      	cmp	r3, #1
 8006314:	d106      	bne.n	8006324 <HAL_RCC_OscConfig+0x584>
 8006316:	4b7d      	ldr	r3, [pc, #500]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 8006318:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800631a:	4a7c      	ldr	r2, [pc, #496]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 800631c:	f043 0301 	orr.w	r3, r3, #1
 8006320:	6713      	str	r3, [r2, #112]	@ 0x70
 8006322:	e02d      	b.n	8006380 <HAL_RCC_OscConfig+0x5e0>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d10c      	bne.n	8006346 <HAL_RCC_OscConfig+0x5a6>
 800632c:	4b77      	ldr	r3, [pc, #476]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 800632e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006330:	4a76      	ldr	r2, [pc, #472]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 8006332:	f023 0301 	bic.w	r3, r3, #1
 8006336:	6713      	str	r3, [r2, #112]	@ 0x70
 8006338:	4b74      	ldr	r3, [pc, #464]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 800633a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800633c:	4a73      	ldr	r2, [pc, #460]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 800633e:	f023 0304 	bic.w	r3, r3, #4
 8006342:	6713      	str	r3, [r2, #112]	@ 0x70
 8006344:	e01c      	b.n	8006380 <HAL_RCC_OscConfig+0x5e0>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	689b      	ldr	r3, [r3, #8]
 800634a:	2b05      	cmp	r3, #5
 800634c:	d10c      	bne.n	8006368 <HAL_RCC_OscConfig+0x5c8>
 800634e:	4b6f      	ldr	r3, [pc, #444]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 8006350:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006352:	4a6e      	ldr	r2, [pc, #440]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 8006354:	f043 0304 	orr.w	r3, r3, #4
 8006358:	6713      	str	r3, [r2, #112]	@ 0x70
 800635a:	4b6c      	ldr	r3, [pc, #432]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 800635c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800635e:	4a6b      	ldr	r2, [pc, #428]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 8006360:	f043 0301 	orr.w	r3, r3, #1
 8006364:	6713      	str	r3, [r2, #112]	@ 0x70
 8006366:	e00b      	b.n	8006380 <HAL_RCC_OscConfig+0x5e0>
 8006368:	4b68      	ldr	r3, [pc, #416]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 800636a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800636c:	4a67      	ldr	r2, [pc, #412]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 800636e:	f023 0301 	bic.w	r3, r3, #1
 8006372:	6713      	str	r3, [r2, #112]	@ 0x70
 8006374:	4b65      	ldr	r3, [pc, #404]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 8006376:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006378:	4a64      	ldr	r2, [pc, #400]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 800637a:	f023 0304 	bic.w	r3, r3, #4
 800637e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	689b      	ldr	r3, [r3, #8]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d015      	beq.n	80063b4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006388:	f7fb faa4 	bl	80018d4 <HAL_GetTick>
 800638c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800638e:	e00a      	b.n	80063a6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006390:	f7fb faa0 	bl	80018d4 <HAL_GetTick>
 8006394:	4602      	mov	r2, r0
 8006396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006398:	1ad3      	subs	r3, r2, r3
 800639a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800639e:	4293      	cmp	r3, r2
 80063a0:	d901      	bls.n	80063a6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80063a2:	2303      	movs	r3, #3
 80063a4:	e14e      	b.n	8006644 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80063a6:	4b59      	ldr	r3, [pc, #356]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 80063a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063aa:	f003 0302 	and.w	r3, r3, #2
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d0ee      	beq.n	8006390 <HAL_RCC_OscConfig+0x5f0>
 80063b2:	e014      	b.n	80063de <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063b4:	f7fb fa8e 	bl	80018d4 <HAL_GetTick>
 80063b8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80063ba:	e00a      	b.n	80063d2 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063bc:	f7fb fa8a 	bl	80018d4 <HAL_GetTick>
 80063c0:	4602      	mov	r2, r0
 80063c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063c4:	1ad3      	subs	r3, r2, r3
 80063c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d901      	bls.n	80063d2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80063ce:	2303      	movs	r3, #3
 80063d0:	e138      	b.n	8006644 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80063d2:	4b4e      	ldr	r3, [pc, #312]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 80063d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063d6:	f003 0302 	and.w	r3, r3, #2
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d1ee      	bne.n	80063bc <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	f000 812d 	beq.w	8006642 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80063e8:	4b48      	ldr	r3, [pc, #288]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 80063ea:	691b      	ldr	r3, [r3, #16]
 80063ec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80063f0:	2b18      	cmp	r3, #24
 80063f2:	f000 80bd 	beq.w	8006570 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063fa:	2b02      	cmp	r3, #2
 80063fc:	f040 809e 	bne.w	800653c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006400:	4b42      	ldr	r3, [pc, #264]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4a41      	ldr	r2, [pc, #260]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 8006406:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800640a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800640c:	f7fb fa62 	bl	80018d4 <HAL_GetTick>
 8006410:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006412:	e008      	b.n	8006426 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006414:	f7fb fa5e 	bl	80018d4 <HAL_GetTick>
 8006418:	4602      	mov	r2, r0
 800641a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800641c:	1ad3      	subs	r3, r2, r3
 800641e:	2b02      	cmp	r3, #2
 8006420:	d901      	bls.n	8006426 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8006422:	2303      	movs	r3, #3
 8006424:	e10e      	b.n	8006644 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006426:	4b39      	ldr	r3, [pc, #228]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800642e:	2b00      	cmp	r3, #0
 8006430:	d1f0      	bne.n	8006414 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006432:	4b36      	ldr	r3, [pc, #216]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 8006434:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006436:	4b37      	ldr	r3, [pc, #220]	@ (8006514 <HAL_RCC_OscConfig+0x774>)
 8006438:	4013      	ands	r3, r2
 800643a:	687a      	ldr	r2, [r7, #4]
 800643c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800643e:	687a      	ldr	r2, [r7, #4]
 8006440:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006442:	0112      	lsls	r2, r2, #4
 8006444:	430a      	orrs	r2, r1
 8006446:	4931      	ldr	r1, [pc, #196]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 8006448:	4313      	orrs	r3, r2
 800644a:	628b      	str	r3, [r1, #40]	@ 0x28
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006450:	3b01      	subs	r3, #1
 8006452:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800645a:	3b01      	subs	r3, #1
 800645c:	025b      	lsls	r3, r3, #9
 800645e:	b29b      	uxth	r3, r3
 8006460:	431a      	orrs	r2, r3
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006466:	3b01      	subs	r3, #1
 8006468:	041b      	lsls	r3, r3, #16
 800646a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800646e:	431a      	orrs	r2, r3
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006474:	3b01      	subs	r3, #1
 8006476:	061b      	lsls	r3, r3, #24
 8006478:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800647c:	4923      	ldr	r1, [pc, #140]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 800647e:	4313      	orrs	r3, r2
 8006480:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8006482:	4b22      	ldr	r3, [pc, #136]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 8006484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006486:	4a21      	ldr	r2, [pc, #132]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 8006488:	f023 0301 	bic.w	r3, r3, #1
 800648c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800648e:	4b1f      	ldr	r3, [pc, #124]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 8006490:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006492:	4b21      	ldr	r3, [pc, #132]	@ (8006518 <HAL_RCC_OscConfig+0x778>)
 8006494:	4013      	ands	r3, r2
 8006496:	687a      	ldr	r2, [r7, #4]
 8006498:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800649a:	00d2      	lsls	r2, r2, #3
 800649c:	491b      	ldr	r1, [pc, #108]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 800649e:	4313      	orrs	r3, r2
 80064a0:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80064a2:	4b1a      	ldr	r3, [pc, #104]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 80064a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064a6:	f023 020c 	bic.w	r2, r3, #12
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064ae:	4917      	ldr	r1, [pc, #92]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 80064b0:	4313      	orrs	r3, r2
 80064b2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80064b4:	4b15      	ldr	r3, [pc, #84]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 80064b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064b8:	f023 0202 	bic.w	r2, r3, #2
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064c0:	4912      	ldr	r1, [pc, #72]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 80064c2:	4313      	orrs	r3, r2
 80064c4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80064c6:	4b11      	ldr	r3, [pc, #68]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 80064c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064ca:	4a10      	ldr	r2, [pc, #64]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 80064cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80064d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80064d2:	4b0e      	ldr	r3, [pc, #56]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 80064d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064d6:	4a0d      	ldr	r2, [pc, #52]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 80064d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80064dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80064de:	4b0b      	ldr	r3, [pc, #44]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 80064e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064e2:	4a0a      	ldr	r2, [pc, #40]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 80064e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80064e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80064ea:	4b08      	ldr	r3, [pc, #32]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 80064ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064ee:	4a07      	ldr	r2, [pc, #28]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 80064f0:	f043 0301 	orr.w	r3, r3, #1
 80064f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80064f6:	4b05      	ldr	r3, [pc, #20]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	4a04      	ldr	r2, [pc, #16]	@ (800650c <HAL_RCC_OscConfig+0x76c>)
 80064fc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006500:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006502:	f7fb f9e7 	bl	80018d4 <HAL_GetTick>
 8006506:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006508:	e011      	b.n	800652e <HAL_RCC_OscConfig+0x78e>
 800650a:	bf00      	nop
 800650c:	58024400 	.word	0x58024400
 8006510:	58024800 	.word	0x58024800
 8006514:	fffffc0c 	.word	0xfffffc0c
 8006518:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800651c:	f7fb f9da 	bl	80018d4 <HAL_GetTick>
 8006520:	4602      	mov	r2, r0
 8006522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006524:	1ad3      	subs	r3, r2, r3
 8006526:	2b02      	cmp	r3, #2
 8006528:	d901      	bls.n	800652e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800652a:	2303      	movs	r3, #3
 800652c:	e08a      	b.n	8006644 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800652e:	4b47      	ldr	r3, [pc, #284]	@ (800664c <HAL_RCC_OscConfig+0x8ac>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006536:	2b00      	cmp	r3, #0
 8006538:	d0f0      	beq.n	800651c <HAL_RCC_OscConfig+0x77c>
 800653a:	e082      	b.n	8006642 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800653c:	4b43      	ldr	r3, [pc, #268]	@ (800664c <HAL_RCC_OscConfig+0x8ac>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a42      	ldr	r2, [pc, #264]	@ (800664c <HAL_RCC_OscConfig+0x8ac>)
 8006542:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006546:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006548:	f7fb f9c4 	bl	80018d4 <HAL_GetTick>
 800654c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800654e:	e008      	b.n	8006562 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006550:	f7fb f9c0 	bl	80018d4 <HAL_GetTick>
 8006554:	4602      	mov	r2, r0
 8006556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006558:	1ad3      	subs	r3, r2, r3
 800655a:	2b02      	cmp	r3, #2
 800655c:	d901      	bls.n	8006562 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800655e:	2303      	movs	r3, #3
 8006560:	e070      	b.n	8006644 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006562:	4b3a      	ldr	r3, [pc, #232]	@ (800664c <HAL_RCC_OscConfig+0x8ac>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800656a:	2b00      	cmp	r3, #0
 800656c:	d1f0      	bne.n	8006550 <HAL_RCC_OscConfig+0x7b0>
 800656e:	e068      	b.n	8006642 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006570:	4b36      	ldr	r3, [pc, #216]	@ (800664c <HAL_RCC_OscConfig+0x8ac>)
 8006572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006574:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006576:	4b35      	ldr	r3, [pc, #212]	@ (800664c <HAL_RCC_OscConfig+0x8ac>)
 8006578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800657a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006580:	2b01      	cmp	r3, #1
 8006582:	d031      	beq.n	80065e8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006584:	693b      	ldr	r3, [r7, #16]
 8006586:	f003 0203 	and.w	r2, r3, #3
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800658e:	429a      	cmp	r2, r3
 8006590:	d12a      	bne.n	80065e8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	091b      	lsrs	r3, r3, #4
 8006596:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800659e:	429a      	cmp	r2, r3
 80065a0:	d122      	bne.n	80065e8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065ac:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80065ae:	429a      	cmp	r2, r3
 80065b0:	d11a      	bne.n	80065e8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	0a5b      	lsrs	r3, r3, #9
 80065b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065be:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80065c0:	429a      	cmp	r2, r3
 80065c2:	d111      	bne.n	80065e8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	0c1b      	lsrs	r3, r3, #16
 80065c8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065d0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80065d2:	429a      	cmp	r2, r3
 80065d4:	d108      	bne.n	80065e8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	0e1b      	lsrs	r3, r3, #24
 80065da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065e2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80065e4:	429a      	cmp	r2, r3
 80065e6:	d001      	beq.n	80065ec <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80065e8:	2301      	movs	r3, #1
 80065ea:	e02b      	b.n	8006644 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80065ec:	4b17      	ldr	r3, [pc, #92]	@ (800664c <HAL_RCC_OscConfig+0x8ac>)
 80065ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065f0:	08db      	lsrs	r3, r3, #3
 80065f2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80065f6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065fc:	693a      	ldr	r2, [r7, #16]
 80065fe:	429a      	cmp	r2, r3
 8006600:	d01f      	beq.n	8006642 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8006602:	4b12      	ldr	r3, [pc, #72]	@ (800664c <HAL_RCC_OscConfig+0x8ac>)
 8006604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006606:	4a11      	ldr	r2, [pc, #68]	@ (800664c <HAL_RCC_OscConfig+0x8ac>)
 8006608:	f023 0301 	bic.w	r3, r3, #1
 800660c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800660e:	f7fb f961 	bl	80018d4 <HAL_GetTick>
 8006612:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006614:	bf00      	nop
 8006616:	f7fb f95d 	bl	80018d4 <HAL_GetTick>
 800661a:	4602      	mov	r2, r0
 800661c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800661e:	4293      	cmp	r3, r2
 8006620:	d0f9      	beq.n	8006616 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006622:	4b0a      	ldr	r3, [pc, #40]	@ (800664c <HAL_RCC_OscConfig+0x8ac>)
 8006624:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006626:	4b0a      	ldr	r3, [pc, #40]	@ (8006650 <HAL_RCC_OscConfig+0x8b0>)
 8006628:	4013      	ands	r3, r2
 800662a:	687a      	ldr	r2, [r7, #4]
 800662c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800662e:	00d2      	lsls	r2, r2, #3
 8006630:	4906      	ldr	r1, [pc, #24]	@ (800664c <HAL_RCC_OscConfig+0x8ac>)
 8006632:	4313      	orrs	r3, r2
 8006634:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8006636:	4b05      	ldr	r3, [pc, #20]	@ (800664c <HAL_RCC_OscConfig+0x8ac>)
 8006638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800663a:	4a04      	ldr	r2, [pc, #16]	@ (800664c <HAL_RCC_OscConfig+0x8ac>)
 800663c:	f043 0301 	orr.w	r3, r3, #1
 8006640:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8006642:	2300      	movs	r3, #0
}
 8006644:	4618      	mov	r0, r3
 8006646:	3730      	adds	r7, #48	@ 0x30
 8006648:	46bd      	mov	sp, r7
 800664a:	bd80      	pop	{r7, pc}
 800664c:	58024400 	.word	0x58024400
 8006650:	ffff0007 	.word	0xffff0007

08006654 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b086      	sub	sp, #24
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
 800665c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d101      	bne.n	8006668 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006664:	2301      	movs	r3, #1
 8006666:	e19c      	b.n	80069a2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006668:	4b8a      	ldr	r3, [pc, #552]	@ (8006894 <HAL_RCC_ClockConfig+0x240>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f003 030f 	and.w	r3, r3, #15
 8006670:	683a      	ldr	r2, [r7, #0]
 8006672:	429a      	cmp	r2, r3
 8006674:	d910      	bls.n	8006698 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006676:	4b87      	ldr	r3, [pc, #540]	@ (8006894 <HAL_RCC_ClockConfig+0x240>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f023 020f 	bic.w	r2, r3, #15
 800667e:	4985      	ldr	r1, [pc, #532]	@ (8006894 <HAL_RCC_ClockConfig+0x240>)
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	4313      	orrs	r3, r2
 8006684:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006686:	4b83      	ldr	r3, [pc, #524]	@ (8006894 <HAL_RCC_ClockConfig+0x240>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f003 030f 	and.w	r3, r3, #15
 800668e:	683a      	ldr	r2, [r7, #0]
 8006690:	429a      	cmp	r2, r3
 8006692:	d001      	beq.n	8006698 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006694:	2301      	movs	r3, #1
 8006696:	e184      	b.n	80069a2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f003 0304 	and.w	r3, r3, #4
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d010      	beq.n	80066c6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	691a      	ldr	r2, [r3, #16]
 80066a8:	4b7b      	ldr	r3, [pc, #492]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 80066aa:	699b      	ldr	r3, [r3, #24]
 80066ac:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d908      	bls.n	80066c6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80066b4:	4b78      	ldr	r3, [pc, #480]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 80066b6:	699b      	ldr	r3, [r3, #24]
 80066b8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	691b      	ldr	r3, [r3, #16]
 80066c0:	4975      	ldr	r1, [pc, #468]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 80066c2:	4313      	orrs	r3, r2
 80066c4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f003 0308 	and.w	r3, r3, #8
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d010      	beq.n	80066f4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	695a      	ldr	r2, [r3, #20]
 80066d6:	4b70      	ldr	r3, [pc, #448]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 80066d8:	69db      	ldr	r3, [r3, #28]
 80066da:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80066de:	429a      	cmp	r2, r3
 80066e0:	d908      	bls.n	80066f4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80066e2:	4b6d      	ldr	r3, [pc, #436]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 80066e4:	69db      	ldr	r3, [r3, #28]
 80066e6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	695b      	ldr	r3, [r3, #20]
 80066ee:	496a      	ldr	r1, [pc, #424]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 80066f0:	4313      	orrs	r3, r2
 80066f2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f003 0310 	and.w	r3, r3, #16
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d010      	beq.n	8006722 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	699a      	ldr	r2, [r3, #24]
 8006704:	4b64      	ldr	r3, [pc, #400]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 8006706:	69db      	ldr	r3, [r3, #28]
 8006708:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800670c:	429a      	cmp	r2, r3
 800670e:	d908      	bls.n	8006722 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006710:	4b61      	ldr	r3, [pc, #388]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 8006712:	69db      	ldr	r3, [r3, #28]
 8006714:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	699b      	ldr	r3, [r3, #24]
 800671c:	495e      	ldr	r1, [pc, #376]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 800671e:	4313      	orrs	r3, r2
 8006720:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f003 0320 	and.w	r3, r3, #32
 800672a:	2b00      	cmp	r3, #0
 800672c:	d010      	beq.n	8006750 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	69da      	ldr	r2, [r3, #28]
 8006732:	4b59      	ldr	r3, [pc, #356]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 8006734:	6a1b      	ldr	r3, [r3, #32]
 8006736:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800673a:	429a      	cmp	r2, r3
 800673c:	d908      	bls.n	8006750 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800673e:	4b56      	ldr	r3, [pc, #344]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 8006740:	6a1b      	ldr	r3, [r3, #32]
 8006742:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	69db      	ldr	r3, [r3, #28]
 800674a:	4953      	ldr	r1, [pc, #332]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 800674c:	4313      	orrs	r3, r2
 800674e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f003 0302 	and.w	r3, r3, #2
 8006758:	2b00      	cmp	r3, #0
 800675a:	d010      	beq.n	800677e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	68da      	ldr	r2, [r3, #12]
 8006760:	4b4d      	ldr	r3, [pc, #308]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 8006762:	699b      	ldr	r3, [r3, #24]
 8006764:	f003 030f 	and.w	r3, r3, #15
 8006768:	429a      	cmp	r2, r3
 800676a:	d908      	bls.n	800677e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800676c:	4b4a      	ldr	r3, [pc, #296]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 800676e:	699b      	ldr	r3, [r3, #24]
 8006770:	f023 020f 	bic.w	r2, r3, #15
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	68db      	ldr	r3, [r3, #12]
 8006778:	4947      	ldr	r1, [pc, #284]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 800677a:	4313      	orrs	r3, r2
 800677c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f003 0301 	and.w	r3, r3, #1
 8006786:	2b00      	cmp	r3, #0
 8006788:	d055      	beq.n	8006836 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800678a:	4b43      	ldr	r3, [pc, #268]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 800678c:	699b      	ldr	r3, [r3, #24]
 800678e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	4940      	ldr	r1, [pc, #256]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 8006798:	4313      	orrs	r3, r2
 800679a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	2b02      	cmp	r3, #2
 80067a2:	d107      	bne.n	80067b4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80067a4:	4b3c      	ldr	r3, [pc, #240]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d121      	bne.n	80067f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80067b0:	2301      	movs	r3, #1
 80067b2:	e0f6      	b.n	80069a2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	2b03      	cmp	r3, #3
 80067ba:	d107      	bne.n	80067cc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80067bc:	4b36      	ldr	r3, [pc, #216]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d115      	bne.n	80067f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80067c8:	2301      	movs	r3, #1
 80067ca:	e0ea      	b.n	80069a2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	2b01      	cmp	r3, #1
 80067d2:	d107      	bne.n	80067e4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80067d4:	4b30      	ldr	r3, [pc, #192]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d109      	bne.n	80067f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80067e0:	2301      	movs	r3, #1
 80067e2:	e0de      	b.n	80069a2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80067e4:	4b2c      	ldr	r3, [pc, #176]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f003 0304 	and.w	r3, r3, #4
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d101      	bne.n	80067f4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80067f0:	2301      	movs	r3, #1
 80067f2:	e0d6      	b.n	80069a2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80067f4:	4b28      	ldr	r3, [pc, #160]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 80067f6:	691b      	ldr	r3, [r3, #16]
 80067f8:	f023 0207 	bic.w	r2, r3, #7
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	4925      	ldr	r1, [pc, #148]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 8006802:	4313      	orrs	r3, r2
 8006804:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006806:	f7fb f865 	bl	80018d4 <HAL_GetTick>
 800680a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800680c:	e00a      	b.n	8006824 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800680e:	f7fb f861 	bl	80018d4 <HAL_GetTick>
 8006812:	4602      	mov	r2, r0
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	1ad3      	subs	r3, r2, r3
 8006818:	f241 3288 	movw	r2, #5000	@ 0x1388
 800681c:	4293      	cmp	r3, r2
 800681e:	d901      	bls.n	8006824 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006820:	2303      	movs	r3, #3
 8006822:	e0be      	b.n	80069a2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006824:	4b1c      	ldr	r3, [pc, #112]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 8006826:	691b      	ldr	r3, [r3, #16]
 8006828:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	685b      	ldr	r3, [r3, #4]
 8006830:	00db      	lsls	r3, r3, #3
 8006832:	429a      	cmp	r2, r3
 8006834:	d1eb      	bne.n	800680e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f003 0302 	and.w	r3, r3, #2
 800683e:	2b00      	cmp	r3, #0
 8006840:	d010      	beq.n	8006864 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	68da      	ldr	r2, [r3, #12]
 8006846:	4b14      	ldr	r3, [pc, #80]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 8006848:	699b      	ldr	r3, [r3, #24]
 800684a:	f003 030f 	and.w	r3, r3, #15
 800684e:	429a      	cmp	r2, r3
 8006850:	d208      	bcs.n	8006864 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006852:	4b11      	ldr	r3, [pc, #68]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 8006854:	699b      	ldr	r3, [r3, #24]
 8006856:	f023 020f 	bic.w	r2, r3, #15
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	68db      	ldr	r3, [r3, #12]
 800685e:	490e      	ldr	r1, [pc, #56]	@ (8006898 <HAL_RCC_ClockConfig+0x244>)
 8006860:	4313      	orrs	r3, r2
 8006862:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006864:	4b0b      	ldr	r3, [pc, #44]	@ (8006894 <HAL_RCC_ClockConfig+0x240>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f003 030f 	and.w	r3, r3, #15
 800686c:	683a      	ldr	r2, [r7, #0]
 800686e:	429a      	cmp	r2, r3
 8006870:	d214      	bcs.n	800689c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006872:	4b08      	ldr	r3, [pc, #32]	@ (8006894 <HAL_RCC_ClockConfig+0x240>)
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f023 020f 	bic.w	r2, r3, #15
 800687a:	4906      	ldr	r1, [pc, #24]	@ (8006894 <HAL_RCC_ClockConfig+0x240>)
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	4313      	orrs	r3, r2
 8006880:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006882:	4b04      	ldr	r3, [pc, #16]	@ (8006894 <HAL_RCC_ClockConfig+0x240>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f003 030f 	and.w	r3, r3, #15
 800688a:	683a      	ldr	r2, [r7, #0]
 800688c:	429a      	cmp	r2, r3
 800688e:	d005      	beq.n	800689c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006890:	2301      	movs	r3, #1
 8006892:	e086      	b.n	80069a2 <HAL_RCC_ClockConfig+0x34e>
 8006894:	52002000 	.word	0x52002000
 8006898:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f003 0304 	and.w	r3, r3, #4
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d010      	beq.n	80068ca <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	691a      	ldr	r2, [r3, #16]
 80068ac:	4b3f      	ldr	r3, [pc, #252]	@ (80069ac <HAL_RCC_ClockConfig+0x358>)
 80068ae:	699b      	ldr	r3, [r3, #24]
 80068b0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80068b4:	429a      	cmp	r2, r3
 80068b6:	d208      	bcs.n	80068ca <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80068b8:	4b3c      	ldr	r3, [pc, #240]	@ (80069ac <HAL_RCC_ClockConfig+0x358>)
 80068ba:	699b      	ldr	r3, [r3, #24]
 80068bc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	691b      	ldr	r3, [r3, #16]
 80068c4:	4939      	ldr	r1, [pc, #228]	@ (80069ac <HAL_RCC_ClockConfig+0x358>)
 80068c6:	4313      	orrs	r3, r2
 80068c8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f003 0308 	and.w	r3, r3, #8
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d010      	beq.n	80068f8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	695a      	ldr	r2, [r3, #20]
 80068da:	4b34      	ldr	r3, [pc, #208]	@ (80069ac <HAL_RCC_ClockConfig+0x358>)
 80068dc:	69db      	ldr	r3, [r3, #28]
 80068de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80068e2:	429a      	cmp	r2, r3
 80068e4:	d208      	bcs.n	80068f8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80068e6:	4b31      	ldr	r3, [pc, #196]	@ (80069ac <HAL_RCC_ClockConfig+0x358>)
 80068e8:	69db      	ldr	r3, [r3, #28]
 80068ea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	695b      	ldr	r3, [r3, #20]
 80068f2:	492e      	ldr	r1, [pc, #184]	@ (80069ac <HAL_RCC_ClockConfig+0x358>)
 80068f4:	4313      	orrs	r3, r2
 80068f6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f003 0310 	and.w	r3, r3, #16
 8006900:	2b00      	cmp	r3, #0
 8006902:	d010      	beq.n	8006926 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	699a      	ldr	r2, [r3, #24]
 8006908:	4b28      	ldr	r3, [pc, #160]	@ (80069ac <HAL_RCC_ClockConfig+0x358>)
 800690a:	69db      	ldr	r3, [r3, #28]
 800690c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006910:	429a      	cmp	r2, r3
 8006912:	d208      	bcs.n	8006926 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006914:	4b25      	ldr	r3, [pc, #148]	@ (80069ac <HAL_RCC_ClockConfig+0x358>)
 8006916:	69db      	ldr	r3, [r3, #28]
 8006918:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	699b      	ldr	r3, [r3, #24]
 8006920:	4922      	ldr	r1, [pc, #136]	@ (80069ac <HAL_RCC_ClockConfig+0x358>)
 8006922:	4313      	orrs	r3, r2
 8006924:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f003 0320 	and.w	r3, r3, #32
 800692e:	2b00      	cmp	r3, #0
 8006930:	d010      	beq.n	8006954 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	69da      	ldr	r2, [r3, #28]
 8006936:	4b1d      	ldr	r3, [pc, #116]	@ (80069ac <HAL_RCC_ClockConfig+0x358>)
 8006938:	6a1b      	ldr	r3, [r3, #32]
 800693a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800693e:	429a      	cmp	r2, r3
 8006940:	d208      	bcs.n	8006954 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006942:	4b1a      	ldr	r3, [pc, #104]	@ (80069ac <HAL_RCC_ClockConfig+0x358>)
 8006944:	6a1b      	ldr	r3, [r3, #32]
 8006946:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	69db      	ldr	r3, [r3, #28]
 800694e:	4917      	ldr	r1, [pc, #92]	@ (80069ac <HAL_RCC_ClockConfig+0x358>)
 8006950:	4313      	orrs	r3, r2
 8006952:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006954:	f000 f834 	bl	80069c0 <HAL_RCC_GetSysClockFreq>
 8006958:	4602      	mov	r2, r0
 800695a:	4b14      	ldr	r3, [pc, #80]	@ (80069ac <HAL_RCC_ClockConfig+0x358>)
 800695c:	699b      	ldr	r3, [r3, #24]
 800695e:	0a1b      	lsrs	r3, r3, #8
 8006960:	f003 030f 	and.w	r3, r3, #15
 8006964:	4912      	ldr	r1, [pc, #72]	@ (80069b0 <HAL_RCC_ClockConfig+0x35c>)
 8006966:	5ccb      	ldrb	r3, [r1, r3]
 8006968:	f003 031f 	and.w	r3, r3, #31
 800696c:	fa22 f303 	lsr.w	r3, r2, r3
 8006970:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006972:	4b0e      	ldr	r3, [pc, #56]	@ (80069ac <HAL_RCC_ClockConfig+0x358>)
 8006974:	699b      	ldr	r3, [r3, #24]
 8006976:	f003 030f 	and.w	r3, r3, #15
 800697a:	4a0d      	ldr	r2, [pc, #52]	@ (80069b0 <HAL_RCC_ClockConfig+0x35c>)
 800697c:	5cd3      	ldrb	r3, [r2, r3]
 800697e:	f003 031f 	and.w	r3, r3, #31
 8006982:	693a      	ldr	r2, [r7, #16]
 8006984:	fa22 f303 	lsr.w	r3, r2, r3
 8006988:	4a0a      	ldr	r2, [pc, #40]	@ (80069b4 <HAL_RCC_ClockConfig+0x360>)
 800698a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800698c:	4a0a      	ldr	r2, [pc, #40]	@ (80069b8 <HAL_RCC_ClockConfig+0x364>)
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006992:	4b0a      	ldr	r3, [pc, #40]	@ (80069bc <HAL_RCC_ClockConfig+0x368>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4618      	mov	r0, r3
 8006998:	f7fa fc76 	bl	8001288 <HAL_InitTick>
 800699c:	4603      	mov	r3, r0
 800699e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80069a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80069a2:	4618      	mov	r0, r3
 80069a4:	3718      	adds	r7, #24
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bd80      	pop	{r7, pc}
 80069aa:	bf00      	nop
 80069ac:	58024400 	.word	0x58024400
 80069b0:	0801013c 	.word	0x0801013c
 80069b4:	24000008 	.word	0x24000008
 80069b8:	24000004 	.word	0x24000004
 80069bc:	24000018 	.word	0x24000018

080069c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80069c0:	b480      	push	{r7}
 80069c2:	b089      	sub	sp, #36	@ 0x24
 80069c4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80069c6:	4bb3      	ldr	r3, [pc, #716]	@ (8006c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069c8:	691b      	ldr	r3, [r3, #16]
 80069ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80069ce:	2b18      	cmp	r3, #24
 80069d0:	f200 8155 	bhi.w	8006c7e <HAL_RCC_GetSysClockFreq+0x2be>
 80069d4:	a201      	add	r2, pc, #4	@ (adr r2, 80069dc <HAL_RCC_GetSysClockFreq+0x1c>)
 80069d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069da:	bf00      	nop
 80069dc:	08006a41 	.word	0x08006a41
 80069e0:	08006c7f 	.word	0x08006c7f
 80069e4:	08006c7f 	.word	0x08006c7f
 80069e8:	08006c7f 	.word	0x08006c7f
 80069ec:	08006c7f 	.word	0x08006c7f
 80069f0:	08006c7f 	.word	0x08006c7f
 80069f4:	08006c7f 	.word	0x08006c7f
 80069f8:	08006c7f 	.word	0x08006c7f
 80069fc:	08006a67 	.word	0x08006a67
 8006a00:	08006c7f 	.word	0x08006c7f
 8006a04:	08006c7f 	.word	0x08006c7f
 8006a08:	08006c7f 	.word	0x08006c7f
 8006a0c:	08006c7f 	.word	0x08006c7f
 8006a10:	08006c7f 	.word	0x08006c7f
 8006a14:	08006c7f 	.word	0x08006c7f
 8006a18:	08006c7f 	.word	0x08006c7f
 8006a1c:	08006a6d 	.word	0x08006a6d
 8006a20:	08006c7f 	.word	0x08006c7f
 8006a24:	08006c7f 	.word	0x08006c7f
 8006a28:	08006c7f 	.word	0x08006c7f
 8006a2c:	08006c7f 	.word	0x08006c7f
 8006a30:	08006c7f 	.word	0x08006c7f
 8006a34:	08006c7f 	.word	0x08006c7f
 8006a38:	08006c7f 	.word	0x08006c7f
 8006a3c:	08006a73 	.word	0x08006a73
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006a40:	4b94      	ldr	r3, [pc, #592]	@ (8006c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f003 0320 	and.w	r3, r3, #32
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d009      	beq.n	8006a60 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006a4c:	4b91      	ldr	r3, [pc, #580]	@ (8006c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	08db      	lsrs	r3, r3, #3
 8006a52:	f003 0303 	and.w	r3, r3, #3
 8006a56:	4a90      	ldr	r2, [pc, #576]	@ (8006c98 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006a58:	fa22 f303 	lsr.w	r3, r2, r3
 8006a5c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006a5e:	e111      	b.n	8006c84 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006a60:	4b8d      	ldr	r3, [pc, #564]	@ (8006c98 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006a62:	61bb      	str	r3, [r7, #24]
      break;
 8006a64:	e10e      	b.n	8006c84 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006a66:	4b8d      	ldr	r3, [pc, #564]	@ (8006c9c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006a68:	61bb      	str	r3, [r7, #24]
      break;
 8006a6a:	e10b      	b.n	8006c84 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006a6c:	4b8c      	ldr	r3, [pc, #560]	@ (8006ca0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006a6e:	61bb      	str	r3, [r7, #24]
      break;
 8006a70:	e108      	b.n	8006c84 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006a72:	4b88      	ldr	r3, [pc, #544]	@ (8006c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a76:	f003 0303 	and.w	r3, r3, #3
 8006a7a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006a7c:	4b85      	ldr	r3, [pc, #532]	@ (8006c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a80:	091b      	lsrs	r3, r3, #4
 8006a82:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006a86:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006a88:	4b82      	ldr	r3, [pc, #520]	@ (8006c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a8c:	f003 0301 	and.w	r3, r3, #1
 8006a90:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006a92:	4b80      	ldr	r3, [pc, #512]	@ (8006c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a96:	08db      	lsrs	r3, r3, #3
 8006a98:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006a9c:	68fa      	ldr	r2, [r7, #12]
 8006a9e:	fb02 f303 	mul.w	r3, r2, r3
 8006aa2:	ee07 3a90 	vmov	s15, r3
 8006aa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006aaa:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006aae:	693b      	ldr	r3, [r7, #16]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	f000 80e1 	beq.w	8006c78 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	2b02      	cmp	r3, #2
 8006aba:	f000 8083 	beq.w	8006bc4 <HAL_RCC_GetSysClockFreq+0x204>
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	2b02      	cmp	r3, #2
 8006ac2:	f200 80a1 	bhi.w	8006c08 <HAL_RCC_GetSysClockFreq+0x248>
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d003      	beq.n	8006ad4 <HAL_RCC_GetSysClockFreq+0x114>
 8006acc:	697b      	ldr	r3, [r7, #20]
 8006ace:	2b01      	cmp	r3, #1
 8006ad0:	d056      	beq.n	8006b80 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006ad2:	e099      	b.n	8006c08 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006ad4:	4b6f      	ldr	r3, [pc, #444]	@ (8006c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f003 0320 	and.w	r3, r3, #32
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d02d      	beq.n	8006b3c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006ae0:	4b6c      	ldr	r3, [pc, #432]	@ (8006c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	08db      	lsrs	r3, r3, #3
 8006ae6:	f003 0303 	and.w	r3, r3, #3
 8006aea:	4a6b      	ldr	r2, [pc, #428]	@ (8006c98 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006aec:	fa22 f303 	lsr.w	r3, r2, r3
 8006af0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	ee07 3a90 	vmov	s15, r3
 8006af8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	ee07 3a90 	vmov	s15, r3
 8006b02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b0a:	4b62      	ldr	r3, [pc, #392]	@ (8006c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b12:	ee07 3a90 	vmov	s15, r3
 8006b16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b1a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006b1e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006ca4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006b22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b36:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006b3a:	e087      	b.n	8006c4c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006b3c:	693b      	ldr	r3, [r7, #16]
 8006b3e:	ee07 3a90 	vmov	s15, r3
 8006b42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b46:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8006ca8 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006b4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b4e:	4b51      	ldr	r3, [pc, #324]	@ (8006c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b56:	ee07 3a90 	vmov	s15, r3
 8006b5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b5e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006b62:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006ca4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006b66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b7a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006b7e:	e065      	b.n	8006c4c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	ee07 3a90 	vmov	s15, r3
 8006b86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b8a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006cac <HAL_RCC_GetSysClockFreq+0x2ec>
 8006b8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b92:	4b40      	ldr	r3, [pc, #256]	@ (8006c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b9a:	ee07 3a90 	vmov	s15, r3
 8006b9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ba2:	ed97 6a02 	vldr	s12, [r7, #8]
 8006ba6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006ca4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006baa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006bae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006bb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006bb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006bba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bbe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006bc2:	e043      	b.n	8006c4c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	ee07 3a90 	vmov	s15, r3
 8006bca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bce:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006cb0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006bd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006bd6:	4b2f      	ldr	r3, [pc, #188]	@ (8006c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bde:	ee07 3a90 	vmov	s15, r3
 8006be2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006be6:	ed97 6a02 	vldr	s12, [r7, #8]
 8006bea:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006ca4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006bee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006bf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006bf6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006bfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006bfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c02:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006c06:	e021      	b.n	8006c4c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	ee07 3a90 	vmov	s15, r3
 8006c0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c12:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006cac <HAL_RCC_GetSysClockFreq+0x2ec>
 8006c16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c1a:	4b1e      	ldr	r3, [pc, #120]	@ (8006c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c22:	ee07 3a90 	vmov	s15, r3
 8006c26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c2a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006c2e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006ca4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006c32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c46:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006c4a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006c4c:	4b11      	ldr	r3, [pc, #68]	@ (8006c94 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c50:	0a5b      	lsrs	r3, r3, #9
 8006c52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c56:	3301      	adds	r3, #1
 8006c58:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	ee07 3a90 	vmov	s15, r3
 8006c60:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006c64:	edd7 6a07 	vldr	s13, [r7, #28]
 8006c68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c70:	ee17 3a90 	vmov	r3, s15
 8006c74:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8006c76:	e005      	b.n	8006c84 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006c78:	2300      	movs	r3, #0
 8006c7a:	61bb      	str	r3, [r7, #24]
      break;
 8006c7c:	e002      	b.n	8006c84 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006c7e:	4b07      	ldr	r3, [pc, #28]	@ (8006c9c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006c80:	61bb      	str	r3, [r7, #24]
      break;
 8006c82:	bf00      	nop
  }

  return sysclockfreq;
 8006c84:	69bb      	ldr	r3, [r7, #24]
}
 8006c86:	4618      	mov	r0, r3
 8006c88:	3724      	adds	r7, #36	@ 0x24
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c90:	4770      	bx	lr
 8006c92:	bf00      	nop
 8006c94:	58024400 	.word	0x58024400
 8006c98:	03d09000 	.word	0x03d09000
 8006c9c:	003d0900 	.word	0x003d0900
 8006ca0:	007a1200 	.word	0x007a1200
 8006ca4:	46000000 	.word	0x46000000
 8006ca8:	4c742400 	.word	0x4c742400
 8006cac:	4a742400 	.word	0x4a742400
 8006cb0:	4af42400 	.word	0x4af42400

08006cb4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b082      	sub	sp, #8
 8006cb8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006cba:	f7ff fe81 	bl	80069c0 <HAL_RCC_GetSysClockFreq>
 8006cbe:	4602      	mov	r2, r0
 8006cc0:	4b10      	ldr	r3, [pc, #64]	@ (8006d04 <HAL_RCC_GetHCLKFreq+0x50>)
 8006cc2:	699b      	ldr	r3, [r3, #24]
 8006cc4:	0a1b      	lsrs	r3, r3, #8
 8006cc6:	f003 030f 	and.w	r3, r3, #15
 8006cca:	490f      	ldr	r1, [pc, #60]	@ (8006d08 <HAL_RCC_GetHCLKFreq+0x54>)
 8006ccc:	5ccb      	ldrb	r3, [r1, r3]
 8006cce:	f003 031f 	and.w	r3, r3, #31
 8006cd2:	fa22 f303 	lsr.w	r3, r2, r3
 8006cd6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006cd8:	4b0a      	ldr	r3, [pc, #40]	@ (8006d04 <HAL_RCC_GetHCLKFreq+0x50>)
 8006cda:	699b      	ldr	r3, [r3, #24]
 8006cdc:	f003 030f 	and.w	r3, r3, #15
 8006ce0:	4a09      	ldr	r2, [pc, #36]	@ (8006d08 <HAL_RCC_GetHCLKFreq+0x54>)
 8006ce2:	5cd3      	ldrb	r3, [r2, r3]
 8006ce4:	f003 031f 	and.w	r3, r3, #31
 8006ce8:	687a      	ldr	r2, [r7, #4]
 8006cea:	fa22 f303 	lsr.w	r3, r2, r3
 8006cee:	4a07      	ldr	r2, [pc, #28]	@ (8006d0c <HAL_RCC_GetHCLKFreq+0x58>)
 8006cf0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006cf2:	4a07      	ldr	r2, [pc, #28]	@ (8006d10 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006cf8:	4b04      	ldr	r3, [pc, #16]	@ (8006d0c <HAL_RCC_GetHCLKFreq+0x58>)
 8006cfa:	681b      	ldr	r3, [r3, #0]
}
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	3708      	adds	r7, #8
 8006d00:	46bd      	mov	sp, r7
 8006d02:	bd80      	pop	{r7, pc}
 8006d04:	58024400 	.word	0x58024400
 8006d08:	0801013c 	.word	0x0801013c
 8006d0c:	24000008 	.word	0x24000008
 8006d10:	24000004 	.word	0x24000004

08006d14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006d18:	f7ff ffcc 	bl	8006cb4 <HAL_RCC_GetHCLKFreq>
 8006d1c:	4602      	mov	r2, r0
 8006d1e:	4b06      	ldr	r3, [pc, #24]	@ (8006d38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d20:	69db      	ldr	r3, [r3, #28]
 8006d22:	091b      	lsrs	r3, r3, #4
 8006d24:	f003 0307 	and.w	r3, r3, #7
 8006d28:	4904      	ldr	r1, [pc, #16]	@ (8006d3c <HAL_RCC_GetPCLK1Freq+0x28>)
 8006d2a:	5ccb      	ldrb	r3, [r1, r3]
 8006d2c:	f003 031f 	and.w	r3, r3, #31
 8006d30:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	bd80      	pop	{r7, pc}
 8006d38:	58024400 	.word	0x58024400
 8006d3c:	0801013c 	.word	0x0801013c

08006d40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006d44:	f7ff ffb6 	bl	8006cb4 <HAL_RCC_GetHCLKFreq>
 8006d48:	4602      	mov	r2, r0
 8006d4a:	4b06      	ldr	r3, [pc, #24]	@ (8006d64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006d4c:	69db      	ldr	r3, [r3, #28]
 8006d4e:	0a1b      	lsrs	r3, r3, #8
 8006d50:	f003 0307 	and.w	r3, r3, #7
 8006d54:	4904      	ldr	r1, [pc, #16]	@ (8006d68 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006d56:	5ccb      	ldrb	r3, [r1, r3]
 8006d58:	f003 031f 	and.w	r3, r3, #31
 8006d5c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006d60:	4618      	mov	r0, r3
 8006d62:	bd80      	pop	{r7, pc}
 8006d64:	58024400 	.word	0x58024400
 8006d68:	0801013c 	.word	0x0801013c

08006d6c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b083      	sub	sp, #12
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
 8006d74:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	223f      	movs	r2, #63	@ 0x3f
 8006d7a:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006d7c:	4b1a      	ldr	r3, [pc, #104]	@ (8006de8 <HAL_RCC_GetClockConfig+0x7c>)
 8006d7e:	691b      	ldr	r3, [r3, #16]
 8006d80:	f003 0207 	and.w	r2, r3, #7
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8006d88:	4b17      	ldr	r3, [pc, #92]	@ (8006de8 <HAL_RCC_GetClockConfig+0x7c>)
 8006d8a:	699b      	ldr	r3, [r3, #24]
 8006d8c:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8006d94:	4b14      	ldr	r3, [pc, #80]	@ (8006de8 <HAL_RCC_GetClockConfig+0x7c>)
 8006d96:	699b      	ldr	r3, [r3, #24]
 8006d98:	f003 020f 	and.w	r2, r3, #15
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8006da0:	4b11      	ldr	r3, [pc, #68]	@ (8006de8 <HAL_RCC_GetClockConfig+0x7c>)
 8006da2:	699b      	ldr	r3, [r3, #24]
 8006da4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8006dac:	4b0e      	ldr	r3, [pc, #56]	@ (8006de8 <HAL_RCC_GetClockConfig+0x7c>)
 8006dae:	69db      	ldr	r3, [r3, #28]
 8006db0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8006db8:	4b0b      	ldr	r3, [pc, #44]	@ (8006de8 <HAL_RCC_GetClockConfig+0x7c>)
 8006dba:	69db      	ldr	r3, [r3, #28]
 8006dbc:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8006dc4:	4b08      	ldr	r3, [pc, #32]	@ (8006de8 <HAL_RCC_GetClockConfig+0x7c>)
 8006dc6:	6a1b      	ldr	r3, [r3, #32]
 8006dc8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006dd0:	4b06      	ldr	r3, [pc, #24]	@ (8006dec <HAL_RCC_GetClockConfig+0x80>)
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f003 020f 	and.w	r2, r3, #15
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	601a      	str	r2, [r3, #0]
}
 8006ddc:	bf00      	nop
 8006dde:	370c      	adds	r7, #12
 8006de0:	46bd      	mov	sp, r7
 8006de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de6:	4770      	bx	lr
 8006de8:	58024400 	.word	0x58024400
 8006dec:	52002000 	.word	0x52002000

08006df0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006df0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006df4:	b0ca      	sub	sp, #296	@ 0x128
 8006df6:	af00      	add	r7, sp, #0
 8006df8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006e02:	2300      	movs	r3, #0
 8006e04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006e08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e10:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006e14:	2500      	movs	r5, #0
 8006e16:	ea54 0305 	orrs.w	r3, r4, r5
 8006e1a:	d049      	beq.n	8006eb0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006e1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e20:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006e22:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006e26:	d02f      	beq.n	8006e88 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006e28:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006e2c:	d828      	bhi.n	8006e80 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006e2e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006e32:	d01a      	beq.n	8006e6a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006e34:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006e38:	d822      	bhi.n	8006e80 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d003      	beq.n	8006e46 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006e3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006e42:	d007      	beq.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006e44:	e01c      	b.n	8006e80 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e46:	4bb8      	ldr	r3, [pc, #736]	@ (8007128 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e4a:	4ab7      	ldr	r2, [pc, #732]	@ (8007128 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006e4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e50:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006e52:	e01a      	b.n	8006e8a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006e54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e58:	3308      	adds	r3, #8
 8006e5a:	2102      	movs	r1, #2
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	f001 fc8f 	bl	8008780 <RCCEx_PLL2_Config>
 8006e62:	4603      	mov	r3, r0
 8006e64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006e68:	e00f      	b.n	8006e8a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006e6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e6e:	3328      	adds	r3, #40	@ 0x28
 8006e70:	2102      	movs	r1, #2
 8006e72:	4618      	mov	r0, r3
 8006e74:	f001 fd36 	bl	80088e4 <RCCEx_PLL3_Config>
 8006e78:	4603      	mov	r3, r0
 8006e7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006e7e:	e004      	b.n	8006e8a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e80:	2301      	movs	r3, #1
 8006e82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006e86:	e000      	b.n	8006e8a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006e88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d10a      	bne.n	8006ea8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006e92:	4ba5      	ldr	r3, [pc, #660]	@ (8007128 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006e94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e96:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006e9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e9e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006ea0:	4aa1      	ldr	r2, [pc, #644]	@ (8007128 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006ea2:	430b      	orrs	r3, r1
 8006ea4:	6513      	str	r3, [r2, #80]	@ 0x50
 8006ea6:	e003      	b.n	8006eb0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ea8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006eac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006eb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eb8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006ebc:	f04f 0900 	mov.w	r9, #0
 8006ec0:	ea58 0309 	orrs.w	r3, r8, r9
 8006ec4:	d047      	beq.n	8006f56 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006ec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006eca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ecc:	2b04      	cmp	r3, #4
 8006ece:	d82a      	bhi.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006ed0:	a201      	add	r2, pc, #4	@ (adr r2, 8006ed8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ed6:	bf00      	nop
 8006ed8:	08006eed 	.word	0x08006eed
 8006edc:	08006efb 	.word	0x08006efb
 8006ee0:	08006f11 	.word	0x08006f11
 8006ee4:	08006f2f 	.word	0x08006f2f
 8006ee8:	08006f2f 	.word	0x08006f2f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006eec:	4b8e      	ldr	r3, [pc, #568]	@ (8007128 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006eee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ef0:	4a8d      	ldr	r2, [pc, #564]	@ (8007128 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006ef2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ef6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006ef8:	e01a      	b.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006efa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006efe:	3308      	adds	r3, #8
 8006f00:	2100      	movs	r1, #0
 8006f02:	4618      	mov	r0, r3
 8006f04:	f001 fc3c 	bl	8008780 <RCCEx_PLL2_Config>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006f0e:	e00f      	b.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006f10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f14:	3328      	adds	r3, #40	@ 0x28
 8006f16:	2100      	movs	r1, #0
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f001 fce3 	bl	80088e4 <RCCEx_PLL3_Config>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006f24:	e004      	b.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f26:	2301      	movs	r3, #1
 8006f28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006f2c:	e000      	b.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006f2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d10a      	bne.n	8006f4e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006f38:	4b7b      	ldr	r3, [pc, #492]	@ (8007128 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006f3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f3c:	f023 0107 	bic.w	r1, r3, #7
 8006f40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f46:	4a78      	ldr	r2, [pc, #480]	@ (8007128 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006f48:	430b      	orrs	r3, r1
 8006f4a:	6513      	str	r3, [r2, #80]	@ 0x50
 8006f4c:	e003      	b.n	8006f56 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006f56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f5e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8006f62:	f04f 0b00 	mov.w	fp, #0
 8006f66:	ea5a 030b 	orrs.w	r3, sl, fp
 8006f6a:	d04c      	beq.n	8007006 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8006f6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f76:	d030      	beq.n	8006fda <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8006f78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f7c:	d829      	bhi.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006f7e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006f80:	d02d      	beq.n	8006fde <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8006f82:	2bc0      	cmp	r3, #192	@ 0xc0
 8006f84:	d825      	bhi.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006f86:	2b80      	cmp	r3, #128	@ 0x80
 8006f88:	d018      	beq.n	8006fbc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8006f8a:	2b80      	cmp	r3, #128	@ 0x80
 8006f8c:	d821      	bhi.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d002      	beq.n	8006f98 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8006f92:	2b40      	cmp	r3, #64	@ 0x40
 8006f94:	d007      	beq.n	8006fa6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8006f96:	e01c      	b.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f98:	4b63      	ldr	r3, [pc, #396]	@ (8007128 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f9c:	4a62      	ldr	r2, [pc, #392]	@ (8007128 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006f9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006fa2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006fa4:	e01c      	b.n	8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006fa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006faa:	3308      	adds	r3, #8
 8006fac:	2100      	movs	r1, #0
 8006fae:	4618      	mov	r0, r3
 8006fb0:	f001 fbe6 	bl	8008780 <RCCEx_PLL2_Config>
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006fba:	e011      	b.n	8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006fbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fc0:	3328      	adds	r3, #40	@ 0x28
 8006fc2:	2100      	movs	r1, #0
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	f001 fc8d 	bl	80088e4 <RCCEx_PLL3_Config>
 8006fca:	4603      	mov	r3, r0
 8006fcc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006fd0:	e006      	b.n	8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006fd8:	e002      	b.n	8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006fda:	bf00      	nop
 8006fdc:	e000      	b.n	8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006fde:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006fe0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d10a      	bne.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8006fe8:	4b4f      	ldr	r3, [pc, #316]	@ (8007128 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006fea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fec:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8006ff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ff4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ff6:	4a4c      	ldr	r2, [pc, #304]	@ (8007128 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006ff8:	430b      	orrs	r3, r1
 8006ffa:	6513      	str	r3, [r2, #80]	@ 0x50
 8006ffc:	e003      	b.n	8007006 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ffe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007002:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800700a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800700e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8007012:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8007016:	2300      	movs	r3, #0
 8007018:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800701c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8007020:	460b      	mov	r3, r1
 8007022:	4313      	orrs	r3, r2
 8007024:	d053      	beq.n	80070ce <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8007026:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800702a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800702e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007032:	d035      	beq.n	80070a0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8007034:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007038:	d82e      	bhi.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800703a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800703e:	d031      	beq.n	80070a4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8007040:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007044:	d828      	bhi.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007046:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800704a:	d01a      	beq.n	8007082 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800704c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007050:	d822      	bhi.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007052:	2b00      	cmp	r3, #0
 8007054:	d003      	beq.n	800705e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8007056:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800705a:	d007      	beq.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800705c:	e01c      	b.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800705e:	4b32      	ldr	r3, [pc, #200]	@ (8007128 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007062:	4a31      	ldr	r2, [pc, #196]	@ (8007128 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007064:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007068:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800706a:	e01c      	b.n	80070a6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800706c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007070:	3308      	adds	r3, #8
 8007072:	2100      	movs	r1, #0
 8007074:	4618      	mov	r0, r3
 8007076:	f001 fb83 	bl	8008780 <RCCEx_PLL2_Config>
 800707a:	4603      	mov	r3, r0
 800707c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007080:	e011      	b.n	80070a6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007082:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007086:	3328      	adds	r3, #40	@ 0x28
 8007088:	2100      	movs	r1, #0
 800708a:	4618      	mov	r0, r3
 800708c:	f001 fc2a 	bl	80088e4 <RCCEx_PLL3_Config>
 8007090:	4603      	mov	r3, r0
 8007092:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007096:	e006      	b.n	80070a6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007098:	2301      	movs	r3, #1
 800709a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800709e:	e002      	b.n	80070a6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80070a0:	bf00      	nop
 80070a2:	e000      	b.n	80070a6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80070a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80070a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d10b      	bne.n	80070c6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80070ae:	4b1e      	ldr	r3, [pc, #120]	@ (8007128 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80070b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070b2:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80070b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070ba:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80070be:	4a1a      	ldr	r2, [pc, #104]	@ (8007128 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80070c0:	430b      	orrs	r3, r1
 80070c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80070c4:	e003      	b.n	80070ce <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80070ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070d6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80070da:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80070de:	2300      	movs	r3, #0
 80070e0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80070e4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80070e8:	460b      	mov	r3, r1
 80070ea:	4313      	orrs	r3, r2
 80070ec:	d056      	beq.n	800719c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80070ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070f2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80070f6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80070fa:	d038      	beq.n	800716e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80070fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007100:	d831      	bhi.n	8007166 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007102:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007106:	d034      	beq.n	8007172 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8007108:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800710c:	d82b      	bhi.n	8007166 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800710e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007112:	d01d      	beq.n	8007150 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8007114:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007118:	d825      	bhi.n	8007166 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800711a:	2b00      	cmp	r3, #0
 800711c:	d006      	beq.n	800712c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800711e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007122:	d00a      	beq.n	800713a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8007124:	e01f      	b.n	8007166 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007126:	bf00      	nop
 8007128:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800712c:	4ba2      	ldr	r3, [pc, #648]	@ (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800712e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007130:	4aa1      	ldr	r2, [pc, #644]	@ (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007132:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007136:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007138:	e01c      	b.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800713a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800713e:	3308      	adds	r3, #8
 8007140:	2100      	movs	r1, #0
 8007142:	4618      	mov	r0, r3
 8007144:	f001 fb1c 	bl	8008780 <RCCEx_PLL2_Config>
 8007148:	4603      	mov	r3, r0
 800714a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800714e:	e011      	b.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007150:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007154:	3328      	adds	r3, #40	@ 0x28
 8007156:	2100      	movs	r1, #0
 8007158:	4618      	mov	r0, r3
 800715a:	f001 fbc3 	bl	80088e4 <RCCEx_PLL3_Config>
 800715e:	4603      	mov	r3, r0
 8007160:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007164:	e006      	b.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007166:	2301      	movs	r3, #1
 8007168:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800716c:	e002      	b.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800716e:	bf00      	nop
 8007170:	e000      	b.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8007172:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007174:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007178:	2b00      	cmp	r3, #0
 800717a:	d10b      	bne.n	8007194 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800717c:	4b8e      	ldr	r3, [pc, #568]	@ (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800717e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007180:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8007184:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007188:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800718c:	4a8a      	ldr	r2, [pc, #552]	@ (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800718e:	430b      	orrs	r3, r1
 8007190:	6593      	str	r3, [r2, #88]	@ 0x58
 8007192:	e003      	b.n	800719c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007194:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007198:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800719c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071a4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80071a8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80071ac:	2300      	movs	r3, #0
 80071ae:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80071b2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80071b6:	460b      	mov	r3, r1
 80071b8:	4313      	orrs	r3, r2
 80071ba:	d03a      	beq.n	8007232 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80071bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071c2:	2b30      	cmp	r3, #48	@ 0x30
 80071c4:	d01f      	beq.n	8007206 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80071c6:	2b30      	cmp	r3, #48	@ 0x30
 80071c8:	d819      	bhi.n	80071fe <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80071ca:	2b20      	cmp	r3, #32
 80071cc:	d00c      	beq.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80071ce:	2b20      	cmp	r3, #32
 80071d0:	d815      	bhi.n	80071fe <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d019      	beq.n	800720a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80071d6:	2b10      	cmp	r3, #16
 80071d8:	d111      	bne.n	80071fe <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071da:	4b77      	ldr	r3, [pc, #476]	@ (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80071dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071de:	4a76      	ldr	r2, [pc, #472]	@ (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80071e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80071e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80071e6:	e011      	b.n	800720c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80071e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071ec:	3308      	adds	r3, #8
 80071ee:	2102      	movs	r1, #2
 80071f0:	4618      	mov	r0, r3
 80071f2:	f001 fac5 	bl	8008780 <RCCEx_PLL2_Config>
 80071f6:	4603      	mov	r3, r0
 80071f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80071fc:	e006      	b.n	800720c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80071fe:	2301      	movs	r3, #1
 8007200:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007204:	e002      	b.n	800720c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8007206:	bf00      	nop
 8007208:	e000      	b.n	800720c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800720a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800720c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007210:	2b00      	cmp	r3, #0
 8007212:	d10a      	bne.n	800722a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007214:	4b68      	ldr	r3, [pc, #416]	@ (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007216:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007218:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800721c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007222:	4a65      	ldr	r2, [pc, #404]	@ (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007224:	430b      	orrs	r3, r1
 8007226:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007228:	e003      	b.n	8007232 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800722a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800722e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007232:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800723a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800723e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007242:	2300      	movs	r3, #0
 8007244:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007248:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800724c:	460b      	mov	r3, r1
 800724e:	4313      	orrs	r3, r2
 8007250:	d051      	beq.n	80072f6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8007252:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007256:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007258:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800725c:	d035      	beq.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800725e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007262:	d82e      	bhi.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007264:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007268:	d031      	beq.n	80072ce <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800726a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800726e:	d828      	bhi.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007270:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007274:	d01a      	beq.n	80072ac <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8007276:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800727a:	d822      	bhi.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800727c:	2b00      	cmp	r3, #0
 800727e:	d003      	beq.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8007280:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007284:	d007      	beq.n	8007296 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8007286:	e01c      	b.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007288:	4b4b      	ldr	r3, [pc, #300]	@ (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800728a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800728c:	4a4a      	ldr	r2, [pc, #296]	@ (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800728e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007292:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007294:	e01c      	b.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007296:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800729a:	3308      	adds	r3, #8
 800729c:	2100      	movs	r1, #0
 800729e:	4618      	mov	r0, r3
 80072a0:	f001 fa6e 	bl	8008780 <RCCEx_PLL2_Config>
 80072a4:	4603      	mov	r3, r0
 80072a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80072aa:	e011      	b.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80072ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072b0:	3328      	adds	r3, #40	@ 0x28
 80072b2:	2100      	movs	r1, #0
 80072b4:	4618      	mov	r0, r3
 80072b6:	f001 fb15 	bl	80088e4 <RCCEx_PLL3_Config>
 80072ba:	4603      	mov	r3, r0
 80072bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80072c0:	e006      	b.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80072c2:	2301      	movs	r3, #1
 80072c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80072c8:	e002      	b.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80072ca:	bf00      	nop
 80072cc:	e000      	b.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80072ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d10a      	bne.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80072d8:	4b37      	ldr	r3, [pc, #220]	@ (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80072da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072dc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80072e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072e6:	4a34      	ldr	r2, [pc, #208]	@ (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80072e8:	430b      	orrs	r3, r1
 80072ea:	6513      	str	r3, [r2, #80]	@ 0x50
 80072ec:	e003      	b.n	80072f6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80072f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072fe:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8007302:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007306:	2300      	movs	r3, #0
 8007308:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800730c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8007310:	460b      	mov	r3, r1
 8007312:	4313      	orrs	r3, r2
 8007314:	d056      	beq.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8007316:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800731a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800731c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007320:	d033      	beq.n	800738a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8007322:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007326:	d82c      	bhi.n	8007382 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007328:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800732c:	d02f      	beq.n	800738e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800732e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007332:	d826      	bhi.n	8007382 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007334:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007338:	d02b      	beq.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800733a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800733e:	d820      	bhi.n	8007382 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007340:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007344:	d012      	beq.n	800736c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8007346:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800734a:	d81a      	bhi.n	8007382 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800734c:	2b00      	cmp	r3, #0
 800734e:	d022      	beq.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8007350:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007354:	d115      	bne.n	8007382 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007356:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800735a:	3308      	adds	r3, #8
 800735c:	2101      	movs	r1, #1
 800735e:	4618      	mov	r0, r3
 8007360:	f001 fa0e 	bl	8008780 <RCCEx_PLL2_Config>
 8007364:	4603      	mov	r3, r0
 8007366:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800736a:	e015      	b.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800736c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007370:	3328      	adds	r3, #40	@ 0x28
 8007372:	2101      	movs	r1, #1
 8007374:	4618      	mov	r0, r3
 8007376:	f001 fab5 	bl	80088e4 <RCCEx_PLL3_Config>
 800737a:	4603      	mov	r3, r0
 800737c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007380:	e00a      	b.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007382:	2301      	movs	r3, #1
 8007384:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007388:	e006      	b.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800738a:	bf00      	nop
 800738c:	e004      	b.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800738e:	bf00      	nop
 8007390:	e002      	b.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007392:	bf00      	nop
 8007394:	e000      	b.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007396:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007398:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800739c:	2b00      	cmp	r3, #0
 800739e:	d10d      	bne.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80073a0:	4b05      	ldr	r3, [pc, #20]	@ (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80073a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073a4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80073a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80073ae:	4a02      	ldr	r2, [pc, #8]	@ (80073b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80073b0:	430b      	orrs	r3, r1
 80073b2:	6513      	str	r3, [r2, #80]	@ 0x50
 80073b4:	e006      	b.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80073b6:	bf00      	nop
 80073b8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80073c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073cc:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80073d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80073d4:	2300      	movs	r3, #0
 80073d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80073da:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80073de:	460b      	mov	r3, r1
 80073e0:	4313      	orrs	r3, r2
 80073e2:	d055      	beq.n	8007490 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80073e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073e8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80073ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80073f0:	d033      	beq.n	800745a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80073f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80073f6:	d82c      	bhi.n	8007452 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80073f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073fc:	d02f      	beq.n	800745e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80073fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007402:	d826      	bhi.n	8007452 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007404:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007408:	d02b      	beq.n	8007462 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800740a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800740e:	d820      	bhi.n	8007452 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007410:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007414:	d012      	beq.n	800743c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8007416:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800741a:	d81a      	bhi.n	8007452 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800741c:	2b00      	cmp	r3, #0
 800741e:	d022      	beq.n	8007466 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8007420:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007424:	d115      	bne.n	8007452 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007426:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800742a:	3308      	adds	r3, #8
 800742c:	2101      	movs	r1, #1
 800742e:	4618      	mov	r0, r3
 8007430:	f001 f9a6 	bl	8008780 <RCCEx_PLL2_Config>
 8007434:	4603      	mov	r3, r0
 8007436:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800743a:	e015      	b.n	8007468 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800743c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007440:	3328      	adds	r3, #40	@ 0x28
 8007442:	2101      	movs	r1, #1
 8007444:	4618      	mov	r0, r3
 8007446:	f001 fa4d 	bl	80088e4 <RCCEx_PLL3_Config>
 800744a:	4603      	mov	r3, r0
 800744c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007450:	e00a      	b.n	8007468 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8007452:	2301      	movs	r3, #1
 8007454:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007458:	e006      	b.n	8007468 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800745a:	bf00      	nop
 800745c:	e004      	b.n	8007468 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800745e:	bf00      	nop
 8007460:	e002      	b.n	8007468 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007462:	bf00      	nop
 8007464:	e000      	b.n	8007468 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007466:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007468:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800746c:	2b00      	cmp	r3, #0
 800746e:	d10b      	bne.n	8007488 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007470:	4ba3      	ldr	r3, [pc, #652]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007472:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007474:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007478:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800747c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007480:	4a9f      	ldr	r2, [pc, #636]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007482:	430b      	orrs	r3, r1
 8007484:	6593      	str	r3, [r2, #88]	@ 0x58
 8007486:	e003      	b.n	8007490 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007488:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800748c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007490:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007498:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800749c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80074a0:	2300      	movs	r3, #0
 80074a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80074a6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80074aa:	460b      	mov	r3, r1
 80074ac:	4313      	orrs	r3, r2
 80074ae:	d037      	beq.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80074b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80074ba:	d00e      	beq.n	80074da <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80074bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80074c0:	d816      	bhi.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d018      	beq.n	80074f8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80074c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80074ca:	d111      	bne.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80074cc:	4b8c      	ldr	r3, [pc, #560]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80074ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074d0:	4a8b      	ldr	r2, [pc, #556]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80074d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80074d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80074d8:	e00f      	b.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80074da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074de:	3308      	adds	r3, #8
 80074e0:	2101      	movs	r1, #1
 80074e2:	4618      	mov	r0, r3
 80074e4:	f001 f94c 	bl	8008780 <RCCEx_PLL2_Config>
 80074e8:	4603      	mov	r3, r0
 80074ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80074ee:	e004      	b.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80074f0:	2301      	movs	r3, #1
 80074f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80074f6:	e000      	b.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80074f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d10a      	bne.n	8007518 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007502:	4b7f      	ldr	r3, [pc, #508]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007504:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007506:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800750a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800750e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007510:	4a7b      	ldr	r2, [pc, #492]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007512:	430b      	orrs	r3, r1
 8007514:	6513      	str	r3, [r2, #80]	@ 0x50
 8007516:	e003      	b.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007518:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800751c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007520:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007528:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800752c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007530:	2300      	movs	r3, #0
 8007532:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007536:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800753a:	460b      	mov	r3, r1
 800753c:	4313      	orrs	r3, r2
 800753e:	d039      	beq.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8007540:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007544:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007546:	2b03      	cmp	r3, #3
 8007548:	d81c      	bhi.n	8007584 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800754a:	a201      	add	r2, pc, #4	@ (adr r2, 8007550 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800754c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007550:	0800758d 	.word	0x0800758d
 8007554:	08007561 	.word	0x08007561
 8007558:	0800756f 	.word	0x0800756f
 800755c:	0800758d 	.word	0x0800758d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007560:	4b67      	ldr	r3, [pc, #412]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007564:	4a66      	ldr	r2, [pc, #408]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007566:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800756a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800756c:	e00f      	b.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800756e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007572:	3308      	adds	r3, #8
 8007574:	2102      	movs	r1, #2
 8007576:	4618      	mov	r0, r3
 8007578:	f001 f902 	bl	8008780 <RCCEx_PLL2_Config>
 800757c:	4603      	mov	r3, r0
 800757e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007582:	e004      	b.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007584:	2301      	movs	r3, #1
 8007586:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800758a:	e000      	b.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800758c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800758e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007592:	2b00      	cmp	r3, #0
 8007594:	d10a      	bne.n	80075ac <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007596:	4b5a      	ldr	r3, [pc, #360]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007598:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800759a:	f023 0103 	bic.w	r1, r3, #3
 800759e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80075a4:	4a56      	ldr	r2, [pc, #344]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80075a6:	430b      	orrs	r3, r1
 80075a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80075aa:	e003      	b.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80075b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075bc:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80075c0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80075c4:	2300      	movs	r3, #0
 80075c6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80075ca:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80075ce:	460b      	mov	r3, r1
 80075d0:	4313      	orrs	r3, r2
 80075d2:	f000 809f 	beq.w	8007714 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80075d6:	4b4b      	ldr	r3, [pc, #300]	@ (8007704 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	4a4a      	ldr	r2, [pc, #296]	@ (8007704 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80075dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80075e0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80075e2:	f7fa f977 	bl	80018d4 <HAL_GetTick>
 80075e6:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80075ea:	e00b      	b.n	8007604 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80075ec:	f7fa f972 	bl	80018d4 <HAL_GetTick>
 80075f0:	4602      	mov	r2, r0
 80075f2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80075f6:	1ad3      	subs	r3, r2, r3
 80075f8:	2b64      	cmp	r3, #100	@ 0x64
 80075fa:	d903      	bls.n	8007604 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80075fc:	2303      	movs	r3, #3
 80075fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007602:	e005      	b.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007604:	4b3f      	ldr	r3, [pc, #252]	@ (8007704 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800760c:	2b00      	cmp	r3, #0
 800760e:	d0ed      	beq.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8007610:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007614:	2b00      	cmp	r3, #0
 8007616:	d179      	bne.n	800770c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007618:	4b39      	ldr	r3, [pc, #228]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800761a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800761c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007620:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007624:	4053      	eors	r3, r2
 8007626:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800762a:	2b00      	cmp	r3, #0
 800762c:	d015      	beq.n	800765a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800762e:	4b34      	ldr	r3, [pc, #208]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007630:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007632:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007636:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800763a:	4b31      	ldr	r3, [pc, #196]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800763c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800763e:	4a30      	ldr	r2, [pc, #192]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007640:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007644:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007646:	4b2e      	ldr	r3, [pc, #184]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007648:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800764a:	4a2d      	ldr	r2, [pc, #180]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800764c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007650:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8007652:	4a2b      	ldr	r2, [pc, #172]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007654:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8007658:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800765a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800765e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007662:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007666:	d118      	bne.n	800769a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007668:	f7fa f934 	bl	80018d4 <HAL_GetTick>
 800766c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007670:	e00d      	b.n	800768e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007672:	f7fa f92f 	bl	80018d4 <HAL_GetTick>
 8007676:	4602      	mov	r2, r0
 8007678:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800767c:	1ad2      	subs	r2, r2, r3
 800767e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007682:	429a      	cmp	r2, r3
 8007684:	d903      	bls.n	800768e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8007686:	2303      	movs	r3, #3
 8007688:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800768c:	e005      	b.n	800769a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800768e:	4b1c      	ldr	r3, [pc, #112]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007690:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007692:	f003 0302 	and.w	r3, r3, #2
 8007696:	2b00      	cmp	r3, #0
 8007698:	d0eb      	beq.n	8007672 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800769a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d129      	bne.n	80076f6 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80076a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076a6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80076aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80076ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80076b2:	d10e      	bne.n	80076d2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80076b4:	4b12      	ldr	r3, [pc, #72]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80076b6:	691b      	ldr	r3, [r3, #16]
 80076b8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80076bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076c0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80076c4:	091a      	lsrs	r2, r3, #4
 80076c6:	4b10      	ldr	r3, [pc, #64]	@ (8007708 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80076c8:	4013      	ands	r3, r2
 80076ca:	4a0d      	ldr	r2, [pc, #52]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80076cc:	430b      	orrs	r3, r1
 80076ce:	6113      	str	r3, [r2, #16]
 80076d0:	e005      	b.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80076d2:	4b0b      	ldr	r3, [pc, #44]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80076d4:	691b      	ldr	r3, [r3, #16]
 80076d6:	4a0a      	ldr	r2, [pc, #40]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80076d8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80076dc:	6113      	str	r3, [r2, #16]
 80076de:	4b08      	ldr	r3, [pc, #32]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80076e0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80076e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076e6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80076ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076ee:	4a04      	ldr	r2, [pc, #16]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80076f0:	430b      	orrs	r3, r1
 80076f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80076f4:	e00e      	b.n	8007714 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80076f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80076fe:	e009      	b.n	8007714 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8007700:	58024400 	.word	0x58024400
 8007704:	58024800 	.word	0x58024800
 8007708:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800770c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007710:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007714:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800771c:	f002 0301 	and.w	r3, r2, #1
 8007720:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007724:	2300      	movs	r3, #0
 8007726:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800772a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800772e:	460b      	mov	r3, r1
 8007730:	4313      	orrs	r3, r2
 8007732:	f000 8089 	beq.w	8007848 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8007736:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800773a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800773c:	2b28      	cmp	r3, #40	@ 0x28
 800773e:	d86b      	bhi.n	8007818 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8007740:	a201      	add	r2, pc, #4	@ (adr r2, 8007748 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007746:	bf00      	nop
 8007748:	08007821 	.word	0x08007821
 800774c:	08007819 	.word	0x08007819
 8007750:	08007819 	.word	0x08007819
 8007754:	08007819 	.word	0x08007819
 8007758:	08007819 	.word	0x08007819
 800775c:	08007819 	.word	0x08007819
 8007760:	08007819 	.word	0x08007819
 8007764:	08007819 	.word	0x08007819
 8007768:	080077ed 	.word	0x080077ed
 800776c:	08007819 	.word	0x08007819
 8007770:	08007819 	.word	0x08007819
 8007774:	08007819 	.word	0x08007819
 8007778:	08007819 	.word	0x08007819
 800777c:	08007819 	.word	0x08007819
 8007780:	08007819 	.word	0x08007819
 8007784:	08007819 	.word	0x08007819
 8007788:	08007803 	.word	0x08007803
 800778c:	08007819 	.word	0x08007819
 8007790:	08007819 	.word	0x08007819
 8007794:	08007819 	.word	0x08007819
 8007798:	08007819 	.word	0x08007819
 800779c:	08007819 	.word	0x08007819
 80077a0:	08007819 	.word	0x08007819
 80077a4:	08007819 	.word	0x08007819
 80077a8:	08007821 	.word	0x08007821
 80077ac:	08007819 	.word	0x08007819
 80077b0:	08007819 	.word	0x08007819
 80077b4:	08007819 	.word	0x08007819
 80077b8:	08007819 	.word	0x08007819
 80077bc:	08007819 	.word	0x08007819
 80077c0:	08007819 	.word	0x08007819
 80077c4:	08007819 	.word	0x08007819
 80077c8:	08007821 	.word	0x08007821
 80077cc:	08007819 	.word	0x08007819
 80077d0:	08007819 	.word	0x08007819
 80077d4:	08007819 	.word	0x08007819
 80077d8:	08007819 	.word	0x08007819
 80077dc:	08007819 	.word	0x08007819
 80077e0:	08007819 	.word	0x08007819
 80077e4:	08007819 	.word	0x08007819
 80077e8:	08007821 	.word	0x08007821
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80077ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077f0:	3308      	adds	r3, #8
 80077f2:	2101      	movs	r1, #1
 80077f4:	4618      	mov	r0, r3
 80077f6:	f000 ffc3 	bl	8008780 <RCCEx_PLL2_Config>
 80077fa:	4603      	mov	r3, r0
 80077fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007800:	e00f      	b.n	8007822 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007802:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007806:	3328      	adds	r3, #40	@ 0x28
 8007808:	2101      	movs	r1, #1
 800780a:	4618      	mov	r0, r3
 800780c:	f001 f86a 	bl	80088e4 <RCCEx_PLL3_Config>
 8007810:	4603      	mov	r3, r0
 8007812:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007816:	e004      	b.n	8007822 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007818:	2301      	movs	r3, #1
 800781a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800781e:	e000      	b.n	8007822 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8007820:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007822:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007826:	2b00      	cmp	r3, #0
 8007828:	d10a      	bne.n	8007840 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800782a:	4bbf      	ldr	r3, [pc, #764]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800782c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800782e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007832:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007836:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007838:	4abb      	ldr	r2, [pc, #748]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800783a:	430b      	orrs	r3, r1
 800783c:	6553      	str	r3, [r2, #84]	@ 0x54
 800783e:	e003      	b.n	8007848 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007840:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007844:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007848:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800784c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007850:	f002 0302 	and.w	r3, r2, #2
 8007854:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007858:	2300      	movs	r3, #0
 800785a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800785e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007862:	460b      	mov	r3, r1
 8007864:	4313      	orrs	r3, r2
 8007866:	d041      	beq.n	80078ec <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007868:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800786c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800786e:	2b05      	cmp	r3, #5
 8007870:	d824      	bhi.n	80078bc <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8007872:	a201      	add	r2, pc, #4	@ (adr r2, 8007878 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8007874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007878:	080078c5 	.word	0x080078c5
 800787c:	08007891 	.word	0x08007891
 8007880:	080078a7 	.word	0x080078a7
 8007884:	080078c5 	.word	0x080078c5
 8007888:	080078c5 	.word	0x080078c5
 800788c:	080078c5 	.word	0x080078c5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007890:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007894:	3308      	adds	r3, #8
 8007896:	2101      	movs	r1, #1
 8007898:	4618      	mov	r0, r3
 800789a:	f000 ff71 	bl	8008780 <RCCEx_PLL2_Config>
 800789e:	4603      	mov	r3, r0
 80078a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80078a4:	e00f      	b.n	80078c6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80078a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078aa:	3328      	adds	r3, #40	@ 0x28
 80078ac:	2101      	movs	r1, #1
 80078ae:	4618      	mov	r0, r3
 80078b0:	f001 f818 	bl	80088e4 <RCCEx_PLL3_Config>
 80078b4:	4603      	mov	r3, r0
 80078b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80078ba:	e004      	b.n	80078c6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80078bc:	2301      	movs	r3, #1
 80078be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80078c2:	e000      	b.n	80078c6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80078c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80078c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d10a      	bne.n	80078e4 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80078ce:	4b96      	ldr	r3, [pc, #600]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80078d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078d2:	f023 0107 	bic.w	r1, r3, #7
 80078d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078da:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80078dc:	4a92      	ldr	r2, [pc, #584]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80078de:	430b      	orrs	r3, r1
 80078e0:	6553      	str	r3, [r2, #84]	@ 0x54
 80078e2:	e003      	b.n	80078ec <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80078ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078f4:	f002 0304 	and.w	r3, r2, #4
 80078f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80078fc:	2300      	movs	r3, #0
 80078fe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007902:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007906:	460b      	mov	r3, r1
 8007908:	4313      	orrs	r3, r2
 800790a:	d044      	beq.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800790c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007910:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007914:	2b05      	cmp	r3, #5
 8007916:	d825      	bhi.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8007918:	a201      	add	r2, pc, #4	@ (adr r2, 8007920 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800791a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800791e:	bf00      	nop
 8007920:	0800796d 	.word	0x0800796d
 8007924:	08007939 	.word	0x08007939
 8007928:	0800794f 	.word	0x0800794f
 800792c:	0800796d 	.word	0x0800796d
 8007930:	0800796d 	.word	0x0800796d
 8007934:	0800796d 	.word	0x0800796d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007938:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800793c:	3308      	adds	r3, #8
 800793e:	2101      	movs	r1, #1
 8007940:	4618      	mov	r0, r3
 8007942:	f000 ff1d 	bl	8008780 <RCCEx_PLL2_Config>
 8007946:	4603      	mov	r3, r0
 8007948:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800794c:	e00f      	b.n	800796e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800794e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007952:	3328      	adds	r3, #40	@ 0x28
 8007954:	2101      	movs	r1, #1
 8007956:	4618      	mov	r0, r3
 8007958:	f000 ffc4 	bl	80088e4 <RCCEx_PLL3_Config>
 800795c:	4603      	mov	r3, r0
 800795e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007962:	e004      	b.n	800796e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007964:	2301      	movs	r3, #1
 8007966:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800796a:	e000      	b.n	800796e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800796c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800796e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007972:	2b00      	cmp	r3, #0
 8007974:	d10b      	bne.n	800798e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007976:	4b6c      	ldr	r3, [pc, #432]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007978:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800797a:	f023 0107 	bic.w	r1, r3, #7
 800797e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007982:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007986:	4a68      	ldr	r2, [pc, #416]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007988:	430b      	orrs	r3, r1
 800798a:	6593      	str	r3, [r2, #88]	@ 0x58
 800798c:	e003      	b.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800798e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007992:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007996:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800799a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800799e:	f002 0320 	and.w	r3, r2, #32
 80079a2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80079a6:	2300      	movs	r3, #0
 80079a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80079ac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80079b0:	460b      	mov	r3, r1
 80079b2:	4313      	orrs	r3, r2
 80079b4:	d055      	beq.n	8007a62 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80079b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80079c2:	d033      	beq.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80079c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80079c8:	d82c      	bhi.n	8007a24 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80079ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079ce:	d02f      	beq.n	8007a30 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80079d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079d4:	d826      	bhi.n	8007a24 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80079d6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80079da:	d02b      	beq.n	8007a34 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80079dc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80079e0:	d820      	bhi.n	8007a24 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80079e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80079e6:	d012      	beq.n	8007a0e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80079e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80079ec:	d81a      	bhi.n	8007a24 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d022      	beq.n	8007a38 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80079f2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80079f6:	d115      	bne.n	8007a24 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80079f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079fc:	3308      	adds	r3, #8
 80079fe:	2100      	movs	r1, #0
 8007a00:	4618      	mov	r0, r3
 8007a02:	f000 febd 	bl	8008780 <RCCEx_PLL2_Config>
 8007a06:	4603      	mov	r3, r0
 8007a08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007a0c:	e015      	b.n	8007a3a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007a0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a12:	3328      	adds	r3, #40	@ 0x28
 8007a14:	2102      	movs	r1, #2
 8007a16:	4618      	mov	r0, r3
 8007a18:	f000 ff64 	bl	80088e4 <RCCEx_PLL3_Config>
 8007a1c:	4603      	mov	r3, r0
 8007a1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007a22:	e00a      	b.n	8007a3a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a24:	2301      	movs	r3, #1
 8007a26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007a2a:	e006      	b.n	8007a3a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007a2c:	bf00      	nop
 8007a2e:	e004      	b.n	8007a3a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007a30:	bf00      	nop
 8007a32:	e002      	b.n	8007a3a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007a34:	bf00      	nop
 8007a36:	e000      	b.n	8007a3a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007a38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d10b      	bne.n	8007a5a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007a42:	4b39      	ldr	r3, [pc, #228]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007a44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a46:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007a4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a52:	4a35      	ldr	r2, [pc, #212]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007a54:	430b      	orrs	r3, r1
 8007a56:	6553      	str	r3, [r2, #84]	@ 0x54
 8007a58:	e003      	b.n	8007a62 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007a62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a6a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007a6e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007a72:	2300      	movs	r3, #0
 8007a74:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007a78:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007a7c:	460b      	mov	r3, r1
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	d058      	beq.n	8007b34 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007a82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a86:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007a8a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007a8e:	d033      	beq.n	8007af8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8007a90:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007a94:	d82c      	bhi.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007a96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a9a:	d02f      	beq.n	8007afc <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8007a9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007aa0:	d826      	bhi.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007aa2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007aa6:	d02b      	beq.n	8007b00 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8007aa8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007aac:	d820      	bhi.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007aae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ab2:	d012      	beq.n	8007ada <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8007ab4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ab8:	d81a      	bhi.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d022      	beq.n	8007b04 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8007abe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ac2:	d115      	bne.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007ac4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ac8:	3308      	adds	r3, #8
 8007aca:	2100      	movs	r1, #0
 8007acc:	4618      	mov	r0, r3
 8007ace:	f000 fe57 	bl	8008780 <RCCEx_PLL2_Config>
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007ad8:	e015      	b.n	8007b06 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007ada:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ade:	3328      	adds	r3, #40	@ 0x28
 8007ae0:	2102      	movs	r1, #2
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	f000 fefe 	bl	80088e4 <RCCEx_PLL3_Config>
 8007ae8:	4603      	mov	r3, r0
 8007aea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007aee:	e00a      	b.n	8007b06 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007af0:	2301      	movs	r3, #1
 8007af2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007af6:	e006      	b.n	8007b06 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007af8:	bf00      	nop
 8007afa:	e004      	b.n	8007b06 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007afc:	bf00      	nop
 8007afe:	e002      	b.n	8007b06 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007b00:	bf00      	nop
 8007b02:	e000      	b.n	8007b06 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007b04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d10e      	bne.n	8007b2c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007b0e:	4b06      	ldr	r3, [pc, #24]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007b10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b12:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007b16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007b1e:	4a02      	ldr	r2, [pc, #8]	@ (8007b28 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007b20:	430b      	orrs	r3, r1
 8007b22:	6593      	str	r3, [r2, #88]	@ 0x58
 8007b24:	e006      	b.n	8007b34 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8007b26:	bf00      	nop
 8007b28:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007b34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b3c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007b40:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007b44:	2300      	movs	r3, #0
 8007b46:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007b4a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007b4e:	460b      	mov	r3, r1
 8007b50:	4313      	orrs	r3, r2
 8007b52:	d055      	beq.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b58:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007b5c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007b60:	d033      	beq.n	8007bca <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8007b62:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007b66:	d82c      	bhi.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007b68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b6c:	d02f      	beq.n	8007bce <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8007b6e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b72:	d826      	bhi.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007b74:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007b78:	d02b      	beq.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8007b7a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007b7e:	d820      	bhi.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007b80:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007b84:	d012      	beq.n	8007bac <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8007b86:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007b8a:	d81a      	bhi.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d022      	beq.n	8007bd6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8007b90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007b94:	d115      	bne.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007b96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b9a:	3308      	adds	r3, #8
 8007b9c:	2100      	movs	r1, #0
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	f000 fdee 	bl	8008780 <RCCEx_PLL2_Config>
 8007ba4:	4603      	mov	r3, r0
 8007ba6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007baa:	e015      	b.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007bac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bb0:	3328      	adds	r3, #40	@ 0x28
 8007bb2:	2102      	movs	r1, #2
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	f000 fe95 	bl	80088e4 <RCCEx_PLL3_Config>
 8007bba:	4603      	mov	r3, r0
 8007bbc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007bc0:	e00a      	b.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007bc8:	e006      	b.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007bca:	bf00      	nop
 8007bcc:	e004      	b.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007bce:	bf00      	nop
 8007bd0:	e002      	b.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007bd2:	bf00      	nop
 8007bd4:	e000      	b.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007bd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007bd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d10b      	bne.n	8007bf8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007be0:	4ba1      	ldr	r3, [pc, #644]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007be2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007be4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007be8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007bf0:	4a9d      	ldr	r2, [pc, #628]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007bf2:	430b      	orrs	r3, r1
 8007bf4:	6593      	str	r3, [r2, #88]	@ 0x58
 8007bf6:	e003      	b.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bf8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007bfc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007c00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c08:	f002 0308 	and.w	r3, r2, #8
 8007c0c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007c10:	2300      	movs	r3, #0
 8007c12:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007c16:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007c1a:	460b      	mov	r3, r1
 8007c1c:	4313      	orrs	r3, r2
 8007c1e:	d01e      	beq.n	8007c5e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8007c20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c2c:	d10c      	bne.n	8007c48 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007c2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c32:	3328      	adds	r3, #40	@ 0x28
 8007c34:	2102      	movs	r1, #2
 8007c36:	4618      	mov	r0, r3
 8007c38:	f000 fe54 	bl	80088e4 <RCCEx_PLL3_Config>
 8007c3c:	4603      	mov	r3, r0
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d002      	beq.n	8007c48 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8007c42:	2301      	movs	r3, #1
 8007c44:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007c48:	4b87      	ldr	r3, [pc, #540]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007c4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c4c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007c50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c58:	4a83      	ldr	r2, [pc, #524]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007c5a:	430b      	orrs	r3, r1
 8007c5c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007c5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c66:	f002 0310 	and.w	r3, r2, #16
 8007c6a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007c6e:	2300      	movs	r3, #0
 8007c70:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007c74:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007c78:	460b      	mov	r3, r1
 8007c7a:	4313      	orrs	r3, r2
 8007c7c:	d01e      	beq.n	8007cbc <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c82:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007c86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c8a:	d10c      	bne.n	8007ca6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007c8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c90:	3328      	adds	r3, #40	@ 0x28
 8007c92:	2102      	movs	r1, #2
 8007c94:	4618      	mov	r0, r3
 8007c96:	f000 fe25 	bl	80088e4 <RCCEx_PLL3_Config>
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d002      	beq.n	8007ca6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007ca6:	4b70      	ldr	r3, [pc, #448]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007caa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007cae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cb2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007cb6:	4a6c      	ldr	r2, [pc, #432]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007cb8:	430b      	orrs	r3, r1
 8007cba:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007cbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cc4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007cc8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007ccc:	2300      	movs	r3, #0
 8007cce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007cd2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007cd6:	460b      	mov	r3, r1
 8007cd8:	4313      	orrs	r3, r2
 8007cda:	d03e      	beq.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007cdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ce0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007ce4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007ce8:	d022      	beq.n	8007d30 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8007cea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007cee:	d81b      	bhi.n	8007d28 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d003      	beq.n	8007cfc <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8007cf4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007cf8:	d00b      	beq.n	8007d12 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8007cfa:	e015      	b.n	8007d28 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007cfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d00:	3308      	adds	r3, #8
 8007d02:	2100      	movs	r1, #0
 8007d04:	4618      	mov	r0, r3
 8007d06:	f000 fd3b 	bl	8008780 <RCCEx_PLL2_Config>
 8007d0a:	4603      	mov	r3, r0
 8007d0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007d10:	e00f      	b.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007d12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d16:	3328      	adds	r3, #40	@ 0x28
 8007d18:	2102      	movs	r1, #2
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	f000 fde2 	bl	80088e4 <RCCEx_PLL3_Config>
 8007d20:	4603      	mov	r3, r0
 8007d22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007d26:	e004      	b.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d28:	2301      	movs	r3, #1
 8007d2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007d2e:	e000      	b.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8007d30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d10b      	bne.n	8007d52 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007d3a:	4b4b      	ldr	r3, [pc, #300]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d3e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007d42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d46:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007d4a:	4a47      	ldr	r2, [pc, #284]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007d4c:	430b      	orrs	r3, r1
 8007d4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007d50:	e003      	b.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d56:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007d5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d62:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007d66:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007d68:	2300      	movs	r3, #0
 8007d6a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007d6c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007d70:	460b      	mov	r3, r1
 8007d72:	4313      	orrs	r3, r2
 8007d74:	d03b      	beq.n	8007dee <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007d76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d7e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007d82:	d01f      	beq.n	8007dc4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8007d84:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007d88:	d818      	bhi.n	8007dbc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8007d8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d8e:	d003      	beq.n	8007d98 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8007d90:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007d94:	d007      	beq.n	8007da6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8007d96:	e011      	b.n	8007dbc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007d98:	4b33      	ldr	r3, [pc, #204]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d9c:	4a32      	ldr	r2, [pc, #200]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007d9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007da2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007da4:	e00f      	b.n	8007dc6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007daa:	3328      	adds	r3, #40	@ 0x28
 8007dac:	2101      	movs	r1, #1
 8007dae:	4618      	mov	r0, r3
 8007db0:	f000 fd98 	bl	80088e4 <RCCEx_PLL3_Config>
 8007db4:	4603      	mov	r3, r0
 8007db6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8007dba:	e004      	b.n	8007dc6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007dc2:	e000      	b.n	8007dc6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8007dc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007dc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d10b      	bne.n	8007de6 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007dce:	4b26      	ldr	r3, [pc, #152]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007dd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007dd2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007dd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dde:	4a22      	ldr	r2, [pc, #136]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007de0:	430b      	orrs	r3, r1
 8007de2:	6553      	str	r3, [r2, #84]	@ 0x54
 8007de4:	e003      	b.n	8007dee <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007de6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007dea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007dee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007df6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007dfa:	673b      	str	r3, [r7, #112]	@ 0x70
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	677b      	str	r3, [r7, #116]	@ 0x74
 8007e00:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007e04:	460b      	mov	r3, r1
 8007e06:	4313      	orrs	r3, r2
 8007e08:	d034      	beq.n	8007e74 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8007e0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d003      	beq.n	8007e1c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8007e14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e18:	d007      	beq.n	8007e2a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8007e1a:	e011      	b.n	8007e40 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e1c:	4b12      	ldr	r3, [pc, #72]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e20:	4a11      	ldr	r2, [pc, #68]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007e26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007e28:	e00e      	b.n	8007e48 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007e2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e2e:	3308      	adds	r3, #8
 8007e30:	2102      	movs	r1, #2
 8007e32:	4618      	mov	r0, r3
 8007e34:	f000 fca4 	bl	8008780 <RCCEx_PLL2_Config>
 8007e38:	4603      	mov	r3, r0
 8007e3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007e3e:	e003      	b.n	8007e48 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8007e40:	2301      	movs	r3, #1
 8007e42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007e46:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d10d      	bne.n	8007e6c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007e50:	4b05      	ldr	r3, [pc, #20]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e54:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007e58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e5e:	4a02      	ldr	r2, [pc, #8]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e60:	430b      	orrs	r3, r1
 8007e62:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007e64:	e006      	b.n	8007e74 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8007e66:	bf00      	nop
 8007e68:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007e74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e7c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007e80:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007e82:	2300      	movs	r3, #0
 8007e84:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007e86:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007e8a:	460b      	mov	r3, r1
 8007e8c:	4313      	orrs	r3, r2
 8007e8e:	d00c      	beq.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007e90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e94:	3328      	adds	r3, #40	@ 0x28
 8007e96:	2102      	movs	r1, #2
 8007e98:	4618      	mov	r0, r3
 8007e9a:	f000 fd23 	bl	80088e4 <RCCEx_PLL3_Config>
 8007e9e:	4603      	mov	r3, r0
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d002      	beq.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8007ea4:	2301      	movs	r3, #1
 8007ea6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007eaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eb2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007eb6:	663b      	str	r3, [r7, #96]	@ 0x60
 8007eb8:	2300      	movs	r3, #0
 8007eba:	667b      	str	r3, [r7, #100]	@ 0x64
 8007ebc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007ec0:	460b      	mov	r3, r1
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	d038      	beq.n	8007f38 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007ec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007eca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ece:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ed2:	d018      	beq.n	8007f06 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8007ed4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ed8:	d811      	bhi.n	8007efe <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007eda:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ede:	d014      	beq.n	8007f0a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8007ee0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ee4:	d80b      	bhi.n	8007efe <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d011      	beq.n	8007f0e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8007eea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007eee:	d106      	bne.n	8007efe <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ef0:	4bc3      	ldr	r3, [pc, #780]	@ (8008200 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ef4:	4ac2      	ldr	r2, [pc, #776]	@ (8008200 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007ef6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007efa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007efc:	e008      	b.n	8007f10 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007efe:	2301      	movs	r3, #1
 8007f00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007f04:	e004      	b.n	8007f10 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007f06:	bf00      	nop
 8007f08:	e002      	b.n	8007f10 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007f0a:	bf00      	nop
 8007f0c:	e000      	b.n	8007f10 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007f0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d10b      	bne.n	8007f30 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007f18:	4bb9      	ldr	r3, [pc, #740]	@ (8008200 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007f1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f1c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007f20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f28:	4ab5      	ldr	r2, [pc, #724]	@ (8008200 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007f2a:	430b      	orrs	r3, r1
 8007f2c:	6553      	str	r3, [r2, #84]	@ 0x54
 8007f2e:	e003      	b.n	8007f38 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f34:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007f38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f40:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007f44:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007f46:	2300      	movs	r3, #0
 8007f48:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007f4a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007f4e:	460b      	mov	r3, r1
 8007f50:	4313      	orrs	r3, r2
 8007f52:	d009      	beq.n	8007f68 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007f54:	4baa      	ldr	r3, [pc, #680]	@ (8008200 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007f56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f58:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007f5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f62:	4aa7      	ldr	r2, [pc, #668]	@ (8008200 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007f64:	430b      	orrs	r3, r1
 8007f66:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007f68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f70:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8007f74:	653b      	str	r3, [r7, #80]	@ 0x50
 8007f76:	2300      	movs	r3, #0
 8007f78:	657b      	str	r3, [r7, #84]	@ 0x54
 8007f7a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007f7e:	460b      	mov	r3, r1
 8007f80:	4313      	orrs	r3, r2
 8007f82:	d00a      	beq.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007f84:	4b9e      	ldr	r3, [pc, #632]	@ (8008200 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007f86:	691b      	ldr	r3, [r3, #16]
 8007f88:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8007f8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f90:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007f94:	4a9a      	ldr	r2, [pc, #616]	@ (8008200 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007f96:	430b      	orrs	r3, r1
 8007f98:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007f9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fa2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007fa6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007fa8:	2300      	movs	r3, #0
 8007faa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007fac:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007fb0:	460b      	mov	r3, r1
 8007fb2:	4313      	orrs	r3, r2
 8007fb4:	d009      	beq.n	8007fca <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007fb6:	4b92      	ldr	r3, [pc, #584]	@ (8008200 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007fb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fba:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8007fbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007fc4:	4a8e      	ldr	r2, [pc, #568]	@ (8008200 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007fc6:	430b      	orrs	r3, r1
 8007fc8:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007fca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fd2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8007fd6:	643b      	str	r3, [r7, #64]	@ 0x40
 8007fd8:	2300      	movs	r3, #0
 8007fda:	647b      	str	r3, [r7, #68]	@ 0x44
 8007fdc:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007fe0:	460b      	mov	r3, r1
 8007fe2:	4313      	orrs	r3, r2
 8007fe4:	d00e      	beq.n	8008004 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007fe6:	4b86      	ldr	r3, [pc, #536]	@ (8008200 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007fe8:	691b      	ldr	r3, [r3, #16]
 8007fea:	4a85      	ldr	r2, [pc, #532]	@ (8008200 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007fec:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007ff0:	6113      	str	r3, [r2, #16]
 8007ff2:	4b83      	ldr	r3, [pc, #524]	@ (8008200 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007ff4:	6919      	ldr	r1, [r3, #16]
 8007ff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ffa:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007ffe:	4a80      	ldr	r2, [pc, #512]	@ (8008200 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008000:	430b      	orrs	r3, r1
 8008002:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008004:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800800c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8008010:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008012:	2300      	movs	r3, #0
 8008014:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008016:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800801a:	460b      	mov	r3, r1
 800801c:	4313      	orrs	r3, r2
 800801e:	d009      	beq.n	8008034 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008020:	4b77      	ldr	r3, [pc, #476]	@ (8008200 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008022:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008024:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008028:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800802c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800802e:	4a74      	ldr	r2, [pc, #464]	@ (8008200 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008030:	430b      	orrs	r3, r1
 8008032:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008034:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800803c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008040:	633b      	str	r3, [r7, #48]	@ 0x30
 8008042:	2300      	movs	r3, #0
 8008044:	637b      	str	r3, [r7, #52]	@ 0x34
 8008046:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800804a:	460b      	mov	r3, r1
 800804c:	4313      	orrs	r3, r2
 800804e:	d00a      	beq.n	8008066 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008050:	4b6b      	ldr	r3, [pc, #428]	@ (8008200 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008052:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008054:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8008058:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800805c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008060:	4a67      	ldr	r2, [pc, #412]	@ (8008200 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008062:	430b      	orrs	r3, r1
 8008064:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8008066:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800806a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800806e:	2100      	movs	r1, #0
 8008070:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008072:	f003 0301 	and.w	r3, r3, #1
 8008076:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008078:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800807c:	460b      	mov	r3, r1
 800807e:	4313      	orrs	r3, r2
 8008080:	d011      	beq.n	80080a6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008082:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008086:	3308      	adds	r3, #8
 8008088:	2100      	movs	r1, #0
 800808a:	4618      	mov	r0, r3
 800808c:	f000 fb78 	bl	8008780 <RCCEx_PLL2_Config>
 8008090:	4603      	mov	r3, r0
 8008092:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008096:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800809a:	2b00      	cmp	r3, #0
 800809c:	d003      	beq.n	80080a6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800809e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80080a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80080a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ae:	2100      	movs	r1, #0
 80080b0:	6239      	str	r1, [r7, #32]
 80080b2:	f003 0302 	and.w	r3, r3, #2
 80080b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80080b8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80080bc:	460b      	mov	r3, r1
 80080be:	4313      	orrs	r3, r2
 80080c0:	d011      	beq.n	80080e6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80080c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080c6:	3308      	adds	r3, #8
 80080c8:	2101      	movs	r1, #1
 80080ca:	4618      	mov	r0, r3
 80080cc:	f000 fb58 	bl	8008780 <RCCEx_PLL2_Config>
 80080d0:	4603      	mov	r3, r0
 80080d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80080d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d003      	beq.n	80080e6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80080e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80080e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ee:	2100      	movs	r1, #0
 80080f0:	61b9      	str	r1, [r7, #24]
 80080f2:	f003 0304 	and.w	r3, r3, #4
 80080f6:	61fb      	str	r3, [r7, #28]
 80080f8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80080fc:	460b      	mov	r3, r1
 80080fe:	4313      	orrs	r3, r2
 8008100:	d011      	beq.n	8008126 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008102:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008106:	3308      	adds	r3, #8
 8008108:	2102      	movs	r1, #2
 800810a:	4618      	mov	r0, r3
 800810c:	f000 fb38 	bl	8008780 <RCCEx_PLL2_Config>
 8008110:	4603      	mov	r3, r0
 8008112:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008116:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800811a:	2b00      	cmp	r3, #0
 800811c:	d003      	beq.n	8008126 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800811e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008122:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8008126:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800812a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800812e:	2100      	movs	r1, #0
 8008130:	6139      	str	r1, [r7, #16]
 8008132:	f003 0308 	and.w	r3, r3, #8
 8008136:	617b      	str	r3, [r7, #20]
 8008138:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800813c:	460b      	mov	r3, r1
 800813e:	4313      	orrs	r3, r2
 8008140:	d011      	beq.n	8008166 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008142:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008146:	3328      	adds	r3, #40	@ 0x28
 8008148:	2100      	movs	r1, #0
 800814a:	4618      	mov	r0, r3
 800814c:	f000 fbca 	bl	80088e4 <RCCEx_PLL3_Config>
 8008150:	4603      	mov	r3, r0
 8008152:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8008156:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800815a:	2b00      	cmp	r3, #0
 800815c:	d003      	beq.n	8008166 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800815e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008162:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8008166:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800816a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800816e:	2100      	movs	r1, #0
 8008170:	60b9      	str	r1, [r7, #8]
 8008172:	f003 0310 	and.w	r3, r3, #16
 8008176:	60fb      	str	r3, [r7, #12]
 8008178:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800817c:	460b      	mov	r3, r1
 800817e:	4313      	orrs	r3, r2
 8008180:	d011      	beq.n	80081a6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008182:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008186:	3328      	adds	r3, #40	@ 0x28
 8008188:	2101      	movs	r1, #1
 800818a:	4618      	mov	r0, r3
 800818c:	f000 fbaa 	bl	80088e4 <RCCEx_PLL3_Config>
 8008190:	4603      	mov	r3, r0
 8008192:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008196:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800819a:	2b00      	cmp	r3, #0
 800819c:	d003      	beq.n	80081a6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800819e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80081a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80081a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ae:	2100      	movs	r1, #0
 80081b0:	6039      	str	r1, [r7, #0]
 80081b2:	f003 0320 	and.w	r3, r3, #32
 80081b6:	607b      	str	r3, [r7, #4]
 80081b8:	e9d7 1200 	ldrd	r1, r2, [r7]
 80081bc:	460b      	mov	r3, r1
 80081be:	4313      	orrs	r3, r2
 80081c0:	d011      	beq.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80081c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081c6:	3328      	adds	r3, #40	@ 0x28
 80081c8:	2102      	movs	r1, #2
 80081ca:	4618      	mov	r0, r3
 80081cc:	f000 fb8a 	bl	80088e4 <RCCEx_PLL3_Config>
 80081d0:	4603      	mov	r3, r0
 80081d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80081d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d003      	beq.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80081e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80081e6:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d101      	bne.n	80081f2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80081ee:	2300      	movs	r3, #0
 80081f0:	e000      	b.n	80081f4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80081f2:	2301      	movs	r3, #1
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80081fa:	46bd      	mov	sp, r7
 80081fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008200:	58024400 	.word	0x58024400

08008204 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008204:	b580      	push	{r7, lr}
 8008206:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008208:	f7fe fd54 	bl	8006cb4 <HAL_RCC_GetHCLKFreq>
 800820c:	4602      	mov	r2, r0
 800820e:	4b06      	ldr	r3, [pc, #24]	@ (8008228 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008210:	6a1b      	ldr	r3, [r3, #32]
 8008212:	091b      	lsrs	r3, r3, #4
 8008214:	f003 0307 	and.w	r3, r3, #7
 8008218:	4904      	ldr	r1, [pc, #16]	@ (800822c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800821a:	5ccb      	ldrb	r3, [r1, r3]
 800821c:	f003 031f 	and.w	r3, r3, #31
 8008220:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008224:	4618      	mov	r0, r3
 8008226:	bd80      	pop	{r7, pc}
 8008228:	58024400 	.word	0x58024400
 800822c:	0801013c 	.word	0x0801013c

08008230 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008230:	b480      	push	{r7}
 8008232:	b089      	sub	sp, #36	@ 0x24
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008238:	4ba1      	ldr	r3, [pc, #644]	@ (80084c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800823a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800823c:	f003 0303 	and.w	r3, r3, #3
 8008240:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008242:	4b9f      	ldr	r3, [pc, #636]	@ (80084c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008244:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008246:	0b1b      	lsrs	r3, r3, #12
 8008248:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800824c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800824e:	4b9c      	ldr	r3, [pc, #624]	@ (80084c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008252:	091b      	lsrs	r3, r3, #4
 8008254:	f003 0301 	and.w	r3, r3, #1
 8008258:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800825a:	4b99      	ldr	r3, [pc, #612]	@ (80084c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800825c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800825e:	08db      	lsrs	r3, r3, #3
 8008260:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008264:	693a      	ldr	r2, [r7, #16]
 8008266:	fb02 f303 	mul.w	r3, r2, r3
 800826a:	ee07 3a90 	vmov	s15, r3
 800826e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008272:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008276:	697b      	ldr	r3, [r7, #20]
 8008278:	2b00      	cmp	r3, #0
 800827a:	f000 8111 	beq.w	80084a0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800827e:	69bb      	ldr	r3, [r7, #24]
 8008280:	2b02      	cmp	r3, #2
 8008282:	f000 8083 	beq.w	800838c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008286:	69bb      	ldr	r3, [r7, #24]
 8008288:	2b02      	cmp	r3, #2
 800828a:	f200 80a1 	bhi.w	80083d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800828e:	69bb      	ldr	r3, [r7, #24]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d003      	beq.n	800829c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008294:	69bb      	ldr	r3, [r7, #24]
 8008296:	2b01      	cmp	r3, #1
 8008298:	d056      	beq.n	8008348 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800829a:	e099      	b.n	80083d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800829c:	4b88      	ldr	r3, [pc, #544]	@ (80084c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f003 0320 	and.w	r3, r3, #32
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d02d      	beq.n	8008304 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80082a8:	4b85      	ldr	r3, [pc, #532]	@ (80084c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	08db      	lsrs	r3, r3, #3
 80082ae:	f003 0303 	and.w	r3, r3, #3
 80082b2:	4a84      	ldr	r2, [pc, #528]	@ (80084c4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80082b4:	fa22 f303 	lsr.w	r3, r2, r3
 80082b8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	ee07 3a90 	vmov	s15, r3
 80082c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082c4:	697b      	ldr	r3, [r7, #20]
 80082c6:	ee07 3a90 	vmov	s15, r3
 80082ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80082d2:	4b7b      	ldr	r3, [pc, #492]	@ (80084c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80082d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082da:	ee07 3a90 	vmov	s15, r3
 80082de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80082e6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80084c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80082ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80082ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80082f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80082f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80082fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082fe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008302:	e087      	b.n	8008414 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008304:	697b      	ldr	r3, [r7, #20]
 8008306:	ee07 3a90 	vmov	s15, r3
 800830a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800830e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80084cc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008312:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008316:	4b6a      	ldr	r3, [pc, #424]	@ (80084c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008318:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800831a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800831e:	ee07 3a90 	vmov	s15, r3
 8008322:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008326:	ed97 6a03 	vldr	s12, [r7, #12]
 800832a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80084c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800832e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008332:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008336:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800833a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800833e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008342:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008346:	e065      	b.n	8008414 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008348:	697b      	ldr	r3, [r7, #20]
 800834a:	ee07 3a90 	vmov	s15, r3
 800834e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008352:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80084d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008356:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800835a:	4b59      	ldr	r3, [pc, #356]	@ (80084c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800835c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800835e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008362:	ee07 3a90 	vmov	s15, r3
 8008366:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800836a:	ed97 6a03 	vldr	s12, [r7, #12]
 800836e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80084c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008372:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008376:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800837a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800837e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008382:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008386:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800838a:	e043      	b.n	8008414 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800838c:	697b      	ldr	r3, [r7, #20]
 800838e:	ee07 3a90 	vmov	s15, r3
 8008392:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008396:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80084d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800839a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800839e:	4b48      	ldr	r3, [pc, #288]	@ (80084c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80083a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083a6:	ee07 3a90 	vmov	s15, r3
 80083aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80083ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80083b2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80084c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80083b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80083ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80083be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80083c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80083c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80083ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80083ce:	e021      	b.n	8008414 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80083d0:	697b      	ldr	r3, [r7, #20]
 80083d2:	ee07 3a90 	vmov	s15, r3
 80083d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083da:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80084d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80083de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80083e2:	4b37      	ldr	r3, [pc, #220]	@ (80084c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80083e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083ea:	ee07 3a90 	vmov	s15, r3
 80083ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80083f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80083f6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80084c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80083fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80083fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008402:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008406:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800840a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800840e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008412:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008414:	4b2a      	ldr	r3, [pc, #168]	@ (80084c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008416:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008418:	0a5b      	lsrs	r3, r3, #9
 800841a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800841e:	ee07 3a90 	vmov	s15, r3
 8008422:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008426:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800842a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800842e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008432:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008436:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800843a:	ee17 2a90 	vmov	r2, s15
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8008442:	4b1f      	ldr	r3, [pc, #124]	@ (80084c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008446:	0c1b      	lsrs	r3, r3, #16
 8008448:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800844c:	ee07 3a90 	vmov	s15, r3
 8008450:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008454:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008458:	ee37 7a87 	vadd.f32	s14, s15, s14
 800845c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008460:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008464:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008468:	ee17 2a90 	vmov	r2, s15
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8008470:	4b13      	ldr	r3, [pc, #76]	@ (80084c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008472:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008474:	0e1b      	lsrs	r3, r3, #24
 8008476:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800847a:	ee07 3a90 	vmov	s15, r3
 800847e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008482:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008486:	ee37 7a87 	vadd.f32	s14, s15, s14
 800848a:	edd7 6a07 	vldr	s13, [r7, #28]
 800848e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008492:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008496:	ee17 2a90 	vmov	r2, s15
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800849e:	e008      	b.n	80084b2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2200      	movs	r2, #0
 80084a4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2200      	movs	r2, #0
 80084aa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2200      	movs	r2, #0
 80084b0:	609a      	str	r2, [r3, #8]
}
 80084b2:	bf00      	nop
 80084b4:	3724      	adds	r7, #36	@ 0x24
 80084b6:	46bd      	mov	sp, r7
 80084b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084bc:	4770      	bx	lr
 80084be:	bf00      	nop
 80084c0:	58024400 	.word	0x58024400
 80084c4:	03d09000 	.word	0x03d09000
 80084c8:	46000000 	.word	0x46000000
 80084cc:	4c742400 	.word	0x4c742400
 80084d0:	4a742400 	.word	0x4a742400
 80084d4:	4af42400 	.word	0x4af42400

080084d8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80084d8:	b480      	push	{r7}
 80084da:	b089      	sub	sp, #36	@ 0x24
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80084e0:	4ba1      	ldr	r3, [pc, #644]	@ (8008768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80084e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084e4:	f003 0303 	and.w	r3, r3, #3
 80084e8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80084ea:	4b9f      	ldr	r3, [pc, #636]	@ (8008768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80084ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084ee:	0d1b      	lsrs	r3, r3, #20
 80084f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80084f4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80084f6:	4b9c      	ldr	r3, [pc, #624]	@ (8008768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80084f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084fa:	0a1b      	lsrs	r3, r3, #8
 80084fc:	f003 0301 	and.w	r3, r3, #1
 8008500:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8008502:	4b99      	ldr	r3, [pc, #612]	@ (8008768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008506:	08db      	lsrs	r3, r3, #3
 8008508:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800850c:	693a      	ldr	r2, [r7, #16]
 800850e:	fb02 f303 	mul.w	r3, r2, r3
 8008512:	ee07 3a90 	vmov	s15, r3
 8008516:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800851a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800851e:	697b      	ldr	r3, [r7, #20]
 8008520:	2b00      	cmp	r3, #0
 8008522:	f000 8111 	beq.w	8008748 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008526:	69bb      	ldr	r3, [r7, #24]
 8008528:	2b02      	cmp	r3, #2
 800852a:	f000 8083 	beq.w	8008634 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800852e:	69bb      	ldr	r3, [r7, #24]
 8008530:	2b02      	cmp	r3, #2
 8008532:	f200 80a1 	bhi.w	8008678 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008536:	69bb      	ldr	r3, [r7, #24]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d003      	beq.n	8008544 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800853c:	69bb      	ldr	r3, [r7, #24]
 800853e:	2b01      	cmp	r3, #1
 8008540:	d056      	beq.n	80085f0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008542:	e099      	b.n	8008678 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008544:	4b88      	ldr	r3, [pc, #544]	@ (8008768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f003 0320 	and.w	r3, r3, #32
 800854c:	2b00      	cmp	r3, #0
 800854e:	d02d      	beq.n	80085ac <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008550:	4b85      	ldr	r3, [pc, #532]	@ (8008768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	08db      	lsrs	r3, r3, #3
 8008556:	f003 0303 	and.w	r3, r3, #3
 800855a:	4a84      	ldr	r2, [pc, #528]	@ (800876c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800855c:	fa22 f303 	lsr.w	r3, r2, r3
 8008560:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008562:	68bb      	ldr	r3, [r7, #8]
 8008564:	ee07 3a90 	vmov	s15, r3
 8008568:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800856c:	697b      	ldr	r3, [r7, #20]
 800856e:	ee07 3a90 	vmov	s15, r3
 8008572:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008576:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800857a:	4b7b      	ldr	r3, [pc, #492]	@ (8008768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800857c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800857e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008582:	ee07 3a90 	vmov	s15, r3
 8008586:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800858a:	ed97 6a03 	vldr	s12, [r7, #12]
 800858e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008770 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008592:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008596:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800859a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800859e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80085a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80085a6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80085aa:	e087      	b.n	80086bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80085ac:	697b      	ldr	r3, [r7, #20]
 80085ae:	ee07 3a90 	vmov	s15, r3
 80085b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085b6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008774 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80085ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80085be:	4b6a      	ldr	r3, [pc, #424]	@ (8008768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80085c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085c6:	ee07 3a90 	vmov	s15, r3
 80085ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80085ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80085d2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008770 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80085d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80085da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80085de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80085e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80085e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80085ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80085ee:	e065      	b.n	80086bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80085f0:	697b      	ldr	r3, [r7, #20]
 80085f2:	ee07 3a90 	vmov	s15, r3
 80085f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085fa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008778 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80085fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008602:	4b59      	ldr	r3, [pc, #356]	@ (8008768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008606:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800860a:	ee07 3a90 	vmov	s15, r3
 800860e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008612:	ed97 6a03 	vldr	s12, [r7, #12]
 8008616:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008770 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800861a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800861e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008622:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008626:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800862a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800862e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008632:	e043      	b.n	80086bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008634:	697b      	ldr	r3, [r7, #20]
 8008636:	ee07 3a90 	vmov	s15, r3
 800863a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800863e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800877c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008642:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008646:	4b48      	ldr	r3, [pc, #288]	@ (8008768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800864a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800864e:	ee07 3a90 	vmov	s15, r3
 8008652:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008656:	ed97 6a03 	vldr	s12, [r7, #12]
 800865a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008770 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800865e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008662:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008666:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800866a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800866e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008672:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008676:	e021      	b.n	80086bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008678:	697b      	ldr	r3, [r7, #20]
 800867a:	ee07 3a90 	vmov	s15, r3
 800867e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008682:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008778 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008686:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800868a:	4b37      	ldr	r3, [pc, #220]	@ (8008768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800868c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800868e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008692:	ee07 3a90 	vmov	s15, r3
 8008696:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800869a:	ed97 6a03 	vldr	s12, [r7, #12]
 800869e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008770 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80086a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80086a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80086aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80086ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80086b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80086b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80086ba:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80086bc:	4b2a      	ldr	r3, [pc, #168]	@ (8008768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80086be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086c0:	0a5b      	lsrs	r3, r3, #9
 80086c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80086c6:	ee07 3a90 	vmov	s15, r3
 80086ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80086d2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80086d6:	edd7 6a07 	vldr	s13, [r7, #28]
 80086da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80086de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80086e2:	ee17 2a90 	vmov	r2, s15
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80086ea:	4b1f      	ldr	r3, [pc, #124]	@ (8008768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80086ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086ee:	0c1b      	lsrs	r3, r3, #16
 80086f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80086f4:	ee07 3a90 	vmov	s15, r3
 80086f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008700:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008704:	edd7 6a07 	vldr	s13, [r7, #28]
 8008708:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800870c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008710:	ee17 2a90 	vmov	r2, s15
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8008718:	4b13      	ldr	r3, [pc, #76]	@ (8008768 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800871a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800871c:	0e1b      	lsrs	r3, r3, #24
 800871e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008722:	ee07 3a90 	vmov	s15, r3
 8008726:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800872a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800872e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008732:	edd7 6a07 	vldr	s13, [r7, #28]
 8008736:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800873a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800873e:	ee17 2a90 	vmov	r2, s15
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008746:	e008      	b.n	800875a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2200      	movs	r2, #0
 800874c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2200      	movs	r2, #0
 8008752:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2200      	movs	r2, #0
 8008758:	609a      	str	r2, [r3, #8]
}
 800875a:	bf00      	nop
 800875c:	3724      	adds	r7, #36	@ 0x24
 800875e:	46bd      	mov	sp, r7
 8008760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008764:	4770      	bx	lr
 8008766:	bf00      	nop
 8008768:	58024400 	.word	0x58024400
 800876c:	03d09000 	.word	0x03d09000
 8008770:	46000000 	.word	0x46000000
 8008774:	4c742400 	.word	0x4c742400
 8008778:	4a742400 	.word	0x4a742400
 800877c:	4af42400 	.word	0x4af42400

08008780 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b084      	sub	sp, #16
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
 8008788:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800878a:	2300      	movs	r3, #0
 800878c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800878e:	4b53      	ldr	r3, [pc, #332]	@ (80088dc <RCCEx_PLL2_Config+0x15c>)
 8008790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008792:	f003 0303 	and.w	r3, r3, #3
 8008796:	2b03      	cmp	r3, #3
 8008798:	d101      	bne.n	800879e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800879a:	2301      	movs	r3, #1
 800879c:	e099      	b.n	80088d2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800879e:	4b4f      	ldr	r3, [pc, #316]	@ (80088dc <RCCEx_PLL2_Config+0x15c>)
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	4a4e      	ldr	r2, [pc, #312]	@ (80088dc <RCCEx_PLL2_Config+0x15c>)
 80087a4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80087a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80087aa:	f7f9 f893 	bl	80018d4 <HAL_GetTick>
 80087ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80087b0:	e008      	b.n	80087c4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80087b2:	f7f9 f88f 	bl	80018d4 <HAL_GetTick>
 80087b6:	4602      	mov	r2, r0
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	1ad3      	subs	r3, r2, r3
 80087bc:	2b02      	cmp	r3, #2
 80087be:	d901      	bls.n	80087c4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80087c0:	2303      	movs	r3, #3
 80087c2:	e086      	b.n	80088d2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80087c4:	4b45      	ldr	r3, [pc, #276]	@ (80088dc <RCCEx_PLL2_Config+0x15c>)
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d1f0      	bne.n	80087b2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80087d0:	4b42      	ldr	r3, [pc, #264]	@ (80088dc <RCCEx_PLL2_Config+0x15c>)
 80087d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087d4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	031b      	lsls	r3, r3, #12
 80087de:	493f      	ldr	r1, [pc, #252]	@ (80088dc <RCCEx_PLL2_Config+0x15c>)
 80087e0:	4313      	orrs	r3, r2
 80087e2:	628b      	str	r3, [r1, #40]	@ 0x28
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	685b      	ldr	r3, [r3, #4]
 80087e8:	3b01      	subs	r3, #1
 80087ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	689b      	ldr	r3, [r3, #8]
 80087f2:	3b01      	subs	r3, #1
 80087f4:	025b      	lsls	r3, r3, #9
 80087f6:	b29b      	uxth	r3, r3
 80087f8:	431a      	orrs	r2, r3
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	68db      	ldr	r3, [r3, #12]
 80087fe:	3b01      	subs	r3, #1
 8008800:	041b      	lsls	r3, r3, #16
 8008802:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008806:	431a      	orrs	r2, r3
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	691b      	ldr	r3, [r3, #16]
 800880c:	3b01      	subs	r3, #1
 800880e:	061b      	lsls	r3, r3, #24
 8008810:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008814:	4931      	ldr	r1, [pc, #196]	@ (80088dc <RCCEx_PLL2_Config+0x15c>)
 8008816:	4313      	orrs	r3, r2
 8008818:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800881a:	4b30      	ldr	r3, [pc, #192]	@ (80088dc <RCCEx_PLL2_Config+0x15c>)
 800881c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800881e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	695b      	ldr	r3, [r3, #20]
 8008826:	492d      	ldr	r1, [pc, #180]	@ (80088dc <RCCEx_PLL2_Config+0x15c>)
 8008828:	4313      	orrs	r3, r2
 800882a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800882c:	4b2b      	ldr	r3, [pc, #172]	@ (80088dc <RCCEx_PLL2_Config+0x15c>)
 800882e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008830:	f023 0220 	bic.w	r2, r3, #32
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	699b      	ldr	r3, [r3, #24]
 8008838:	4928      	ldr	r1, [pc, #160]	@ (80088dc <RCCEx_PLL2_Config+0x15c>)
 800883a:	4313      	orrs	r3, r2
 800883c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800883e:	4b27      	ldr	r3, [pc, #156]	@ (80088dc <RCCEx_PLL2_Config+0x15c>)
 8008840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008842:	4a26      	ldr	r2, [pc, #152]	@ (80088dc <RCCEx_PLL2_Config+0x15c>)
 8008844:	f023 0310 	bic.w	r3, r3, #16
 8008848:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800884a:	4b24      	ldr	r3, [pc, #144]	@ (80088dc <RCCEx_PLL2_Config+0x15c>)
 800884c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800884e:	4b24      	ldr	r3, [pc, #144]	@ (80088e0 <RCCEx_PLL2_Config+0x160>)
 8008850:	4013      	ands	r3, r2
 8008852:	687a      	ldr	r2, [r7, #4]
 8008854:	69d2      	ldr	r2, [r2, #28]
 8008856:	00d2      	lsls	r2, r2, #3
 8008858:	4920      	ldr	r1, [pc, #128]	@ (80088dc <RCCEx_PLL2_Config+0x15c>)
 800885a:	4313      	orrs	r3, r2
 800885c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800885e:	4b1f      	ldr	r3, [pc, #124]	@ (80088dc <RCCEx_PLL2_Config+0x15c>)
 8008860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008862:	4a1e      	ldr	r2, [pc, #120]	@ (80088dc <RCCEx_PLL2_Config+0x15c>)
 8008864:	f043 0310 	orr.w	r3, r3, #16
 8008868:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d106      	bne.n	800887e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008870:	4b1a      	ldr	r3, [pc, #104]	@ (80088dc <RCCEx_PLL2_Config+0x15c>)
 8008872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008874:	4a19      	ldr	r2, [pc, #100]	@ (80088dc <RCCEx_PLL2_Config+0x15c>)
 8008876:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800887a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800887c:	e00f      	b.n	800889e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	2b01      	cmp	r3, #1
 8008882:	d106      	bne.n	8008892 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008884:	4b15      	ldr	r3, [pc, #84]	@ (80088dc <RCCEx_PLL2_Config+0x15c>)
 8008886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008888:	4a14      	ldr	r2, [pc, #80]	@ (80088dc <RCCEx_PLL2_Config+0x15c>)
 800888a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800888e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008890:	e005      	b.n	800889e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008892:	4b12      	ldr	r3, [pc, #72]	@ (80088dc <RCCEx_PLL2_Config+0x15c>)
 8008894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008896:	4a11      	ldr	r2, [pc, #68]	@ (80088dc <RCCEx_PLL2_Config+0x15c>)
 8008898:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800889c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800889e:	4b0f      	ldr	r3, [pc, #60]	@ (80088dc <RCCEx_PLL2_Config+0x15c>)
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	4a0e      	ldr	r2, [pc, #56]	@ (80088dc <RCCEx_PLL2_Config+0x15c>)
 80088a4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80088a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80088aa:	f7f9 f813 	bl	80018d4 <HAL_GetTick>
 80088ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80088b0:	e008      	b.n	80088c4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80088b2:	f7f9 f80f 	bl	80018d4 <HAL_GetTick>
 80088b6:	4602      	mov	r2, r0
 80088b8:	68bb      	ldr	r3, [r7, #8]
 80088ba:	1ad3      	subs	r3, r2, r3
 80088bc:	2b02      	cmp	r3, #2
 80088be:	d901      	bls.n	80088c4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80088c0:	2303      	movs	r3, #3
 80088c2:	e006      	b.n	80088d2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80088c4:	4b05      	ldr	r3, [pc, #20]	@ (80088dc <RCCEx_PLL2_Config+0x15c>)
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d0f0      	beq.n	80088b2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80088d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80088d2:	4618      	mov	r0, r3
 80088d4:	3710      	adds	r7, #16
 80088d6:	46bd      	mov	sp, r7
 80088d8:	bd80      	pop	{r7, pc}
 80088da:	bf00      	nop
 80088dc:	58024400 	.word	0x58024400
 80088e0:	ffff0007 	.word	0xffff0007

080088e4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80088e4:	b580      	push	{r7, lr}
 80088e6:	b084      	sub	sp, #16
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
 80088ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80088ee:	2300      	movs	r3, #0
 80088f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80088f2:	4b53      	ldr	r3, [pc, #332]	@ (8008a40 <RCCEx_PLL3_Config+0x15c>)
 80088f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088f6:	f003 0303 	and.w	r3, r3, #3
 80088fa:	2b03      	cmp	r3, #3
 80088fc:	d101      	bne.n	8008902 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80088fe:	2301      	movs	r3, #1
 8008900:	e099      	b.n	8008a36 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008902:	4b4f      	ldr	r3, [pc, #316]	@ (8008a40 <RCCEx_PLL3_Config+0x15c>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	4a4e      	ldr	r2, [pc, #312]	@ (8008a40 <RCCEx_PLL3_Config+0x15c>)
 8008908:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800890c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800890e:	f7f8 ffe1 	bl	80018d4 <HAL_GetTick>
 8008912:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008914:	e008      	b.n	8008928 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008916:	f7f8 ffdd 	bl	80018d4 <HAL_GetTick>
 800891a:	4602      	mov	r2, r0
 800891c:	68bb      	ldr	r3, [r7, #8]
 800891e:	1ad3      	subs	r3, r2, r3
 8008920:	2b02      	cmp	r3, #2
 8008922:	d901      	bls.n	8008928 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008924:	2303      	movs	r3, #3
 8008926:	e086      	b.n	8008a36 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008928:	4b45      	ldr	r3, [pc, #276]	@ (8008a40 <RCCEx_PLL3_Config+0x15c>)
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008930:	2b00      	cmp	r3, #0
 8008932:	d1f0      	bne.n	8008916 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008934:	4b42      	ldr	r3, [pc, #264]	@ (8008a40 <RCCEx_PLL3_Config+0x15c>)
 8008936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008938:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	051b      	lsls	r3, r3, #20
 8008942:	493f      	ldr	r1, [pc, #252]	@ (8008a40 <RCCEx_PLL3_Config+0x15c>)
 8008944:	4313      	orrs	r3, r2
 8008946:	628b      	str	r3, [r1, #40]	@ 0x28
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	685b      	ldr	r3, [r3, #4]
 800894c:	3b01      	subs	r3, #1
 800894e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	689b      	ldr	r3, [r3, #8]
 8008956:	3b01      	subs	r3, #1
 8008958:	025b      	lsls	r3, r3, #9
 800895a:	b29b      	uxth	r3, r3
 800895c:	431a      	orrs	r2, r3
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	68db      	ldr	r3, [r3, #12]
 8008962:	3b01      	subs	r3, #1
 8008964:	041b      	lsls	r3, r3, #16
 8008966:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800896a:	431a      	orrs	r2, r3
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	691b      	ldr	r3, [r3, #16]
 8008970:	3b01      	subs	r3, #1
 8008972:	061b      	lsls	r3, r3, #24
 8008974:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008978:	4931      	ldr	r1, [pc, #196]	@ (8008a40 <RCCEx_PLL3_Config+0x15c>)
 800897a:	4313      	orrs	r3, r2
 800897c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800897e:	4b30      	ldr	r3, [pc, #192]	@ (8008a40 <RCCEx_PLL3_Config+0x15c>)
 8008980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008982:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	695b      	ldr	r3, [r3, #20]
 800898a:	492d      	ldr	r1, [pc, #180]	@ (8008a40 <RCCEx_PLL3_Config+0x15c>)
 800898c:	4313      	orrs	r3, r2
 800898e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008990:	4b2b      	ldr	r3, [pc, #172]	@ (8008a40 <RCCEx_PLL3_Config+0x15c>)
 8008992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008994:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	699b      	ldr	r3, [r3, #24]
 800899c:	4928      	ldr	r1, [pc, #160]	@ (8008a40 <RCCEx_PLL3_Config+0x15c>)
 800899e:	4313      	orrs	r3, r2
 80089a0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80089a2:	4b27      	ldr	r3, [pc, #156]	@ (8008a40 <RCCEx_PLL3_Config+0x15c>)
 80089a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089a6:	4a26      	ldr	r2, [pc, #152]	@ (8008a40 <RCCEx_PLL3_Config+0x15c>)
 80089a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80089ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80089ae:	4b24      	ldr	r3, [pc, #144]	@ (8008a40 <RCCEx_PLL3_Config+0x15c>)
 80089b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80089b2:	4b24      	ldr	r3, [pc, #144]	@ (8008a44 <RCCEx_PLL3_Config+0x160>)
 80089b4:	4013      	ands	r3, r2
 80089b6:	687a      	ldr	r2, [r7, #4]
 80089b8:	69d2      	ldr	r2, [r2, #28]
 80089ba:	00d2      	lsls	r2, r2, #3
 80089bc:	4920      	ldr	r1, [pc, #128]	@ (8008a40 <RCCEx_PLL3_Config+0x15c>)
 80089be:	4313      	orrs	r3, r2
 80089c0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80089c2:	4b1f      	ldr	r3, [pc, #124]	@ (8008a40 <RCCEx_PLL3_Config+0x15c>)
 80089c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089c6:	4a1e      	ldr	r2, [pc, #120]	@ (8008a40 <RCCEx_PLL3_Config+0x15c>)
 80089c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80089cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d106      	bne.n	80089e2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80089d4:	4b1a      	ldr	r3, [pc, #104]	@ (8008a40 <RCCEx_PLL3_Config+0x15c>)
 80089d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089d8:	4a19      	ldr	r2, [pc, #100]	@ (8008a40 <RCCEx_PLL3_Config+0x15c>)
 80089da:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80089de:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80089e0:	e00f      	b.n	8008a02 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	2b01      	cmp	r3, #1
 80089e6:	d106      	bne.n	80089f6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80089e8:	4b15      	ldr	r3, [pc, #84]	@ (8008a40 <RCCEx_PLL3_Config+0x15c>)
 80089ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089ec:	4a14      	ldr	r2, [pc, #80]	@ (8008a40 <RCCEx_PLL3_Config+0x15c>)
 80089ee:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80089f2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80089f4:	e005      	b.n	8008a02 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80089f6:	4b12      	ldr	r3, [pc, #72]	@ (8008a40 <RCCEx_PLL3_Config+0x15c>)
 80089f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089fa:	4a11      	ldr	r2, [pc, #68]	@ (8008a40 <RCCEx_PLL3_Config+0x15c>)
 80089fc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008a00:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008a02:	4b0f      	ldr	r3, [pc, #60]	@ (8008a40 <RCCEx_PLL3_Config+0x15c>)
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	4a0e      	ldr	r2, [pc, #56]	@ (8008a40 <RCCEx_PLL3_Config+0x15c>)
 8008a08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008a0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008a0e:	f7f8 ff61 	bl	80018d4 <HAL_GetTick>
 8008a12:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008a14:	e008      	b.n	8008a28 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008a16:	f7f8 ff5d 	bl	80018d4 <HAL_GetTick>
 8008a1a:	4602      	mov	r2, r0
 8008a1c:	68bb      	ldr	r3, [r7, #8]
 8008a1e:	1ad3      	subs	r3, r2, r3
 8008a20:	2b02      	cmp	r3, #2
 8008a22:	d901      	bls.n	8008a28 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008a24:	2303      	movs	r3, #3
 8008a26:	e006      	b.n	8008a36 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008a28:	4b05      	ldr	r3, [pc, #20]	@ (8008a40 <RCCEx_PLL3_Config+0x15c>)
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d0f0      	beq.n	8008a16 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a36:	4618      	mov	r0, r3
 8008a38:	3710      	adds	r7, #16
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	bd80      	pop	{r7, pc}
 8008a3e:	bf00      	nop
 8008a40:	58024400 	.word	0x58024400
 8008a44:	ffff0007 	.word	0xffff0007

08008a48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b082      	sub	sp, #8
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d101      	bne.n	8008a5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008a56:	2301      	movs	r3, #1
 8008a58:	e049      	b.n	8008aee <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008a60:	b2db      	uxtb	r3, r3
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d106      	bne.n	8008a74 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2200      	movs	r2, #0
 8008a6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f000 f841 	bl	8008af6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2202      	movs	r2, #2
 8008a78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681a      	ldr	r2, [r3, #0]
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	3304      	adds	r3, #4
 8008a84:	4619      	mov	r1, r3
 8008a86:	4610      	mov	r0, r2
 8008a88:	f000 f9e8 	bl	8008e5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	2201      	movs	r2, #1
 8008a90:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2201      	movs	r2, #1
 8008a98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2201      	movs	r2, #1
 8008aa0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2201      	movs	r2, #1
 8008aa8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2201      	movs	r2, #1
 8008ab0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2201      	movs	r2, #1
 8008ab8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2201      	movs	r2, #1
 8008ac0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2201      	movs	r2, #1
 8008ac8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2201      	movs	r2, #1
 8008ad0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2201      	movs	r2, #1
 8008ad8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	2201      	movs	r2, #1
 8008ae0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	2201      	movs	r2, #1
 8008ae8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008aec:	2300      	movs	r3, #0
}
 8008aee:	4618      	mov	r0, r3
 8008af0:	3708      	adds	r7, #8
 8008af2:	46bd      	mov	sp, r7
 8008af4:	bd80      	pop	{r7, pc}

08008af6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8008af6:	b480      	push	{r7}
 8008af8:	b083      	sub	sp, #12
 8008afa:	af00      	add	r7, sp, #0
 8008afc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8008afe:	bf00      	nop
 8008b00:	370c      	adds	r7, #12
 8008b02:	46bd      	mov	sp, r7
 8008b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b08:	4770      	bx	lr
	...

08008b0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b085      	sub	sp, #20
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008b1a:	b2db      	uxtb	r3, r3
 8008b1c:	2b01      	cmp	r3, #1
 8008b1e:	d001      	beq.n	8008b24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008b20:	2301      	movs	r3, #1
 8008b22:	e054      	b.n	8008bce <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2202      	movs	r2, #2
 8008b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	68da      	ldr	r2, [r3, #12]
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	f042 0201 	orr.w	r2, r2, #1
 8008b3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	4a26      	ldr	r2, [pc, #152]	@ (8008bdc <HAL_TIM_Base_Start_IT+0xd0>)
 8008b42:	4293      	cmp	r3, r2
 8008b44:	d022      	beq.n	8008b8c <HAL_TIM_Base_Start_IT+0x80>
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b4e:	d01d      	beq.n	8008b8c <HAL_TIM_Base_Start_IT+0x80>
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	4a22      	ldr	r2, [pc, #136]	@ (8008be0 <HAL_TIM_Base_Start_IT+0xd4>)
 8008b56:	4293      	cmp	r3, r2
 8008b58:	d018      	beq.n	8008b8c <HAL_TIM_Base_Start_IT+0x80>
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	4a21      	ldr	r2, [pc, #132]	@ (8008be4 <HAL_TIM_Base_Start_IT+0xd8>)
 8008b60:	4293      	cmp	r3, r2
 8008b62:	d013      	beq.n	8008b8c <HAL_TIM_Base_Start_IT+0x80>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	4a1f      	ldr	r2, [pc, #124]	@ (8008be8 <HAL_TIM_Base_Start_IT+0xdc>)
 8008b6a:	4293      	cmp	r3, r2
 8008b6c:	d00e      	beq.n	8008b8c <HAL_TIM_Base_Start_IT+0x80>
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	4a1e      	ldr	r2, [pc, #120]	@ (8008bec <HAL_TIM_Base_Start_IT+0xe0>)
 8008b74:	4293      	cmp	r3, r2
 8008b76:	d009      	beq.n	8008b8c <HAL_TIM_Base_Start_IT+0x80>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	4a1c      	ldr	r2, [pc, #112]	@ (8008bf0 <HAL_TIM_Base_Start_IT+0xe4>)
 8008b7e:	4293      	cmp	r3, r2
 8008b80:	d004      	beq.n	8008b8c <HAL_TIM_Base_Start_IT+0x80>
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	4a1b      	ldr	r2, [pc, #108]	@ (8008bf4 <HAL_TIM_Base_Start_IT+0xe8>)
 8008b88:	4293      	cmp	r3, r2
 8008b8a:	d115      	bne.n	8008bb8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	689a      	ldr	r2, [r3, #8]
 8008b92:	4b19      	ldr	r3, [pc, #100]	@ (8008bf8 <HAL_TIM_Base_Start_IT+0xec>)
 8008b94:	4013      	ands	r3, r2
 8008b96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	2b06      	cmp	r3, #6
 8008b9c:	d015      	beq.n	8008bca <HAL_TIM_Base_Start_IT+0xbe>
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ba4:	d011      	beq.n	8008bca <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	681a      	ldr	r2, [r3, #0]
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f042 0201 	orr.w	r2, r2, #1
 8008bb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bb6:	e008      	b.n	8008bca <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	681a      	ldr	r2, [r3, #0]
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	f042 0201 	orr.w	r2, r2, #1
 8008bc6:	601a      	str	r2, [r3, #0]
 8008bc8:	e000      	b.n	8008bcc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008bcc:	2300      	movs	r3, #0
}
 8008bce:	4618      	mov	r0, r3
 8008bd0:	3714      	adds	r7, #20
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd8:	4770      	bx	lr
 8008bda:	bf00      	nop
 8008bdc:	40010000 	.word	0x40010000
 8008be0:	40000400 	.word	0x40000400
 8008be4:	40000800 	.word	0x40000800
 8008be8:	40000c00 	.word	0x40000c00
 8008bec:	40010400 	.word	0x40010400
 8008bf0:	40001800 	.word	0x40001800
 8008bf4:	40014000 	.word	0x40014000
 8008bf8:	00010007 	.word	0x00010007

08008bfc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b084      	sub	sp, #16
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	68db      	ldr	r3, [r3, #12]
 8008c0a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	691b      	ldr	r3, [r3, #16]
 8008c12:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	f003 0302 	and.w	r3, r3, #2
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d020      	beq.n	8008c60 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	f003 0302 	and.w	r3, r3, #2
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d01b      	beq.n	8008c60 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	f06f 0202 	mvn.w	r2, #2
 8008c30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	2201      	movs	r2, #1
 8008c36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	699b      	ldr	r3, [r3, #24]
 8008c3e:	f003 0303 	and.w	r3, r3, #3
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d003      	beq.n	8008c4e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008c46:	6878      	ldr	r0, [r7, #4]
 8008c48:	f000 f8e9 	bl	8008e1e <HAL_TIM_IC_CaptureCallback>
 8008c4c:	e005      	b.n	8008c5a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c4e:	6878      	ldr	r0, [r7, #4]
 8008c50:	f000 f8db 	bl	8008e0a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c54:	6878      	ldr	r0, [r7, #4]
 8008c56:	f000 f8ec 	bl	8008e32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008c60:	68bb      	ldr	r3, [r7, #8]
 8008c62:	f003 0304 	and.w	r3, r3, #4
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d020      	beq.n	8008cac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	f003 0304 	and.w	r3, r3, #4
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d01b      	beq.n	8008cac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	f06f 0204 	mvn.w	r2, #4
 8008c7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2202      	movs	r2, #2
 8008c82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	699b      	ldr	r3, [r3, #24]
 8008c8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d003      	beq.n	8008c9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f000 f8c3 	bl	8008e1e <HAL_TIM_IC_CaptureCallback>
 8008c98:	e005      	b.n	8008ca6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c9a:	6878      	ldr	r0, [r7, #4]
 8008c9c:	f000 f8b5 	bl	8008e0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ca0:	6878      	ldr	r0, [r7, #4]
 8008ca2:	f000 f8c6 	bl	8008e32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	2200      	movs	r2, #0
 8008caa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008cac:	68bb      	ldr	r3, [r7, #8]
 8008cae:	f003 0308 	and.w	r3, r3, #8
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d020      	beq.n	8008cf8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	f003 0308 	and.w	r3, r3, #8
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d01b      	beq.n	8008cf8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	f06f 0208 	mvn.w	r2, #8
 8008cc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	2204      	movs	r2, #4
 8008cce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	69db      	ldr	r3, [r3, #28]
 8008cd6:	f003 0303 	and.w	r3, r3, #3
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d003      	beq.n	8008ce6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	f000 f89d 	bl	8008e1e <HAL_TIM_IC_CaptureCallback>
 8008ce4:	e005      	b.n	8008cf2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f000 f88f 	bl	8008e0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008cec:	6878      	ldr	r0, [r7, #4]
 8008cee:	f000 f8a0 	bl	8008e32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008cf8:	68bb      	ldr	r3, [r7, #8]
 8008cfa:	f003 0310 	and.w	r3, r3, #16
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d020      	beq.n	8008d44 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	f003 0310 	and.w	r3, r3, #16
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d01b      	beq.n	8008d44 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	f06f 0210 	mvn.w	r2, #16
 8008d14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	2208      	movs	r2, #8
 8008d1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	69db      	ldr	r3, [r3, #28]
 8008d22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d003      	beq.n	8008d32 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d2a:	6878      	ldr	r0, [r7, #4]
 8008d2c:	f000 f877 	bl	8008e1e <HAL_TIM_IC_CaptureCallback>
 8008d30:	e005      	b.n	8008d3e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d32:	6878      	ldr	r0, [r7, #4]
 8008d34:	f000 f869 	bl	8008e0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d38:	6878      	ldr	r0, [r7, #4]
 8008d3a:	f000 f87a 	bl	8008e32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2200      	movs	r2, #0
 8008d42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008d44:	68bb      	ldr	r3, [r7, #8]
 8008d46:	f003 0301 	and.w	r3, r3, #1
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d00c      	beq.n	8008d68 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	f003 0301 	and.w	r3, r3, #1
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d007      	beq.n	8008d68 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	f06f 0201 	mvn.w	r2, #1
 8008d60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008d62:	6878      	ldr	r0, [r7, #4]
 8008d64:	f7f8 f90c 	bl	8000f80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008d68:	68bb      	ldr	r3, [r7, #8]
 8008d6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d104      	bne.n	8008d7c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008d72:	68bb      	ldr	r3, [r7, #8]
 8008d74:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d00c      	beq.n	8008d96 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d007      	beq.n	8008d96 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008d8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	f000 f90d 	bl	8008fb0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d00c      	beq.n	8008dba <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d007      	beq.n	8008dba <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008db2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008db4:	6878      	ldr	r0, [r7, #4]
 8008db6:	f000 f905 	bl	8008fc4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008dba:	68bb      	ldr	r3, [r7, #8]
 8008dbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d00c      	beq.n	8008dde <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d007      	beq.n	8008dde <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008dd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008dd8:	6878      	ldr	r0, [r7, #4]
 8008dda:	f000 f834 	bl	8008e46 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008dde:	68bb      	ldr	r3, [r7, #8]
 8008de0:	f003 0320 	and.w	r3, r3, #32
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d00c      	beq.n	8008e02 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	f003 0320 	and.w	r3, r3, #32
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d007      	beq.n	8008e02 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	f06f 0220 	mvn.w	r2, #32
 8008dfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008dfc:	6878      	ldr	r0, [r7, #4]
 8008dfe:	f000 f8cd 	bl	8008f9c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008e02:	bf00      	nop
 8008e04:	3710      	adds	r7, #16
 8008e06:	46bd      	mov	sp, r7
 8008e08:	bd80      	pop	{r7, pc}

08008e0a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008e0a:	b480      	push	{r7}
 8008e0c:	b083      	sub	sp, #12
 8008e0e:	af00      	add	r7, sp, #0
 8008e10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008e12:	bf00      	nop
 8008e14:	370c      	adds	r7, #12
 8008e16:	46bd      	mov	sp, r7
 8008e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1c:	4770      	bx	lr

08008e1e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008e1e:	b480      	push	{r7}
 8008e20:	b083      	sub	sp, #12
 8008e22:	af00      	add	r7, sp, #0
 8008e24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008e26:	bf00      	nop
 8008e28:	370c      	adds	r7, #12
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e30:	4770      	bx	lr

08008e32 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008e32:	b480      	push	{r7}
 8008e34:	b083      	sub	sp, #12
 8008e36:	af00      	add	r7, sp, #0
 8008e38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008e3a:	bf00      	nop
 8008e3c:	370c      	adds	r7, #12
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e44:	4770      	bx	lr

08008e46 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008e46:	b480      	push	{r7}
 8008e48:	b083      	sub	sp, #12
 8008e4a:	af00      	add	r7, sp, #0
 8008e4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008e4e:	bf00      	nop
 8008e50:	370c      	adds	r7, #12
 8008e52:	46bd      	mov	sp, r7
 8008e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e58:	4770      	bx	lr
	...

08008e5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008e5c:	b480      	push	{r7}
 8008e5e:	b085      	sub	sp, #20
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
 8008e64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	4a43      	ldr	r2, [pc, #268]	@ (8008f7c <TIM_Base_SetConfig+0x120>)
 8008e70:	4293      	cmp	r3, r2
 8008e72:	d013      	beq.n	8008e9c <TIM_Base_SetConfig+0x40>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e7a:	d00f      	beq.n	8008e9c <TIM_Base_SetConfig+0x40>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	4a40      	ldr	r2, [pc, #256]	@ (8008f80 <TIM_Base_SetConfig+0x124>)
 8008e80:	4293      	cmp	r3, r2
 8008e82:	d00b      	beq.n	8008e9c <TIM_Base_SetConfig+0x40>
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	4a3f      	ldr	r2, [pc, #252]	@ (8008f84 <TIM_Base_SetConfig+0x128>)
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	d007      	beq.n	8008e9c <TIM_Base_SetConfig+0x40>
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	4a3e      	ldr	r2, [pc, #248]	@ (8008f88 <TIM_Base_SetConfig+0x12c>)
 8008e90:	4293      	cmp	r3, r2
 8008e92:	d003      	beq.n	8008e9c <TIM_Base_SetConfig+0x40>
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	4a3d      	ldr	r2, [pc, #244]	@ (8008f8c <TIM_Base_SetConfig+0x130>)
 8008e98:	4293      	cmp	r3, r2
 8008e9a:	d108      	bne.n	8008eae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ea2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	685b      	ldr	r3, [r3, #4]
 8008ea8:	68fa      	ldr	r2, [r7, #12]
 8008eaa:	4313      	orrs	r3, r2
 8008eac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	4a32      	ldr	r2, [pc, #200]	@ (8008f7c <TIM_Base_SetConfig+0x120>)
 8008eb2:	4293      	cmp	r3, r2
 8008eb4:	d01f      	beq.n	8008ef6 <TIM_Base_SetConfig+0x9a>
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ebc:	d01b      	beq.n	8008ef6 <TIM_Base_SetConfig+0x9a>
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	4a2f      	ldr	r2, [pc, #188]	@ (8008f80 <TIM_Base_SetConfig+0x124>)
 8008ec2:	4293      	cmp	r3, r2
 8008ec4:	d017      	beq.n	8008ef6 <TIM_Base_SetConfig+0x9a>
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	4a2e      	ldr	r2, [pc, #184]	@ (8008f84 <TIM_Base_SetConfig+0x128>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d013      	beq.n	8008ef6 <TIM_Base_SetConfig+0x9a>
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	4a2d      	ldr	r2, [pc, #180]	@ (8008f88 <TIM_Base_SetConfig+0x12c>)
 8008ed2:	4293      	cmp	r3, r2
 8008ed4:	d00f      	beq.n	8008ef6 <TIM_Base_SetConfig+0x9a>
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	4a2c      	ldr	r2, [pc, #176]	@ (8008f8c <TIM_Base_SetConfig+0x130>)
 8008eda:	4293      	cmp	r3, r2
 8008edc:	d00b      	beq.n	8008ef6 <TIM_Base_SetConfig+0x9a>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	4a2b      	ldr	r2, [pc, #172]	@ (8008f90 <TIM_Base_SetConfig+0x134>)
 8008ee2:	4293      	cmp	r3, r2
 8008ee4:	d007      	beq.n	8008ef6 <TIM_Base_SetConfig+0x9a>
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	4a2a      	ldr	r2, [pc, #168]	@ (8008f94 <TIM_Base_SetConfig+0x138>)
 8008eea:	4293      	cmp	r3, r2
 8008eec:	d003      	beq.n	8008ef6 <TIM_Base_SetConfig+0x9a>
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	4a29      	ldr	r2, [pc, #164]	@ (8008f98 <TIM_Base_SetConfig+0x13c>)
 8008ef2:	4293      	cmp	r3, r2
 8008ef4:	d108      	bne.n	8008f08 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008efc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	68db      	ldr	r3, [r3, #12]
 8008f02:	68fa      	ldr	r2, [r7, #12]
 8008f04:	4313      	orrs	r3, r2
 8008f06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	695b      	ldr	r3, [r3, #20]
 8008f12:	4313      	orrs	r3, r2
 8008f14:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	689a      	ldr	r2, [r3, #8]
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008f1e:	683b      	ldr	r3, [r7, #0]
 8008f20:	681a      	ldr	r2, [r3, #0]
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	4a14      	ldr	r2, [pc, #80]	@ (8008f7c <TIM_Base_SetConfig+0x120>)
 8008f2a:	4293      	cmp	r3, r2
 8008f2c:	d00f      	beq.n	8008f4e <TIM_Base_SetConfig+0xf2>
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	4a16      	ldr	r2, [pc, #88]	@ (8008f8c <TIM_Base_SetConfig+0x130>)
 8008f32:	4293      	cmp	r3, r2
 8008f34:	d00b      	beq.n	8008f4e <TIM_Base_SetConfig+0xf2>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	4a15      	ldr	r2, [pc, #84]	@ (8008f90 <TIM_Base_SetConfig+0x134>)
 8008f3a:	4293      	cmp	r3, r2
 8008f3c:	d007      	beq.n	8008f4e <TIM_Base_SetConfig+0xf2>
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	4a14      	ldr	r2, [pc, #80]	@ (8008f94 <TIM_Base_SetConfig+0x138>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d003      	beq.n	8008f4e <TIM_Base_SetConfig+0xf2>
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	4a13      	ldr	r2, [pc, #76]	@ (8008f98 <TIM_Base_SetConfig+0x13c>)
 8008f4a:	4293      	cmp	r3, r2
 8008f4c:	d103      	bne.n	8008f56 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	691a      	ldr	r2, [r3, #16]
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f043 0204 	orr.w	r2, r3, #4
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2201      	movs	r2, #1
 8008f66:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	68fa      	ldr	r2, [r7, #12]
 8008f6c:	601a      	str	r2, [r3, #0]
}
 8008f6e:	bf00      	nop
 8008f70:	3714      	adds	r7, #20
 8008f72:	46bd      	mov	sp, r7
 8008f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f78:	4770      	bx	lr
 8008f7a:	bf00      	nop
 8008f7c:	40010000 	.word	0x40010000
 8008f80:	40000400 	.word	0x40000400
 8008f84:	40000800 	.word	0x40000800
 8008f88:	40000c00 	.word	0x40000c00
 8008f8c:	40010400 	.word	0x40010400
 8008f90:	40014000 	.word	0x40014000
 8008f94:	40014400 	.word	0x40014400
 8008f98:	40014800 	.word	0x40014800

08008f9c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008f9c:	b480      	push	{r7}
 8008f9e:	b083      	sub	sp, #12
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008fa4:	bf00      	nop
 8008fa6:	370c      	adds	r7, #12
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fae:	4770      	bx	lr

08008fb0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008fb0:	b480      	push	{r7}
 8008fb2:	b083      	sub	sp, #12
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008fb8:	bf00      	nop
 8008fba:	370c      	adds	r7, #12
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc2:	4770      	bx	lr

08008fc4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008fc4:	b480      	push	{r7}
 8008fc6:	b083      	sub	sp, #12
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008fcc:	bf00      	nop
 8008fce:	370c      	adds	r7, #12
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd6:	4770      	bx	lr

08008fd8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b082      	sub	sp, #8
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d101      	bne.n	8008fea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008fe6:	2301      	movs	r3, #1
 8008fe8:	e042      	b.n	8009070 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d106      	bne.n	8009002 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008ffc:	6878      	ldr	r0, [r7, #4]
 8008ffe:	f7f8 f8d1 	bl	80011a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2224      	movs	r2, #36	@ 0x24
 8009006:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	681a      	ldr	r2, [r3, #0]
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	f022 0201 	bic.w	r2, r2, #1
 8009018:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800901e:	2b00      	cmp	r3, #0
 8009020:	d002      	beq.n	8009028 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009022:	6878      	ldr	r0, [r7, #4]
 8009024:	f001 fa14 	bl	800a450 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009028:	6878      	ldr	r0, [r7, #4]
 800902a:	f000 fca9 	bl	8009980 <UART_SetConfig>
 800902e:	4603      	mov	r3, r0
 8009030:	2b01      	cmp	r3, #1
 8009032:	d101      	bne.n	8009038 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009034:	2301      	movs	r3, #1
 8009036:	e01b      	b.n	8009070 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	685a      	ldr	r2, [r3, #4]
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009046:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	689a      	ldr	r2, [r3, #8]
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009056:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	681a      	ldr	r2, [r3, #0]
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	f042 0201 	orr.w	r2, r2, #1
 8009066:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009068:	6878      	ldr	r0, [r7, #4]
 800906a:	f001 fa93 	bl	800a594 <UART_CheckIdleState>
 800906e:	4603      	mov	r3, r0
}
 8009070:	4618      	mov	r0, r3
 8009072:	3708      	adds	r7, #8
 8009074:	46bd      	mov	sp, r7
 8009076:	bd80      	pop	{r7, pc}

08009078 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009078:	b580      	push	{r7, lr}
 800907a:	b08a      	sub	sp, #40	@ 0x28
 800907c:	af02      	add	r7, sp, #8
 800907e:	60f8      	str	r0, [r7, #12]
 8009080:	60b9      	str	r1, [r7, #8]
 8009082:	603b      	str	r3, [r7, #0]
 8009084:	4613      	mov	r3, r2
 8009086:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800908e:	2b20      	cmp	r3, #32
 8009090:	d17b      	bne.n	800918a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009092:	68bb      	ldr	r3, [r7, #8]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d002      	beq.n	800909e <HAL_UART_Transmit+0x26>
 8009098:	88fb      	ldrh	r3, [r7, #6]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d101      	bne.n	80090a2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800909e:	2301      	movs	r3, #1
 80090a0:	e074      	b.n	800918c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	2200      	movs	r2, #0
 80090a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	2221      	movs	r2, #33	@ 0x21
 80090ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80090b2:	f7f8 fc0f 	bl	80018d4 <HAL_GetTick>
 80090b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	88fa      	ldrh	r2, [r7, #6]
 80090bc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	88fa      	ldrh	r2, [r7, #6]
 80090c4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	689b      	ldr	r3, [r3, #8]
 80090cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090d0:	d108      	bne.n	80090e4 <HAL_UART_Transmit+0x6c>
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	691b      	ldr	r3, [r3, #16]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d104      	bne.n	80090e4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80090da:	2300      	movs	r3, #0
 80090dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80090de:	68bb      	ldr	r3, [r7, #8]
 80090e0:	61bb      	str	r3, [r7, #24]
 80090e2:	e003      	b.n	80090ec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80090e4:	68bb      	ldr	r3, [r7, #8]
 80090e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80090e8:	2300      	movs	r3, #0
 80090ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80090ec:	e030      	b.n	8009150 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	9300      	str	r3, [sp, #0]
 80090f2:	697b      	ldr	r3, [r7, #20]
 80090f4:	2200      	movs	r2, #0
 80090f6:	2180      	movs	r1, #128	@ 0x80
 80090f8:	68f8      	ldr	r0, [r7, #12]
 80090fa:	f001 faf5 	bl	800a6e8 <UART_WaitOnFlagUntilTimeout>
 80090fe:	4603      	mov	r3, r0
 8009100:	2b00      	cmp	r3, #0
 8009102:	d005      	beq.n	8009110 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	2220      	movs	r2, #32
 8009108:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800910c:	2303      	movs	r3, #3
 800910e:	e03d      	b.n	800918c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8009110:	69fb      	ldr	r3, [r7, #28]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d10b      	bne.n	800912e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009116:	69bb      	ldr	r3, [r7, #24]
 8009118:	881b      	ldrh	r3, [r3, #0]
 800911a:	461a      	mov	r2, r3
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009124:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009126:	69bb      	ldr	r3, [r7, #24]
 8009128:	3302      	adds	r3, #2
 800912a:	61bb      	str	r3, [r7, #24]
 800912c:	e007      	b.n	800913e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800912e:	69fb      	ldr	r3, [r7, #28]
 8009130:	781a      	ldrb	r2, [r3, #0]
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009138:	69fb      	ldr	r3, [r7, #28]
 800913a:	3301      	adds	r3, #1
 800913c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009144:	b29b      	uxth	r3, r3
 8009146:	3b01      	subs	r3, #1
 8009148:	b29a      	uxth	r2, r3
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009156:	b29b      	uxth	r3, r3
 8009158:	2b00      	cmp	r3, #0
 800915a:	d1c8      	bne.n	80090ee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800915c:	683b      	ldr	r3, [r7, #0]
 800915e:	9300      	str	r3, [sp, #0]
 8009160:	697b      	ldr	r3, [r7, #20]
 8009162:	2200      	movs	r2, #0
 8009164:	2140      	movs	r1, #64	@ 0x40
 8009166:	68f8      	ldr	r0, [r7, #12]
 8009168:	f001 fabe 	bl	800a6e8 <UART_WaitOnFlagUntilTimeout>
 800916c:	4603      	mov	r3, r0
 800916e:	2b00      	cmp	r3, #0
 8009170:	d005      	beq.n	800917e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	2220      	movs	r2, #32
 8009176:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800917a:	2303      	movs	r3, #3
 800917c:	e006      	b.n	800918c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	2220      	movs	r2, #32
 8009182:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009186:	2300      	movs	r3, #0
 8009188:	e000      	b.n	800918c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800918a:	2302      	movs	r3, #2
  }
}
 800918c:	4618      	mov	r0, r3
 800918e:	3720      	adds	r7, #32
 8009190:	46bd      	mov	sp, r7
 8009192:	bd80      	pop	{r7, pc}

08009194 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009194:	b580      	push	{r7, lr}
 8009196:	b0ba      	sub	sp, #232	@ 0xe8
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	69db      	ldr	r3, [r3, #28]
 80091a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	689b      	ldr	r3, [r3, #8]
 80091b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80091ba:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80091be:	f640 030f 	movw	r3, #2063	@ 0x80f
 80091c2:	4013      	ands	r3, r2
 80091c4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80091c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d11b      	bne.n	8009208 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80091d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091d4:	f003 0320 	and.w	r3, r3, #32
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d015      	beq.n	8009208 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80091dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091e0:	f003 0320 	and.w	r3, r3, #32
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d105      	bne.n	80091f4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80091e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80091ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d009      	beq.n	8009208 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	f000 8393 	beq.w	8009924 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009202:	6878      	ldr	r0, [r7, #4]
 8009204:	4798      	blx	r3
      }
      return;
 8009206:	e38d      	b.n	8009924 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009208:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800920c:	2b00      	cmp	r3, #0
 800920e:	f000 8123 	beq.w	8009458 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009212:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009216:	4b8d      	ldr	r3, [pc, #564]	@ (800944c <HAL_UART_IRQHandler+0x2b8>)
 8009218:	4013      	ands	r3, r2
 800921a:	2b00      	cmp	r3, #0
 800921c:	d106      	bne.n	800922c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800921e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009222:	4b8b      	ldr	r3, [pc, #556]	@ (8009450 <HAL_UART_IRQHandler+0x2bc>)
 8009224:	4013      	ands	r3, r2
 8009226:	2b00      	cmp	r3, #0
 8009228:	f000 8116 	beq.w	8009458 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800922c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009230:	f003 0301 	and.w	r3, r3, #1
 8009234:	2b00      	cmp	r3, #0
 8009236:	d011      	beq.n	800925c <HAL_UART_IRQHandler+0xc8>
 8009238:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800923c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009240:	2b00      	cmp	r3, #0
 8009242:	d00b      	beq.n	800925c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	2201      	movs	r2, #1
 800924a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009252:	f043 0201 	orr.w	r2, r3, #1
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800925c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009260:	f003 0302 	and.w	r3, r3, #2
 8009264:	2b00      	cmp	r3, #0
 8009266:	d011      	beq.n	800928c <HAL_UART_IRQHandler+0xf8>
 8009268:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800926c:	f003 0301 	and.w	r3, r3, #1
 8009270:	2b00      	cmp	r3, #0
 8009272:	d00b      	beq.n	800928c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	2202      	movs	r2, #2
 800927a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009282:	f043 0204 	orr.w	r2, r3, #4
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800928c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009290:	f003 0304 	and.w	r3, r3, #4
 8009294:	2b00      	cmp	r3, #0
 8009296:	d011      	beq.n	80092bc <HAL_UART_IRQHandler+0x128>
 8009298:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800929c:	f003 0301 	and.w	r3, r3, #1
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d00b      	beq.n	80092bc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	2204      	movs	r2, #4
 80092aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092b2:	f043 0202 	orr.w	r2, r3, #2
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80092bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092c0:	f003 0308 	and.w	r3, r3, #8
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d017      	beq.n	80092f8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80092c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80092cc:	f003 0320 	and.w	r3, r3, #32
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d105      	bne.n	80092e0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80092d4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80092d8:	4b5c      	ldr	r3, [pc, #368]	@ (800944c <HAL_UART_IRQHandler+0x2b8>)
 80092da:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d00b      	beq.n	80092f8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	2208      	movs	r2, #8
 80092e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092ee:	f043 0208 	orr.w	r2, r3, #8
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80092f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009300:	2b00      	cmp	r3, #0
 8009302:	d012      	beq.n	800932a <HAL_UART_IRQHandler+0x196>
 8009304:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009308:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800930c:	2b00      	cmp	r3, #0
 800930e:	d00c      	beq.n	800932a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009318:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009320:	f043 0220 	orr.w	r2, r3, #32
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009330:	2b00      	cmp	r3, #0
 8009332:	f000 82f9 	beq.w	8009928 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009336:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800933a:	f003 0320 	and.w	r3, r3, #32
 800933e:	2b00      	cmp	r3, #0
 8009340:	d013      	beq.n	800936a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009342:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009346:	f003 0320 	and.w	r3, r3, #32
 800934a:	2b00      	cmp	r3, #0
 800934c:	d105      	bne.n	800935a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800934e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009352:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009356:	2b00      	cmp	r3, #0
 8009358:	d007      	beq.n	800936a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800935e:	2b00      	cmp	r3, #0
 8009360:	d003      	beq.n	800936a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009366:	6878      	ldr	r0, [r7, #4]
 8009368:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009370:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	689b      	ldr	r3, [r3, #8]
 800937a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800937e:	2b40      	cmp	r3, #64	@ 0x40
 8009380:	d005      	beq.n	800938e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009382:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009386:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800938a:	2b00      	cmp	r3, #0
 800938c:	d054      	beq.n	8009438 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800938e:	6878      	ldr	r0, [r7, #4]
 8009390:	f001 fa18 	bl	800a7c4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	689b      	ldr	r3, [r3, #8]
 800939a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800939e:	2b40      	cmp	r3, #64	@ 0x40
 80093a0:	d146      	bne.n	8009430 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	3308      	adds	r3, #8
 80093a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80093b0:	e853 3f00 	ldrex	r3, [r3]
 80093b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80093b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80093bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80093c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	3308      	adds	r3, #8
 80093ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80093ce:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80093d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80093da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80093de:	e841 2300 	strex	r3, r2, [r1]
 80093e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80093e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d1d9      	bne.n	80093a2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d017      	beq.n	8009428 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80093fe:	4a15      	ldr	r2, [pc, #84]	@ (8009454 <HAL_UART_IRQHandler+0x2c0>)
 8009400:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009408:	4618      	mov	r0, r3
 800940a:	f7f9 f9d5 	bl	80027b8 <HAL_DMA_Abort_IT>
 800940e:	4603      	mov	r3, r0
 8009410:	2b00      	cmp	r3, #0
 8009412:	d019      	beq.n	8009448 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800941a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800941c:	687a      	ldr	r2, [r7, #4]
 800941e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8009422:	4610      	mov	r0, r2
 8009424:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009426:	e00f      	b.n	8009448 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	f000 fa93 	bl	8009954 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800942e:	e00b      	b.n	8009448 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009430:	6878      	ldr	r0, [r7, #4]
 8009432:	f000 fa8f 	bl	8009954 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009436:	e007      	b.n	8009448 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009438:	6878      	ldr	r0, [r7, #4]
 800943a:	f000 fa8b 	bl	8009954 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	2200      	movs	r2, #0
 8009442:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8009446:	e26f      	b.n	8009928 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009448:	bf00      	nop
    return;
 800944a:	e26d      	b.n	8009928 <HAL_UART_IRQHandler+0x794>
 800944c:	10000001 	.word	0x10000001
 8009450:	04000120 	.word	0x04000120
 8009454:	0800a891 	.word	0x0800a891

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800945c:	2b01      	cmp	r3, #1
 800945e:	f040 8203 	bne.w	8009868 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009462:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009466:	f003 0310 	and.w	r3, r3, #16
 800946a:	2b00      	cmp	r3, #0
 800946c:	f000 81fc 	beq.w	8009868 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009470:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009474:	f003 0310 	and.w	r3, r3, #16
 8009478:	2b00      	cmp	r3, #0
 800947a:	f000 81f5 	beq.w	8009868 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	2210      	movs	r2, #16
 8009484:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	689b      	ldr	r3, [r3, #8]
 800948c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009490:	2b40      	cmp	r3, #64	@ 0x40
 8009492:	f040 816d 	bne.w	8009770 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	4aa4      	ldr	r2, [pc, #656]	@ (8009730 <HAL_UART_IRQHandler+0x59c>)
 80094a0:	4293      	cmp	r3, r2
 80094a2:	d068      	beq.n	8009576 <HAL_UART_IRQHandler+0x3e2>
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	4aa1      	ldr	r2, [pc, #644]	@ (8009734 <HAL_UART_IRQHandler+0x5a0>)
 80094ae:	4293      	cmp	r3, r2
 80094b0:	d061      	beq.n	8009576 <HAL_UART_IRQHandler+0x3e2>
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	4a9f      	ldr	r2, [pc, #636]	@ (8009738 <HAL_UART_IRQHandler+0x5a4>)
 80094bc:	4293      	cmp	r3, r2
 80094be:	d05a      	beq.n	8009576 <HAL_UART_IRQHandler+0x3e2>
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	4a9c      	ldr	r2, [pc, #624]	@ (800973c <HAL_UART_IRQHandler+0x5a8>)
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d053      	beq.n	8009576 <HAL_UART_IRQHandler+0x3e2>
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	4a9a      	ldr	r2, [pc, #616]	@ (8009740 <HAL_UART_IRQHandler+0x5ac>)
 80094d8:	4293      	cmp	r3, r2
 80094da:	d04c      	beq.n	8009576 <HAL_UART_IRQHandler+0x3e2>
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	4a97      	ldr	r2, [pc, #604]	@ (8009744 <HAL_UART_IRQHandler+0x5b0>)
 80094e6:	4293      	cmp	r3, r2
 80094e8:	d045      	beq.n	8009576 <HAL_UART_IRQHandler+0x3e2>
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	4a95      	ldr	r2, [pc, #596]	@ (8009748 <HAL_UART_IRQHandler+0x5b4>)
 80094f4:	4293      	cmp	r3, r2
 80094f6:	d03e      	beq.n	8009576 <HAL_UART_IRQHandler+0x3e2>
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	4a92      	ldr	r2, [pc, #584]	@ (800974c <HAL_UART_IRQHandler+0x5b8>)
 8009502:	4293      	cmp	r3, r2
 8009504:	d037      	beq.n	8009576 <HAL_UART_IRQHandler+0x3e2>
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	4a90      	ldr	r2, [pc, #576]	@ (8009750 <HAL_UART_IRQHandler+0x5bc>)
 8009510:	4293      	cmp	r3, r2
 8009512:	d030      	beq.n	8009576 <HAL_UART_IRQHandler+0x3e2>
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	4a8d      	ldr	r2, [pc, #564]	@ (8009754 <HAL_UART_IRQHandler+0x5c0>)
 800951e:	4293      	cmp	r3, r2
 8009520:	d029      	beq.n	8009576 <HAL_UART_IRQHandler+0x3e2>
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	4a8b      	ldr	r2, [pc, #556]	@ (8009758 <HAL_UART_IRQHandler+0x5c4>)
 800952c:	4293      	cmp	r3, r2
 800952e:	d022      	beq.n	8009576 <HAL_UART_IRQHandler+0x3e2>
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	4a88      	ldr	r2, [pc, #544]	@ (800975c <HAL_UART_IRQHandler+0x5c8>)
 800953a:	4293      	cmp	r3, r2
 800953c:	d01b      	beq.n	8009576 <HAL_UART_IRQHandler+0x3e2>
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	4a86      	ldr	r2, [pc, #536]	@ (8009760 <HAL_UART_IRQHandler+0x5cc>)
 8009548:	4293      	cmp	r3, r2
 800954a:	d014      	beq.n	8009576 <HAL_UART_IRQHandler+0x3e2>
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	4a83      	ldr	r2, [pc, #524]	@ (8009764 <HAL_UART_IRQHandler+0x5d0>)
 8009556:	4293      	cmp	r3, r2
 8009558:	d00d      	beq.n	8009576 <HAL_UART_IRQHandler+0x3e2>
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	4a81      	ldr	r2, [pc, #516]	@ (8009768 <HAL_UART_IRQHandler+0x5d4>)
 8009564:	4293      	cmp	r3, r2
 8009566:	d006      	beq.n	8009576 <HAL_UART_IRQHandler+0x3e2>
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	4a7e      	ldr	r2, [pc, #504]	@ (800976c <HAL_UART_IRQHandler+0x5d8>)
 8009572:	4293      	cmp	r3, r2
 8009574:	d106      	bne.n	8009584 <HAL_UART_IRQHandler+0x3f0>
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	685b      	ldr	r3, [r3, #4]
 8009580:	b29b      	uxth	r3, r3
 8009582:	e005      	b.n	8009590 <HAL_UART_IRQHandler+0x3fc>
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	685b      	ldr	r3, [r3, #4]
 800958e:	b29b      	uxth	r3, r3
 8009590:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009594:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009598:	2b00      	cmp	r3, #0
 800959a:	f000 80ad 	beq.w	80096f8 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80095a4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80095a8:	429a      	cmp	r2, r3
 80095aa:	f080 80a5 	bcs.w	80096f8 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80095b4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80095be:	69db      	ldr	r3, [r3, #28]
 80095c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80095c4:	f000 8087 	beq.w	80096d6 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80095d4:	e853 3f00 	ldrex	r3, [r3]
 80095d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80095dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80095e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80095e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	461a      	mov	r2, r3
 80095ee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80095f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80095f6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095fa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80095fe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009602:	e841 2300 	strex	r3, r2, [r1]
 8009606:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800960a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800960e:	2b00      	cmp	r3, #0
 8009610:	d1da      	bne.n	80095c8 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	3308      	adds	r3, #8
 8009618:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800961a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800961c:	e853 3f00 	ldrex	r3, [r3]
 8009620:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009622:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009624:	f023 0301 	bic.w	r3, r3, #1
 8009628:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	3308      	adds	r3, #8
 8009632:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009636:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800963a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800963c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800963e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009642:	e841 2300 	strex	r3, r2, [r1]
 8009646:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009648:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800964a:	2b00      	cmp	r3, #0
 800964c:	d1e1      	bne.n	8009612 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	3308      	adds	r3, #8
 8009654:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009656:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009658:	e853 3f00 	ldrex	r3, [r3]
 800965c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800965e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009660:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009664:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	3308      	adds	r3, #8
 800966e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009672:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009674:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009676:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009678:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800967a:	e841 2300 	strex	r3, r2, [r1]
 800967e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009680:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009682:	2b00      	cmp	r3, #0
 8009684:	d1e3      	bne.n	800964e <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2220      	movs	r2, #32
 800968a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	2200      	movs	r2, #0
 8009692:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800969a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800969c:	e853 3f00 	ldrex	r3, [r3]
 80096a0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80096a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80096a4:	f023 0310 	bic.w	r3, r3, #16
 80096a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	461a      	mov	r2, r3
 80096b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80096b6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80096b8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096ba:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80096bc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80096be:	e841 2300 	strex	r3, r2, [r1]
 80096c2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80096c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d1e4      	bne.n	8009694 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80096d0:	4618      	mov	r0, r3
 80096d2:	f7f8 fd53 	bl	800217c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	2202      	movs	r2, #2
 80096da:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80096e8:	b29b      	uxth	r3, r3
 80096ea:	1ad3      	subs	r3, r2, r3
 80096ec:	b29b      	uxth	r3, r3
 80096ee:	4619      	mov	r1, r3
 80096f0:	6878      	ldr	r0, [r7, #4]
 80096f2:	f000 f939 	bl	8009968 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80096f6:	e119      	b.n	800992c <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80096fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009702:	429a      	cmp	r2, r3
 8009704:	f040 8112 	bne.w	800992c <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800970e:	69db      	ldr	r3, [r3, #28]
 8009710:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009714:	f040 810a 	bne.w	800992c <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2202      	movs	r2, #2
 800971c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009724:	4619      	mov	r1, r3
 8009726:	6878      	ldr	r0, [r7, #4]
 8009728:	f000 f91e 	bl	8009968 <HAL_UARTEx_RxEventCallback>
      return;
 800972c:	e0fe      	b.n	800992c <HAL_UART_IRQHandler+0x798>
 800972e:	bf00      	nop
 8009730:	40020010 	.word	0x40020010
 8009734:	40020028 	.word	0x40020028
 8009738:	40020040 	.word	0x40020040
 800973c:	40020058 	.word	0x40020058
 8009740:	40020070 	.word	0x40020070
 8009744:	40020088 	.word	0x40020088
 8009748:	400200a0 	.word	0x400200a0
 800974c:	400200b8 	.word	0x400200b8
 8009750:	40020410 	.word	0x40020410
 8009754:	40020428 	.word	0x40020428
 8009758:	40020440 	.word	0x40020440
 800975c:	40020458 	.word	0x40020458
 8009760:	40020470 	.word	0x40020470
 8009764:	40020488 	.word	0x40020488
 8009768:	400204a0 	.word	0x400204a0
 800976c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800977c:	b29b      	uxth	r3, r3
 800977e:	1ad3      	subs	r3, r2, r3
 8009780:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800978a:	b29b      	uxth	r3, r3
 800978c:	2b00      	cmp	r3, #0
 800978e:	f000 80cf 	beq.w	8009930 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8009792:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009796:	2b00      	cmp	r3, #0
 8009798:	f000 80ca 	beq.w	8009930 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097a4:	e853 3f00 	ldrex	r3, [r3]
 80097a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80097aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80097b0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	461a      	mov	r2, r3
 80097ba:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80097be:	647b      	str	r3, [r7, #68]	@ 0x44
 80097c0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097c2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80097c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80097c6:	e841 2300 	strex	r3, r2, [r1]
 80097ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80097cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d1e4      	bne.n	800979c <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	3308      	adds	r3, #8
 80097d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097dc:	e853 3f00 	ldrex	r3, [r3]
 80097e0:	623b      	str	r3, [r7, #32]
   return(result);
 80097e2:	6a3a      	ldr	r2, [r7, #32]
 80097e4:	4b55      	ldr	r3, [pc, #340]	@ (800993c <HAL_UART_IRQHandler+0x7a8>)
 80097e6:	4013      	ands	r3, r2
 80097e8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	3308      	adds	r3, #8
 80097f2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80097f6:	633a      	str	r2, [r7, #48]	@ 0x30
 80097f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80097fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80097fe:	e841 2300 	strex	r3, r2, [r1]
 8009802:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009806:	2b00      	cmp	r3, #0
 8009808:	d1e3      	bne.n	80097d2 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	2220      	movs	r2, #32
 800980e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	2200      	movs	r2, #0
 8009816:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	2200      	movs	r2, #0
 800981c:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009824:	693b      	ldr	r3, [r7, #16]
 8009826:	e853 3f00 	ldrex	r3, [r3]
 800982a:	60fb      	str	r3, [r7, #12]
   return(result);
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	f023 0310 	bic.w	r3, r3, #16
 8009832:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	461a      	mov	r2, r3
 800983c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009840:	61fb      	str	r3, [r7, #28]
 8009842:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009844:	69b9      	ldr	r1, [r7, #24]
 8009846:	69fa      	ldr	r2, [r7, #28]
 8009848:	e841 2300 	strex	r3, r2, [r1]
 800984c:	617b      	str	r3, [r7, #20]
   return(result);
 800984e:	697b      	ldr	r3, [r7, #20]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d1e4      	bne.n	800981e <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	2202      	movs	r2, #2
 8009858:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800985a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800985e:	4619      	mov	r1, r3
 8009860:	6878      	ldr	r0, [r7, #4]
 8009862:	f000 f881 	bl	8009968 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009866:	e063      	b.n	8009930 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009868:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800986c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009870:	2b00      	cmp	r3, #0
 8009872:	d00e      	beq.n	8009892 <HAL_UART_IRQHandler+0x6fe>
 8009874:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009878:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800987c:	2b00      	cmp	r3, #0
 800987e:	d008      	beq.n	8009892 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009888:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800988a:	6878      	ldr	r0, [r7, #4]
 800988c:	f001 f83d 	bl	800a90a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009890:	e051      	b.n	8009936 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009892:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009896:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800989a:	2b00      	cmp	r3, #0
 800989c:	d014      	beq.n	80098c8 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800989e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80098a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d105      	bne.n	80098b6 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80098aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80098ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d008      	beq.n	80098c8 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d03a      	beq.n	8009934 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80098c2:	6878      	ldr	r0, [r7, #4]
 80098c4:	4798      	blx	r3
    }
    return;
 80098c6:	e035      	b.n	8009934 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80098c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80098cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d009      	beq.n	80098e8 <HAL_UART_IRQHandler+0x754>
 80098d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80098d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d003      	beq.n	80098e8 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 80098e0:	6878      	ldr	r0, [r7, #4]
 80098e2:	f000 ffe7 	bl	800a8b4 <UART_EndTransmit_IT>
    return;
 80098e6:	e026      	b.n	8009936 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80098e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80098ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d009      	beq.n	8009908 <HAL_UART_IRQHandler+0x774>
 80098f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80098f8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d003      	beq.n	8009908 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009900:	6878      	ldr	r0, [r7, #4]
 8009902:	f001 f816 	bl	800a932 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009906:	e016      	b.n	8009936 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009908:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800990c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009910:	2b00      	cmp	r3, #0
 8009912:	d010      	beq.n	8009936 <HAL_UART_IRQHandler+0x7a2>
 8009914:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009918:	2b00      	cmp	r3, #0
 800991a:	da0c      	bge.n	8009936 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800991c:	6878      	ldr	r0, [r7, #4]
 800991e:	f000 fffe 	bl	800a91e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009922:	e008      	b.n	8009936 <HAL_UART_IRQHandler+0x7a2>
      return;
 8009924:	bf00      	nop
 8009926:	e006      	b.n	8009936 <HAL_UART_IRQHandler+0x7a2>
    return;
 8009928:	bf00      	nop
 800992a:	e004      	b.n	8009936 <HAL_UART_IRQHandler+0x7a2>
      return;
 800992c:	bf00      	nop
 800992e:	e002      	b.n	8009936 <HAL_UART_IRQHandler+0x7a2>
      return;
 8009930:	bf00      	nop
 8009932:	e000      	b.n	8009936 <HAL_UART_IRQHandler+0x7a2>
    return;
 8009934:	bf00      	nop
  }
}
 8009936:	37e8      	adds	r7, #232	@ 0xe8
 8009938:	46bd      	mov	sp, r7
 800993a:	bd80      	pop	{r7, pc}
 800993c:	effffffe 	.word	0xeffffffe

08009940 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009940:	b480      	push	{r7}
 8009942:	b083      	sub	sp, #12
 8009944:	af00      	add	r7, sp, #0
 8009946:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009948:	bf00      	nop
 800994a:	370c      	adds	r7, #12
 800994c:	46bd      	mov	sp, r7
 800994e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009952:	4770      	bx	lr

08009954 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009954:	b480      	push	{r7}
 8009956:	b083      	sub	sp, #12
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800995c:	bf00      	nop
 800995e:	370c      	adds	r7, #12
 8009960:	46bd      	mov	sp, r7
 8009962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009966:	4770      	bx	lr

08009968 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009968:	b480      	push	{r7}
 800996a:	b083      	sub	sp, #12
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
 8009970:	460b      	mov	r3, r1
 8009972:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009974:	bf00      	nop
 8009976:	370c      	adds	r7, #12
 8009978:	46bd      	mov	sp, r7
 800997a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800997e:	4770      	bx	lr

08009980 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009980:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009984:	b092      	sub	sp, #72	@ 0x48
 8009986:	af00      	add	r7, sp, #0
 8009988:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800998a:	2300      	movs	r3, #0
 800998c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009990:	697b      	ldr	r3, [r7, #20]
 8009992:	689a      	ldr	r2, [r3, #8]
 8009994:	697b      	ldr	r3, [r7, #20]
 8009996:	691b      	ldr	r3, [r3, #16]
 8009998:	431a      	orrs	r2, r3
 800999a:	697b      	ldr	r3, [r7, #20]
 800999c:	695b      	ldr	r3, [r3, #20]
 800999e:	431a      	orrs	r2, r3
 80099a0:	697b      	ldr	r3, [r7, #20]
 80099a2:	69db      	ldr	r3, [r3, #28]
 80099a4:	4313      	orrs	r3, r2
 80099a6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80099a8:	697b      	ldr	r3, [r7, #20]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	681a      	ldr	r2, [r3, #0]
 80099ae:	4bbe      	ldr	r3, [pc, #760]	@ (8009ca8 <UART_SetConfig+0x328>)
 80099b0:	4013      	ands	r3, r2
 80099b2:	697a      	ldr	r2, [r7, #20]
 80099b4:	6812      	ldr	r2, [r2, #0]
 80099b6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80099b8:	430b      	orrs	r3, r1
 80099ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80099bc:	697b      	ldr	r3, [r7, #20]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	685b      	ldr	r3, [r3, #4]
 80099c2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80099c6:	697b      	ldr	r3, [r7, #20]
 80099c8:	68da      	ldr	r2, [r3, #12]
 80099ca:	697b      	ldr	r3, [r7, #20]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	430a      	orrs	r2, r1
 80099d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80099d2:	697b      	ldr	r3, [r7, #20]
 80099d4:	699b      	ldr	r3, [r3, #24]
 80099d6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80099d8:	697b      	ldr	r3, [r7, #20]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	4ab3      	ldr	r2, [pc, #716]	@ (8009cac <UART_SetConfig+0x32c>)
 80099de:	4293      	cmp	r3, r2
 80099e0:	d004      	beq.n	80099ec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80099e2:	697b      	ldr	r3, [r7, #20]
 80099e4:	6a1b      	ldr	r3, [r3, #32]
 80099e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80099e8:	4313      	orrs	r3, r2
 80099ea:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80099ec:	697b      	ldr	r3, [r7, #20]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	689a      	ldr	r2, [r3, #8]
 80099f2:	4baf      	ldr	r3, [pc, #700]	@ (8009cb0 <UART_SetConfig+0x330>)
 80099f4:	4013      	ands	r3, r2
 80099f6:	697a      	ldr	r2, [r7, #20]
 80099f8:	6812      	ldr	r2, [r2, #0]
 80099fa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80099fc:	430b      	orrs	r3, r1
 80099fe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009a00:	697b      	ldr	r3, [r7, #20]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a06:	f023 010f 	bic.w	r1, r3, #15
 8009a0a:	697b      	ldr	r3, [r7, #20]
 8009a0c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009a0e:	697b      	ldr	r3, [r7, #20]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	430a      	orrs	r2, r1
 8009a14:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009a16:	697b      	ldr	r3, [r7, #20]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	4aa6      	ldr	r2, [pc, #664]	@ (8009cb4 <UART_SetConfig+0x334>)
 8009a1c:	4293      	cmp	r3, r2
 8009a1e:	d177      	bne.n	8009b10 <UART_SetConfig+0x190>
 8009a20:	4ba5      	ldr	r3, [pc, #660]	@ (8009cb8 <UART_SetConfig+0x338>)
 8009a22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a24:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009a28:	2b28      	cmp	r3, #40	@ 0x28
 8009a2a:	d86d      	bhi.n	8009b08 <UART_SetConfig+0x188>
 8009a2c:	a201      	add	r2, pc, #4	@ (adr r2, 8009a34 <UART_SetConfig+0xb4>)
 8009a2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a32:	bf00      	nop
 8009a34:	08009ad9 	.word	0x08009ad9
 8009a38:	08009b09 	.word	0x08009b09
 8009a3c:	08009b09 	.word	0x08009b09
 8009a40:	08009b09 	.word	0x08009b09
 8009a44:	08009b09 	.word	0x08009b09
 8009a48:	08009b09 	.word	0x08009b09
 8009a4c:	08009b09 	.word	0x08009b09
 8009a50:	08009b09 	.word	0x08009b09
 8009a54:	08009ae1 	.word	0x08009ae1
 8009a58:	08009b09 	.word	0x08009b09
 8009a5c:	08009b09 	.word	0x08009b09
 8009a60:	08009b09 	.word	0x08009b09
 8009a64:	08009b09 	.word	0x08009b09
 8009a68:	08009b09 	.word	0x08009b09
 8009a6c:	08009b09 	.word	0x08009b09
 8009a70:	08009b09 	.word	0x08009b09
 8009a74:	08009ae9 	.word	0x08009ae9
 8009a78:	08009b09 	.word	0x08009b09
 8009a7c:	08009b09 	.word	0x08009b09
 8009a80:	08009b09 	.word	0x08009b09
 8009a84:	08009b09 	.word	0x08009b09
 8009a88:	08009b09 	.word	0x08009b09
 8009a8c:	08009b09 	.word	0x08009b09
 8009a90:	08009b09 	.word	0x08009b09
 8009a94:	08009af1 	.word	0x08009af1
 8009a98:	08009b09 	.word	0x08009b09
 8009a9c:	08009b09 	.word	0x08009b09
 8009aa0:	08009b09 	.word	0x08009b09
 8009aa4:	08009b09 	.word	0x08009b09
 8009aa8:	08009b09 	.word	0x08009b09
 8009aac:	08009b09 	.word	0x08009b09
 8009ab0:	08009b09 	.word	0x08009b09
 8009ab4:	08009af9 	.word	0x08009af9
 8009ab8:	08009b09 	.word	0x08009b09
 8009abc:	08009b09 	.word	0x08009b09
 8009ac0:	08009b09 	.word	0x08009b09
 8009ac4:	08009b09 	.word	0x08009b09
 8009ac8:	08009b09 	.word	0x08009b09
 8009acc:	08009b09 	.word	0x08009b09
 8009ad0:	08009b09 	.word	0x08009b09
 8009ad4:	08009b01 	.word	0x08009b01
 8009ad8:	2301      	movs	r3, #1
 8009ada:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ade:	e222      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009ae0:	2304      	movs	r3, #4
 8009ae2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ae6:	e21e      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009ae8:	2308      	movs	r3, #8
 8009aea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009aee:	e21a      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009af0:	2310      	movs	r3, #16
 8009af2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009af6:	e216      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009af8:	2320      	movs	r3, #32
 8009afa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009afe:	e212      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009b00:	2340      	movs	r3, #64	@ 0x40
 8009b02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b06:	e20e      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009b08:	2380      	movs	r3, #128	@ 0x80
 8009b0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b0e:	e20a      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009b10:	697b      	ldr	r3, [r7, #20]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	4a69      	ldr	r2, [pc, #420]	@ (8009cbc <UART_SetConfig+0x33c>)
 8009b16:	4293      	cmp	r3, r2
 8009b18:	d130      	bne.n	8009b7c <UART_SetConfig+0x1fc>
 8009b1a:	4b67      	ldr	r3, [pc, #412]	@ (8009cb8 <UART_SetConfig+0x338>)
 8009b1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b1e:	f003 0307 	and.w	r3, r3, #7
 8009b22:	2b05      	cmp	r3, #5
 8009b24:	d826      	bhi.n	8009b74 <UART_SetConfig+0x1f4>
 8009b26:	a201      	add	r2, pc, #4	@ (adr r2, 8009b2c <UART_SetConfig+0x1ac>)
 8009b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b2c:	08009b45 	.word	0x08009b45
 8009b30:	08009b4d 	.word	0x08009b4d
 8009b34:	08009b55 	.word	0x08009b55
 8009b38:	08009b5d 	.word	0x08009b5d
 8009b3c:	08009b65 	.word	0x08009b65
 8009b40:	08009b6d 	.word	0x08009b6d
 8009b44:	2300      	movs	r3, #0
 8009b46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b4a:	e1ec      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009b4c:	2304      	movs	r3, #4
 8009b4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b52:	e1e8      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009b54:	2308      	movs	r3, #8
 8009b56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b5a:	e1e4      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009b5c:	2310      	movs	r3, #16
 8009b5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b62:	e1e0      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009b64:	2320      	movs	r3, #32
 8009b66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b6a:	e1dc      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009b6c:	2340      	movs	r3, #64	@ 0x40
 8009b6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b72:	e1d8      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009b74:	2380      	movs	r3, #128	@ 0x80
 8009b76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b7a:	e1d4      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009b7c:	697b      	ldr	r3, [r7, #20]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	4a4f      	ldr	r2, [pc, #316]	@ (8009cc0 <UART_SetConfig+0x340>)
 8009b82:	4293      	cmp	r3, r2
 8009b84:	d130      	bne.n	8009be8 <UART_SetConfig+0x268>
 8009b86:	4b4c      	ldr	r3, [pc, #304]	@ (8009cb8 <UART_SetConfig+0x338>)
 8009b88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b8a:	f003 0307 	and.w	r3, r3, #7
 8009b8e:	2b05      	cmp	r3, #5
 8009b90:	d826      	bhi.n	8009be0 <UART_SetConfig+0x260>
 8009b92:	a201      	add	r2, pc, #4	@ (adr r2, 8009b98 <UART_SetConfig+0x218>)
 8009b94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b98:	08009bb1 	.word	0x08009bb1
 8009b9c:	08009bb9 	.word	0x08009bb9
 8009ba0:	08009bc1 	.word	0x08009bc1
 8009ba4:	08009bc9 	.word	0x08009bc9
 8009ba8:	08009bd1 	.word	0x08009bd1
 8009bac:	08009bd9 	.word	0x08009bd9
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bb6:	e1b6      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009bb8:	2304      	movs	r3, #4
 8009bba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bbe:	e1b2      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009bc0:	2308      	movs	r3, #8
 8009bc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bc6:	e1ae      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009bc8:	2310      	movs	r3, #16
 8009bca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bce:	e1aa      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009bd0:	2320      	movs	r3, #32
 8009bd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bd6:	e1a6      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009bd8:	2340      	movs	r3, #64	@ 0x40
 8009bda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bde:	e1a2      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009be0:	2380      	movs	r3, #128	@ 0x80
 8009be2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009be6:	e19e      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009be8:	697b      	ldr	r3, [r7, #20]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	4a35      	ldr	r2, [pc, #212]	@ (8009cc4 <UART_SetConfig+0x344>)
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d130      	bne.n	8009c54 <UART_SetConfig+0x2d4>
 8009bf2:	4b31      	ldr	r3, [pc, #196]	@ (8009cb8 <UART_SetConfig+0x338>)
 8009bf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009bf6:	f003 0307 	and.w	r3, r3, #7
 8009bfa:	2b05      	cmp	r3, #5
 8009bfc:	d826      	bhi.n	8009c4c <UART_SetConfig+0x2cc>
 8009bfe:	a201      	add	r2, pc, #4	@ (adr r2, 8009c04 <UART_SetConfig+0x284>)
 8009c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c04:	08009c1d 	.word	0x08009c1d
 8009c08:	08009c25 	.word	0x08009c25
 8009c0c:	08009c2d 	.word	0x08009c2d
 8009c10:	08009c35 	.word	0x08009c35
 8009c14:	08009c3d 	.word	0x08009c3d
 8009c18:	08009c45 	.word	0x08009c45
 8009c1c:	2300      	movs	r3, #0
 8009c1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c22:	e180      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009c24:	2304      	movs	r3, #4
 8009c26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c2a:	e17c      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009c2c:	2308      	movs	r3, #8
 8009c2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c32:	e178      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009c34:	2310      	movs	r3, #16
 8009c36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c3a:	e174      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009c3c:	2320      	movs	r3, #32
 8009c3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c42:	e170      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009c44:	2340      	movs	r3, #64	@ 0x40
 8009c46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c4a:	e16c      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009c4c:	2380      	movs	r3, #128	@ 0x80
 8009c4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c52:	e168      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009c54:	697b      	ldr	r3, [r7, #20]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	4a1b      	ldr	r2, [pc, #108]	@ (8009cc8 <UART_SetConfig+0x348>)
 8009c5a:	4293      	cmp	r3, r2
 8009c5c:	d142      	bne.n	8009ce4 <UART_SetConfig+0x364>
 8009c5e:	4b16      	ldr	r3, [pc, #88]	@ (8009cb8 <UART_SetConfig+0x338>)
 8009c60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c62:	f003 0307 	and.w	r3, r3, #7
 8009c66:	2b05      	cmp	r3, #5
 8009c68:	d838      	bhi.n	8009cdc <UART_SetConfig+0x35c>
 8009c6a:	a201      	add	r2, pc, #4	@ (adr r2, 8009c70 <UART_SetConfig+0x2f0>)
 8009c6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c70:	08009c89 	.word	0x08009c89
 8009c74:	08009c91 	.word	0x08009c91
 8009c78:	08009c99 	.word	0x08009c99
 8009c7c:	08009ca1 	.word	0x08009ca1
 8009c80:	08009ccd 	.word	0x08009ccd
 8009c84:	08009cd5 	.word	0x08009cd5
 8009c88:	2300      	movs	r3, #0
 8009c8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c8e:	e14a      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009c90:	2304      	movs	r3, #4
 8009c92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c96:	e146      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009c98:	2308      	movs	r3, #8
 8009c9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c9e:	e142      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009ca0:	2310      	movs	r3, #16
 8009ca2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ca6:	e13e      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009ca8:	cfff69f3 	.word	0xcfff69f3
 8009cac:	58000c00 	.word	0x58000c00
 8009cb0:	11fff4ff 	.word	0x11fff4ff
 8009cb4:	40011000 	.word	0x40011000
 8009cb8:	58024400 	.word	0x58024400
 8009cbc:	40004400 	.word	0x40004400
 8009cc0:	40004800 	.word	0x40004800
 8009cc4:	40004c00 	.word	0x40004c00
 8009cc8:	40005000 	.word	0x40005000
 8009ccc:	2320      	movs	r3, #32
 8009cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cd2:	e128      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009cd4:	2340      	movs	r3, #64	@ 0x40
 8009cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cda:	e124      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009cdc:	2380      	movs	r3, #128	@ 0x80
 8009cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ce2:	e120      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009ce4:	697b      	ldr	r3, [r7, #20]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	4acb      	ldr	r2, [pc, #812]	@ (800a018 <UART_SetConfig+0x698>)
 8009cea:	4293      	cmp	r3, r2
 8009cec:	d176      	bne.n	8009ddc <UART_SetConfig+0x45c>
 8009cee:	4bcb      	ldr	r3, [pc, #812]	@ (800a01c <UART_SetConfig+0x69c>)
 8009cf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009cf2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009cf6:	2b28      	cmp	r3, #40	@ 0x28
 8009cf8:	d86c      	bhi.n	8009dd4 <UART_SetConfig+0x454>
 8009cfa:	a201      	add	r2, pc, #4	@ (adr r2, 8009d00 <UART_SetConfig+0x380>)
 8009cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d00:	08009da5 	.word	0x08009da5
 8009d04:	08009dd5 	.word	0x08009dd5
 8009d08:	08009dd5 	.word	0x08009dd5
 8009d0c:	08009dd5 	.word	0x08009dd5
 8009d10:	08009dd5 	.word	0x08009dd5
 8009d14:	08009dd5 	.word	0x08009dd5
 8009d18:	08009dd5 	.word	0x08009dd5
 8009d1c:	08009dd5 	.word	0x08009dd5
 8009d20:	08009dad 	.word	0x08009dad
 8009d24:	08009dd5 	.word	0x08009dd5
 8009d28:	08009dd5 	.word	0x08009dd5
 8009d2c:	08009dd5 	.word	0x08009dd5
 8009d30:	08009dd5 	.word	0x08009dd5
 8009d34:	08009dd5 	.word	0x08009dd5
 8009d38:	08009dd5 	.word	0x08009dd5
 8009d3c:	08009dd5 	.word	0x08009dd5
 8009d40:	08009db5 	.word	0x08009db5
 8009d44:	08009dd5 	.word	0x08009dd5
 8009d48:	08009dd5 	.word	0x08009dd5
 8009d4c:	08009dd5 	.word	0x08009dd5
 8009d50:	08009dd5 	.word	0x08009dd5
 8009d54:	08009dd5 	.word	0x08009dd5
 8009d58:	08009dd5 	.word	0x08009dd5
 8009d5c:	08009dd5 	.word	0x08009dd5
 8009d60:	08009dbd 	.word	0x08009dbd
 8009d64:	08009dd5 	.word	0x08009dd5
 8009d68:	08009dd5 	.word	0x08009dd5
 8009d6c:	08009dd5 	.word	0x08009dd5
 8009d70:	08009dd5 	.word	0x08009dd5
 8009d74:	08009dd5 	.word	0x08009dd5
 8009d78:	08009dd5 	.word	0x08009dd5
 8009d7c:	08009dd5 	.word	0x08009dd5
 8009d80:	08009dc5 	.word	0x08009dc5
 8009d84:	08009dd5 	.word	0x08009dd5
 8009d88:	08009dd5 	.word	0x08009dd5
 8009d8c:	08009dd5 	.word	0x08009dd5
 8009d90:	08009dd5 	.word	0x08009dd5
 8009d94:	08009dd5 	.word	0x08009dd5
 8009d98:	08009dd5 	.word	0x08009dd5
 8009d9c:	08009dd5 	.word	0x08009dd5
 8009da0:	08009dcd 	.word	0x08009dcd
 8009da4:	2301      	movs	r3, #1
 8009da6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009daa:	e0bc      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009dac:	2304      	movs	r3, #4
 8009dae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009db2:	e0b8      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009db4:	2308      	movs	r3, #8
 8009db6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dba:	e0b4      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009dbc:	2310      	movs	r3, #16
 8009dbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dc2:	e0b0      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009dc4:	2320      	movs	r3, #32
 8009dc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dca:	e0ac      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009dcc:	2340      	movs	r3, #64	@ 0x40
 8009dce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dd2:	e0a8      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009dd4:	2380      	movs	r3, #128	@ 0x80
 8009dd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dda:	e0a4      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009ddc:	697b      	ldr	r3, [r7, #20]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	4a8f      	ldr	r2, [pc, #572]	@ (800a020 <UART_SetConfig+0x6a0>)
 8009de2:	4293      	cmp	r3, r2
 8009de4:	d130      	bne.n	8009e48 <UART_SetConfig+0x4c8>
 8009de6:	4b8d      	ldr	r3, [pc, #564]	@ (800a01c <UART_SetConfig+0x69c>)
 8009de8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009dea:	f003 0307 	and.w	r3, r3, #7
 8009dee:	2b05      	cmp	r3, #5
 8009df0:	d826      	bhi.n	8009e40 <UART_SetConfig+0x4c0>
 8009df2:	a201      	add	r2, pc, #4	@ (adr r2, 8009df8 <UART_SetConfig+0x478>)
 8009df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009df8:	08009e11 	.word	0x08009e11
 8009dfc:	08009e19 	.word	0x08009e19
 8009e00:	08009e21 	.word	0x08009e21
 8009e04:	08009e29 	.word	0x08009e29
 8009e08:	08009e31 	.word	0x08009e31
 8009e0c:	08009e39 	.word	0x08009e39
 8009e10:	2300      	movs	r3, #0
 8009e12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e16:	e086      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009e18:	2304      	movs	r3, #4
 8009e1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e1e:	e082      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009e20:	2308      	movs	r3, #8
 8009e22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e26:	e07e      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009e28:	2310      	movs	r3, #16
 8009e2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e2e:	e07a      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009e30:	2320      	movs	r3, #32
 8009e32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e36:	e076      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009e38:	2340      	movs	r3, #64	@ 0x40
 8009e3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e3e:	e072      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009e40:	2380      	movs	r3, #128	@ 0x80
 8009e42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e46:	e06e      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009e48:	697b      	ldr	r3, [r7, #20]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	4a75      	ldr	r2, [pc, #468]	@ (800a024 <UART_SetConfig+0x6a4>)
 8009e4e:	4293      	cmp	r3, r2
 8009e50:	d130      	bne.n	8009eb4 <UART_SetConfig+0x534>
 8009e52:	4b72      	ldr	r3, [pc, #456]	@ (800a01c <UART_SetConfig+0x69c>)
 8009e54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e56:	f003 0307 	and.w	r3, r3, #7
 8009e5a:	2b05      	cmp	r3, #5
 8009e5c:	d826      	bhi.n	8009eac <UART_SetConfig+0x52c>
 8009e5e:	a201      	add	r2, pc, #4	@ (adr r2, 8009e64 <UART_SetConfig+0x4e4>)
 8009e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e64:	08009e7d 	.word	0x08009e7d
 8009e68:	08009e85 	.word	0x08009e85
 8009e6c:	08009e8d 	.word	0x08009e8d
 8009e70:	08009e95 	.word	0x08009e95
 8009e74:	08009e9d 	.word	0x08009e9d
 8009e78:	08009ea5 	.word	0x08009ea5
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e82:	e050      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009e84:	2304      	movs	r3, #4
 8009e86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e8a:	e04c      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009e8c:	2308      	movs	r3, #8
 8009e8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e92:	e048      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009e94:	2310      	movs	r3, #16
 8009e96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e9a:	e044      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009e9c:	2320      	movs	r3, #32
 8009e9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ea2:	e040      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009ea4:	2340      	movs	r3, #64	@ 0x40
 8009ea6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009eaa:	e03c      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009eac:	2380      	movs	r3, #128	@ 0x80
 8009eae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009eb2:	e038      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009eb4:	697b      	ldr	r3, [r7, #20]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	4a5b      	ldr	r2, [pc, #364]	@ (800a028 <UART_SetConfig+0x6a8>)
 8009eba:	4293      	cmp	r3, r2
 8009ebc:	d130      	bne.n	8009f20 <UART_SetConfig+0x5a0>
 8009ebe:	4b57      	ldr	r3, [pc, #348]	@ (800a01c <UART_SetConfig+0x69c>)
 8009ec0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ec2:	f003 0307 	and.w	r3, r3, #7
 8009ec6:	2b05      	cmp	r3, #5
 8009ec8:	d826      	bhi.n	8009f18 <UART_SetConfig+0x598>
 8009eca:	a201      	add	r2, pc, #4	@ (adr r2, 8009ed0 <UART_SetConfig+0x550>)
 8009ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ed0:	08009ee9 	.word	0x08009ee9
 8009ed4:	08009ef1 	.word	0x08009ef1
 8009ed8:	08009ef9 	.word	0x08009ef9
 8009edc:	08009f01 	.word	0x08009f01
 8009ee0:	08009f09 	.word	0x08009f09
 8009ee4:	08009f11 	.word	0x08009f11
 8009ee8:	2302      	movs	r3, #2
 8009eea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009eee:	e01a      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009ef0:	2304      	movs	r3, #4
 8009ef2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ef6:	e016      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009ef8:	2308      	movs	r3, #8
 8009efa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009efe:	e012      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009f00:	2310      	movs	r3, #16
 8009f02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f06:	e00e      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009f08:	2320      	movs	r3, #32
 8009f0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f0e:	e00a      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009f10:	2340      	movs	r3, #64	@ 0x40
 8009f12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f16:	e006      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009f18:	2380      	movs	r3, #128	@ 0x80
 8009f1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f1e:	e002      	b.n	8009f26 <UART_SetConfig+0x5a6>
 8009f20:	2380      	movs	r3, #128	@ 0x80
 8009f22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009f26:	697b      	ldr	r3, [r7, #20]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	4a3f      	ldr	r2, [pc, #252]	@ (800a028 <UART_SetConfig+0x6a8>)
 8009f2c:	4293      	cmp	r3, r2
 8009f2e:	f040 80f8 	bne.w	800a122 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009f32:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009f36:	2b20      	cmp	r3, #32
 8009f38:	dc46      	bgt.n	8009fc8 <UART_SetConfig+0x648>
 8009f3a:	2b02      	cmp	r3, #2
 8009f3c:	f2c0 8082 	blt.w	800a044 <UART_SetConfig+0x6c4>
 8009f40:	3b02      	subs	r3, #2
 8009f42:	2b1e      	cmp	r3, #30
 8009f44:	d87e      	bhi.n	800a044 <UART_SetConfig+0x6c4>
 8009f46:	a201      	add	r2, pc, #4	@ (adr r2, 8009f4c <UART_SetConfig+0x5cc>)
 8009f48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f4c:	08009fcf 	.word	0x08009fcf
 8009f50:	0800a045 	.word	0x0800a045
 8009f54:	08009fd7 	.word	0x08009fd7
 8009f58:	0800a045 	.word	0x0800a045
 8009f5c:	0800a045 	.word	0x0800a045
 8009f60:	0800a045 	.word	0x0800a045
 8009f64:	08009fe7 	.word	0x08009fe7
 8009f68:	0800a045 	.word	0x0800a045
 8009f6c:	0800a045 	.word	0x0800a045
 8009f70:	0800a045 	.word	0x0800a045
 8009f74:	0800a045 	.word	0x0800a045
 8009f78:	0800a045 	.word	0x0800a045
 8009f7c:	0800a045 	.word	0x0800a045
 8009f80:	0800a045 	.word	0x0800a045
 8009f84:	08009ff7 	.word	0x08009ff7
 8009f88:	0800a045 	.word	0x0800a045
 8009f8c:	0800a045 	.word	0x0800a045
 8009f90:	0800a045 	.word	0x0800a045
 8009f94:	0800a045 	.word	0x0800a045
 8009f98:	0800a045 	.word	0x0800a045
 8009f9c:	0800a045 	.word	0x0800a045
 8009fa0:	0800a045 	.word	0x0800a045
 8009fa4:	0800a045 	.word	0x0800a045
 8009fa8:	0800a045 	.word	0x0800a045
 8009fac:	0800a045 	.word	0x0800a045
 8009fb0:	0800a045 	.word	0x0800a045
 8009fb4:	0800a045 	.word	0x0800a045
 8009fb8:	0800a045 	.word	0x0800a045
 8009fbc:	0800a045 	.word	0x0800a045
 8009fc0:	0800a045 	.word	0x0800a045
 8009fc4:	0800a037 	.word	0x0800a037
 8009fc8:	2b40      	cmp	r3, #64	@ 0x40
 8009fca:	d037      	beq.n	800a03c <UART_SetConfig+0x6bc>
 8009fcc:	e03a      	b.n	800a044 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009fce:	f7fe f919 	bl	8008204 <HAL_RCCEx_GetD3PCLK1Freq>
 8009fd2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009fd4:	e03c      	b.n	800a050 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009fd6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009fda:	4618      	mov	r0, r3
 8009fdc:	f7fe f928 	bl	8008230 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009fe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009fe4:	e034      	b.n	800a050 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009fe6:	f107 0318 	add.w	r3, r7, #24
 8009fea:	4618      	mov	r0, r3
 8009fec:	f7fe fa74 	bl	80084d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009ff0:	69fb      	ldr	r3, [r7, #28]
 8009ff2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ff4:	e02c      	b.n	800a050 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009ff6:	4b09      	ldr	r3, [pc, #36]	@ (800a01c <UART_SetConfig+0x69c>)
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	f003 0320 	and.w	r3, r3, #32
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d016      	beq.n	800a030 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a002:	4b06      	ldr	r3, [pc, #24]	@ (800a01c <UART_SetConfig+0x69c>)
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	08db      	lsrs	r3, r3, #3
 800a008:	f003 0303 	and.w	r3, r3, #3
 800a00c:	4a07      	ldr	r2, [pc, #28]	@ (800a02c <UART_SetConfig+0x6ac>)
 800a00e:	fa22 f303 	lsr.w	r3, r2, r3
 800a012:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a014:	e01c      	b.n	800a050 <UART_SetConfig+0x6d0>
 800a016:	bf00      	nop
 800a018:	40011400 	.word	0x40011400
 800a01c:	58024400 	.word	0x58024400
 800a020:	40007800 	.word	0x40007800
 800a024:	40007c00 	.word	0x40007c00
 800a028:	58000c00 	.word	0x58000c00
 800a02c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800a030:	4b9d      	ldr	r3, [pc, #628]	@ (800a2a8 <UART_SetConfig+0x928>)
 800a032:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a034:	e00c      	b.n	800a050 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a036:	4b9d      	ldr	r3, [pc, #628]	@ (800a2ac <UART_SetConfig+0x92c>)
 800a038:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a03a:	e009      	b.n	800a050 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a03c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a040:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a042:	e005      	b.n	800a050 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800a044:	2300      	movs	r3, #0
 800a046:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a048:	2301      	movs	r3, #1
 800a04a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a04e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a050:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a052:	2b00      	cmp	r3, #0
 800a054:	f000 81de 	beq.w	800a414 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a058:	697b      	ldr	r3, [r7, #20]
 800a05a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a05c:	4a94      	ldr	r2, [pc, #592]	@ (800a2b0 <UART_SetConfig+0x930>)
 800a05e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a062:	461a      	mov	r2, r3
 800a064:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a066:	fbb3 f3f2 	udiv	r3, r3, r2
 800a06a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a06c:	697b      	ldr	r3, [r7, #20]
 800a06e:	685a      	ldr	r2, [r3, #4]
 800a070:	4613      	mov	r3, r2
 800a072:	005b      	lsls	r3, r3, #1
 800a074:	4413      	add	r3, r2
 800a076:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a078:	429a      	cmp	r2, r3
 800a07a:	d305      	bcc.n	800a088 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a07c:	697b      	ldr	r3, [r7, #20]
 800a07e:	685b      	ldr	r3, [r3, #4]
 800a080:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a082:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a084:	429a      	cmp	r2, r3
 800a086:	d903      	bls.n	800a090 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800a088:	2301      	movs	r3, #1
 800a08a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a08e:	e1c1      	b.n	800a414 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a090:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a092:	2200      	movs	r2, #0
 800a094:	60bb      	str	r3, [r7, #8]
 800a096:	60fa      	str	r2, [r7, #12]
 800a098:	697b      	ldr	r3, [r7, #20]
 800a09a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a09c:	4a84      	ldr	r2, [pc, #528]	@ (800a2b0 <UART_SetConfig+0x930>)
 800a09e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a0a2:	b29b      	uxth	r3, r3
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	603b      	str	r3, [r7, #0]
 800a0a8:	607a      	str	r2, [r7, #4]
 800a0aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a0ae:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a0b2:	f7f6 f96d 	bl	8000390 <__aeabi_uldivmod>
 800a0b6:	4602      	mov	r2, r0
 800a0b8:	460b      	mov	r3, r1
 800a0ba:	4610      	mov	r0, r2
 800a0bc:	4619      	mov	r1, r3
 800a0be:	f04f 0200 	mov.w	r2, #0
 800a0c2:	f04f 0300 	mov.w	r3, #0
 800a0c6:	020b      	lsls	r3, r1, #8
 800a0c8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a0cc:	0202      	lsls	r2, r0, #8
 800a0ce:	6979      	ldr	r1, [r7, #20]
 800a0d0:	6849      	ldr	r1, [r1, #4]
 800a0d2:	0849      	lsrs	r1, r1, #1
 800a0d4:	2000      	movs	r0, #0
 800a0d6:	460c      	mov	r4, r1
 800a0d8:	4605      	mov	r5, r0
 800a0da:	eb12 0804 	adds.w	r8, r2, r4
 800a0de:	eb43 0905 	adc.w	r9, r3, r5
 800a0e2:	697b      	ldr	r3, [r7, #20]
 800a0e4:	685b      	ldr	r3, [r3, #4]
 800a0e6:	2200      	movs	r2, #0
 800a0e8:	469a      	mov	sl, r3
 800a0ea:	4693      	mov	fp, r2
 800a0ec:	4652      	mov	r2, sl
 800a0ee:	465b      	mov	r3, fp
 800a0f0:	4640      	mov	r0, r8
 800a0f2:	4649      	mov	r1, r9
 800a0f4:	f7f6 f94c 	bl	8000390 <__aeabi_uldivmod>
 800a0f8:	4602      	mov	r2, r0
 800a0fa:	460b      	mov	r3, r1
 800a0fc:	4613      	mov	r3, r2
 800a0fe:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a102:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a106:	d308      	bcc.n	800a11a <UART_SetConfig+0x79a>
 800a108:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a10a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a10e:	d204      	bcs.n	800a11a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800a110:	697b      	ldr	r3, [r7, #20]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a116:	60da      	str	r2, [r3, #12]
 800a118:	e17c      	b.n	800a414 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800a11a:	2301      	movs	r3, #1
 800a11c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a120:	e178      	b.n	800a414 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a122:	697b      	ldr	r3, [r7, #20]
 800a124:	69db      	ldr	r3, [r3, #28]
 800a126:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a12a:	f040 80c5 	bne.w	800a2b8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800a12e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a132:	2b20      	cmp	r3, #32
 800a134:	dc48      	bgt.n	800a1c8 <UART_SetConfig+0x848>
 800a136:	2b00      	cmp	r3, #0
 800a138:	db7b      	blt.n	800a232 <UART_SetConfig+0x8b2>
 800a13a:	2b20      	cmp	r3, #32
 800a13c:	d879      	bhi.n	800a232 <UART_SetConfig+0x8b2>
 800a13e:	a201      	add	r2, pc, #4	@ (adr r2, 800a144 <UART_SetConfig+0x7c4>)
 800a140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a144:	0800a1cf 	.word	0x0800a1cf
 800a148:	0800a1d7 	.word	0x0800a1d7
 800a14c:	0800a233 	.word	0x0800a233
 800a150:	0800a233 	.word	0x0800a233
 800a154:	0800a1df 	.word	0x0800a1df
 800a158:	0800a233 	.word	0x0800a233
 800a15c:	0800a233 	.word	0x0800a233
 800a160:	0800a233 	.word	0x0800a233
 800a164:	0800a1ef 	.word	0x0800a1ef
 800a168:	0800a233 	.word	0x0800a233
 800a16c:	0800a233 	.word	0x0800a233
 800a170:	0800a233 	.word	0x0800a233
 800a174:	0800a233 	.word	0x0800a233
 800a178:	0800a233 	.word	0x0800a233
 800a17c:	0800a233 	.word	0x0800a233
 800a180:	0800a233 	.word	0x0800a233
 800a184:	0800a1ff 	.word	0x0800a1ff
 800a188:	0800a233 	.word	0x0800a233
 800a18c:	0800a233 	.word	0x0800a233
 800a190:	0800a233 	.word	0x0800a233
 800a194:	0800a233 	.word	0x0800a233
 800a198:	0800a233 	.word	0x0800a233
 800a19c:	0800a233 	.word	0x0800a233
 800a1a0:	0800a233 	.word	0x0800a233
 800a1a4:	0800a233 	.word	0x0800a233
 800a1a8:	0800a233 	.word	0x0800a233
 800a1ac:	0800a233 	.word	0x0800a233
 800a1b0:	0800a233 	.word	0x0800a233
 800a1b4:	0800a233 	.word	0x0800a233
 800a1b8:	0800a233 	.word	0x0800a233
 800a1bc:	0800a233 	.word	0x0800a233
 800a1c0:	0800a233 	.word	0x0800a233
 800a1c4:	0800a225 	.word	0x0800a225
 800a1c8:	2b40      	cmp	r3, #64	@ 0x40
 800a1ca:	d02e      	beq.n	800a22a <UART_SetConfig+0x8aa>
 800a1cc:	e031      	b.n	800a232 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a1ce:	f7fc fda1 	bl	8006d14 <HAL_RCC_GetPCLK1Freq>
 800a1d2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a1d4:	e033      	b.n	800a23e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a1d6:	f7fc fdb3 	bl	8006d40 <HAL_RCC_GetPCLK2Freq>
 800a1da:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a1dc:	e02f      	b.n	800a23e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a1de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	f7fe f824 	bl	8008230 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a1e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a1ec:	e027      	b.n	800a23e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a1ee:	f107 0318 	add.w	r3, r7, #24
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	f7fe f970 	bl	80084d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a1f8:	69fb      	ldr	r3, [r7, #28]
 800a1fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a1fc:	e01f      	b.n	800a23e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a1fe:	4b2d      	ldr	r3, [pc, #180]	@ (800a2b4 <UART_SetConfig+0x934>)
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	f003 0320 	and.w	r3, r3, #32
 800a206:	2b00      	cmp	r3, #0
 800a208:	d009      	beq.n	800a21e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a20a:	4b2a      	ldr	r3, [pc, #168]	@ (800a2b4 <UART_SetConfig+0x934>)
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	08db      	lsrs	r3, r3, #3
 800a210:	f003 0303 	and.w	r3, r3, #3
 800a214:	4a24      	ldr	r2, [pc, #144]	@ (800a2a8 <UART_SetConfig+0x928>)
 800a216:	fa22 f303 	lsr.w	r3, r2, r3
 800a21a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a21c:	e00f      	b.n	800a23e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800a21e:	4b22      	ldr	r3, [pc, #136]	@ (800a2a8 <UART_SetConfig+0x928>)
 800a220:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a222:	e00c      	b.n	800a23e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a224:	4b21      	ldr	r3, [pc, #132]	@ (800a2ac <UART_SetConfig+0x92c>)
 800a226:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a228:	e009      	b.n	800a23e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a22a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a22e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a230:	e005      	b.n	800a23e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800a232:	2300      	movs	r3, #0
 800a234:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a236:	2301      	movs	r3, #1
 800a238:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a23c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a23e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a240:	2b00      	cmp	r3, #0
 800a242:	f000 80e7 	beq.w	800a414 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a246:	697b      	ldr	r3, [r7, #20]
 800a248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a24a:	4a19      	ldr	r2, [pc, #100]	@ (800a2b0 <UART_SetConfig+0x930>)
 800a24c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a250:	461a      	mov	r2, r3
 800a252:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a254:	fbb3 f3f2 	udiv	r3, r3, r2
 800a258:	005a      	lsls	r2, r3, #1
 800a25a:	697b      	ldr	r3, [r7, #20]
 800a25c:	685b      	ldr	r3, [r3, #4]
 800a25e:	085b      	lsrs	r3, r3, #1
 800a260:	441a      	add	r2, r3
 800a262:	697b      	ldr	r3, [r7, #20]
 800a264:	685b      	ldr	r3, [r3, #4]
 800a266:	fbb2 f3f3 	udiv	r3, r2, r3
 800a26a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a26c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a26e:	2b0f      	cmp	r3, #15
 800a270:	d916      	bls.n	800a2a0 <UART_SetConfig+0x920>
 800a272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a274:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a278:	d212      	bcs.n	800a2a0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a27a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a27c:	b29b      	uxth	r3, r3
 800a27e:	f023 030f 	bic.w	r3, r3, #15
 800a282:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a284:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a286:	085b      	lsrs	r3, r3, #1
 800a288:	b29b      	uxth	r3, r3
 800a28a:	f003 0307 	and.w	r3, r3, #7
 800a28e:	b29a      	uxth	r2, r3
 800a290:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a292:	4313      	orrs	r3, r2
 800a294:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800a296:	697b      	ldr	r3, [r7, #20]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800a29c:	60da      	str	r2, [r3, #12]
 800a29e:	e0b9      	b.n	800a414 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800a2a0:	2301      	movs	r3, #1
 800a2a2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a2a6:	e0b5      	b.n	800a414 <UART_SetConfig+0xa94>
 800a2a8:	03d09000 	.word	0x03d09000
 800a2ac:	003d0900 	.word	0x003d0900
 800a2b0:	08010158 	.word	0x08010158
 800a2b4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800a2b8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a2bc:	2b20      	cmp	r3, #32
 800a2be:	dc49      	bgt.n	800a354 <UART_SetConfig+0x9d4>
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	db7c      	blt.n	800a3be <UART_SetConfig+0xa3e>
 800a2c4:	2b20      	cmp	r3, #32
 800a2c6:	d87a      	bhi.n	800a3be <UART_SetConfig+0xa3e>
 800a2c8:	a201      	add	r2, pc, #4	@ (adr r2, 800a2d0 <UART_SetConfig+0x950>)
 800a2ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2ce:	bf00      	nop
 800a2d0:	0800a35b 	.word	0x0800a35b
 800a2d4:	0800a363 	.word	0x0800a363
 800a2d8:	0800a3bf 	.word	0x0800a3bf
 800a2dc:	0800a3bf 	.word	0x0800a3bf
 800a2e0:	0800a36b 	.word	0x0800a36b
 800a2e4:	0800a3bf 	.word	0x0800a3bf
 800a2e8:	0800a3bf 	.word	0x0800a3bf
 800a2ec:	0800a3bf 	.word	0x0800a3bf
 800a2f0:	0800a37b 	.word	0x0800a37b
 800a2f4:	0800a3bf 	.word	0x0800a3bf
 800a2f8:	0800a3bf 	.word	0x0800a3bf
 800a2fc:	0800a3bf 	.word	0x0800a3bf
 800a300:	0800a3bf 	.word	0x0800a3bf
 800a304:	0800a3bf 	.word	0x0800a3bf
 800a308:	0800a3bf 	.word	0x0800a3bf
 800a30c:	0800a3bf 	.word	0x0800a3bf
 800a310:	0800a38b 	.word	0x0800a38b
 800a314:	0800a3bf 	.word	0x0800a3bf
 800a318:	0800a3bf 	.word	0x0800a3bf
 800a31c:	0800a3bf 	.word	0x0800a3bf
 800a320:	0800a3bf 	.word	0x0800a3bf
 800a324:	0800a3bf 	.word	0x0800a3bf
 800a328:	0800a3bf 	.word	0x0800a3bf
 800a32c:	0800a3bf 	.word	0x0800a3bf
 800a330:	0800a3bf 	.word	0x0800a3bf
 800a334:	0800a3bf 	.word	0x0800a3bf
 800a338:	0800a3bf 	.word	0x0800a3bf
 800a33c:	0800a3bf 	.word	0x0800a3bf
 800a340:	0800a3bf 	.word	0x0800a3bf
 800a344:	0800a3bf 	.word	0x0800a3bf
 800a348:	0800a3bf 	.word	0x0800a3bf
 800a34c:	0800a3bf 	.word	0x0800a3bf
 800a350:	0800a3b1 	.word	0x0800a3b1
 800a354:	2b40      	cmp	r3, #64	@ 0x40
 800a356:	d02e      	beq.n	800a3b6 <UART_SetConfig+0xa36>
 800a358:	e031      	b.n	800a3be <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a35a:	f7fc fcdb 	bl	8006d14 <HAL_RCC_GetPCLK1Freq>
 800a35e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a360:	e033      	b.n	800a3ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a362:	f7fc fced 	bl	8006d40 <HAL_RCC_GetPCLK2Freq>
 800a366:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a368:	e02f      	b.n	800a3ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a36a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a36e:	4618      	mov	r0, r3
 800a370:	f7fd ff5e 	bl	8008230 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a376:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a378:	e027      	b.n	800a3ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a37a:	f107 0318 	add.w	r3, r7, #24
 800a37e:	4618      	mov	r0, r3
 800a380:	f7fe f8aa 	bl	80084d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a384:	69fb      	ldr	r3, [r7, #28]
 800a386:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a388:	e01f      	b.n	800a3ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a38a:	4b2d      	ldr	r3, [pc, #180]	@ (800a440 <UART_SetConfig+0xac0>)
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	f003 0320 	and.w	r3, r3, #32
 800a392:	2b00      	cmp	r3, #0
 800a394:	d009      	beq.n	800a3aa <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a396:	4b2a      	ldr	r3, [pc, #168]	@ (800a440 <UART_SetConfig+0xac0>)
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	08db      	lsrs	r3, r3, #3
 800a39c:	f003 0303 	and.w	r3, r3, #3
 800a3a0:	4a28      	ldr	r2, [pc, #160]	@ (800a444 <UART_SetConfig+0xac4>)
 800a3a2:	fa22 f303 	lsr.w	r3, r2, r3
 800a3a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a3a8:	e00f      	b.n	800a3ca <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800a3aa:	4b26      	ldr	r3, [pc, #152]	@ (800a444 <UART_SetConfig+0xac4>)
 800a3ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3ae:	e00c      	b.n	800a3ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a3b0:	4b25      	ldr	r3, [pc, #148]	@ (800a448 <UART_SetConfig+0xac8>)
 800a3b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3b4:	e009      	b.n	800a3ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a3b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a3ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3bc:	e005      	b.n	800a3ca <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800a3be:	2300      	movs	r3, #0
 800a3c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a3c2:	2301      	movs	r3, #1
 800a3c4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a3c8:	bf00      	nop
    }

    if (pclk != 0U)
 800a3ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d021      	beq.n	800a414 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a3d0:	697b      	ldr	r3, [r7, #20]
 800a3d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3d4:	4a1d      	ldr	r2, [pc, #116]	@ (800a44c <UART_SetConfig+0xacc>)
 800a3d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a3da:	461a      	mov	r2, r3
 800a3dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3de:	fbb3 f2f2 	udiv	r2, r3, r2
 800a3e2:	697b      	ldr	r3, [r7, #20]
 800a3e4:	685b      	ldr	r3, [r3, #4]
 800a3e6:	085b      	lsrs	r3, r3, #1
 800a3e8:	441a      	add	r2, r3
 800a3ea:	697b      	ldr	r3, [r7, #20]
 800a3ec:	685b      	ldr	r3, [r3, #4]
 800a3ee:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3f2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a3f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3f6:	2b0f      	cmp	r3, #15
 800a3f8:	d909      	bls.n	800a40e <UART_SetConfig+0xa8e>
 800a3fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a400:	d205      	bcs.n	800a40e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a404:	b29a      	uxth	r2, r3
 800a406:	697b      	ldr	r3, [r7, #20]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	60da      	str	r2, [r3, #12]
 800a40c:	e002      	b.n	800a414 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800a40e:	2301      	movs	r3, #1
 800a410:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a414:	697b      	ldr	r3, [r7, #20]
 800a416:	2201      	movs	r2, #1
 800a418:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a41c:	697b      	ldr	r3, [r7, #20]
 800a41e:	2201      	movs	r2, #1
 800a420:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a424:	697b      	ldr	r3, [r7, #20]
 800a426:	2200      	movs	r2, #0
 800a428:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a42a:	697b      	ldr	r3, [r7, #20]
 800a42c:	2200      	movs	r2, #0
 800a42e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a430:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800a434:	4618      	mov	r0, r3
 800a436:	3748      	adds	r7, #72	@ 0x48
 800a438:	46bd      	mov	sp, r7
 800a43a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a43e:	bf00      	nop
 800a440:	58024400 	.word	0x58024400
 800a444:	03d09000 	.word	0x03d09000
 800a448:	003d0900 	.word	0x003d0900
 800a44c:	08010158 	.word	0x08010158

0800a450 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a450:	b480      	push	{r7}
 800a452:	b083      	sub	sp, #12
 800a454:	af00      	add	r7, sp, #0
 800a456:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a45c:	f003 0308 	and.w	r3, r3, #8
 800a460:	2b00      	cmp	r3, #0
 800a462:	d00a      	beq.n	800a47a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	685b      	ldr	r3, [r3, #4]
 800a46a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	430a      	orrs	r2, r1
 800a478:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a47e:	f003 0301 	and.w	r3, r3, #1
 800a482:	2b00      	cmp	r3, #0
 800a484:	d00a      	beq.n	800a49c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	685b      	ldr	r3, [r3, #4]
 800a48c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	430a      	orrs	r2, r1
 800a49a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4a0:	f003 0302 	and.w	r3, r3, #2
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d00a      	beq.n	800a4be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	685b      	ldr	r3, [r3, #4]
 800a4ae:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	430a      	orrs	r2, r1
 800a4bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4c2:	f003 0304 	and.w	r3, r3, #4
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d00a      	beq.n	800a4e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	685b      	ldr	r3, [r3, #4]
 800a4d0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	430a      	orrs	r2, r1
 800a4de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4e4:	f003 0310 	and.w	r3, r3, #16
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d00a      	beq.n	800a502 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	689b      	ldr	r3, [r3, #8]
 800a4f2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	430a      	orrs	r2, r1
 800a500:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a506:	f003 0320 	and.w	r3, r3, #32
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d00a      	beq.n	800a524 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	689b      	ldr	r3, [r3, #8]
 800a514:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	430a      	orrs	r2, r1
 800a522:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a528:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d01a      	beq.n	800a566 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	685b      	ldr	r3, [r3, #4]
 800a536:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	430a      	orrs	r2, r1
 800a544:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a54a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a54e:	d10a      	bne.n	800a566 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	685b      	ldr	r3, [r3, #4]
 800a556:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	430a      	orrs	r2, r1
 800a564:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a56a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d00a      	beq.n	800a588 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	685b      	ldr	r3, [r3, #4]
 800a578:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	430a      	orrs	r2, r1
 800a586:	605a      	str	r2, [r3, #4]
  }
}
 800a588:	bf00      	nop
 800a58a:	370c      	adds	r7, #12
 800a58c:	46bd      	mov	sp, r7
 800a58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a592:	4770      	bx	lr

0800a594 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a594:	b580      	push	{r7, lr}
 800a596:	b098      	sub	sp, #96	@ 0x60
 800a598:	af02      	add	r7, sp, #8
 800a59a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	2200      	movs	r2, #0
 800a5a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a5a4:	f7f7 f996 	bl	80018d4 <HAL_GetTick>
 800a5a8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	f003 0308 	and.w	r3, r3, #8
 800a5b4:	2b08      	cmp	r3, #8
 800a5b6:	d12f      	bne.n	800a618 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a5b8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a5bc:	9300      	str	r3, [sp, #0]
 800a5be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a5c0:	2200      	movs	r2, #0
 800a5c2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a5c6:	6878      	ldr	r0, [r7, #4]
 800a5c8:	f000 f88e 	bl	800a6e8 <UART_WaitOnFlagUntilTimeout>
 800a5cc:	4603      	mov	r3, r0
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d022      	beq.n	800a618 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5da:	e853 3f00 	ldrex	r3, [r3]
 800a5de:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a5e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a5e6:	653b      	str	r3, [r7, #80]	@ 0x50
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	461a      	mov	r2, r3
 800a5ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a5f0:	647b      	str	r3, [r7, #68]	@ 0x44
 800a5f2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a5f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a5f8:	e841 2300 	strex	r3, r2, [r1]
 800a5fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a5fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a600:	2b00      	cmp	r3, #0
 800a602:	d1e6      	bne.n	800a5d2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	2220      	movs	r2, #32
 800a608:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	2200      	movs	r2, #0
 800a610:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a614:	2303      	movs	r3, #3
 800a616:	e063      	b.n	800a6e0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	f003 0304 	and.w	r3, r3, #4
 800a622:	2b04      	cmp	r3, #4
 800a624:	d149      	bne.n	800a6ba <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a626:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a62a:	9300      	str	r3, [sp, #0]
 800a62c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a62e:	2200      	movs	r2, #0
 800a630:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a634:	6878      	ldr	r0, [r7, #4]
 800a636:	f000 f857 	bl	800a6e8 <UART_WaitOnFlagUntilTimeout>
 800a63a:	4603      	mov	r3, r0
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d03c      	beq.n	800a6ba <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a648:	e853 3f00 	ldrex	r3, [r3]
 800a64c:	623b      	str	r3, [r7, #32]
   return(result);
 800a64e:	6a3b      	ldr	r3, [r7, #32]
 800a650:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a654:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	461a      	mov	r2, r3
 800a65c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a65e:	633b      	str	r3, [r7, #48]	@ 0x30
 800a660:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a662:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a664:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a666:	e841 2300 	strex	r3, r2, [r1]
 800a66a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a66c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d1e6      	bne.n	800a640 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	3308      	adds	r3, #8
 800a678:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a67a:	693b      	ldr	r3, [r7, #16]
 800a67c:	e853 3f00 	ldrex	r3, [r3]
 800a680:	60fb      	str	r3, [r7, #12]
   return(result);
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	f023 0301 	bic.w	r3, r3, #1
 800a688:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	3308      	adds	r3, #8
 800a690:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a692:	61fa      	str	r2, [r7, #28]
 800a694:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a696:	69b9      	ldr	r1, [r7, #24]
 800a698:	69fa      	ldr	r2, [r7, #28]
 800a69a:	e841 2300 	strex	r3, r2, [r1]
 800a69e:	617b      	str	r3, [r7, #20]
   return(result);
 800a6a0:	697b      	ldr	r3, [r7, #20]
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d1e5      	bne.n	800a672 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	2220      	movs	r2, #32
 800a6aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	2200      	movs	r2, #0
 800a6b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a6b6:	2303      	movs	r3, #3
 800a6b8:	e012      	b.n	800a6e0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	2220      	movs	r2, #32
 800a6be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	2220      	movs	r2, #32
 800a6c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	2200      	movs	r2, #0
 800a6ce:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	2200      	movs	r2, #0
 800a6da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a6de:	2300      	movs	r3, #0
}
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	3758      	adds	r7, #88	@ 0x58
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	bd80      	pop	{r7, pc}

0800a6e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b084      	sub	sp, #16
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	60f8      	str	r0, [r7, #12]
 800a6f0:	60b9      	str	r1, [r7, #8]
 800a6f2:	603b      	str	r3, [r7, #0]
 800a6f4:	4613      	mov	r3, r2
 800a6f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a6f8:	e04f      	b.n	800a79a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a6fa:	69bb      	ldr	r3, [r7, #24]
 800a6fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a700:	d04b      	beq.n	800a79a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a702:	f7f7 f8e7 	bl	80018d4 <HAL_GetTick>
 800a706:	4602      	mov	r2, r0
 800a708:	683b      	ldr	r3, [r7, #0]
 800a70a:	1ad3      	subs	r3, r2, r3
 800a70c:	69ba      	ldr	r2, [r7, #24]
 800a70e:	429a      	cmp	r2, r3
 800a710:	d302      	bcc.n	800a718 <UART_WaitOnFlagUntilTimeout+0x30>
 800a712:	69bb      	ldr	r3, [r7, #24]
 800a714:	2b00      	cmp	r3, #0
 800a716:	d101      	bne.n	800a71c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a718:	2303      	movs	r3, #3
 800a71a:	e04e      	b.n	800a7ba <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	f003 0304 	and.w	r3, r3, #4
 800a726:	2b00      	cmp	r3, #0
 800a728:	d037      	beq.n	800a79a <UART_WaitOnFlagUntilTimeout+0xb2>
 800a72a:	68bb      	ldr	r3, [r7, #8]
 800a72c:	2b80      	cmp	r3, #128	@ 0x80
 800a72e:	d034      	beq.n	800a79a <UART_WaitOnFlagUntilTimeout+0xb2>
 800a730:	68bb      	ldr	r3, [r7, #8]
 800a732:	2b40      	cmp	r3, #64	@ 0x40
 800a734:	d031      	beq.n	800a79a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	69db      	ldr	r3, [r3, #28]
 800a73c:	f003 0308 	and.w	r3, r3, #8
 800a740:	2b08      	cmp	r3, #8
 800a742:	d110      	bne.n	800a766 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	2208      	movs	r2, #8
 800a74a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a74c:	68f8      	ldr	r0, [r7, #12]
 800a74e:	f000 f839 	bl	800a7c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	2208      	movs	r2, #8
 800a756:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	2200      	movs	r2, #0
 800a75e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a762:	2301      	movs	r3, #1
 800a764:	e029      	b.n	800a7ba <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	69db      	ldr	r3, [r3, #28]
 800a76c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a770:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a774:	d111      	bne.n	800a79a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a77e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a780:	68f8      	ldr	r0, [r7, #12]
 800a782:	f000 f81f 	bl	800a7c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	2220      	movs	r2, #32
 800a78a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	2200      	movs	r2, #0
 800a792:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a796:	2303      	movs	r3, #3
 800a798:	e00f      	b.n	800a7ba <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	69da      	ldr	r2, [r3, #28]
 800a7a0:	68bb      	ldr	r3, [r7, #8]
 800a7a2:	4013      	ands	r3, r2
 800a7a4:	68ba      	ldr	r2, [r7, #8]
 800a7a6:	429a      	cmp	r2, r3
 800a7a8:	bf0c      	ite	eq
 800a7aa:	2301      	moveq	r3, #1
 800a7ac:	2300      	movne	r3, #0
 800a7ae:	b2db      	uxtb	r3, r3
 800a7b0:	461a      	mov	r2, r3
 800a7b2:	79fb      	ldrb	r3, [r7, #7]
 800a7b4:	429a      	cmp	r2, r3
 800a7b6:	d0a0      	beq.n	800a6fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a7b8:	2300      	movs	r3, #0
}
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	3710      	adds	r7, #16
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	bd80      	pop	{r7, pc}
	...

0800a7c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a7c4:	b480      	push	{r7}
 800a7c6:	b095      	sub	sp, #84	@ 0x54
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7d4:	e853 3f00 	ldrex	r3, [r3]
 800a7d8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a7da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a7e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	461a      	mov	r2, r3
 800a7e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a7ea:	643b      	str	r3, [r7, #64]	@ 0x40
 800a7ec:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7ee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a7f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a7f2:	e841 2300 	strex	r3, r2, [r1]
 800a7f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a7f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d1e6      	bne.n	800a7cc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	3308      	adds	r3, #8
 800a804:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a806:	6a3b      	ldr	r3, [r7, #32]
 800a808:	e853 3f00 	ldrex	r3, [r3]
 800a80c:	61fb      	str	r3, [r7, #28]
   return(result);
 800a80e:	69fa      	ldr	r2, [r7, #28]
 800a810:	4b1e      	ldr	r3, [pc, #120]	@ (800a88c <UART_EndRxTransfer+0xc8>)
 800a812:	4013      	ands	r3, r2
 800a814:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	3308      	adds	r3, #8
 800a81c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a81e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a820:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a822:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a824:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a826:	e841 2300 	strex	r3, r2, [r1]
 800a82a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a82c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d1e5      	bne.n	800a7fe <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a836:	2b01      	cmp	r3, #1
 800a838:	d118      	bne.n	800a86c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	e853 3f00 	ldrex	r3, [r3]
 800a846:	60bb      	str	r3, [r7, #8]
   return(result);
 800a848:	68bb      	ldr	r3, [r7, #8]
 800a84a:	f023 0310 	bic.w	r3, r3, #16
 800a84e:	647b      	str	r3, [r7, #68]	@ 0x44
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	461a      	mov	r2, r3
 800a856:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a858:	61bb      	str	r3, [r7, #24]
 800a85a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a85c:	6979      	ldr	r1, [r7, #20]
 800a85e:	69ba      	ldr	r2, [r7, #24]
 800a860:	e841 2300 	strex	r3, r2, [r1]
 800a864:	613b      	str	r3, [r7, #16]
   return(result);
 800a866:	693b      	ldr	r3, [r7, #16]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d1e6      	bne.n	800a83a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	2220      	movs	r2, #32
 800a870:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	2200      	movs	r2, #0
 800a878:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	2200      	movs	r2, #0
 800a87e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a880:	bf00      	nop
 800a882:	3754      	adds	r7, #84	@ 0x54
 800a884:	46bd      	mov	sp, r7
 800a886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88a:	4770      	bx	lr
 800a88c:	effffffe 	.word	0xeffffffe

0800a890 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a890:	b580      	push	{r7, lr}
 800a892:	b084      	sub	sp, #16
 800a894:	af00      	add	r7, sp, #0
 800a896:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a89c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	2200      	movs	r2, #0
 800a8a2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a8a6:	68f8      	ldr	r0, [r7, #12]
 800a8a8:	f7ff f854 	bl	8009954 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a8ac:	bf00      	nop
 800a8ae:	3710      	adds	r7, #16
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	bd80      	pop	{r7, pc}

0800a8b4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b088      	sub	sp, #32
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	e853 3f00 	ldrex	r3, [r3]
 800a8c8:	60bb      	str	r3, [r7, #8]
   return(result);
 800a8ca:	68bb      	ldr	r3, [r7, #8]
 800a8cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a8d0:	61fb      	str	r3, [r7, #28]
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	461a      	mov	r2, r3
 800a8d8:	69fb      	ldr	r3, [r7, #28]
 800a8da:	61bb      	str	r3, [r7, #24]
 800a8dc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8de:	6979      	ldr	r1, [r7, #20]
 800a8e0:	69ba      	ldr	r2, [r7, #24]
 800a8e2:	e841 2300 	strex	r3, r2, [r1]
 800a8e6:	613b      	str	r3, [r7, #16]
   return(result);
 800a8e8:	693b      	ldr	r3, [r7, #16]
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d1e6      	bne.n	800a8bc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	2220      	movs	r2, #32
 800a8f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a8fc:	6878      	ldr	r0, [r7, #4]
 800a8fe:	f7ff f81f 	bl	8009940 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a902:	bf00      	nop
 800a904:	3720      	adds	r7, #32
 800a906:	46bd      	mov	sp, r7
 800a908:	bd80      	pop	{r7, pc}

0800a90a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a90a:	b480      	push	{r7}
 800a90c:	b083      	sub	sp, #12
 800a90e:	af00      	add	r7, sp, #0
 800a910:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a912:	bf00      	nop
 800a914:	370c      	adds	r7, #12
 800a916:	46bd      	mov	sp, r7
 800a918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91c:	4770      	bx	lr

0800a91e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a91e:	b480      	push	{r7}
 800a920:	b083      	sub	sp, #12
 800a922:	af00      	add	r7, sp, #0
 800a924:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a926:	bf00      	nop
 800a928:	370c      	adds	r7, #12
 800a92a:	46bd      	mov	sp, r7
 800a92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a930:	4770      	bx	lr

0800a932 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a932:	b480      	push	{r7}
 800a934:	b083      	sub	sp, #12
 800a936:	af00      	add	r7, sp, #0
 800a938:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a93a:	bf00      	nop
 800a93c:	370c      	adds	r7, #12
 800a93e:	46bd      	mov	sp, r7
 800a940:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a944:	4770      	bx	lr

0800a946 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a946:	b480      	push	{r7}
 800a948:	b085      	sub	sp, #20
 800a94a:	af00      	add	r7, sp, #0
 800a94c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a954:	2b01      	cmp	r3, #1
 800a956:	d101      	bne.n	800a95c <HAL_UARTEx_DisableFifoMode+0x16>
 800a958:	2302      	movs	r3, #2
 800a95a:	e027      	b.n	800a9ac <HAL_UARTEx_DisableFifoMode+0x66>
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	2201      	movs	r2, #1
 800a960:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2224      	movs	r2, #36	@ 0x24
 800a968:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	681a      	ldr	r2, [r3, #0]
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	f022 0201 	bic.w	r2, r2, #1
 800a982:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a98a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	2200      	movs	r2, #0
 800a990:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	68fa      	ldr	r2, [r7, #12]
 800a998:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	2220      	movs	r2, #32
 800a99e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a9aa:	2300      	movs	r3, #0
}
 800a9ac:	4618      	mov	r0, r3
 800a9ae:	3714      	adds	r7, #20
 800a9b0:	46bd      	mov	sp, r7
 800a9b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b6:	4770      	bx	lr

0800a9b8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a9b8:	b580      	push	{r7, lr}
 800a9ba:	b084      	sub	sp, #16
 800a9bc:	af00      	add	r7, sp, #0
 800a9be:	6078      	str	r0, [r7, #4]
 800a9c0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a9c8:	2b01      	cmp	r3, #1
 800a9ca:	d101      	bne.n	800a9d0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a9cc:	2302      	movs	r3, #2
 800a9ce:	e02d      	b.n	800aa2c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	2201      	movs	r2, #1
 800a9d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	2224      	movs	r2, #36	@ 0x24
 800a9dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	681a      	ldr	r2, [r3, #0]
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	f022 0201 	bic.w	r2, r2, #1
 800a9f6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	689b      	ldr	r3, [r3, #8]
 800a9fe:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	683a      	ldr	r2, [r7, #0]
 800aa08:	430a      	orrs	r2, r1
 800aa0a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800aa0c:	6878      	ldr	r0, [r7, #4]
 800aa0e:	f000 f84f 	bl	800aab0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	68fa      	ldr	r2, [r7, #12]
 800aa18:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	2220      	movs	r2, #32
 800aa1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	2200      	movs	r2, #0
 800aa26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800aa2a:	2300      	movs	r3, #0
}
 800aa2c:	4618      	mov	r0, r3
 800aa2e:	3710      	adds	r7, #16
 800aa30:	46bd      	mov	sp, r7
 800aa32:	bd80      	pop	{r7, pc}

0800aa34 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800aa34:	b580      	push	{r7, lr}
 800aa36:	b084      	sub	sp, #16
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	6078      	str	r0, [r7, #4]
 800aa3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800aa44:	2b01      	cmp	r3, #1
 800aa46:	d101      	bne.n	800aa4c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800aa48:	2302      	movs	r3, #2
 800aa4a:	e02d      	b.n	800aaa8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	2201      	movs	r2, #1
 800aa50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	2224      	movs	r2, #36	@ 0x24
 800aa58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	681a      	ldr	r2, [r3, #0]
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	f022 0201 	bic.w	r2, r2, #1
 800aa72:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	689b      	ldr	r3, [r3, #8]
 800aa7a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	683a      	ldr	r2, [r7, #0]
 800aa84:	430a      	orrs	r2, r1
 800aa86:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800aa88:	6878      	ldr	r0, [r7, #4]
 800aa8a:	f000 f811 	bl	800aab0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	68fa      	ldr	r2, [r7, #12]
 800aa94:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	2220      	movs	r2, #32
 800aa9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800aaa6:	2300      	movs	r3, #0
}
 800aaa8:	4618      	mov	r0, r3
 800aaaa:	3710      	adds	r7, #16
 800aaac:	46bd      	mov	sp, r7
 800aaae:	bd80      	pop	{r7, pc}

0800aab0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800aab0:	b480      	push	{r7}
 800aab2:	b085      	sub	sp, #20
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d108      	bne.n	800aad2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	2201      	movs	r2, #1
 800aac4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2201      	movs	r2, #1
 800aacc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800aad0:	e031      	b.n	800ab36 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800aad2:	2310      	movs	r3, #16
 800aad4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800aad6:	2310      	movs	r3, #16
 800aad8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	689b      	ldr	r3, [r3, #8]
 800aae0:	0e5b      	lsrs	r3, r3, #25
 800aae2:	b2db      	uxtb	r3, r3
 800aae4:	f003 0307 	and.w	r3, r3, #7
 800aae8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	689b      	ldr	r3, [r3, #8]
 800aaf0:	0f5b      	lsrs	r3, r3, #29
 800aaf2:	b2db      	uxtb	r3, r3
 800aaf4:	f003 0307 	and.w	r3, r3, #7
 800aaf8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aafa:	7bbb      	ldrb	r3, [r7, #14]
 800aafc:	7b3a      	ldrb	r2, [r7, #12]
 800aafe:	4911      	ldr	r1, [pc, #68]	@ (800ab44 <UARTEx_SetNbDataToProcess+0x94>)
 800ab00:	5c8a      	ldrb	r2, [r1, r2]
 800ab02:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ab06:	7b3a      	ldrb	r2, [r7, #12]
 800ab08:	490f      	ldr	r1, [pc, #60]	@ (800ab48 <UARTEx_SetNbDataToProcess+0x98>)
 800ab0a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ab0c:	fb93 f3f2 	sdiv	r3, r3, r2
 800ab10:	b29a      	uxth	r2, r3
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ab18:	7bfb      	ldrb	r3, [r7, #15]
 800ab1a:	7b7a      	ldrb	r2, [r7, #13]
 800ab1c:	4909      	ldr	r1, [pc, #36]	@ (800ab44 <UARTEx_SetNbDataToProcess+0x94>)
 800ab1e:	5c8a      	ldrb	r2, [r1, r2]
 800ab20:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ab24:	7b7a      	ldrb	r2, [r7, #13]
 800ab26:	4908      	ldr	r1, [pc, #32]	@ (800ab48 <UARTEx_SetNbDataToProcess+0x98>)
 800ab28:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ab2a:	fb93 f3f2 	sdiv	r3, r3, r2
 800ab2e:	b29a      	uxth	r2, r3
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ab36:	bf00      	nop
 800ab38:	3714      	adds	r7, #20
 800ab3a:	46bd      	mov	sp, r7
 800ab3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab40:	4770      	bx	lr
 800ab42:	bf00      	nop
 800ab44:	08010170 	.word	0x08010170
 800ab48:	08010178 	.word	0x08010178

0800ab4c <__NVIC_SetPriority>:
{
 800ab4c:	b480      	push	{r7}
 800ab4e:	b083      	sub	sp, #12
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	4603      	mov	r3, r0
 800ab54:	6039      	str	r1, [r7, #0]
 800ab56:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800ab58:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	db0a      	blt.n	800ab76 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ab60:	683b      	ldr	r3, [r7, #0]
 800ab62:	b2da      	uxtb	r2, r3
 800ab64:	490c      	ldr	r1, [pc, #48]	@ (800ab98 <__NVIC_SetPriority+0x4c>)
 800ab66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ab6a:	0112      	lsls	r2, r2, #4
 800ab6c:	b2d2      	uxtb	r2, r2
 800ab6e:	440b      	add	r3, r1
 800ab70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800ab74:	e00a      	b.n	800ab8c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ab76:	683b      	ldr	r3, [r7, #0]
 800ab78:	b2da      	uxtb	r2, r3
 800ab7a:	4908      	ldr	r1, [pc, #32]	@ (800ab9c <__NVIC_SetPriority+0x50>)
 800ab7c:	88fb      	ldrh	r3, [r7, #6]
 800ab7e:	f003 030f 	and.w	r3, r3, #15
 800ab82:	3b04      	subs	r3, #4
 800ab84:	0112      	lsls	r2, r2, #4
 800ab86:	b2d2      	uxtb	r2, r2
 800ab88:	440b      	add	r3, r1
 800ab8a:	761a      	strb	r2, [r3, #24]
}
 800ab8c:	bf00      	nop
 800ab8e:	370c      	adds	r7, #12
 800ab90:	46bd      	mov	sp, r7
 800ab92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab96:	4770      	bx	lr
 800ab98:	e000e100 	.word	0xe000e100
 800ab9c:	e000ed00 	.word	0xe000ed00

0800aba0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800aba0:	b580      	push	{r7, lr}
 800aba2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800aba4:	4b05      	ldr	r3, [pc, #20]	@ (800abbc <SysTick_Handler+0x1c>)
 800aba6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800aba8:	f001 fd6e 	bl	800c688 <xTaskGetSchedulerState>
 800abac:	4603      	mov	r3, r0
 800abae:	2b01      	cmp	r3, #1
 800abb0:	d001      	beq.n	800abb6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800abb2:	f002 fb69 	bl	800d288 <xPortSysTickHandler>
  }
}
 800abb6:	bf00      	nop
 800abb8:	bd80      	pop	{r7, pc}
 800abba:	bf00      	nop
 800abbc:	e000e010 	.word	0xe000e010

0800abc0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800abc0:	b580      	push	{r7, lr}
 800abc2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800abc4:	2100      	movs	r1, #0
 800abc6:	f06f 0004 	mvn.w	r0, #4
 800abca:	f7ff ffbf 	bl	800ab4c <__NVIC_SetPriority>
#endif
}
 800abce:	bf00      	nop
 800abd0:	bd80      	pop	{r7, pc}
	...

0800abd4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800abd4:	b480      	push	{r7}
 800abd6:	b083      	sub	sp, #12
 800abd8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800abda:	f3ef 8305 	mrs	r3, IPSR
 800abde:	603b      	str	r3, [r7, #0]
  return(result);
 800abe0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d003      	beq.n	800abee <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800abe6:	f06f 0305 	mvn.w	r3, #5
 800abea:	607b      	str	r3, [r7, #4]
 800abec:	e00c      	b.n	800ac08 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800abee:	4b0a      	ldr	r3, [pc, #40]	@ (800ac18 <osKernelInitialize+0x44>)
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d105      	bne.n	800ac02 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800abf6:	4b08      	ldr	r3, [pc, #32]	@ (800ac18 <osKernelInitialize+0x44>)
 800abf8:	2201      	movs	r2, #1
 800abfa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800abfc:	2300      	movs	r3, #0
 800abfe:	607b      	str	r3, [r7, #4]
 800ac00:	e002      	b.n	800ac08 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800ac02:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ac06:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ac08:	687b      	ldr	r3, [r7, #4]
}
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	370c      	adds	r7, #12
 800ac0e:	46bd      	mov	sp, r7
 800ac10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac14:	4770      	bx	lr
 800ac16:	bf00      	nop
 800ac18:	24000468 	.word	0x24000468

0800ac1c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	b082      	sub	sp, #8
 800ac20:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ac22:	f3ef 8305 	mrs	r3, IPSR
 800ac26:	603b      	str	r3, [r7, #0]
  return(result);
 800ac28:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d003      	beq.n	800ac36 <osKernelStart+0x1a>
    stat = osErrorISR;
 800ac2e:	f06f 0305 	mvn.w	r3, #5
 800ac32:	607b      	str	r3, [r7, #4]
 800ac34:	e010      	b.n	800ac58 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ac36:	4b0b      	ldr	r3, [pc, #44]	@ (800ac64 <osKernelStart+0x48>)
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	2b01      	cmp	r3, #1
 800ac3c:	d109      	bne.n	800ac52 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800ac3e:	f7ff ffbf 	bl	800abc0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ac42:	4b08      	ldr	r3, [pc, #32]	@ (800ac64 <osKernelStart+0x48>)
 800ac44:	2202      	movs	r2, #2
 800ac46:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ac48:	f001 f892 	bl	800bd70 <vTaskStartScheduler>
      stat = osOK;
 800ac4c:	2300      	movs	r3, #0
 800ac4e:	607b      	str	r3, [r7, #4]
 800ac50:	e002      	b.n	800ac58 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800ac52:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ac56:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ac58:	687b      	ldr	r3, [r7, #4]
}
 800ac5a:	4618      	mov	r0, r3
 800ac5c:	3708      	adds	r7, #8
 800ac5e:	46bd      	mov	sp, r7
 800ac60:	bd80      	pop	{r7, pc}
 800ac62:	bf00      	nop
 800ac64:	24000468 	.word	0x24000468

0800ac68 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	b08e      	sub	sp, #56	@ 0x38
 800ac6c:	af04      	add	r7, sp, #16
 800ac6e:	60f8      	str	r0, [r7, #12]
 800ac70:	60b9      	str	r1, [r7, #8]
 800ac72:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800ac74:	2300      	movs	r3, #0
 800ac76:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ac78:	f3ef 8305 	mrs	r3, IPSR
 800ac7c:	617b      	str	r3, [r7, #20]
  return(result);
 800ac7e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d17e      	bne.n	800ad82 <osThreadNew+0x11a>
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d07b      	beq.n	800ad82 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800ac8a:	2380      	movs	r3, #128	@ 0x80
 800ac8c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800ac8e:	2318      	movs	r3, #24
 800ac90:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800ac92:	2300      	movs	r3, #0
 800ac94:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800ac96:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ac9a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d045      	beq.n	800ad2e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d002      	beq.n	800acb0 <osThreadNew+0x48>
        name = attr->name;
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	699b      	ldr	r3, [r3, #24]
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d002      	beq.n	800acbe <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	699b      	ldr	r3, [r3, #24]
 800acbc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800acbe:	69fb      	ldr	r3, [r7, #28]
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d008      	beq.n	800acd6 <osThreadNew+0x6e>
 800acc4:	69fb      	ldr	r3, [r7, #28]
 800acc6:	2b38      	cmp	r3, #56	@ 0x38
 800acc8:	d805      	bhi.n	800acd6 <osThreadNew+0x6e>
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	685b      	ldr	r3, [r3, #4]
 800acce:	f003 0301 	and.w	r3, r3, #1
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d001      	beq.n	800acda <osThreadNew+0x72>
        return (NULL);
 800acd6:	2300      	movs	r3, #0
 800acd8:	e054      	b.n	800ad84 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	695b      	ldr	r3, [r3, #20]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d003      	beq.n	800acea <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	695b      	ldr	r3, [r3, #20]
 800ace6:	089b      	lsrs	r3, r3, #2
 800ace8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	689b      	ldr	r3, [r3, #8]
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d00e      	beq.n	800ad10 <osThreadNew+0xa8>
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	68db      	ldr	r3, [r3, #12]
 800acf6:	2ba7      	cmp	r3, #167	@ 0xa7
 800acf8:	d90a      	bls.n	800ad10 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d006      	beq.n	800ad10 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	695b      	ldr	r3, [r3, #20]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d002      	beq.n	800ad10 <osThreadNew+0xa8>
        mem = 1;
 800ad0a:	2301      	movs	r3, #1
 800ad0c:	61bb      	str	r3, [r7, #24]
 800ad0e:	e010      	b.n	800ad32 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	689b      	ldr	r3, [r3, #8]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d10c      	bne.n	800ad32 <osThreadNew+0xca>
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	68db      	ldr	r3, [r3, #12]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d108      	bne.n	800ad32 <osThreadNew+0xca>
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	691b      	ldr	r3, [r3, #16]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d104      	bne.n	800ad32 <osThreadNew+0xca>
          mem = 0;
 800ad28:	2300      	movs	r3, #0
 800ad2a:	61bb      	str	r3, [r7, #24]
 800ad2c:	e001      	b.n	800ad32 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800ad2e:	2300      	movs	r3, #0
 800ad30:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ad32:	69bb      	ldr	r3, [r7, #24]
 800ad34:	2b01      	cmp	r3, #1
 800ad36:	d110      	bne.n	800ad5a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800ad3c:	687a      	ldr	r2, [r7, #4]
 800ad3e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ad40:	9202      	str	r2, [sp, #8]
 800ad42:	9301      	str	r3, [sp, #4]
 800ad44:	69fb      	ldr	r3, [r7, #28]
 800ad46:	9300      	str	r3, [sp, #0]
 800ad48:	68bb      	ldr	r3, [r7, #8]
 800ad4a:	6a3a      	ldr	r2, [r7, #32]
 800ad4c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ad4e:	68f8      	ldr	r0, [r7, #12]
 800ad50:	f000 fe1a 	bl	800b988 <xTaskCreateStatic>
 800ad54:	4603      	mov	r3, r0
 800ad56:	613b      	str	r3, [r7, #16]
 800ad58:	e013      	b.n	800ad82 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800ad5a:	69bb      	ldr	r3, [r7, #24]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d110      	bne.n	800ad82 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ad60:	6a3b      	ldr	r3, [r7, #32]
 800ad62:	b29a      	uxth	r2, r3
 800ad64:	f107 0310 	add.w	r3, r7, #16
 800ad68:	9301      	str	r3, [sp, #4]
 800ad6a:	69fb      	ldr	r3, [r7, #28]
 800ad6c:	9300      	str	r3, [sp, #0]
 800ad6e:	68bb      	ldr	r3, [r7, #8]
 800ad70:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ad72:	68f8      	ldr	r0, [r7, #12]
 800ad74:	f000 fe68 	bl	800ba48 <xTaskCreate>
 800ad78:	4603      	mov	r3, r0
 800ad7a:	2b01      	cmp	r3, #1
 800ad7c:	d001      	beq.n	800ad82 <osThreadNew+0x11a>
            hTask = NULL;
 800ad7e:	2300      	movs	r3, #0
 800ad80:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ad82:	693b      	ldr	r3, [r7, #16]
}
 800ad84:	4618      	mov	r0, r3
 800ad86:	3728      	adds	r7, #40	@ 0x28
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	bd80      	pop	{r7, pc}

0800ad8c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ad8c:	b580      	push	{r7, lr}
 800ad8e:	b084      	sub	sp, #16
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ad94:	f3ef 8305 	mrs	r3, IPSR
 800ad98:	60bb      	str	r3, [r7, #8]
  return(result);
 800ad9a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d003      	beq.n	800ada8 <osDelay+0x1c>
    stat = osErrorISR;
 800ada0:	f06f 0305 	mvn.w	r3, #5
 800ada4:	60fb      	str	r3, [r7, #12]
 800ada6:	e007      	b.n	800adb8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800ada8:	2300      	movs	r3, #0
 800adaa:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d002      	beq.n	800adb8 <osDelay+0x2c>
      vTaskDelay(ticks);
 800adb2:	6878      	ldr	r0, [r7, #4]
 800adb4:	f000 ffa6 	bl	800bd04 <vTaskDelay>
    }
  }

  return (stat);
 800adb8:	68fb      	ldr	r3, [r7, #12]
}
 800adba:	4618      	mov	r0, r3
 800adbc:	3710      	adds	r7, #16
 800adbe:	46bd      	mov	sp, r7
 800adc0:	bd80      	pop	{r7, pc}
	...

0800adc4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800adc4:	b480      	push	{r7}
 800adc6:	b085      	sub	sp, #20
 800adc8:	af00      	add	r7, sp, #0
 800adca:	60f8      	str	r0, [r7, #12]
 800adcc:	60b9      	str	r1, [r7, #8]
 800adce:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	4a07      	ldr	r2, [pc, #28]	@ (800adf0 <vApplicationGetIdleTaskMemory+0x2c>)
 800add4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800add6:	68bb      	ldr	r3, [r7, #8]
 800add8:	4a06      	ldr	r2, [pc, #24]	@ (800adf4 <vApplicationGetIdleTaskMemory+0x30>)
 800adda:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	2280      	movs	r2, #128	@ 0x80
 800ade0:	601a      	str	r2, [r3, #0]
}
 800ade2:	bf00      	nop
 800ade4:	3714      	adds	r7, #20
 800ade6:	46bd      	mov	sp, r7
 800ade8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adec:	4770      	bx	lr
 800adee:	bf00      	nop
 800adf0:	2400046c 	.word	0x2400046c
 800adf4:	24000514 	.word	0x24000514

0800adf8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800adf8:	b480      	push	{r7}
 800adfa:	b085      	sub	sp, #20
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	60f8      	str	r0, [r7, #12]
 800ae00:	60b9      	str	r1, [r7, #8]
 800ae02:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	4a07      	ldr	r2, [pc, #28]	@ (800ae24 <vApplicationGetTimerTaskMemory+0x2c>)
 800ae08:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800ae0a:	68bb      	ldr	r3, [r7, #8]
 800ae0c:	4a06      	ldr	r2, [pc, #24]	@ (800ae28 <vApplicationGetTimerTaskMemory+0x30>)
 800ae0e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ae16:	601a      	str	r2, [r3, #0]
}
 800ae18:	bf00      	nop
 800ae1a:	3714      	adds	r7, #20
 800ae1c:	46bd      	mov	sp, r7
 800ae1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae22:	4770      	bx	lr
 800ae24:	24000714 	.word	0x24000714
 800ae28:	240007bc 	.word	0x240007bc

0800ae2c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ae2c:	b480      	push	{r7}
 800ae2e:	b083      	sub	sp, #12
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	f103 0208 	add.w	r2, r3, #8
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ae44:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	f103 0208 	add.w	r2, r3, #8
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	f103 0208 	add.w	r2, r3, #8
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ae60:	bf00      	nop
 800ae62:	370c      	adds	r7, #12
 800ae64:	46bd      	mov	sp, r7
 800ae66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae6a:	4770      	bx	lr

0800ae6c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ae6c:	b480      	push	{r7}
 800ae6e:	b083      	sub	sp, #12
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	2200      	movs	r2, #0
 800ae78:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ae7a:	bf00      	nop
 800ae7c:	370c      	adds	r7, #12
 800ae7e:	46bd      	mov	sp, r7
 800ae80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae84:	4770      	bx	lr

0800ae86 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ae86:	b480      	push	{r7}
 800ae88:	b085      	sub	sp, #20
 800ae8a:	af00      	add	r7, sp, #0
 800ae8c:	6078      	str	r0, [r7, #4]
 800ae8e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	685b      	ldr	r3, [r3, #4]
 800ae94:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ae96:	683b      	ldr	r3, [r7, #0]
 800ae98:	68fa      	ldr	r2, [r7, #12]
 800ae9a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	689a      	ldr	r2, [r3, #8]
 800aea0:	683b      	ldr	r3, [r7, #0]
 800aea2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	689b      	ldr	r3, [r3, #8]
 800aea8:	683a      	ldr	r2, [r7, #0]
 800aeaa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	683a      	ldr	r2, [r7, #0]
 800aeb0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800aeb2:	683b      	ldr	r3, [r7, #0]
 800aeb4:	687a      	ldr	r2, [r7, #4]
 800aeb6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	1c5a      	adds	r2, r3, #1
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	601a      	str	r2, [r3, #0]
}
 800aec2:	bf00      	nop
 800aec4:	3714      	adds	r7, #20
 800aec6:	46bd      	mov	sp, r7
 800aec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aecc:	4770      	bx	lr

0800aece <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800aece:	b480      	push	{r7}
 800aed0:	b085      	sub	sp, #20
 800aed2:	af00      	add	r7, sp, #0
 800aed4:	6078      	str	r0, [r7, #4]
 800aed6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800aed8:	683b      	ldr	r3, [r7, #0]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800aede:	68bb      	ldr	r3, [r7, #8]
 800aee0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800aee4:	d103      	bne.n	800aeee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	691b      	ldr	r3, [r3, #16]
 800aeea:	60fb      	str	r3, [r7, #12]
 800aeec:	e00c      	b.n	800af08 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	3308      	adds	r3, #8
 800aef2:	60fb      	str	r3, [r7, #12]
 800aef4:	e002      	b.n	800aefc <vListInsert+0x2e>
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	685b      	ldr	r3, [r3, #4]
 800aefa:	60fb      	str	r3, [r7, #12]
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	685b      	ldr	r3, [r3, #4]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	68ba      	ldr	r2, [r7, #8]
 800af04:	429a      	cmp	r2, r3
 800af06:	d2f6      	bcs.n	800aef6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	685a      	ldr	r2, [r3, #4]
 800af0c:	683b      	ldr	r3, [r7, #0]
 800af0e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800af10:	683b      	ldr	r3, [r7, #0]
 800af12:	685b      	ldr	r3, [r3, #4]
 800af14:	683a      	ldr	r2, [r7, #0]
 800af16:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800af18:	683b      	ldr	r3, [r7, #0]
 800af1a:	68fa      	ldr	r2, [r7, #12]
 800af1c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	683a      	ldr	r2, [r7, #0]
 800af22:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800af24:	683b      	ldr	r3, [r7, #0]
 800af26:	687a      	ldr	r2, [r7, #4]
 800af28:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	1c5a      	adds	r2, r3, #1
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	601a      	str	r2, [r3, #0]
}
 800af34:	bf00      	nop
 800af36:	3714      	adds	r7, #20
 800af38:	46bd      	mov	sp, r7
 800af3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af3e:	4770      	bx	lr

0800af40 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800af40:	b480      	push	{r7}
 800af42:	b085      	sub	sp, #20
 800af44:	af00      	add	r7, sp, #0
 800af46:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	691b      	ldr	r3, [r3, #16]
 800af4c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	685b      	ldr	r3, [r3, #4]
 800af52:	687a      	ldr	r2, [r7, #4]
 800af54:	6892      	ldr	r2, [r2, #8]
 800af56:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	689b      	ldr	r3, [r3, #8]
 800af5c:	687a      	ldr	r2, [r7, #4]
 800af5e:	6852      	ldr	r2, [r2, #4]
 800af60:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	685b      	ldr	r3, [r3, #4]
 800af66:	687a      	ldr	r2, [r7, #4]
 800af68:	429a      	cmp	r2, r3
 800af6a:	d103      	bne.n	800af74 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	689a      	ldr	r2, [r3, #8]
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	2200      	movs	r2, #0
 800af78:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	1e5a      	subs	r2, r3, #1
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	681b      	ldr	r3, [r3, #0]
}
 800af88:	4618      	mov	r0, r3
 800af8a:	3714      	adds	r7, #20
 800af8c:	46bd      	mov	sp, r7
 800af8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af92:	4770      	bx	lr

0800af94 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800af94:	b580      	push	{r7, lr}
 800af96:	b084      	sub	sp, #16
 800af98:	af00      	add	r7, sp, #0
 800af9a:	6078      	str	r0, [r7, #4]
 800af9c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d10b      	bne.n	800afc0 <xQueueGenericReset+0x2c>
	__asm volatile
 800afa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afac:	f383 8811 	msr	BASEPRI, r3
 800afb0:	f3bf 8f6f 	isb	sy
 800afb4:	f3bf 8f4f 	dsb	sy
 800afb8:	60bb      	str	r3, [r7, #8]
}
 800afba:	bf00      	nop
 800afbc:	bf00      	nop
 800afbe:	e7fd      	b.n	800afbc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800afc0:	f002 f8d2 	bl	800d168 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	681a      	ldr	r2, [r3, #0]
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afcc:	68f9      	ldr	r1, [r7, #12]
 800afce:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800afd0:	fb01 f303 	mul.w	r3, r1, r3
 800afd4:	441a      	add	r2, r3
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	2200      	movs	r2, #0
 800afde:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	681a      	ldr	r2, [r3, #0]
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	681a      	ldr	r2, [r3, #0]
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aff0:	3b01      	subs	r3, #1
 800aff2:	68f9      	ldr	r1, [r7, #12]
 800aff4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800aff6:	fb01 f303 	mul.w	r3, r1, r3
 800affa:	441a      	add	r2, r3
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	22ff      	movs	r2, #255	@ 0xff
 800b004:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	22ff      	movs	r2, #255	@ 0xff
 800b00c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800b010:	683b      	ldr	r3, [r7, #0]
 800b012:	2b00      	cmp	r3, #0
 800b014:	d114      	bne.n	800b040 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	691b      	ldr	r3, [r3, #16]
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d01a      	beq.n	800b054 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	3310      	adds	r3, #16
 800b022:	4618      	mov	r0, r3
 800b024:	f001 f96a 	bl	800c2fc <xTaskRemoveFromEventList>
 800b028:	4603      	mov	r3, r0
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d012      	beq.n	800b054 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b02e:	4b0d      	ldr	r3, [pc, #52]	@ (800b064 <xQueueGenericReset+0xd0>)
 800b030:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b034:	601a      	str	r2, [r3, #0]
 800b036:	f3bf 8f4f 	dsb	sy
 800b03a:	f3bf 8f6f 	isb	sy
 800b03e:	e009      	b.n	800b054 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	3310      	adds	r3, #16
 800b044:	4618      	mov	r0, r3
 800b046:	f7ff fef1 	bl	800ae2c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	3324      	adds	r3, #36	@ 0x24
 800b04e:	4618      	mov	r0, r3
 800b050:	f7ff feec 	bl	800ae2c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b054:	f002 f8ba 	bl	800d1cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b058:	2301      	movs	r3, #1
}
 800b05a:	4618      	mov	r0, r3
 800b05c:	3710      	adds	r7, #16
 800b05e:	46bd      	mov	sp, r7
 800b060:	bd80      	pop	{r7, pc}
 800b062:	bf00      	nop
 800b064:	e000ed04 	.word	0xe000ed04

0800b068 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b068:	b580      	push	{r7, lr}
 800b06a:	b08e      	sub	sp, #56	@ 0x38
 800b06c:	af02      	add	r7, sp, #8
 800b06e:	60f8      	str	r0, [r7, #12]
 800b070:	60b9      	str	r1, [r7, #8]
 800b072:	607a      	str	r2, [r7, #4]
 800b074:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d10b      	bne.n	800b094 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800b07c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b080:	f383 8811 	msr	BASEPRI, r3
 800b084:	f3bf 8f6f 	isb	sy
 800b088:	f3bf 8f4f 	dsb	sy
 800b08c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b08e:	bf00      	nop
 800b090:	bf00      	nop
 800b092:	e7fd      	b.n	800b090 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b094:	683b      	ldr	r3, [r7, #0]
 800b096:	2b00      	cmp	r3, #0
 800b098:	d10b      	bne.n	800b0b2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800b09a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b09e:	f383 8811 	msr	BASEPRI, r3
 800b0a2:	f3bf 8f6f 	isb	sy
 800b0a6:	f3bf 8f4f 	dsb	sy
 800b0aa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b0ac:	bf00      	nop
 800b0ae:	bf00      	nop
 800b0b0:	e7fd      	b.n	800b0ae <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d002      	beq.n	800b0be <xQueueGenericCreateStatic+0x56>
 800b0b8:	68bb      	ldr	r3, [r7, #8]
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d001      	beq.n	800b0c2 <xQueueGenericCreateStatic+0x5a>
 800b0be:	2301      	movs	r3, #1
 800b0c0:	e000      	b.n	800b0c4 <xQueueGenericCreateStatic+0x5c>
 800b0c2:	2300      	movs	r3, #0
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d10b      	bne.n	800b0e0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800b0c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0cc:	f383 8811 	msr	BASEPRI, r3
 800b0d0:	f3bf 8f6f 	isb	sy
 800b0d4:	f3bf 8f4f 	dsb	sy
 800b0d8:	623b      	str	r3, [r7, #32]
}
 800b0da:	bf00      	nop
 800b0dc:	bf00      	nop
 800b0de:	e7fd      	b.n	800b0dc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d102      	bne.n	800b0ec <xQueueGenericCreateStatic+0x84>
 800b0e6:	68bb      	ldr	r3, [r7, #8]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d101      	bne.n	800b0f0 <xQueueGenericCreateStatic+0x88>
 800b0ec:	2301      	movs	r3, #1
 800b0ee:	e000      	b.n	800b0f2 <xQueueGenericCreateStatic+0x8a>
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d10b      	bne.n	800b10e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800b0f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0fa:	f383 8811 	msr	BASEPRI, r3
 800b0fe:	f3bf 8f6f 	isb	sy
 800b102:	f3bf 8f4f 	dsb	sy
 800b106:	61fb      	str	r3, [r7, #28]
}
 800b108:	bf00      	nop
 800b10a:	bf00      	nop
 800b10c:	e7fd      	b.n	800b10a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b10e:	2350      	movs	r3, #80	@ 0x50
 800b110:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b112:	697b      	ldr	r3, [r7, #20]
 800b114:	2b50      	cmp	r3, #80	@ 0x50
 800b116:	d00b      	beq.n	800b130 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800b118:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b11c:	f383 8811 	msr	BASEPRI, r3
 800b120:	f3bf 8f6f 	isb	sy
 800b124:	f3bf 8f4f 	dsb	sy
 800b128:	61bb      	str	r3, [r7, #24]
}
 800b12a:	bf00      	nop
 800b12c:	bf00      	nop
 800b12e:	e7fd      	b.n	800b12c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b130:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b132:	683b      	ldr	r3, [r7, #0]
 800b134:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800b136:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d00d      	beq.n	800b158 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b13c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b13e:	2201      	movs	r2, #1
 800b140:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b144:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800b148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b14a:	9300      	str	r3, [sp, #0]
 800b14c:	4613      	mov	r3, r2
 800b14e:	687a      	ldr	r2, [r7, #4]
 800b150:	68b9      	ldr	r1, [r7, #8]
 800b152:	68f8      	ldr	r0, [r7, #12]
 800b154:	f000 f805 	bl	800b162 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800b15a:	4618      	mov	r0, r3
 800b15c:	3730      	adds	r7, #48	@ 0x30
 800b15e:	46bd      	mov	sp, r7
 800b160:	bd80      	pop	{r7, pc}

0800b162 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b162:	b580      	push	{r7, lr}
 800b164:	b084      	sub	sp, #16
 800b166:	af00      	add	r7, sp, #0
 800b168:	60f8      	str	r0, [r7, #12]
 800b16a:	60b9      	str	r1, [r7, #8]
 800b16c:	607a      	str	r2, [r7, #4]
 800b16e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b170:	68bb      	ldr	r3, [r7, #8]
 800b172:	2b00      	cmp	r3, #0
 800b174:	d103      	bne.n	800b17e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b176:	69bb      	ldr	r3, [r7, #24]
 800b178:	69ba      	ldr	r2, [r7, #24]
 800b17a:	601a      	str	r2, [r3, #0]
 800b17c:	e002      	b.n	800b184 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b17e:	69bb      	ldr	r3, [r7, #24]
 800b180:	687a      	ldr	r2, [r7, #4]
 800b182:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b184:	69bb      	ldr	r3, [r7, #24]
 800b186:	68fa      	ldr	r2, [r7, #12]
 800b188:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b18a:	69bb      	ldr	r3, [r7, #24]
 800b18c:	68ba      	ldr	r2, [r7, #8]
 800b18e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b190:	2101      	movs	r1, #1
 800b192:	69b8      	ldr	r0, [r7, #24]
 800b194:	f7ff fefe 	bl	800af94 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b198:	69bb      	ldr	r3, [r7, #24]
 800b19a:	78fa      	ldrb	r2, [r7, #3]
 800b19c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b1a0:	bf00      	nop
 800b1a2:	3710      	adds	r7, #16
 800b1a4:	46bd      	mov	sp, r7
 800b1a6:	bd80      	pop	{r7, pc}

0800b1a8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b1a8:	b580      	push	{r7, lr}
 800b1aa:	b08e      	sub	sp, #56	@ 0x38
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	60f8      	str	r0, [r7, #12]
 800b1b0:	60b9      	str	r1, [r7, #8]
 800b1b2:	607a      	str	r2, [r7, #4]
 800b1b4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800b1be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d10b      	bne.n	800b1dc <xQueueGenericSend+0x34>
	__asm volatile
 800b1c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1c8:	f383 8811 	msr	BASEPRI, r3
 800b1cc:	f3bf 8f6f 	isb	sy
 800b1d0:	f3bf 8f4f 	dsb	sy
 800b1d4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b1d6:	bf00      	nop
 800b1d8:	bf00      	nop
 800b1da:	e7fd      	b.n	800b1d8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b1dc:	68bb      	ldr	r3, [r7, #8]
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d103      	bne.n	800b1ea <xQueueGenericSend+0x42>
 800b1e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d101      	bne.n	800b1ee <xQueueGenericSend+0x46>
 800b1ea:	2301      	movs	r3, #1
 800b1ec:	e000      	b.n	800b1f0 <xQueueGenericSend+0x48>
 800b1ee:	2300      	movs	r3, #0
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d10b      	bne.n	800b20c <xQueueGenericSend+0x64>
	__asm volatile
 800b1f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1f8:	f383 8811 	msr	BASEPRI, r3
 800b1fc:	f3bf 8f6f 	isb	sy
 800b200:	f3bf 8f4f 	dsb	sy
 800b204:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b206:	bf00      	nop
 800b208:	bf00      	nop
 800b20a:	e7fd      	b.n	800b208 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b20c:	683b      	ldr	r3, [r7, #0]
 800b20e:	2b02      	cmp	r3, #2
 800b210:	d103      	bne.n	800b21a <xQueueGenericSend+0x72>
 800b212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b214:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b216:	2b01      	cmp	r3, #1
 800b218:	d101      	bne.n	800b21e <xQueueGenericSend+0x76>
 800b21a:	2301      	movs	r3, #1
 800b21c:	e000      	b.n	800b220 <xQueueGenericSend+0x78>
 800b21e:	2300      	movs	r3, #0
 800b220:	2b00      	cmp	r3, #0
 800b222:	d10b      	bne.n	800b23c <xQueueGenericSend+0x94>
	__asm volatile
 800b224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b228:	f383 8811 	msr	BASEPRI, r3
 800b22c:	f3bf 8f6f 	isb	sy
 800b230:	f3bf 8f4f 	dsb	sy
 800b234:	623b      	str	r3, [r7, #32]
}
 800b236:	bf00      	nop
 800b238:	bf00      	nop
 800b23a:	e7fd      	b.n	800b238 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b23c:	f001 fa24 	bl	800c688 <xTaskGetSchedulerState>
 800b240:	4603      	mov	r3, r0
 800b242:	2b00      	cmp	r3, #0
 800b244:	d102      	bne.n	800b24c <xQueueGenericSend+0xa4>
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d101      	bne.n	800b250 <xQueueGenericSend+0xa8>
 800b24c:	2301      	movs	r3, #1
 800b24e:	e000      	b.n	800b252 <xQueueGenericSend+0xaa>
 800b250:	2300      	movs	r3, #0
 800b252:	2b00      	cmp	r3, #0
 800b254:	d10b      	bne.n	800b26e <xQueueGenericSend+0xc6>
	__asm volatile
 800b256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b25a:	f383 8811 	msr	BASEPRI, r3
 800b25e:	f3bf 8f6f 	isb	sy
 800b262:	f3bf 8f4f 	dsb	sy
 800b266:	61fb      	str	r3, [r7, #28]
}
 800b268:	bf00      	nop
 800b26a:	bf00      	nop
 800b26c:	e7fd      	b.n	800b26a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b26e:	f001 ff7b 	bl	800d168 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b274:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b278:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b27a:	429a      	cmp	r2, r3
 800b27c:	d302      	bcc.n	800b284 <xQueueGenericSend+0xdc>
 800b27e:	683b      	ldr	r3, [r7, #0]
 800b280:	2b02      	cmp	r3, #2
 800b282:	d129      	bne.n	800b2d8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b284:	683a      	ldr	r2, [r7, #0]
 800b286:	68b9      	ldr	r1, [r7, #8]
 800b288:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b28a:	f000 fa0f 	bl	800b6ac <prvCopyDataToQueue>
 800b28e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b294:	2b00      	cmp	r3, #0
 800b296:	d010      	beq.n	800b2ba <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b298:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b29a:	3324      	adds	r3, #36	@ 0x24
 800b29c:	4618      	mov	r0, r3
 800b29e:	f001 f82d 	bl	800c2fc <xTaskRemoveFromEventList>
 800b2a2:	4603      	mov	r3, r0
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d013      	beq.n	800b2d0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b2a8:	4b3f      	ldr	r3, [pc, #252]	@ (800b3a8 <xQueueGenericSend+0x200>)
 800b2aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b2ae:	601a      	str	r2, [r3, #0]
 800b2b0:	f3bf 8f4f 	dsb	sy
 800b2b4:	f3bf 8f6f 	isb	sy
 800b2b8:	e00a      	b.n	800b2d0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b2ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d007      	beq.n	800b2d0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b2c0:	4b39      	ldr	r3, [pc, #228]	@ (800b3a8 <xQueueGenericSend+0x200>)
 800b2c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b2c6:	601a      	str	r2, [r3, #0]
 800b2c8:	f3bf 8f4f 	dsb	sy
 800b2cc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b2d0:	f001 ff7c 	bl	800d1cc <vPortExitCritical>
				return pdPASS;
 800b2d4:	2301      	movs	r3, #1
 800b2d6:	e063      	b.n	800b3a0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d103      	bne.n	800b2e6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b2de:	f001 ff75 	bl	800d1cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	e05c      	b.n	800b3a0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b2e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d106      	bne.n	800b2fa <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b2ec:	f107 0314 	add.w	r3, r7, #20
 800b2f0:	4618      	mov	r0, r3
 800b2f2:	f001 f867 	bl	800c3c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b2f6:	2301      	movs	r3, #1
 800b2f8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b2fa:	f001 ff67 	bl	800d1cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b2fe:	f000 fda9 	bl	800be54 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b302:	f001 ff31 	bl	800d168 <vPortEnterCritical>
 800b306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b308:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b30c:	b25b      	sxtb	r3, r3
 800b30e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b312:	d103      	bne.n	800b31c <xQueueGenericSend+0x174>
 800b314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b316:	2200      	movs	r2, #0
 800b318:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b31c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b31e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b322:	b25b      	sxtb	r3, r3
 800b324:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b328:	d103      	bne.n	800b332 <xQueueGenericSend+0x18a>
 800b32a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b32c:	2200      	movs	r2, #0
 800b32e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b332:	f001 ff4b 	bl	800d1cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b336:	1d3a      	adds	r2, r7, #4
 800b338:	f107 0314 	add.w	r3, r7, #20
 800b33c:	4611      	mov	r1, r2
 800b33e:	4618      	mov	r0, r3
 800b340:	f001 f856 	bl	800c3f0 <xTaskCheckForTimeOut>
 800b344:	4603      	mov	r3, r0
 800b346:	2b00      	cmp	r3, #0
 800b348:	d124      	bne.n	800b394 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b34a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b34c:	f000 faa6 	bl	800b89c <prvIsQueueFull>
 800b350:	4603      	mov	r3, r0
 800b352:	2b00      	cmp	r3, #0
 800b354:	d018      	beq.n	800b388 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b358:	3310      	adds	r3, #16
 800b35a:	687a      	ldr	r2, [r7, #4]
 800b35c:	4611      	mov	r1, r2
 800b35e:	4618      	mov	r0, r3
 800b360:	f000 ff7a 	bl	800c258 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b364:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b366:	f000 fa31 	bl	800b7cc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b36a:	f000 fd81 	bl	800be70 <xTaskResumeAll>
 800b36e:	4603      	mov	r3, r0
 800b370:	2b00      	cmp	r3, #0
 800b372:	f47f af7c 	bne.w	800b26e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800b376:	4b0c      	ldr	r3, [pc, #48]	@ (800b3a8 <xQueueGenericSend+0x200>)
 800b378:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b37c:	601a      	str	r2, [r3, #0]
 800b37e:	f3bf 8f4f 	dsb	sy
 800b382:	f3bf 8f6f 	isb	sy
 800b386:	e772      	b.n	800b26e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b388:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b38a:	f000 fa1f 	bl	800b7cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b38e:	f000 fd6f 	bl	800be70 <xTaskResumeAll>
 800b392:	e76c      	b.n	800b26e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b394:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b396:	f000 fa19 	bl	800b7cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b39a:	f000 fd69 	bl	800be70 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b39e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b3a0:	4618      	mov	r0, r3
 800b3a2:	3738      	adds	r7, #56	@ 0x38
 800b3a4:	46bd      	mov	sp, r7
 800b3a6:	bd80      	pop	{r7, pc}
 800b3a8:	e000ed04 	.word	0xe000ed04

0800b3ac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b090      	sub	sp, #64	@ 0x40
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	60f8      	str	r0, [r7, #12]
 800b3b4:	60b9      	str	r1, [r7, #8]
 800b3b6:	607a      	str	r2, [r7, #4]
 800b3b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800b3be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d10b      	bne.n	800b3dc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800b3c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3c8:	f383 8811 	msr	BASEPRI, r3
 800b3cc:	f3bf 8f6f 	isb	sy
 800b3d0:	f3bf 8f4f 	dsb	sy
 800b3d4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b3d6:	bf00      	nop
 800b3d8:	bf00      	nop
 800b3da:	e7fd      	b.n	800b3d8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b3dc:	68bb      	ldr	r3, [r7, #8]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d103      	bne.n	800b3ea <xQueueGenericSendFromISR+0x3e>
 800b3e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d101      	bne.n	800b3ee <xQueueGenericSendFromISR+0x42>
 800b3ea:	2301      	movs	r3, #1
 800b3ec:	e000      	b.n	800b3f0 <xQueueGenericSendFromISR+0x44>
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d10b      	bne.n	800b40c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800b3f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3f8:	f383 8811 	msr	BASEPRI, r3
 800b3fc:	f3bf 8f6f 	isb	sy
 800b400:	f3bf 8f4f 	dsb	sy
 800b404:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b406:	bf00      	nop
 800b408:	bf00      	nop
 800b40a:	e7fd      	b.n	800b408 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b40c:	683b      	ldr	r3, [r7, #0]
 800b40e:	2b02      	cmp	r3, #2
 800b410:	d103      	bne.n	800b41a <xQueueGenericSendFromISR+0x6e>
 800b412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b414:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b416:	2b01      	cmp	r3, #1
 800b418:	d101      	bne.n	800b41e <xQueueGenericSendFromISR+0x72>
 800b41a:	2301      	movs	r3, #1
 800b41c:	e000      	b.n	800b420 <xQueueGenericSendFromISR+0x74>
 800b41e:	2300      	movs	r3, #0
 800b420:	2b00      	cmp	r3, #0
 800b422:	d10b      	bne.n	800b43c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800b424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b428:	f383 8811 	msr	BASEPRI, r3
 800b42c:	f3bf 8f6f 	isb	sy
 800b430:	f3bf 8f4f 	dsb	sy
 800b434:	623b      	str	r3, [r7, #32]
}
 800b436:	bf00      	nop
 800b438:	bf00      	nop
 800b43a:	e7fd      	b.n	800b438 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b43c:	f001 ff74 	bl	800d328 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b440:	f3ef 8211 	mrs	r2, BASEPRI
 800b444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b448:	f383 8811 	msr	BASEPRI, r3
 800b44c:	f3bf 8f6f 	isb	sy
 800b450:	f3bf 8f4f 	dsb	sy
 800b454:	61fa      	str	r2, [r7, #28]
 800b456:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b458:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b45a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b45c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b45e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b460:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b462:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b464:	429a      	cmp	r2, r3
 800b466:	d302      	bcc.n	800b46e <xQueueGenericSendFromISR+0xc2>
 800b468:	683b      	ldr	r3, [r7, #0]
 800b46a:	2b02      	cmp	r3, #2
 800b46c:	d12f      	bne.n	800b4ce <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b46e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b470:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b474:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b478:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b47a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b47c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b47e:	683a      	ldr	r2, [r7, #0]
 800b480:	68b9      	ldr	r1, [r7, #8]
 800b482:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b484:	f000 f912 	bl	800b6ac <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b488:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800b48c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b490:	d112      	bne.n	800b4b8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b496:	2b00      	cmp	r3, #0
 800b498:	d016      	beq.n	800b4c8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b49a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b49c:	3324      	adds	r3, #36	@ 0x24
 800b49e:	4618      	mov	r0, r3
 800b4a0:	f000 ff2c 	bl	800c2fc <xTaskRemoveFromEventList>
 800b4a4:	4603      	mov	r3, r0
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d00e      	beq.n	800b4c8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d00b      	beq.n	800b4c8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	2201      	movs	r2, #1
 800b4b4:	601a      	str	r2, [r3, #0]
 800b4b6:	e007      	b.n	800b4c8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b4b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b4bc:	3301      	adds	r3, #1
 800b4be:	b2db      	uxtb	r3, r3
 800b4c0:	b25a      	sxtb	r2, r3
 800b4c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800b4c8:	2301      	movs	r3, #1
 800b4ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800b4cc:	e001      	b.n	800b4d2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b4d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b4d4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b4d6:	697b      	ldr	r3, [r7, #20]
 800b4d8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b4dc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b4de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	3740      	adds	r7, #64	@ 0x40
 800b4e4:	46bd      	mov	sp, r7
 800b4e6:	bd80      	pop	{r7, pc}

0800b4e8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b4e8:	b580      	push	{r7, lr}
 800b4ea:	b08c      	sub	sp, #48	@ 0x30
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	60f8      	str	r0, [r7, #12]
 800b4f0:	60b9      	str	r1, [r7, #8]
 800b4f2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b4fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d10b      	bne.n	800b51a <xQueueReceive+0x32>
	__asm volatile
 800b502:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b506:	f383 8811 	msr	BASEPRI, r3
 800b50a:	f3bf 8f6f 	isb	sy
 800b50e:	f3bf 8f4f 	dsb	sy
 800b512:	623b      	str	r3, [r7, #32]
}
 800b514:	bf00      	nop
 800b516:	bf00      	nop
 800b518:	e7fd      	b.n	800b516 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b51a:	68bb      	ldr	r3, [r7, #8]
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d103      	bne.n	800b528 <xQueueReceive+0x40>
 800b520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b524:	2b00      	cmp	r3, #0
 800b526:	d101      	bne.n	800b52c <xQueueReceive+0x44>
 800b528:	2301      	movs	r3, #1
 800b52a:	e000      	b.n	800b52e <xQueueReceive+0x46>
 800b52c:	2300      	movs	r3, #0
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d10b      	bne.n	800b54a <xQueueReceive+0x62>
	__asm volatile
 800b532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b536:	f383 8811 	msr	BASEPRI, r3
 800b53a:	f3bf 8f6f 	isb	sy
 800b53e:	f3bf 8f4f 	dsb	sy
 800b542:	61fb      	str	r3, [r7, #28]
}
 800b544:	bf00      	nop
 800b546:	bf00      	nop
 800b548:	e7fd      	b.n	800b546 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b54a:	f001 f89d 	bl	800c688 <xTaskGetSchedulerState>
 800b54e:	4603      	mov	r3, r0
 800b550:	2b00      	cmp	r3, #0
 800b552:	d102      	bne.n	800b55a <xQueueReceive+0x72>
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	2b00      	cmp	r3, #0
 800b558:	d101      	bne.n	800b55e <xQueueReceive+0x76>
 800b55a:	2301      	movs	r3, #1
 800b55c:	e000      	b.n	800b560 <xQueueReceive+0x78>
 800b55e:	2300      	movs	r3, #0
 800b560:	2b00      	cmp	r3, #0
 800b562:	d10b      	bne.n	800b57c <xQueueReceive+0x94>
	__asm volatile
 800b564:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b568:	f383 8811 	msr	BASEPRI, r3
 800b56c:	f3bf 8f6f 	isb	sy
 800b570:	f3bf 8f4f 	dsb	sy
 800b574:	61bb      	str	r3, [r7, #24]
}
 800b576:	bf00      	nop
 800b578:	bf00      	nop
 800b57a:	e7fd      	b.n	800b578 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b57c:	f001 fdf4 	bl	800d168 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b582:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b584:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d01f      	beq.n	800b5cc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b58c:	68b9      	ldr	r1, [r7, #8]
 800b58e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b590:	f000 f8f6 	bl	800b780 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b596:	1e5a      	subs	r2, r3, #1
 800b598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b59a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b59c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b59e:	691b      	ldr	r3, [r3, #16]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d00f      	beq.n	800b5c4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b5a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5a6:	3310      	adds	r3, #16
 800b5a8:	4618      	mov	r0, r3
 800b5aa:	f000 fea7 	bl	800c2fc <xTaskRemoveFromEventList>
 800b5ae:	4603      	mov	r3, r0
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d007      	beq.n	800b5c4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b5b4:	4b3c      	ldr	r3, [pc, #240]	@ (800b6a8 <xQueueReceive+0x1c0>)
 800b5b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b5ba:	601a      	str	r2, [r3, #0]
 800b5bc:	f3bf 8f4f 	dsb	sy
 800b5c0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b5c4:	f001 fe02 	bl	800d1cc <vPortExitCritical>
				return pdPASS;
 800b5c8:	2301      	movs	r3, #1
 800b5ca:	e069      	b.n	800b6a0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d103      	bne.n	800b5da <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b5d2:	f001 fdfb 	bl	800d1cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	e062      	b.n	800b6a0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b5da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d106      	bne.n	800b5ee <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b5e0:	f107 0310 	add.w	r3, r7, #16
 800b5e4:	4618      	mov	r0, r3
 800b5e6:	f000 feed 	bl	800c3c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b5ea:	2301      	movs	r3, #1
 800b5ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b5ee:	f001 fded 	bl	800d1cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b5f2:	f000 fc2f 	bl	800be54 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b5f6:	f001 fdb7 	bl	800d168 <vPortEnterCritical>
 800b5fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b600:	b25b      	sxtb	r3, r3
 800b602:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b606:	d103      	bne.n	800b610 <xQueueReceive+0x128>
 800b608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b60a:	2200      	movs	r2, #0
 800b60c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b612:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b616:	b25b      	sxtb	r3, r3
 800b618:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b61c:	d103      	bne.n	800b626 <xQueueReceive+0x13e>
 800b61e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b620:	2200      	movs	r2, #0
 800b622:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b626:	f001 fdd1 	bl	800d1cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b62a:	1d3a      	adds	r2, r7, #4
 800b62c:	f107 0310 	add.w	r3, r7, #16
 800b630:	4611      	mov	r1, r2
 800b632:	4618      	mov	r0, r3
 800b634:	f000 fedc 	bl	800c3f0 <xTaskCheckForTimeOut>
 800b638:	4603      	mov	r3, r0
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d123      	bne.n	800b686 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b63e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b640:	f000 f916 	bl	800b870 <prvIsQueueEmpty>
 800b644:	4603      	mov	r3, r0
 800b646:	2b00      	cmp	r3, #0
 800b648:	d017      	beq.n	800b67a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b64a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b64c:	3324      	adds	r3, #36	@ 0x24
 800b64e:	687a      	ldr	r2, [r7, #4]
 800b650:	4611      	mov	r1, r2
 800b652:	4618      	mov	r0, r3
 800b654:	f000 fe00 	bl	800c258 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b658:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b65a:	f000 f8b7 	bl	800b7cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b65e:	f000 fc07 	bl	800be70 <xTaskResumeAll>
 800b662:	4603      	mov	r3, r0
 800b664:	2b00      	cmp	r3, #0
 800b666:	d189      	bne.n	800b57c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800b668:	4b0f      	ldr	r3, [pc, #60]	@ (800b6a8 <xQueueReceive+0x1c0>)
 800b66a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b66e:	601a      	str	r2, [r3, #0]
 800b670:	f3bf 8f4f 	dsb	sy
 800b674:	f3bf 8f6f 	isb	sy
 800b678:	e780      	b.n	800b57c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b67a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b67c:	f000 f8a6 	bl	800b7cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b680:	f000 fbf6 	bl	800be70 <xTaskResumeAll>
 800b684:	e77a      	b.n	800b57c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b686:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b688:	f000 f8a0 	bl	800b7cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b68c:	f000 fbf0 	bl	800be70 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b690:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b692:	f000 f8ed 	bl	800b870 <prvIsQueueEmpty>
 800b696:	4603      	mov	r3, r0
 800b698:	2b00      	cmp	r3, #0
 800b69a:	f43f af6f 	beq.w	800b57c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b69e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	3730      	adds	r7, #48	@ 0x30
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	bd80      	pop	{r7, pc}
 800b6a8:	e000ed04 	.word	0xe000ed04

0800b6ac <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	b086      	sub	sp, #24
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	60f8      	str	r0, [r7, #12]
 800b6b4:	60b9      	str	r1, [r7, #8]
 800b6b6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b6b8:	2300      	movs	r3, #0
 800b6ba:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6c0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d10d      	bne.n	800b6e6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d14d      	bne.n	800b76e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	689b      	ldr	r3, [r3, #8]
 800b6d6:	4618      	mov	r0, r3
 800b6d8:	f000 fff4 	bl	800c6c4 <xTaskPriorityDisinherit>
 800b6dc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	2200      	movs	r2, #0
 800b6e2:	609a      	str	r2, [r3, #8]
 800b6e4:	e043      	b.n	800b76e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d119      	bne.n	800b720 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	6858      	ldr	r0, [r3, #4]
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6f4:	461a      	mov	r2, r3
 800b6f6:	68b9      	ldr	r1, [r7, #8]
 800b6f8:	f002 fce0 	bl	800e0bc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	685a      	ldr	r2, [r3, #4]
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b704:	441a      	add	r2, r3
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	685a      	ldr	r2, [r3, #4]
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	689b      	ldr	r3, [r3, #8]
 800b712:	429a      	cmp	r2, r3
 800b714:	d32b      	bcc.n	800b76e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	681a      	ldr	r2, [r3, #0]
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	605a      	str	r2, [r3, #4]
 800b71e:	e026      	b.n	800b76e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	68d8      	ldr	r0, [r3, #12]
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b728:	461a      	mov	r2, r3
 800b72a:	68b9      	ldr	r1, [r7, #8]
 800b72c:	f002 fcc6 	bl	800e0bc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	68da      	ldr	r2, [r3, #12]
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b738:	425b      	negs	r3, r3
 800b73a:	441a      	add	r2, r3
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	68da      	ldr	r2, [r3, #12]
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	429a      	cmp	r2, r3
 800b74a:	d207      	bcs.n	800b75c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	689a      	ldr	r2, [r3, #8]
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b754:	425b      	negs	r3, r3
 800b756:	441a      	add	r2, r3
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	2b02      	cmp	r3, #2
 800b760:	d105      	bne.n	800b76e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b762:	693b      	ldr	r3, [r7, #16]
 800b764:	2b00      	cmp	r3, #0
 800b766:	d002      	beq.n	800b76e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b768:	693b      	ldr	r3, [r7, #16]
 800b76a:	3b01      	subs	r3, #1
 800b76c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b76e:	693b      	ldr	r3, [r7, #16]
 800b770:	1c5a      	adds	r2, r3, #1
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800b776:	697b      	ldr	r3, [r7, #20]
}
 800b778:	4618      	mov	r0, r3
 800b77a:	3718      	adds	r7, #24
 800b77c:	46bd      	mov	sp, r7
 800b77e:	bd80      	pop	{r7, pc}

0800b780 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b780:	b580      	push	{r7, lr}
 800b782:	b082      	sub	sp, #8
 800b784:	af00      	add	r7, sp, #0
 800b786:	6078      	str	r0, [r7, #4]
 800b788:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d018      	beq.n	800b7c4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	68da      	ldr	r2, [r3, #12]
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b79a:	441a      	add	r2, r3
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	68da      	ldr	r2, [r3, #12]
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	689b      	ldr	r3, [r3, #8]
 800b7a8:	429a      	cmp	r2, r3
 800b7aa:	d303      	bcc.n	800b7b4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	681a      	ldr	r2, [r3, #0]
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	68d9      	ldr	r1, [r3, #12]
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7bc:	461a      	mov	r2, r3
 800b7be:	6838      	ldr	r0, [r7, #0]
 800b7c0:	f002 fc7c 	bl	800e0bc <memcpy>
	}
}
 800b7c4:	bf00      	nop
 800b7c6:	3708      	adds	r7, #8
 800b7c8:	46bd      	mov	sp, r7
 800b7ca:	bd80      	pop	{r7, pc}

0800b7cc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b7cc:	b580      	push	{r7, lr}
 800b7ce:	b084      	sub	sp, #16
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b7d4:	f001 fcc8 	bl	800d168 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b7de:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b7e0:	e011      	b.n	800b806 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d012      	beq.n	800b810 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	3324      	adds	r3, #36	@ 0x24
 800b7ee:	4618      	mov	r0, r3
 800b7f0:	f000 fd84 	bl	800c2fc <xTaskRemoveFromEventList>
 800b7f4:	4603      	mov	r3, r0
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d001      	beq.n	800b7fe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b7fa:	f000 fe5d 	bl	800c4b8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b7fe:	7bfb      	ldrb	r3, [r7, #15]
 800b800:	3b01      	subs	r3, #1
 800b802:	b2db      	uxtb	r3, r3
 800b804:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b806:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	dce9      	bgt.n	800b7e2 <prvUnlockQueue+0x16>
 800b80e:	e000      	b.n	800b812 <prvUnlockQueue+0x46>
					break;
 800b810:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	22ff      	movs	r2, #255	@ 0xff
 800b816:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800b81a:	f001 fcd7 	bl	800d1cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b81e:	f001 fca3 	bl	800d168 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b828:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b82a:	e011      	b.n	800b850 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	691b      	ldr	r3, [r3, #16]
 800b830:	2b00      	cmp	r3, #0
 800b832:	d012      	beq.n	800b85a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	3310      	adds	r3, #16
 800b838:	4618      	mov	r0, r3
 800b83a:	f000 fd5f 	bl	800c2fc <xTaskRemoveFromEventList>
 800b83e:	4603      	mov	r3, r0
 800b840:	2b00      	cmp	r3, #0
 800b842:	d001      	beq.n	800b848 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b844:	f000 fe38 	bl	800c4b8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b848:	7bbb      	ldrb	r3, [r7, #14]
 800b84a:	3b01      	subs	r3, #1
 800b84c:	b2db      	uxtb	r3, r3
 800b84e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b850:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b854:	2b00      	cmp	r3, #0
 800b856:	dce9      	bgt.n	800b82c <prvUnlockQueue+0x60>
 800b858:	e000      	b.n	800b85c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b85a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	22ff      	movs	r2, #255	@ 0xff
 800b860:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800b864:	f001 fcb2 	bl	800d1cc <vPortExitCritical>
}
 800b868:	bf00      	nop
 800b86a:	3710      	adds	r7, #16
 800b86c:	46bd      	mov	sp, r7
 800b86e:	bd80      	pop	{r7, pc}

0800b870 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b870:	b580      	push	{r7, lr}
 800b872:	b084      	sub	sp, #16
 800b874:	af00      	add	r7, sp, #0
 800b876:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b878:	f001 fc76 	bl	800d168 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b880:	2b00      	cmp	r3, #0
 800b882:	d102      	bne.n	800b88a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b884:	2301      	movs	r3, #1
 800b886:	60fb      	str	r3, [r7, #12]
 800b888:	e001      	b.n	800b88e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b88a:	2300      	movs	r3, #0
 800b88c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b88e:	f001 fc9d 	bl	800d1cc <vPortExitCritical>

	return xReturn;
 800b892:	68fb      	ldr	r3, [r7, #12]
}
 800b894:	4618      	mov	r0, r3
 800b896:	3710      	adds	r7, #16
 800b898:	46bd      	mov	sp, r7
 800b89a:	bd80      	pop	{r7, pc}

0800b89c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b89c:	b580      	push	{r7, lr}
 800b89e:	b084      	sub	sp, #16
 800b8a0:	af00      	add	r7, sp, #0
 800b8a2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b8a4:	f001 fc60 	bl	800d168 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b8b0:	429a      	cmp	r2, r3
 800b8b2:	d102      	bne.n	800b8ba <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b8b4:	2301      	movs	r3, #1
 800b8b6:	60fb      	str	r3, [r7, #12]
 800b8b8:	e001      	b.n	800b8be <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b8ba:	2300      	movs	r3, #0
 800b8bc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b8be:	f001 fc85 	bl	800d1cc <vPortExitCritical>

	return xReturn;
 800b8c2:	68fb      	ldr	r3, [r7, #12]
}
 800b8c4:	4618      	mov	r0, r3
 800b8c6:	3710      	adds	r7, #16
 800b8c8:	46bd      	mov	sp, r7
 800b8ca:	bd80      	pop	{r7, pc}

0800b8cc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b8cc:	b480      	push	{r7}
 800b8ce:	b085      	sub	sp, #20
 800b8d0:	af00      	add	r7, sp, #0
 800b8d2:	6078      	str	r0, [r7, #4]
 800b8d4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	60fb      	str	r3, [r7, #12]
 800b8da:	e014      	b.n	800b906 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b8dc:	4a0f      	ldr	r2, [pc, #60]	@ (800b91c <vQueueAddToRegistry+0x50>)
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d10b      	bne.n	800b900 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b8e8:	490c      	ldr	r1, [pc, #48]	@ (800b91c <vQueueAddToRegistry+0x50>)
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	683a      	ldr	r2, [r7, #0]
 800b8ee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b8f2:	4a0a      	ldr	r2, [pc, #40]	@ (800b91c <vQueueAddToRegistry+0x50>)
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	00db      	lsls	r3, r3, #3
 800b8f8:	4413      	add	r3, r2
 800b8fa:	687a      	ldr	r2, [r7, #4]
 800b8fc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b8fe:	e006      	b.n	800b90e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	3301      	adds	r3, #1
 800b904:	60fb      	str	r3, [r7, #12]
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	2b07      	cmp	r3, #7
 800b90a:	d9e7      	bls.n	800b8dc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b90c:	bf00      	nop
 800b90e:	bf00      	nop
 800b910:	3714      	adds	r7, #20
 800b912:	46bd      	mov	sp, r7
 800b914:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b918:	4770      	bx	lr
 800b91a:	bf00      	nop
 800b91c:	24000bbc 	.word	0x24000bbc

0800b920 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b920:	b580      	push	{r7, lr}
 800b922:	b086      	sub	sp, #24
 800b924:	af00      	add	r7, sp, #0
 800b926:	60f8      	str	r0, [r7, #12]
 800b928:	60b9      	str	r1, [r7, #8]
 800b92a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b930:	f001 fc1a 	bl	800d168 <vPortEnterCritical>
 800b934:	697b      	ldr	r3, [r7, #20]
 800b936:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b93a:	b25b      	sxtb	r3, r3
 800b93c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b940:	d103      	bne.n	800b94a <vQueueWaitForMessageRestricted+0x2a>
 800b942:	697b      	ldr	r3, [r7, #20]
 800b944:	2200      	movs	r2, #0
 800b946:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b94a:	697b      	ldr	r3, [r7, #20]
 800b94c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b950:	b25b      	sxtb	r3, r3
 800b952:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b956:	d103      	bne.n	800b960 <vQueueWaitForMessageRestricted+0x40>
 800b958:	697b      	ldr	r3, [r7, #20]
 800b95a:	2200      	movs	r2, #0
 800b95c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b960:	f001 fc34 	bl	800d1cc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b964:	697b      	ldr	r3, [r7, #20]
 800b966:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d106      	bne.n	800b97a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b96c:	697b      	ldr	r3, [r7, #20]
 800b96e:	3324      	adds	r3, #36	@ 0x24
 800b970:	687a      	ldr	r2, [r7, #4]
 800b972:	68b9      	ldr	r1, [r7, #8]
 800b974:	4618      	mov	r0, r3
 800b976:	f000 fc95 	bl	800c2a4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b97a:	6978      	ldr	r0, [r7, #20]
 800b97c:	f7ff ff26 	bl	800b7cc <prvUnlockQueue>
	}
 800b980:	bf00      	nop
 800b982:	3718      	adds	r7, #24
 800b984:	46bd      	mov	sp, r7
 800b986:	bd80      	pop	{r7, pc}

0800b988 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b988:	b580      	push	{r7, lr}
 800b98a:	b08e      	sub	sp, #56	@ 0x38
 800b98c:	af04      	add	r7, sp, #16
 800b98e:	60f8      	str	r0, [r7, #12]
 800b990:	60b9      	str	r1, [r7, #8]
 800b992:	607a      	str	r2, [r7, #4]
 800b994:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b996:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d10b      	bne.n	800b9b4 <xTaskCreateStatic+0x2c>
	__asm volatile
 800b99c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9a0:	f383 8811 	msr	BASEPRI, r3
 800b9a4:	f3bf 8f6f 	isb	sy
 800b9a8:	f3bf 8f4f 	dsb	sy
 800b9ac:	623b      	str	r3, [r7, #32]
}
 800b9ae:	bf00      	nop
 800b9b0:	bf00      	nop
 800b9b2:	e7fd      	b.n	800b9b0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b9b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d10b      	bne.n	800b9d2 <xTaskCreateStatic+0x4a>
	__asm volatile
 800b9ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9be:	f383 8811 	msr	BASEPRI, r3
 800b9c2:	f3bf 8f6f 	isb	sy
 800b9c6:	f3bf 8f4f 	dsb	sy
 800b9ca:	61fb      	str	r3, [r7, #28]
}
 800b9cc:	bf00      	nop
 800b9ce:	bf00      	nop
 800b9d0:	e7fd      	b.n	800b9ce <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b9d2:	23a8      	movs	r3, #168	@ 0xa8
 800b9d4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b9d6:	693b      	ldr	r3, [r7, #16]
 800b9d8:	2ba8      	cmp	r3, #168	@ 0xa8
 800b9da:	d00b      	beq.n	800b9f4 <xTaskCreateStatic+0x6c>
	__asm volatile
 800b9dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9e0:	f383 8811 	msr	BASEPRI, r3
 800b9e4:	f3bf 8f6f 	isb	sy
 800b9e8:	f3bf 8f4f 	dsb	sy
 800b9ec:	61bb      	str	r3, [r7, #24]
}
 800b9ee:	bf00      	nop
 800b9f0:	bf00      	nop
 800b9f2:	e7fd      	b.n	800b9f0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b9f4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b9f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d01e      	beq.n	800ba3a <xTaskCreateStatic+0xb2>
 800b9fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d01b      	beq.n	800ba3a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ba02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba04:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ba06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba08:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ba0a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ba0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba0e:	2202      	movs	r2, #2
 800ba10:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ba14:	2300      	movs	r3, #0
 800ba16:	9303      	str	r3, [sp, #12]
 800ba18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba1a:	9302      	str	r3, [sp, #8]
 800ba1c:	f107 0314 	add.w	r3, r7, #20
 800ba20:	9301      	str	r3, [sp, #4]
 800ba22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba24:	9300      	str	r3, [sp, #0]
 800ba26:	683b      	ldr	r3, [r7, #0]
 800ba28:	687a      	ldr	r2, [r7, #4]
 800ba2a:	68b9      	ldr	r1, [r7, #8]
 800ba2c:	68f8      	ldr	r0, [r7, #12]
 800ba2e:	f000 f851 	bl	800bad4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ba32:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ba34:	f000 f8f6 	bl	800bc24 <prvAddNewTaskToReadyList>
 800ba38:	e001      	b.n	800ba3e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800ba3e:	697b      	ldr	r3, [r7, #20]
	}
 800ba40:	4618      	mov	r0, r3
 800ba42:	3728      	adds	r7, #40	@ 0x28
 800ba44:	46bd      	mov	sp, r7
 800ba46:	bd80      	pop	{r7, pc}

0800ba48 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ba48:	b580      	push	{r7, lr}
 800ba4a:	b08c      	sub	sp, #48	@ 0x30
 800ba4c:	af04      	add	r7, sp, #16
 800ba4e:	60f8      	str	r0, [r7, #12]
 800ba50:	60b9      	str	r1, [r7, #8]
 800ba52:	603b      	str	r3, [r7, #0]
 800ba54:	4613      	mov	r3, r2
 800ba56:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ba58:	88fb      	ldrh	r3, [r7, #6]
 800ba5a:	009b      	lsls	r3, r3, #2
 800ba5c:	4618      	mov	r0, r3
 800ba5e:	f7f4 feb7 	bl	80007d0 <pvPortMalloc>
 800ba62:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ba64:	697b      	ldr	r3, [r7, #20]
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d00e      	beq.n	800ba88 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ba6a:	20a8      	movs	r0, #168	@ 0xa8
 800ba6c:	f7f4 feb0 	bl	80007d0 <pvPortMalloc>
 800ba70:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ba72:	69fb      	ldr	r3, [r7, #28]
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d003      	beq.n	800ba80 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ba78:	69fb      	ldr	r3, [r7, #28]
 800ba7a:	697a      	ldr	r2, [r7, #20]
 800ba7c:	631a      	str	r2, [r3, #48]	@ 0x30
 800ba7e:	e005      	b.n	800ba8c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ba80:	6978      	ldr	r0, [r7, #20]
 800ba82:	f7f4 feb3 	bl	80007ec <vPortFree>
 800ba86:	e001      	b.n	800ba8c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ba88:	2300      	movs	r3, #0
 800ba8a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ba8c:	69fb      	ldr	r3, [r7, #28]
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d017      	beq.n	800bac2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ba92:	69fb      	ldr	r3, [r7, #28]
 800ba94:	2200      	movs	r2, #0
 800ba96:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ba9a:	88fa      	ldrh	r2, [r7, #6]
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	9303      	str	r3, [sp, #12]
 800baa0:	69fb      	ldr	r3, [r7, #28]
 800baa2:	9302      	str	r3, [sp, #8]
 800baa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800baa6:	9301      	str	r3, [sp, #4]
 800baa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800baaa:	9300      	str	r3, [sp, #0]
 800baac:	683b      	ldr	r3, [r7, #0]
 800baae:	68b9      	ldr	r1, [r7, #8]
 800bab0:	68f8      	ldr	r0, [r7, #12]
 800bab2:	f000 f80f 	bl	800bad4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bab6:	69f8      	ldr	r0, [r7, #28]
 800bab8:	f000 f8b4 	bl	800bc24 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800babc:	2301      	movs	r3, #1
 800babe:	61bb      	str	r3, [r7, #24]
 800bac0:	e002      	b.n	800bac8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bac2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800bac6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bac8:	69bb      	ldr	r3, [r7, #24]
	}
 800baca:	4618      	mov	r0, r3
 800bacc:	3720      	adds	r7, #32
 800bace:	46bd      	mov	sp, r7
 800bad0:	bd80      	pop	{r7, pc}
	...

0800bad4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800bad4:	b580      	push	{r7, lr}
 800bad6:	b088      	sub	sp, #32
 800bad8:	af00      	add	r7, sp, #0
 800bada:	60f8      	str	r0, [r7, #12]
 800badc:	60b9      	str	r1, [r7, #8]
 800bade:	607a      	str	r2, [r7, #4]
 800bae0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800bae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bae4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	009b      	lsls	r3, r3, #2
 800baea:	461a      	mov	r2, r3
 800baec:	21a5      	movs	r1, #165	@ 0xa5
 800baee:	f002 fa4d 	bl	800df8c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800baf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baf4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800baf6:	6879      	ldr	r1, [r7, #4]
 800baf8:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800bafc:	440b      	add	r3, r1
 800bafe:	009b      	lsls	r3, r3, #2
 800bb00:	4413      	add	r3, r2
 800bb02:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800bb04:	69bb      	ldr	r3, [r7, #24]
 800bb06:	f023 0307 	bic.w	r3, r3, #7
 800bb0a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800bb0c:	69bb      	ldr	r3, [r7, #24]
 800bb0e:	f003 0307 	and.w	r3, r3, #7
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d00b      	beq.n	800bb2e <prvInitialiseNewTask+0x5a>
	__asm volatile
 800bb16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb1a:	f383 8811 	msr	BASEPRI, r3
 800bb1e:	f3bf 8f6f 	isb	sy
 800bb22:	f3bf 8f4f 	dsb	sy
 800bb26:	617b      	str	r3, [r7, #20]
}
 800bb28:	bf00      	nop
 800bb2a:	bf00      	nop
 800bb2c:	e7fd      	b.n	800bb2a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800bb2e:	68bb      	ldr	r3, [r7, #8]
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d01f      	beq.n	800bb74 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bb34:	2300      	movs	r3, #0
 800bb36:	61fb      	str	r3, [r7, #28]
 800bb38:	e012      	b.n	800bb60 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800bb3a:	68ba      	ldr	r2, [r7, #8]
 800bb3c:	69fb      	ldr	r3, [r7, #28]
 800bb3e:	4413      	add	r3, r2
 800bb40:	7819      	ldrb	r1, [r3, #0]
 800bb42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bb44:	69fb      	ldr	r3, [r7, #28]
 800bb46:	4413      	add	r3, r2
 800bb48:	3334      	adds	r3, #52	@ 0x34
 800bb4a:	460a      	mov	r2, r1
 800bb4c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800bb4e:	68ba      	ldr	r2, [r7, #8]
 800bb50:	69fb      	ldr	r3, [r7, #28]
 800bb52:	4413      	add	r3, r2
 800bb54:	781b      	ldrb	r3, [r3, #0]
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d006      	beq.n	800bb68 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bb5a:	69fb      	ldr	r3, [r7, #28]
 800bb5c:	3301      	adds	r3, #1
 800bb5e:	61fb      	str	r3, [r7, #28]
 800bb60:	69fb      	ldr	r3, [r7, #28]
 800bb62:	2b0f      	cmp	r3, #15
 800bb64:	d9e9      	bls.n	800bb3a <prvInitialiseNewTask+0x66>
 800bb66:	e000      	b.n	800bb6a <prvInitialiseNewTask+0x96>
			{
				break;
 800bb68:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800bb6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb6c:	2200      	movs	r2, #0
 800bb6e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800bb72:	e003      	b.n	800bb7c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800bb74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb76:	2200      	movs	r2, #0
 800bb78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800bb7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb7e:	2b37      	cmp	r3, #55	@ 0x37
 800bb80:	d901      	bls.n	800bb86 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800bb82:	2337      	movs	r3, #55	@ 0x37
 800bb84:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800bb86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb88:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bb8a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800bb8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb8e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bb90:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800bb92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb94:	2200      	movs	r2, #0
 800bb96:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800bb98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb9a:	3304      	adds	r3, #4
 800bb9c:	4618      	mov	r0, r3
 800bb9e:	f7ff f965 	bl	800ae6c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800bba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bba4:	3318      	adds	r3, #24
 800bba6:	4618      	mov	r0, r3
 800bba8:	f7ff f960 	bl	800ae6c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800bbac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bbb0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bbb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbb4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800bbb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbba:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800bbbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bbc0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800bbc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbc4:	2200      	movs	r2, #0
 800bbc6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bbca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbcc:	2200      	movs	r2, #0
 800bbce:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800bbd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbd4:	3354      	adds	r3, #84	@ 0x54
 800bbd6:	224c      	movs	r2, #76	@ 0x4c
 800bbd8:	2100      	movs	r1, #0
 800bbda:	4618      	mov	r0, r3
 800bbdc:	f002 f9d6 	bl	800df8c <memset>
 800bbe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbe2:	4a0d      	ldr	r2, [pc, #52]	@ (800bc18 <prvInitialiseNewTask+0x144>)
 800bbe4:	659a      	str	r2, [r3, #88]	@ 0x58
 800bbe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbe8:	4a0c      	ldr	r2, [pc, #48]	@ (800bc1c <prvInitialiseNewTask+0x148>)
 800bbea:	65da      	str	r2, [r3, #92]	@ 0x5c
 800bbec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbee:	4a0c      	ldr	r2, [pc, #48]	@ (800bc20 <prvInitialiseNewTask+0x14c>)
 800bbf0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800bbf2:	683a      	ldr	r2, [r7, #0]
 800bbf4:	68f9      	ldr	r1, [r7, #12]
 800bbf6:	69b8      	ldr	r0, [r7, #24]
 800bbf8:	f001 f982 	bl	800cf00 <pxPortInitialiseStack>
 800bbfc:	4602      	mov	r2, r0
 800bbfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc00:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800bc02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d002      	beq.n	800bc0e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800bc08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc0c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bc0e:	bf00      	nop
 800bc10:	3720      	adds	r7, #32
 800bc12:	46bd      	mov	sp, r7
 800bc14:	bd80      	pop	{r7, pc}
 800bc16:	bf00      	nop
 800bc18:	24001238 	.word	0x24001238
 800bc1c:	240012a0 	.word	0x240012a0
 800bc20:	24001308 	.word	0x24001308

0800bc24 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bc24:	b580      	push	{r7, lr}
 800bc26:	b082      	sub	sp, #8
 800bc28:	af00      	add	r7, sp, #0
 800bc2a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800bc2c:	f001 fa9c 	bl	800d168 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800bc30:	4b2d      	ldr	r3, [pc, #180]	@ (800bce8 <prvAddNewTaskToReadyList+0xc4>)
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	3301      	adds	r3, #1
 800bc36:	4a2c      	ldr	r2, [pc, #176]	@ (800bce8 <prvAddNewTaskToReadyList+0xc4>)
 800bc38:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800bc3a:	4b2c      	ldr	r3, [pc, #176]	@ (800bcec <prvAddNewTaskToReadyList+0xc8>)
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d109      	bne.n	800bc56 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800bc42:	4a2a      	ldr	r2, [pc, #168]	@ (800bcec <prvAddNewTaskToReadyList+0xc8>)
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800bc48:	4b27      	ldr	r3, [pc, #156]	@ (800bce8 <prvAddNewTaskToReadyList+0xc4>)
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	2b01      	cmp	r3, #1
 800bc4e:	d110      	bne.n	800bc72 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800bc50:	f000 fc56 	bl	800c500 <prvInitialiseTaskLists>
 800bc54:	e00d      	b.n	800bc72 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800bc56:	4b26      	ldr	r3, [pc, #152]	@ (800bcf0 <prvAddNewTaskToReadyList+0xcc>)
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d109      	bne.n	800bc72 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800bc5e:	4b23      	ldr	r3, [pc, #140]	@ (800bcec <prvAddNewTaskToReadyList+0xc8>)
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc68:	429a      	cmp	r2, r3
 800bc6a:	d802      	bhi.n	800bc72 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800bc6c:	4a1f      	ldr	r2, [pc, #124]	@ (800bcec <prvAddNewTaskToReadyList+0xc8>)
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800bc72:	4b20      	ldr	r3, [pc, #128]	@ (800bcf4 <prvAddNewTaskToReadyList+0xd0>)
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	3301      	adds	r3, #1
 800bc78:	4a1e      	ldr	r2, [pc, #120]	@ (800bcf4 <prvAddNewTaskToReadyList+0xd0>)
 800bc7a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800bc7c:	4b1d      	ldr	r3, [pc, #116]	@ (800bcf4 <prvAddNewTaskToReadyList+0xd0>)
 800bc7e:	681a      	ldr	r2, [r3, #0]
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bc88:	4b1b      	ldr	r3, [pc, #108]	@ (800bcf8 <prvAddNewTaskToReadyList+0xd4>)
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	429a      	cmp	r2, r3
 800bc8e:	d903      	bls.n	800bc98 <prvAddNewTaskToReadyList+0x74>
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc94:	4a18      	ldr	r2, [pc, #96]	@ (800bcf8 <prvAddNewTaskToReadyList+0xd4>)
 800bc96:	6013      	str	r3, [r2, #0]
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bc9c:	4613      	mov	r3, r2
 800bc9e:	009b      	lsls	r3, r3, #2
 800bca0:	4413      	add	r3, r2
 800bca2:	009b      	lsls	r3, r3, #2
 800bca4:	4a15      	ldr	r2, [pc, #84]	@ (800bcfc <prvAddNewTaskToReadyList+0xd8>)
 800bca6:	441a      	add	r2, r3
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	3304      	adds	r3, #4
 800bcac:	4619      	mov	r1, r3
 800bcae:	4610      	mov	r0, r2
 800bcb0:	f7ff f8e9 	bl	800ae86 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800bcb4:	f001 fa8a 	bl	800d1cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800bcb8:	4b0d      	ldr	r3, [pc, #52]	@ (800bcf0 <prvAddNewTaskToReadyList+0xcc>)
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d00e      	beq.n	800bcde <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800bcc0:	4b0a      	ldr	r3, [pc, #40]	@ (800bcec <prvAddNewTaskToReadyList+0xc8>)
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcca:	429a      	cmp	r2, r3
 800bccc:	d207      	bcs.n	800bcde <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800bcce:	4b0c      	ldr	r3, [pc, #48]	@ (800bd00 <prvAddNewTaskToReadyList+0xdc>)
 800bcd0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bcd4:	601a      	str	r2, [r3, #0]
 800bcd6:	f3bf 8f4f 	dsb	sy
 800bcda:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bcde:	bf00      	nop
 800bce0:	3708      	adds	r7, #8
 800bce2:	46bd      	mov	sp, r7
 800bce4:	bd80      	pop	{r7, pc}
 800bce6:	bf00      	nop
 800bce8:	240010d0 	.word	0x240010d0
 800bcec:	24000bfc 	.word	0x24000bfc
 800bcf0:	240010dc 	.word	0x240010dc
 800bcf4:	240010ec 	.word	0x240010ec
 800bcf8:	240010d8 	.word	0x240010d8
 800bcfc:	24000c00 	.word	0x24000c00
 800bd00:	e000ed04 	.word	0xe000ed04

0800bd04 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bd04:	b580      	push	{r7, lr}
 800bd06:	b084      	sub	sp, #16
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bd0c:	2300      	movs	r3, #0
 800bd0e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d018      	beq.n	800bd48 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bd16:	4b14      	ldr	r3, [pc, #80]	@ (800bd68 <vTaskDelay+0x64>)
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d00b      	beq.n	800bd36 <vTaskDelay+0x32>
	__asm volatile
 800bd1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd22:	f383 8811 	msr	BASEPRI, r3
 800bd26:	f3bf 8f6f 	isb	sy
 800bd2a:	f3bf 8f4f 	dsb	sy
 800bd2e:	60bb      	str	r3, [r7, #8]
}
 800bd30:	bf00      	nop
 800bd32:	bf00      	nop
 800bd34:	e7fd      	b.n	800bd32 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800bd36:	f000 f88d 	bl	800be54 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bd3a:	2100      	movs	r1, #0
 800bd3c:	6878      	ldr	r0, [r7, #4]
 800bd3e:	f000 fd31 	bl	800c7a4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bd42:	f000 f895 	bl	800be70 <xTaskResumeAll>
 800bd46:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d107      	bne.n	800bd5e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800bd4e:	4b07      	ldr	r3, [pc, #28]	@ (800bd6c <vTaskDelay+0x68>)
 800bd50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bd54:	601a      	str	r2, [r3, #0]
 800bd56:	f3bf 8f4f 	dsb	sy
 800bd5a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bd5e:	bf00      	nop
 800bd60:	3710      	adds	r7, #16
 800bd62:	46bd      	mov	sp, r7
 800bd64:	bd80      	pop	{r7, pc}
 800bd66:	bf00      	nop
 800bd68:	240010f8 	.word	0x240010f8
 800bd6c:	e000ed04 	.word	0xe000ed04

0800bd70 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800bd70:	b580      	push	{r7, lr}
 800bd72:	b08a      	sub	sp, #40	@ 0x28
 800bd74:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800bd76:	2300      	movs	r3, #0
 800bd78:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800bd7a:	2300      	movs	r3, #0
 800bd7c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800bd7e:	463a      	mov	r2, r7
 800bd80:	1d39      	adds	r1, r7, #4
 800bd82:	f107 0308 	add.w	r3, r7, #8
 800bd86:	4618      	mov	r0, r3
 800bd88:	f7ff f81c 	bl	800adc4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800bd8c:	6839      	ldr	r1, [r7, #0]
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	68ba      	ldr	r2, [r7, #8]
 800bd92:	9202      	str	r2, [sp, #8]
 800bd94:	9301      	str	r3, [sp, #4]
 800bd96:	2300      	movs	r3, #0
 800bd98:	9300      	str	r3, [sp, #0]
 800bd9a:	2300      	movs	r3, #0
 800bd9c:	460a      	mov	r2, r1
 800bd9e:	4925      	ldr	r1, [pc, #148]	@ (800be34 <vTaskStartScheduler+0xc4>)
 800bda0:	4825      	ldr	r0, [pc, #148]	@ (800be38 <vTaskStartScheduler+0xc8>)
 800bda2:	f7ff fdf1 	bl	800b988 <xTaskCreateStatic>
 800bda6:	4603      	mov	r3, r0
 800bda8:	4a24      	ldr	r2, [pc, #144]	@ (800be3c <vTaskStartScheduler+0xcc>)
 800bdaa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800bdac:	4b23      	ldr	r3, [pc, #140]	@ (800be3c <vTaskStartScheduler+0xcc>)
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d002      	beq.n	800bdba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800bdb4:	2301      	movs	r3, #1
 800bdb6:	617b      	str	r3, [r7, #20]
 800bdb8:	e001      	b.n	800bdbe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800bdba:	2300      	movs	r3, #0
 800bdbc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800bdbe:	697b      	ldr	r3, [r7, #20]
 800bdc0:	2b01      	cmp	r3, #1
 800bdc2:	d102      	bne.n	800bdca <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800bdc4:	f000 fd42 	bl	800c84c <xTimerCreateTimerTask>
 800bdc8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800bdca:	697b      	ldr	r3, [r7, #20]
 800bdcc:	2b01      	cmp	r3, #1
 800bdce:	d11d      	bne.n	800be0c <vTaskStartScheduler+0x9c>
	__asm volatile
 800bdd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdd4:	f383 8811 	msr	BASEPRI, r3
 800bdd8:	f3bf 8f6f 	isb	sy
 800bddc:	f3bf 8f4f 	dsb	sy
 800bde0:	613b      	str	r3, [r7, #16]
}
 800bde2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800bde4:	4b16      	ldr	r3, [pc, #88]	@ (800be40 <vTaskStartScheduler+0xd0>)
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	3354      	adds	r3, #84	@ 0x54
 800bdea:	4a16      	ldr	r2, [pc, #88]	@ (800be44 <vTaskStartScheduler+0xd4>)
 800bdec:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800bdee:	4b16      	ldr	r3, [pc, #88]	@ (800be48 <vTaskStartScheduler+0xd8>)
 800bdf0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bdf4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800bdf6:	4b15      	ldr	r3, [pc, #84]	@ (800be4c <vTaskStartScheduler+0xdc>)
 800bdf8:	2201      	movs	r2, #1
 800bdfa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800bdfc:	4b14      	ldr	r3, [pc, #80]	@ (800be50 <vTaskStartScheduler+0xe0>)
 800bdfe:	2200      	movs	r2, #0
 800be00:	601a      	str	r2, [r3, #0]
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		traceTASK_SWITCHED_IN();
 800be02:	f7f4 fe0d 	bl	8000a20 <traceTaskSwitch>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800be06:	f001 f90b 	bl	800d020 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800be0a:	e00f      	b.n	800be2c <vTaskStartScheduler+0xbc>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800be0c:	697b      	ldr	r3, [r7, #20]
 800be0e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800be12:	d10b      	bne.n	800be2c <vTaskStartScheduler+0xbc>
	__asm volatile
 800be14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be18:	f383 8811 	msr	BASEPRI, r3
 800be1c:	f3bf 8f6f 	isb	sy
 800be20:	f3bf 8f4f 	dsb	sy
 800be24:	60fb      	str	r3, [r7, #12]
}
 800be26:	bf00      	nop
 800be28:	bf00      	nop
 800be2a:	e7fd      	b.n	800be28 <vTaskStartScheduler+0xb8>
}
 800be2c:	bf00      	nop
 800be2e:	3718      	adds	r7, #24
 800be30:	46bd      	mov	sp, r7
 800be32:	bd80      	pop	{r7, pc}
 800be34:	080100b8 	.word	0x080100b8
 800be38:	0800c4d1 	.word	0x0800c4d1
 800be3c:	240010f4 	.word	0x240010f4
 800be40:	24000bfc 	.word	0x24000bfc
 800be44:	24000030 	.word	0x24000030
 800be48:	240010f0 	.word	0x240010f0
 800be4c:	240010dc 	.word	0x240010dc
 800be50:	240010d4 	.word	0x240010d4

0800be54 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800be54:	b480      	push	{r7}
 800be56:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800be58:	4b04      	ldr	r3, [pc, #16]	@ (800be6c <vTaskSuspendAll+0x18>)
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	3301      	adds	r3, #1
 800be5e:	4a03      	ldr	r2, [pc, #12]	@ (800be6c <vTaskSuspendAll+0x18>)
 800be60:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800be62:	bf00      	nop
 800be64:	46bd      	mov	sp, r7
 800be66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be6a:	4770      	bx	lr
 800be6c:	240010f8 	.word	0x240010f8

0800be70 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800be70:	b580      	push	{r7, lr}
 800be72:	b084      	sub	sp, #16
 800be74:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800be76:	2300      	movs	r3, #0
 800be78:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800be7a:	2300      	movs	r3, #0
 800be7c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800be7e:	4b42      	ldr	r3, [pc, #264]	@ (800bf88 <xTaskResumeAll+0x118>)
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	2b00      	cmp	r3, #0
 800be84:	d10b      	bne.n	800be9e <xTaskResumeAll+0x2e>
	__asm volatile
 800be86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be8a:	f383 8811 	msr	BASEPRI, r3
 800be8e:	f3bf 8f6f 	isb	sy
 800be92:	f3bf 8f4f 	dsb	sy
 800be96:	603b      	str	r3, [r7, #0]
}
 800be98:	bf00      	nop
 800be9a:	bf00      	nop
 800be9c:	e7fd      	b.n	800be9a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800be9e:	f001 f963 	bl	800d168 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bea2:	4b39      	ldr	r3, [pc, #228]	@ (800bf88 <xTaskResumeAll+0x118>)
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	3b01      	subs	r3, #1
 800bea8:	4a37      	ldr	r2, [pc, #220]	@ (800bf88 <xTaskResumeAll+0x118>)
 800beaa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800beac:	4b36      	ldr	r3, [pc, #216]	@ (800bf88 <xTaskResumeAll+0x118>)
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d162      	bne.n	800bf7a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800beb4:	4b35      	ldr	r3, [pc, #212]	@ (800bf8c <xTaskResumeAll+0x11c>)
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d05e      	beq.n	800bf7a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bebc:	e02f      	b.n	800bf1e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bebe:	4b34      	ldr	r3, [pc, #208]	@ (800bf90 <xTaskResumeAll+0x120>)
 800bec0:	68db      	ldr	r3, [r3, #12]
 800bec2:	68db      	ldr	r3, [r3, #12]
 800bec4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	3318      	adds	r3, #24
 800beca:	4618      	mov	r0, r3
 800becc:	f7ff f838 	bl	800af40 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	3304      	adds	r3, #4
 800bed4:	4618      	mov	r0, r3
 800bed6:	f7ff f833 	bl	800af40 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bede:	4b2d      	ldr	r3, [pc, #180]	@ (800bf94 <xTaskResumeAll+0x124>)
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	429a      	cmp	r2, r3
 800bee4:	d903      	bls.n	800beee <xTaskResumeAll+0x7e>
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800beea:	4a2a      	ldr	r2, [pc, #168]	@ (800bf94 <xTaskResumeAll+0x124>)
 800beec:	6013      	str	r3, [r2, #0]
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bef2:	4613      	mov	r3, r2
 800bef4:	009b      	lsls	r3, r3, #2
 800bef6:	4413      	add	r3, r2
 800bef8:	009b      	lsls	r3, r3, #2
 800befa:	4a27      	ldr	r2, [pc, #156]	@ (800bf98 <xTaskResumeAll+0x128>)
 800befc:	441a      	add	r2, r3
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	3304      	adds	r3, #4
 800bf02:	4619      	mov	r1, r3
 800bf04:	4610      	mov	r0, r2
 800bf06:	f7fe ffbe 	bl	800ae86 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf0e:	4b23      	ldr	r3, [pc, #140]	@ (800bf9c <xTaskResumeAll+0x12c>)
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf14:	429a      	cmp	r2, r3
 800bf16:	d302      	bcc.n	800bf1e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800bf18:	4b21      	ldr	r3, [pc, #132]	@ (800bfa0 <xTaskResumeAll+0x130>)
 800bf1a:	2201      	movs	r2, #1
 800bf1c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bf1e:	4b1c      	ldr	r3, [pc, #112]	@ (800bf90 <xTaskResumeAll+0x120>)
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d1cb      	bne.n	800bebe <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d001      	beq.n	800bf30 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bf2c:	f000 fb8c 	bl	800c648 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800bf30:	4b1c      	ldr	r3, [pc, #112]	@ (800bfa4 <xTaskResumeAll+0x134>)
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d010      	beq.n	800bf5e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800bf3c:	f000 f86c 	bl	800c018 <xTaskIncrementTick>
 800bf40:	4603      	mov	r3, r0
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d002      	beq.n	800bf4c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800bf46:	4b16      	ldr	r3, [pc, #88]	@ (800bfa0 <xTaskResumeAll+0x130>)
 800bf48:	2201      	movs	r2, #1
 800bf4a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	3b01      	subs	r3, #1
 800bf50:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d1f1      	bne.n	800bf3c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800bf58:	4b12      	ldr	r3, [pc, #72]	@ (800bfa4 <xTaskResumeAll+0x134>)
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800bf5e:	4b10      	ldr	r3, [pc, #64]	@ (800bfa0 <xTaskResumeAll+0x130>)
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d009      	beq.n	800bf7a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800bf66:	2301      	movs	r3, #1
 800bf68:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800bf6a:	4b0f      	ldr	r3, [pc, #60]	@ (800bfa8 <xTaskResumeAll+0x138>)
 800bf6c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bf70:	601a      	str	r2, [r3, #0]
 800bf72:	f3bf 8f4f 	dsb	sy
 800bf76:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bf7a:	f001 f927 	bl	800d1cc <vPortExitCritical>

	return xAlreadyYielded;
 800bf7e:	68bb      	ldr	r3, [r7, #8]
}
 800bf80:	4618      	mov	r0, r3
 800bf82:	3710      	adds	r7, #16
 800bf84:	46bd      	mov	sp, r7
 800bf86:	bd80      	pop	{r7, pc}
 800bf88:	240010f8 	.word	0x240010f8
 800bf8c:	240010d0 	.word	0x240010d0
 800bf90:	24001090 	.word	0x24001090
 800bf94:	240010d8 	.word	0x240010d8
 800bf98:	24000c00 	.word	0x24000c00
 800bf9c:	24000bfc 	.word	0x24000bfc
 800bfa0:	240010e4 	.word	0x240010e4
 800bfa4:	240010e0 	.word	0x240010e0
 800bfa8:	e000ed04 	.word	0xe000ed04

0800bfac <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800bfac:	b480      	push	{r7}
 800bfae:	b083      	sub	sp, #12
 800bfb0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800bfb2:	4b05      	ldr	r3, [pc, #20]	@ (800bfc8 <xTaskGetTickCount+0x1c>)
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800bfb8:	687b      	ldr	r3, [r7, #4]
}
 800bfba:	4618      	mov	r0, r3
 800bfbc:	370c      	adds	r7, #12
 800bfbe:	46bd      	mov	sp, r7
 800bfc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfc4:	4770      	bx	lr
 800bfc6:	bf00      	nop
 800bfc8:	240010d4 	.word	0x240010d4

0800bfcc <pcTaskGetName>:
	return uxCurrentNumberOfTasks;
}
/*-----------------------------------------------------------*/

char *pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 800bfcc:	b480      	push	{r7}
 800bfce:	b085      	sub	sp, #20
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	6078      	str	r0, [r7, #4]
TCB_t *pxTCB;

	/* If null is passed in here then the name of the calling task is being
	queried. */
	pxTCB = prvGetTCBFromHandle( xTaskToQuery );
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d102      	bne.n	800bfe0 <pcTaskGetName+0x14>
 800bfda:	4b0e      	ldr	r3, [pc, #56]	@ (800c014 <pcTaskGetName+0x48>)
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	e000      	b.n	800bfe2 <pcTaskGetName+0x16>
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	60fb      	str	r3, [r7, #12]
	configASSERT( pxTCB );
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d10b      	bne.n	800c002 <pcTaskGetName+0x36>
	__asm volatile
 800bfea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfee:	f383 8811 	msr	BASEPRI, r3
 800bff2:	f3bf 8f6f 	isb	sy
 800bff6:	f3bf 8f4f 	dsb	sy
 800bffa:	60bb      	str	r3, [r7, #8]
}
 800bffc:	bf00      	nop
 800bffe:	bf00      	nop
 800c000:	e7fd      	b.n	800bffe <pcTaskGetName+0x32>
	return &( pxTCB->pcTaskName[ 0 ] );
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	3334      	adds	r3, #52	@ 0x34
}
 800c006:	4618      	mov	r0, r3
 800c008:	3714      	adds	r7, #20
 800c00a:	46bd      	mov	sp, r7
 800c00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c010:	4770      	bx	lr
 800c012:	bf00      	nop
 800c014:	24000bfc 	.word	0x24000bfc

0800c018 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c018:	b580      	push	{r7, lr}
 800c01a:	b086      	sub	sp, #24
 800c01c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c01e:	2300      	movs	r3, #0
 800c020:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c022:	4b4f      	ldr	r3, [pc, #316]	@ (800c160 <xTaskIncrementTick+0x148>)
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	2b00      	cmp	r3, #0
 800c028:	f040 8090 	bne.w	800c14c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c02c:	4b4d      	ldr	r3, [pc, #308]	@ (800c164 <xTaskIncrementTick+0x14c>)
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	3301      	adds	r3, #1
 800c032:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c034:	4a4b      	ldr	r2, [pc, #300]	@ (800c164 <xTaskIncrementTick+0x14c>)
 800c036:	693b      	ldr	r3, [r7, #16]
 800c038:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c03a:	693b      	ldr	r3, [r7, #16]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d121      	bne.n	800c084 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800c040:	4b49      	ldr	r3, [pc, #292]	@ (800c168 <xTaskIncrementTick+0x150>)
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	2b00      	cmp	r3, #0
 800c048:	d00b      	beq.n	800c062 <xTaskIncrementTick+0x4a>
	__asm volatile
 800c04a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c04e:	f383 8811 	msr	BASEPRI, r3
 800c052:	f3bf 8f6f 	isb	sy
 800c056:	f3bf 8f4f 	dsb	sy
 800c05a:	603b      	str	r3, [r7, #0]
}
 800c05c:	bf00      	nop
 800c05e:	bf00      	nop
 800c060:	e7fd      	b.n	800c05e <xTaskIncrementTick+0x46>
 800c062:	4b41      	ldr	r3, [pc, #260]	@ (800c168 <xTaskIncrementTick+0x150>)
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	60fb      	str	r3, [r7, #12]
 800c068:	4b40      	ldr	r3, [pc, #256]	@ (800c16c <xTaskIncrementTick+0x154>)
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	4a3e      	ldr	r2, [pc, #248]	@ (800c168 <xTaskIncrementTick+0x150>)
 800c06e:	6013      	str	r3, [r2, #0]
 800c070:	4a3e      	ldr	r2, [pc, #248]	@ (800c16c <xTaskIncrementTick+0x154>)
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	6013      	str	r3, [r2, #0]
 800c076:	4b3e      	ldr	r3, [pc, #248]	@ (800c170 <xTaskIncrementTick+0x158>)
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	3301      	adds	r3, #1
 800c07c:	4a3c      	ldr	r2, [pc, #240]	@ (800c170 <xTaskIncrementTick+0x158>)
 800c07e:	6013      	str	r3, [r2, #0]
 800c080:	f000 fae2 	bl	800c648 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c084:	4b3b      	ldr	r3, [pc, #236]	@ (800c174 <xTaskIncrementTick+0x15c>)
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	693a      	ldr	r2, [r7, #16]
 800c08a:	429a      	cmp	r2, r3
 800c08c:	d349      	bcc.n	800c122 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c08e:	4b36      	ldr	r3, [pc, #216]	@ (800c168 <xTaskIncrementTick+0x150>)
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	2b00      	cmp	r3, #0
 800c096:	d104      	bne.n	800c0a2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c098:	4b36      	ldr	r3, [pc, #216]	@ (800c174 <xTaskIncrementTick+0x15c>)
 800c09a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c09e:	601a      	str	r2, [r3, #0]
					break;
 800c0a0:	e03f      	b.n	800c122 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c0a2:	4b31      	ldr	r3, [pc, #196]	@ (800c168 <xTaskIncrementTick+0x150>)
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	68db      	ldr	r3, [r3, #12]
 800c0a8:	68db      	ldr	r3, [r3, #12]
 800c0aa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c0ac:	68bb      	ldr	r3, [r7, #8]
 800c0ae:	685b      	ldr	r3, [r3, #4]
 800c0b0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c0b2:	693a      	ldr	r2, [r7, #16]
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	429a      	cmp	r2, r3
 800c0b8:	d203      	bcs.n	800c0c2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c0ba:	4a2e      	ldr	r2, [pc, #184]	@ (800c174 <xTaskIncrementTick+0x15c>)
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c0c0:	e02f      	b.n	800c122 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c0c2:	68bb      	ldr	r3, [r7, #8]
 800c0c4:	3304      	adds	r3, #4
 800c0c6:	4618      	mov	r0, r3
 800c0c8:	f7fe ff3a 	bl	800af40 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c0cc:	68bb      	ldr	r3, [r7, #8]
 800c0ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d004      	beq.n	800c0de <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c0d4:	68bb      	ldr	r3, [r7, #8]
 800c0d6:	3318      	adds	r3, #24
 800c0d8:	4618      	mov	r0, r3
 800c0da:	f7fe ff31 	bl	800af40 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c0de:	68bb      	ldr	r3, [r7, #8]
 800c0e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c0e2:	4b25      	ldr	r3, [pc, #148]	@ (800c178 <xTaskIncrementTick+0x160>)
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	429a      	cmp	r2, r3
 800c0e8:	d903      	bls.n	800c0f2 <xTaskIncrementTick+0xda>
 800c0ea:	68bb      	ldr	r3, [r7, #8]
 800c0ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0ee:	4a22      	ldr	r2, [pc, #136]	@ (800c178 <xTaskIncrementTick+0x160>)
 800c0f0:	6013      	str	r3, [r2, #0]
 800c0f2:	68bb      	ldr	r3, [r7, #8]
 800c0f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c0f6:	4613      	mov	r3, r2
 800c0f8:	009b      	lsls	r3, r3, #2
 800c0fa:	4413      	add	r3, r2
 800c0fc:	009b      	lsls	r3, r3, #2
 800c0fe:	4a1f      	ldr	r2, [pc, #124]	@ (800c17c <xTaskIncrementTick+0x164>)
 800c100:	441a      	add	r2, r3
 800c102:	68bb      	ldr	r3, [r7, #8]
 800c104:	3304      	adds	r3, #4
 800c106:	4619      	mov	r1, r3
 800c108:	4610      	mov	r0, r2
 800c10a:	f7fe febc 	bl	800ae86 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c10e:	68bb      	ldr	r3, [r7, #8]
 800c110:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c112:	4b1b      	ldr	r3, [pc, #108]	@ (800c180 <xTaskIncrementTick+0x168>)
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c118:	429a      	cmp	r2, r3
 800c11a:	d3b8      	bcc.n	800c08e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800c11c:	2301      	movs	r3, #1
 800c11e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c120:	e7b5      	b.n	800c08e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c122:	4b17      	ldr	r3, [pc, #92]	@ (800c180 <xTaskIncrementTick+0x168>)
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c128:	4914      	ldr	r1, [pc, #80]	@ (800c17c <xTaskIncrementTick+0x164>)
 800c12a:	4613      	mov	r3, r2
 800c12c:	009b      	lsls	r3, r3, #2
 800c12e:	4413      	add	r3, r2
 800c130:	009b      	lsls	r3, r3, #2
 800c132:	440b      	add	r3, r1
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	2b01      	cmp	r3, #1
 800c138:	d901      	bls.n	800c13e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800c13a:	2301      	movs	r3, #1
 800c13c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c13e:	4b11      	ldr	r3, [pc, #68]	@ (800c184 <xTaskIncrementTick+0x16c>)
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	2b00      	cmp	r3, #0
 800c144:	d007      	beq.n	800c156 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800c146:	2301      	movs	r3, #1
 800c148:	617b      	str	r3, [r7, #20]
 800c14a:	e004      	b.n	800c156 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c14c:	4b0e      	ldr	r3, [pc, #56]	@ (800c188 <xTaskIncrementTick+0x170>)
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	3301      	adds	r3, #1
 800c152:	4a0d      	ldr	r2, [pc, #52]	@ (800c188 <xTaskIncrementTick+0x170>)
 800c154:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c156:	697b      	ldr	r3, [r7, #20]
}
 800c158:	4618      	mov	r0, r3
 800c15a:	3718      	adds	r7, #24
 800c15c:	46bd      	mov	sp, r7
 800c15e:	bd80      	pop	{r7, pc}
 800c160:	240010f8 	.word	0x240010f8
 800c164:	240010d4 	.word	0x240010d4
 800c168:	24001088 	.word	0x24001088
 800c16c:	2400108c 	.word	0x2400108c
 800c170:	240010e8 	.word	0x240010e8
 800c174:	240010f0 	.word	0x240010f0
 800c178:	240010d8 	.word	0x240010d8
 800c17c:	24000c00 	.word	0x24000c00
 800c180:	24000bfc 	.word	0x24000bfc
 800c184:	240010e4 	.word	0x240010e4
 800c188:	240010e0 	.word	0x240010e0

0800c18c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c18c:	b580      	push	{r7, lr}
 800c18e:	b084      	sub	sp, #16
 800c190:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c192:	4b2b      	ldr	r3, [pc, #172]	@ (800c240 <vTaskSwitchContext+0xb4>)
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	2b00      	cmp	r3, #0
 800c198:	d003      	beq.n	800c1a2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c19a:	4b2a      	ldr	r3, [pc, #168]	@ (800c244 <vTaskSwitchContext+0xb8>)
 800c19c:	2201      	movs	r2, #1
 800c19e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c1a0:	e049      	b.n	800c236 <vTaskSwitchContext+0xaa>
		xYieldPending = pdFALSE;
 800c1a2:	4b28      	ldr	r3, [pc, #160]	@ (800c244 <vTaskSwitchContext+0xb8>)
 800c1a4:	2200      	movs	r2, #0
 800c1a6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c1a8:	4b27      	ldr	r3, [pc, #156]	@ (800c248 <vTaskSwitchContext+0xbc>)
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	60fb      	str	r3, [r7, #12]
 800c1ae:	e011      	b.n	800c1d4 <vTaskSwitchContext+0x48>
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d10b      	bne.n	800c1ce <vTaskSwitchContext+0x42>
	__asm volatile
 800c1b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1ba:	f383 8811 	msr	BASEPRI, r3
 800c1be:	f3bf 8f6f 	isb	sy
 800c1c2:	f3bf 8f4f 	dsb	sy
 800c1c6:	607b      	str	r3, [r7, #4]
}
 800c1c8:	bf00      	nop
 800c1ca:	bf00      	nop
 800c1cc:	e7fd      	b.n	800c1ca <vTaskSwitchContext+0x3e>
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	3b01      	subs	r3, #1
 800c1d2:	60fb      	str	r3, [r7, #12]
 800c1d4:	491d      	ldr	r1, [pc, #116]	@ (800c24c <vTaskSwitchContext+0xc0>)
 800c1d6:	68fa      	ldr	r2, [r7, #12]
 800c1d8:	4613      	mov	r3, r2
 800c1da:	009b      	lsls	r3, r3, #2
 800c1dc:	4413      	add	r3, r2
 800c1de:	009b      	lsls	r3, r3, #2
 800c1e0:	440b      	add	r3, r1
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d0e3      	beq.n	800c1b0 <vTaskSwitchContext+0x24>
 800c1e8:	68fa      	ldr	r2, [r7, #12]
 800c1ea:	4613      	mov	r3, r2
 800c1ec:	009b      	lsls	r3, r3, #2
 800c1ee:	4413      	add	r3, r2
 800c1f0:	009b      	lsls	r3, r3, #2
 800c1f2:	4a16      	ldr	r2, [pc, #88]	@ (800c24c <vTaskSwitchContext+0xc0>)
 800c1f4:	4413      	add	r3, r2
 800c1f6:	60bb      	str	r3, [r7, #8]
 800c1f8:	68bb      	ldr	r3, [r7, #8]
 800c1fa:	685b      	ldr	r3, [r3, #4]
 800c1fc:	685a      	ldr	r2, [r3, #4]
 800c1fe:	68bb      	ldr	r3, [r7, #8]
 800c200:	605a      	str	r2, [r3, #4]
 800c202:	68bb      	ldr	r3, [r7, #8]
 800c204:	685a      	ldr	r2, [r3, #4]
 800c206:	68bb      	ldr	r3, [r7, #8]
 800c208:	3308      	adds	r3, #8
 800c20a:	429a      	cmp	r2, r3
 800c20c:	d104      	bne.n	800c218 <vTaskSwitchContext+0x8c>
 800c20e:	68bb      	ldr	r3, [r7, #8]
 800c210:	685b      	ldr	r3, [r3, #4]
 800c212:	685a      	ldr	r2, [r3, #4]
 800c214:	68bb      	ldr	r3, [r7, #8]
 800c216:	605a      	str	r2, [r3, #4]
 800c218:	68bb      	ldr	r3, [r7, #8]
 800c21a:	685b      	ldr	r3, [r3, #4]
 800c21c:	68db      	ldr	r3, [r3, #12]
 800c21e:	4a0c      	ldr	r2, [pc, #48]	@ (800c250 <vTaskSwitchContext+0xc4>)
 800c220:	6013      	str	r3, [r2, #0]
 800c222:	4a09      	ldr	r2, [pc, #36]	@ (800c248 <vTaskSwitchContext+0xbc>)
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	6013      	str	r3, [r2, #0]
		traceTASK_SWITCHED_IN();
 800c228:	f7f4 fbfa 	bl	8000a20 <traceTaskSwitch>
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c22c:	4b08      	ldr	r3, [pc, #32]	@ (800c250 <vTaskSwitchContext+0xc4>)
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	3354      	adds	r3, #84	@ 0x54
 800c232:	4a08      	ldr	r2, [pc, #32]	@ (800c254 <vTaskSwitchContext+0xc8>)
 800c234:	6013      	str	r3, [r2, #0]
}
 800c236:	bf00      	nop
 800c238:	3710      	adds	r7, #16
 800c23a:	46bd      	mov	sp, r7
 800c23c:	bd80      	pop	{r7, pc}
 800c23e:	bf00      	nop
 800c240:	240010f8 	.word	0x240010f8
 800c244:	240010e4 	.word	0x240010e4
 800c248:	240010d8 	.word	0x240010d8
 800c24c:	24000c00 	.word	0x24000c00
 800c250:	24000bfc 	.word	0x24000bfc
 800c254:	24000030 	.word	0x24000030

0800c258 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c258:	b580      	push	{r7, lr}
 800c25a:	b084      	sub	sp, #16
 800c25c:	af00      	add	r7, sp, #0
 800c25e:	6078      	str	r0, [r7, #4]
 800c260:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	2b00      	cmp	r3, #0
 800c266:	d10b      	bne.n	800c280 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800c268:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c26c:	f383 8811 	msr	BASEPRI, r3
 800c270:	f3bf 8f6f 	isb	sy
 800c274:	f3bf 8f4f 	dsb	sy
 800c278:	60fb      	str	r3, [r7, #12]
}
 800c27a:	bf00      	nop
 800c27c:	bf00      	nop
 800c27e:	e7fd      	b.n	800c27c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c280:	4b07      	ldr	r3, [pc, #28]	@ (800c2a0 <vTaskPlaceOnEventList+0x48>)
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	3318      	adds	r3, #24
 800c286:	4619      	mov	r1, r3
 800c288:	6878      	ldr	r0, [r7, #4]
 800c28a:	f7fe fe20 	bl	800aece <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c28e:	2101      	movs	r1, #1
 800c290:	6838      	ldr	r0, [r7, #0]
 800c292:	f000 fa87 	bl	800c7a4 <prvAddCurrentTaskToDelayedList>
}
 800c296:	bf00      	nop
 800c298:	3710      	adds	r7, #16
 800c29a:	46bd      	mov	sp, r7
 800c29c:	bd80      	pop	{r7, pc}
 800c29e:	bf00      	nop
 800c2a0:	24000bfc 	.word	0x24000bfc

0800c2a4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c2a4:	b580      	push	{r7, lr}
 800c2a6:	b086      	sub	sp, #24
 800c2a8:	af00      	add	r7, sp, #0
 800c2aa:	60f8      	str	r0, [r7, #12]
 800c2ac:	60b9      	str	r1, [r7, #8]
 800c2ae:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d10b      	bne.n	800c2ce <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800c2b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2ba:	f383 8811 	msr	BASEPRI, r3
 800c2be:	f3bf 8f6f 	isb	sy
 800c2c2:	f3bf 8f4f 	dsb	sy
 800c2c6:	617b      	str	r3, [r7, #20]
}
 800c2c8:	bf00      	nop
 800c2ca:	bf00      	nop
 800c2cc:	e7fd      	b.n	800c2ca <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c2ce:	4b0a      	ldr	r3, [pc, #40]	@ (800c2f8 <vTaskPlaceOnEventListRestricted+0x54>)
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	3318      	adds	r3, #24
 800c2d4:	4619      	mov	r1, r3
 800c2d6:	68f8      	ldr	r0, [r7, #12]
 800c2d8:	f7fe fdd5 	bl	800ae86 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d002      	beq.n	800c2e8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800c2e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c2e6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c2e8:	6879      	ldr	r1, [r7, #4]
 800c2ea:	68b8      	ldr	r0, [r7, #8]
 800c2ec:	f000 fa5a 	bl	800c7a4 <prvAddCurrentTaskToDelayedList>
	}
 800c2f0:	bf00      	nop
 800c2f2:	3718      	adds	r7, #24
 800c2f4:	46bd      	mov	sp, r7
 800c2f6:	bd80      	pop	{r7, pc}
 800c2f8:	24000bfc 	.word	0x24000bfc

0800c2fc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c2fc:	b580      	push	{r7, lr}
 800c2fe:	b086      	sub	sp, #24
 800c300:	af00      	add	r7, sp, #0
 800c302:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	68db      	ldr	r3, [r3, #12]
 800c308:	68db      	ldr	r3, [r3, #12]
 800c30a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c30c:	693b      	ldr	r3, [r7, #16]
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d10b      	bne.n	800c32a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800c312:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c316:	f383 8811 	msr	BASEPRI, r3
 800c31a:	f3bf 8f6f 	isb	sy
 800c31e:	f3bf 8f4f 	dsb	sy
 800c322:	60fb      	str	r3, [r7, #12]
}
 800c324:	bf00      	nop
 800c326:	bf00      	nop
 800c328:	e7fd      	b.n	800c326 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c32a:	693b      	ldr	r3, [r7, #16]
 800c32c:	3318      	adds	r3, #24
 800c32e:	4618      	mov	r0, r3
 800c330:	f7fe fe06 	bl	800af40 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c334:	4b1d      	ldr	r3, [pc, #116]	@ (800c3ac <xTaskRemoveFromEventList+0xb0>)
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d11d      	bne.n	800c378 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c33c:	693b      	ldr	r3, [r7, #16]
 800c33e:	3304      	adds	r3, #4
 800c340:	4618      	mov	r0, r3
 800c342:	f7fe fdfd 	bl	800af40 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c346:	693b      	ldr	r3, [r7, #16]
 800c348:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c34a:	4b19      	ldr	r3, [pc, #100]	@ (800c3b0 <xTaskRemoveFromEventList+0xb4>)
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	429a      	cmp	r2, r3
 800c350:	d903      	bls.n	800c35a <xTaskRemoveFromEventList+0x5e>
 800c352:	693b      	ldr	r3, [r7, #16]
 800c354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c356:	4a16      	ldr	r2, [pc, #88]	@ (800c3b0 <xTaskRemoveFromEventList+0xb4>)
 800c358:	6013      	str	r3, [r2, #0]
 800c35a:	693b      	ldr	r3, [r7, #16]
 800c35c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c35e:	4613      	mov	r3, r2
 800c360:	009b      	lsls	r3, r3, #2
 800c362:	4413      	add	r3, r2
 800c364:	009b      	lsls	r3, r3, #2
 800c366:	4a13      	ldr	r2, [pc, #76]	@ (800c3b4 <xTaskRemoveFromEventList+0xb8>)
 800c368:	441a      	add	r2, r3
 800c36a:	693b      	ldr	r3, [r7, #16]
 800c36c:	3304      	adds	r3, #4
 800c36e:	4619      	mov	r1, r3
 800c370:	4610      	mov	r0, r2
 800c372:	f7fe fd88 	bl	800ae86 <vListInsertEnd>
 800c376:	e005      	b.n	800c384 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c378:	693b      	ldr	r3, [r7, #16]
 800c37a:	3318      	adds	r3, #24
 800c37c:	4619      	mov	r1, r3
 800c37e:	480e      	ldr	r0, [pc, #56]	@ (800c3b8 <xTaskRemoveFromEventList+0xbc>)
 800c380:	f7fe fd81 	bl	800ae86 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c384:	693b      	ldr	r3, [r7, #16]
 800c386:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c388:	4b0c      	ldr	r3, [pc, #48]	@ (800c3bc <xTaskRemoveFromEventList+0xc0>)
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c38e:	429a      	cmp	r2, r3
 800c390:	d905      	bls.n	800c39e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c392:	2301      	movs	r3, #1
 800c394:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c396:	4b0a      	ldr	r3, [pc, #40]	@ (800c3c0 <xTaskRemoveFromEventList+0xc4>)
 800c398:	2201      	movs	r2, #1
 800c39a:	601a      	str	r2, [r3, #0]
 800c39c:	e001      	b.n	800c3a2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800c39e:	2300      	movs	r3, #0
 800c3a0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c3a2:	697b      	ldr	r3, [r7, #20]
}
 800c3a4:	4618      	mov	r0, r3
 800c3a6:	3718      	adds	r7, #24
 800c3a8:	46bd      	mov	sp, r7
 800c3aa:	bd80      	pop	{r7, pc}
 800c3ac:	240010f8 	.word	0x240010f8
 800c3b0:	240010d8 	.word	0x240010d8
 800c3b4:	24000c00 	.word	0x24000c00
 800c3b8:	24001090 	.word	0x24001090
 800c3bc:	24000bfc 	.word	0x24000bfc
 800c3c0:	240010e4 	.word	0x240010e4

0800c3c4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c3c4:	b480      	push	{r7}
 800c3c6:	b083      	sub	sp, #12
 800c3c8:	af00      	add	r7, sp, #0
 800c3ca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c3cc:	4b06      	ldr	r3, [pc, #24]	@ (800c3e8 <vTaskInternalSetTimeOutState+0x24>)
 800c3ce:	681a      	ldr	r2, [r3, #0]
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c3d4:	4b05      	ldr	r3, [pc, #20]	@ (800c3ec <vTaskInternalSetTimeOutState+0x28>)
 800c3d6:	681a      	ldr	r2, [r3, #0]
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	605a      	str	r2, [r3, #4]
}
 800c3dc:	bf00      	nop
 800c3de:	370c      	adds	r7, #12
 800c3e0:	46bd      	mov	sp, r7
 800c3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3e6:	4770      	bx	lr
 800c3e8:	240010e8 	.word	0x240010e8
 800c3ec:	240010d4 	.word	0x240010d4

0800c3f0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c3f0:	b580      	push	{r7, lr}
 800c3f2:	b088      	sub	sp, #32
 800c3f4:	af00      	add	r7, sp, #0
 800c3f6:	6078      	str	r0, [r7, #4]
 800c3f8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d10b      	bne.n	800c418 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800c400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c404:	f383 8811 	msr	BASEPRI, r3
 800c408:	f3bf 8f6f 	isb	sy
 800c40c:	f3bf 8f4f 	dsb	sy
 800c410:	613b      	str	r3, [r7, #16]
}
 800c412:	bf00      	nop
 800c414:	bf00      	nop
 800c416:	e7fd      	b.n	800c414 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c418:	683b      	ldr	r3, [r7, #0]
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d10b      	bne.n	800c436 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800c41e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c422:	f383 8811 	msr	BASEPRI, r3
 800c426:	f3bf 8f6f 	isb	sy
 800c42a:	f3bf 8f4f 	dsb	sy
 800c42e:	60fb      	str	r3, [r7, #12]
}
 800c430:	bf00      	nop
 800c432:	bf00      	nop
 800c434:	e7fd      	b.n	800c432 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800c436:	f000 fe97 	bl	800d168 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c43a:	4b1d      	ldr	r3, [pc, #116]	@ (800c4b0 <xTaskCheckForTimeOut+0xc0>)
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	685b      	ldr	r3, [r3, #4]
 800c444:	69ba      	ldr	r2, [r7, #24]
 800c446:	1ad3      	subs	r3, r2, r3
 800c448:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c44a:	683b      	ldr	r3, [r7, #0]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c452:	d102      	bne.n	800c45a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c454:	2300      	movs	r3, #0
 800c456:	61fb      	str	r3, [r7, #28]
 800c458:	e023      	b.n	800c4a2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	681a      	ldr	r2, [r3, #0]
 800c45e:	4b15      	ldr	r3, [pc, #84]	@ (800c4b4 <xTaskCheckForTimeOut+0xc4>)
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	429a      	cmp	r2, r3
 800c464:	d007      	beq.n	800c476 <xTaskCheckForTimeOut+0x86>
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	685b      	ldr	r3, [r3, #4]
 800c46a:	69ba      	ldr	r2, [r7, #24]
 800c46c:	429a      	cmp	r2, r3
 800c46e:	d302      	bcc.n	800c476 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c470:	2301      	movs	r3, #1
 800c472:	61fb      	str	r3, [r7, #28]
 800c474:	e015      	b.n	800c4a2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c476:	683b      	ldr	r3, [r7, #0]
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	697a      	ldr	r2, [r7, #20]
 800c47c:	429a      	cmp	r2, r3
 800c47e:	d20b      	bcs.n	800c498 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c480:	683b      	ldr	r3, [r7, #0]
 800c482:	681a      	ldr	r2, [r3, #0]
 800c484:	697b      	ldr	r3, [r7, #20]
 800c486:	1ad2      	subs	r2, r2, r3
 800c488:	683b      	ldr	r3, [r7, #0]
 800c48a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c48c:	6878      	ldr	r0, [r7, #4]
 800c48e:	f7ff ff99 	bl	800c3c4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c492:	2300      	movs	r3, #0
 800c494:	61fb      	str	r3, [r7, #28]
 800c496:	e004      	b.n	800c4a2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800c498:	683b      	ldr	r3, [r7, #0]
 800c49a:	2200      	movs	r2, #0
 800c49c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c49e:	2301      	movs	r3, #1
 800c4a0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c4a2:	f000 fe93 	bl	800d1cc <vPortExitCritical>

	return xReturn;
 800c4a6:	69fb      	ldr	r3, [r7, #28]
}
 800c4a8:	4618      	mov	r0, r3
 800c4aa:	3720      	adds	r7, #32
 800c4ac:	46bd      	mov	sp, r7
 800c4ae:	bd80      	pop	{r7, pc}
 800c4b0:	240010d4 	.word	0x240010d4
 800c4b4:	240010e8 	.word	0x240010e8

0800c4b8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c4b8:	b480      	push	{r7}
 800c4ba:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c4bc:	4b03      	ldr	r3, [pc, #12]	@ (800c4cc <vTaskMissedYield+0x14>)
 800c4be:	2201      	movs	r2, #1
 800c4c0:	601a      	str	r2, [r3, #0]
}
 800c4c2:	bf00      	nop
 800c4c4:	46bd      	mov	sp, r7
 800c4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ca:	4770      	bx	lr
 800c4cc:	240010e4 	.word	0x240010e4

0800c4d0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b082      	sub	sp, #8
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c4d8:	f000 f852 	bl	800c580 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c4dc:	4b06      	ldr	r3, [pc, #24]	@ (800c4f8 <prvIdleTask+0x28>)
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	2b01      	cmp	r3, #1
 800c4e2:	d9f9      	bls.n	800c4d8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c4e4:	4b05      	ldr	r3, [pc, #20]	@ (800c4fc <prvIdleTask+0x2c>)
 800c4e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c4ea:	601a      	str	r2, [r3, #0]
 800c4ec:	f3bf 8f4f 	dsb	sy
 800c4f0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c4f4:	e7f0      	b.n	800c4d8 <prvIdleTask+0x8>
 800c4f6:	bf00      	nop
 800c4f8:	24000c00 	.word	0x24000c00
 800c4fc:	e000ed04 	.word	0xe000ed04

0800c500 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c500:	b580      	push	{r7, lr}
 800c502:	b082      	sub	sp, #8
 800c504:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c506:	2300      	movs	r3, #0
 800c508:	607b      	str	r3, [r7, #4]
 800c50a:	e00c      	b.n	800c526 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c50c:	687a      	ldr	r2, [r7, #4]
 800c50e:	4613      	mov	r3, r2
 800c510:	009b      	lsls	r3, r3, #2
 800c512:	4413      	add	r3, r2
 800c514:	009b      	lsls	r3, r3, #2
 800c516:	4a12      	ldr	r2, [pc, #72]	@ (800c560 <prvInitialiseTaskLists+0x60>)
 800c518:	4413      	add	r3, r2
 800c51a:	4618      	mov	r0, r3
 800c51c:	f7fe fc86 	bl	800ae2c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	3301      	adds	r3, #1
 800c524:	607b      	str	r3, [r7, #4]
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	2b37      	cmp	r3, #55	@ 0x37
 800c52a:	d9ef      	bls.n	800c50c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c52c:	480d      	ldr	r0, [pc, #52]	@ (800c564 <prvInitialiseTaskLists+0x64>)
 800c52e:	f7fe fc7d 	bl	800ae2c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c532:	480d      	ldr	r0, [pc, #52]	@ (800c568 <prvInitialiseTaskLists+0x68>)
 800c534:	f7fe fc7a 	bl	800ae2c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c538:	480c      	ldr	r0, [pc, #48]	@ (800c56c <prvInitialiseTaskLists+0x6c>)
 800c53a:	f7fe fc77 	bl	800ae2c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c53e:	480c      	ldr	r0, [pc, #48]	@ (800c570 <prvInitialiseTaskLists+0x70>)
 800c540:	f7fe fc74 	bl	800ae2c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c544:	480b      	ldr	r0, [pc, #44]	@ (800c574 <prvInitialiseTaskLists+0x74>)
 800c546:	f7fe fc71 	bl	800ae2c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c54a:	4b0b      	ldr	r3, [pc, #44]	@ (800c578 <prvInitialiseTaskLists+0x78>)
 800c54c:	4a05      	ldr	r2, [pc, #20]	@ (800c564 <prvInitialiseTaskLists+0x64>)
 800c54e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c550:	4b0a      	ldr	r3, [pc, #40]	@ (800c57c <prvInitialiseTaskLists+0x7c>)
 800c552:	4a05      	ldr	r2, [pc, #20]	@ (800c568 <prvInitialiseTaskLists+0x68>)
 800c554:	601a      	str	r2, [r3, #0]
}
 800c556:	bf00      	nop
 800c558:	3708      	adds	r7, #8
 800c55a:	46bd      	mov	sp, r7
 800c55c:	bd80      	pop	{r7, pc}
 800c55e:	bf00      	nop
 800c560:	24000c00 	.word	0x24000c00
 800c564:	24001060 	.word	0x24001060
 800c568:	24001074 	.word	0x24001074
 800c56c:	24001090 	.word	0x24001090
 800c570:	240010a4 	.word	0x240010a4
 800c574:	240010bc 	.word	0x240010bc
 800c578:	24001088 	.word	0x24001088
 800c57c:	2400108c 	.word	0x2400108c

0800c580 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c580:	b580      	push	{r7, lr}
 800c582:	b082      	sub	sp, #8
 800c584:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c586:	e019      	b.n	800c5bc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c588:	f000 fdee 	bl	800d168 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c58c:	4b10      	ldr	r3, [pc, #64]	@ (800c5d0 <prvCheckTasksWaitingTermination+0x50>)
 800c58e:	68db      	ldr	r3, [r3, #12]
 800c590:	68db      	ldr	r3, [r3, #12]
 800c592:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	3304      	adds	r3, #4
 800c598:	4618      	mov	r0, r3
 800c59a:	f7fe fcd1 	bl	800af40 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c59e:	4b0d      	ldr	r3, [pc, #52]	@ (800c5d4 <prvCheckTasksWaitingTermination+0x54>)
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	3b01      	subs	r3, #1
 800c5a4:	4a0b      	ldr	r2, [pc, #44]	@ (800c5d4 <prvCheckTasksWaitingTermination+0x54>)
 800c5a6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c5a8:	4b0b      	ldr	r3, [pc, #44]	@ (800c5d8 <prvCheckTasksWaitingTermination+0x58>)
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	3b01      	subs	r3, #1
 800c5ae:	4a0a      	ldr	r2, [pc, #40]	@ (800c5d8 <prvCheckTasksWaitingTermination+0x58>)
 800c5b0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c5b2:	f000 fe0b 	bl	800d1cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c5b6:	6878      	ldr	r0, [r7, #4]
 800c5b8:	f000 f810 	bl	800c5dc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c5bc:	4b06      	ldr	r3, [pc, #24]	@ (800c5d8 <prvCheckTasksWaitingTermination+0x58>)
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d1e1      	bne.n	800c588 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c5c4:	bf00      	nop
 800c5c6:	bf00      	nop
 800c5c8:	3708      	adds	r7, #8
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	bd80      	pop	{r7, pc}
 800c5ce:	bf00      	nop
 800c5d0:	240010a4 	.word	0x240010a4
 800c5d4:	240010d0 	.word	0x240010d0
 800c5d8:	240010b8 	.word	0x240010b8

0800c5dc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c5dc:	b580      	push	{r7, lr}
 800c5de:	b084      	sub	sp, #16
 800c5e0:	af00      	add	r7, sp, #0
 800c5e2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	3354      	adds	r3, #84	@ 0x54
 800c5e8:	4618      	mov	r0, r3
 800c5ea:	f001 fd09 	bl	800e000 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d108      	bne.n	800c60a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c5fc:	4618      	mov	r0, r3
 800c5fe:	f7f4 f8f5 	bl	80007ec <vPortFree>
				vPortFree( pxTCB );
 800c602:	6878      	ldr	r0, [r7, #4]
 800c604:	f7f4 f8f2 	bl	80007ec <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c608:	e019      	b.n	800c63e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c610:	2b01      	cmp	r3, #1
 800c612:	d103      	bne.n	800c61c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c614:	6878      	ldr	r0, [r7, #4]
 800c616:	f7f4 f8e9 	bl	80007ec <vPortFree>
	}
 800c61a:	e010      	b.n	800c63e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c622:	2b02      	cmp	r3, #2
 800c624:	d00b      	beq.n	800c63e <prvDeleteTCB+0x62>
	__asm volatile
 800c626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c62a:	f383 8811 	msr	BASEPRI, r3
 800c62e:	f3bf 8f6f 	isb	sy
 800c632:	f3bf 8f4f 	dsb	sy
 800c636:	60fb      	str	r3, [r7, #12]
}
 800c638:	bf00      	nop
 800c63a:	bf00      	nop
 800c63c:	e7fd      	b.n	800c63a <prvDeleteTCB+0x5e>
	}
 800c63e:	bf00      	nop
 800c640:	3710      	adds	r7, #16
 800c642:	46bd      	mov	sp, r7
 800c644:	bd80      	pop	{r7, pc}
	...

0800c648 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c648:	b480      	push	{r7}
 800c64a:	b083      	sub	sp, #12
 800c64c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c64e:	4b0c      	ldr	r3, [pc, #48]	@ (800c680 <prvResetNextTaskUnblockTime+0x38>)
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	2b00      	cmp	r3, #0
 800c656:	d104      	bne.n	800c662 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c658:	4b0a      	ldr	r3, [pc, #40]	@ (800c684 <prvResetNextTaskUnblockTime+0x3c>)
 800c65a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c65e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c660:	e008      	b.n	800c674 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c662:	4b07      	ldr	r3, [pc, #28]	@ (800c680 <prvResetNextTaskUnblockTime+0x38>)
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	68db      	ldr	r3, [r3, #12]
 800c668:	68db      	ldr	r3, [r3, #12]
 800c66a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	685b      	ldr	r3, [r3, #4]
 800c670:	4a04      	ldr	r2, [pc, #16]	@ (800c684 <prvResetNextTaskUnblockTime+0x3c>)
 800c672:	6013      	str	r3, [r2, #0]
}
 800c674:	bf00      	nop
 800c676:	370c      	adds	r7, #12
 800c678:	46bd      	mov	sp, r7
 800c67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c67e:	4770      	bx	lr
 800c680:	24001088 	.word	0x24001088
 800c684:	240010f0 	.word	0x240010f0

0800c688 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c688:	b480      	push	{r7}
 800c68a:	b083      	sub	sp, #12
 800c68c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c68e:	4b0b      	ldr	r3, [pc, #44]	@ (800c6bc <xTaskGetSchedulerState+0x34>)
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	2b00      	cmp	r3, #0
 800c694:	d102      	bne.n	800c69c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c696:	2301      	movs	r3, #1
 800c698:	607b      	str	r3, [r7, #4]
 800c69a:	e008      	b.n	800c6ae <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c69c:	4b08      	ldr	r3, [pc, #32]	@ (800c6c0 <xTaskGetSchedulerState+0x38>)
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d102      	bne.n	800c6aa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c6a4:	2302      	movs	r3, #2
 800c6a6:	607b      	str	r3, [r7, #4]
 800c6a8:	e001      	b.n	800c6ae <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c6aa:	2300      	movs	r3, #0
 800c6ac:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c6ae:	687b      	ldr	r3, [r7, #4]
	}
 800c6b0:	4618      	mov	r0, r3
 800c6b2:	370c      	adds	r7, #12
 800c6b4:	46bd      	mov	sp, r7
 800c6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ba:	4770      	bx	lr
 800c6bc:	240010dc 	.word	0x240010dc
 800c6c0:	240010f8 	.word	0x240010f8

0800c6c4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c6c4:	b580      	push	{r7, lr}
 800c6c6:	b086      	sub	sp, #24
 800c6c8:	af00      	add	r7, sp, #0
 800c6ca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c6d0:	2300      	movs	r3, #0
 800c6d2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d058      	beq.n	800c78c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c6da:	4b2f      	ldr	r3, [pc, #188]	@ (800c798 <xTaskPriorityDisinherit+0xd4>)
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	693a      	ldr	r2, [r7, #16]
 800c6e0:	429a      	cmp	r2, r3
 800c6e2:	d00b      	beq.n	800c6fc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800c6e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6e8:	f383 8811 	msr	BASEPRI, r3
 800c6ec:	f3bf 8f6f 	isb	sy
 800c6f0:	f3bf 8f4f 	dsb	sy
 800c6f4:	60fb      	str	r3, [r7, #12]
}
 800c6f6:	bf00      	nop
 800c6f8:	bf00      	nop
 800c6fa:	e7fd      	b.n	800c6f8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c6fc:	693b      	ldr	r3, [r7, #16]
 800c6fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c700:	2b00      	cmp	r3, #0
 800c702:	d10b      	bne.n	800c71c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800c704:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c708:	f383 8811 	msr	BASEPRI, r3
 800c70c:	f3bf 8f6f 	isb	sy
 800c710:	f3bf 8f4f 	dsb	sy
 800c714:	60bb      	str	r3, [r7, #8]
}
 800c716:	bf00      	nop
 800c718:	bf00      	nop
 800c71a:	e7fd      	b.n	800c718 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800c71c:	693b      	ldr	r3, [r7, #16]
 800c71e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c720:	1e5a      	subs	r2, r3, #1
 800c722:	693b      	ldr	r3, [r7, #16]
 800c724:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c726:	693b      	ldr	r3, [r7, #16]
 800c728:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c72a:	693b      	ldr	r3, [r7, #16]
 800c72c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c72e:	429a      	cmp	r2, r3
 800c730:	d02c      	beq.n	800c78c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c732:	693b      	ldr	r3, [r7, #16]
 800c734:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c736:	2b00      	cmp	r3, #0
 800c738:	d128      	bne.n	800c78c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c73a:	693b      	ldr	r3, [r7, #16]
 800c73c:	3304      	adds	r3, #4
 800c73e:	4618      	mov	r0, r3
 800c740:	f7fe fbfe 	bl	800af40 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c744:	693b      	ldr	r3, [r7, #16]
 800c746:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c748:	693b      	ldr	r3, [r7, #16]
 800c74a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c74c:	693b      	ldr	r3, [r7, #16]
 800c74e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c750:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c754:	693b      	ldr	r3, [r7, #16]
 800c756:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c758:	693b      	ldr	r3, [r7, #16]
 800c75a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c75c:	4b0f      	ldr	r3, [pc, #60]	@ (800c79c <xTaskPriorityDisinherit+0xd8>)
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	429a      	cmp	r2, r3
 800c762:	d903      	bls.n	800c76c <xTaskPriorityDisinherit+0xa8>
 800c764:	693b      	ldr	r3, [r7, #16]
 800c766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c768:	4a0c      	ldr	r2, [pc, #48]	@ (800c79c <xTaskPriorityDisinherit+0xd8>)
 800c76a:	6013      	str	r3, [r2, #0]
 800c76c:	693b      	ldr	r3, [r7, #16]
 800c76e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c770:	4613      	mov	r3, r2
 800c772:	009b      	lsls	r3, r3, #2
 800c774:	4413      	add	r3, r2
 800c776:	009b      	lsls	r3, r3, #2
 800c778:	4a09      	ldr	r2, [pc, #36]	@ (800c7a0 <xTaskPriorityDisinherit+0xdc>)
 800c77a:	441a      	add	r2, r3
 800c77c:	693b      	ldr	r3, [r7, #16]
 800c77e:	3304      	adds	r3, #4
 800c780:	4619      	mov	r1, r3
 800c782:	4610      	mov	r0, r2
 800c784:	f7fe fb7f 	bl	800ae86 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c788:	2301      	movs	r3, #1
 800c78a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c78c:	697b      	ldr	r3, [r7, #20]
	}
 800c78e:	4618      	mov	r0, r3
 800c790:	3718      	adds	r7, #24
 800c792:	46bd      	mov	sp, r7
 800c794:	bd80      	pop	{r7, pc}
 800c796:	bf00      	nop
 800c798:	24000bfc 	.word	0x24000bfc
 800c79c:	240010d8 	.word	0x240010d8
 800c7a0:	24000c00 	.word	0x24000c00

0800c7a4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c7a4:	b580      	push	{r7, lr}
 800c7a6:	b084      	sub	sp, #16
 800c7a8:	af00      	add	r7, sp, #0
 800c7aa:	6078      	str	r0, [r7, #4]
 800c7ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c7ae:	4b21      	ldr	r3, [pc, #132]	@ (800c834 <prvAddCurrentTaskToDelayedList+0x90>)
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c7b4:	4b20      	ldr	r3, [pc, #128]	@ (800c838 <prvAddCurrentTaskToDelayedList+0x94>)
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	3304      	adds	r3, #4
 800c7ba:	4618      	mov	r0, r3
 800c7bc:	f7fe fbc0 	bl	800af40 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c7c6:	d10a      	bne.n	800c7de <prvAddCurrentTaskToDelayedList+0x3a>
 800c7c8:	683b      	ldr	r3, [r7, #0]
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d007      	beq.n	800c7de <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c7ce:	4b1a      	ldr	r3, [pc, #104]	@ (800c838 <prvAddCurrentTaskToDelayedList+0x94>)
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	3304      	adds	r3, #4
 800c7d4:	4619      	mov	r1, r3
 800c7d6:	4819      	ldr	r0, [pc, #100]	@ (800c83c <prvAddCurrentTaskToDelayedList+0x98>)
 800c7d8:	f7fe fb55 	bl	800ae86 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c7dc:	e026      	b.n	800c82c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c7de:	68fa      	ldr	r2, [r7, #12]
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	4413      	add	r3, r2
 800c7e4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c7e6:	4b14      	ldr	r3, [pc, #80]	@ (800c838 <prvAddCurrentTaskToDelayedList+0x94>)
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	68ba      	ldr	r2, [r7, #8]
 800c7ec:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c7ee:	68ba      	ldr	r2, [r7, #8]
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	429a      	cmp	r2, r3
 800c7f4:	d209      	bcs.n	800c80a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c7f6:	4b12      	ldr	r3, [pc, #72]	@ (800c840 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c7f8:	681a      	ldr	r2, [r3, #0]
 800c7fa:	4b0f      	ldr	r3, [pc, #60]	@ (800c838 <prvAddCurrentTaskToDelayedList+0x94>)
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	3304      	adds	r3, #4
 800c800:	4619      	mov	r1, r3
 800c802:	4610      	mov	r0, r2
 800c804:	f7fe fb63 	bl	800aece <vListInsert>
}
 800c808:	e010      	b.n	800c82c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c80a:	4b0e      	ldr	r3, [pc, #56]	@ (800c844 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c80c:	681a      	ldr	r2, [r3, #0]
 800c80e:	4b0a      	ldr	r3, [pc, #40]	@ (800c838 <prvAddCurrentTaskToDelayedList+0x94>)
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	3304      	adds	r3, #4
 800c814:	4619      	mov	r1, r3
 800c816:	4610      	mov	r0, r2
 800c818:	f7fe fb59 	bl	800aece <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c81c:	4b0a      	ldr	r3, [pc, #40]	@ (800c848 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	68ba      	ldr	r2, [r7, #8]
 800c822:	429a      	cmp	r2, r3
 800c824:	d202      	bcs.n	800c82c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c826:	4a08      	ldr	r2, [pc, #32]	@ (800c848 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c828:	68bb      	ldr	r3, [r7, #8]
 800c82a:	6013      	str	r3, [r2, #0]
}
 800c82c:	bf00      	nop
 800c82e:	3710      	adds	r7, #16
 800c830:	46bd      	mov	sp, r7
 800c832:	bd80      	pop	{r7, pc}
 800c834:	240010d4 	.word	0x240010d4
 800c838:	24000bfc 	.word	0x24000bfc
 800c83c:	240010bc 	.word	0x240010bc
 800c840:	2400108c 	.word	0x2400108c
 800c844:	24001088 	.word	0x24001088
 800c848:	240010f0 	.word	0x240010f0

0800c84c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c84c:	b580      	push	{r7, lr}
 800c84e:	b08a      	sub	sp, #40	@ 0x28
 800c850:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c852:	2300      	movs	r3, #0
 800c854:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c856:	f000 fb13 	bl	800ce80 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c85a:	4b1d      	ldr	r3, [pc, #116]	@ (800c8d0 <xTimerCreateTimerTask+0x84>)
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d021      	beq.n	800c8a6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c862:	2300      	movs	r3, #0
 800c864:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c866:	2300      	movs	r3, #0
 800c868:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c86a:	1d3a      	adds	r2, r7, #4
 800c86c:	f107 0108 	add.w	r1, r7, #8
 800c870:	f107 030c 	add.w	r3, r7, #12
 800c874:	4618      	mov	r0, r3
 800c876:	f7fe fabf 	bl	800adf8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c87a:	6879      	ldr	r1, [r7, #4]
 800c87c:	68bb      	ldr	r3, [r7, #8]
 800c87e:	68fa      	ldr	r2, [r7, #12]
 800c880:	9202      	str	r2, [sp, #8]
 800c882:	9301      	str	r3, [sp, #4]
 800c884:	2302      	movs	r3, #2
 800c886:	9300      	str	r3, [sp, #0]
 800c888:	2300      	movs	r3, #0
 800c88a:	460a      	mov	r2, r1
 800c88c:	4911      	ldr	r1, [pc, #68]	@ (800c8d4 <xTimerCreateTimerTask+0x88>)
 800c88e:	4812      	ldr	r0, [pc, #72]	@ (800c8d8 <xTimerCreateTimerTask+0x8c>)
 800c890:	f7ff f87a 	bl	800b988 <xTaskCreateStatic>
 800c894:	4603      	mov	r3, r0
 800c896:	4a11      	ldr	r2, [pc, #68]	@ (800c8dc <xTimerCreateTimerTask+0x90>)
 800c898:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c89a:	4b10      	ldr	r3, [pc, #64]	@ (800c8dc <xTimerCreateTimerTask+0x90>)
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d001      	beq.n	800c8a6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c8a2:	2301      	movs	r3, #1
 800c8a4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c8a6:	697b      	ldr	r3, [r7, #20]
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d10b      	bne.n	800c8c4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800c8ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8b0:	f383 8811 	msr	BASEPRI, r3
 800c8b4:	f3bf 8f6f 	isb	sy
 800c8b8:	f3bf 8f4f 	dsb	sy
 800c8bc:	613b      	str	r3, [r7, #16]
}
 800c8be:	bf00      	nop
 800c8c0:	bf00      	nop
 800c8c2:	e7fd      	b.n	800c8c0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c8c4:	697b      	ldr	r3, [r7, #20]
}
 800c8c6:	4618      	mov	r0, r3
 800c8c8:	3718      	adds	r7, #24
 800c8ca:	46bd      	mov	sp, r7
 800c8cc:	bd80      	pop	{r7, pc}
 800c8ce:	bf00      	nop
 800c8d0:	2400112c 	.word	0x2400112c
 800c8d4:	080100c0 	.word	0x080100c0
 800c8d8:	0800ca19 	.word	0x0800ca19
 800c8dc:	24001130 	.word	0x24001130

0800c8e0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c8e0:	b580      	push	{r7, lr}
 800c8e2:	b08a      	sub	sp, #40	@ 0x28
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	60f8      	str	r0, [r7, #12]
 800c8e8:	60b9      	str	r1, [r7, #8]
 800c8ea:	607a      	str	r2, [r7, #4]
 800c8ec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d10b      	bne.n	800c910 <xTimerGenericCommand+0x30>
	__asm volatile
 800c8f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8fc:	f383 8811 	msr	BASEPRI, r3
 800c900:	f3bf 8f6f 	isb	sy
 800c904:	f3bf 8f4f 	dsb	sy
 800c908:	623b      	str	r3, [r7, #32]
}
 800c90a:	bf00      	nop
 800c90c:	bf00      	nop
 800c90e:	e7fd      	b.n	800c90c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c910:	4b19      	ldr	r3, [pc, #100]	@ (800c978 <xTimerGenericCommand+0x98>)
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	2b00      	cmp	r3, #0
 800c916:	d02a      	beq.n	800c96e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c918:	68bb      	ldr	r3, [r7, #8]
 800c91a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c924:	68bb      	ldr	r3, [r7, #8]
 800c926:	2b05      	cmp	r3, #5
 800c928:	dc18      	bgt.n	800c95c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c92a:	f7ff fead 	bl	800c688 <xTaskGetSchedulerState>
 800c92e:	4603      	mov	r3, r0
 800c930:	2b02      	cmp	r3, #2
 800c932:	d109      	bne.n	800c948 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c934:	4b10      	ldr	r3, [pc, #64]	@ (800c978 <xTimerGenericCommand+0x98>)
 800c936:	6818      	ldr	r0, [r3, #0]
 800c938:	f107 0110 	add.w	r1, r7, #16
 800c93c:	2300      	movs	r3, #0
 800c93e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c940:	f7fe fc32 	bl	800b1a8 <xQueueGenericSend>
 800c944:	6278      	str	r0, [r7, #36]	@ 0x24
 800c946:	e012      	b.n	800c96e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c948:	4b0b      	ldr	r3, [pc, #44]	@ (800c978 <xTimerGenericCommand+0x98>)
 800c94a:	6818      	ldr	r0, [r3, #0]
 800c94c:	f107 0110 	add.w	r1, r7, #16
 800c950:	2300      	movs	r3, #0
 800c952:	2200      	movs	r2, #0
 800c954:	f7fe fc28 	bl	800b1a8 <xQueueGenericSend>
 800c958:	6278      	str	r0, [r7, #36]	@ 0x24
 800c95a:	e008      	b.n	800c96e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c95c:	4b06      	ldr	r3, [pc, #24]	@ (800c978 <xTimerGenericCommand+0x98>)
 800c95e:	6818      	ldr	r0, [r3, #0]
 800c960:	f107 0110 	add.w	r1, r7, #16
 800c964:	2300      	movs	r3, #0
 800c966:	683a      	ldr	r2, [r7, #0]
 800c968:	f7fe fd20 	bl	800b3ac <xQueueGenericSendFromISR>
 800c96c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c96e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c970:	4618      	mov	r0, r3
 800c972:	3728      	adds	r7, #40	@ 0x28
 800c974:	46bd      	mov	sp, r7
 800c976:	bd80      	pop	{r7, pc}
 800c978:	2400112c 	.word	0x2400112c

0800c97c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c97c:	b580      	push	{r7, lr}
 800c97e:	b088      	sub	sp, #32
 800c980:	af02      	add	r7, sp, #8
 800c982:	6078      	str	r0, [r7, #4]
 800c984:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c986:	4b23      	ldr	r3, [pc, #140]	@ (800ca14 <prvProcessExpiredTimer+0x98>)
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	68db      	ldr	r3, [r3, #12]
 800c98c:	68db      	ldr	r3, [r3, #12]
 800c98e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c990:	697b      	ldr	r3, [r7, #20]
 800c992:	3304      	adds	r3, #4
 800c994:	4618      	mov	r0, r3
 800c996:	f7fe fad3 	bl	800af40 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c99a:	697b      	ldr	r3, [r7, #20]
 800c99c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c9a0:	f003 0304 	and.w	r3, r3, #4
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d023      	beq.n	800c9f0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c9a8:	697b      	ldr	r3, [r7, #20]
 800c9aa:	699a      	ldr	r2, [r3, #24]
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	18d1      	adds	r1, r2, r3
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	683a      	ldr	r2, [r7, #0]
 800c9b4:	6978      	ldr	r0, [r7, #20]
 800c9b6:	f000 f8d5 	bl	800cb64 <prvInsertTimerInActiveList>
 800c9ba:	4603      	mov	r3, r0
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d020      	beq.n	800ca02 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c9c0:	2300      	movs	r3, #0
 800c9c2:	9300      	str	r3, [sp, #0]
 800c9c4:	2300      	movs	r3, #0
 800c9c6:	687a      	ldr	r2, [r7, #4]
 800c9c8:	2100      	movs	r1, #0
 800c9ca:	6978      	ldr	r0, [r7, #20]
 800c9cc:	f7ff ff88 	bl	800c8e0 <xTimerGenericCommand>
 800c9d0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c9d2:	693b      	ldr	r3, [r7, #16]
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	d114      	bne.n	800ca02 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800c9d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9dc:	f383 8811 	msr	BASEPRI, r3
 800c9e0:	f3bf 8f6f 	isb	sy
 800c9e4:	f3bf 8f4f 	dsb	sy
 800c9e8:	60fb      	str	r3, [r7, #12]
}
 800c9ea:	bf00      	nop
 800c9ec:	bf00      	nop
 800c9ee:	e7fd      	b.n	800c9ec <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c9f0:	697b      	ldr	r3, [r7, #20]
 800c9f2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c9f6:	f023 0301 	bic.w	r3, r3, #1
 800c9fa:	b2da      	uxtb	r2, r3
 800c9fc:	697b      	ldr	r3, [r7, #20]
 800c9fe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ca02:	697b      	ldr	r3, [r7, #20]
 800ca04:	6a1b      	ldr	r3, [r3, #32]
 800ca06:	6978      	ldr	r0, [r7, #20]
 800ca08:	4798      	blx	r3
}
 800ca0a:	bf00      	nop
 800ca0c:	3718      	adds	r7, #24
 800ca0e:	46bd      	mov	sp, r7
 800ca10:	bd80      	pop	{r7, pc}
 800ca12:	bf00      	nop
 800ca14:	24001124 	.word	0x24001124

0800ca18 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800ca18:	b580      	push	{r7, lr}
 800ca1a:	b084      	sub	sp, #16
 800ca1c:	af00      	add	r7, sp, #0
 800ca1e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ca20:	f107 0308 	add.w	r3, r7, #8
 800ca24:	4618      	mov	r0, r3
 800ca26:	f000 f859 	bl	800cadc <prvGetNextExpireTime>
 800ca2a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ca2c:	68bb      	ldr	r3, [r7, #8]
 800ca2e:	4619      	mov	r1, r3
 800ca30:	68f8      	ldr	r0, [r7, #12]
 800ca32:	f000 f805 	bl	800ca40 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ca36:	f000 f8d7 	bl	800cbe8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ca3a:	bf00      	nop
 800ca3c:	e7f0      	b.n	800ca20 <prvTimerTask+0x8>
	...

0800ca40 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ca40:	b580      	push	{r7, lr}
 800ca42:	b084      	sub	sp, #16
 800ca44:	af00      	add	r7, sp, #0
 800ca46:	6078      	str	r0, [r7, #4]
 800ca48:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ca4a:	f7ff fa03 	bl	800be54 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ca4e:	f107 0308 	add.w	r3, r7, #8
 800ca52:	4618      	mov	r0, r3
 800ca54:	f000 f866 	bl	800cb24 <prvSampleTimeNow>
 800ca58:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ca5a:	68bb      	ldr	r3, [r7, #8]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d130      	bne.n	800cac2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ca60:	683b      	ldr	r3, [r7, #0]
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d10a      	bne.n	800ca7c <prvProcessTimerOrBlockTask+0x3c>
 800ca66:	687a      	ldr	r2, [r7, #4]
 800ca68:	68fb      	ldr	r3, [r7, #12]
 800ca6a:	429a      	cmp	r2, r3
 800ca6c:	d806      	bhi.n	800ca7c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ca6e:	f7ff f9ff 	bl	800be70 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ca72:	68f9      	ldr	r1, [r7, #12]
 800ca74:	6878      	ldr	r0, [r7, #4]
 800ca76:	f7ff ff81 	bl	800c97c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ca7a:	e024      	b.n	800cac6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ca7c:	683b      	ldr	r3, [r7, #0]
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	d008      	beq.n	800ca94 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ca82:	4b13      	ldr	r3, [pc, #76]	@ (800cad0 <prvProcessTimerOrBlockTask+0x90>)
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d101      	bne.n	800ca90 <prvProcessTimerOrBlockTask+0x50>
 800ca8c:	2301      	movs	r3, #1
 800ca8e:	e000      	b.n	800ca92 <prvProcessTimerOrBlockTask+0x52>
 800ca90:	2300      	movs	r3, #0
 800ca92:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ca94:	4b0f      	ldr	r3, [pc, #60]	@ (800cad4 <prvProcessTimerOrBlockTask+0x94>)
 800ca96:	6818      	ldr	r0, [r3, #0]
 800ca98:	687a      	ldr	r2, [r7, #4]
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	1ad3      	subs	r3, r2, r3
 800ca9e:	683a      	ldr	r2, [r7, #0]
 800caa0:	4619      	mov	r1, r3
 800caa2:	f7fe ff3d 	bl	800b920 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800caa6:	f7ff f9e3 	bl	800be70 <xTaskResumeAll>
 800caaa:	4603      	mov	r3, r0
 800caac:	2b00      	cmp	r3, #0
 800caae:	d10a      	bne.n	800cac6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800cab0:	4b09      	ldr	r3, [pc, #36]	@ (800cad8 <prvProcessTimerOrBlockTask+0x98>)
 800cab2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cab6:	601a      	str	r2, [r3, #0]
 800cab8:	f3bf 8f4f 	dsb	sy
 800cabc:	f3bf 8f6f 	isb	sy
}
 800cac0:	e001      	b.n	800cac6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800cac2:	f7ff f9d5 	bl	800be70 <xTaskResumeAll>
}
 800cac6:	bf00      	nop
 800cac8:	3710      	adds	r7, #16
 800caca:	46bd      	mov	sp, r7
 800cacc:	bd80      	pop	{r7, pc}
 800cace:	bf00      	nop
 800cad0:	24001128 	.word	0x24001128
 800cad4:	2400112c 	.word	0x2400112c
 800cad8:	e000ed04 	.word	0xe000ed04

0800cadc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800cadc:	b480      	push	{r7}
 800cade:	b085      	sub	sp, #20
 800cae0:	af00      	add	r7, sp, #0
 800cae2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800cae4:	4b0e      	ldr	r3, [pc, #56]	@ (800cb20 <prvGetNextExpireTime+0x44>)
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	681b      	ldr	r3, [r3, #0]
 800caea:	2b00      	cmp	r3, #0
 800caec:	d101      	bne.n	800caf2 <prvGetNextExpireTime+0x16>
 800caee:	2201      	movs	r2, #1
 800caf0:	e000      	b.n	800caf4 <prvGetNextExpireTime+0x18>
 800caf2:	2200      	movs	r2, #0
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d105      	bne.n	800cb0c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cb00:	4b07      	ldr	r3, [pc, #28]	@ (800cb20 <prvGetNextExpireTime+0x44>)
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	68db      	ldr	r3, [r3, #12]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	60fb      	str	r3, [r7, #12]
 800cb0a:	e001      	b.n	800cb10 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800cb0c:	2300      	movs	r3, #0
 800cb0e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800cb10:	68fb      	ldr	r3, [r7, #12]
}
 800cb12:	4618      	mov	r0, r3
 800cb14:	3714      	adds	r7, #20
 800cb16:	46bd      	mov	sp, r7
 800cb18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb1c:	4770      	bx	lr
 800cb1e:	bf00      	nop
 800cb20:	24001124 	.word	0x24001124

0800cb24 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800cb24:	b580      	push	{r7, lr}
 800cb26:	b084      	sub	sp, #16
 800cb28:	af00      	add	r7, sp, #0
 800cb2a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800cb2c:	f7ff fa3e 	bl	800bfac <xTaskGetTickCount>
 800cb30:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800cb32:	4b0b      	ldr	r3, [pc, #44]	@ (800cb60 <prvSampleTimeNow+0x3c>)
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	68fa      	ldr	r2, [r7, #12]
 800cb38:	429a      	cmp	r2, r3
 800cb3a:	d205      	bcs.n	800cb48 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800cb3c:	f000 f93a 	bl	800cdb4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	2201      	movs	r2, #1
 800cb44:	601a      	str	r2, [r3, #0]
 800cb46:	e002      	b.n	800cb4e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	2200      	movs	r2, #0
 800cb4c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800cb4e:	4a04      	ldr	r2, [pc, #16]	@ (800cb60 <prvSampleTimeNow+0x3c>)
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800cb54:	68fb      	ldr	r3, [r7, #12]
}
 800cb56:	4618      	mov	r0, r3
 800cb58:	3710      	adds	r7, #16
 800cb5a:	46bd      	mov	sp, r7
 800cb5c:	bd80      	pop	{r7, pc}
 800cb5e:	bf00      	nop
 800cb60:	24001134 	.word	0x24001134

0800cb64 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800cb64:	b580      	push	{r7, lr}
 800cb66:	b086      	sub	sp, #24
 800cb68:	af00      	add	r7, sp, #0
 800cb6a:	60f8      	str	r0, [r7, #12]
 800cb6c:	60b9      	str	r1, [r7, #8]
 800cb6e:	607a      	str	r2, [r7, #4]
 800cb70:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800cb72:	2300      	movs	r3, #0
 800cb74:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	68ba      	ldr	r2, [r7, #8]
 800cb7a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	68fa      	ldr	r2, [r7, #12]
 800cb80:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800cb82:	68ba      	ldr	r2, [r7, #8]
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	429a      	cmp	r2, r3
 800cb88:	d812      	bhi.n	800cbb0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cb8a:	687a      	ldr	r2, [r7, #4]
 800cb8c:	683b      	ldr	r3, [r7, #0]
 800cb8e:	1ad2      	subs	r2, r2, r3
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	699b      	ldr	r3, [r3, #24]
 800cb94:	429a      	cmp	r2, r3
 800cb96:	d302      	bcc.n	800cb9e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800cb98:	2301      	movs	r3, #1
 800cb9a:	617b      	str	r3, [r7, #20]
 800cb9c:	e01b      	b.n	800cbd6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800cb9e:	4b10      	ldr	r3, [pc, #64]	@ (800cbe0 <prvInsertTimerInActiveList+0x7c>)
 800cba0:	681a      	ldr	r2, [r3, #0]
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	3304      	adds	r3, #4
 800cba6:	4619      	mov	r1, r3
 800cba8:	4610      	mov	r0, r2
 800cbaa:	f7fe f990 	bl	800aece <vListInsert>
 800cbae:	e012      	b.n	800cbd6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800cbb0:	687a      	ldr	r2, [r7, #4]
 800cbb2:	683b      	ldr	r3, [r7, #0]
 800cbb4:	429a      	cmp	r2, r3
 800cbb6:	d206      	bcs.n	800cbc6 <prvInsertTimerInActiveList+0x62>
 800cbb8:	68ba      	ldr	r2, [r7, #8]
 800cbba:	683b      	ldr	r3, [r7, #0]
 800cbbc:	429a      	cmp	r2, r3
 800cbbe:	d302      	bcc.n	800cbc6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800cbc0:	2301      	movs	r3, #1
 800cbc2:	617b      	str	r3, [r7, #20]
 800cbc4:	e007      	b.n	800cbd6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cbc6:	4b07      	ldr	r3, [pc, #28]	@ (800cbe4 <prvInsertTimerInActiveList+0x80>)
 800cbc8:	681a      	ldr	r2, [r3, #0]
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	3304      	adds	r3, #4
 800cbce:	4619      	mov	r1, r3
 800cbd0:	4610      	mov	r0, r2
 800cbd2:	f7fe f97c 	bl	800aece <vListInsert>
		}
	}

	return xProcessTimerNow;
 800cbd6:	697b      	ldr	r3, [r7, #20]
}
 800cbd8:	4618      	mov	r0, r3
 800cbda:	3718      	adds	r7, #24
 800cbdc:	46bd      	mov	sp, r7
 800cbde:	bd80      	pop	{r7, pc}
 800cbe0:	24001128 	.word	0x24001128
 800cbe4:	24001124 	.word	0x24001124

0800cbe8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800cbe8:	b580      	push	{r7, lr}
 800cbea:	b08e      	sub	sp, #56	@ 0x38
 800cbec:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cbee:	e0ce      	b.n	800cd8e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	da19      	bge.n	800cc2a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800cbf6:	1d3b      	adds	r3, r7, #4
 800cbf8:	3304      	adds	r3, #4
 800cbfa:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800cbfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d10b      	bne.n	800cc1a <prvProcessReceivedCommands+0x32>
	__asm volatile
 800cc02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc06:	f383 8811 	msr	BASEPRI, r3
 800cc0a:	f3bf 8f6f 	isb	sy
 800cc0e:	f3bf 8f4f 	dsb	sy
 800cc12:	61fb      	str	r3, [r7, #28]
}
 800cc14:	bf00      	nop
 800cc16:	bf00      	nop
 800cc18:	e7fd      	b.n	800cc16 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800cc1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cc20:	6850      	ldr	r0, [r2, #4]
 800cc22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cc24:	6892      	ldr	r2, [r2, #8]
 800cc26:	4611      	mov	r1, r2
 800cc28:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	f2c0 80ae 	blt.w	800cd8e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800cc36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc38:	695b      	ldr	r3, [r3, #20]
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d004      	beq.n	800cc48 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cc3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc40:	3304      	adds	r3, #4
 800cc42:	4618      	mov	r0, r3
 800cc44:	f7fe f97c 	bl	800af40 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cc48:	463b      	mov	r3, r7
 800cc4a:	4618      	mov	r0, r3
 800cc4c:	f7ff ff6a 	bl	800cb24 <prvSampleTimeNow>
 800cc50:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	2b09      	cmp	r3, #9
 800cc56:	f200 8097 	bhi.w	800cd88 <prvProcessReceivedCommands+0x1a0>
 800cc5a:	a201      	add	r2, pc, #4	@ (adr r2, 800cc60 <prvProcessReceivedCommands+0x78>)
 800cc5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc60:	0800cc89 	.word	0x0800cc89
 800cc64:	0800cc89 	.word	0x0800cc89
 800cc68:	0800cc89 	.word	0x0800cc89
 800cc6c:	0800ccff 	.word	0x0800ccff
 800cc70:	0800cd13 	.word	0x0800cd13
 800cc74:	0800cd5f 	.word	0x0800cd5f
 800cc78:	0800cc89 	.word	0x0800cc89
 800cc7c:	0800cc89 	.word	0x0800cc89
 800cc80:	0800ccff 	.word	0x0800ccff
 800cc84:	0800cd13 	.word	0x0800cd13
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cc88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc8a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cc8e:	f043 0301 	orr.w	r3, r3, #1
 800cc92:	b2da      	uxtb	r2, r3
 800cc94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc96:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800cc9a:	68ba      	ldr	r2, [r7, #8]
 800cc9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc9e:	699b      	ldr	r3, [r3, #24]
 800cca0:	18d1      	adds	r1, r2, r3
 800cca2:	68bb      	ldr	r3, [r7, #8]
 800cca4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cca6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cca8:	f7ff ff5c 	bl	800cb64 <prvInsertTimerInActiveList>
 800ccac:	4603      	mov	r3, r0
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d06c      	beq.n	800cd8c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ccb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccb4:	6a1b      	ldr	r3, [r3, #32]
 800ccb6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ccb8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ccba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccbc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ccc0:	f003 0304 	and.w	r3, r3, #4
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d061      	beq.n	800cd8c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ccc8:	68ba      	ldr	r2, [r7, #8]
 800ccca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cccc:	699b      	ldr	r3, [r3, #24]
 800ccce:	441a      	add	r2, r3
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	9300      	str	r3, [sp, #0]
 800ccd4:	2300      	movs	r3, #0
 800ccd6:	2100      	movs	r1, #0
 800ccd8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ccda:	f7ff fe01 	bl	800c8e0 <xTimerGenericCommand>
 800ccde:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800cce0:	6a3b      	ldr	r3, [r7, #32]
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d152      	bne.n	800cd8c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800cce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ccea:	f383 8811 	msr	BASEPRI, r3
 800ccee:	f3bf 8f6f 	isb	sy
 800ccf2:	f3bf 8f4f 	dsb	sy
 800ccf6:	61bb      	str	r3, [r7, #24]
}
 800ccf8:	bf00      	nop
 800ccfa:	bf00      	nop
 800ccfc:	e7fd      	b.n	800ccfa <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ccfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cd04:	f023 0301 	bic.w	r3, r3, #1
 800cd08:	b2da      	uxtb	r2, r3
 800cd0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd0c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800cd10:	e03d      	b.n	800cd8e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cd12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd14:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cd18:	f043 0301 	orr.w	r3, r3, #1
 800cd1c:	b2da      	uxtb	r2, r3
 800cd1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd20:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800cd24:	68ba      	ldr	r2, [r7, #8]
 800cd26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd28:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800cd2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd2c:	699b      	ldr	r3, [r3, #24]
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d10b      	bne.n	800cd4a <prvProcessReceivedCommands+0x162>
	__asm volatile
 800cd32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd36:	f383 8811 	msr	BASEPRI, r3
 800cd3a:	f3bf 8f6f 	isb	sy
 800cd3e:	f3bf 8f4f 	dsb	sy
 800cd42:	617b      	str	r3, [r7, #20]
}
 800cd44:	bf00      	nop
 800cd46:	bf00      	nop
 800cd48:	e7fd      	b.n	800cd46 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800cd4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd4c:	699a      	ldr	r2, [r3, #24]
 800cd4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd50:	18d1      	adds	r1, r2, r3
 800cd52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cd56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cd58:	f7ff ff04 	bl	800cb64 <prvInsertTimerInActiveList>
					break;
 800cd5c:	e017      	b.n	800cd8e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800cd5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd60:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cd64:	f003 0302 	and.w	r3, r3, #2
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d103      	bne.n	800cd74 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800cd6c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cd6e:	f7f3 fd3d 	bl	80007ec <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800cd72:	e00c      	b.n	800cd8e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cd74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd76:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cd7a:	f023 0301 	bic.w	r3, r3, #1
 800cd7e:	b2da      	uxtb	r2, r3
 800cd80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd82:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800cd86:	e002      	b.n	800cd8e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800cd88:	bf00      	nop
 800cd8a:	e000      	b.n	800cd8e <prvProcessReceivedCommands+0x1a6>
					break;
 800cd8c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cd8e:	4b08      	ldr	r3, [pc, #32]	@ (800cdb0 <prvProcessReceivedCommands+0x1c8>)
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	1d39      	adds	r1, r7, #4
 800cd94:	2200      	movs	r2, #0
 800cd96:	4618      	mov	r0, r3
 800cd98:	f7fe fba6 	bl	800b4e8 <xQueueReceive>
 800cd9c:	4603      	mov	r3, r0
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	f47f af26 	bne.w	800cbf0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800cda4:	bf00      	nop
 800cda6:	bf00      	nop
 800cda8:	3730      	adds	r7, #48	@ 0x30
 800cdaa:	46bd      	mov	sp, r7
 800cdac:	bd80      	pop	{r7, pc}
 800cdae:	bf00      	nop
 800cdb0:	2400112c 	.word	0x2400112c

0800cdb4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800cdb4:	b580      	push	{r7, lr}
 800cdb6:	b088      	sub	sp, #32
 800cdb8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cdba:	e049      	b.n	800ce50 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cdbc:	4b2e      	ldr	r3, [pc, #184]	@ (800ce78 <prvSwitchTimerLists+0xc4>)
 800cdbe:	681b      	ldr	r3, [r3, #0]
 800cdc0:	68db      	ldr	r3, [r3, #12]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cdc6:	4b2c      	ldr	r3, [pc, #176]	@ (800ce78 <prvSwitchTimerLists+0xc4>)
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	68db      	ldr	r3, [r3, #12]
 800cdcc:	68db      	ldr	r3, [r3, #12]
 800cdce:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	3304      	adds	r3, #4
 800cdd4:	4618      	mov	r0, r3
 800cdd6:	f7fe f8b3 	bl	800af40 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	6a1b      	ldr	r3, [r3, #32]
 800cdde:	68f8      	ldr	r0, [r7, #12]
 800cde0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cde8:	f003 0304 	and.w	r3, r3, #4
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d02f      	beq.n	800ce50 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	699b      	ldr	r3, [r3, #24]
 800cdf4:	693a      	ldr	r2, [r7, #16]
 800cdf6:	4413      	add	r3, r2
 800cdf8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800cdfa:	68ba      	ldr	r2, [r7, #8]
 800cdfc:	693b      	ldr	r3, [r7, #16]
 800cdfe:	429a      	cmp	r2, r3
 800ce00:	d90e      	bls.n	800ce20 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	68ba      	ldr	r2, [r7, #8]
 800ce06:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	68fa      	ldr	r2, [r7, #12]
 800ce0c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ce0e:	4b1a      	ldr	r3, [pc, #104]	@ (800ce78 <prvSwitchTimerLists+0xc4>)
 800ce10:	681a      	ldr	r2, [r3, #0]
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	3304      	adds	r3, #4
 800ce16:	4619      	mov	r1, r3
 800ce18:	4610      	mov	r0, r2
 800ce1a:	f7fe f858 	bl	800aece <vListInsert>
 800ce1e:	e017      	b.n	800ce50 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ce20:	2300      	movs	r3, #0
 800ce22:	9300      	str	r3, [sp, #0]
 800ce24:	2300      	movs	r3, #0
 800ce26:	693a      	ldr	r2, [r7, #16]
 800ce28:	2100      	movs	r1, #0
 800ce2a:	68f8      	ldr	r0, [r7, #12]
 800ce2c:	f7ff fd58 	bl	800c8e0 <xTimerGenericCommand>
 800ce30:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d10b      	bne.n	800ce50 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800ce38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce3c:	f383 8811 	msr	BASEPRI, r3
 800ce40:	f3bf 8f6f 	isb	sy
 800ce44:	f3bf 8f4f 	dsb	sy
 800ce48:	603b      	str	r3, [r7, #0]
}
 800ce4a:	bf00      	nop
 800ce4c:	bf00      	nop
 800ce4e:	e7fd      	b.n	800ce4c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ce50:	4b09      	ldr	r3, [pc, #36]	@ (800ce78 <prvSwitchTimerLists+0xc4>)
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d1b0      	bne.n	800cdbc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ce5a:	4b07      	ldr	r3, [pc, #28]	@ (800ce78 <prvSwitchTimerLists+0xc4>)
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ce60:	4b06      	ldr	r3, [pc, #24]	@ (800ce7c <prvSwitchTimerLists+0xc8>)
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	4a04      	ldr	r2, [pc, #16]	@ (800ce78 <prvSwitchTimerLists+0xc4>)
 800ce66:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ce68:	4a04      	ldr	r2, [pc, #16]	@ (800ce7c <prvSwitchTimerLists+0xc8>)
 800ce6a:	697b      	ldr	r3, [r7, #20]
 800ce6c:	6013      	str	r3, [r2, #0]
}
 800ce6e:	bf00      	nop
 800ce70:	3718      	adds	r7, #24
 800ce72:	46bd      	mov	sp, r7
 800ce74:	bd80      	pop	{r7, pc}
 800ce76:	bf00      	nop
 800ce78:	24001124 	.word	0x24001124
 800ce7c:	24001128 	.word	0x24001128

0800ce80 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ce80:	b580      	push	{r7, lr}
 800ce82:	b082      	sub	sp, #8
 800ce84:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ce86:	f000 f96f 	bl	800d168 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ce8a:	4b15      	ldr	r3, [pc, #84]	@ (800cee0 <prvCheckForValidListAndQueue+0x60>)
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d120      	bne.n	800ced4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ce92:	4814      	ldr	r0, [pc, #80]	@ (800cee4 <prvCheckForValidListAndQueue+0x64>)
 800ce94:	f7fd ffca 	bl	800ae2c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ce98:	4813      	ldr	r0, [pc, #76]	@ (800cee8 <prvCheckForValidListAndQueue+0x68>)
 800ce9a:	f7fd ffc7 	bl	800ae2c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ce9e:	4b13      	ldr	r3, [pc, #76]	@ (800ceec <prvCheckForValidListAndQueue+0x6c>)
 800cea0:	4a10      	ldr	r2, [pc, #64]	@ (800cee4 <prvCheckForValidListAndQueue+0x64>)
 800cea2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800cea4:	4b12      	ldr	r3, [pc, #72]	@ (800cef0 <prvCheckForValidListAndQueue+0x70>)
 800cea6:	4a10      	ldr	r2, [pc, #64]	@ (800cee8 <prvCheckForValidListAndQueue+0x68>)
 800cea8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ceaa:	2300      	movs	r3, #0
 800ceac:	9300      	str	r3, [sp, #0]
 800ceae:	4b11      	ldr	r3, [pc, #68]	@ (800cef4 <prvCheckForValidListAndQueue+0x74>)
 800ceb0:	4a11      	ldr	r2, [pc, #68]	@ (800cef8 <prvCheckForValidListAndQueue+0x78>)
 800ceb2:	2110      	movs	r1, #16
 800ceb4:	200a      	movs	r0, #10
 800ceb6:	f7fe f8d7 	bl	800b068 <xQueueGenericCreateStatic>
 800ceba:	4603      	mov	r3, r0
 800cebc:	4a08      	ldr	r2, [pc, #32]	@ (800cee0 <prvCheckForValidListAndQueue+0x60>)
 800cebe:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800cec0:	4b07      	ldr	r3, [pc, #28]	@ (800cee0 <prvCheckForValidListAndQueue+0x60>)
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d005      	beq.n	800ced4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800cec8:	4b05      	ldr	r3, [pc, #20]	@ (800cee0 <prvCheckForValidListAndQueue+0x60>)
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	490b      	ldr	r1, [pc, #44]	@ (800cefc <prvCheckForValidListAndQueue+0x7c>)
 800cece:	4618      	mov	r0, r3
 800ced0:	f7fe fcfc 	bl	800b8cc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ced4:	f000 f97a 	bl	800d1cc <vPortExitCritical>
}
 800ced8:	bf00      	nop
 800ceda:	46bd      	mov	sp, r7
 800cedc:	bd80      	pop	{r7, pc}
 800cede:	bf00      	nop
 800cee0:	2400112c 	.word	0x2400112c
 800cee4:	240010fc 	.word	0x240010fc
 800cee8:	24001110 	.word	0x24001110
 800ceec:	24001124 	.word	0x24001124
 800cef0:	24001128 	.word	0x24001128
 800cef4:	240011d8 	.word	0x240011d8
 800cef8:	24001138 	.word	0x24001138
 800cefc:	080100c8 	.word	0x080100c8

0800cf00 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cf00:	b480      	push	{r7}
 800cf02:	b085      	sub	sp, #20
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	60f8      	str	r0, [r7, #12]
 800cf08:	60b9      	str	r1, [r7, #8]
 800cf0a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	3b04      	subs	r3, #4
 800cf10:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800cf18:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	3b04      	subs	r3, #4
 800cf1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cf20:	68bb      	ldr	r3, [r7, #8]
 800cf22:	f023 0201 	bic.w	r2, r3, #1
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	3b04      	subs	r3, #4
 800cf2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cf30:	4a0c      	ldr	r2, [pc, #48]	@ (800cf64 <pxPortInitialiseStack+0x64>)
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cf36:	68fb      	ldr	r3, [r7, #12]
 800cf38:	3b14      	subs	r3, #20
 800cf3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cf3c:	687a      	ldr	r2, [r7, #4]
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	3b04      	subs	r3, #4
 800cf46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	f06f 0202 	mvn.w	r2, #2
 800cf4e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	3b20      	subs	r3, #32
 800cf54:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cf56:	68fb      	ldr	r3, [r7, #12]
}
 800cf58:	4618      	mov	r0, r3
 800cf5a:	3714      	adds	r7, #20
 800cf5c:	46bd      	mov	sp, r7
 800cf5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf62:	4770      	bx	lr
 800cf64:	0800cf69 	.word	0x0800cf69

0800cf68 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cf68:	b480      	push	{r7}
 800cf6a:	b085      	sub	sp, #20
 800cf6c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cf6e:	2300      	movs	r3, #0
 800cf70:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cf72:	4b13      	ldr	r3, [pc, #76]	@ (800cfc0 <prvTaskExitError+0x58>)
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800cf7a:	d00b      	beq.n	800cf94 <prvTaskExitError+0x2c>
	__asm volatile
 800cf7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf80:	f383 8811 	msr	BASEPRI, r3
 800cf84:	f3bf 8f6f 	isb	sy
 800cf88:	f3bf 8f4f 	dsb	sy
 800cf8c:	60fb      	str	r3, [r7, #12]
}
 800cf8e:	bf00      	nop
 800cf90:	bf00      	nop
 800cf92:	e7fd      	b.n	800cf90 <prvTaskExitError+0x28>
	__asm volatile
 800cf94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf98:	f383 8811 	msr	BASEPRI, r3
 800cf9c:	f3bf 8f6f 	isb	sy
 800cfa0:	f3bf 8f4f 	dsb	sy
 800cfa4:	60bb      	str	r3, [r7, #8]
}
 800cfa6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800cfa8:	bf00      	nop
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d0fc      	beq.n	800cfaa <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800cfb0:	bf00      	nop
 800cfb2:	bf00      	nop
 800cfb4:	3714      	adds	r7, #20
 800cfb6:	46bd      	mov	sp, r7
 800cfb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfbc:	4770      	bx	lr
 800cfbe:	bf00      	nop
 800cfc0:	24000020 	.word	0x24000020
	...

0800cfd0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cfd0:	4b07      	ldr	r3, [pc, #28]	@ (800cff0 <pxCurrentTCBConst2>)
 800cfd2:	6819      	ldr	r1, [r3, #0]
 800cfd4:	6808      	ldr	r0, [r1, #0]
 800cfd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfda:	f380 8809 	msr	PSP, r0
 800cfde:	f3bf 8f6f 	isb	sy
 800cfe2:	f04f 0000 	mov.w	r0, #0
 800cfe6:	f380 8811 	msr	BASEPRI, r0
 800cfea:	4770      	bx	lr
 800cfec:	f3af 8000 	nop.w

0800cff0 <pxCurrentTCBConst2>:
 800cff0:	24000bfc 	.word	0x24000bfc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cff4:	bf00      	nop
 800cff6:	bf00      	nop

0800cff8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800cff8:	4808      	ldr	r0, [pc, #32]	@ (800d01c <prvPortStartFirstTask+0x24>)
 800cffa:	6800      	ldr	r0, [r0, #0]
 800cffc:	6800      	ldr	r0, [r0, #0]
 800cffe:	f380 8808 	msr	MSP, r0
 800d002:	f04f 0000 	mov.w	r0, #0
 800d006:	f380 8814 	msr	CONTROL, r0
 800d00a:	b662      	cpsie	i
 800d00c:	b661      	cpsie	f
 800d00e:	f3bf 8f4f 	dsb	sy
 800d012:	f3bf 8f6f 	isb	sy
 800d016:	df00      	svc	0
 800d018:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d01a:	bf00      	nop
 800d01c:	e000ed08 	.word	0xe000ed08

0800d020 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d020:	b580      	push	{r7, lr}
 800d022:	b086      	sub	sp, #24
 800d024:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d026:	4b47      	ldr	r3, [pc, #284]	@ (800d144 <xPortStartScheduler+0x124>)
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	4a47      	ldr	r2, [pc, #284]	@ (800d148 <xPortStartScheduler+0x128>)
 800d02c:	4293      	cmp	r3, r2
 800d02e:	d10b      	bne.n	800d048 <xPortStartScheduler+0x28>
	__asm volatile
 800d030:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d034:	f383 8811 	msr	BASEPRI, r3
 800d038:	f3bf 8f6f 	isb	sy
 800d03c:	f3bf 8f4f 	dsb	sy
 800d040:	60fb      	str	r3, [r7, #12]
}
 800d042:	bf00      	nop
 800d044:	bf00      	nop
 800d046:	e7fd      	b.n	800d044 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d048:	4b3e      	ldr	r3, [pc, #248]	@ (800d144 <xPortStartScheduler+0x124>)
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	4a3f      	ldr	r2, [pc, #252]	@ (800d14c <xPortStartScheduler+0x12c>)
 800d04e:	4293      	cmp	r3, r2
 800d050:	d10b      	bne.n	800d06a <xPortStartScheduler+0x4a>
	__asm volatile
 800d052:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d056:	f383 8811 	msr	BASEPRI, r3
 800d05a:	f3bf 8f6f 	isb	sy
 800d05e:	f3bf 8f4f 	dsb	sy
 800d062:	613b      	str	r3, [r7, #16]
}
 800d064:	bf00      	nop
 800d066:	bf00      	nop
 800d068:	e7fd      	b.n	800d066 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d06a:	4b39      	ldr	r3, [pc, #228]	@ (800d150 <xPortStartScheduler+0x130>)
 800d06c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d06e:	697b      	ldr	r3, [r7, #20]
 800d070:	781b      	ldrb	r3, [r3, #0]
 800d072:	b2db      	uxtb	r3, r3
 800d074:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d076:	697b      	ldr	r3, [r7, #20]
 800d078:	22ff      	movs	r2, #255	@ 0xff
 800d07a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d07c:	697b      	ldr	r3, [r7, #20]
 800d07e:	781b      	ldrb	r3, [r3, #0]
 800d080:	b2db      	uxtb	r3, r3
 800d082:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d084:	78fb      	ldrb	r3, [r7, #3]
 800d086:	b2db      	uxtb	r3, r3
 800d088:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800d08c:	b2da      	uxtb	r2, r3
 800d08e:	4b31      	ldr	r3, [pc, #196]	@ (800d154 <xPortStartScheduler+0x134>)
 800d090:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d092:	4b31      	ldr	r3, [pc, #196]	@ (800d158 <xPortStartScheduler+0x138>)
 800d094:	2207      	movs	r2, #7
 800d096:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d098:	e009      	b.n	800d0ae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800d09a:	4b2f      	ldr	r3, [pc, #188]	@ (800d158 <xPortStartScheduler+0x138>)
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	3b01      	subs	r3, #1
 800d0a0:	4a2d      	ldr	r2, [pc, #180]	@ (800d158 <xPortStartScheduler+0x138>)
 800d0a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d0a4:	78fb      	ldrb	r3, [r7, #3]
 800d0a6:	b2db      	uxtb	r3, r3
 800d0a8:	005b      	lsls	r3, r3, #1
 800d0aa:	b2db      	uxtb	r3, r3
 800d0ac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d0ae:	78fb      	ldrb	r3, [r7, #3]
 800d0b0:	b2db      	uxtb	r3, r3
 800d0b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d0b6:	2b80      	cmp	r3, #128	@ 0x80
 800d0b8:	d0ef      	beq.n	800d09a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d0ba:	4b27      	ldr	r3, [pc, #156]	@ (800d158 <xPortStartScheduler+0x138>)
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	f1c3 0307 	rsb	r3, r3, #7
 800d0c2:	2b04      	cmp	r3, #4
 800d0c4:	d00b      	beq.n	800d0de <xPortStartScheduler+0xbe>
	__asm volatile
 800d0c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0ca:	f383 8811 	msr	BASEPRI, r3
 800d0ce:	f3bf 8f6f 	isb	sy
 800d0d2:	f3bf 8f4f 	dsb	sy
 800d0d6:	60bb      	str	r3, [r7, #8]
}
 800d0d8:	bf00      	nop
 800d0da:	bf00      	nop
 800d0dc:	e7fd      	b.n	800d0da <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d0de:	4b1e      	ldr	r3, [pc, #120]	@ (800d158 <xPortStartScheduler+0x138>)
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	021b      	lsls	r3, r3, #8
 800d0e4:	4a1c      	ldr	r2, [pc, #112]	@ (800d158 <xPortStartScheduler+0x138>)
 800d0e6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d0e8:	4b1b      	ldr	r3, [pc, #108]	@ (800d158 <xPortStartScheduler+0x138>)
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d0f0:	4a19      	ldr	r2, [pc, #100]	@ (800d158 <xPortStartScheduler+0x138>)
 800d0f2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	b2da      	uxtb	r2, r3
 800d0f8:	697b      	ldr	r3, [r7, #20]
 800d0fa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d0fc:	4b17      	ldr	r3, [pc, #92]	@ (800d15c <xPortStartScheduler+0x13c>)
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	4a16      	ldr	r2, [pc, #88]	@ (800d15c <xPortStartScheduler+0x13c>)
 800d102:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800d106:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d108:	4b14      	ldr	r3, [pc, #80]	@ (800d15c <xPortStartScheduler+0x13c>)
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	4a13      	ldr	r2, [pc, #76]	@ (800d15c <xPortStartScheduler+0x13c>)
 800d10e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800d112:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d114:	f000 f8da 	bl	800d2cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d118:	4b11      	ldr	r3, [pc, #68]	@ (800d160 <xPortStartScheduler+0x140>)
 800d11a:	2200      	movs	r2, #0
 800d11c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d11e:	f000 f8f9 	bl	800d314 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d122:	4b10      	ldr	r3, [pc, #64]	@ (800d164 <xPortStartScheduler+0x144>)
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	4a0f      	ldr	r2, [pc, #60]	@ (800d164 <xPortStartScheduler+0x144>)
 800d128:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800d12c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d12e:	f7ff ff63 	bl	800cff8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d132:	f7ff f82b 	bl	800c18c <vTaskSwitchContext>
	prvTaskExitError();
 800d136:	f7ff ff17 	bl	800cf68 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d13a:	2300      	movs	r3, #0
}
 800d13c:	4618      	mov	r0, r3
 800d13e:	3718      	adds	r7, #24
 800d140:	46bd      	mov	sp, r7
 800d142:	bd80      	pop	{r7, pc}
 800d144:	e000ed00 	.word	0xe000ed00
 800d148:	410fc271 	.word	0x410fc271
 800d14c:	410fc270 	.word	0x410fc270
 800d150:	e000e400 	.word	0xe000e400
 800d154:	24001228 	.word	0x24001228
 800d158:	2400122c 	.word	0x2400122c
 800d15c:	e000ed20 	.word	0xe000ed20
 800d160:	24000020 	.word	0x24000020
 800d164:	e000ef34 	.word	0xe000ef34

0800d168 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d168:	b480      	push	{r7}
 800d16a:	b083      	sub	sp, #12
 800d16c:	af00      	add	r7, sp, #0
	__asm volatile
 800d16e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d172:	f383 8811 	msr	BASEPRI, r3
 800d176:	f3bf 8f6f 	isb	sy
 800d17a:	f3bf 8f4f 	dsb	sy
 800d17e:	607b      	str	r3, [r7, #4]
}
 800d180:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d182:	4b10      	ldr	r3, [pc, #64]	@ (800d1c4 <vPortEnterCritical+0x5c>)
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	3301      	adds	r3, #1
 800d188:	4a0e      	ldr	r2, [pc, #56]	@ (800d1c4 <vPortEnterCritical+0x5c>)
 800d18a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d18c:	4b0d      	ldr	r3, [pc, #52]	@ (800d1c4 <vPortEnterCritical+0x5c>)
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	2b01      	cmp	r3, #1
 800d192:	d110      	bne.n	800d1b6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d194:	4b0c      	ldr	r3, [pc, #48]	@ (800d1c8 <vPortEnterCritical+0x60>)
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	b2db      	uxtb	r3, r3
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d00b      	beq.n	800d1b6 <vPortEnterCritical+0x4e>
	__asm volatile
 800d19e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1a2:	f383 8811 	msr	BASEPRI, r3
 800d1a6:	f3bf 8f6f 	isb	sy
 800d1aa:	f3bf 8f4f 	dsb	sy
 800d1ae:	603b      	str	r3, [r7, #0]
}
 800d1b0:	bf00      	nop
 800d1b2:	bf00      	nop
 800d1b4:	e7fd      	b.n	800d1b2 <vPortEnterCritical+0x4a>
	}
}
 800d1b6:	bf00      	nop
 800d1b8:	370c      	adds	r7, #12
 800d1ba:	46bd      	mov	sp, r7
 800d1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1c0:	4770      	bx	lr
 800d1c2:	bf00      	nop
 800d1c4:	24000020 	.word	0x24000020
 800d1c8:	e000ed04 	.word	0xe000ed04

0800d1cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d1cc:	b480      	push	{r7}
 800d1ce:	b083      	sub	sp, #12
 800d1d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d1d2:	4b12      	ldr	r3, [pc, #72]	@ (800d21c <vPortExitCritical+0x50>)
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d10b      	bne.n	800d1f2 <vPortExitCritical+0x26>
	__asm volatile
 800d1da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1de:	f383 8811 	msr	BASEPRI, r3
 800d1e2:	f3bf 8f6f 	isb	sy
 800d1e6:	f3bf 8f4f 	dsb	sy
 800d1ea:	607b      	str	r3, [r7, #4]
}
 800d1ec:	bf00      	nop
 800d1ee:	bf00      	nop
 800d1f0:	e7fd      	b.n	800d1ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d1f2:	4b0a      	ldr	r3, [pc, #40]	@ (800d21c <vPortExitCritical+0x50>)
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	3b01      	subs	r3, #1
 800d1f8:	4a08      	ldr	r2, [pc, #32]	@ (800d21c <vPortExitCritical+0x50>)
 800d1fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d1fc:	4b07      	ldr	r3, [pc, #28]	@ (800d21c <vPortExitCritical+0x50>)
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	2b00      	cmp	r3, #0
 800d202:	d105      	bne.n	800d210 <vPortExitCritical+0x44>
 800d204:	2300      	movs	r3, #0
 800d206:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d208:	683b      	ldr	r3, [r7, #0]
 800d20a:	f383 8811 	msr	BASEPRI, r3
}
 800d20e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d210:	bf00      	nop
 800d212:	370c      	adds	r7, #12
 800d214:	46bd      	mov	sp, r7
 800d216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d21a:	4770      	bx	lr
 800d21c:	24000020 	.word	0x24000020

0800d220 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d220:	f3ef 8009 	mrs	r0, PSP
 800d224:	f3bf 8f6f 	isb	sy
 800d228:	4b15      	ldr	r3, [pc, #84]	@ (800d280 <pxCurrentTCBConst>)
 800d22a:	681a      	ldr	r2, [r3, #0]
 800d22c:	f01e 0f10 	tst.w	lr, #16
 800d230:	bf08      	it	eq
 800d232:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d236:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d23a:	6010      	str	r0, [r2, #0]
 800d23c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d240:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800d244:	f380 8811 	msr	BASEPRI, r0
 800d248:	f3bf 8f4f 	dsb	sy
 800d24c:	f3bf 8f6f 	isb	sy
 800d250:	f7fe ff9c 	bl	800c18c <vTaskSwitchContext>
 800d254:	f04f 0000 	mov.w	r0, #0
 800d258:	f380 8811 	msr	BASEPRI, r0
 800d25c:	bc09      	pop	{r0, r3}
 800d25e:	6819      	ldr	r1, [r3, #0]
 800d260:	6808      	ldr	r0, [r1, #0]
 800d262:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d266:	f01e 0f10 	tst.w	lr, #16
 800d26a:	bf08      	it	eq
 800d26c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d270:	f380 8809 	msr	PSP, r0
 800d274:	f3bf 8f6f 	isb	sy
 800d278:	4770      	bx	lr
 800d27a:	bf00      	nop
 800d27c:	f3af 8000 	nop.w

0800d280 <pxCurrentTCBConst>:
 800d280:	24000bfc 	.word	0x24000bfc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d284:	bf00      	nop
 800d286:	bf00      	nop

0800d288 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d288:	b580      	push	{r7, lr}
 800d28a:	b082      	sub	sp, #8
 800d28c:	af00      	add	r7, sp, #0
	__asm volatile
 800d28e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d292:	f383 8811 	msr	BASEPRI, r3
 800d296:	f3bf 8f6f 	isb	sy
 800d29a:	f3bf 8f4f 	dsb	sy
 800d29e:	607b      	str	r3, [r7, #4]
}
 800d2a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d2a2:	f7fe feb9 	bl	800c018 <xTaskIncrementTick>
 800d2a6:	4603      	mov	r3, r0
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d003      	beq.n	800d2b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d2ac:	4b06      	ldr	r3, [pc, #24]	@ (800d2c8 <xPortSysTickHandler+0x40>)
 800d2ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d2b2:	601a      	str	r2, [r3, #0]
 800d2b4:	2300      	movs	r3, #0
 800d2b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d2b8:	683b      	ldr	r3, [r7, #0]
 800d2ba:	f383 8811 	msr	BASEPRI, r3
}
 800d2be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d2c0:	bf00      	nop
 800d2c2:	3708      	adds	r7, #8
 800d2c4:	46bd      	mov	sp, r7
 800d2c6:	bd80      	pop	{r7, pc}
 800d2c8:	e000ed04 	.word	0xe000ed04

0800d2cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d2cc:	b480      	push	{r7}
 800d2ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d2d0:	4b0b      	ldr	r3, [pc, #44]	@ (800d300 <vPortSetupTimerInterrupt+0x34>)
 800d2d2:	2200      	movs	r2, #0
 800d2d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d2d6:	4b0b      	ldr	r3, [pc, #44]	@ (800d304 <vPortSetupTimerInterrupt+0x38>)
 800d2d8:	2200      	movs	r2, #0
 800d2da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d2dc:	4b0a      	ldr	r3, [pc, #40]	@ (800d308 <vPortSetupTimerInterrupt+0x3c>)
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	4a0a      	ldr	r2, [pc, #40]	@ (800d30c <vPortSetupTimerInterrupt+0x40>)
 800d2e2:	fba2 2303 	umull	r2, r3, r2, r3
 800d2e6:	099b      	lsrs	r3, r3, #6
 800d2e8:	4a09      	ldr	r2, [pc, #36]	@ (800d310 <vPortSetupTimerInterrupt+0x44>)
 800d2ea:	3b01      	subs	r3, #1
 800d2ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d2ee:	4b04      	ldr	r3, [pc, #16]	@ (800d300 <vPortSetupTimerInterrupt+0x34>)
 800d2f0:	2207      	movs	r2, #7
 800d2f2:	601a      	str	r2, [r3, #0]
}
 800d2f4:	bf00      	nop
 800d2f6:	46bd      	mov	sp, r7
 800d2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2fc:	4770      	bx	lr
 800d2fe:	bf00      	nop
 800d300:	e000e010 	.word	0xe000e010
 800d304:	e000e018 	.word	0xe000e018
 800d308:	24000004 	.word	0x24000004
 800d30c:	10624dd3 	.word	0x10624dd3
 800d310:	e000e014 	.word	0xe000e014

0800d314 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d314:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800d324 <vPortEnableVFP+0x10>
 800d318:	6801      	ldr	r1, [r0, #0]
 800d31a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800d31e:	6001      	str	r1, [r0, #0]
 800d320:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d322:	bf00      	nop
 800d324:	e000ed88 	.word	0xe000ed88

0800d328 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d328:	b480      	push	{r7}
 800d32a:	b085      	sub	sp, #20
 800d32c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d32e:	f3ef 8305 	mrs	r3, IPSR
 800d332:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	2b0f      	cmp	r3, #15
 800d338:	d915      	bls.n	800d366 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d33a:	4a18      	ldr	r2, [pc, #96]	@ (800d39c <vPortValidateInterruptPriority+0x74>)
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	4413      	add	r3, r2
 800d340:	781b      	ldrb	r3, [r3, #0]
 800d342:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d344:	4b16      	ldr	r3, [pc, #88]	@ (800d3a0 <vPortValidateInterruptPriority+0x78>)
 800d346:	781b      	ldrb	r3, [r3, #0]
 800d348:	7afa      	ldrb	r2, [r7, #11]
 800d34a:	429a      	cmp	r2, r3
 800d34c:	d20b      	bcs.n	800d366 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800d34e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d352:	f383 8811 	msr	BASEPRI, r3
 800d356:	f3bf 8f6f 	isb	sy
 800d35a:	f3bf 8f4f 	dsb	sy
 800d35e:	607b      	str	r3, [r7, #4]
}
 800d360:	bf00      	nop
 800d362:	bf00      	nop
 800d364:	e7fd      	b.n	800d362 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d366:	4b0f      	ldr	r3, [pc, #60]	@ (800d3a4 <vPortValidateInterruptPriority+0x7c>)
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800d36e:	4b0e      	ldr	r3, [pc, #56]	@ (800d3a8 <vPortValidateInterruptPriority+0x80>)
 800d370:	681b      	ldr	r3, [r3, #0]
 800d372:	429a      	cmp	r2, r3
 800d374:	d90b      	bls.n	800d38e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800d376:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d37a:	f383 8811 	msr	BASEPRI, r3
 800d37e:	f3bf 8f6f 	isb	sy
 800d382:	f3bf 8f4f 	dsb	sy
 800d386:	603b      	str	r3, [r7, #0]
}
 800d388:	bf00      	nop
 800d38a:	bf00      	nop
 800d38c:	e7fd      	b.n	800d38a <vPortValidateInterruptPriority+0x62>
	}
 800d38e:	bf00      	nop
 800d390:	3714      	adds	r7, #20
 800d392:	46bd      	mov	sp, r7
 800d394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d398:	4770      	bx	lr
 800d39a:	bf00      	nop
 800d39c:	e000e3f0 	.word	0xe000e3f0
 800d3a0:	24001228 	.word	0x24001228
 800d3a4:	e000ed0c 	.word	0xe000ed0c
 800d3a8:	2400122c 	.word	0x2400122c

0800d3ac <__cvt>:
 800d3ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d3ae:	ed2d 8b02 	vpush	{d8}
 800d3b2:	eeb0 8b40 	vmov.f64	d8, d0
 800d3b6:	b085      	sub	sp, #20
 800d3b8:	4617      	mov	r7, r2
 800d3ba:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800d3bc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d3be:	ee18 2a90 	vmov	r2, s17
 800d3c2:	f025 0520 	bic.w	r5, r5, #32
 800d3c6:	2a00      	cmp	r2, #0
 800d3c8:	bfb6      	itet	lt
 800d3ca:	222d      	movlt	r2, #45	@ 0x2d
 800d3cc:	2200      	movge	r2, #0
 800d3ce:	eeb1 8b40 	vneglt.f64	d8, d0
 800d3d2:	2d46      	cmp	r5, #70	@ 0x46
 800d3d4:	460c      	mov	r4, r1
 800d3d6:	701a      	strb	r2, [r3, #0]
 800d3d8:	d004      	beq.n	800d3e4 <__cvt+0x38>
 800d3da:	2d45      	cmp	r5, #69	@ 0x45
 800d3dc:	d100      	bne.n	800d3e0 <__cvt+0x34>
 800d3de:	3401      	adds	r4, #1
 800d3e0:	2102      	movs	r1, #2
 800d3e2:	e000      	b.n	800d3e6 <__cvt+0x3a>
 800d3e4:	2103      	movs	r1, #3
 800d3e6:	ab03      	add	r3, sp, #12
 800d3e8:	9301      	str	r3, [sp, #4]
 800d3ea:	ab02      	add	r3, sp, #8
 800d3ec:	9300      	str	r3, [sp, #0]
 800d3ee:	4622      	mov	r2, r4
 800d3f0:	4633      	mov	r3, r6
 800d3f2:	eeb0 0b48 	vmov.f64	d0, d8
 800d3f6:	f000 fef7 	bl	800e1e8 <_dtoa_r>
 800d3fa:	2d47      	cmp	r5, #71	@ 0x47
 800d3fc:	d114      	bne.n	800d428 <__cvt+0x7c>
 800d3fe:	07fb      	lsls	r3, r7, #31
 800d400:	d50a      	bpl.n	800d418 <__cvt+0x6c>
 800d402:	1902      	adds	r2, r0, r4
 800d404:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800d408:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d40c:	bf08      	it	eq
 800d40e:	9203      	streq	r2, [sp, #12]
 800d410:	2130      	movs	r1, #48	@ 0x30
 800d412:	9b03      	ldr	r3, [sp, #12]
 800d414:	4293      	cmp	r3, r2
 800d416:	d319      	bcc.n	800d44c <__cvt+0xa0>
 800d418:	9b03      	ldr	r3, [sp, #12]
 800d41a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d41c:	1a1b      	subs	r3, r3, r0
 800d41e:	6013      	str	r3, [r2, #0]
 800d420:	b005      	add	sp, #20
 800d422:	ecbd 8b02 	vpop	{d8}
 800d426:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d428:	2d46      	cmp	r5, #70	@ 0x46
 800d42a:	eb00 0204 	add.w	r2, r0, r4
 800d42e:	d1e9      	bne.n	800d404 <__cvt+0x58>
 800d430:	7803      	ldrb	r3, [r0, #0]
 800d432:	2b30      	cmp	r3, #48	@ 0x30
 800d434:	d107      	bne.n	800d446 <__cvt+0x9a>
 800d436:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800d43a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d43e:	bf1c      	itt	ne
 800d440:	f1c4 0401 	rsbne	r4, r4, #1
 800d444:	6034      	strne	r4, [r6, #0]
 800d446:	6833      	ldr	r3, [r6, #0]
 800d448:	441a      	add	r2, r3
 800d44a:	e7db      	b.n	800d404 <__cvt+0x58>
 800d44c:	1c5c      	adds	r4, r3, #1
 800d44e:	9403      	str	r4, [sp, #12]
 800d450:	7019      	strb	r1, [r3, #0]
 800d452:	e7de      	b.n	800d412 <__cvt+0x66>

0800d454 <__exponent>:
 800d454:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d456:	2900      	cmp	r1, #0
 800d458:	bfba      	itte	lt
 800d45a:	4249      	neglt	r1, r1
 800d45c:	232d      	movlt	r3, #45	@ 0x2d
 800d45e:	232b      	movge	r3, #43	@ 0x2b
 800d460:	2909      	cmp	r1, #9
 800d462:	7002      	strb	r2, [r0, #0]
 800d464:	7043      	strb	r3, [r0, #1]
 800d466:	dd29      	ble.n	800d4bc <__exponent+0x68>
 800d468:	f10d 0307 	add.w	r3, sp, #7
 800d46c:	461d      	mov	r5, r3
 800d46e:	270a      	movs	r7, #10
 800d470:	461a      	mov	r2, r3
 800d472:	fbb1 f6f7 	udiv	r6, r1, r7
 800d476:	fb07 1416 	mls	r4, r7, r6, r1
 800d47a:	3430      	adds	r4, #48	@ 0x30
 800d47c:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d480:	460c      	mov	r4, r1
 800d482:	2c63      	cmp	r4, #99	@ 0x63
 800d484:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800d488:	4631      	mov	r1, r6
 800d48a:	dcf1      	bgt.n	800d470 <__exponent+0x1c>
 800d48c:	3130      	adds	r1, #48	@ 0x30
 800d48e:	1e94      	subs	r4, r2, #2
 800d490:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d494:	1c41      	adds	r1, r0, #1
 800d496:	4623      	mov	r3, r4
 800d498:	42ab      	cmp	r3, r5
 800d49a:	d30a      	bcc.n	800d4b2 <__exponent+0x5e>
 800d49c:	f10d 0309 	add.w	r3, sp, #9
 800d4a0:	1a9b      	subs	r3, r3, r2
 800d4a2:	42ac      	cmp	r4, r5
 800d4a4:	bf88      	it	hi
 800d4a6:	2300      	movhi	r3, #0
 800d4a8:	3302      	adds	r3, #2
 800d4aa:	4403      	add	r3, r0
 800d4ac:	1a18      	subs	r0, r3, r0
 800d4ae:	b003      	add	sp, #12
 800d4b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d4b2:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d4b6:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d4ba:	e7ed      	b.n	800d498 <__exponent+0x44>
 800d4bc:	2330      	movs	r3, #48	@ 0x30
 800d4be:	3130      	adds	r1, #48	@ 0x30
 800d4c0:	7083      	strb	r3, [r0, #2]
 800d4c2:	70c1      	strb	r1, [r0, #3]
 800d4c4:	1d03      	adds	r3, r0, #4
 800d4c6:	e7f1      	b.n	800d4ac <__exponent+0x58>

0800d4c8 <_printf_float>:
 800d4c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4cc:	b08d      	sub	sp, #52	@ 0x34
 800d4ce:	460c      	mov	r4, r1
 800d4d0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d4d4:	4616      	mov	r6, r2
 800d4d6:	461f      	mov	r7, r3
 800d4d8:	4605      	mov	r5, r0
 800d4da:	f000 fd8d 	bl	800dff8 <_localeconv_r>
 800d4de:	f8d0 b000 	ldr.w	fp, [r0]
 800d4e2:	4658      	mov	r0, fp
 800d4e4:	f7f2 ff4c 	bl	8000380 <strlen>
 800d4e8:	2300      	movs	r3, #0
 800d4ea:	930a      	str	r3, [sp, #40]	@ 0x28
 800d4ec:	f8d8 3000 	ldr.w	r3, [r8]
 800d4f0:	f894 9018 	ldrb.w	r9, [r4, #24]
 800d4f4:	6822      	ldr	r2, [r4, #0]
 800d4f6:	9005      	str	r0, [sp, #20]
 800d4f8:	3307      	adds	r3, #7
 800d4fa:	f023 0307 	bic.w	r3, r3, #7
 800d4fe:	f103 0108 	add.w	r1, r3, #8
 800d502:	f8c8 1000 	str.w	r1, [r8]
 800d506:	ed93 0b00 	vldr	d0, [r3]
 800d50a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800d768 <_printf_float+0x2a0>
 800d50e:	eeb0 7bc0 	vabs.f64	d7, d0
 800d512:	eeb4 7b46 	vcmp.f64	d7, d6
 800d516:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d51a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800d51e:	dd24      	ble.n	800d56a <_printf_float+0xa2>
 800d520:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800d524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d528:	d502      	bpl.n	800d530 <_printf_float+0x68>
 800d52a:	232d      	movs	r3, #45	@ 0x2d
 800d52c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d530:	498f      	ldr	r1, [pc, #572]	@ (800d770 <_printf_float+0x2a8>)
 800d532:	4b90      	ldr	r3, [pc, #576]	@ (800d774 <_printf_float+0x2ac>)
 800d534:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800d538:	bf8c      	ite	hi
 800d53a:	4688      	movhi	r8, r1
 800d53c:	4698      	movls	r8, r3
 800d53e:	f022 0204 	bic.w	r2, r2, #4
 800d542:	2303      	movs	r3, #3
 800d544:	6123      	str	r3, [r4, #16]
 800d546:	6022      	str	r2, [r4, #0]
 800d548:	f04f 0a00 	mov.w	sl, #0
 800d54c:	9700      	str	r7, [sp, #0]
 800d54e:	4633      	mov	r3, r6
 800d550:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d552:	4621      	mov	r1, r4
 800d554:	4628      	mov	r0, r5
 800d556:	f000 fa83 	bl	800da60 <_printf_common>
 800d55a:	3001      	adds	r0, #1
 800d55c:	f040 8089 	bne.w	800d672 <_printf_float+0x1aa>
 800d560:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d564:	b00d      	add	sp, #52	@ 0x34
 800d566:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d56a:	eeb4 0b40 	vcmp.f64	d0, d0
 800d56e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d572:	d709      	bvc.n	800d588 <_printf_float+0xc0>
 800d574:	ee10 3a90 	vmov	r3, s1
 800d578:	2b00      	cmp	r3, #0
 800d57a:	bfbc      	itt	lt
 800d57c:	232d      	movlt	r3, #45	@ 0x2d
 800d57e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d582:	497d      	ldr	r1, [pc, #500]	@ (800d778 <_printf_float+0x2b0>)
 800d584:	4b7d      	ldr	r3, [pc, #500]	@ (800d77c <_printf_float+0x2b4>)
 800d586:	e7d5      	b.n	800d534 <_printf_float+0x6c>
 800d588:	6863      	ldr	r3, [r4, #4]
 800d58a:	1c59      	adds	r1, r3, #1
 800d58c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800d590:	d139      	bne.n	800d606 <_printf_float+0x13e>
 800d592:	2306      	movs	r3, #6
 800d594:	6063      	str	r3, [r4, #4]
 800d596:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800d59a:	2300      	movs	r3, #0
 800d59c:	6022      	str	r2, [r4, #0]
 800d59e:	9303      	str	r3, [sp, #12]
 800d5a0:	ab0a      	add	r3, sp, #40	@ 0x28
 800d5a2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800d5a6:	ab09      	add	r3, sp, #36	@ 0x24
 800d5a8:	9300      	str	r3, [sp, #0]
 800d5aa:	6861      	ldr	r1, [r4, #4]
 800d5ac:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d5b0:	4628      	mov	r0, r5
 800d5b2:	f7ff fefb 	bl	800d3ac <__cvt>
 800d5b6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d5ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d5bc:	4680      	mov	r8, r0
 800d5be:	d129      	bne.n	800d614 <_printf_float+0x14c>
 800d5c0:	1cc8      	adds	r0, r1, #3
 800d5c2:	db02      	blt.n	800d5ca <_printf_float+0x102>
 800d5c4:	6863      	ldr	r3, [r4, #4]
 800d5c6:	4299      	cmp	r1, r3
 800d5c8:	dd41      	ble.n	800d64e <_printf_float+0x186>
 800d5ca:	f1a9 0902 	sub.w	r9, r9, #2
 800d5ce:	fa5f f989 	uxtb.w	r9, r9
 800d5d2:	3901      	subs	r1, #1
 800d5d4:	464a      	mov	r2, r9
 800d5d6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d5da:	9109      	str	r1, [sp, #36]	@ 0x24
 800d5dc:	f7ff ff3a 	bl	800d454 <__exponent>
 800d5e0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d5e2:	1813      	adds	r3, r2, r0
 800d5e4:	2a01      	cmp	r2, #1
 800d5e6:	4682      	mov	sl, r0
 800d5e8:	6123      	str	r3, [r4, #16]
 800d5ea:	dc02      	bgt.n	800d5f2 <_printf_float+0x12a>
 800d5ec:	6822      	ldr	r2, [r4, #0]
 800d5ee:	07d2      	lsls	r2, r2, #31
 800d5f0:	d501      	bpl.n	800d5f6 <_printf_float+0x12e>
 800d5f2:	3301      	adds	r3, #1
 800d5f4:	6123      	str	r3, [r4, #16]
 800d5f6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d0a6      	beq.n	800d54c <_printf_float+0x84>
 800d5fe:	232d      	movs	r3, #45	@ 0x2d
 800d600:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d604:	e7a2      	b.n	800d54c <_printf_float+0x84>
 800d606:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d60a:	d1c4      	bne.n	800d596 <_printf_float+0xce>
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	d1c2      	bne.n	800d596 <_printf_float+0xce>
 800d610:	2301      	movs	r3, #1
 800d612:	e7bf      	b.n	800d594 <_printf_float+0xcc>
 800d614:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800d618:	d9db      	bls.n	800d5d2 <_printf_float+0x10a>
 800d61a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800d61e:	d118      	bne.n	800d652 <_printf_float+0x18a>
 800d620:	2900      	cmp	r1, #0
 800d622:	6863      	ldr	r3, [r4, #4]
 800d624:	dd0b      	ble.n	800d63e <_printf_float+0x176>
 800d626:	6121      	str	r1, [r4, #16]
 800d628:	b913      	cbnz	r3, 800d630 <_printf_float+0x168>
 800d62a:	6822      	ldr	r2, [r4, #0]
 800d62c:	07d0      	lsls	r0, r2, #31
 800d62e:	d502      	bpl.n	800d636 <_printf_float+0x16e>
 800d630:	3301      	adds	r3, #1
 800d632:	440b      	add	r3, r1
 800d634:	6123      	str	r3, [r4, #16]
 800d636:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d638:	f04f 0a00 	mov.w	sl, #0
 800d63c:	e7db      	b.n	800d5f6 <_printf_float+0x12e>
 800d63e:	b913      	cbnz	r3, 800d646 <_printf_float+0x17e>
 800d640:	6822      	ldr	r2, [r4, #0]
 800d642:	07d2      	lsls	r2, r2, #31
 800d644:	d501      	bpl.n	800d64a <_printf_float+0x182>
 800d646:	3302      	adds	r3, #2
 800d648:	e7f4      	b.n	800d634 <_printf_float+0x16c>
 800d64a:	2301      	movs	r3, #1
 800d64c:	e7f2      	b.n	800d634 <_printf_float+0x16c>
 800d64e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800d652:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d654:	4299      	cmp	r1, r3
 800d656:	db05      	blt.n	800d664 <_printf_float+0x19c>
 800d658:	6823      	ldr	r3, [r4, #0]
 800d65a:	6121      	str	r1, [r4, #16]
 800d65c:	07d8      	lsls	r0, r3, #31
 800d65e:	d5ea      	bpl.n	800d636 <_printf_float+0x16e>
 800d660:	1c4b      	adds	r3, r1, #1
 800d662:	e7e7      	b.n	800d634 <_printf_float+0x16c>
 800d664:	2900      	cmp	r1, #0
 800d666:	bfd4      	ite	le
 800d668:	f1c1 0202 	rsble	r2, r1, #2
 800d66c:	2201      	movgt	r2, #1
 800d66e:	4413      	add	r3, r2
 800d670:	e7e0      	b.n	800d634 <_printf_float+0x16c>
 800d672:	6823      	ldr	r3, [r4, #0]
 800d674:	055a      	lsls	r2, r3, #21
 800d676:	d407      	bmi.n	800d688 <_printf_float+0x1c0>
 800d678:	6923      	ldr	r3, [r4, #16]
 800d67a:	4642      	mov	r2, r8
 800d67c:	4631      	mov	r1, r6
 800d67e:	4628      	mov	r0, r5
 800d680:	47b8      	blx	r7
 800d682:	3001      	adds	r0, #1
 800d684:	d12a      	bne.n	800d6dc <_printf_float+0x214>
 800d686:	e76b      	b.n	800d560 <_printf_float+0x98>
 800d688:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800d68c:	f240 80e0 	bls.w	800d850 <_printf_float+0x388>
 800d690:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800d694:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d698:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d69c:	d133      	bne.n	800d706 <_printf_float+0x23e>
 800d69e:	4a38      	ldr	r2, [pc, #224]	@ (800d780 <_printf_float+0x2b8>)
 800d6a0:	2301      	movs	r3, #1
 800d6a2:	4631      	mov	r1, r6
 800d6a4:	4628      	mov	r0, r5
 800d6a6:	47b8      	blx	r7
 800d6a8:	3001      	adds	r0, #1
 800d6aa:	f43f af59 	beq.w	800d560 <_printf_float+0x98>
 800d6ae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d6b2:	4543      	cmp	r3, r8
 800d6b4:	db02      	blt.n	800d6bc <_printf_float+0x1f4>
 800d6b6:	6823      	ldr	r3, [r4, #0]
 800d6b8:	07d8      	lsls	r0, r3, #31
 800d6ba:	d50f      	bpl.n	800d6dc <_printf_float+0x214>
 800d6bc:	9b05      	ldr	r3, [sp, #20]
 800d6be:	465a      	mov	r2, fp
 800d6c0:	4631      	mov	r1, r6
 800d6c2:	4628      	mov	r0, r5
 800d6c4:	47b8      	blx	r7
 800d6c6:	3001      	adds	r0, #1
 800d6c8:	f43f af4a 	beq.w	800d560 <_printf_float+0x98>
 800d6cc:	f04f 0900 	mov.w	r9, #0
 800d6d0:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800d6d4:	f104 0a1a 	add.w	sl, r4, #26
 800d6d8:	45c8      	cmp	r8, r9
 800d6da:	dc09      	bgt.n	800d6f0 <_printf_float+0x228>
 800d6dc:	6823      	ldr	r3, [r4, #0]
 800d6de:	079b      	lsls	r3, r3, #30
 800d6e0:	f100 8107 	bmi.w	800d8f2 <_printf_float+0x42a>
 800d6e4:	68e0      	ldr	r0, [r4, #12]
 800d6e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d6e8:	4298      	cmp	r0, r3
 800d6ea:	bfb8      	it	lt
 800d6ec:	4618      	movlt	r0, r3
 800d6ee:	e739      	b.n	800d564 <_printf_float+0x9c>
 800d6f0:	2301      	movs	r3, #1
 800d6f2:	4652      	mov	r2, sl
 800d6f4:	4631      	mov	r1, r6
 800d6f6:	4628      	mov	r0, r5
 800d6f8:	47b8      	blx	r7
 800d6fa:	3001      	adds	r0, #1
 800d6fc:	f43f af30 	beq.w	800d560 <_printf_float+0x98>
 800d700:	f109 0901 	add.w	r9, r9, #1
 800d704:	e7e8      	b.n	800d6d8 <_printf_float+0x210>
 800d706:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d708:	2b00      	cmp	r3, #0
 800d70a:	dc3b      	bgt.n	800d784 <_printf_float+0x2bc>
 800d70c:	4a1c      	ldr	r2, [pc, #112]	@ (800d780 <_printf_float+0x2b8>)
 800d70e:	2301      	movs	r3, #1
 800d710:	4631      	mov	r1, r6
 800d712:	4628      	mov	r0, r5
 800d714:	47b8      	blx	r7
 800d716:	3001      	adds	r0, #1
 800d718:	f43f af22 	beq.w	800d560 <_printf_float+0x98>
 800d71c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d720:	ea59 0303 	orrs.w	r3, r9, r3
 800d724:	d102      	bne.n	800d72c <_printf_float+0x264>
 800d726:	6823      	ldr	r3, [r4, #0]
 800d728:	07d9      	lsls	r1, r3, #31
 800d72a:	d5d7      	bpl.n	800d6dc <_printf_float+0x214>
 800d72c:	9b05      	ldr	r3, [sp, #20]
 800d72e:	465a      	mov	r2, fp
 800d730:	4631      	mov	r1, r6
 800d732:	4628      	mov	r0, r5
 800d734:	47b8      	blx	r7
 800d736:	3001      	adds	r0, #1
 800d738:	f43f af12 	beq.w	800d560 <_printf_float+0x98>
 800d73c:	f04f 0a00 	mov.w	sl, #0
 800d740:	f104 0b1a 	add.w	fp, r4, #26
 800d744:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d746:	425b      	negs	r3, r3
 800d748:	4553      	cmp	r3, sl
 800d74a:	dc01      	bgt.n	800d750 <_printf_float+0x288>
 800d74c:	464b      	mov	r3, r9
 800d74e:	e794      	b.n	800d67a <_printf_float+0x1b2>
 800d750:	2301      	movs	r3, #1
 800d752:	465a      	mov	r2, fp
 800d754:	4631      	mov	r1, r6
 800d756:	4628      	mov	r0, r5
 800d758:	47b8      	blx	r7
 800d75a:	3001      	adds	r0, #1
 800d75c:	f43f af00 	beq.w	800d560 <_printf_float+0x98>
 800d760:	f10a 0a01 	add.w	sl, sl, #1
 800d764:	e7ee      	b.n	800d744 <_printf_float+0x27c>
 800d766:	bf00      	nop
 800d768:	ffffffff 	.word	0xffffffff
 800d76c:	7fefffff 	.word	0x7fefffff
 800d770:	08010184 	.word	0x08010184
 800d774:	08010180 	.word	0x08010180
 800d778:	0801018c 	.word	0x0801018c
 800d77c:	08010188 	.word	0x08010188
 800d780:	08010190 	.word	0x08010190
 800d784:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d786:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d78a:	4553      	cmp	r3, sl
 800d78c:	bfa8      	it	ge
 800d78e:	4653      	movge	r3, sl
 800d790:	2b00      	cmp	r3, #0
 800d792:	4699      	mov	r9, r3
 800d794:	dc37      	bgt.n	800d806 <_printf_float+0x33e>
 800d796:	2300      	movs	r3, #0
 800d798:	9307      	str	r3, [sp, #28]
 800d79a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d79e:	f104 021a 	add.w	r2, r4, #26
 800d7a2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d7a4:	9907      	ldr	r1, [sp, #28]
 800d7a6:	9306      	str	r3, [sp, #24]
 800d7a8:	eba3 0309 	sub.w	r3, r3, r9
 800d7ac:	428b      	cmp	r3, r1
 800d7ae:	dc31      	bgt.n	800d814 <_printf_float+0x34c>
 800d7b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7b2:	459a      	cmp	sl, r3
 800d7b4:	dc3b      	bgt.n	800d82e <_printf_float+0x366>
 800d7b6:	6823      	ldr	r3, [r4, #0]
 800d7b8:	07da      	lsls	r2, r3, #31
 800d7ba:	d438      	bmi.n	800d82e <_printf_float+0x366>
 800d7bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7be:	ebaa 0903 	sub.w	r9, sl, r3
 800d7c2:	9b06      	ldr	r3, [sp, #24]
 800d7c4:	ebaa 0303 	sub.w	r3, sl, r3
 800d7c8:	4599      	cmp	r9, r3
 800d7ca:	bfa8      	it	ge
 800d7cc:	4699      	movge	r9, r3
 800d7ce:	f1b9 0f00 	cmp.w	r9, #0
 800d7d2:	dc34      	bgt.n	800d83e <_printf_float+0x376>
 800d7d4:	f04f 0800 	mov.w	r8, #0
 800d7d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d7dc:	f104 0b1a 	add.w	fp, r4, #26
 800d7e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7e2:	ebaa 0303 	sub.w	r3, sl, r3
 800d7e6:	eba3 0309 	sub.w	r3, r3, r9
 800d7ea:	4543      	cmp	r3, r8
 800d7ec:	f77f af76 	ble.w	800d6dc <_printf_float+0x214>
 800d7f0:	2301      	movs	r3, #1
 800d7f2:	465a      	mov	r2, fp
 800d7f4:	4631      	mov	r1, r6
 800d7f6:	4628      	mov	r0, r5
 800d7f8:	47b8      	blx	r7
 800d7fa:	3001      	adds	r0, #1
 800d7fc:	f43f aeb0 	beq.w	800d560 <_printf_float+0x98>
 800d800:	f108 0801 	add.w	r8, r8, #1
 800d804:	e7ec      	b.n	800d7e0 <_printf_float+0x318>
 800d806:	4642      	mov	r2, r8
 800d808:	4631      	mov	r1, r6
 800d80a:	4628      	mov	r0, r5
 800d80c:	47b8      	blx	r7
 800d80e:	3001      	adds	r0, #1
 800d810:	d1c1      	bne.n	800d796 <_printf_float+0x2ce>
 800d812:	e6a5      	b.n	800d560 <_printf_float+0x98>
 800d814:	2301      	movs	r3, #1
 800d816:	4631      	mov	r1, r6
 800d818:	4628      	mov	r0, r5
 800d81a:	9206      	str	r2, [sp, #24]
 800d81c:	47b8      	blx	r7
 800d81e:	3001      	adds	r0, #1
 800d820:	f43f ae9e 	beq.w	800d560 <_printf_float+0x98>
 800d824:	9b07      	ldr	r3, [sp, #28]
 800d826:	9a06      	ldr	r2, [sp, #24]
 800d828:	3301      	adds	r3, #1
 800d82a:	9307      	str	r3, [sp, #28]
 800d82c:	e7b9      	b.n	800d7a2 <_printf_float+0x2da>
 800d82e:	9b05      	ldr	r3, [sp, #20]
 800d830:	465a      	mov	r2, fp
 800d832:	4631      	mov	r1, r6
 800d834:	4628      	mov	r0, r5
 800d836:	47b8      	blx	r7
 800d838:	3001      	adds	r0, #1
 800d83a:	d1bf      	bne.n	800d7bc <_printf_float+0x2f4>
 800d83c:	e690      	b.n	800d560 <_printf_float+0x98>
 800d83e:	9a06      	ldr	r2, [sp, #24]
 800d840:	464b      	mov	r3, r9
 800d842:	4442      	add	r2, r8
 800d844:	4631      	mov	r1, r6
 800d846:	4628      	mov	r0, r5
 800d848:	47b8      	blx	r7
 800d84a:	3001      	adds	r0, #1
 800d84c:	d1c2      	bne.n	800d7d4 <_printf_float+0x30c>
 800d84e:	e687      	b.n	800d560 <_printf_float+0x98>
 800d850:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800d854:	f1b9 0f01 	cmp.w	r9, #1
 800d858:	dc01      	bgt.n	800d85e <_printf_float+0x396>
 800d85a:	07db      	lsls	r3, r3, #31
 800d85c:	d536      	bpl.n	800d8cc <_printf_float+0x404>
 800d85e:	2301      	movs	r3, #1
 800d860:	4642      	mov	r2, r8
 800d862:	4631      	mov	r1, r6
 800d864:	4628      	mov	r0, r5
 800d866:	47b8      	blx	r7
 800d868:	3001      	adds	r0, #1
 800d86a:	f43f ae79 	beq.w	800d560 <_printf_float+0x98>
 800d86e:	9b05      	ldr	r3, [sp, #20]
 800d870:	465a      	mov	r2, fp
 800d872:	4631      	mov	r1, r6
 800d874:	4628      	mov	r0, r5
 800d876:	47b8      	blx	r7
 800d878:	3001      	adds	r0, #1
 800d87a:	f43f ae71 	beq.w	800d560 <_printf_float+0x98>
 800d87e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800d882:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d88a:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 800d88e:	d018      	beq.n	800d8c2 <_printf_float+0x3fa>
 800d890:	464b      	mov	r3, r9
 800d892:	f108 0201 	add.w	r2, r8, #1
 800d896:	4631      	mov	r1, r6
 800d898:	4628      	mov	r0, r5
 800d89a:	47b8      	blx	r7
 800d89c:	3001      	adds	r0, #1
 800d89e:	d10c      	bne.n	800d8ba <_printf_float+0x3f2>
 800d8a0:	e65e      	b.n	800d560 <_printf_float+0x98>
 800d8a2:	2301      	movs	r3, #1
 800d8a4:	465a      	mov	r2, fp
 800d8a6:	4631      	mov	r1, r6
 800d8a8:	4628      	mov	r0, r5
 800d8aa:	47b8      	blx	r7
 800d8ac:	3001      	adds	r0, #1
 800d8ae:	f43f ae57 	beq.w	800d560 <_printf_float+0x98>
 800d8b2:	f108 0801 	add.w	r8, r8, #1
 800d8b6:	45c8      	cmp	r8, r9
 800d8b8:	dbf3      	blt.n	800d8a2 <_printf_float+0x3da>
 800d8ba:	4653      	mov	r3, sl
 800d8bc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d8c0:	e6dc      	b.n	800d67c <_printf_float+0x1b4>
 800d8c2:	f04f 0800 	mov.w	r8, #0
 800d8c6:	f104 0b1a 	add.w	fp, r4, #26
 800d8ca:	e7f4      	b.n	800d8b6 <_printf_float+0x3ee>
 800d8cc:	2301      	movs	r3, #1
 800d8ce:	4642      	mov	r2, r8
 800d8d0:	e7e1      	b.n	800d896 <_printf_float+0x3ce>
 800d8d2:	2301      	movs	r3, #1
 800d8d4:	464a      	mov	r2, r9
 800d8d6:	4631      	mov	r1, r6
 800d8d8:	4628      	mov	r0, r5
 800d8da:	47b8      	blx	r7
 800d8dc:	3001      	adds	r0, #1
 800d8de:	f43f ae3f 	beq.w	800d560 <_printf_float+0x98>
 800d8e2:	f108 0801 	add.w	r8, r8, #1
 800d8e6:	68e3      	ldr	r3, [r4, #12]
 800d8e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d8ea:	1a5b      	subs	r3, r3, r1
 800d8ec:	4543      	cmp	r3, r8
 800d8ee:	dcf0      	bgt.n	800d8d2 <_printf_float+0x40a>
 800d8f0:	e6f8      	b.n	800d6e4 <_printf_float+0x21c>
 800d8f2:	f04f 0800 	mov.w	r8, #0
 800d8f6:	f104 0919 	add.w	r9, r4, #25
 800d8fa:	e7f4      	b.n	800d8e6 <_printf_float+0x41e>

0800d8fc <malloc>:
 800d8fc:	4b02      	ldr	r3, [pc, #8]	@ (800d908 <malloc+0xc>)
 800d8fe:	4601      	mov	r1, r0
 800d900:	6818      	ldr	r0, [r3, #0]
 800d902:	f000 b82d 	b.w	800d960 <_malloc_r>
 800d906:	bf00      	nop
 800d908:	24000030 	.word	0x24000030

0800d90c <free>:
 800d90c:	4b02      	ldr	r3, [pc, #8]	@ (800d918 <free+0xc>)
 800d90e:	4601      	mov	r1, r0
 800d910:	6818      	ldr	r0, [r3, #0]
 800d912:	f001 b9c7 	b.w	800eca4 <_free_r>
 800d916:	bf00      	nop
 800d918:	24000030 	.word	0x24000030

0800d91c <sbrk_aligned>:
 800d91c:	b570      	push	{r4, r5, r6, lr}
 800d91e:	4e0f      	ldr	r6, [pc, #60]	@ (800d95c <sbrk_aligned+0x40>)
 800d920:	460c      	mov	r4, r1
 800d922:	6831      	ldr	r1, [r6, #0]
 800d924:	4605      	mov	r5, r0
 800d926:	b911      	cbnz	r1, 800d92e <sbrk_aligned+0x12>
 800d928:	f7f2 fec8 	bl	80006bc <_sbrk_r>
 800d92c:	6030      	str	r0, [r6, #0]
 800d92e:	4621      	mov	r1, r4
 800d930:	4628      	mov	r0, r5
 800d932:	f7f2 fec3 	bl	80006bc <_sbrk_r>
 800d936:	1c43      	adds	r3, r0, #1
 800d938:	d103      	bne.n	800d942 <sbrk_aligned+0x26>
 800d93a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800d93e:	4620      	mov	r0, r4
 800d940:	bd70      	pop	{r4, r5, r6, pc}
 800d942:	1cc4      	adds	r4, r0, #3
 800d944:	f024 0403 	bic.w	r4, r4, #3
 800d948:	42a0      	cmp	r0, r4
 800d94a:	d0f8      	beq.n	800d93e <sbrk_aligned+0x22>
 800d94c:	1a21      	subs	r1, r4, r0
 800d94e:	4628      	mov	r0, r5
 800d950:	f7f2 feb4 	bl	80006bc <_sbrk_r>
 800d954:	3001      	adds	r0, #1
 800d956:	d1f2      	bne.n	800d93e <sbrk_aligned+0x22>
 800d958:	e7ef      	b.n	800d93a <sbrk_aligned+0x1e>
 800d95a:	bf00      	nop
 800d95c:	24001230 	.word	0x24001230

0800d960 <_malloc_r>:
 800d960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d964:	1ccd      	adds	r5, r1, #3
 800d966:	f025 0503 	bic.w	r5, r5, #3
 800d96a:	3508      	adds	r5, #8
 800d96c:	2d0c      	cmp	r5, #12
 800d96e:	bf38      	it	cc
 800d970:	250c      	movcc	r5, #12
 800d972:	2d00      	cmp	r5, #0
 800d974:	4606      	mov	r6, r0
 800d976:	db01      	blt.n	800d97c <_malloc_r+0x1c>
 800d978:	42a9      	cmp	r1, r5
 800d97a:	d904      	bls.n	800d986 <_malloc_r+0x26>
 800d97c:	230c      	movs	r3, #12
 800d97e:	6033      	str	r3, [r6, #0]
 800d980:	2000      	movs	r0, #0
 800d982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d986:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800da5c <_malloc_r+0xfc>
 800d98a:	f7f2 fef3 	bl	8000774 <__malloc_lock>
 800d98e:	f8d8 3000 	ldr.w	r3, [r8]
 800d992:	461c      	mov	r4, r3
 800d994:	bb44      	cbnz	r4, 800d9e8 <_malloc_r+0x88>
 800d996:	4629      	mov	r1, r5
 800d998:	4630      	mov	r0, r6
 800d99a:	f7ff ffbf 	bl	800d91c <sbrk_aligned>
 800d99e:	1c43      	adds	r3, r0, #1
 800d9a0:	4604      	mov	r4, r0
 800d9a2:	d158      	bne.n	800da56 <_malloc_r+0xf6>
 800d9a4:	f8d8 4000 	ldr.w	r4, [r8]
 800d9a8:	4627      	mov	r7, r4
 800d9aa:	2f00      	cmp	r7, #0
 800d9ac:	d143      	bne.n	800da36 <_malloc_r+0xd6>
 800d9ae:	2c00      	cmp	r4, #0
 800d9b0:	d04b      	beq.n	800da4a <_malloc_r+0xea>
 800d9b2:	6823      	ldr	r3, [r4, #0]
 800d9b4:	4639      	mov	r1, r7
 800d9b6:	4630      	mov	r0, r6
 800d9b8:	eb04 0903 	add.w	r9, r4, r3
 800d9bc:	f7f2 fe7e 	bl	80006bc <_sbrk_r>
 800d9c0:	4581      	cmp	r9, r0
 800d9c2:	d142      	bne.n	800da4a <_malloc_r+0xea>
 800d9c4:	6821      	ldr	r1, [r4, #0]
 800d9c6:	1a6d      	subs	r5, r5, r1
 800d9c8:	4629      	mov	r1, r5
 800d9ca:	4630      	mov	r0, r6
 800d9cc:	f7ff ffa6 	bl	800d91c <sbrk_aligned>
 800d9d0:	3001      	adds	r0, #1
 800d9d2:	d03a      	beq.n	800da4a <_malloc_r+0xea>
 800d9d4:	6823      	ldr	r3, [r4, #0]
 800d9d6:	442b      	add	r3, r5
 800d9d8:	6023      	str	r3, [r4, #0]
 800d9da:	f8d8 3000 	ldr.w	r3, [r8]
 800d9de:	685a      	ldr	r2, [r3, #4]
 800d9e0:	bb62      	cbnz	r2, 800da3c <_malloc_r+0xdc>
 800d9e2:	f8c8 7000 	str.w	r7, [r8]
 800d9e6:	e00f      	b.n	800da08 <_malloc_r+0xa8>
 800d9e8:	6822      	ldr	r2, [r4, #0]
 800d9ea:	1b52      	subs	r2, r2, r5
 800d9ec:	d420      	bmi.n	800da30 <_malloc_r+0xd0>
 800d9ee:	2a0b      	cmp	r2, #11
 800d9f0:	d917      	bls.n	800da22 <_malloc_r+0xc2>
 800d9f2:	1961      	adds	r1, r4, r5
 800d9f4:	42a3      	cmp	r3, r4
 800d9f6:	6025      	str	r5, [r4, #0]
 800d9f8:	bf18      	it	ne
 800d9fa:	6059      	strne	r1, [r3, #4]
 800d9fc:	6863      	ldr	r3, [r4, #4]
 800d9fe:	bf08      	it	eq
 800da00:	f8c8 1000 	streq.w	r1, [r8]
 800da04:	5162      	str	r2, [r4, r5]
 800da06:	604b      	str	r3, [r1, #4]
 800da08:	4630      	mov	r0, r6
 800da0a:	f7f2 fed7 	bl	80007bc <__malloc_unlock>
 800da0e:	f104 000b 	add.w	r0, r4, #11
 800da12:	1d23      	adds	r3, r4, #4
 800da14:	f020 0007 	bic.w	r0, r0, #7
 800da18:	1ac2      	subs	r2, r0, r3
 800da1a:	bf1c      	itt	ne
 800da1c:	1a1b      	subne	r3, r3, r0
 800da1e:	50a3      	strne	r3, [r4, r2]
 800da20:	e7af      	b.n	800d982 <_malloc_r+0x22>
 800da22:	6862      	ldr	r2, [r4, #4]
 800da24:	42a3      	cmp	r3, r4
 800da26:	bf0c      	ite	eq
 800da28:	f8c8 2000 	streq.w	r2, [r8]
 800da2c:	605a      	strne	r2, [r3, #4]
 800da2e:	e7eb      	b.n	800da08 <_malloc_r+0xa8>
 800da30:	4623      	mov	r3, r4
 800da32:	6864      	ldr	r4, [r4, #4]
 800da34:	e7ae      	b.n	800d994 <_malloc_r+0x34>
 800da36:	463c      	mov	r4, r7
 800da38:	687f      	ldr	r7, [r7, #4]
 800da3a:	e7b6      	b.n	800d9aa <_malloc_r+0x4a>
 800da3c:	461a      	mov	r2, r3
 800da3e:	685b      	ldr	r3, [r3, #4]
 800da40:	42a3      	cmp	r3, r4
 800da42:	d1fb      	bne.n	800da3c <_malloc_r+0xdc>
 800da44:	2300      	movs	r3, #0
 800da46:	6053      	str	r3, [r2, #4]
 800da48:	e7de      	b.n	800da08 <_malloc_r+0xa8>
 800da4a:	230c      	movs	r3, #12
 800da4c:	6033      	str	r3, [r6, #0]
 800da4e:	4630      	mov	r0, r6
 800da50:	f7f2 feb4 	bl	80007bc <__malloc_unlock>
 800da54:	e794      	b.n	800d980 <_malloc_r+0x20>
 800da56:	6005      	str	r5, [r0, #0]
 800da58:	e7d6      	b.n	800da08 <_malloc_r+0xa8>
 800da5a:	bf00      	nop
 800da5c:	24001234 	.word	0x24001234

0800da60 <_printf_common>:
 800da60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da64:	4616      	mov	r6, r2
 800da66:	4698      	mov	r8, r3
 800da68:	688a      	ldr	r2, [r1, #8]
 800da6a:	690b      	ldr	r3, [r1, #16]
 800da6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800da70:	4293      	cmp	r3, r2
 800da72:	bfb8      	it	lt
 800da74:	4613      	movlt	r3, r2
 800da76:	6033      	str	r3, [r6, #0]
 800da78:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800da7c:	4607      	mov	r7, r0
 800da7e:	460c      	mov	r4, r1
 800da80:	b10a      	cbz	r2, 800da86 <_printf_common+0x26>
 800da82:	3301      	adds	r3, #1
 800da84:	6033      	str	r3, [r6, #0]
 800da86:	6823      	ldr	r3, [r4, #0]
 800da88:	0699      	lsls	r1, r3, #26
 800da8a:	bf42      	ittt	mi
 800da8c:	6833      	ldrmi	r3, [r6, #0]
 800da8e:	3302      	addmi	r3, #2
 800da90:	6033      	strmi	r3, [r6, #0]
 800da92:	6825      	ldr	r5, [r4, #0]
 800da94:	f015 0506 	ands.w	r5, r5, #6
 800da98:	d106      	bne.n	800daa8 <_printf_common+0x48>
 800da9a:	f104 0a19 	add.w	sl, r4, #25
 800da9e:	68e3      	ldr	r3, [r4, #12]
 800daa0:	6832      	ldr	r2, [r6, #0]
 800daa2:	1a9b      	subs	r3, r3, r2
 800daa4:	42ab      	cmp	r3, r5
 800daa6:	dc26      	bgt.n	800daf6 <_printf_common+0x96>
 800daa8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800daac:	6822      	ldr	r2, [r4, #0]
 800daae:	3b00      	subs	r3, #0
 800dab0:	bf18      	it	ne
 800dab2:	2301      	movne	r3, #1
 800dab4:	0692      	lsls	r2, r2, #26
 800dab6:	d42b      	bmi.n	800db10 <_printf_common+0xb0>
 800dab8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800dabc:	4641      	mov	r1, r8
 800dabe:	4638      	mov	r0, r7
 800dac0:	47c8      	blx	r9
 800dac2:	3001      	adds	r0, #1
 800dac4:	d01e      	beq.n	800db04 <_printf_common+0xa4>
 800dac6:	6823      	ldr	r3, [r4, #0]
 800dac8:	6922      	ldr	r2, [r4, #16]
 800daca:	f003 0306 	and.w	r3, r3, #6
 800dace:	2b04      	cmp	r3, #4
 800dad0:	bf02      	ittt	eq
 800dad2:	68e5      	ldreq	r5, [r4, #12]
 800dad4:	6833      	ldreq	r3, [r6, #0]
 800dad6:	1aed      	subeq	r5, r5, r3
 800dad8:	68a3      	ldr	r3, [r4, #8]
 800dada:	bf0c      	ite	eq
 800dadc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dae0:	2500      	movne	r5, #0
 800dae2:	4293      	cmp	r3, r2
 800dae4:	bfc4      	itt	gt
 800dae6:	1a9b      	subgt	r3, r3, r2
 800dae8:	18ed      	addgt	r5, r5, r3
 800daea:	2600      	movs	r6, #0
 800daec:	341a      	adds	r4, #26
 800daee:	42b5      	cmp	r5, r6
 800daf0:	d11a      	bne.n	800db28 <_printf_common+0xc8>
 800daf2:	2000      	movs	r0, #0
 800daf4:	e008      	b.n	800db08 <_printf_common+0xa8>
 800daf6:	2301      	movs	r3, #1
 800daf8:	4652      	mov	r2, sl
 800dafa:	4641      	mov	r1, r8
 800dafc:	4638      	mov	r0, r7
 800dafe:	47c8      	blx	r9
 800db00:	3001      	adds	r0, #1
 800db02:	d103      	bne.n	800db0c <_printf_common+0xac>
 800db04:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800db08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db0c:	3501      	adds	r5, #1
 800db0e:	e7c6      	b.n	800da9e <_printf_common+0x3e>
 800db10:	18e1      	adds	r1, r4, r3
 800db12:	1c5a      	adds	r2, r3, #1
 800db14:	2030      	movs	r0, #48	@ 0x30
 800db16:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800db1a:	4422      	add	r2, r4
 800db1c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800db20:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800db24:	3302      	adds	r3, #2
 800db26:	e7c7      	b.n	800dab8 <_printf_common+0x58>
 800db28:	2301      	movs	r3, #1
 800db2a:	4622      	mov	r2, r4
 800db2c:	4641      	mov	r1, r8
 800db2e:	4638      	mov	r0, r7
 800db30:	47c8      	blx	r9
 800db32:	3001      	adds	r0, #1
 800db34:	d0e6      	beq.n	800db04 <_printf_common+0xa4>
 800db36:	3601      	adds	r6, #1
 800db38:	e7d9      	b.n	800daee <_printf_common+0x8e>
	...

0800db3c <_printf_i>:
 800db3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800db40:	7e0f      	ldrb	r7, [r1, #24]
 800db42:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800db44:	2f78      	cmp	r7, #120	@ 0x78
 800db46:	4691      	mov	r9, r2
 800db48:	4680      	mov	r8, r0
 800db4a:	460c      	mov	r4, r1
 800db4c:	469a      	mov	sl, r3
 800db4e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800db52:	d807      	bhi.n	800db64 <_printf_i+0x28>
 800db54:	2f62      	cmp	r7, #98	@ 0x62
 800db56:	d80a      	bhi.n	800db6e <_printf_i+0x32>
 800db58:	2f00      	cmp	r7, #0
 800db5a:	f000 80d1 	beq.w	800dd00 <_printf_i+0x1c4>
 800db5e:	2f58      	cmp	r7, #88	@ 0x58
 800db60:	f000 80b8 	beq.w	800dcd4 <_printf_i+0x198>
 800db64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800db68:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800db6c:	e03a      	b.n	800dbe4 <_printf_i+0xa8>
 800db6e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800db72:	2b15      	cmp	r3, #21
 800db74:	d8f6      	bhi.n	800db64 <_printf_i+0x28>
 800db76:	a101      	add	r1, pc, #4	@ (adr r1, 800db7c <_printf_i+0x40>)
 800db78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800db7c:	0800dbd5 	.word	0x0800dbd5
 800db80:	0800dbe9 	.word	0x0800dbe9
 800db84:	0800db65 	.word	0x0800db65
 800db88:	0800db65 	.word	0x0800db65
 800db8c:	0800db65 	.word	0x0800db65
 800db90:	0800db65 	.word	0x0800db65
 800db94:	0800dbe9 	.word	0x0800dbe9
 800db98:	0800db65 	.word	0x0800db65
 800db9c:	0800db65 	.word	0x0800db65
 800dba0:	0800db65 	.word	0x0800db65
 800dba4:	0800db65 	.word	0x0800db65
 800dba8:	0800dce7 	.word	0x0800dce7
 800dbac:	0800dc13 	.word	0x0800dc13
 800dbb0:	0800dca1 	.word	0x0800dca1
 800dbb4:	0800db65 	.word	0x0800db65
 800dbb8:	0800db65 	.word	0x0800db65
 800dbbc:	0800dd09 	.word	0x0800dd09
 800dbc0:	0800db65 	.word	0x0800db65
 800dbc4:	0800dc13 	.word	0x0800dc13
 800dbc8:	0800db65 	.word	0x0800db65
 800dbcc:	0800db65 	.word	0x0800db65
 800dbd0:	0800dca9 	.word	0x0800dca9
 800dbd4:	6833      	ldr	r3, [r6, #0]
 800dbd6:	1d1a      	adds	r2, r3, #4
 800dbd8:	681b      	ldr	r3, [r3, #0]
 800dbda:	6032      	str	r2, [r6, #0]
 800dbdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800dbe0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800dbe4:	2301      	movs	r3, #1
 800dbe6:	e09c      	b.n	800dd22 <_printf_i+0x1e6>
 800dbe8:	6833      	ldr	r3, [r6, #0]
 800dbea:	6820      	ldr	r0, [r4, #0]
 800dbec:	1d19      	adds	r1, r3, #4
 800dbee:	6031      	str	r1, [r6, #0]
 800dbf0:	0606      	lsls	r6, r0, #24
 800dbf2:	d501      	bpl.n	800dbf8 <_printf_i+0xbc>
 800dbf4:	681d      	ldr	r5, [r3, #0]
 800dbf6:	e003      	b.n	800dc00 <_printf_i+0xc4>
 800dbf8:	0645      	lsls	r5, r0, #25
 800dbfa:	d5fb      	bpl.n	800dbf4 <_printf_i+0xb8>
 800dbfc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800dc00:	2d00      	cmp	r5, #0
 800dc02:	da03      	bge.n	800dc0c <_printf_i+0xd0>
 800dc04:	232d      	movs	r3, #45	@ 0x2d
 800dc06:	426d      	negs	r5, r5
 800dc08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dc0c:	4858      	ldr	r0, [pc, #352]	@ (800dd70 <_printf_i+0x234>)
 800dc0e:	230a      	movs	r3, #10
 800dc10:	e011      	b.n	800dc36 <_printf_i+0xfa>
 800dc12:	6821      	ldr	r1, [r4, #0]
 800dc14:	6833      	ldr	r3, [r6, #0]
 800dc16:	0608      	lsls	r0, r1, #24
 800dc18:	f853 5b04 	ldr.w	r5, [r3], #4
 800dc1c:	d402      	bmi.n	800dc24 <_printf_i+0xe8>
 800dc1e:	0649      	lsls	r1, r1, #25
 800dc20:	bf48      	it	mi
 800dc22:	b2ad      	uxthmi	r5, r5
 800dc24:	2f6f      	cmp	r7, #111	@ 0x6f
 800dc26:	4852      	ldr	r0, [pc, #328]	@ (800dd70 <_printf_i+0x234>)
 800dc28:	6033      	str	r3, [r6, #0]
 800dc2a:	bf14      	ite	ne
 800dc2c:	230a      	movne	r3, #10
 800dc2e:	2308      	moveq	r3, #8
 800dc30:	2100      	movs	r1, #0
 800dc32:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800dc36:	6866      	ldr	r6, [r4, #4]
 800dc38:	60a6      	str	r6, [r4, #8]
 800dc3a:	2e00      	cmp	r6, #0
 800dc3c:	db05      	blt.n	800dc4a <_printf_i+0x10e>
 800dc3e:	6821      	ldr	r1, [r4, #0]
 800dc40:	432e      	orrs	r6, r5
 800dc42:	f021 0104 	bic.w	r1, r1, #4
 800dc46:	6021      	str	r1, [r4, #0]
 800dc48:	d04b      	beq.n	800dce2 <_printf_i+0x1a6>
 800dc4a:	4616      	mov	r6, r2
 800dc4c:	fbb5 f1f3 	udiv	r1, r5, r3
 800dc50:	fb03 5711 	mls	r7, r3, r1, r5
 800dc54:	5dc7      	ldrb	r7, [r0, r7]
 800dc56:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800dc5a:	462f      	mov	r7, r5
 800dc5c:	42bb      	cmp	r3, r7
 800dc5e:	460d      	mov	r5, r1
 800dc60:	d9f4      	bls.n	800dc4c <_printf_i+0x110>
 800dc62:	2b08      	cmp	r3, #8
 800dc64:	d10b      	bne.n	800dc7e <_printf_i+0x142>
 800dc66:	6823      	ldr	r3, [r4, #0]
 800dc68:	07df      	lsls	r7, r3, #31
 800dc6a:	d508      	bpl.n	800dc7e <_printf_i+0x142>
 800dc6c:	6923      	ldr	r3, [r4, #16]
 800dc6e:	6861      	ldr	r1, [r4, #4]
 800dc70:	4299      	cmp	r1, r3
 800dc72:	bfde      	ittt	le
 800dc74:	2330      	movle	r3, #48	@ 0x30
 800dc76:	f806 3c01 	strble.w	r3, [r6, #-1]
 800dc7a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800dc7e:	1b92      	subs	r2, r2, r6
 800dc80:	6122      	str	r2, [r4, #16]
 800dc82:	f8cd a000 	str.w	sl, [sp]
 800dc86:	464b      	mov	r3, r9
 800dc88:	aa03      	add	r2, sp, #12
 800dc8a:	4621      	mov	r1, r4
 800dc8c:	4640      	mov	r0, r8
 800dc8e:	f7ff fee7 	bl	800da60 <_printf_common>
 800dc92:	3001      	adds	r0, #1
 800dc94:	d14a      	bne.n	800dd2c <_printf_i+0x1f0>
 800dc96:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dc9a:	b004      	add	sp, #16
 800dc9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dca0:	6823      	ldr	r3, [r4, #0]
 800dca2:	f043 0320 	orr.w	r3, r3, #32
 800dca6:	6023      	str	r3, [r4, #0]
 800dca8:	4832      	ldr	r0, [pc, #200]	@ (800dd74 <_printf_i+0x238>)
 800dcaa:	2778      	movs	r7, #120	@ 0x78
 800dcac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800dcb0:	6823      	ldr	r3, [r4, #0]
 800dcb2:	6831      	ldr	r1, [r6, #0]
 800dcb4:	061f      	lsls	r7, r3, #24
 800dcb6:	f851 5b04 	ldr.w	r5, [r1], #4
 800dcba:	d402      	bmi.n	800dcc2 <_printf_i+0x186>
 800dcbc:	065f      	lsls	r7, r3, #25
 800dcbe:	bf48      	it	mi
 800dcc0:	b2ad      	uxthmi	r5, r5
 800dcc2:	6031      	str	r1, [r6, #0]
 800dcc4:	07d9      	lsls	r1, r3, #31
 800dcc6:	bf44      	itt	mi
 800dcc8:	f043 0320 	orrmi.w	r3, r3, #32
 800dccc:	6023      	strmi	r3, [r4, #0]
 800dcce:	b11d      	cbz	r5, 800dcd8 <_printf_i+0x19c>
 800dcd0:	2310      	movs	r3, #16
 800dcd2:	e7ad      	b.n	800dc30 <_printf_i+0xf4>
 800dcd4:	4826      	ldr	r0, [pc, #152]	@ (800dd70 <_printf_i+0x234>)
 800dcd6:	e7e9      	b.n	800dcac <_printf_i+0x170>
 800dcd8:	6823      	ldr	r3, [r4, #0]
 800dcda:	f023 0320 	bic.w	r3, r3, #32
 800dcde:	6023      	str	r3, [r4, #0]
 800dce0:	e7f6      	b.n	800dcd0 <_printf_i+0x194>
 800dce2:	4616      	mov	r6, r2
 800dce4:	e7bd      	b.n	800dc62 <_printf_i+0x126>
 800dce6:	6833      	ldr	r3, [r6, #0]
 800dce8:	6825      	ldr	r5, [r4, #0]
 800dcea:	6961      	ldr	r1, [r4, #20]
 800dcec:	1d18      	adds	r0, r3, #4
 800dcee:	6030      	str	r0, [r6, #0]
 800dcf0:	062e      	lsls	r6, r5, #24
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	d501      	bpl.n	800dcfa <_printf_i+0x1be>
 800dcf6:	6019      	str	r1, [r3, #0]
 800dcf8:	e002      	b.n	800dd00 <_printf_i+0x1c4>
 800dcfa:	0668      	lsls	r0, r5, #25
 800dcfc:	d5fb      	bpl.n	800dcf6 <_printf_i+0x1ba>
 800dcfe:	8019      	strh	r1, [r3, #0]
 800dd00:	2300      	movs	r3, #0
 800dd02:	6123      	str	r3, [r4, #16]
 800dd04:	4616      	mov	r6, r2
 800dd06:	e7bc      	b.n	800dc82 <_printf_i+0x146>
 800dd08:	6833      	ldr	r3, [r6, #0]
 800dd0a:	1d1a      	adds	r2, r3, #4
 800dd0c:	6032      	str	r2, [r6, #0]
 800dd0e:	681e      	ldr	r6, [r3, #0]
 800dd10:	6862      	ldr	r2, [r4, #4]
 800dd12:	2100      	movs	r1, #0
 800dd14:	4630      	mov	r0, r6
 800dd16:	f7f2 fae3 	bl	80002e0 <memchr>
 800dd1a:	b108      	cbz	r0, 800dd20 <_printf_i+0x1e4>
 800dd1c:	1b80      	subs	r0, r0, r6
 800dd1e:	6060      	str	r0, [r4, #4]
 800dd20:	6863      	ldr	r3, [r4, #4]
 800dd22:	6123      	str	r3, [r4, #16]
 800dd24:	2300      	movs	r3, #0
 800dd26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dd2a:	e7aa      	b.n	800dc82 <_printf_i+0x146>
 800dd2c:	6923      	ldr	r3, [r4, #16]
 800dd2e:	4632      	mov	r2, r6
 800dd30:	4649      	mov	r1, r9
 800dd32:	4640      	mov	r0, r8
 800dd34:	47d0      	blx	sl
 800dd36:	3001      	adds	r0, #1
 800dd38:	d0ad      	beq.n	800dc96 <_printf_i+0x15a>
 800dd3a:	6823      	ldr	r3, [r4, #0]
 800dd3c:	079b      	lsls	r3, r3, #30
 800dd3e:	d413      	bmi.n	800dd68 <_printf_i+0x22c>
 800dd40:	68e0      	ldr	r0, [r4, #12]
 800dd42:	9b03      	ldr	r3, [sp, #12]
 800dd44:	4298      	cmp	r0, r3
 800dd46:	bfb8      	it	lt
 800dd48:	4618      	movlt	r0, r3
 800dd4a:	e7a6      	b.n	800dc9a <_printf_i+0x15e>
 800dd4c:	2301      	movs	r3, #1
 800dd4e:	4632      	mov	r2, r6
 800dd50:	4649      	mov	r1, r9
 800dd52:	4640      	mov	r0, r8
 800dd54:	47d0      	blx	sl
 800dd56:	3001      	adds	r0, #1
 800dd58:	d09d      	beq.n	800dc96 <_printf_i+0x15a>
 800dd5a:	3501      	adds	r5, #1
 800dd5c:	68e3      	ldr	r3, [r4, #12]
 800dd5e:	9903      	ldr	r1, [sp, #12]
 800dd60:	1a5b      	subs	r3, r3, r1
 800dd62:	42ab      	cmp	r3, r5
 800dd64:	dcf2      	bgt.n	800dd4c <_printf_i+0x210>
 800dd66:	e7eb      	b.n	800dd40 <_printf_i+0x204>
 800dd68:	2500      	movs	r5, #0
 800dd6a:	f104 0619 	add.w	r6, r4, #25
 800dd6e:	e7f5      	b.n	800dd5c <_printf_i+0x220>
 800dd70:	08010192 	.word	0x08010192
 800dd74:	080101a3 	.word	0x080101a3

0800dd78 <sniprintf>:
 800dd78:	b40c      	push	{r2, r3}
 800dd7a:	b530      	push	{r4, r5, lr}
 800dd7c:	4b18      	ldr	r3, [pc, #96]	@ (800dde0 <sniprintf+0x68>)
 800dd7e:	1e0c      	subs	r4, r1, #0
 800dd80:	681d      	ldr	r5, [r3, #0]
 800dd82:	b09d      	sub	sp, #116	@ 0x74
 800dd84:	da08      	bge.n	800dd98 <sniprintf+0x20>
 800dd86:	238b      	movs	r3, #139	@ 0x8b
 800dd88:	602b      	str	r3, [r5, #0]
 800dd8a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dd8e:	b01d      	add	sp, #116	@ 0x74
 800dd90:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dd94:	b002      	add	sp, #8
 800dd96:	4770      	bx	lr
 800dd98:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800dd9c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800dda0:	f04f 0300 	mov.w	r3, #0
 800dda4:	931b      	str	r3, [sp, #108]	@ 0x6c
 800dda6:	bf14      	ite	ne
 800dda8:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800ddac:	4623      	moveq	r3, r4
 800ddae:	9304      	str	r3, [sp, #16]
 800ddb0:	9307      	str	r3, [sp, #28]
 800ddb2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ddb6:	9002      	str	r0, [sp, #8]
 800ddb8:	9006      	str	r0, [sp, #24]
 800ddba:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ddbe:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ddc0:	ab21      	add	r3, sp, #132	@ 0x84
 800ddc2:	a902      	add	r1, sp, #8
 800ddc4:	4628      	mov	r0, r5
 800ddc6:	9301      	str	r3, [sp, #4]
 800ddc8:	f001 f812 	bl	800edf0 <_svfiprintf_r>
 800ddcc:	1c43      	adds	r3, r0, #1
 800ddce:	bfbc      	itt	lt
 800ddd0:	238b      	movlt	r3, #139	@ 0x8b
 800ddd2:	602b      	strlt	r3, [r5, #0]
 800ddd4:	2c00      	cmp	r4, #0
 800ddd6:	d0da      	beq.n	800dd8e <sniprintf+0x16>
 800ddd8:	9b02      	ldr	r3, [sp, #8]
 800ddda:	2200      	movs	r2, #0
 800dddc:	701a      	strb	r2, [r3, #0]
 800ddde:	e7d6      	b.n	800dd8e <sniprintf+0x16>
 800dde0:	24000030 	.word	0x24000030

0800dde4 <std>:
 800dde4:	2300      	movs	r3, #0
 800dde6:	b510      	push	{r4, lr}
 800dde8:	4604      	mov	r4, r0
 800ddea:	e9c0 3300 	strd	r3, r3, [r0]
 800ddee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ddf2:	6083      	str	r3, [r0, #8]
 800ddf4:	8181      	strh	r1, [r0, #12]
 800ddf6:	6643      	str	r3, [r0, #100]	@ 0x64
 800ddf8:	81c2      	strh	r2, [r0, #14]
 800ddfa:	6183      	str	r3, [r0, #24]
 800ddfc:	4619      	mov	r1, r3
 800ddfe:	2208      	movs	r2, #8
 800de00:	305c      	adds	r0, #92	@ 0x5c
 800de02:	f000 f8c3 	bl	800df8c <memset>
 800de06:	4b0d      	ldr	r3, [pc, #52]	@ (800de3c <std+0x58>)
 800de08:	6263      	str	r3, [r4, #36]	@ 0x24
 800de0a:	4b0d      	ldr	r3, [pc, #52]	@ (800de40 <std+0x5c>)
 800de0c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800de0e:	4b0d      	ldr	r3, [pc, #52]	@ (800de44 <std+0x60>)
 800de10:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800de12:	4b0d      	ldr	r3, [pc, #52]	@ (800de48 <std+0x64>)
 800de14:	6323      	str	r3, [r4, #48]	@ 0x30
 800de16:	4b0d      	ldr	r3, [pc, #52]	@ (800de4c <std+0x68>)
 800de18:	6224      	str	r4, [r4, #32]
 800de1a:	429c      	cmp	r4, r3
 800de1c:	d006      	beq.n	800de2c <std+0x48>
 800de1e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800de22:	4294      	cmp	r4, r2
 800de24:	d002      	beq.n	800de2c <std+0x48>
 800de26:	33d0      	adds	r3, #208	@ 0xd0
 800de28:	429c      	cmp	r4, r3
 800de2a:	d105      	bne.n	800de38 <std+0x54>
 800de2c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800de30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800de34:	f000 b8dc 	b.w	800dff0 <__retarget_lock_init_recursive>
 800de38:	bd10      	pop	{r4, pc}
 800de3a:	bf00      	nop
 800de3c:	0800fab9 	.word	0x0800fab9
 800de40:	0800fadb 	.word	0x0800fadb
 800de44:	0800fb13 	.word	0x0800fb13
 800de48:	0800fb37 	.word	0x0800fb37
 800de4c:	24001238 	.word	0x24001238

0800de50 <stdio_exit_handler>:
 800de50:	4a02      	ldr	r2, [pc, #8]	@ (800de5c <stdio_exit_handler+0xc>)
 800de52:	4903      	ldr	r1, [pc, #12]	@ (800de60 <stdio_exit_handler+0x10>)
 800de54:	4803      	ldr	r0, [pc, #12]	@ (800de64 <stdio_exit_handler+0x14>)
 800de56:	f000 b87b 	b.w	800df50 <_fwalk_sglue>
 800de5a:	bf00      	nop
 800de5c:	24000024 	.word	0x24000024
 800de60:	0800f375 	.word	0x0800f375
 800de64:	24000034 	.word	0x24000034

0800de68 <cleanup_stdio>:
 800de68:	6841      	ldr	r1, [r0, #4]
 800de6a:	4b0c      	ldr	r3, [pc, #48]	@ (800de9c <cleanup_stdio+0x34>)
 800de6c:	4299      	cmp	r1, r3
 800de6e:	b510      	push	{r4, lr}
 800de70:	4604      	mov	r4, r0
 800de72:	d001      	beq.n	800de78 <cleanup_stdio+0x10>
 800de74:	f001 fa7e 	bl	800f374 <_fflush_r>
 800de78:	68a1      	ldr	r1, [r4, #8]
 800de7a:	4b09      	ldr	r3, [pc, #36]	@ (800dea0 <cleanup_stdio+0x38>)
 800de7c:	4299      	cmp	r1, r3
 800de7e:	d002      	beq.n	800de86 <cleanup_stdio+0x1e>
 800de80:	4620      	mov	r0, r4
 800de82:	f001 fa77 	bl	800f374 <_fflush_r>
 800de86:	68e1      	ldr	r1, [r4, #12]
 800de88:	4b06      	ldr	r3, [pc, #24]	@ (800dea4 <cleanup_stdio+0x3c>)
 800de8a:	4299      	cmp	r1, r3
 800de8c:	d004      	beq.n	800de98 <cleanup_stdio+0x30>
 800de8e:	4620      	mov	r0, r4
 800de90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800de94:	f001 ba6e 	b.w	800f374 <_fflush_r>
 800de98:	bd10      	pop	{r4, pc}
 800de9a:	bf00      	nop
 800de9c:	24001238 	.word	0x24001238
 800dea0:	240012a0 	.word	0x240012a0
 800dea4:	24001308 	.word	0x24001308

0800dea8 <global_stdio_init.part.0>:
 800dea8:	b510      	push	{r4, lr}
 800deaa:	4b0b      	ldr	r3, [pc, #44]	@ (800ded8 <global_stdio_init.part.0+0x30>)
 800deac:	4c0b      	ldr	r4, [pc, #44]	@ (800dedc <global_stdio_init.part.0+0x34>)
 800deae:	4a0c      	ldr	r2, [pc, #48]	@ (800dee0 <global_stdio_init.part.0+0x38>)
 800deb0:	601a      	str	r2, [r3, #0]
 800deb2:	4620      	mov	r0, r4
 800deb4:	2200      	movs	r2, #0
 800deb6:	2104      	movs	r1, #4
 800deb8:	f7ff ff94 	bl	800dde4 <std>
 800debc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800dec0:	2201      	movs	r2, #1
 800dec2:	2109      	movs	r1, #9
 800dec4:	f7ff ff8e 	bl	800dde4 <std>
 800dec8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800decc:	2202      	movs	r2, #2
 800dece:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ded2:	2112      	movs	r1, #18
 800ded4:	f7ff bf86 	b.w	800dde4 <std>
 800ded8:	24001370 	.word	0x24001370
 800dedc:	24001238 	.word	0x24001238
 800dee0:	0800de51 	.word	0x0800de51

0800dee4 <__sfp_lock_acquire>:
 800dee4:	4801      	ldr	r0, [pc, #4]	@ (800deec <__sfp_lock_acquire+0x8>)
 800dee6:	f000 b884 	b.w	800dff2 <__retarget_lock_acquire_recursive>
 800deea:	bf00      	nop
 800deec:	24001374 	.word	0x24001374

0800def0 <__sfp_lock_release>:
 800def0:	4801      	ldr	r0, [pc, #4]	@ (800def8 <__sfp_lock_release+0x8>)
 800def2:	f000 b87f 	b.w	800dff4 <__retarget_lock_release_recursive>
 800def6:	bf00      	nop
 800def8:	24001374 	.word	0x24001374

0800defc <__sinit>:
 800defc:	b510      	push	{r4, lr}
 800defe:	4604      	mov	r4, r0
 800df00:	f7ff fff0 	bl	800dee4 <__sfp_lock_acquire>
 800df04:	6a23      	ldr	r3, [r4, #32]
 800df06:	b11b      	cbz	r3, 800df10 <__sinit+0x14>
 800df08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800df0c:	f7ff bff0 	b.w	800def0 <__sfp_lock_release>
 800df10:	4b04      	ldr	r3, [pc, #16]	@ (800df24 <__sinit+0x28>)
 800df12:	6223      	str	r3, [r4, #32]
 800df14:	4b04      	ldr	r3, [pc, #16]	@ (800df28 <__sinit+0x2c>)
 800df16:	681b      	ldr	r3, [r3, #0]
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d1f5      	bne.n	800df08 <__sinit+0xc>
 800df1c:	f7ff ffc4 	bl	800dea8 <global_stdio_init.part.0>
 800df20:	e7f2      	b.n	800df08 <__sinit+0xc>
 800df22:	bf00      	nop
 800df24:	0800de69 	.word	0x0800de69
 800df28:	24001370 	.word	0x24001370

0800df2c <fiprintf>:
 800df2c:	b40e      	push	{r1, r2, r3}
 800df2e:	b503      	push	{r0, r1, lr}
 800df30:	4601      	mov	r1, r0
 800df32:	ab03      	add	r3, sp, #12
 800df34:	4805      	ldr	r0, [pc, #20]	@ (800df4c <fiprintf+0x20>)
 800df36:	f853 2b04 	ldr.w	r2, [r3], #4
 800df3a:	6800      	ldr	r0, [r0, #0]
 800df3c:	9301      	str	r3, [sp, #4]
 800df3e:	f001 f87d 	bl	800f03c <_vfiprintf_r>
 800df42:	b002      	add	sp, #8
 800df44:	f85d eb04 	ldr.w	lr, [sp], #4
 800df48:	b003      	add	sp, #12
 800df4a:	4770      	bx	lr
 800df4c:	24000030 	.word	0x24000030

0800df50 <_fwalk_sglue>:
 800df50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df54:	4607      	mov	r7, r0
 800df56:	4688      	mov	r8, r1
 800df58:	4614      	mov	r4, r2
 800df5a:	2600      	movs	r6, #0
 800df5c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800df60:	f1b9 0901 	subs.w	r9, r9, #1
 800df64:	d505      	bpl.n	800df72 <_fwalk_sglue+0x22>
 800df66:	6824      	ldr	r4, [r4, #0]
 800df68:	2c00      	cmp	r4, #0
 800df6a:	d1f7      	bne.n	800df5c <_fwalk_sglue+0xc>
 800df6c:	4630      	mov	r0, r6
 800df6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df72:	89ab      	ldrh	r3, [r5, #12]
 800df74:	2b01      	cmp	r3, #1
 800df76:	d907      	bls.n	800df88 <_fwalk_sglue+0x38>
 800df78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800df7c:	3301      	adds	r3, #1
 800df7e:	d003      	beq.n	800df88 <_fwalk_sglue+0x38>
 800df80:	4629      	mov	r1, r5
 800df82:	4638      	mov	r0, r7
 800df84:	47c0      	blx	r8
 800df86:	4306      	orrs	r6, r0
 800df88:	3568      	adds	r5, #104	@ 0x68
 800df8a:	e7e9      	b.n	800df60 <_fwalk_sglue+0x10>

0800df8c <memset>:
 800df8c:	4402      	add	r2, r0
 800df8e:	4603      	mov	r3, r0
 800df90:	4293      	cmp	r3, r2
 800df92:	d100      	bne.n	800df96 <memset+0xa>
 800df94:	4770      	bx	lr
 800df96:	f803 1b01 	strb.w	r1, [r3], #1
 800df9a:	e7f9      	b.n	800df90 <memset+0x4>

0800df9c <__errno>:
 800df9c:	4b01      	ldr	r3, [pc, #4]	@ (800dfa4 <__errno+0x8>)
 800df9e:	6818      	ldr	r0, [r3, #0]
 800dfa0:	4770      	bx	lr
 800dfa2:	bf00      	nop
 800dfa4:	24000030 	.word	0x24000030

0800dfa8 <__libc_init_array>:
 800dfa8:	b570      	push	{r4, r5, r6, lr}
 800dfaa:	4d0d      	ldr	r5, [pc, #52]	@ (800dfe0 <__libc_init_array+0x38>)
 800dfac:	4c0d      	ldr	r4, [pc, #52]	@ (800dfe4 <__libc_init_array+0x3c>)
 800dfae:	1b64      	subs	r4, r4, r5
 800dfb0:	10a4      	asrs	r4, r4, #2
 800dfb2:	2600      	movs	r6, #0
 800dfb4:	42a6      	cmp	r6, r4
 800dfb6:	d109      	bne.n	800dfcc <__libc_init_array+0x24>
 800dfb8:	4d0b      	ldr	r5, [pc, #44]	@ (800dfe8 <__libc_init_array+0x40>)
 800dfba:	4c0c      	ldr	r4, [pc, #48]	@ (800dfec <__libc_init_array+0x44>)
 800dfbc:	f002 f80a 	bl	800ffd4 <_init>
 800dfc0:	1b64      	subs	r4, r4, r5
 800dfc2:	10a4      	asrs	r4, r4, #2
 800dfc4:	2600      	movs	r6, #0
 800dfc6:	42a6      	cmp	r6, r4
 800dfc8:	d105      	bne.n	800dfd6 <__libc_init_array+0x2e>
 800dfca:	bd70      	pop	{r4, r5, r6, pc}
 800dfcc:	f855 3b04 	ldr.w	r3, [r5], #4
 800dfd0:	4798      	blx	r3
 800dfd2:	3601      	adds	r6, #1
 800dfd4:	e7ee      	b.n	800dfb4 <__libc_init_array+0xc>
 800dfd6:	f855 3b04 	ldr.w	r3, [r5], #4
 800dfda:	4798      	blx	r3
 800dfdc:	3601      	adds	r6, #1
 800dfde:	e7f2      	b.n	800dfc6 <__libc_init_array+0x1e>
 800dfe0:	080104fc 	.word	0x080104fc
 800dfe4:	080104fc 	.word	0x080104fc
 800dfe8:	080104fc 	.word	0x080104fc
 800dfec:	08010500 	.word	0x08010500

0800dff0 <__retarget_lock_init_recursive>:
 800dff0:	4770      	bx	lr

0800dff2 <__retarget_lock_acquire_recursive>:
 800dff2:	4770      	bx	lr

0800dff4 <__retarget_lock_release_recursive>:
 800dff4:	4770      	bx	lr
	...

0800dff8 <_localeconv_r>:
 800dff8:	4800      	ldr	r0, [pc, #0]	@ (800dffc <_localeconv_r+0x4>)
 800dffa:	4770      	bx	lr
 800dffc:	24000170 	.word	0x24000170

0800e000 <_reclaim_reent>:
 800e000:	4b2d      	ldr	r3, [pc, #180]	@ (800e0b8 <_reclaim_reent+0xb8>)
 800e002:	681b      	ldr	r3, [r3, #0]
 800e004:	4283      	cmp	r3, r0
 800e006:	b570      	push	{r4, r5, r6, lr}
 800e008:	4604      	mov	r4, r0
 800e00a:	d053      	beq.n	800e0b4 <_reclaim_reent+0xb4>
 800e00c:	69c3      	ldr	r3, [r0, #28]
 800e00e:	b31b      	cbz	r3, 800e058 <_reclaim_reent+0x58>
 800e010:	68db      	ldr	r3, [r3, #12]
 800e012:	b163      	cbz	r3, 800e02e <_reclaim_reent+0x2e>
 800e014:	2500      	movs	r5, #0
 800e016:	69e3      	ldr	r3, [r4, #28]
 800e018:	68db      	ldr	r3, [r3, #12]
 800e01a:	5959      	ldr	r1, [r3, r5]
 800e01c:	b9b1      	cbnz	r1, 800e04c <_reclaim_reent+0x4c>
 800e01e:	3504      	adds	r5, #4
 800e020:	2d80      	cmp	r5, #128	@ 0x80
 800e022:	d1f8      	bne.n	800e016 <_reclaim_reent+0x16>
 800e024:	69e3      	ldr	r3, [r4, #28]
 800e026:	4620      	mov	r0, r4
 800e028:	68d9      	ldr	r1, [r3, #12]
 800e02a:	f000 fe3b 	bl	800eca4 <_free_r>
 800e02e:	69e3      	ldr	r3, [r4, #28]
 800e030:	6819      	ldr	r1, [r3, #0]
 800e032:	b111      	cbz	r1, 800e03a <_reclaim_reent+0x3a>
 800e034:	4620      	mov	r0, r4
 800e036:	f000 fe35 	bl	800eca4 <_free_r>
 800e03a:	69e3      	ldr	r3, [r4, #28]
 800e03c:	689d      	ldr	r5, [r3, #8]
 800e03e:	b15d      	cbz	r5, 800e058 <_reclaim_reent+0x58>
 800e040:	4629      	mov	r1, r5
 800e042:	4620      	mov	r0, r4
 800e044:	682d      	ldr	r5, [r5, #0]
 800e046:	f000 fe2d 	bl	800eca4 <_free_r>
 800e04a:	e7f8      	b.n	800e03e <_reclaim_reent+0x3e>
 800e04c:	680e      	ldr	r6, [r1, #0]
 800e04e:	4620      	mov	r0, r4
 800e050:	f000 fe28 	bl	800eca4 <_free_r>
 800e054:	4631      	mov	r1, r6
 800e056:	e7e1      	b.n	800e01c <_reclaim_reent+0x1c>
 800e058:	6961      	ldr	r1, [r4, #20]
 800e05a:	b111      	cbz	r1, 800e062 <_reclaim_reent+0x62>
 800e05c:	4620      	mov	r0, r4
 800e05e:	f000 fe21 	bl	800eca4 <_free_r>
 800e062:	69e1      	ldr	r1, [r4, #28]
 800e064:	b111      	cbz	r1, 800e06c <_reclaim_reent+0x6c>
 800e066:	4620      	mov	r0, r4
 800e068:	f000 fe1c 	bl	800eca4 <_free_r>
 800e06c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800e06e:	b111      	cbz	r1, 800e076 <_reclaim_reent+0x76>
 800e070:	4620      	mov	r0, r4
 800e072:	f000 fe17 	bl	800eca4 <_free_r>
 800e076:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e078:	b111      	cbz	r1, 800e080 <_reclaim_reent+0x80>
 800e07a:	4620      	mov	r0, r4
 800e07c:	f000 fe12 	bl	800eca4 <_free_r>
 800e080:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800e082:	b111      	cbz	r1, 800e08a <_reclaim_reent+0x8a>
 800e084:	4620      	mov	r0, r4
 800e086:	f000 fe0d 	bl	800eca4 <_free_r>
 800e08a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800e08c:	b111      	cbz	r1, 800e094 <_reclaim_reent+0x94>
 800e08e:	4620      	mov	r0, r4
 800e090:	f000 fe08 	bl	800eca4 <_free_r>
 800e094:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800e096:	b111      	cbz	r1, 800e09e <_reclaim_reent+0x9e>
 800e098:	4620      	mov	r0, r4
 800e09a:	f000 fe03 	bl	800eca4 <_free_r>
 800e09e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800e0a0:	b111      	cbz	r1, 800e0a8 <_reclaim_reent+0xa8>
 800e0a2:	4620      	mov	r0, r4
 800e0a4:	f000 fdfe 	bl	800eca4 <_free_r>
 800e0a8:	6a23      	ldr	r3, [r4, #32]
 800e0aa:	b11b      	cbz	r3, 800e0b4 <_reclaim_reent+0xb4>
 800e0ac:	4620      	mov	r0, r4
 800e0ae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e0b2:	4718      	bx	r3
 800e0b4:	bd70      	pop	{r4, r5, r6, pc}
 800e0b6:	bf00      	nop
 800e0b8:	24000030 	.word	0x24000030

0800e0bc <memcpy>:
 800e0bc:	440a      	add	r2, r1
 800e0be:	4291      	cmp	r1, r2
 800e0c0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800e0c4:	d100      	bne.n	800e0c8 <memcpy+0xc>
 800e0c6:	4770      	bx	lr
 800e0c8:	b510      	push	{r4, lr}
 800e0ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e0ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e0d2:	4291      	cmp	r1, r2
 800e0d4:	d1f9      	bne.n	800e0ca <memcpy+0xe>
 800e0d6:	bd10      	pop	{r4, pc}

0800e0d8 <quorem>:
 800e0d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0dc:	6903      	ldr	r3, [r0, #16]
 800e0de:	690c      	ldr	r4, [r1, #16]
 800e0e0:	42a3      	cmp	r3, r4
 800e0e2:	4607      	mov	r7, r0
 800e0e4:	db7e      	blt.n	800e1e4 <quorem+0x10c>
 800e0e6:	3c01      	subs	r4, #1
 800e0e8:	f101 0814 	add.w	r8, r1, #20
 800e0ec:	00a3      	lsls	r3, r4, #2
 800e0ee:	f100 0514 	add.w	r5, r0, #20
 800e0f2:	9300      	str	r3, [sp, #0]
 800e0f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e0f8:	9301      	str	r3, [sp, #4]
 800e0fa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e0fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e102:	3301      	adds	r3, #1
 800e104:	429a      	cmp	r2, r3
 800e106:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e10a:	fbb2 f6f3 	udiv	r6, r2, r3
 800e10e:	d32e      	bcc.n	800e16e <quorem+0x96>
 800e110:	f04f 0a00 	mov.w	sl, #0
 800e114:	46c4      	mov	ip, r8
 800e116:	46ae      	mov	lr, r5
 800e118:	46d3      	mov	fp, sl
 800e11a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e11e:	b298      	uxth	r0, r3
 800e120:	fb06 a000 	mla	r0, r6, r0, sl
 800e124:	0c02      	lsrs	r2, r0, #16
 800e126:	0c1b      	lsrs	r3, r3, #16
 800e128:	fb06 2303 	mla	r3, r6, r3, r2
 800e12c:	f8de 2000 	ldr.w	r2, [lr]
 800e130:	b280      	uxth	r0, r0
 800e132:	b292      	uxth	r2, r2
 800e134:	1a12      	subs	r2, r2, r0
 800e136:	445a      	add	r2, fp
 800e138:	f8de 0000 	ldr.w	r0, [lr]
 800e13c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e140:	b29b      	uxth	r3, r3
 800e142:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e146:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e14a:	b292      	uxth	r2, r2
 800e14c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e150:	45e1      	cmp	r9, ip
 800e152:	f84e 2b04 	str.w	r2, [lr], #4
 800e156:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e15a:	d2de      	bcs.n	800e11a <quorem+0x42>
 800e15c:	9b00      	ldr	r3, [sp, #0]
 800e15e:	58eb      	ldr	r3, [r5, r3]
 800e160:	b92b      	cbnz	r3, 800e16e <quorem+0x96>
 800e162:	9b01      	ldr	r3, [sp, #4]
 800e164:	3b04      	subs	r3, #4
 800e166:	429d      	cmp	r5, r3
 800e168:	461a      	mov	r2, r3
 800e16a:	d32f      	bcc.n	800e1cc <quorem+0xf4>
 800e16c:	613c      	str	r4, [r7, #16]
 800e16e:	4638      	mov	r0, r7
 800e170:	f001 fb9a 	bl	800f8a8 <__mcmp>
 800e174:	2800      	cmp	r0, #0
 800e176:	db25      	blt.n	800e1c4 <quorem+0xec>
 800e178:	4629      	mov	r1, r5
 800e17a:	2000      	movs	r0, #0
 800e17c:	f858 2b04 	ldr.w	r2, [r8], #4
 800e180:	f8d1 c000 	ldr.w	ip, [r1]
 800e184:	fa1f fe82 	uxth.w	lr, r2
 800e188:	fa1f f38c 	uxth.w	r3, ip
 800e18c:	eba3 030e 	sub.w	r3, r3, lr
 800e190:	4403      	add	r3, r0
 800e192:	0c12      	lsrs	r2, r2, #16
 800e194:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e198:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e19c:	b29b      	uxth	r3, r3
 800e19e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e1a2:	45c1      	cmp	r9, r8
 800e1a4:	f841 3b04 	str.w	r3, [r1], #4
 800e1a8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e1ac:	d2e6      	bcs.n	800e17c <quorem+0xa4>
 800e1ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e1b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e1b6:	b922      	cbnz	r2, 800e1c2 <quorem+0xea>
 800e1b8:	3b04      	subs	r3, #4
 800e1ba:	429d      	cmp	r5, r3
 800e1bc:	461a      	mov	r2, r3
 800e1be:	d30b      	bcc.n	800e1d8 <quorem+0x100>
 800e1c0:	613c      	str	r4, [r7, #16]
 800e1c2:	3601      	adds	r6, #1
 800e1c4:	4630      	mov	r0, r6
 800e1c6:	b003      	add	sp, #12
 800e1c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1cc:	6812      	ldr	r2, [r2, #0]
 800e1ce:	3b04      	subs	r3, #4
 800e1d0:	2a00      	cmp	r2, #0
 800e1d2:	d1cb      	bne.n	800e16c <quorem+0x94>
 800e1d4:	3c01      	subs	r4, #1
 800e1d6:	e7c6      	b.n	800e166 <quorem+0x8e>
 800e1d8:	6812      	ldr	r2, [r2, #0]
 800e1da:	3b04      	subs	r3, #4
 800e1dc:	2a00      	cmp	r2, #0
 800e1de:	d1ef      	bne.n	800e1c0 <quorem+0xe8>
 800e1e0:	3c01      	subs	r4, #1
 800e1e2:	e7ea      	b.n	800e1ba <quorem+0xe2>
 800e1e4:	2000      	movs	r0, #0
 800e1e6:	e7ee      	b.n	800e1c6 <quorem+0xee>

0800e1e8 <_dtoa_r>:
 800e1e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1ec:	ed2d 8b02 	vpush	{d8}
 800e1f0:	69c7      	ldr	r7, [r0, #28]
 800e1f2:	b091      	sub	sp, #68	@ 0x44
 800e1f4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800e1f8:	ec55 4b10 	vmov	r4, r5, d0
 800e1fc:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800e1fe:	9107      	str	r1, [sp, #28]
 800e200:	4681      	mov	r9, r0
 800e202:	9209      	str	r2, [sp, #36]	@ 0x24
 800e204:	930d      	str	r3, [sp, #52]	@ 0x34
 800e206:	b97f      	cbnz	r7, 800e228 <_dtoa_r+0x40>
 800e208:	2010      	movs	r0, #16
 800e20a:	f7ff fb77 	bl	800d8fc <malloc>
 800e20e:	4602      	mov	r2, r0
 800e210:	f8c9 001c 	str.w	r0, [r9, #28]
 800e214:	b920      	cbnz	r0, 800e220 <_dtoa_r+0x38>
 800e216:	4ba0      	ldr	r3, [pc, #640]	@ (800e498 <_dtoa_r+0x2b0>)
 800e218:	21ef      	movs	r1, #239	@ 0xef
 800e21a:	48a0      	ldr	r0, [pc, #640]	@ (800e49c <_dtoa_r+0x2b4>)
 800e21c:	f001 fe36 	bl	800fe8c <__assert_func>
 800e220:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800e224:	6007      	str	r7, [r0, #0]
 800e226:	60c7      	str	r7, [r0, #12]
 800e228:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e22c:	6819      	ldr	r1, [r3, #0]
 800e22e:	b159      	cbz	r1, 800e248 <_dtoa_r+0x60>
 800e230:	685a      	ldr	r2, [r3, #4]
 800e232:	604a      	str	r2, [r1, #4]
 800e234:	2301      	movs	r3, #1
 800e236:	4093      	lsls	r3, r2
 800e238:	608b      	str	r3, [r1, #8]
 800e23a:	4648      	mov	r0, r9
 800e23c:	f001 f902 	bl	800f444 <_Bfree>
 800e240:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e244:	2200      	movs	r2, #0
 800e246:	601a      	str	r2, [r3, #0]
 800e248:	1e2b      	subs	r3, r5, #0
 800e24a:	bfbb      	ittet	lt
 800e24c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800e250:	9303      	strlt	r3, [sp, #12]
 800e252:	2300      	movge	r3, #0
 800e254:	2201      	movlt	r2, #1
 800e256:	bfac      	ite	ge
 800e258:	6033      	strge	r3, [r6, #0]
 800e25a:	6032      	strlt	r2, [r6, #0]
 800e25c:	4b90      	ldr	r3, [pc, #576]	@ (800e4a0 <_dtoa_r+0x2b8>)
 800e25e:	9e03      	ldr	r6, [sp, #12]
 800e260:	43b3      	bics	r3, r6
 800e262:	d110      	bne.n	800e286 <_dtoa_r+0x9e>
 800e264:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e266:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e26a:	6013      	str	r3, [r2, #0]
 800e26c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800e270:	4323      	orrs	r3, r4
 800e272:	f000 84e6 	beq.w	800ec42 <_dtoa_r+0xa5a>
 800e276:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e278:	4f8a      	ldr	r7, [pc, #552]	@ (800e4a4 <_dtoa_r+0x2bc>)
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	f000 84e8 	beq.w	800ec50 <_dtoa_r+0xa68>
 800e280:	1cfb      	adds	r3, r7, #3
 800e282:	f000 bce3 	b.w	800ec4c <_dtoa_r+0xa64>
 800e286:	ed9d 8b02 	vldr	d8, [sp, #8]
 800e28a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800e28e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e292:	d10a      	bne.n	800e2aa <_dtoa_r+0xc2>
 800e294:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e296:	2301      	movs	r3, #1
 800e298:	6013      	str	r3, [r2, #0]
 800e29a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e29c:	b113      	cbz	r3, 800e2a4 <_dtoa_r+0xbc>
 800e29e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800e2a0:	4b81      	ldr	r3, [pc, #516]	@ (800e4a8 <_dtoa_r+0x2c0>)
 800e2a2:	6013      	str	r3, [r2, #0]
 800e2a4:	4f81      	ldr	r7, [pc, #516]	@ (800e4ac <_dtoa_r+0x2c4>)
 800e2a6:	f000 bcd3 	b.w	800ec50 <_dtoa_r+0xa68>
 800e2aa:	aa0e      	add	r2, sp, #56	@ 0x38
 800e2ac:	a90f      	add	r1, sp, #60	@ 0x3c
 800e2ae:	4648      	mov	r0, r9
 800e2b0:	eeb0 0b48 	vmov.f64	d0, d8
 800e2b4:	f001 fba8 	bl	800fa08 <__d2b>
 800e2b8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800e2bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e2be:	9001      	str	r0, [sp, #4]
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d045      	beq.n	800e350 <_dtoa_r+0x168>
 800e2c4:	eeb0 7b48 	vmov.f64	d7, d8
 800e2c8:	ee18 1a90 	vmov	r1, s17
 800e2cc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800e2d0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800e2d4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800e2d8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800e2dc:	2500      	movs	r5, #0
 800e2de:	ee07 1a90 	vmov	s15, r1
 800e2e2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800e2e6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800e480 <_dtoa_r+0x298>
 800e2ea:	ee37 7b46 	vsub.f64	d7, d7, d6
 800e2ee:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800e488 <_dtoa_r+0x2a0>
 800e2f2:	eea7 6b05 	vfma.f64	d6, d7, d5
 800e2f6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800e490 <_dtoa_r+0x2a8>
 800e2fa:	ee07 3a90 	vmov	s15, r3
 800e2fe:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800e302:	eeb0 7b46 	vmov.f64	d7, d6
 800e306:	eea4 7b05 	vfma.f64	d7, d4, d5
 800e30a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800e30e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800e312:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e316:	ee16 8a90 	vmov	r8, s13
 800e31a:	d508      	bpl.n	800e32e <_dtoa_r+0x146>
 800e31c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800e320:	eeb4 6b47 	vcmp.f64	d6, d7
 800e324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e328:	bf18      	it	ne
 800e32a:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
 800e32e:	f1b8 0f16 	cmp.w	r8, #22
 800e332:	d82b      	bhi.n	800e38c <_dtoa_r+0x1a4>
 800e334:	495e      	ldr	r1, [pc, #376]	@ (800e4b0 <_dtoa_r+0x2c8>)
 800e336:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800e33a:	ed91 7b00 	vldr	d7, [r1]
 800e33e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800e342:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e346:	d501      	bpl.n	800e34c <_dtoa_r+0x164>
 800e348:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800e34c:	2100      	movs	r1, #0
 800e34e:	e01e      	b.n	800e38e <_dtoa_r+0x1a6>
 800e350:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e352:	4413      	add	r3, r2
 800e354:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800e358:	2920      	cmp	r1, #32
 800e35a:	bfc1      	itttt	gt
 800e35c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800e360:	408e      	lslgt	r6, r1
 800e362:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800e366:	fa24 f101 	lsrgt.w	r1, r4, r1
 800e36a:	bfd6      	itet	le
 800e36c:	f1c1 0120 	rsble	r1, r1, #32
 800e370:	4331      	orrgt	r1, r6
 800e372:	fa04 f101 	lslle.w	r1, r4, r1
 800e376:	ee07 1a90 	vmov	s15, r1
 800e37a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800e37e:	3b01      	subs	r3, #1
 800e380:	ee17 1a90 	vmov	r1, s15
 800e384:	2501      	movs	r5, #1
 800e386:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800e38a:	e7a8      	b.n	800e2de <_dtoa_r+0xf6>
 800e38c:	2101      	movs	r1, #1
 800e38e:	1ad2      	subs	r2, r2, r3
 800e390:	1e53      	subs	r3, r2, #1
 800e392:	9306      	str	r3, [sp, #24]
 800e394:	bf45      	ittet	mi
 800e396:	f1c2 0301 	rsbmi	r3, r2, #1
 800e39a:	9304      	strmi	r3, [sp, #16]
 800e39c:	2300      	movpl	r3, #0
 800e39e:	2300      	movmi	r3, #0
 800e3a0:	bf4c      	ite	mi
 800e3a2:	9306      	strmi	r3, [sp, #24]
 800e3a4:	9304      	strpl	r3, [sp, #16]
 800e3a6:	f1b8 0f00 	cmp.w	r8, #0
 800e3aa:	910c      	str	r1, [sp, #48]	@ 0x30
 800e3ac:	db18      	blt.n	800e3e0 <_dtoa_r+0x1f8>
 800e3ae:	9b06      	ldr	r3, [sp, #24]
 800e3b0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800e3b4:	4443      	add	r3, r8
 800e3b6:	9306      	str	r3, [sp, #24]
 800e3b8:	2300      	movs	r3, #0
 800e3ba:	9a07      	ldr	r2, [sp, #28]
 800e3bc:	2a09      	cmp	r2, #9
 800e3be:	d845      	bhi.n	800e44c <_dtoa_r+0x264>
 800e3c0:	2a05      	cmp	r2, #5
 800e3c2:	bfc4      	itt	gt
 800e3c4:	3a04      	subgt	r2, #4
 800e3c6:	9207      	strgt	r2, [sp, #28]
 800e3c8:	9a07      	ldr	r2, [sp, #28]
 800e3ca:	f1a2 0202 	sub.w	r2, r2, #2
 800e3ce:	bfcc      	ite	gt
 800e3d0:	2400      	movgt	r4, #0
 800e3d2:	2401      	movle	r4, #1
 800e3d4:	2a03      	cmp	r2, #3
 800e3d6:	d844      	bhi.n	800e462 <_dtoa_r+0x27a>
 800e3d8:	e8df f002 	tbb	[pc, r2]
 800e3dc:	0b173634 	.word	0x0b173634
 800e3e0:	9b04      	ldr	r3, [sp, #16]
 800e3e2:	2200      	movs	r2, #0
 800e3e4:	eba3 0308 	sub.w	r3, r3, r8
 800e3e8:	9304      	str	r3, [sp, #16]
 800e3ea:	920a      	str	r2, [sp, #40]	@ 0x28
 800e3ec:	f1c8 0300 	rsb	r3, r8, #0
 800e3f0:	e7e3      	b.n	800e3ba <_dtoa_r+0x1d2>
 800e3f2:	2201      	movs	r2, #1
 800e3f4:	9208      	str	r2, [sp, #32]
 800e3f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e3f8:	eb08 0b02 	add.w	fp, r8, r2
 800e3fc:	f10b 0a01 	add.w	sl, fp, #1
 800e400:	4652      	mov	r2, sl
 800e402:	2a01      	cmp	r2, #1
 800e404:	bfb8      	it	lt
 800e406:	2201      	movlt	r2, #1
 800e408:	e006      	b.n	800e418 <_dtoa_r+0x230>
 800e40a:	2201      	movs	r2, #1
 800e40c:	9208      	str	r2, [sp, #32]
 800e40e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e410:	2a00      	cmp	r2, #0
 800e412:	dd29      	ble.n	800e468 <_dtoa_r+0x280>
 800e414:	4693      	mov	fp, r2
 800e416:	4692      	mov	sl, r2
 800e418:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800e41c:	2100      	movs	r1, #0
 800e41e:	2004      	movs	r0, #4
 800e420:	f100 0614 	add.w	r6, r0, #20
 800e424:	4296      	cmp	r6, r2
 800e426:	d926      	bls.n	800e476 <_dtoa_r+0x28e>
 800e428:	6079      	str	r1, [r7, #4]
 800e42a:	4648      	mov	r0, r9
 800e42c:	9305      	str	r3, [sp, #20]
 800e42e:	f000 ffc9 	bl	800f3c4 <_Balloc>
 800e432:	9b05      	ldr	r3, [sp, #20]
 800e434:	4607      	mov	r7, r0
 800e436:	2800      	cmp	r0, #0
 800e438:	d13e      	bne.n	800e4b8 <_dtoa_r+0x2d0>
 800e43a:	4b1e      	ldr	r3, [pc, #120]	@ (800e4b4 <_dtoa_r+0x2cc>)
 800e43c:	4602      	mov	r2, r0
 800e43e:	f240 11af 	movw	r1, #431	@ 0x1af
 800e442:	e6ea      	b.n	800e21a <_dtoa_r+0x32>
 800e444:	2200      	movs	r2, #0
 800e446:	e7e1      	b.n	800e40c <_dtoa_r+0x224>
 800e448:	2200      	movs	r2, #0
 800e44a:	e7d3      	b.n	800e3f4 <_dtoa_r+0x20c>
 800e44c:	2401      	movs	r4, #1
 800e44e:	2200      	movs	r2, #0
 800e450:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800e454:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800e458:	2100      	movs	r1, #0
 800e45a:	46da      	mov	sl, fp
 800e45c:	2212      	movs	r2, #18
 800e45e:	9109      	str	r1, [sp, #36]	@ 0x24
 800e460:	e7da      	b.n	800e418 <_dtoa_r+0x230>
 800e462:	2201      	movs	r2, #1
 800e464:	9208      	str	r2, [sp, #32]
 800e466:	e7f5      	b.n	800e454 <_dtoa_r+0x26c>
 800e468:	f04f 0b01 	mov.w	fp, #1
 800e46c:	46da      	mov	sl, fp
 800e46e:	465a      	mov	r2, fp
 800e470:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800e474:	e7d0      	b.n	800e418 <_dtoa_r+0x230>
 800e476:	3101      	adds	r1, #1
 800e478:	0040      	lsls	r0, r0, #1
 800e47a:	e7d1      	b.n	800e420 <_dtoa_r+0x238>
 800e47c:	f3af 8000 	nop.w
 800e480:	636f4361 	.word	0x636f4361
 800e484:	3fd287a7 	.word	0x3fd287a7
 800e488:	8b60c8b3 	.word	0x8b60c8b3
 800e48c:	3fc68a28 	.word	0x3fc68a28
 800e490:	509f79fb 	.word	0x509f79fb
 800e494:	3fd34413 	.word	0x3fd34413
 800e498:	080101c1 	.word	0x080101c1
 800e49c:	080101d8 	.word	0x080101d8
 800e4a0:	7ff00000 	.word	0x7ff00000
 800e4a4:	080101bd 	.word	0x080101bd
 800e4a8:	08010191 	.word	0x08010191
 800e4ac:	08010190 	.word	0x08010190
 800e4b0:	08010328 	.word	0x08010328
 800e4b4:	08010230 	.word	0x08010230
 800e4b8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800e4bc:	f1ba 0f0e 	cmp.w	sl, #14
 800e4c0:	6010      	str	r0, [r2, #0]
 800e4c2:	d86e      	bhi.n	800e5a2 <_dtoa_r+0x3ba>
 800e4c4:	2c00      	cmp	r4, #0
 800e4c6:	d06c      	beq.n	800e5a2 <_dtoa_r+0x3ba>
 800e4c8:	f1b8 0f00 	cmp.w	r8, #0
 800e4cc:	f340 80b4 	ble.w	800e638 <_dtoa_r+0x450>
 800e4d0:	4ac8      	ldr	r2, [pc, #800]	@ (800e7f4 <_dtoa_r+0x60c>)
 800e4d2:	f008 010f 	and.w	r1, r8, #15
 800e4d6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800e4da:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800e4de:	ed92 7b00 	vldr	d7, [r2]
 800e4e2:	ea4f 1128 	mov.w	r1, r8, asr #4
 800e4e6:	f000 809b 	beq.w	800e620 <_dtoa_r+0x438>
 800e4ea:	4ac3      	ldr	r2, [pc, #780]	@ (800e7f8 <_dtoa_r+0x610>)
 800e4ec:	ed92 6b08 	vldr	d6, [r2, #32]
 800e4f0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800e4f4:	ed8d 6b02 	vstr	d6, [sp, #8]
 800e4f8:	f001 010f 	and.w	r1, r1, #15
 800e4fc:	2203      	movs	r2, #3
 800e4fe:	48be      	ldr	r0, [pc, #760]	@ (800e7f8 <_dtoa_r+0x610>)
 800e500:	2900      	cmp	r1, #0
 800e502:	f040 808f 	bne.w	800e624 <_dtoa_r+0x43c>
 800e506:	ed9d 6b02 	vldr	d6, [sp, #8]
 800e50a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800e50e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e512:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e514:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e518:	2900      	cmp	r1, #0
 800e51a:	f000 80b3 	beq.w	800e684 <_dtoa_r+0x49c>
 800e51e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800e522:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800e526:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e52a:	f140 80ab 	bpl.w	800e684 <_dtoa_r+0x49c>
 800e52e:	f1ba 0f00 	cmp.w	sl, #0
 800e532:	f000 80a7 	beq.w	800e684 <_dtoa_r+0x49c>
 800e536:	f1bb 0f00 	cmp.w	fp, #0
 800e53a:	dd30      	ble.n	800e59e <_dtoa_r+0x3b6>
 800e53c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800e540:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e544:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e548:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 800e54c:	9105      	str	r1, [sp, #20]
 800e54e:	3201      	adds	r2, #1
 800e550:	465c      	mov	r4, fp
 800e552:	ed9d 6b02 	vldr	d6, [sp, #8]
 800e556:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800e55a:	ee07 2a90 	vmov	s15, r2
 800e55e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800e562:	eea7 5b06 	vfma.f64	d5, d7, d6
 800e566:	ee15 2a90 	vmov	r2, s11
 800e56a:	ec51 0b15 	vmov	r0, r1, d5
 800e56e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800e572:	2c00      	cmp	r4, #0
 800e574:	f040 808a 	bne.w	800e68c <_dtoa_r+0x4a4>
 800e578:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800e57c:	ee36 6b47 	vsub.f64	d6, d6, d7
 800e580:	ec41 0b17 	vmov	d7, r0, r1
 800e584:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e58c:	f300 826a 	bgt.w	800ea64 <_dtoa_r+0x87c>
 800e590:	eeb1 7b47 	vneg.f64	d7, d7
 800e594:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e598:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e59c:	d423      	bmi.n	800e5e6 <_dtoa_r+0x3fe>
 800e59e:	ed8d 8b02 	vstr	d8, [sp, #8]
 800e5a2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e5a4:	2a00      	cmp	r2, #0
 800e5a6:	f2c0 8129 	blt.w	800e7fc <_dtoa_r+0x614>
 800e5aa:	f1b8 0f0e 	cmp.w	r8, #14
 800e5ae:	f300 8125 	bgt.w	800e7fc <_dtoa_r+0x614>
 800e5b2:	4b90      	ldr	r3, [pc, #576]	@ (800e7f4 <_dtoa_r+0x60c>)
 800e5b4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800e5b8:	ed93 6b00 	vldr	d6, [r3]
 800e5bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	f280 80c8 	bge.w	800e754 <_dtoa_r+0x56c>
 800e5c4:	f1ba 0f00 	cmp.w	sl, #0
 800e5c8:	f300 80c4 	bgt.w	800e754 <_dtoa_r+0x56c>
 800e5cc:	d10b      	bne.n	800e5e6 <_dtoa_r+0x3fe>
 800e5ce:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800e5d2:	ee26 6b07 	vmul.f64	d6, d6, d7
 800e5d6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e5da:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e5de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5e2:	f2c0 823c 	blt.w	800ea5e <_dtoa_r+0x876>
 800e5e6:	2400      	movs	r4, #0
 800e5e8:	4625      	mov	r5, r4
 800e5ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5ec:	43db      	mvns	r3, r3
 800e5ee:	9305      	str	r3, [sp, #20]
 800e5f0:	463e      	mov	r6, r7
 800e5f2:	f04f 0800 	mov.w	r8, #0
 800e5f6:	4621      	mov	r1, r4
 800e5f8:	4648      	mov	r0, r9
 800e5fa:	f000 ff23 	bl	800f444 <_Bfree>
 800e5fe:	2d00      	cmp	r5, #0
 800e600:	f000 80a2 	beq.w	800e748 <_dtoa_r+0x560>
 800e604:	f1b8 0f00 	cmp.w	r8, #0
 800e608:	d005      	beq.n	800e616 <_dtoa_r+0x42e>
 800e60a:	45a8      	cmp	r8, r5
 800e60c:	d003      	beq.n	800e616 <_dtoa_r+0x42e>
 800e60e:	4641      	mov	r1, r8
 800e610:	4648      	mov	r0, r9
 800e612:	f000 ff17 	bl	800f444 <_Bfree>
 800e616:	4629      	mov	r1, r5
 800e618:	4648      	mov	r0, r9
 800e61a:	f000 ff13 	bl	800f444 <_Bfree>
 800e61e:	e093      	b.n	800e748 <_dtoa_r+0x560>
 800e620:	2202      	movs	r2, #2
 800e622:	e76c      	b.n	800e4fe <_dtoa_r+0x316>
 800e624:	07cc      	lsls	r4, r1, #31
 800e626:	d504      	bpl.n	800e632 <_dtoa_r+0x44a>
 800e628:	ed90 6b00 	vldr	d6, [r0]
 800e62c:	3201      	adds	r2, #1
 800e62e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e632:	1049      	asrs	r1, r1, #1
 800e634:	3008      	adds	r0, #8
 800e636:	e763      	b.n	800e500 <_dtoa_r+0x318>
 800e638:	d022      	beq.n	800e680 <_dtoa_r+0x498>
 800e63a:	f1c8 0100 	rsb	r1, r8, #0
 800e63e:	4a6d      	ldr	r2, [pc, #436]	@ (800e7f4 <_dtoa_r+0x60c>)
 800e640:	f001 000f 	and.w	r0, r1, #15
 800e644:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800e648:	ed92 7b00 	vldr	d7, [r2]
 800e64c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800e650:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e654:	4868      	ldr	r0, [pc, #416]	@ (800e7f8 <_dtoa_r+0x610>)
 800e656:	1109      	asrs	r1, r1, #4
 800e658:	2400      	movs	r4, #0
 800e65a:	2202      	movs	r2, #2
 800e65c:	b929      	cbnz	r1, 800e66a <_dtoa_r+0x482>
 800e65e:	2c00      	cmp	r4, #0
 800e660:	f43f af57 	beq.w	800e512 <_dtoa_r+0x32a>
 800e664:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e668:	e753      	b.n	800e512 <_dtoa_r+0x32a>
 800e66a:	07ce      	lsls	r6, r1, #31
 800e66c:	d505      	bpl.n	800e67a <_dtoa_r+0x492>
 800e66e:	ed90 6b00 	vldr	d6, [r0]
 800e672:	3201      	adds	r2, #1
 800e674:	2401      	movs	r4, #1
 800e676:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e67a:	1049      	asrs	r1, r1, #1
 800e67c:	3008      	adds	r0, #8
 800e67e:	e7ed      	b.n	800e65c <_dtoa_r+0x474>
 800e680:	2202      	movs	r2, #2
 800e682:	e746      	b.n	800e512 <_dtoa_r+0x32a>
 800e684:	f8cd 8014 	str.w	r8, [sp, #20]
 800e688:	4654      	mov	r4, sl
 800e68a:	e762      	b.n	800e552 <_dtoa_r+0x36a>
 800e68c:	4a59      	ldr	r2, [pc, #356]	@ (800e7f4 <_dtoa_r+0x60c>)
 800e68e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800e692:	ed12 4b02 	vldr	d4, [r2, #-8]
 800e696:	9a08      	ldr	r2, [sp, #32]
 800e698:	ec41 0b17 	vmov	d7, r0, r1
 800e69c:	443c      	add	r4, r7
 800e69e:	b34a      	cbz	r2, 800e6f4 <_dtoa_r+0x50c>
 800e6a0:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800e6a4:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800e6a8:	463e      	mov	r6, r7
 800e6aa:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800e6ae:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800e6b2:	ee35 7b47 	vsub.f64	d7, d5, d7
 800e6b6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800e6ba:	ee14 2a90 	vmov	r2, s9
 800e6be:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800e6c2:	3230      	adds	r2, #48	@ 0x30
 800e6c4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800e6c8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e6cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6d0:	f806 2b01 	strb.w	r2, [r6], #1
 800e6d4:	d438      	bmi.n	800e748 <_dtoa_r+0x560>
 800e6d6:	ee32 5b46 	vsub.f64	d5, d2, d6
 800e6da:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800e6de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6e2:	d46e      	bmi.n	800e7c2 <_dtoa_r+0x5da>
 800e6e4:	42a6      	cmp	r6, r4
 800e6e6:	f43f af5a 	beq.w	800e59e <_dtoa_r+0x3b6>
 800e6ea:	ee27 7b03 	vmul.f64	d7, d7, d3
 800e6ee:	ee26 6b03 	vmul.f64	d6, d6, d3
 800e6f2:	e7e0      	b.n	800e6b6 <_dtoa_r+0x4ce>
 800e6f4:	4621      	mov	r1, r4
 800e6f6:	463e      	mov	r6, r7
 800e6f8:	ee27 7b04 	vmul.f64	d7, d7, d4
 800e6fc:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800e700:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800e704:	ee14 2a90 	vmov	r2, s9
 800e708:	3230      	adds	r2, #48	@ 0x30
 800e70a:	f806 2b01 	strb.w	r2, [r6], #1
 800e70e:	42a6      	cmp	r6, r4
 800e710:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800e714:	ee36 6b45 	vsub.f64	d6, d6, d5
 800e718:	d119      	bne.n	800e74e <_dtoa_r+0x566>
 800e71a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800e71e:	ee37 4b05 	vadd.f64	d4, d7, d5
 800e722:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800e726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e72a:	dc4a      	bgt.n	800e7c2 <_dtoa_r+0x5da>
 800e72c:	ee35 5b47 	vsub.f64	d5, d5, d7
 800e730:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800e734:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e738:	f57f af31 	bpl.w	800e59e <_dtoa_r+0x3b6>
 800e73c:	460e      	mov	r6, r1
 800e73e:	3901      	subs	r1, #1
 800e740:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e744:	2b30      	cmp	r3, #48	@ 0x30
 800e746:	d0f9      	beq.n	800e73c <_dtoa_r+0x554>
 800e748:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800e74c:	e027      	b.n	800e79e <_dtoa_r+0x5b6>
 800e74e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800e752:	e7d5      	b.n	800e700 <_dtoa_r+0x518>
 800e754:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e758:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800e75c:	463e      	mov	r6, r7
 800e75e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800e762:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800e766:	ee15 3a10 	vmov	r3, s10
 800e76a:	3330      	adds	r3, #48	@ 0x30
 800e76c:	f806 3b01 	strb.w	r3, [r6], #1
 800e770:	1bf3      	subs	r3, r6, r7
 800e772:	459a      	cmp	sl, r3
 800e774:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800e778:	eea3 7b46 	vfms.f64	d7, d3, d6
 800e77c:	d132      	bne.n	800e7e4 <_dtoa_r+0x5fc>
 800e77e:	ee37 7b07 	vadd.f64	d7, d7, d7
 800e782:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800e786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e78a:	dc18      	bgt.n	800e7be <_dtoa_r+0x5d6>
 800e78c:	eeb4 7b46 	vcmp.f64	d7, d6
 800e790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e794:	d103      	bne.n	800e79e <_dtoa_r+0x5b6>
 800e796:	ee15 3a10 	vmov	r3, s10
 800e79a:	07db      	lsls	r3, r3, #31
 800e79c:	d40f      	bmi.n	800e7be <_dtoa_r+0x5d6>
 800e79e:	9901      	ldr	r1, [sp, #4]
 800e7a0:	4648      	mov	r0, r9
 800e7a2:	f000 fe4f 	bl	800f444 <_Bfree>
 800e7a6:	2300      	movs	r3, #0
 800e7a8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e7aa:	7033      	strb	r3, [r6, #0]
 800e7ac:	f108 0301 	add.w	r3, r8, #1
 800e7b0:	6013      	str	r3, [r2, #0]
 800e7b2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e7b4:	2b00      	cmp	r3, #0
 800e7b6:	f000 824b 	beq.w	800ec50 <_dtoa_r+0xa68>
 800e7ba:	601e      	str	r6, [r3, #0]
 800e7bc:	e248      	b.n	800ec50 <_dtoa_r+0xa68>
 800e7be:	f8cd 8014 	str.w	r8, [sp, #20]
 800e7c2:	4633      	mov	r3, r6
 800e7c4:	461e      	mov	r6, r3
 800e7c6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e7ca:	2a39      	cmp	r2, #57	@ 0x39
 800e7cc:	d106      	bne.n	800e7dc <_dtoa_r+0x5f4>
 800e7ce:	429f      	cmp	r7, r3
 800e7d0:	d1f8      	bne.n	800e7c4 <_dtoa_r+0x5dc>
 800e7d2:	9a05      	ldr	r2, [sp, #20]
 800e7d4:	3201      	adds	r2, #1
 800e7d6:	9205      	str	r2, [sp, #20]
 800e7d8:	2230      	movs	r2, #48	@ 0x30
 800e7da:	703a      	strb	r2, [r7, #0]
 800e7dc:	781a      	ldrb	r2, [r3, #0]
 800e7de:	3201      	adds	r2, #1
 800e7e0:	701a      	strb	r2, [r3, #0]
 800e7e2:	e7b1      	b.n	800e748 <_dtoa_r+0x560>
 800e7e4:	ee27 7b04 	vmul.f64	d7, d7, d4
 800e7e8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e7ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e7f0:	d1b5      	bne.n	800e75e <_dtoa_r+0x576>
 800e7f2:	e7d4      	b.n	800e79e <_dtoa_r+0x5b6>
 800e7f4:	08010328 	.word	0x08010328
 800e7f8:	08010300 	.word	0x08010300
 800e7fc:	9908      	ldr	r1, [sp, #32]
 800e7fe:	2900      	cmp	r1, #0
 800e800:	f000 80e9 	beq.w	800e9d6 <_dtoa_r+0x7ee>
 800e804:	9907      	ldr	r1, [sp, #28]
 800e806:	2901      	cmp	r1, #1
 800e808:	f300 80cb 	bgt.w	800e9a2 <_dtoa_r+0x7ba>
 800e80c:	2d00      	cmp	r5, #0
 800e80e:	f000 80c4 	beq.w	800e99a <_dtoa_r+0x7b2>
 800e812:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800e816:	9e04      	ldr	r6, [sp, #16]
 800e818:	461c      	mov	r4, r3
 800e81a:	9305      	str	r3, [sp, #20]
 800e81c:	9b04      	ldr	r3, [sp, #16]
 800e81e:	4413      	add	r3, r2
 800e820:	9304      	str	r3, [sp, #16]
 800e822:	9b06      	ldr	r3, [sp, #24]
 800e824:	2101      	movs	r1, #1
 800e826:	4413      	add	r3, r2
 800e828:	4648      	mov	r0, r9
 800e82a:	9306      	str	r3, [sp, #24]
 800e82c:	f000 febe 	bl	800f5ac <__i2b>
 800e830:	9b05      	ldr	r3, [sp, #20]
 800e832:	4605      	mov	r5, r0
 800e834:	b166      	cbz	r6, 800e850 <_dtoa_r+0x668>
 800e836:	9a06      	ldr	r2, [sp, #24]
 800e838:	2a00      	cmp	r2, #0
 800e83a:	dd09      	ble.n	800e850 <_dtoa_r+0x668>
 800e83c:	42b2      	cmp	r2, r6
 800e83e:	9904      	ldr	r1, [sp, #16]
 800e840:	bfa8      	it	ge
 800e842:	4632      	movge	r2, r6
 800e844:	1a89      	subs	r1, r1, r2
 800e846:	9104      	str	r1, [sp, #16]
 800e848:	9906      	ldr	r1, [sp, #24]
 800e84a:	1ab6      	subs	r6, r6, r2
 800e84c:	1a8a      	subs	r2, r1, r2
 800e84e:	9206      	str	r2, [sp, #24]
 800e850:	b30b      	cbz	r3, 800e896 <_dtoa_r+0x6ae>
 800e852:	9a08      	ldr	r2, [sp, #32]
 800e854:	2a00      	cmp	r2, #0
 800e856:	f000 80c5 	beq.w	800e9e4 <_dtoa_r+0x7fc>
 800e85a:	2c00      	cmp	r4, #0
 800e85c:	f000 80bf 	beq.w	800e9de <_dtoa_r+0x7f6>
 800e860:	4629      	mov	r1, r5
 800e862:	4622      	mov	r2, r4
 800e864:	4648      	mov	r0, r9
 800e866:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e868:	f000 ff58 	bl	800f71c <__pow5mult>
 800e86c:	9a01      	ldr	r2, [sp, #4]
 800e86e:	4601      	mov	r1, r0
 800e870:	4605      	mov	r5, r0
 800e872:	4648      	mov	r0, r9
 800e874:	f000 feb0 	bl	800f5d8 <__multiply>
 800e878:	9901      	ldr	r1, [sp, #4]
 800e87a:	9005      	str	r0, [sp, #20]
 800e87c:	4648      	mov	r0, r9
 800e87e:	f000 fde1 	bl	800f444 <_Bfree>
 800e882:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e884:	1b1b      	subs	r3, r3, r4
 800e886:	f000 80b0 	beq.w	800e9ea <_dtoa_r+0x802>
 800e88a:	9905      	ldr	r1, [sp, #20]
 800e88c:	461a      	mov	r2, r3
 800e88e:	4648      	mov	r0, r9
 800e890:	f000 ff44 	bl	800f71c <__pow5mult>
 800e894:	9001      	str	r0, [sp, #4]
 800e896:	2101      	movs	r1, #1
 800e898:	4648      	mov	r0, r9
 800e89a:	f000 fe87 	bl	800f5ac <__i2b>
 800e89e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e8a0:	4604      	mov	r4, r0
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	f000 81da 	beq.w	800ec5c <_dtoa_r+0xa74>
 800e8a8:	461a      	mov	r2, r3
 800e8aa:	4601      	mov	r1, r0
 800e8ac:	4648      	mov	r0, r9
 800e8ae:	f000 ff35 	bl	800f71c <__pow5mult>
 800e8b2:	9b07      	ldr	r3, [sp, #28]
 800e8b4:	2b01      	cmp	r3, #1
 800e8b6:	4604      	mov	r4, r0
 800e8b8:	f300 80a0 	bgt.w	800e9fc <_dtoa_r+0x814>
 800e8bc:	9b02      	ldr	r3, [sp, #8]
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	f040 8096 	bne.w	800e9f0 <_dtoa_r+0x808>
 800e8c4:	9b03      	ldr	r3, [sp, #12]
 800e8c6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800e8ca:	2a00      	cmp	r2, #0
 800e8cc:	f040 8092 	bne.w	800e9f4 <_dtoa_r+0x80c>
 800e8d0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800e8d4:	0d12      	lsrs	r2, r2, #20
 800e8d6:	0512      	lsls	r2, r2, #20
 800e8d8:	2a00      	cmp	r2, #0
 800e8da:	f000 808d 	beq.w	800e9f8 <_dtoa_r+0x810>
 800e8de:	9b04      	ldr	r3, [sp, #16]
 800e8e0:	3301      	adds	r3, #1
 800e8e2:	9304      	str	r3, [sp, #16]
 800e8e4:	9b06      	ldr	r3, [sp, #24]
 800e8e6:	3301      	adds	r3, #1
 800e8e8:	9306      	str	r3, [sp, #24]
 800e8ea:	2301      	movs	r3, #1
 800e8ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e8ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	f000 81b9 	beq.w	800ec68 <_dtoa_r+0xa80>
 800e8f6:	6922      	ldr	r2, [r4, #16]
 800e8f8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800e8fc:	6910      	ldr	r0, [r2, #16]
 800e8fe:	f000 fe09 	bl	800f514 <__hi0bits>
 800e902:	f1c0 0020 	rsb	r0, r0, #32
 800e906:	9b06      	ldr	r3, [sp, #24]
 800e908:	4418      	add	r0, r3
 800e90a:	f010 001f 	ands.w	r0, r0, #31
 800e90e:	f000 8081 	beq.w	800ea14 <_dtoa_r+0x82c>
 800e912:	f1c0 0220 	rsb	r2, r0, #32
 800e916:	2a04      	cmp	r2, #4
 800e918:	dd73      	ble.n	800ea02 <_dtoa_r+0x81a>
 800e91a:	9b04      	ldr	r3, [sp, #16]
 800e91c:	f1c0 001c 	rsb	r0, r0, #28
 800e920:	4403      	add	r3, r0
 800e922:	9304      	str	r3, [sp, #16]
 800e924:	9b06      	ldr	r3, [sp, #24]
 800e926:	4406      	add	r6, r0
 800e928:	4403      	add	r3, r0
 800e92a:	9306      	str	r3, [sp, #24]
 800e92c:	9b04      	ldr	r3, [sp, #16]
 800e92e:	2b00      	cmp	r3, #0
 800e930:	dd05      	ble.n	800e93e <_dtoa_r+0x756>
 800e932:	9901      	ldr	r1, [sp, #4]
 800e934:	461a      	mov	r2, r3
 800e936:	4648      	mov	r0, r9
 800e938:	f000 ff4a 	bl	800f7d0 <__lshift>
 800e93c:	9001      	str	r0, [sp, #4]
 800e93e:	9b06      	ldr	r3, [sp, #24]
 800e940:	2b00      	cmp	r3, #0
 800e942:	dd05      	ble.n	800e950 <_dtoa_r+0x768>
 800e944:	4621      	mov	r1, r4
 800e946:	461a      	mov	r2, r3
 800e948:	4648      	mov	r0, r9
 800e94a:	f000 ff41 	bl	800f7d0 <__lshift>
 800e94e:	4604      	mov	r4, r0
 800e950:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e952:	2b00      	cmp	r3, #0
 800e954:	d060      	beq.n	800ea18 <_dtoa_r+0x830>
 800e956:	9801      	ldr	r0, [sp, #4]
 800e958:	4621      	mov	r1, r4
 800e95a:	f000 ffa5 	bl	800f8a8 <__mcmp>
 800e95e:	2800      	cmp	r0, #0
 800e960:	da5a      	bge.n	800ea18 <_dtoa_r+0x830>
 800e962:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800e966:	9305      	str	r3, [sp, #20]
 800e968:	9901      	ldr	r1, [sp, #4]
 800e96a:	2300      	movs	r3, #0
 800e96c:	220a      	movs	r2, #10
 800e96e:	4648      	mov	r0, r9
 800e970:	f000 fd8a 	bl	800f488 <__multadd>
 800e974:	9b08      	ldr	r3, [sp, #32]
 800e976:	9001      	str	r0, [sp, #4]
 800e978:	2b00      	cmp	r3, #0
 800e97a:	f000 8177 	beq.w	800ec6c <_dtoa_r+0xa84>
 800e97e:	4629      	mov	r1, r5
 800e980:	2300      	movs	r3, #0
 800e982:	220a      	movs	r2, #10
 800e984:	4648      	mov	r0, r9
 800e986:	f000 fd7f 	bl	800f488 <__multadd>
 800e98a:	f1bb 0f00 	cmp.w	fp, #0
 800e98e:	4605      	mov	r5, r0
 800e990:	dc6e      	bgt.n	800ea70 <_dtoa_r+0x888>
 800e992:	9b07      	ldr	r3, [sp, #28]
 800e994:	2b02      	cmp	r3, #2
 800e996:	dc48      	bgt.n	800ea2a <_dtoa_r+0x842>
 800e998:	e06a      	b.n	800ea70 <_dtoa_r+0x888>
 800e99a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e99c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800e9a0:	e739      	b.n	800e816 <_dtoa_r+0x62e>
 800e9a2:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
 800e9a6:	42a3      	cmp	r3, r4
 800e9a8:	db07      	blt.n	800e9ba <_dtoa_r+0x7d2>
 800e9aa:	f1ba 0f00 	cmp.w	sl, #0
 800e9ae:	eba3 0404 	sub.w	r4, r3, r4
 800e9b2:	db0b      	blt.n	800e9cc <_dtoa_r+0x7e4>
 800e9b4:	9e04      	ldr	r6, [sp, #16]
 800e9b6:	4652      	mov	r2, sl
 800e9b8:	e72f      	b.n	800e81a <_dtoa_r+0x632>
 800e9ba:	1ae2      	subs	r2, r4, r3
 800e9bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e9be:	9e04      	ldr	r6, [sp, #16]
 800e9c0:	4413      	add	r3, r2
 800e9c2:	930a      	str	r3, [sp, #40]	@ 0x28
 800e9c4:	4652      	mov	r2, sl
 800e9c6:	4623      	mov	r3, r4
 800e9c8:	2400      	movs	r4, #0
 800e9ca:	e726      	b.n	800e81a <_dtoa_r+0x632>
 800e9cc:	9a04      	ldr	r2, [sp, #16]
 800e9ce:	eba2 060a 	sub.w	r6, r2, sl
 800e9d2:	2200      	movs	r2, #0
 800e9d4:	e721      	b.n	800e81a <_dtoa_r+0x632>
 800e9d6:	9e04      	ldr	r6, [sp, #16]
 800e9d8:	9d08      	ldr	r5, [sp, #32]
 800e9da:	461c      	mov	r4, r3
 800e9dc:	e72a      	b.n	800e834 <_dtoa_r+0x64c>
 800e9de:	9a01      	ldr	r2, [sp, #4]
 800e9e0:	9205      	str	r2, [sp, #20]
 800e9e2:	e752      	b.n	800e88a <_dtoa_r+0x6a2>
 800e9e4:	9901      	ldr	r1, [sp, #4]
 800e9e6:	461a      	mov	r2, r3
 800e9e8:	e751      	b.n	800e88e <_dtoa_r+0x6a6>
 800e9ea:	9b05      	ldr	r3, [sp, #20]
 800e9ec:	9301      	str	r3, [sp, #4]
 800e9ee:	e752      	b.n	800e896 <_dtoa_r+0x6ae>
 800e9f0:	2300      	movs	r3, #0
 800e9f2:	e77b      	b.n	800e8ec <_dtoa_r+0x704>
 800e9f4:	9b02      	ldr	r3, [sp, #8]
 800e9f6:	e779      	b.n	800e8ec <_dtoa_r+0x704>
 800e9f8:	920b      	str	r2, [sp, #44]	@ 0x2c
 800e9fa:	e778      	b.n	800e8ee <_dtoa_r+0x706>
 800e9fc:	2300      	movs	r3, #0
 800e9fe:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ea00:	e779      	b.n	800e8f6 <_dtoa_r+0x70e>
 800ea02:	d093      	beq.n	800e92c <_dtoa_r+0x744>
 800ea04:	9b04      	ldr	r3, [sp, #16]
 800ea06:	321c      	adds	r2, #28
 800ea08:	4413      	add	r3, r2
 800ea0a:	9304      	str	r3, [sp, #16]
 800ea0c:	9b06      	ldr	r3, [sp, #24]
 800ea0e:	4416      	add	r6, r2
 800ea10:	4413      	add	r3, r2
 800ea12:	e78a      	b.n	800e92a <_dtoa_r+0x742>
 800ea14:	4602      	mov	r2, r0
 800ea16:	e7f5      	b.n	800ea04 <_dtoa_r+0x81c>
 800ea18:	f1ba 0f00 	cmp.w	sl, #0
 800ea1c:	f8cd 8014 	str.w	r8, [sp, #20]
 800ea20:	46d3      	mov	fp, sl
 800ea22:	dc21      	bgt.n	800ea68 <_dtoa_r+0x880>
 800ea24:	9b07      	ldr	r3, [sp, #28]
 800ea26:	2b02      	cmp	r3, #2
 800ea28:	dd1e      	ble.n	800ea68 <_dtoa_r+0x880>
 800ea2a:	f1bb 0f00 	cmp.w	fp, #0
 800ea2e:	f47f addc 	bne.w	800e5ea <_dtoa_r+0x402>
 800ea32:	4621      	mov	r1, r4
 800ea34:	465b      	mov	r3, fp
 800ea36:	2205      	movs	r2, #5
 800ea38:	4648      	mov	r0, r9
 800ea3a:	f000 fd25 	bl	800f488 <__multadd>
 800ea3e:	4601      	mov	r1, r0
 800ea40:	4604      	mov	r4, r0
 800ea42:	9801      	ldr	r0, [sp, #4]
 800ea44:	f000 ff30 	bl	800f8a8 <__mcmp>
 800ea48:	2800      	cmp	r0, #0
 800ea4a:	f77f adce 	ble.w	800e5ea <_dtoa_r+0x402>
 800ea4e:	463e      	mov	r6, r7
 800ea50:	2331      	movs	r3, #49	@ 0x31
 800ea52:	f806 3b01 	strb.w	r3, [r6], #1
 800ea56:	9b05      	ldr	r3, [sp, #20]
 800ea58:	3301      	adds	r3, #1
 800ea5a:	9305      	str	r3, [sp, #20]
 800ea5c:	e5c9      	b.n	800e5f2 <_dtoa_r+0x40a>
 800ea5e:	f8cd 8014 	str.w	r8, [sp, #20]
 800ea62:	4654      	mov	r4, sl
 800ea64:	4625      	mov	r5, r4
 800ea66:	e7f2      	b.n	800ea4e <_dtoa_r+0x866>
 800ea68:	9b08      	ldr	r3, [sp, #32]
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	f000 8102 	beq.w	800ec74 <_dtoa_r+0xa8c>
 800ea70:	2e00      	cmp	r6, #0
 800ea72:	dd05      	ble.n	800ea80 <_dtoa_r+0x898>
 800ea74:	4629      	mov	r1, r5
 800ea76:	4632      	mov	r2, r6
 800ea78:	4648      	mov	r0, r9
 800ea7a:	f000 fea9 	bl	800f7d0 <__lshift>
 800ea7e:	4605      	mov	r5, r0
 800ea80:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	d058      	beq.n	800eb38 <_dtoa_r+0x950>
 800ea86:	6869      	ldr	r1, [r5, #4]
 800ea88:	4648      	mov	r0, r9
 800ea8a:	f000 fc9b 	bl	800f3c4 <_Balloc>
 800ea8e:	4606      	mov	r6, r0
 800ea90:	b928      	cbnz	r0, 800ea9e <_dtoa_r+0x8b6>
 800ea92:	4b82      	ldr	r3, [pc, #520]	@ (800ec9c <_dtoa_r+0xab4>)
 800ea94:	4602      	mov	r2, r0
 800ea96:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ea9a:	f7ff bbbe 	b.w	800e21a <_dtoa_r+0x32>
 800ea9e:	692a      	ldr	r2, [r5, #16]
 800eaa0:	3202      	adds	r2, #2
 800eaa2:	0092      	lsls	r2, r2, #2
 800eaa4:	f105 010c 	add.w	r1, r5, #12
 800eaa8:	300c      	adds	r0, #12
 800eaaa:	f7ff fb07 	bl	800e0bc <memcpy>
 800eaae:	2201      	movs	r2, #1
 800eab0:	4631      	mov	r1, r6
 800eab2:	4648      	mov	r0, r9
 800eab4:	f000 fe8c 	bl	800f7d0 <__lshift>
 800eab8:	1c7b      	adds	r3, r7, #1
 800eaba:	9304      	str	r3, [sp, #16]
 800eabc:	eb07 030b 	add.w	r3, r7, fp
 800eac0:	9309      	str	r3, [sp, #36]	@ 0x24
 800eac2:	9b02      	ldr	r3, [sp, #8]
 800eac4:	f003 0301 	and.w	r3, r3, #1
 800eac8:	46a8      	mov	r8, r5
 800eaca:	9308      	str	r3, [sp, #32]
 800eacc:	4605      	mov	r5, r0
 800eace:	9b04      	ldr	r3, [sp, #16]
 800ead0:	9801      	ldr	r0, [sp, #4]
 800ead2:	4621      	mov	r1, r4
 800ead4:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800ead8:	f7ff fafe 	bl	800e0d8 <quorem>
 800eadc:	4641      	mov	r1, r8
 800eade:	9002      	str	r0, [sp, #8]
 800eae0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800eae4:	9801      	ldr	r0, [sp, #4]
 800eae6:	f000 fedf 	bl	800f8a8 <__mcmp>
 800eaea:	462a      	mov	r2, r5
 800eaec:	9006      	str	r0, [sp, #24]
 800eaee:	4621      	mov	r1, r4
 800eaf0:	4648      	mov	r0, r9
 800eaf2:	f000 fef5 	bl	800f8e0 <__mdiff>
 800eaf6:	68c2      	ldr	r2, [r0, #12]
 800eaf8:	4606      	mov	r6, r0
 800eafa:	b9fa      	cbnz	r2, 800eb3c <_dtoa_r+0x954>
 800eafc:	4601      	mov	r1, r0
 800eafe:	9801      	ldr	r0, [sp, #4]
 800eb00:	f000 fed2 	bl	800f8a8 <__mcmp>
 800eb04:	4602      	mov	r2, r0
 800eb06:	4631      	mov	r1, r6
 800eb08:	4648      	mov	r0, r9
 800eb0a:	920a      	str	r2, [sp, #40]	@ 0x28
 800eb0c:	f000 fc9a 	bl	800f444 <_Bfree>
 800eb10:	9b07      	ldr	r3, [sp, #28]
 800eb12:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800eb14:	9e04      	ldr	r6, [sp, #16]
 800eb16:	ea42 0103 	orr.w	r1, r2, r3
 800eb1a:	9b08      	ldr	r3, [sp, #32]
 800eb1c:	4319      	orrs	r1, r3
 800eb1e:	d10f      	bne.n	800eb40 <_dtoa_r+0x958>
 800eb20:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800eb24:	d028      	beq.n	800eb78 <_dtoa_r+0x990>
 800eb26:	9b06      	ldr	r3, [sp, #24]
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	dd02      	ble.n	800eb32 <_dtoa_r+0x94a>
 800eb2c:	9b02      	ldr	r3, [sp, #8]
 800eb2e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800eb32:	f88b a000 	strb.w	sl, [fp]
 800eb36:	e55e      	b.n	800e5f6 <_dtoa_r+0x40e>
 800eb38:	4628      	mov	r0, r5
 800eb3a:	e7bd      	b.n	800eab8 <_dtoa_r+0x8d0>
 800eb3c:	2201      	movs	r2, #1
 800eb3e:	e7e2      	b.n	800eb06 <_dtoa_r+0x91e>
 800eb40:	9b06      	ldr	r3, [sp, #24]
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	db04      	blt.n	800eb50 <_dtoa_r+0x968>
 800eb46:	9907      	ldr	r1, [sp, #28]
 800eb48:	430b      	orrs	r3, r1
 800eb4a:	9908      	ldr	r1, [sp, #32]
 800eb4c:	430b      	orrs	r3, r1
 800eb4e:	d120      	bne.n	800eb92 <_dtoa_r+0x9aa>
 800eb50:	2a00      	cmp	r2, #0
 800eb52:	ddee      	ble.n	800eb32 <_dtoa_r+0x94a>
 800eb54:	9901      	ldr	r1, [sp, #4]
 800eb56:	2201      	movs	r2, #1
 800eb58:	4648      	mov	r0, r9
 800eb5a:	f000 fe39 	bl	800f7d0 <__lshift>
 800eb5e:	4621      	mov	r1, r4
 800eb60:	9001      	str	r0, [sp, #4]
 800eb62:	f000 fea1 	bl	800f8a8 <__mcmp>
 800eb66:	2800      	cmp	r0, #0
 800eb68:	dc03      	bgt.n	800eb72 <_dtoa_r+0x98a>
 800eb6a:	d1e2      	bne.n	800eb32 <_dtoa_r+0x94a>
 800eb6c:	f01a 0f01 	tst.w	sl, #1
 800eb70:	d0df      	beq.n	800eb32 <_dtoa_r+0x94a>
 800eb72:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800eb76:	d1d9      	bne.n	800eb2c <_dtoa_r+0x944>
 800eb78:	2339      	movs	r3, #57	@ 0x39
 800eb7a:	f88b 3000 	strb.w	r3, [fp]
 800eb7e:	4633      	mov	r3, r6
 800eb80:	461e      	mov	r6, r3
 800eb82:	3b01      	subs	r3, #1
 800eb84:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800eb88:	2a39      	cmp	r2, #57	@ 0x39
 800eb8a:	d052      	beq.n	800ec32 <_dtoa_r+0xa4a>
 800eb8c:	3201      	adds	r2, #1
 800eb8e:	701a      	strb	r2, [r3, #0]
 800eb90:	e531      	b.n	800e5f6 <_dtoa_r+0x40e>
 800eb92:	2a00      	cmp	r2, #0
 800eb94:	dd07      	ble.n	800eba6 <_dtoa_r+0x9be>
 800eb96:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800eb9a:	d0ed      	beq.n	800eb78 <_dtoa_r+0x990>
 800eb9c:	f10a 0301 	add.w	r3, sl, #1
 800eba0:	f88b 3000 	strb.w	r3, [fp]
 800eba4:	e527      	b.n	800e5f6 <_dtoa_r+0x40e>
 800eba6:	9b04      	ldr	r3, [sp, #16]
 800eba8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ebaa:	f803 ac01 	strb.w	sl, [r3, #-1]
 800ebae:	4293      	cmp	r3, r2
 800ebb0:	d029      	beq.n	800ec06 <_dtoa_r+0xa1e>
 800ebb2:	9901      	ldr	r1, [sp, #4]
 800ebb4:	2300      	movs	r3, #0
 800ebb6:	220a      	movs	r2, #10
 800ebb8:	4648      	mov	r0, r9
 800ebba:	f000 fc65 	bl	800f488 <__multadd>
 800ebbe:	45a8      	cmp	r8, r5
 800ebc0:	9001      	str	r0, [sp, #4]
 800ebc2:	f04f 0300 	mov.w	r3, #0
 800ebc6:	f04f 020a 	mov.w	r2, #10
 800ebca:	4641      	mov	r1, r8
 800ebcc:	4648      	mov	r0, r9
 800ebce:	d107      	bne.n	800ebe0 <_dtoa_r+0x9f8>
 800ebd0:	f000 fc5a 	bl	800f488 <__multadd>
 800ebd4:	4680      	mov	r8, r0
 800ebd6:	4605      	mov	r5, r0
 800ebd8:	9b04      	ldr	r3, [sp, #16]
 800ebda:	3301      	adds	r3, #1
 800ebdc:	9304      	str	r3, [sp, #16]
 800ebde:	e776      	b.n	800eace <_dtoa_r+0x8e6>
 800ebe0:	f000 fc52 	bl	800f488 <__multadd>
 800ebe4:	4629      	mov	r1, r5
 800ebe6:	4680      	mov	r8, r0
 800ebe8:	2300      	movs	r3, #0
 800ebea:	220a      	movs	r2, #10
 800ebec:	4648      	mov	r0, r9
 800ebee:	f000 fc4b 	bl	800f488 <__multadd>
 800ebf2:	4605      	mov	r5, r0
 800ebf4:	e7f0      	b.n	800ebd8 <_dtoa_r+0x9f0>
 800ebf6:	f1bb 0f00 	cmp.w	fp, #0
 800ebfa:	bfcc      	ite	gt
 800ebfc:	465e      	movgt	r6, fp
 800ebfe:	2601      	movle	r6, #1
 800ec00:	443e      	add	r6, r7
 800ec02:	f04f 0800 	mov.w	r8, #0
 800ec06:	9901      	ldr	r1, [sp, #4]
 800ec08:	2201      	movs	r2, #1
 800ec0a:	4648      	mov	r0, r9
 800ec0c:	f000 fde0 	bl	800f7d0 <__lshift>
 800ec10:	4621      	mov	r1, r4
 800ec12:	9001      	str	r0, [sp, #4]
 800ec14:	f000 fe48 	bl	800f8a8 <__mcmp>
 800ec18:	2800      	cmp	r0, #0
 800ec1a:	dcb0      	bgt.n	800eb7e <_dtoa_r+0x996>
 800ec1c:	d102      	bne.n	800ec24 <_dtoa_r+0xa3c>
 800ec1e:	f01a 0f01 	tst.w	sl, #1
 800ec22:	d1ac      	bne.n	800eb7e <_dtoa_r+0x996>
 800ec24:	4633      	mov	r3, r6
 800ec26:	461e      	mov	r6, r3
 800ec28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ec2c:	2a30      	cmp	r2, #48	@ 0x30
 800ec2e:	d0fa      	beq.n	800ec26 <_dtoa_r+0xa3e>
 800ec30:	e4e1      	b.n	800e5f6 <_dtoa_r+0x40e>
 800ec32:	429f      	cmp	r7, r3
 800ec34:	d1a4      	bne.n	800eb80 <_dtoa_r+0x998>
 800ec36:	9b05      	ldr	r3, [sp, #20]
 800ec38:	3301      	adds	r3, #1
 800ec3a:	9305      	str	r3, [sp, #20]
 800ec3c:	2331      	movs	r3, #49	@ 0x31
 800ec3e:	703b      	strb	r3, [r7, #0]
 800ec40:	e4d9      	b.n	800e5f6 <_dtoa_r+0x40e>
 800ec42:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ec44:	4f16      	ldr	r7, [pc, #88]	@ (800eca0 <_dtoa_r+0xab8>)
 800ec46:	b11b      	cbz	r3, 800ec50 <_dtoa_r+0xa68>
 800ec48:	f107 0308 	add.w	r3, r7, #8
 800ec4c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800ec4e:	6013      	str	r3, [r2, #0]
 800ec50:	4638      	mov	r0, r7
 800ec52:	b011      	add	sp, #68	@ 0x44
 800ec54:	ecbd 8b02 	vpop	{d8}
 800ec58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec5c:	9b07      	ldr	r3, [sp, #28]
 800ec5e:	2b01      	cmp	r3, #1
 800ec60:	f77f ae2c 	ble.w	800e8bc <_dtoa_r+0x6d4>
 800ec64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ec66:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ec68:	2001      	movs	r0, #1
 800ec6a:	e64c      	b.n	800e906 <_dtoa_r+0x71e>
 800ec6c:	f1bb 0f00 	cmp.w	fp, #0
 800ec70:	f77f aed8 	ble.w	800ea24 <_dtoa_r+0x83c>
 800ec74:	463e      	mov	r6, r7
 800ec76:	9801      	ldr	r0, [sp, #4]
 800ec78:	4621      	mov	r1, r4
 800ec7a:	f7ff fa2d 	bl	800e0d8 <quorem>
 800ec7e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800ec82:	f806 ab01 	strb.w	sl, [r6], #1
 800ec86:	1bf2      	subs	r2, r6, r7
 800ec88:	4593      	cmp	fp, r2
 800ec8a:	ddb4      	ble.n	800ebf6 <_dtoa_r+0xa0e>
 800ec8c:	9901      	ldr	r1, [sp, #4]
 800ec8e:	2300      	movs	r3, #0
 800ec90:	220a      	movs	r2, #10
 800ec92:	4648      	mov	r0, r9
 800ec94:	f000 fbf8 	bl	800f488 <__multadd>
 800ec98:	9001      	str	r0, [sp, #4]
 800ec9a:	e7ec      	b.n	800ec76 <_dtoa_r+0xa8e>
 800ec9c:	08010230 	.word	0x08010230
 800eca0:	080101b4 	.word	0x080101b4

0800eca4 <_free_r>:
 800eca4:	b538      	push	{r3, r4, r5, lr}
 800eca6:	4605      	mov	r5, r0
 800eca8:	2900      	cmp	r1, #0
 800ecaa:	d041      	beq.n	800ed30 <_free_r+0x8c>
 800ecac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ecb0:	1f0c      	subs	r4, r1, #4
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	bfb8      	it	lt
 800ecb6:	18e4      	addlt	r4, r4, r3
 800ecb8:	f7f1 fd5c 	bl	8000774 <__malloc_lock>
 800ecbc:	4a1d      	ldr	r2, [pc, #116]	@ (800ed34 <_free_r+0x90>)
 800ecbe:	6813      	ldr	r3, [r2, #0]
 800ecc0:	b933      	cbnz	r3, 800ecd0 <_free_r+0x2c>
 800ecc2:	6063      	str	r3, [r4, #4]
 800ecc4:	6014      	str	r4, [r2, #0]
 800ecc6:	4628      	mov	r0, r5
 800ecc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eccc:	f7f1 bd76 	b.w	80007bc <__malloc_unlock>
 800ecd0:	42a3      	cmp	r3, r4
 800ecd2:	d908      	bls.n	800ece6 <_free_r+0x42>
 800ecd4:	6820      	ldr	r0, [r4, #0]
 800ecd6:	1821      	adds	r1, r4, r0
 800ecd8:	428b      	cmp	r3, r1
 800ecda:	bf01      	itttt	eq
 800ecdc:	6819      	ldreq	r1, [r3, #0]
 800ecde:	685b      	ldreq	r3, [r3, #4]
 800ece0:	1809      	addeq	r1, r1, r0
 800ece2:	6021      	streq	r1, [r4, #0]
 800ece4:	e7ed      	b.n	800ecc2 <_free_r+0x1e>
 800ece6:	461a      	mov	r2, r3
 800ece8:	685b      	ldr	r3, [r3, #4]
 800ecea:	b10b      	cbz	r3, 800ecf0 <_free_r+0x4c>
 800ecec:	42a3      	cmp	r3, r4
 800ecee:	d9fa      	bls.n	800ece6 <_free_r+0x42>
 800ecf0:	6811      	ldr	r1, [r2, #0]
 800ecf2:	1850      	adds	r0, r2, r1
 800ecf4:	42a0      	cmp	r0, r4
 800ecf6:	d10b      	bne.n	800ed10 <_free_r+0x6c>
 800ecf8:	6820      	ldr	r0, [r4, #0]
 800ecfa:	4401      	add	r1, r0
 800ecfc:	1850      	adds	r0, r2, r1
 800ecfe:	4283      	cmp	r3, r0
 800ed00:	6011      	str	r1, [r2, #0]
 800ed02:	d1e0      	bne.n	800ecc6 <_free_r+0x22>
 800ed04:	6818      	ldr	r0, [r3, #0]
 800ed06:	685b      	ldr	r3, [r3, #4]
 800ed08:	6053      	str	r3, [r2, #4]
 800ed0a:	4408      	add	r0, r1
 800ed0c:	6010      	str	r0, [r2, #0]
 800ed0e:	e7da      	b.n	800ecc6 <_free_r+0x22>
 800ed10:	d902      	bls.n	800ed18 <_free_r+0x74>
 800ed12:	230c      	movs	r3, #12
 800ed14:	602b      	str	r3, [r5, #0]
 800ed16:	e7d6      	b.n	800ecc6 <_free_r+0x22>
 800ed18:	6820      	ldr	r0, [r4, #0]
 800ed1a:	1821      	adds	r1, r4, r0
 800ed1c:	428b      	cmp	r3, r1
 800ed1e:	bf04      	itt	eq
 800ed20:	6819      	ldreq	r1, [r3, #0]
 800ed22:	685b      	ldreq	r3, [r3, #4]
 800ed24:	6063      	str	r3, [r4, #4]
 800ed26:	bf04      	itt	eq
 800ed28:	1809      	addeq	r1, r1, r0
 800ed2a:	6021      	streq	r1, [r4, #0]
 800ed2c:	6054      	str	r4, [r2, #4]
 800ed2e:	e7ca      	b.n	800ecc6 <_free_r+0x22>
 800ed30:	bd38      	pop	{r3, r4, r5, pc}
 800ed32:	bf00      	nop
 800ed34:	24001234 	.word	0x24001234

0800ed38 <__ssputs_r>:
 800ed38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ed3c:	688e      	ldr	r6, [r1, #8]
 800ed3e:	461f      	mov	r7, r3
 800ed40:	42be      	cmp	r6, r7
 800ed42:	680b      	ldr	r3, [r1, #0]
 800ed44:	4682      	mov	sl, r0
 800ed46:	460c      	mov	r4, r1
 800ed48:	4690      	mov	r8, r2
 800ed4a:	d82d      	bhi.n	800eda8 <__ssputs_r+0x70>
 800ed4c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ed50:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ed54:	d026      	beq.n	800eda4 <__ssputs_r+0x6c>
 800ed56:	6965      	ldr	r5, [r4, #20]
 800ed58:	6909      	ldr	r1, [r1, #16]
 800ed5a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ed5e:	eba3 0901 	sub.w	r9, r3, r1
 800ed62:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ed66:	1c7b      	adds	r3, r7, #1
 800ed68:	444b      	add	r3, r9
 800ed6a:	106d      	asrs	r5, r5, #1
 800ed6c:	429d      	cmp	r5, r3
 800ed6e:	bf38      	it	cc
 800ed70:	461d      	movcc	r5, r3
 800ed72:	0553      	lsls	r3, r2, #21
 800ed74:	d527      	bpl.n	800edc6 <__ssputs_r+0x8e>
 800ed76:	4629      	mov	r1, r5
 800ed78:	f7fe fdf2 	bl	800d960 <_malloc_r>
 800ed7c:	4606      	mov	r6, r0
 800ed7e:	b360      	cbz	r0, 800edda <__ssputs_r+0xa2>
 800ed80:	6921      	ldr	r1, [r4, #16]
 800ed82:	464a      	mov	r2, r9
 800ed84:	f7ff f99a 	bl	800e0bc <memcpy>
 800ed88:	89a3      	ldrh	r3, [r4, #12]
 800ed8a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ed8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ed92:	81a3      	strh	r3, [r4, #12]
 800ed94:	6126      	str	r6, [r4, #16]
 800ed96:	6165      	str	r5, [r4, #20]
 800ed98:	444e      	add	r6, r9
 800ed9a:	eba5 0509 	sub.w	r5, r5, r9
 800ed9e:	6026      	str	r6, [r4, #0]
 800eda0:	60a5      	str	r5, [r4, #8]
 800eda2:	463e      	mov	r6, r7
 800eda4:	42be      	cmp	r6, r7
 800eda6:	d900      	bls.n	800edaa <__ssputs_r+0x72>
 800eda8:	463e      	mov	r6, r7
 800edaa:	6820      	ldr	r0, [r4, #0]
 800edac:	4632      	mov	r2, r6
 800edae:	4641      	mov	r1, r8
 800edb0:	f000 ffea 	bl	800fd88 <memmove>
 800edb4:	68a3      	ldr	r3, [r4, #8]
 800edb6:	1b9b      	subs	r3, r3, r6
 800edb8:	60a3      	str	r3, [r4, #8]
 800edba:	6823      	ldr	r3, [r4, #0]
 800edbc:	4433      	add	r3, r6
 800edbe:	6023      	str	r3, [r4, #0]
 800edc0:	2000      	movs	r0, #0
 800edc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800edc6:	462a      	mov	r2, r5
 800edc8:	f000 feb9 	bl	800fb3e <_realloc_r>
 800edcc:	4606      	mov	r6, r0
 800edce:	2800      	cmp	r0, #0
 800edd0:	d1e0      	bne.n	800ed94 <__ssputs_r+0x5c>
 800edd2:	6921      	ldr	r1, [r4, #16]
 800edd4:	4650      	mov	r0, sl
 800edd6:	f7ff ff65 	bl	800eca4 <_free_r>
 800edda:	230c      	movs	r3, #12
 800eddc:	f8ca 3000 	str.w	r3, [sl]
 800ede0:	89a3      	ldrh	r3, [r4, #12]
 800ede2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ede6:	81a3      	strh	r3, [r4, #12]
 800ede8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800edec:	e7e9      	b.n	800edc2 <__ssputs_r+0x8a>
	...

0800edf0 <_svfiprintf_r>:
 800edf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edf4:	4698      	mov	r8, r3
 800edf6:	898b      	ldrh	r3, [r1, #12]
 800edf8:	061b      	lsls	r3, r3, #24
 800edfa:	b09d      	sub	sp, #116	@ 0x74
 800edfc:	4607      	mov	r7, r0
 800edfe:	460d      	mov	r5, r1
 800ee00:	4614      	mov	r4, r2
 800ee02:	d510      	bpl.n	800ee26 <_svfiprintf_r+0x36>
 800ee04:	690b      	ldr	r3, [r1, #16]
 800ee06:	b973      	cbnz	r3, 800ee26 <_svfiprintf_r+0x36>
 800ee08:	2140      	movs	r1, #64	@ 0x40
 800ee0a:	f7fe fda9 	bl	800d960 <_malloc_r>
 800ee0e:	6028      	str	r0, [r5, #0]
 800ee10:	6128      	str	r0, [r5, #16]
 800ee12:	b930      	cbnz	r0, 800ee22 <_svfiprintf_r+0x32>
 800ee14:	230c      	movs	r3, #12
 800ee16:	603b      	str	r3, [r7, #0]
 800ee18:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ee1c:	b01d      	add	sp, #116	@ 0x74
 800ee1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee22:	2340      	movs	r3, #64	@ 0x40
 800ee24:	616b      	str	r3, [r5, #20]
 800ee26:	2300      	movs	r3, #0
 800ee28:	9309      	str	r3, [sp, #36]	@ 0x24
 800ee2a:	2320      	movs	r3, #32
 800ee2c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ee30:	f8cd 800c 	str.w	r8, [sp, #12]
 800ee34:	2330      	movs	r3, #48	@ 0x30
 800ee36:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800efd4 <_svfiprintf_r+0x1e4>
 800ee3a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ee3e:	f04f 0901 	mov.w	r9, #1
 800ee42:	4623      	mov	r3, r4
 800ee44:	469a      	mov	sl, r3
 800ee46:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ee4a:	b10a      	cbz	r2, 800ee50 <_svfiprintf_r+0x60>
 800ee4c:	2a25      	cmp	r2, #37	@ 0x25
 800ee4e:	d1f9      	bne.n	800ee44 <_svfiprintf_r+0x54>
 800ee50:	ebba 0b04 	subs.w	fp, sl, r4
 800ee54:	d00b      	beq.n	800ee6e <_svfiprintf_r+0x7e>
 800ee56:	465b      	mov	r3, fp
 800ee58:	4622      	mov	r2, r4
 800ee5a:	4629      	mov	r1, r5
 800ee5c:	4638      	mov	r0, r7
 800ee5e:	f7ff ff6b 	bl	800ed38 <__ssputs_r>
 800ee62:	3001      	adds	r0, #1
 800ee64:	f000 80a7 	beq.w	800efb6 <_svfiprintf_r+0x1c6>
 800ee68:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ee6a:	445a      	add	r2, fp
 800ee6c:	9209      	str	r2, [sp, #36]	@ 0x24
 800ee6e:	f89a 3000 	ldrb.w	r3, [sl]
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	f000 809f 	beq.w	800efb6 <_svfiprintf_r+0x1c6>
 800ee78:	2300      	movs	r3, #0
 800ee7a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ee7e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ee82:	f10a 0a01 	add.w	sl, sl, #1
 800ee86:	9304      	str	r3, [sp, #16]
 800ee88:	9307      	str	r3, [sp, #28]
 800ee8a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ee8e:	931a      	str	r3, [sp, #104]	@ 0x68
 800ee90:	4654      	mov	r4, sl
 800ee92:	2205      	movs	r2, #5
 800ee94:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee98:	484e      	ldr	r0, [pc, #312]	@ (800efd4 <_svfiprintf_r+0x1e4>)
 800ee9a:	f7f1 fa21 	bl	80002e0 <memchr>
 800ee9e:	9a04      	ldr	r2, [sp, #16]
 800eea0:	b9d8      	cbnz	r0, 800eeda <_svfiprintf_r+0xea>
 800eea2:	06d0      	lsls	r0, r2, #27
 800eea4:	bf44      	itt	mi
 800eea6:	2320      	movmi	r3, #32
 800eea8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eeac:	0711      	lsls	r1, r2, #28
 800eeae:	bf44      	itt	mi
 800eeb0:	232b      	movmi	r3, #43	@ 0x2b
 800eeb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eeb6:	f89a 3000 	ldrb.w	r3, [sl]
 800eeba:	2b2a      	cmp	r3, #42	@ 0x2a
 800eebc:	d015      	beq.n	800eeea <_svfiprintf_r+0xfa>
 800eebe:	9a07      	ldr	r2, [sp, #28]
 800eec0:	4654      	mov	r4, sl
 800eec2:	2000      	movs	r0, #0
 800eec4:	f04f 0c0a 	mov.w	ip, #10
 800eec8:	4621      	mov	r1, r4
 800eeca:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eece:	3b30      	subs	r3, #48	@ 0x30
 800eed0:	2b09      	cmp	r3, #9
 800eed2:	d94b      	bls.n	800ef6c <_svfiprintf_r+0x17c>
 800eed4:	b1b0      	cbz	r0, 800ef04 <_svfiprintf_r+0x114>
 800eed6:	9207      	str	r2, [sp, #28]
 800eed8:	e014      	b.n	800ef04 <_svfiprintf_r+0x114>
 800eeda:	eba0 0308 	sub.w	r3, r0, r8
 800eede:	fa09 f303 	lsl.w	r3, r9, r3
 800eee2:	4313      	orrs	r3, r2
 800eee4:	9304      	str	r3, [sp, #16]
 800eee6:	46a2      	mov	sl, r4
 800eee8:	e7d2      	b.n	800ee90 <_svfiprintf_r+0xa0>
 800eeea:	9b03      	ldr	r3, [sp, #12]
 800eeec:	1d19      	adds	r1, r3, #4
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	9103      	str	r1, [sp, #12]
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	bfbb      	ittet	lt
 800eef6:	425b      	neglt	r3, r3
 800eef8:	f042 0202 	orrlt.w	r2, r2, #2
 800eefc:	9307      	strge	r3, [sp, #28]
 800eefe:	9307      	strlt	r3, [sp, #28]
 800ef00:	bfb8      	it	lt
 800ef02:	9204      	strlt	r2, [sp, #16]
 800ef04:	7823      	ldrb	r3, [r4, #0]
 800ef06:	2b2e      	cmp	r3, #46	@ 0x2e
 800ef08:	d10a      	bne.n	800ef20 <_svfiprintf_r+0x130>
 800ef0a:	7863      	ldrb	r3, [r4, #1]
 800ef0c:	2b2a      	cmp	r3, #42	@ 0x2a
 800ef0e:	d132      	bne.n	800ef76 <_svfiprintf_r+0x186>
 800ef10:	9b03      	ldr	r3, [sp, #12]
 800ef12:	1d1a      	adds	r2, r3, #4
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	9203      	str	r2, [sp, #12]
 800ef18:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ef1c:	3402      	adds	r4, #2
 800ef1e:	9305      	str	r3, [sp, #20]
 800ef20:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800efe4 <_svfiprintf_r+0x1f4>
 800ef24:	7821      	ldrb	r1, [r4, #0]
 800ef26:	2203      	movs	r2, #3
 800ef28:	4650      	mov	r0, sl
 800ef2a:	f7f1 f9d9 	bl	80002e0 <memchr>
 800ef2e:	b138      	cbz	r0, 800ef40 <_svfiprintf_r+0x150>
 800ef30:	9b04      	ldr	r3, [sp, #16]
 800ef32:	eba0 000a 	sub.w	r0, r0, sl
 800ef36:	2240      	movs	r2, #64	@ 0x40
 800ef38:	4082      	lsls	r2, r0
 800ef3a:	4313      	orrs	r3, r2
 800ef3c:	3401      	adds	r4, #1
 800ef3e:	9304      	str	r3, [sp, #16]
 800ef40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef44:	4824      	ldr	r0, [pc, #144]	@ (800efd8 <_svfiprintf_r+0x1e8>)
 800ef46:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ef4a:	2206      	movs	r2, #6
 800ef4c:	f7f1 f9c8 	bl	80002e0 <memchr>
 800ef50:	2800      	cmp	r0, #0
 800ef52:	d036      	beq.n	800efc2 <_svfiprintf_r+0x1d2>
 800ef54:	4b21      	ldr	r3, [pc, #132]	@ (800efdc <_svfiprintf_r+0x1ec>)
 800ef56:	bb1b      	cbnz	r3, 800efa0 <_svfiprintf_r+0x1b0>
 800ef58:	9b03      	ldr	r3, [sp, #12]
 800ef5a:	3307      	adds	r3, #7
 800ef5c:	f023 0307 	bic.w	r3, r3, #7
 800ef60:	3308      	adds	r3, #8
 800ef62:	9303      	str	r3, [sp, #12]
 800ef64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ef66:	4433      	add	r3, r6
 800ef68:	9309      	str	r3, [sp, #36]	@ 0x24
 800ef6a:	e76a      	b.n	800ee42 <_svfiprintf_r+0x52>
 800ef6c:	fb0c 3202 	mla	r2, ip, r2, r3
 800ef70:	460c      	mov	r4, r1
 800ef72:	2001      	movs	r0, #1
 800ef74:	e7a8      	b.n	800eec8 <_svfiprintf_r+0xd8>
 800ef76:	2300      	movs	r3, #0
 800ef78:	3401      	adds	r4, #1
 800ef7a:	9305      	str	r3, [sp, #20]
 800ef7c:	4619      	mov	r1, r3
 800ef7e:	f04f 0c0a 	mov.w	ip, #10
 800ef82:	4620      	mov	r0, r4
 800ef84:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ef88:	3a30      	subs	r2, #48	@ 0x30
 800ef8a:	2a09      	cmp	r2, #9
 800ef8c:	d903      	bls.n	800ef96 <_svfiprintf_r+0x1a6>
 800ef8e:	2b00      	cmp	r3, #0
 800ef90:	d0c6      	beq.n	800ef20 <_svfiprintf_r+0x130>
 800ef92:	9105      	str	r1, [sp, #20]
 800ef94:	e7c4      	b.n	800ef20 <_svfiprintf_r+0x130>
 800ef96:	fb0c 2101 	mla	r1, ip, r1, r2
 800ef9a:	4604      	mov	r4, r0
 800ef9c:	2301      	movs	r3, #1
 800ef9e:	e7f0      	b.n	800ef82 <_svfiprintf_r+0x192>
 800efa0:	ab03      	add	r3, sp, #12
 800efa2:	9300      	str	r3, [sp, #0]
 800efa4:	462a      	mov	r2, r5
 800efa6:	4b0e      	ldr	r3, [pc, #56]	@ (800efe0 <_svfiprintf_r+0x1f0>)
 800efa8:	a904      	add	r1, sp, #16
 800efaa:	4638      	mov	r0, r7
 800efac:	f7fe fa8c 	bl	800d4c8 <_printf_float>
 800efb0:	1c42      	adds	r2, r0, #1
 800efb2:	4606      	mov	r6, r0
 800efb4:	d1d6      	bne.n	800ef64 <_svfiprintf_r+0x174>
 800efb6:	89ab      	ldrh	r3, [r5, #12]
 800efb8:	065b      	lsls	r3, r3, #25
 800efba:	f53f af2d 	bmi.w	800ee18 <_svfiprintf_r+0x28>
 800efbe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800efc0:	e72c      	b.n	800ee1c <_svfiprintf_r+0x2c>
 800efc2:	ab03      	add	r3, sp, #12
 800efc4:	9300      	str	r3, [sp, #0]
 800efc6:	462a      	mov	r2, r5
 800efc8:	4b05      	ldr	r3, [pc, #20]	@ (800efe0 <_svfiprintf_r+0x1f0>)
 800efca:	a904      	add	r1, sp, #16
 800efcc:	4638      	mov	r0, r7
 800efce:	f7fe fdb5 	bl	800db3c <_printf_i>
 800efd2:	e7ed      	b.n	800efb0 <_svfiprintf_r+0x1c0>
 800efd4:	08010241 	.word	0x08010241
 800efd8:	0801024b 	.word	0x0801024b
 800efdc:	0800d4c9 	.word	0x0800d4c9
 800efe0:	0800ed39 	.word	0x0800ed39
 800efe4:	08010247 	.word	0x08010247

0800efe8 <__sfputc_r>:
 800efe8:	6893      	ldr	r3, [r2, #8]
 800efea:	3b01      	subs	r3, #1
 800efec:	2b00      	cmp	r3, #0
 800efee:	b410      	push	{r4}
 800eff0:	6093      	str	r3, [r2, #8]
 800eff2:	da08      	bge.n	800f006 <__sfputc_r+0x1e>
 800eff4:	6994      	ldr	r4, [r2, #24]
 800eff6:	42a3      	cmp	r3, r4
 800eff8:	db01      	blt.n	800effe <__sfputc_r+0x16>
 800effa:	290a      	cmp	r1, #10
 800effc:	d103      	bne.n	800f006 <__sfputc_r+0x1e>
 800effe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f002:	f000 bdca 	b.w	800fb9a <__swbuf_r>
 800f006:	6813      	ldr	r3, [r2, #0]
 800f008:	1c58      	adds	r0, r3, #1
 800f00a:	6010      	str	r0, [r2, #0]
 800f00c:	7019      	strb	r1, [r3, #0]
 800f00e:	4608      	mov	r0, r1
 800f010:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f014:	4770      	bx	lr

0800f016 <__sfputs_r>:
 800f016:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f018:	4606      	mov	r6, r0
 800f01a:	460f      	mov	r7, r1
 800f01c:	4614      	mov	r4, r2
 800f01e:	18d5      	adds	r5, r2, r3
 800f020:	42ac      	cmp	r4, r5
 800f022:	d101      	bne.n	800f028 <__sfputs_r+0x12>
 800f024:	2000      	movs	r0, #0
 800f026:	e007      	b.n	800f038 <__sfputs_r+0x22>
 800f028:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f02c:	463a      	mov	r2, r7
 800f02e:	4630      	mov	r0, r6
 800f030:	f7ff ffda 	bl	800efe8 <__sfputc_r>
 800f034:	1c43      	adds	r3, r0, #1
 800f036:	d1f3      	bne.n	800f020 <__sfputs_r+0xa>
 800f038:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f03c <_vfiprintf_r>:
 800f03c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f040:	460d      	mov	r5, r1
 800f042:	b09d      	sub	sp, #116	@ 0x74
 800f044:	4614      	mov	r4, r2
 800f046:	4698      	mov	r8, r3
 800f048:	4606      	mov	r6, r0
 800f04a:	b118      	cbz	r0, 800f054 <_vfiprintf_r+0x18>
 800f04c:	6a03      	ldr	r3, [r0, #32]
 800f04e:	b90b      	cbnz	r3, 800f054 <_vfiprintf_r+0x18>
 800f050:	f7fe ff54 	bl	800defc <__sinit>
 800f054:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f056:	07d9      	lsls	r1, r3, #31
 800f058:	d405      	bmi.n	800f066 <_vfiprintf_r+0x2a>
 800f05a:	89ab      	ldrh	r3, [r5, #12]
 800f05c:	059a      	lsls	r2, r3, #22
 800f05e:	d402      	bmi.n	800f066 <_vfiprintf_r+0x2a>
 800f060:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f062:	f7fe ffc6 	bl	800dff2 <__retarget_lock_acquire_recursive>
 800f066:	89ab      	ldrh	r3, [r5, #12]
 800f068:	071b      	lsls	r3, r3, #28
 800f06a:	d501      	bpl.n	800f070 <_vfiprintf_r+0x34>
 800f06c:	692b      	ldr	r3, [r5, #16]
 800f06e:	b99b      	cbnz	r3, 800f098 <_vfiprintf_r+0x5c>
 800f070:	4629      	mov	r1, r5
 800f072:	4630      	mov	r0, r6
 800f074:	f000 fdd0 	bl	800fc18 <__swsetup_r>
 800f078:	b170      	cbz	r0, 800f098 <_vfiprintf_r+0x5c>
 800f07a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f07c:	07dc      	lsls	r4, r3, #31
 800f07e:	d504      	bpl.n	800f08a <_vfiprintf_r+0x4e>
 800f080:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f084:	b01d      	add	sp, #116	@ 0x74
 800f086:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f08a:	89ab      	ldrh	r3, [r5, #12]
 800f08c:	0598      	lsls	r0, r3, #22
 800f08e:	d4f7      	bmi.n	800f080 <_vfiprintf_r+0x44>
 800f090:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f092:	f7fe ffaf 	bl	800dff4 <__retarget_lock_release_recursive>
 800f096:	e7f3      	b.n	800f080 <_vfiprintf_r+0x44>
 800f098:	2300      	movs	r3, #0
 800f09a:	9309      	str	r3, [sp, #36]	@ 0x24
 800f09c:	2320      	movs	r3, #32
 800f09e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f0a2:	f8cd 800c 	str.w	r8, [sp, #12]
 800f0a6:	2330      	movs	r3, #48	@ 0x30
 800f0a8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f258 <_vfiprintf_r+0x21c>
 800f0ac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f0b0:	f04f 0901 	mov.w	r9, #1
 800f0b4:	4623      	mov	r3, r4
 800f0b6:	469a      	mov	sl, r3
 800f0b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f0bc:	b10a      	cbz	r2, 800f0c2 <_vfiprintf_r+0x86>
 800f0be:	2a25      	cmp	r2, #37	@ 0x25
 800f0c0:	d1f9      	bne.n	800f0b6 <_vfiprintf_r+0x7a>
 800f0c2:	ebba 0b04 	subs.w	fp, sl, r4
 800f0c6:	d00b      	beq.n	800f0e0 <_vfiprintf_r+0xa4>
 800f0c8:	465b      	mov	r3, fp
 800f0ca:	4622      	mov	r2, r4
 800f0cc:	4629      	mov	r1, r5
 800f0ce:	4630      	mov	r0, r6
 800f0d0:	f7ff ffa1 	bl	800f016 <__sfputs_r>
 800f0d4:	3001      	adds	r0, #1
 800f0d6:	f000 80a7 	beq.w	800f228 <_vfiprintf_r+0x1ec>
 800f0da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f0dc:	445a      	add	r2, fp
 800f0de:	9209      	str	r2, [sp, #36]	@ 0x24
 800f0e0:	f89a 3000 	ldrb.w	r3, [sl]
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	f000 809f 	beq.w	800f228 <_vfiprintf_r+0x1ec>
 800f0ea:	2300      	movs	r3, #0
 800f0ec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f0f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f0f4:	f10a 0a01 	add.w	sl, sl, #1
 800f0f8:	9304      	str	r3, [sp, #16]
 800f0fa:	9307      	str	r3, [sp, #28]
 800f0fc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f100:	931a      	str	r3, [sp, #104]	@ 0x68
 800f102:	4654      	mov	r4, sl
 800f104:	2205      	movs	r2, #5
 800f106:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f10a:	4853      	ldr	r0, [pc, #332]	@ (800f258 <_vfiprintf_r+0x21c>)
 800f10c:	f7f1 f8e8 	bl	80002e0 <memchr>
 800f110:	9a04      	ldr	r2, [sp, #16]
 800f112:	b9d8      	cbnz	r0, 800f14c <_vfiprintf_r+0x110>
 800f114:	06d1      	lsls	r1, r2, #27
 800f116:	bf44      	itt	mi
 800f118:	2320      	movmi	r3, #32
 800f11a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f11e:	0713      	lsls	r3, r2, #28
 800f120:	bf44      	itt	mi
 800f122:	232b      	movmi	r3, #43	@ 0x2b
 800f124:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f128:	f89a 3000 	ldrb.w	r3, [sl]
 800f12c:	2b2a      	cmp	r3, #42	@ 0x2a
 800f12e:	d015      	beq.n	800f15c <_vfiprintf_r+0x120>
 800f130:	9a07      	ldr	r2, [sp, #28]
 800f132:	4654      	mov	r4, sl
 800f134:	2000      	movs	r0, #0
 800f136:	f04f 0c0a 	mov.w	ip, #10
 800f13a:	4621      	mov	r1, r4
 800f13c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f140:	3b30      	subs	r3, #48	@ 0x30
 800f142:	2b09      	cmp	r3, #9
 800f144:	d94b      	bls.n	800f1de <_vfiprintf_r+0x1a2>
 800f146:	b1b0      	cbz	r0, 800f176 <_vfiprintf_r+0x13a>
 800f148:	9207      	str	r2, [sp, #28]
 800f14a:	e014      	b.n	800f176 <_vfiprintf_r+0x13a>
 800f14c:	eba0 0308 	sub.w	r3, r0, r8
 800f150:	fa09 f303 	lsl.w	r3, r9, r3
 800f154:	4313      	orrs	r3, r2
 800f156:	9304      	str	r3, [sp, #16]
 800f158:	46a2      	mov	sl, r4
 800f15a:	e7d2      	b.n	800f102 <_vfiprintf_r+0xc6>
 800f15c:	9b03      	ldr	r3, [sp, #12]
 800f15e:	1d19      	adds	r1, r3, #4
 800f160:	681b      	ldr	r3, [r3, #0]
 800f162:	9103      	str	r1, [sp, #12]
 800f164:	2b00      	cmp	r3, #0
 800f166:	bfbb      	ittet	lt
 800f168:	425b      	neglt	r3, r3
 800f16a:	f042 0202 	orrlt.w	r2, r2, #2
 800f16e:	9307      	strge	r3, [sp, #28]
 800f170:	9307      	strlt	r3, [sp, #28]
 800f172:	bfb8      	it	lt
 800f174:	9204      	strlt	r2, [sp, #16]
 800f176:	7823      	ldrb	r3, [r4, #0]
 800f178:	2b2e      	cmp	r3, #46	@ 0x2e
 800f17a:	d10a      	bne.n	800f192 <_vfiprintf_r+0x156>
 800f17c:	7863      	ldrb	r3, [r4, #1]
 800f17e:	2b2a      	cmp	r3, #42	@ 0x2a
 800f180:	d132      	bne.n	800f1e8 <_vfiprintf_r+0x1ac>
 800f182:	9b03      	ldr	r3, [sp, #12]
 800f184:	1d1a      	adds	r2, r3, #4
 800f186:	681b      	ldr	r3, [r3, #0]
 800f188:	9203      	str	r2, [sp, #12]
 800f18a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f18e:	3402      	adds	r4, #2
 800f190:	9305      	str	r3, [sp, #20]
 800f192:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f268 <_vfiprintf_r+0x22c>
 800f196:	7821      	ldrb	r1, [r4, #0]
 800f198:	2203      	movs	r2, #3
 800f19a:	4650      	mov	r0, sl
 800f19c:	f7f1 f8a0 	bl	80002e0 <memchr>
 800f1a0:	b138      	cbz	r0, 800f1b2 <_vfiprintf_r+0x176>
 800f1a2:	9b04      	ldr	r3, [sp, #16]
 800f1a4:	eba0 000a 	sub.w	r0, r0, sl
 800f1a8:	2240      	movs	r2, #64	@ 0x40
 800f1aa:	4082      	lsls	r2, r0
 800f1ac:	4313      	orrs	r3, r2
 800f1ae:	3401      	adds	r4, #1
 800f1b0:	9304      	str	r3, [sp, #16]
 800f1b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f1b6:	4829      	ldr	r0, [pc, #164]	@ (800f25c <_vfiprintf_r+0x220>)
 800f1b8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f1bc:	2206      	movs	r2, #6
 800f1be:	f7f1 f88f 	bl	80002e0 <memchr>
 800f1c2:	2800      	cmp	r0, #0
 800f1c4:	d03f      	beq.n	800f246 <_vfiprintf_r+0x20a>
 800f1c6:	4b26      	ldr	r3, [pc, #152]	@ (800f260 <_vfiprintf_r+0x224>)
 800f1c8:	bb1b      	cbnz	r3, 800f212 <_vfiprintf_r+0x1d6>
 800f1ca:	9b03      	ldr	r3, [sp, #12]
 800f1cc:	3307      	adds	r3, #7
 800f1ce:	f023 0307 	bic.w	r3, r3, #7
 800f1d2:	3308      	adds	r3, #8
 800f1d4:	9303      	str	r3, [sp, #12]
 800f1d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f1d8:	443b      	add	r3, r7
 800f1da:	9309      	str	r3, [sp, #36]	@ 0x24
 800f1dc:	e76a      	b.n	800f0b4 <_vfiprintf_r+0x78>
 800f1de:	fb0c 3202 	mla	r2, ip, r2, r3
 800f1e2:	460c      	mov	r4, r1
 800f1e4:	2001      	movs	r0, #1
 800f1e6:	e7a8      	b.n	800f13a <_vfiprintf_r+0xfe>
 800f1e8:	2300      	movs	r3, #0
 800f1ea:	3401      	adds	r4, #1
 800f1ec:	9305      	str	r3, [sp, #20]
 800f1ee:	4619      	mov	r1, r3
 800f1f0:	f04f 0c0a 	mov.w	ip, #10
 800f1f4:	4620      	mov	r0, r4
 800f1f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f1fa:	3a30      	subs	r2, #48	@ 0x30
 800f1fc:	2a09      	cmp	r2, #9
 800f1fe:	d903      	bls.n	800f208 <_vfiprintf_r+0x1cc>
 800f200:	2b00      	cmp	r3, #0
 800f202:	d0c6      	beq.n	800f192 <_vfiprintf_r+0x156>
 800f204:	9105      	str	r1, [sp, #20]
 800f206:	e7c4      	b.n	800f192 <_vfiprintf_r+0x156>
 800f208:	fb0c 2101 	mla	r1, ip, r1, r2
 800f20c:	4604      	mov	r4, r0
 800f20e:	2301      	movs	r3, #1
 800f210:	e7f0      	b.n	800f1f4 <_vfiprintf_r+0x1b8>
 800f212:	ab03      	add	r3, sp, #12
 800f214:	9300      	str	r3, [sp, #0]
 800f216:	462a      	mov	r2, r5
 800f218:	4b12      	ldr	r3, [pc, #72]	@ (800f264 <_vfiprintf_r+0x228>)
 800f21a:	a904      	add	r1, sp, #16
 800f21c:	4630      	mov	r0, r6
 800f21e:	f7fe f953 	bl	800d4c8 <_printf_float>
 800f222:	4607      	mov	r7, r0
 800f224:	1c78      	adds	r0, r7, #1
 800f226:	d1d6      	bne.n	800f1d6 <_vfiprintf_r+0x19a>
 800f228:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f22a:	07d9      	lsls	r1, r3, #31
 800f22c:	d405      	bmi.n	800f23a <_vfiprintf_r+0x1fe>
 800f22e:	89ab      	ldrh	r3, [r5, #12]
 800f230:	059a      	lsls	r2, r3, #22
 800f232:	d402      	bmi.n	800f23a <_vfiprintf_r+0x1fe>
 800f234:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f236:	f7fe fedd 	bl	800dff4 <__retarget_lock_release_recursive>
 800f23a:	89ab      	ldrh	r3, [r5, #12]
 800f23c:	065b      	lsls	r3, r3, #25
 800f23e:	f53f af1f 	bmi.w	800f080 <_vfiprintf_r+0x44>
 800f242:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f244:	e71e      	b.n	800f084 <_vfiprintf_r+0x48>
 800f246:	ab03      	add	r3, sp, #12
 800f248:	9300      	str	r3, [sp, #0]
 800f24a:	462a      	mov	r2, r5
 800f24c:	4b05      	ldr	r3, [pc, #20]	@ (800f264 <_vfiprintf_r+0x228>)
 800f24e:	a904      	add	r1, sp, #16
 800f250:	4630      	mov	r0, r6
 800f252:	f7fe fc73 	bl	800db3c <_printf_i>
 800f256:	e7e4      	b.n	800f222 <_vfiprintf_r+0x1e6>
 800f258:	08010241 	.word	0x08010241
 800f25c:	0801024b 	.word	0x0801024b
 800f260:	0800d4c9 	.word	0x0800d4c9
 800f264:	0800f017 	.word	0x0800f017
 800f268:	08010247 	.word	0x08010247

0800f26c <__sflush_r>:
 800f26c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f274:	0716      	lsls	r6, r2, #28
 800f276:	4605      	mov	r5, r0
 800f278:	460c      	mov	r4, r1
 800f27a:	d454      	bmi.n	800f326 <__sflush_r+0xba>
 800f27c:	684b      	ldr	r3, [r1, #4]
 800f27e:	2b00      	cmp	r3, #0
 800f280:	dc02      	bgt.n	800f288 <__sflush_r+0x1c>
 800f282:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f284:	2b00      	cmp	r3, #0
 800f286:	dd48      	ble.n	800f31a <__sflush_r+0xae>
 800f288:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f28a:	2e00      	cmp	r6, #0
 800f28c:	d045      	beq.n	800f31a <__sflush_r+0xae>
 800f28e:	2300      	movs	r3, #0
 800f290:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f294:	682f      	ldr	r7, [r5, #0]
 800f296:	6a21      	ldr	r1, [r4, #32]
 800f298:	602b      	str	r3, [r5, #0]
 800f29a:	d030      	beq.n	800f2fe <__sflush_r+0x92>
 800f29c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f29e:	89a3      	ldrh	r3, [r4, #12]
 800f2a0:	0759      	lsls	r1, r3, #29
 800f2a2:	d505      	bpl.n	800f2b0 <__sflush_r+0x44>
 800f2a4:	6863      	ldr	r3, [r4, #4]
 800f2a6:	1ad2      	subs	r2, r2, r3
 800f2a8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f2aa:	b10b      	cbz	r3, 800f2b0 <__sflush_r+0x44>
 800f2ac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f2ae:	1ad2      	subs	r2, r2, r3
 800f2b0:	2300      	movs	r3, #0
 800f2b2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f2b4:	6a21      	ldr	r1, [r4, #32]
 800f2b6:	4628      	mov	r0, r5
 800f2b8:	47b0      	blx	r6
 800f2ba:	1c43      	adds	r3, r0, #1
 800f2bc:	89a3      	ldrh	r3, [r4, #12]
 800f2be:	d106      	bne.n	800f2ce <__sflush_r+0x62>
 800f2c0:	6829      	ldr	r1, [r5, #0]
 800f2c2:	291d      	cmp	r1, #29
 800f2c4:	d82b      	bhi.n	800f31e <__sflush_r+0xb2>
 800f2c6:	4a2a      	ldr	r2, [pc, #168]	@ (800f370 <__sflush_r+0x104>)
 800f2c8:	40ca      	lsrs	r2, r1
 800f2ca:	07d6      	lsls	r6, r2, #31
 800f2cc:	d527      	bpl.n	800f31e <__sflush_r+0xb2>
 800f2ce:	2200      	movs	r2, #0
 800f2d0:	6062      	str	r2, [r4, #4]
 800f2d2:	04d9      	lsls	r1, r3, #19
 800f2d4:	6922      	ldr	r2, [r4, #16]
 800f2d6:	6022      	str	r2, [r4, #0]
 800f2d8:	d504      	bpl.n	800f2e4 <__sflush_r+0x78>
 800f2da:	1c42      	adds	r2, r0, #1
 800f2dc:	d101      	bne.n	800f2e2 <__sflush_r+0x76>
 800f2de:	682b      	ldr	r3, [r5, #0]
 800f2e0:	b903      	cbnz	r3, 800f2e4 <__sflush_r+0x78>
 800f2e2:	6560      	str	r0, [r4, #84]	@ 0x54
 800f2e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f2e6:	602f      	str	r7, [r5, #0]
 800f2e8:	b1b9      	cbz	r1, 800f31a <__sflush_r+0xae>
 800f2ea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f2ee:	4299      	cmp	r1, r3
 800f2f0:	d002      	beq.n	800f2f8 <__sflush_r+0x8c>
 800f2f2:	4628      	mov	r0, r5
 800f2f4:	f7ff fcd6 	bl	800eca4 <_free_r>
 800f2f8:	2300      	movs	r3, #0
 800f2fa:	6363      	str	r3, [r4, #52]	@ 0x34
 800f2fc:	e00d      	b.n	800f31a <__sflush_r+0xae>
 800f2fe:	2301      	movs	r3, #1
 800f300:	4628      	mov	r0, r5
 800f302:	47b0      	blx	r6
 800f304:	4602      	mov	r2, r0
 800f306:	1c50      	adds	r0, r2, #1
 800f308:	d1c9      	bne.n	800f29e <__sflush_r+0x32>
 800f30a:	682b      	ldr	r3, [r5, #0]
 800f30c:	2b00      	cmp	r3, #0
 800f30e:	d0c6      	beq.n	800f29e <__sflush_r+0x32>
 800f310:	2b1d      	cmp	r3, #29
 800f312:	d001      	beq.n	800f318 <__sflush_r+0xac>
 800f314:	2b16      	cmp	r3, #22
 800f316:	d11e      	bne.n	800f356 <__sflush_r+0xea>
 800f318:	602f      	str	r7, [r5, #0]
 800f31a:	2000      	movs	r0, #0
 800f31c:	e022      	b.n	800f364 <__sflush_r+0xf8>
 800f31e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f322:	b21b      	sxth	r3, r3
 800f324:	e01b      	b.n	800f35e <__sflush_r+0xf2>
 800f326:	690f      	ldr	r7, [r1, #16]
 800f328:	2f00      	cmp	r7, #0
 800f32a:	d0f6      	beq.n	800f31a <__sflush_r+0xae>
 800f32c:	0793      	lsls	r3, r2, #30
 800f32e:	680e      	ldr	r6, [r1, #0]
 800f330:	bf08      	it	eq
 800f332:	694b      	ldreq	r3, [r1, #20]
 800f334:	600f      	str	r7, [r1, #0]
 800f336:	bf18      	it	ne
 800f338:	2300      	movne	r3, #0
 800f33a:	eba6 0807 	sub.w	r8, r6, r7
 800f33e:	608b      	str	r3, [r1, #8]
 800f340:	f1b8 0f00 	cmp.w	r8, #0
 800f344:	dde9      	ble.n	800f31a <__sflush_r+0xae>
 800f346:	6a21      	ldr	r1, [r4, #32]
 800f348:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f34a:	4643      	mov	r3, r8
 800f34c:	463a      	mov	r2, r7
 800f34e:	4628      	mov	r0, r5
 800f350:	47b0      	blx	r6
 800f352:	2800      	cmp	r0, #0
 800f354:	dc08      	bgt.n	800f368 <__sflush_r+0xfc>
 800f356:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f35a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f35e:	81a3      	strh	r3, [r4, #12]
 800f360:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f364:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f368:	4407      	add	r7, r0
 800f36a:	eba8 0800 	sub.w	r8, r8, r0
 800f36e:	e7e7      	b.n	800f340 <__sflush_r+0xd4>
 800f370:	20400001 	.word	0x20400001

0800f374 <_fflush_r>:
 800f374:	b538      	push	{r3, r4, r5, lr}
 800f376:	690b      	ldr	r3, [r1, #16]
 800f378:	4605      	mov	r5, r0
 800f37a:	460c      	mov	r4, r1
 800f37c:	b913      	cbnz	r3, 800f384 <_fflush_r+0x10>
 800f37e:	2500      	movs	r5, #0
 800f380:	4628      	mov	r0, r5
 800f382:	bd38      	pop	{r3, r4, r5, pc}
 800f384:	b118      	cbz	r0, 800f38e <_fflush_r+0x1a>
 800f386:	6a03      	ldr	r3, [r0, #32]
 800f388:	b90b      	cbnz	r3, 800f38e <_fflush_r+0x1a>
 800f38a:	f7fe fdb7 	bl	800defc <__sinit>
 800f38e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f392:	2b00      	cmp	r3, #0
 800f394:	d0f3      	beq.n	800f37e <_fflush_r+0xa>
 800f396:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f398:	07d0      	lsls	r0, r2, #31
 800f39a:	d404      	bmi.n	800f3a6 <_fflush_r+0x32>
 800f39c:	0599      	lsls	r1, r3, #22
 800f39e:	d402      	bmi.n	800f3a6 <_fflush_r+0x32>
 800f3a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f3a2:	f7fe fe26 	bl	800dff2 <__retarget_lock_acquire_recursive>
 800f3a6:	4628      	mov	r0, r5
 800f3a8:	4621      	mov	r1, r4
 800f3aa:	f7ff ff5f 	bl	800f26c <__sflush_r>
 800f3ae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f3b0:	07da      	lsls	r2, r3, #31
 800f3b2:	4605      	mov	r5, r0
 800f3b4:	d4e4      	bmi.n	800f380 <_fflush_r+0xc>
 800f3b6:	89a3      	ldrh	r3, [r4, #12]
 800f3b8:	059b      	lsls	r3, r3, #22
 800f3ba:	d4e1      	bmi.n	800f380 <_fflush_r+0xc>
 800f3bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f3be:	f7fe fe19 	bl	800dff4 <__retarget_lock_release_recursive>
 800f3c2:	e7dd      	b.n	800f380 <_fflush_r+0xc>

0800f3c4 <_Balloc>:
 800f3c4:	b570      	push	{r4, r5, r6, lr}
 800f3c6:	69c6      	ldr	r6, [r0, #28]
 800f3c8:	4604      	mov	r4, r0
 800f3ca:	460d      	mov	r5, r1
 800f3cc:	b976      	cbnz	r6, 800f3ec <_Balloc+0x28>
 800f3ce:	2010      	movs	r0, #16
 800f3d0:	f7fe fa94 	bl	800d8fc <malloc>
 800f3d4:	4602      	mov	r2, r0
 800f3d6:	61e0      	str	r0, [r4, #28]
 800f3d8:	b920      	cbnz	r0, 800f3e4 <_Balloc+0x20>
 800f3da:	4b18      	ldr	r3, [pc, #96]	@ (800f43c <_Balloc+0x78>)
 800f3dc:	4818      	ldr	r0, [pc, #96]	@ (800f440 <_Balloc+0x7c>)
 800f3de:	216b      	movs	r1, #107	@ 0x6b
 800f3e0:	f000 fd54 	bl	800fe8c <__assert_func>
 800f3e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f3e8:	6006      	str	r6, [r0, #0]
 800f3ea:	60c6      	str	r6, [r0, #12]
 800f3ec:	69e6      	ldr	r6, [r4, #28]
 800f3ee:	68f3      	ldr	r3, [r6, #12]
 800f3f0:	b183      	cbz	r3, 800f414 <_Balloc+0x50>
 800f3f2:	69e3      	ldr	r3, [r4, #28]
 800f3f4:	68db      	ldr	r3, [r3, #12]
 800f3f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f3fa:	b9b8      	cbnz	r0, 800f42c <_Balloc+0x68>
 800f3fc:	2101      	movs	r1, #1
 800f3fe:	fa01 f605 	lsl.w	r6, r1, r5
 800f402:	1d72      	adds	r2, r6, #5
 800f404:	0092      	lsls	r2, r2, #2
 800f406:	4620      	mov	r0, r4
 800f408:	f000 fd5e 	bl	800fec8 <_calloc_r>
 800f40c:	b160      	cbz	r0, 800f428 <_Balloc+0x64>
 800f40e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f412:	e00e      	b.n	800f432 <_Balloc+0x6e>
 800f414:	2221      	movs	r2, #33	@ 0x21
 800f416:	2104      	movs	r1, #4
 800f418:	4620      	mov	r0, r4
 800f41a:	f000 fd55 	bl	800fec8 <_calloc_r>
 800f41e:	69e3      	ldr	r3, [r4, #28]
 800f420:	60f0      	str	r0, [r6, #12]
 800f422:	68db      	ldr	r3, [r3, #12]
 800f424:	2b00      	cmp	r3, #0
 800f426:	d1e4      	bne.n	800f3f2 <_Balloc+0x2e>
 800f428:	2000      	movs	r0, #0
 800f42a:	bd70      	pop	{r4, r5, r6, pc}
 800f42c:	6802      	ldr	r2, [r0, #0]
 800f42e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f432:	2300      	movs	r3, #0
 800f434:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f438:	e7f7      	b.n	800f42a <_Balloc+0x66>
 800f43a:	bf00      	nop
 800f43c:	080101c1 	.word	0x080101c1
 800f440:	08010252 	.word	0x08010252

0800f444 <_Bfree>:
 800f444:	b570      	push	{r4, r5, r6, lr}
 800f446:	69c6      	ldr	r6, [r0, #28]
 800f448:	4605      	mov	r5, r0
 800f44a:	460c      	mov	r4, r1
 800f44c:	b976      	cbnz	r6, 800f46c <_Bfree+0x28>
 800f44e:	2010      	movs	r0, #16
 800f450:	f7fe fa54 	bl	800d8fc <malloc>
 800f454:	4602      	mov	r2, r0
 800f456:	61e8      	str	r0, [r5, #28]
 800f458:	b920      	cbnz	r0, 800f464 <_Bfree+0x20>
 800f45a:	4b09      	ldr	r3, [pc, #36]	@ (800f480 <_Bfree+0x3c>)
 800f45c:	4809      	ldr	r0, [pc, #36]	@ (800f484 <_Bfree+0x40>)
 800f45e:	218f      	movs	r1, #143	@ 0x8f
 800f460:	f000 fd14 	bl	800fe8c <__assert_func>
 800f464:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f468:	6006      	str	r6, [r0, #0]
 800f46a:	60c6      	str	r6, [r0, #12]
 800f46c:	b13c      	cbz	r4, 800f47e <_Bfree+0x3a>
 800f46e:	69eb      	ldr	r3, [r5, #28]
 800f470:	6862      	ldr	r2, [r4, #4]
 800f472:	68db      	ldr	r3, [r3, #12]
 800f474:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f478:	6021      	str	r1, [r4, #0]
 800f47a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f47e:	bd70      	pop	{r4, r5, r6, pc}
 800f480:	080101c1 	.word	0x080101c1
 800f484:	08010252 	.word	0x08010252

0800f488 <__multadd>:
 800f488:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f48c:	690d      	ldr	r5, [r1, #16]
 800f48e:	4607      	mov	r7, r0
 800f490:	460c      	mov	r4, r1
 800f492:	461e      	mov	r6, r3
 800f494:	f101 0c14 	add.w	ip, r1, #20
 800f498:	2000      	movs	r0, #0
 800f49a:	f8dc 3000 	ldr.w	r3, [ip]
 800f49e:	b299      	uxth	r1, r3
 800f4a0:	fb02 6101 	mla	r1, r2, r1, r6
 800f4a4:	0c1e      	lsrs	r6, r3, #16
 800f4a6:	0c0b      	lsrs	r3, r1, #16
 800f4a8:	fb02 3306 	mla	r3, r2, r6, r3
 800f4ac:	b289      	uxth	r1, r1
 800f4ae:	3001      	adds	r0, #1
 800f4b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f4b4:	4285      	cmp	r5, r0
 800f4b6:	f84c 1b04 	str.w	r1, [ip], #4
 800f4ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f4be:	dcec      	bgt.n	800f49a <__multadd+0x12>
 800f4c0:	b30e      	cbz	r6, 800f506 <__multadd+0x7e>
 800f4c2:	68a3      	ldr	r3, [r4, #8]
 800f4c4:	42ab      	cmp	r3, r5
 800f4c6:	dc19      	bgt.n	800f4fc <__multadd+0x74>
 800f4c8:	6861      	ldr	r1, [r4, #4]
 800f4ca:	4638      	mov	r0, r7
 800f4cc:	3101      	adds	r1, #1
 800f4ce:	f7ff ff79 	bl	800f3c4 <_Balloc>
 800f4d2:	4680      	mov	r8, r0
 800f4d4:	b928      	cbnz	r0, 800f4e2 <__multadd+0x5a>
 800f4d6:	4602      	mov	r2, r0
 800f4d8:	4b0c      	ldr	r3, [pc, #48]	@ (800f50c <__multadd+0x84>)
 800f4da:	480d      	ldr	r0, [pc, #52]	@ (800f510 <__multadd+0x88>)
 800f4dc:	21ba      	movs	r1, #186	@ 0xba
 800f4de:	f000 fcd5 	bl	800fe8c <__assert_func>
 800f4e2:	6922      	ldr	r2, [r4, #16]
 800f4e4:	3202      	adds	r2, #2
 800f4e6:	f104 010c 	add.w	r1, r4, #12
 800f4ea:	0092      	lsls	r2, r2, #2
 800f4ec:	300c      	adds	r0, #12
 800f4ee:	f7fe fde5 	bl	800e0bc <memcpy>
 800f4f2:	4621      	mov	r1, r4
 800f4f4:	4638      	mov	r0, r7
 800f4f6:	f7ff ffa5 	bl	800f444 <_Bfree>
 800f4fa:	4644      	mov	r4, r8
 800f4fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f500:	3501      	adds	r5, #1
 800f502:	615e      	str	r6, [r3, #20]
 800f504:	6125      	str	r5, [r4, #16]
 800f506:	4620      	mov	r0, r4
 800f508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f50c:	08010230 	.word	0x08010230
 800f510:	08010252 	.word	0x08010252

0800f514 <__hi0bits>:
 800f514:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f518:	4603      	mov	r3, r0
 800f51a:	bf36      	itet	cc
 800f51c:	0403      	lslcc	r3, r0, #16
 800f51e:	2000      	movcs	r0, #0
 800f520:	2010      	movcc	r0, #16
 800f522:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f526:	bf3c      	itt	cc
 800f528:	021b      	lslcc	r3, r3, #8
 800f52a:	3008      	addcc	r0, #8
 800f52c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f530:	bf3c      	itt	cc
 800f532:	011b      	lslcc	r3, r3, #4
 800f534:	3004      	addcc	r0, #4
 800f536:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f53a:	bf3c      	itt	cc
 800f53c:	009b      	lslcc	r3, r3, #2
 800f53e:	3002      	addcc	r0, #2
 800f540:	2b00      	cmp	r3, #0
 800f542:	db05      	blt.n	800f550 <__hi0bits+0x3c>
 800f544:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f548:	f100 0001 	add.w	r0, r0, #1
 800f54c:	bf08      	it	eq
 800f54e:	2020      	moveq	r0, #32
 800f550:	4770      	bx	lr

0800f552 <__lo0bits>:
 800f552:	6803      	ldr	r3, [r0, #0]
 800f554:	4602      	mov	r2, r0
 800f556:	f013 0007 	ands.w	r0, r3, #7
 800f55a:	d00b      	beq.n	800f574 <__lo0bits+0x22>
 800f55c:	07d9      	lsls	r1, r3, #31
 800f55e:	d421      	bmi.n	800f5a4 <__lo0bits+0x52>
 800f560:	0798      	lsls	r0, r3, #30
 800f562:	bf49      	itett	mi
 800f564:	085b      	lsrmi	r3, r3, #1
 800f566:	089b      	lsrpl	r3, r3, #2
 800f568:	2001      	movmi	r0, #1
 800f56a:	6013      	strmi	r3, [r2, #0]
 800f56c:	bf5c      	itt	pl
 800f56e:	6013      	strpl	r3, [r2, #0]
 800f570:	2002      	movpl	r0, #2
 800f572:	4770      	bx	lr
 800f574:	b299      	uxth	r1, r3
 800f576:	b909      	cbnz	r1, 800f57c <__lo0bits+0x2a>
 800f578:	0c1b      	lsrs	r3, r3, #16
 800f57a:	2010      	movs	r0, #16
 800f57c:	b2d9      	uxtb	r1, r3
 800f57e:	b909      	cbnz	r1, 800f584 <__lo0bits+0x32>
 800f580:	3008      	adds	r0, #8
 800f582:	0a1b      	lsrs	r3, r3, #8
 800f584:	0719      	lsls	r1, r3, #28
 800f586:	bf04      	itt	eq
 800f588:	091b      	lsreq	r3, r3, #4
 800f58a:	3004      	addeq	r0, #4
 800f58c:	0799      	lsls	r1, r3, #30
 800f58e:	bf04      	itt	eq
 800f590:	089b      	lsreq	r3, r3, #2
 800f592:	3002      	addeq	r0, #2
 800f594:	07d9      	lsls	r1, r3, #31
 800f596:	d403      	bmi.n	800f5a0 <__lo0bits+0x4e>
 800f598:	085b      	lsrs	r3, r3, #1
 800f59a:	f100 0001 	add.w	r0, r0, #1
 800f59e:	d003      	beq.n	800f5a8 <__lo0bits+0x56>
 800f5a0:	6013      	str	r3, [r2, #0]
 800f5a2:	4770      	bx	lr
 800f5a4:	2000      	movs	r0, #0
 800f5a6:	4770      	bx	lr
 800f5a8:	2020      	movs	r0, #32
 800f5aa:	4770      	bx	lr

0800f5ac <__i2b>:
 800f5ac:	b510      	push	{r4, lr}
 800f5ae:	460c      	mov	r4, r1
 800f5b0:	2101      	movs	r1, #1
 800f5b2:	f7ff ff07 	bl	800f3c4 <_Balloc>
 800f5b6:	4602      	mov	r2, r0
 800f5b8:	b928      	cbnz	r0, 800f5c6 <__i2b+0x1a>
 800f5ba:	4b05      	ldr	r3, [pc, #20]	@ (800f5d0 <__i2b+0x24>)
 800f5bc:	4805      	ldr	r0, [pc, #20]	@ (800f5d4 <__i2b+0x28>)
 800f5be:	f240 1145 	movw	r1, #325	@ 0x145
 800f5c2:	f000 fc63 	bl	800fe8c <__assert_func>
 800f5c6:	2301      	movs	r3, #1
 800f5c8:	6144      	str	r4, [r0, #20]
 800f5ca:	6103      	str	r3, [r0, #16]
 800f5cc:	bd10      	pop	{r4, pc}
 800f5ce:	bf00      	nop
 800f5d0:	08010230 	.word	0x08010230
 800f5d4:	08010252 	.word	0x08010252

0800f5d8 <__multiply>:
 800f5d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5dc:	4617      	mov	r7, r2
 800f5de:	690a      	ldr	r2, [r1, #16]
 800f5e0:	693b      	ldr	r3, [r7, #16]
 800f5e2:	429a      	cmp	r2, r3
 800f5e4:	bfa8      	it	ge
 800f5e6:	463b      	movge	r3, r7
 800f5e8:	4689      	mov	r9, r1
 800f5ea:	bfa4      	itt	ge
 800f5ec:	460f      	movge	r7, r1
 800f5ee:	4699      	movge	r9, r3
 800f5f0:	693d      	ldr	r5, [r7, #16]
 800f5f2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f5f6:	68bb      	ldr	r3, [r7, #8]
 800f5f8:	6879      	ldr	r1, [r7, #4]
 800f5fa:	eb05 060a 	add.w	r6, r5, sl
 800f5fe:	42b3      	cmp	r3, r6
 800f600:	b085      	sub	sp, #20
 800f602:	bfb8      	it	lt
 800f604:	3101      	addlt	r1, #1
 800f606:	f7ff fedd 	bl	800f3c4 <_Balloc>
 800f60a:	b930      	cbnz	r0, 800f61a <__multiply+0x42>
 800f60c:	4602      	mov	r2, r0
 800f60e:	4b41      	ldr	r3, [pc, #260]	@ (800f714 <__multiply+0x13c>)
 800f610:	4841      	ldr	r0, [pc, #260]	@ (800f718 <__multiply+0x140>)
 800f612:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f616:	f000 fc39 	bl	800fe8c <__assert_func>
 800f61a:	f100 0414 	add.w	r4, r0, #20
 800f61e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800f622:	4623      	mov	r3, r4
 800f624:	2200      	movs	r2, #0
 800f626:	4573      	cmp	r3, lr
 800f628:	d320      	bcc.n	800f66c <__multiply+0x94>
 800f62a:	f107 0814 	add.w	r8, r7, #20
 800f62e:	f109 0114 	add.w	r1, r9, #20
 800f632:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800f636:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800f63a:	9302      	str	r3, [sp, #8]
 800f63c:	1beb      	subs	r3, r5, r7
 800f63e:	3b15      	subs	r3, #21
 800f640:	f023 0303 	bic.w	r3, r3, #3
 800f644:	3304      	adds	r3, #4
 800f646:	3715      	adds	r7, #21
 800f648:	42bd      	cmp	r5, r7
 800f64a:	bf38      	it	cc
 800f64c:	2304      	movcc	r3, #4
 800f64e:	9301      	str	r3, [sp, #4]
 800f650:	9b02      	ldr	r3, [sp, #8]
 800f652:	9103      	str	r1, [sp, #12]
 800f654:	428b      	cmp	r3, r1
 800f656:	d80c      	bhi.n	800f672 <__multiply+0x9a>
 800f658:	2e00      	cmp	r6, #0
 800f65a:	dd03      	ble.n	800f664 <__multiply+0x8c>
 800f65c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f660:	2b00      	cmp	r3, #0
 800f662:	d055      	beq.n	800f710 <__multiply+0x138>
 800f664:	6106      	str	r6, [r0, #16]
 800f666:	b005      	add	sp, #20
 800f668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f66c:	f843 2b04 	str.w	r2, [r3], #4
 800f670:	e7d9      	b.n	800f626 <__multiply+0x4e>
 800f672:	f8b1 a000 	ldrh.w	sl, [r1]
 800f676:	f1ba 0f00 	cmp.w	sl, #0
 800f67a:	d01f      	beq.n	800f6bc <__multiply+0xe4>
 800f67c:	46c4      	mov	ip, r8
 800f67e:	46a1      	mov	r9, r4
 800f680:	2700      	movs	r7, #0
 800f682:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f686:	f8d9 3000 	ldr.w	r3, [r9]
 800f68a:	fa1f fb82 	uxth.w	fp, r2
 800f68e:	b29b      	uxth	r3, r3
 800f690:	fb0a 330b 	mla	r3, sl, fp, r3
 800f694:	443b      	add	r3, r7
 800f696:	f8d9 7000 	ldr.w	r7, [r9]
 800f69a:	0c12      	lsrs	r2, r2, #16
 800f69c:	0c3f      	lsrs	r7, r7, #16
 800f69e:	fb0a 7202 	mla	r2, sl, r2, r7
 800f6a2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f6a6:	b29b      	uxth	r3, r3
 800f6a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f6ac:	4565      	cmp	r5, ip
 800f6ae:	f849 3b04 	str.w	r3, [r9], #4
 800f6b2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800f6b6:	d8e4      	bhi.n	800f682 <__multiply+0xaa>
 800f6b8:	9b01      	ldr	r3, [sp, #4]
 800f6ba:	50e7      	str	r7, [r4, r3]
 800f6bc:	9b03      	ldr	r3, [sp, #12]
 800f6be:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f6c2:	3104      	adds	r1, #4
 800f6c4:	f1b9 0f00 	cmp.w	r9, #0
 800f6c8:	d020      	beq.n	800f70c <__multiply+0x134>
 800f6ca:	6823      	ldr	r3, [r4, #0]
 800f6cc:	4647      	mov	r7, r8
 800f6ce:	46a4      	mov	ip, r4
 800f6d0:	f04f 0a00 	mov.w	sl, #0
 800f6d4:	f8b7 b000 	ldrh.w	fp, [r7]
 800f6d8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800f6dc:	fb09 220b 	mla	r2, r9, fp, r2
 800f6e0:	4452      	add	r2, sl
 800f6e2:	b29b      	uxth	r3, r3
 800f6e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f6e8:	f84c 3b04 	str.w	r3, [ip], #4
 800f6ec:	f857 3b04 	ldr.w	r3, [r7], #4
 800f6f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f6f4:	f8bc 3000 	ldrh.w	r3, [ip]
 800f6f8:	fb09 330a 	mla	r3, r9, sl, r3
 800f6fc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800f700:	42bd      	cmp	r5, r7
 800f702:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f706:	d8e5      	bhi.n	800f6d4 <__multiply+0xfc>
 800f708:	9a01      	ldr	r2, [sp, #4]
 800f70a:	50a3      	str	r3, [r4, r2]
 800f70c:	3404      	adds	r4, #4
 800f70e:	e79f      	b.n	800f650 <__multiply+0x78>
 800f710:	3e01      	subs	r6, #1
 800f712:	e7a1      	b.n	800f658 <__multiply+0x80>
 800f714:	08010230 	.word	0x08010230
 800f718:	08010252 	.word	0x08010252

0800f71c <__pow5mult>:
 800f71c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f720:	4615      	mov	r5, r2
 800f722:	f012 0203 	ands.w	r2, r2, #3
 800f726:	4607      	mov	r7, r0
 800f728:	460e      	mov	r6, r1
 800f72a:	d007      	beq.n	800f73c <__pow5mult+0x20>
 800f72c:	4c25      	ldr	r4, [pc, #148]	@ (800f7c4 <__pow5mult+0xa8>)
 800f72e:	3a01      	subs	r2, #1
 800f730:	2300      	movs	r3, #0
 800f732:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f736:	f7ff fea7 	bl	800f488 <__multadd>
 800f73a:	4606      	mov	r6, r0
 800f73c:	10ad      	asrs	r5, r5, #2
 800f73e:	d03d      	beq.n	800f7bc <__pow5mult+0xa0>
 800f740:	69fc      	ldr	r4, [r7, #28]
 800f742:	b97c      	cbnz	r4, 800f764 <__pow5mult+0x48>
 800f744:	2010      	movs	r0, #16
 800f746:	f7fe f8d9 	bl	800d8fc <malloc>
 800f74a:	4602      	mov	r2, r0
 800f74c:	61f8      	str	r0, [r7, #28]
 800f74e:	b928      	cbnz	r0, 800f75c <__pow5mult+0x40>
 800f750:	4b1d      	ldr	r3, [pc, #116]	@ (800f7c8 <__pow5mult+0xac>)
 800f752:	481e      	ldr	r0, [pc, #120]	@ (800f7cc <__pow5mult+0xb0>)
 800f754:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f758:	f000 fb98 	bl	800fe8c <__assert_func>
 800f75c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f760:	6004      	str	r4, [r0, #0]
 800f762:	60c4      	str	r4, [r0, #12]
 800f764:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f768:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f76c:	b94c      	cbnz	r4, 800f782 <__pow5mult+0x66>
 800f76e:	f240 2171 	movw	r1, #625	@ 0x271
 800f772:	4638      	mov	r0, r7
 800f774:	f7ff ff1a 	bl	800f5ac <__i2b>
 800f778:	2300      	movs	r3, #0
 800f77a:	f8c8 0008 	str.w	r0, [r8, #8]
 800f77e:	4604      	mov	r4, r0
 800f780:	6003      	str	r3, [r0, #0]
 800f782:	f04f 0900 	mov.w	r9, #0
 800f786:	07eb      	lsls	r3, r5, #31
 800f788:	d50a      	bpl.n	800f7a0 <__pow5mult+0x84>
 800f78a:	4631      	mov	r1, r6
 800f78c:	4622      	mov	r2, r4
 800f78e:	4638      	mov	r0, r7
 800f790:	f7ff ff22 	bl	800f5d8 <__multiply>
 800f794:	4631      	mov	r1, r6
 800f796:	4680      	mov	r8, r0
 800f798:	4638      	mov	r0, r7
 800f79a:	f7ff fe53 	bl	800f444 <_Bfree>
 800f79e:	4646      	mov	r6, r8
 800f7a0:	106d      	asrs	r5, r5, #1
 800f7a2:	d00b      	beq.n	800f7bc <__pow5mult+0xa0>
 800f7a4:	6820      	ldr	r0, [r4, #0]
 800f7a6:	b938      	cbnz	r0, 800f7b8 <__pow5mult+0x9c>
 800f7a8:	4622      	mov	r2, r4
 800f7aa:	4621      	mov	r1, r4
 800f7ac:	4638      	mov	r0, r7
 800f7ae:	f7ff ff13 	bl	800f5d8 <__multiply>
 800f7b2:	6020      	str	r0, [r4, #0]
 800f7b4:	f8c0 9000 	str.w	r9, [r0]
 800f7b8:	4604      	mov	r4, r0
 800f7ba:	e7e4      	b.n	800f786 <__pow5mult+0x6a>
 800f7bc:	4630      	mov	r0, r6
 800f7be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f7c2:	bf00      	nop
 800f7c4:	080102f4 	.word	0x080102f4
 800f7c8:	080101c1 	.word	0x080101c1
 800f7cc:	08010252 	.word	0x08010252

0800f7d0 <__lshift>:
 800f7d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f7d4:	460c      	mov	r4, r1
 800f7d6:	6849      	ldr	r1, [r1, #4]
 800f7d8:	6923      	ldr	r3, [r4, #16]
 800f7da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f7de:	68a3      	ldr	r3, [r4, #8]
 800f7e0:	4607      	mov	r7, r0
 800f7e2:	4691      	mov	r9, r2
 800f7e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f7e8:	f108 0601 	add.w	r6, r8, #1
 800f7ec:	42b3      	cmp	r3, r6
 800f7ee:	db0b      	blt.n	800f808 <__lshift+0x38>
 800f7f0:	4638      	mov	r0, r7
 800f7f2:	f7ff fde7 	bl	800f3c4 <_Balloc>
 800f7f6:	4605      	mov	r5, r0
 800f7f8:	b948      	cbnz	r0, 800f80e <__lshift+0x3e>
 800f7fa:	4602      	mov	r2, r0
 800f7fc:	4b28      	ldr	r3, [pc, #160]	@ (800f8a0 <__lshift+0xd0>)
 800f7fe:	4829      	ldr	r0, [pc, #164]	@ (800f8a4 <__lshift+0xd4>)
 800f800:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f804:	f000 fb42 	bl	800fe8c <__assert_func>
 800f808:	3101      	adds	r1, #1
 800f80a:	005b      	lsls	r3, r3, #1
 800f80c:	e7ee      	b.n	800f7ec <__lshift+0x1c>
 800f80e:	2300      	movs	r3, #0
 800f810:	f100 0114 	add.w	r1, r0, #20
 800f814:	f100 0210 	add.w	r2, r0, #16
 800f818:	4618      	mov	r0, r3
 800f81a:	4553      	cmp	r3, sl
 800f81c:	db33      	blt.n	800f886 <__lshift+0xb6>
 800f81e:	6920      	ldr	r0, [r4, #16]
 800f820:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f824:	f104 0314 	add.w	r3, r4, #20
 800f828:	f019 091f 	ands.w	r9, r9, #31
 800f82c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f830:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f834:	d02b      	beq.n	800f88e <__lshift+0xbe>
 800f836:	f1c9 0e20 	rsb	lr, r9, #32
 800f83a:	468a      	mov	sl, r1
 800f83c:	2200      	movs	r2, #0
 800f83e:	6818      	ldr	r0, [r3, #0]
 800f840:	fa00 f009 	lsl.w	r0, r0, r9
 800f844:	4310      	orrs	r0, r2
 800f846:	f84a 0b04 	str.w	r0, [sl], #4
 800f84a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f84e:	459c      	cmp	ip, r3
 800f850:	fa22 f20e 	lsr.w	r2, r2, lr
 800f854:	d8f3      	bhi.n	800f83e <__lshift+0x6e>
 800f856:	ebac 0304 	sub.w	r3, ip, r4
 800f85a:	3b15      	subs	r3, #21
 800f85c:	f023 0303 	bic.w	r3, r3, #3
 800f860:	3304      	adds	r3, #4
 800f862:	f104 0015 	add.w	r0, r4, #21
 800f866:	4560      	cmp	r0, ip
 800f868:	bf88      	it	hi
 800f86a:	2304      	movhi	r3, #4
 800f86c:	50ca      	str	r2, [r1, r3]
 800f86e:	b10a      	cbz	r2, 800f874 <__lshift+0xa4>
 800f870:	f108 0602 	add.w	r6, r8, #2
 800f874:	3e01      	subs	r6, #1
 800f876:	4638      	mov	r0, r7
 800f878:	612e      	str	r6, [r5, #16]
 800f87a:	4621      	mov	r1, r4
 800f87c:	f7ff fde2 	bl	800f444 <_Bfree>
 800f880:	4628      	mov	r0, r5
 800f882:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f886:	f842 0f04 	str.w	r0, [r2, #4]!
 800f88a:	3301      	adds	r3, #1
 800f88c:	e7c5      	b.n	800f81a <__lshift+0x4a>
 800f88e:	3904      	subs	r1, #4
 800f890:	f853 2b04 	ldr.w	r2, [r3], #4
 800f894:	f841 2f04 	str.w	r2, [r1, #4]!
 800f898:	459c      	cmp	ip, r3
 800f89a:	d8f9      	bhi.n	800f890 <__lshift+0xc0>
 800f89c:	e7ea      	b.n	800f874 <__lshift+0xa4>
 800f89e:	bf00      	nop
 800f8a0:	08010230 	.word	0x08010230
 800f8a4:	08010252 	.word	0x08010252

0800f8a8 <__mcmp>:
 800f8a8:	690a      	ldr	r2, [r1, #16]
 800f8aa:	4603      	mov	r3, r0
 800f8ac:	6900      	ldr	r0, [r0, #16]
 800f8ae:	1a80      	subs	r0, r0, r2
 800f8b0:	b530      	push	{r4, r5, lr}
 800f8b2:	d10e      	bne.n	800f8d2 <__mcmp+0x2a>
 800f8b4:	3314      	adds	r3, #20
 800f8b6:	3114      	adds	r1, #20
 800f8b8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f8bc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f8c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f8c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f8c8:	4295      	cmp	r5, r2
 800f8ca:	d003      	beq.n	800f8d4 <__mcmp+0x2c>
 800f8cc:	d205      	bcs.n	800f8da <__mcmp+0x32>
 800f8ce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f8d2:	bd30      	pop	{r4, r5, pc}
 800f8d4:	42a3      	cmp	r3, r4
 800f8d6:	d3f3      	bcc.n	800f8c0 <__mcmp+0x18>
 800f8d8:	e7fb      	b.n	800f8d2 <__mcmp+0x2a>
 800f8da:	2001      	movs	r0, #1
 800f8dc:	e7f9      	b.n	800f8d2 <__mcmp+0x2a>
	...

0800f8e0 <__mdiff>:
 800f8e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8e4:	4689      	mov	r9, r1
 800f8e6:	4606      	mov	r6, r0
 800f8e8:	4611      	mov	r1, r2
 800f8ea:	4648      	mov	r0, r9
 800f8ec:	4614      	mov	r4, r2
 800f8ee:	f7ff ffdb 	bl	800f8a8 <__mcmp>
 800f8f2:	1e05      	subs	r5, r0, #0
 800f8f4:	d112      	bne.n	800f91c <__mdiff+0x3c>
 800f8f6:	4629      	mov	r1, r5
 800f8f8:	4630      	mov	r0, r6
 800f8fa:	f7ff fd63 	bl	800f3c4 <_Balloc>
 800f8fe:	4602      	mov	r2, r0
 800f900:	b928      	cbnz	r0, 800f90e <__mdiff+0x2e>
 800f902:	4b3f      	ldr	r3, [pc, #252]	@ (800fa00 <__mdiff+0x120>)
 800f904:	f240 2137 	movw	r1, #567	@ 0x237
 800f908:	483e      	ldr	r0, [pc, #248]	@ (800fa04 <__mdiff+0x124>)
 800f90a:	f000 fabf 	bl	800fe8c <__assert_func>
 800f90e:	2301      	movs	r3, #1
 800f910:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f914:	4610      	mov	r0, r2
 800f916:	b003      	add	sp, #12
 800f918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f91c:	bfbc      	itt	lt
 800f91e:	464b      	movlt	r3, r9
 800f920:	46a1      	movlt	r9, r4
 800f922:	4630      	mov	r0, r6
 800f924:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f928:	bfba      	itte	lt
 800f92a:	461c      	movlt	r4, r3
 800f92c:	2501      	movlt	r5, #1
 800f92e:	2500      	movge	r5, #0
 800f930:	f7ff fd48 	bl	800f3c4 <_Balloc>
 800f934:	4602      	mov	r2, r0
 800f936:	b918      	cbnz	r0, 800f940 <__mdiff+0x60>
 800f938:	4b31      	ldr	r3, [pc, #196]	@ (800fa00 <__mdiff+0x120>)
 800f93a:	f240 2145 	movw	r1, #581	@ 0x245
 800f93e:	e7e3      	b.n	800f908 <__mdiff+0x28>
 800f940:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f944:	6926      	ldr	r6, [r4, #16]
 800f946:	60c5      	str	r5, [r0, #12]
 800f948:	f109 0310 	add.w	r3, r9, #16
 800f94c:	f109 0514 	add.w	r5, r9, #20
 800f950:	f104 0e14 	add.w	lr, r4, #20
 800f954:	f100 0b14 	add.w	fp, r0, #20
 800f958:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f95c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f960:	9301      	str	r3, [sp, #4]
 800f962:	46d9      	mov	r9, fp
 800f964:	f04f 0c00 	mov.w	ip, #0
 800f968:	9b01      	ldr	r3, [sp, #4]
 800f96a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f96e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f972:	9301      	str	r3, [sp, #4]
 800f974:	fa1f f38a 	uxth.w	r3, sl
 800f978:	4619      	mov	r1, r3
 800f97a:	b283      	uxth	r3, r0
 800f97c:	1acb      	subs	r3, r1, r3
 800f97e:	0c00      	lsrs	r0, r0, #16
 800f980:	4463      	add	r3, ip
 800f982:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f986:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f98a:	b29b      	uxth	r3, r3
 800f98c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f990:	4576      	cmp	r6, lr
 800f992:	f849 3b04 	str.w	r3, [r9], #4
 800f996:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f99a:	d8e5      	bhi.n	800f968 <__mdiff+0x88>
 800f99c:	1b33      	subs	r3, r6, r4
 800f99e:	3b15      	subs	r3, #21
 800f9a0:	f023 0303 	bic.w	r3, r3, #3
 800f9a4:	3415      	adds	r4, #21
 800f9a6:	3304      	adds	r3, #4
 800f9a8:	42a6      	cmp	r6, r4
 800f9aa:	bf38      	it	cc
 800f9ac:	2304      	movcc	r3, #4
 800f9ae:	441d      	add	r5, r3
 800f9b0:	445b      	add	r3, fp
 800f9b2:	461e      	mov	r6, r3
 800f9b4:	462c      	mov	r4, r5
 800f9b6:	4544      	cmp	r4, r8
 800f9b8:	d30e      	bcc.n	800f9d8 <__mdiff+0xf8>
 800f9ba:	f108 0103 	add.w	r1, r8, #3
 800f9be:	1b49      	subs	r1, r1, r5
 800f9c0:	f021 0103 	bic.w	r1, r1, #3
 800f9c4:	3d03      	subs	r5, #3
 800f9c6:	45a8      	cmp	r8, r5
 800f9c8:	bf38      	it	cc
 800f9ca:	2100      	movcc	r1, #0
 800f9cc:	440b      	add	r3, r1
 800f9ce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f9d2:	b191      	cbz	r1, 800f9fa <__mdiff+0x11a>
 800f9d4:	6117      	str	r7, [r2, #16]
 800f9d6:	e79d      	b.n	800f914 <__mdiff+0x34>
 800f9d8:	f854 1b04 	ldr.w	r1, [r4], #4
 800f9dc:	46e6      	mov	lr, ip
 800f9de:	0c08      	lsrs	r0, r1, #16
 800f9e0:	fa1c fc81 	uxtah	ip, ip, r1
 800f9e4:	4471      	add	r1, lr
 800f9e6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f9ea:	b289      	uxth	r1, r1
 800f9ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f9f0:	f846 1b04 	str.w	r1, [r6], #4
 800f9f4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f9f8:	e7dd      	b.n	800f9b6 <__mdiff+0xd6>
 800f9fa:	3f01      	subs	r7, #1
 800f9fc:	e7e7      	b.n	800f9ce <__mdiff+0xee>
 800f9fe:	bf00      	nop
 800fa00:	08010230 	.word	0x08010230
 800fa04:	08010252 	.word	0x08010252

0800fa08 <__d2b>:
 800fa08:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fa0c:	460f      	mov	r7, r1
 800fa0e:	2101      	movs	r1, #1
 800fa10:	ec59 8b10 	vmov	r8, r9, d0
 800fa14:	4616      	mov	r6, r2
 800fa16:	f7ff fcd5 	bl	800f3c4 <_Balloc>
 800fa1a:	4604      	mov	r4, r0
 800fa1c:	b930      	cbnz	r0, 800fa2c <__d2b+0x24>
 800fa1e:	4602      	mov	r2, r0
 800fa20:	4b23      	ldr	r3, [pc, #140]	@ (800fab0 <__d2b+0xa8>)
 800fa22:	4824      	ldr	r0, [pc, #144]	@ (800fab4 <__d2b+0xac>)
 800fa24:	f240 310f 	movw	r1, #783	@ 0x30f
 800fa28:	f000 fa30 	bl	800fe8c <__assert_func>
 800fa2c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800fa30:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fa34:	b10d      	cbz	r5, 800fa3a <__d2b+0x32>
 800fa36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800fa3a:	9301      	str	r3, [sp, #4]
 800fa3c:	f1b8 0300 	subs.w	r3, r8, #0
 800fa40:	d023      	beq.n	800fa8a <__d2b+0x82>
 800fa42:	4668      	mov	r0, sp
 800fa44:	9300      	str	r3, [sp, #0]
 800fa46:	f7ff fd84 	bl	800f552 <__lo0bits>
 800fa4a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800fa4e:	b1d0      	cbz	r0, 800fa86 <__d2b+0x7e>
 800fa50:	f1c0 0320 	rsb	r3, r0, #32
 800fa54:	fa02 f303 	lsl.w	r3, r2, r3
 800fa58:	430b      	orrs	r3, r1
 800fa5a:	40c2      	lsrs	r2, r0
 800fa5c:	6163      	str	r3, [r4, #20]
 800fa5e:	9201      	str	r2, [sp, #4]
 800fa60:	9b01      	ldr	r3, [sp, #4]
 800fa62:	61a3      	str	r3, [r4, #24]
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	bf0c      	ite	eq
 800fa68:	2201      	moveq	r2, #1
 800fa6a:	2202      	movne	r2, #2
 800fa6c:	6122      	str	r2, [r4, #16]
 800fa6e:	b1a5      	cbz	r5, 800fa9a <__d2b+0x92>
 800fa70:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800fa74:	4405      	add	r5, r0
 800fa76:	603d      	str	r5, [r7, #0]
 800fa78:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800fa7c:	6030      	str	r0, [r6, #0]
 800fa7e:	4620      	mov	r0, r4
 800fa80:	b003      	add	sp, #12
 800fa82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fa86:	6161      	str	r1, [r4, #20]
 800fa88:	e7ea      	b.n	800fa60 <__d2b+0x58>
 800fa8a:	a801      	add	r0, sp, #4
 800fa8c:	f7ff fd61 	bl	800f552 <__lo0bits>
 800fa90:	9b01      	ldr	r3, [sp, #4]
 800fa92:	6163      	str	r3, [r4, #20]
 800fa94:	3020      	adds	r0, #32
 800fa96:	2201      	movs	r2, #1
 800fa98:	e7e8      	b.n	800fa6c <__d2b+0x64>
 800fa9a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fa9e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800faa2:	6038      	str	r0, [r7, #0]
 800faa4:	6918      	ldr	r0, [r3, #16]
 800faa6:	f7ff fd35 	bl	800f514 <__hi0bits>
 800faaa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800faae:	e7e5      	b.n	800fa7c <__d2b+0x74>
 800fab0:	08010230 	.word	0x08010230
 800fab4:	08010252 	.word	0x08010252

0800fab8 <__sread>:
 800fab8:	b510      	push	{r4, lr}
 800faba:	460c      	mov	r4, r1
 800fabc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fac0:	f000 f99e 	bl	800fe00 <_read_r>
 800fac4:	2800      	cmp	r0, #0
 800fac6:	bfab      	itete	ge
 800fac8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800faca:	89a3      	ldrhlt	r3, [r4, #12]
 800facc:	181b      	addge	r3, r3, r0
 800face:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800fad2:	bfac      	ite	ge
 800fad4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fad6:	81a3      	strhlt	r3, [r4, #12]
 800fad8:	bd10      	pop	{r4, pc}

0800fada <__swrite>:
 800fada:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fade:	461f      	mov	r7, r3
 800fae0:	898b      	ldrh	r3, [r1, #12]
 800fae2:	05db      	lsls	r3, r3, #23
 800fae4:	4605      	mov	r5, r0
 800fae6:	460c      	mov	r4, r1
 800fae8:	4616      	mov	r6, r2
 800faea:	d505      	bpl.n	800faf8 <__swrite+0x1e>
 800faec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800faf0:	2302      	movs	r3, #2
 800faf2:	2200      	movs	r2, #0
 800faf4:	f000 f972 	bl	800fddc <_lseek_r>
 800faf8:	89a3      	ldrh	r3, [r4, #12]
 800fafa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fafe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fb02:	81a3      	strh	r3, [r4, #12]
 800fb04:	4632      	mov	r2, r6
 800fb06:	463b      	mov	r3, r7
 800fb08:	4628      	mov	r0, r5
 800fb0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fb0e:	f000 b989 	b.w	800fe24 <_write_r>

0800fb12 <__sseek>:
 800fb12:	b510      	push	{r4, lr}
 800fb14:	460c      	mov	r4, r1
 800fb16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fb1a:	f000 f95f 	bl	800fddc <_lseek_r>
 800fb1e:	1c43      	adds	r3, r0, #1
 800fb20:	89a3      	ldrh	r3, [r4, #12]
 800fb22:	bf15      	itete	ne
 800fb24:	6560      	strne	r0, [r4, #84]	@ 0x54
 800fb26:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800fb2a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800fb2e:	81a3      	strheq	r3, [r4, #12]
 800fb30:	bf18      	it	ne
 800fb32:	81a3      	strhne	r3, [r4, #12]
 800fb34:	bd10      	pop	{r4, pc}

0800fb36 <__sclose>:
 800fb36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fb3a:	f000 b985 	b.w	800fe48 <_close_r>

0800fb3e <_realloc_r>:
 800fb3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb42:	4607      	mov	r7, r0
 800fb44:	4614      	mov	r4, r2
 800fb46:	460d      	mov	r5, r1
 800fb48:	b921      	cbnz	r1, 800fb54 <_realloc_r+0x16>
 800fb4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fb4e:	4611      	mov	r1, r2
 800fb50:	f7fd bf06 	b.w	800d960 <_malloc_r>
 800fb54:	b92a      	cbnz	r2, 800fb62 <_realloc_r+0x24>
 800fb56:	f7ff f8a5 	bl	800eca4 <_free_r>
 800fb5a:	4625      	mov	r5, r4
 800fb5c:	4628      	mov	r0, r5
 800fb5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb62:	f000 f9d7 	bl	800ff14 <_malloc_usable_size_r>
 800fb66:	4284      	cmp	r4, r0
 800fb68:	4606      	mov	r6, r0
 800fb6a:	d802      	bhi.n	800fb72 <_realloc_r+0x34>
 800fb6c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800fb70:	d8f4      	bhi.n	800fb5c <_realloc_r+0x1e>
 800fb72:	4621      	mov	r1, r4
 800fb74:	4638      	mov	r0, r7
 800fb76:	f7fd fef3 	bl	800d960 <_malloc_r>
 800fb7a:	4680      	mov	r8, r0
 800fb7c:	b908      	cbnz	r0, 800fb82 <_realloc_r+0x44>
 800fb7e:	4645      	mov	r5, r8
 800fb80:	e7ec      	b.n	800fb5c <_realloc_r+0x1e>
 800fb82:	42b4      	cmp	r4, r6
 800fb84:	4622      	mov	r2, r4
 800fb86:	4629      	mov	r1, r5
 800fb88:	bf28      	it	cs
 800fb8a:	4632      	movcs	r2, r6
 800fb8c:	f7fe fa96 	bl	800e0bc <memcpy>
 800fb90:	4629      	mov	r1, r5
 800fb92:	4638      	mov	r0, r7
 800fb94:	f7ff f886 	bl	800eca4 <_free_r>
 800fb98:	e7f1      	b.n	800fb7e <_realloc_r+0x40>

0800fb9a <__swbuf_r>:
 800fb9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb9c:	460e      	mov	r6, r1
 800fb9e:	4614      	mov	r4, r2
 800fba0:	4605      	mov	r5, r0
 800fba2:	b118      	cbz	r0, 800fbac <__swbuf_r+0x12>
 800fba4:	6a03      	ldr	r3, [r0, #32]
 800fba6:	b90b      	cbnz	r3, 800fbac <__swbuf_r+0x12>
 800fba8:	f7fe f9a8 	bl	800defc <__sinit>
 800fbac:	69a3      	ldr	r3, [r4, #24]
 800fbae:	60a3      	str	r3, [r4, #8]
 800fbb0:	89a3      	ldrh	r3, [r4, #12]
 800fbb2:	071a      	lsls	r2, r3, #28
 800fbb4:	d501      	bpl.n	800fbba <__swbuf_r+0x20>
 800fbb6:	6923      	ldr	r3, [r4, #16]
 800fbb8:	b943      	cbnz	r3, 800fbcc <__swbuf_r+0x32>
 800fbba:	4621      	mov	r1, r4
 800fbbc:	4628      	mov	r0, r5
 800fbbe:	f000 f82b 	bl	800fc18 <__swsetup_r>
 800fbc2:	b118      	cbz	r0, 800fbcc <__swbuf_r+0x32>
 800fbc4:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800fbc8:	4638      	mov	r0, r7
 800fbca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fbcc:	6823      	ldr	r3, [r4, #0]
 800fbce:	6922      	ldr	r2, [r4, #16]
 800fbd0:	1a98      	subs	r0, r3, r2
 800fbd2:	6963      	ldr	r3, [r4, #20]
 800fbd4:	b2f6      	uxtb	r6, r6
 800fbd6:	4283      	cmp	r3, r0
 800fbd8:	4637      	mov	r7, r6
 800fbda:	dc05      	bgt.n	800fbe8 <__swbuf_r+0x4e>
 800fbdc:	4621      	mov	r1, r4
 800fbde:	4628      	mov	r0, r5
 800fbe0:	f7ff fbc8 	bl	800f374 <_fflush_r>
 800fbe4:	2800      	cmp	r0, #0
 800fbe6:	d1ed      	bne.n	800fbc4 <__swbuf_r+0x2a>
 800fbe8:	68a3      	ldr	r3, [r4, #8]
 800fbea:	3b01      	subs	r3, #1
 800fbec:	60a3      	str	r3, [r4, #8]
 800fbee:	6823      	ldr	r3, [r4, #0]
 800fbf0:	1c5a      	adds	r2, r3, #1
 800fbf2:	6022      	str	r2, [r4, #0]
 800fbf4:	701e      	strb	r6, [r3, #0]
 800fbf6:	6962      	ldr	r2, [r4, #20]
 800fbf8:	1c43      	adds	r3, r0, #1
 800fbfa:	429a      	cmp	r2, r3
 800fbfc:	d004      	beq.n	800fc08 <__swbuf_r+0x6e>
 800fbfe:	89a3      	ldrh	r3, [r4, #12]
 800fc00:	07db      	lsls	r3, r3, #31
 800fc02:	d5e1      	bpl.n	800fbc8 <__swbuf_r+0x2e>
 800fc04:	2e0a      	cmp	r6, #10
 800fc06:	d1df      	bne.n	800fbc8 <__swbuf_r+0x2e>
 800fc08:	4621      	mov	r1, r4
 800fc0a:	4628      	mov	r0, r5
 800fc0c:	f7ff fbb2 	bl	800f374 <_fflush_r>
 800fc10:	2800      	cmp	r0, #0
 800fc12:	d0d9      	beq.n	800fbc8 <__swbuf_r+0x2e>
 800fc14:	e7d6      	b.n	800fbc4 <__swbuf_r+0x2a>
	...

0800fc18 <__swsetup_r>:
 800fc18:	b538      	push	{r3, r4, r5, lr}
 800fc1a:	4b29      	ldr	r3, [pc, #164]	@ (800fcc0 <__swsetup_r+0xa8>)
 800fc1c:	4605      	mov	r5, r0
 800fc1e:	6818      	ldr	r0, [r3, #0]
 800fc20:	460c      	mov	r4, r1
 800fc22:	b118      	cbz	r0, 800fc2c <__swsetup_r+0x14>
 800fc24:	6a03      	ldr	r3, [r0, #32]
 800fc26:	b90b      	cbnz	r3, 800fc2c <__swsetup_r+0x14>
 800fc28:	f7fe f968 	bl	800defc <__sinit>
 800fc2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc30:	0719      	lsls	r1, r3, #28
 800fc32:	d422      	bmi.n	800fc7a <__swsetup_r+0x62>
 800fc34:	06da      	lsls	r2, r3, #27
 800fc36:	d407      	bmi.n	800fc48 <__swsetup_r+0x30>
 800fc38:	2209      	movs	r2, #9
 800fc3a:	602a      	str	r2, [r5, #0]
 800fc3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fc40:	81a3      	strh	r3, [r4, #12]
 800fc42:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fc46:	e033      	b.n	800fcb0 <__swsetup_r+0x98>
 800fc48:	0758      	lsls	r0, r3, #29
 800fc4a:	d512      	bpl.n	800fc72 <__swsetup_r+0x5a>
 800fc4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fc4e:	b141      	cbz	r1, 800fc62 <__swsetup_r+0x4a>
 800fc50:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fc54:	4299      	cmp	r1, r3
 800fc56:	d002      	beq.n	800fc5e <__swsetup_r+0x46>
 800fc58:	4628      	mov	r0, r5
 800fc5a:	f7ff f823 	bl	800eca4 <_free_r>
 800fc5e:	2300      	movs	r3, #0
 800fc60:	6363      	str	r3, [r4, #52]	@ 0x34
 800fc62:	89a3      	ldrh	r3, [r4, #12]
 800fc64:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fc68:	81a3      	strh	r3, [r4, #12]
 800fc6a:	2300      	movs	r3, #0
 800fc6c:	6063      	str	r3, [r4, #4]
 800fc6e:	6923      	ldr	r3, [r4, #16]
 800fc70:	6023      	str	r3, [r4, #0]
 800fc72:	89a3      	ldrh	r3, [r4, #12]
 800fc74:	f043 0308 	orr.w	r3, r3, #8
 800fc78:	81a3      	strh	r3, [r4, #12]
 800fc7a:	6923      	ldr	r3, [r4, #16]
 800fc7c:	b94b      	cbnz	r3, 800fc92 <__swsetup_r+0x7a>
 800fc7e:	89a3      	ldrh	r3, [r4, #12]
 800fc80:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800fc84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fc88:	d003      	beq.n	800fc92 <__swsetup_r+0x7a>
 800fc8a:	4621      	mov	r1, r4
 800fc8c:	4628      	mov	r0, r5
 800fc8e:	f000 f83f 	bl	800fd10 <__smakebuf_r>
 800fc92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc96:	f013 0201 	ands.w	r2, r3, #1
 800fc9a:	d00a      	beq.n	800fcb2 <__swsetup_r+0x9a>
 800fc9c:	2200      	movs	r2, #0
 800fc9e:	60a2      	str	r2, [r4, #8]
 800fca0:	6962      	ldr	r2, [r4, #20]
 800fca2:	4252      	negs	r2, r2
 800fca4:	61a2      	str	r2, [r4, #24]
 800fca6:	6922      	ldr	r2, [r4, #16]
 800fca8:	b942      	cbnz	r2, 800fcbc <__swsetup_r+0xa4>
 800fcaa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fcae:	d1c5      	bne.n	800fc3c <__swsetup_r+0x24>
 800fcb0:	bd38      	pop	{r3, r4, r5, pc}
 800fcb2:	0799      	lsls	r1, r3, #30
 800fcb4:	bf58      	it	pl
 800fcb6:	6962      	ldrpl	r2, [r4, #20]
 800fcb8:	60a2      	str	r2, [r4, #8]
 800fcba:	e7f4      	b.n	800fca6 <__swsetup_r+0x8e>
 800fcbc:	2000      	movs	r0, #0
 800fcbe:	e7f7      	b.n	800fcb0 <__swsetup_r+0x98>
 800fcc0:	24000030 	.word	0x24000030

0800fcc4 <__swhatbuf_r>:
 800fcc4:	b570      	push	{r4, r5, r6, lr}
 800fcc6:	460c      	mov	r4, r1
 800fcc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fccc:	2900      	cmp	r1, #0
 800fcce:	b096      	sub	sp, #88	@ 0x58
 800fcd0:	4615      	mov	r5, r2
 800fcd2:	461e      	mov	r6, r3
 800fcd4:	da0d      	bge.n	800fcf2 <__swhatbuf_r+0x2e>
 800fcd6:	89a3      	ldrh	r3, [r4, #12]
 800fcd8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fcdc:	f04f 0100 	mov.w	r1, #0
 800fce0:	bf14      	ite	ne
 800fce2:	2340      	movne	r3, #64	@ 0x40
 800fce4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fce8:	2000      	movs	r0, #0
 800fcea:	6031      	str	r1, [r6, #0]
 800fcec:	602b      	str	r3, [r5, #0]
 800fcee:	b016      	add	sp, #88	@ 0x58
 800fcf0:	bd70      	pop	{r4, r5, r6, pc}
 800fcf2:	466a      	mov	r2, sp
 800fcf4:	f000 f8b8 	bl	800fe68 <_fstat_r>
 800fcf8:	2800      	cmp	r0, #0
 800fcfa:	dbec      	blt.n	800fcd6 <__swhatbuf_r+0x12>
 800fcfc:	9901      	ldr	r1, [sp, #4]
 800fcfe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fd02:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fd06:	4259      	negs	r1, r3
 800fd08:	4159      	adcs	r1, r3
 800fd0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fd0e:	e7eb      	b.n	800fce8 <__swhatbuf_r+0x24>

0800fd10 <__smakebuf_r>:
 800fd10:	898b      	ldrh	r3, [r1, #12]
 800fd12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fd14:	079d      	lsls	r5, r3, #30
 800fd16:	4606      	mov	r6, r0
 800fd18:	460c      	mov	r4, r1
 800fd1a:	d507      	bpl.n	800fd2c <__smakebuf_r+0x1c>
 800fd1c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800fd20:	6023      	str	r3, [r4, #0]
 800fd22:	6123      	str	r3, [r4, #16]
 800fd24:	2301      	movs	r3, #1
 800fd26:	6163      	str	r3, [r4, #20]
 800fd28:	b003      	add	sp, #12
 800fd2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fd2c:	ab01      	add	r3, sp, #4
 800fd2e:	466a      	mov	r2, sp
 800fd30:	f7ff ffc8 	bl	800fcc4 <__swhatbuf_r>
 800fd34:	9f00      	ldr	r7, [sp, #0]
 800fd36:	4605      	mov	r5, r0
 800fd38:	4639      	mov	r1, r7
 800fd3a:	4630      	mov	r0, r6
 800fd3c:	f7fd fe10 	bl	800d960 <_malloc_r>
 800fd40:	b948      	cbnz	r0, 800fd56 <__smakebuf_r+0x46>
 800fd42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fd46:	059a      	lsls	r2, r3, #22
 800fd48:	d4ee      	bmi.n	800fd28 <__smakebuf_r+0x18>
 800fd4a:	f023 0303 	bic.w	r3, r3, #3
 800fd4e:	f043 0302 	orr.w	r3, r3, #2
 800fd52:	81a3      	strh	r3, [r4, #12]
 800fd54:	e7e2      	b.n	800fd1c <__smakebuf_r+0xc>
 800fd56:	89a3      	ldrh	r3, [r4, #12]
 800fd58:	6020      	str	r0, [r4, #0]
 800fd5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fd5e:	81a3      	strh	r3, [r4, #12]
 800fd60:	9b01      	ldr	r3, [sp, #4]
 800fd62:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fd66:	b15b      	cbz	r3, 800fd80 <__smakebuf_r+0x70>
 800fd68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fd6c:	4630      	mov	r0, r6
 800fd6e:	f000 f825 	bl	800fdbc <_isatty_r>
 800fd72:	b128      	cbz	r0, 800fd80 <__smakebuf_r+0x70>
 800fd74:	89a3      	ldrh	r3, [r4, #12]
 800fd76:	f023 0303 	bic.w	r3, r3, #3
 800fd7a:	f043 0301 	orr.w	r3, r3, #1
 800fd7e:	81a3      	strh	r3, [r4, #12]
 800fd80:	89a3      	ldrh	r3, [r4, #12]
 800fd82:	431d      	orrs	r5, r3
 800fd84:	81a5      	strh	r5, [r4, #12]
 800fd86:	e7cf      	b.n	800fd28 <__smakebuf_r+0x18>

0800fd88 <memmove>:
 800fd88:	4288      	cmp	r0, r1
 800fd8a:	b510      	push	{r4, lr}
 800fd8c:	eb01 0402 	add.w	r4, r1, r2
 800fd90:	d902      	bls.n	800fd98 <memmove+0x10>
 800fd92:	4284      	cmp	r4, r0
 800fd94:	4623      	mov	r3, r4
 800fd96:	d807      	bhi.n	800fda8 <memmove+0x20>
 800fd98:	1e43      	subs	r3, r0, #1
 800fd9a:	42a1      	cmp	r1, r4
 800fd9c:	d008      	beq.n	800fdb0 <memmove+0x28>
 800fd9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fda2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fda6:	e7f8      	b.n	800fd9a <memmove+0x12>
 800fda8:	4402      	add	r2, r0
 800fdaa:	4601      	mov	r1, r0
 800fdac:	428a      	cmp	r2, r1
 800fdae:	d100      	bne.n	800fdb2 <memmove+0x2a>
 800fdb0:	bd10      	pop	{r4, pc}
 800fdb2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fdb6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fdba:	e7f7      	b.n	800fdac <memmove+0x24>

0800fdbc <_isatty_r>:
 800fdbc:	b538      	push	{r3, r4, r5, lr}
 800fdbe:	4d06      	ldr	r5, [pc, #24]	@ (800fdd8 <_isatty_r+0x1c>)
 800fdc0:	2300      	movs	r3, #0
 800fdc2:	4604      	mov	r4, r0
 800fdc4:	4608      	mov	r0, r1
 800fdc6:	602b      	str	r3, [r5, #0]
 800fdc8:	f7f1 fba2 	bl	8001510 <_isatty>
 800fdcc:	1c43      	adds	r3, r0, #1
 800fdce:	d102      	bne.n	800fdd6 <_isatty_r+0x1a>
 800fdd0:	682b      	ldr	r3, [r5, #0]
 800fdd2:	b103      	cbz	r3, 800fdd6 <_isatty_r+0x1a>
 800fdd4:	6023      	str	r3, [r4, #0]
 800fdd6:	bd38      	pop	{r3, r4, r5, pc}
 800fdd8:	24001378 	.word	0x24001378

0800fddc <_lseek_r>:
 800fddc:	b538      	push	{r3, r4, r5, lr}
 800fdde:	4d07      	ldr	r5, [pc, #28]	@ (800fdfc <_lseek_r+0x20>)
 800fde0:	4604      	mov	r4, r0
 800fde2:	4608      	mov	r0, r1
 800fde4:	4611      	mov	r1, r2
 800fde6:	2200      	movs	r2, #0
 800fde8:	602a      	str	r2, [r5, #0]
 800fdea:	461a      	mov	r2, r3
 800fdec:	f7f1 fb9b 	bl	8001526 <_lseek>
 800fdf0:	1c43      	adds	r3, r0, #1
 800fdf2:	d102      	bne.n	800fdfa <_lseek_r+0x1e>
 800fdf4:	682b      	ldr	r3, [r5, #0]
 800fdf6:	b103      	cbz	r3, 800fdfa <_lseek_r+0x1e>
 800fdf8:	6023      	str	r3, [r4, #0]
 800fdfa:	bd38      	pop	{r3, r4, r5, pc}
 800fdfc:	24001378 	.word	0x24001378

0800fe00 <_read_r>:
 800fe00:	b538      	push	{r3, r4, r5, lr}
 800fe02:	4d07      	ldr	r5, [pc, #28]	@ (800fe20 <_read_r+0x20>)
 800fe04:	4604      	mov	r4, r0
 800fe06:	4608      	mov	r0, r1
 800fe08:	4611      	mov	r1, r2
 800fe0a:	2200      	movs	r2, #0
 800fe0c:	602a      	str	r2, [r5, #0]
 800fe0e:	461a      	mov	r2, r3
 800fe10:	f7f1 fb29 	bl	8001466 <_read>
 800fe14:	1c43      	adds	r3, r0, #1
 800fe16:	d102      	bne.n	800fe1e <_read_r+0x1e>
 800fe18:	682b      	ldr	r3, [r5, #0]
 800fe1a:	b103      	cbz	r3, 800fe1e <_read_r+0x1e>
 800fe1c:	6023      	str	r3, [r4, #0]
 800fe1e:	bd38      	pop	{r3, r4, r5, pc}
 800fe20:	24001378 	.word	0x24001378

0800fe24 <_write_r>:
 800fe24:	b538      	push	{r3, r4, r5, lr}
 800fe26:	4d07      	ldr	r5, [pc, #28]	@ (800fe44 <_write_r+0x20>)
 800fe28:	4604      	mov	r4, r0
 800fe2a:	4608      	mov	r0, r1
 800fe2c:	4611      	mov	r1, r2
 800fe2e:	2200      	movs	r2, #0
 800fe30:	602a      	str	r2, [r5, #0]
 800fe32:	461a      	mov	r2, r3
 800fe34:	f7f1 fb34 	bl	80014a0 <_write>
 800fe38:	1c43      	adds	r3, r0, #1
 800fe3a:	d102      	bne.n	800fe42 <_write_r+0x1e>
 800fe3c:	682b      	ldr	r3, [r5, #0]
 800fe3e:	b103      	cbz	r3, 800fe42 <_write_r+0x1e>
 800fe40:	6023      	str	r3, [r4, #0]
 800fe42:	bd38      	pop	{r3, r4, r5, pc}
 800fe44:	24001378 	.word	0x24001378

0800fe48 <_close_r>:
 800fe48:	b538      	push	{r3, r4, r5, lr}
 800fe4a:	4d06      	ldr	r5, [pc, #24]	@ (800fe64 <_close_r+0x1c>)
 800fe4c:	2300      	movs	r3, #0
 800fe4e:	4604      	mov	r4, r0
 800fe50:	4608      	mov	r0, r1
 800fe52:	602b      	str	r3, [r5, #0]
 800fe54:	f7f1 fb40 	bl	80014d8 <_close>
 800fe58:	1c43      	adds	r3, r0, #1
 800fe5a:	d102      	bne.n	800fe62 <_close_r+0x1a>
 800fe5c:	682b      	ldr	r3, [r5, #0]
 800fe5e:	b103      	cbz	r3, 800fe62 <_close_r+0x1a>
 800fe60:	6023      	str	r3, [r4, #0]
 800fe62:	bd38      	pop	{r3, r4, r5, pc}
 800fe64:	24001378 	.word	0x24001378

0800fe68 <_fstat_r>:
 800fe68:	b538      	push	{r3, r4, r5, lr}
 800fe6a:	4d07      	ldr	r5, [pc, #28]	@ (800fe88 <_fstat_r+0x20>)
 800fe6c:	2300      	movs	r3, #0
 800fe6e:	4604      	mov	r4, r0
 800fe70:	4608      	mov	r0, r1
 800fe72:	4611      	mov	r1, r2
 800fe74:	602b      	str	r3, [r5, #0]
 800fe76:	f7f1 fb3b 	bl	80014f0 <_fstat>
 800fe7a:	1c43      	adds	r3, r0, #1
 800fe7c:	d102      	bne.n	800fe84 <_fstat_r+0x1c>
 800fe7e:	682b      	ldr	r3, [r5, #0]
 800fe80:	b103      	cbz	r3, 800fe84 <_fstat_r+0x1c>
 800fe82:	6023      	str	r3, [r4, #0]
 800fe84:	bd38      	pop	{r3, r4, r5, pc}
 800fe86:	bf00      	nop
 800fe88:	24001378 	.word	0x24001378

0800fe8c <__assert_func>:
 800fe8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fe8e:	4614      	mov	r4, r2
 800fe90:	461a      	mov	r2, r3
 800fe92:	4b09      	ldr	r3, [pc, #36]	@ (800feb8 <__assert_func+0x2c>)
 800fe94:	681b      	ldr	r3, [r3, #0]
 800fe96:	4605      	mov	r5, r0
 800fe98:	68d8      	ldr	r0, [r3, #12]
 800fe9a:	b14c      	cbz	r4, 800feb0 <__assert_func+0x24>
 800fe9c:	4b07      	ldr	r3, [pc, #28]	@ (800febc <__assert_func+0x30>)
 800fe9e:	9100      	str	r1, [sp, #0]
 800fea0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fea4:	4906      	ldr	r1, [pc, #24]	@ (800fec0 <__assert_func+0x34>)
 800fea6:	462b      	mov	r3, r5
 800fea8:	f7fe f840 	bl	800df2c <fiprintf>
 800feac:	f000 f847 	bl	800ff3e <abort>
 800feb0:	4b04      	ldr	r3, [pc, #16]	@ (800fec4 <__assert_func+0x38>)
 800feb2:	461c      	mov	r4, r3
 800feb4:	e7f3      	b.n	800fe9e <__assert_func+0x12>
 800feb6:	bf00      	nop
 800feb8:	24000030 	.word	0x24000030
 800febc:	080102b5 	.word	0x080102b5
 800fec0:	080102c2 	.word	0x080102c2
 800fec4:	080102f0 	.word	0x080102f0

0800fec8 <_calloc_r>:
 800fec8:	b570      	push	{r4, r5, r6, lr}
 800feca:	fba1 5402 	umull	r5, r4, r1, r2
 800fece:	b934      	cbnz	r4, 800fede <_calloc_r+0x16>
 800fed0:	4629      	mov	r1, r5
 800fed2:	f7fd fd45 	bl	800d960 <_malloc_r>
 800fed6:	4606      	mov	r6, r0
 800fed8:	b928      	cbnz	r0, 800fee6 <_calloc_r+0x1e>
 800feda:	4630      	mov	r0, r6
 800fedc:	bd70      	pop	{r4, r5, r6, pc}
 800fede:	220c      	movs	r2, #12
 800fee0:	6002      	str	r2, [r0, #0]
 800fee2:	2600      	movs	r6, #0
 800fee4:	e7f9      	b.n	800feda <_calloc_r+0x12>
 800fee6:	462a      	mov	r2, r5
 800fee8:	4621      	mov	r1, r4
 800feea:	f7fe f84f 	bl	800df8c <memset>
 800feee:	e7f4      	b.n	800feda <_calloc_r+0x12>

0800fef0 <__ascii_mbtowc>:
 800fef0:	b082      	sub	sp, #8
 800fef2:	b901      	cbnz	r1, 800fef6 <__ascii_mbtowc+0x6>
 800fef4:	a901      	add	r1, sp, #4
 800fef6:	b142      	cbz	r2, 800ff0a <__ascii_mbtowc+0x1a>
 800fef8:	b14b      	cbz	r3, 800ff0e <__ascii_mbtowc+0x1e>
 800fefa:	7813      	ldrb	r3, [r2, #0]
 800fefc:	600b      	str	r3, [r1, #0]
 800fefe:	7812      	ldrb	r2, [r2, #0]
 800ff00:	1e10      	subs	r0, r2, #0
 800ff02:	bf18      	it	ne
 800ff04:	2001      	movne	r0, #1
 800ff06:	b002      	add	sp, #8
 800ff08:	4770      	bx	lr
 800ff0a:	4610      	mov	r0, r2
 800ff0c:	e7fb      	b.n	800ff06 <__ascii_mbtowc+0x16>
 800ff0e:	f06f 0001 	mvn.w	r0, #1
 800ff12:	e7f8      	b.n	800ff06 <__ascii_mbtowc+0x16>

0800ff14 <_malloc_usable_size_r>:
 800ff14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ff18:	1f18      	subs	r0, r3, #4
 800ff1a:	2b00      	cmp	r3, #0
 800ff1c:	bfbc      	itt	lt
 800ff1e:	580b      	ldrlt	r3, [r1, r0]
 800ff20:	18c0      	addlt	r0, r0, r3
 800ff22:	4770      	bx	lr

0800ff24 <__ascii_wctomb>:
 800ff24:	4603      	mov	r3, r0
 800ff26:	4608      	mov	r0, r1
 800ff28:	b141      	cbz	r1, 800ff3c <__ascii_wctomb+0x18>
 800ff2a:	2aff      	cmp	r2, #255	@ 0xff
 800ff2c:	d904      	bls.n	800ff38 <__ascii_wctomb+0x14>
 800ff2e:	228a      	movs	r2, #138	@ 0x8a
 800ff30:	601a      	str	r2, [r3, #0]
 800ff32:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ff36:	4770      	bx	lr
 800ff38:	700a      	strb	r2, [r1, #0]
 800ff3a:	2001      	movs	r0, #1
 800ff3c:	4770      	bx	lr

0800ff3e <abort>:
 800ff3e:	b508      	push	{r3, lr}
 800ff40:	2006      	movs	r0, #6
 800ff42:	f000 f82b 	bl	800ff9c <raise>
 800ff46:	2001      	movs	r0, #1
 800ff48:	f7f1 fa82 	bl	8001450 <_exit>

0800ff4c <_raise_r>:
 800ff4c:	291f      	cmp	r1, #31
 800ff4e:	b538      	push	{r3, r4, r5, lr}
 800ff50:	4605      	mov	r5, r0
 800ff52:	460c      	mov	r4, r1
 800ff54:	d904      	bls.n	800ff60 <_raise_r+0x14>
 800ff56:	2316      	movs	r3, #22
 800ff58:	6003      	str	r3, [r0, #0]
 800ff5a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ff5e:	bd38      	pop	{r3, r4, r5, pc}
 800ff60:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ff62:	b112      	cbz	r2, 800ff6a <_raise_r+0x1e>
 800ff64:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ff68:	b94b      	cbnz	r3, 800ff7e <_raise_r+0x32>
 800ff6a:	4628      	mov	r0, r5
 800ff6c:	f000 f830 	bl	800ffd0 <_getpid_r>
 800ff70:	4622      	mov	r2, r4
 800ff72:	4601      	mov	r1, r0
 800ff74:	4628      	mov	r0, r5
 800ff76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ff7a:	f000 b817 	b.w	800ffac <_kill_r>
 800ff7e:	2b01      	cmp	r3, #1
 800ff80:	d00a      	beq.n	800ff98 <_raise_r+0x4c>
 800ff82:	1c59      	adds	r1, r3, #1
 800ff84:	d103      	bne.n	800ff8e <_raise_r+0x42>
 800ff86:	2316      	movs	r3, #22
 800ff88:	6003      	str	r3, [r0, #0]
 800ff8a:	2001      	movs	r0, #1
 800ff8c:	e7e7      	b.n	800ff5e <_raise_r+0x12>
 800ff8e:	2100      	movs	r1, #0
 800ff90:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ff94:	4620      	mov	r0, r4
 800ff96:	4798      	blx	r3
 800ff98:	2000      	movs	r0, #0
 800ff9a:	e7e0      	b.n	800ff5e <_raise_r+0x12>

0800ff9c <raise>:
 800ff9c:	4b02      	ldr	r3, [pc, #8]	@ (800ffa8 <raise+0xc>)
 800ff9e:	4601      	mov	r1, r0
 800ffa0:	6818      	ldr	r0, [r3, #0]
 800ffa2:	f7ff bfd3 	b.w	800ff4c <_raise_r>
 800ffa6:	bf00      	nop
 800ffa8:	24000030 	.word	0x24000030

0800ffac <_kill_r>:
 800ffac:	b538      	push	{r3, r4, r5, lr}
 800ffae:	4d07      	ldr	r5, [pc, #28]	@ (800ffcc <_kill_r+0x20>)
 800ffb0:	2300      	movs	r3, #0
 800ffb2:	4604      	mov	r4, r0
 800ffb4:	4608      	mov	r0, r1
 800ffb6:	4611      	mov	r1, r2
 800ffb8:	602b      	str	r3, [r5, #0]
 800ffba:	f7f1 fa39 	bl	8001430 <_kill>
 800ffbe:	1c43      	adds	r3, r0, #1
 800ffc0:	d102      	bne.n	800ffc8 <_kill_r+0x1c>
 800ffc2:	682b      	ldr	r3, [r5, #0]
 800ffc4:	b103      	cbz	r3, 800ffc8 <_kill_r+0x1c>
 800ffc6:	6023      	str	r3, [r4, #0]
 800ffc8:	bd38      	pop	{r3, r4, r5, pc}
 800ffca:	bf00      	nop
 800ffcc:	24001378 	.word	0x24001378

0800ffd0 <_getpid_r>:
 800ffd0:	f7f1 ba26 	b.w	8001420 <_getpid>

0800ffd4 <_init>:
 800ffd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ffd6:	bf00      	nop
 800ffd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ffda:	bc08      	pop	{r3}
 800ffdc:	469e      	mov	lr, r3
 800ffde:	4770      	bx	lr

0800ffe0 <_fini>:
 800ffe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ffe2:	bf00      	nop
 800ffe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ffe6:	bc08      	pop	{r3}
 800ffe8:	469e      	mov	lr, r3
 800ffea:	4770      	bx	lr
