

================================================================
== Vitis HLS Report for 'write_tmp'
================================================================
* Date:           Sat Jun  8 17:58:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        merge_sort_double
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1032|     1032|  10.320 us|  10.320 us|  1032|  1032|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_write_tmp_Pipeline_VITIS_LOOP_108_1_fu_22  |write_tmp_Pipeline_VITIS_LOOP_108_1  |      514|      514|  5.140 us|  5.140 us|  514|  514|       no|
        |grp_write_tmp_Pipeline_VITIS_LOOP_113_2_fu_30  |write_tmp_Pipeline_VITIS_LOOP_113_2  |      514|      514|  5.140 us|  5.140 us|  514|  514|       no|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      26|    170|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     90|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      35|    262|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+----+----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+----+----+-----+
    |grp_write_tmp_Pipeline_VITIS_LOOP_108_1_fu_22  |write_tmp_Pipeline_VITIS_LOOP_108_1  |        0|   0|  13|  85|    0|
    |grp_write_tmp_Pipeline_VITIS_LOOP_113_2_fu_30  |write_tmp_Pipeline_VITIS_LOOP_113_2  |        0|   0|  13|  85|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+----+----+-----+
    |Total                                          |                                     |        0|   0|  26| 170|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  31|          6|    1|          6|
    |ap_done         |   9|          2|    1|          2|
    |real_start      |   9|          2|    1|          2|
    |tmp_din         |   9|          2|    8|         16|
    |tmp_left_read   |   9|          2|    1|          2|
    |tmp_right_read  |   9|          2|    1|          2|
    |tmp_write       |  14|          3|    1|          3|
    +----------------+----+-----------+-----+-----------+
    |Total           |  90|         19|   14|         33|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                   |  5|   0|    5|          0|
    |ap_done_reg                                                 |  1|   0|    1|          0|
    |grp_write_tmp_Pipeline_VITIS_LOOP_108_1_fu_22_ap_start_reg  |  1|   0|    1|          0|
    |grp_write_tmp_Pipeline_VITIS_LOOP_113_2_fu_30_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                              |  1|   0|    1|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       |  9|   0|    9|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|     write_tmp|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|     write_tmp|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|     write_tmp|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|     write_tmp|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|     write_tmp|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|     write_tmp|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|     write_tmp|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|     write_tmp|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|     write_tmp|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|     write_tmp|  return value|
|tmp_right_dout            |   in|    8|     ap_fifo|     tmp_right|       pointer|
|tmp_right_num_data_valid  |   in|    3|     ap_fifo|     tmp_right|       pointer|
|tmp_right_fifo_cap        |   in|    3|     ap_fifo|     tmp_right|       pointer|
|tmp_right_empty_n         |   in|    1|     ap_fifo|     tmp_right|       pointer|
|tmp_right_read            |  out|    1|     ap_fifo|     tmp_right|       pointer|
|tmp_left_dout             |   in|    8|     ap_fifo|      tmp_left|       pointer|
|tmp_left_num_data_valid   |   in|    3|     ap_fifo|      tmp_left|       pointer|
|tmp_left_fifo_cap         |   in|    3|     ap_fifo|      tmp_left|       pointer|
|tmp_left_empty_n          |   in|    1|     ap_fifo|      tmp_left|       pointer|
|tmp_left_read             |  out|    1|     ap_fifo|      tmp_left|       pointer|
|tmp_din                   |  out|    8|     ap_fifo|           tmp|       pointer|
|tmp_num_data_valid        |   in|    3|     ap_fifo|           tmp|       pointer|
|tmp_fifo_cap              |   in|    3|     ap_fifo|           tmp|       pointer|
|tmp_full_n                |   in|    1|     ap_fifo|           tmp|       pointer|
|tmp_write                 |  out|    1|     ap_fifo|           tmp|       pointer|
+--------------------------+-----+-----+------------+--------------+--------------+

