<profile>

<section name = "Vitis HLS Report for 'max_pooling_layer'" level="0">
<item name = "Date">Fri Jan 24 15:13:13 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">CNN_Optimal</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.107 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3182, 3182, 31.820 us, 31.820 us, 3182, 3182, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols_fu_36">max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols, 793, 793, 7.930 us, 7.930 us, 793, 793, no</column>
<column name="grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6_fu_44">max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6, 793, 793, 7.930 us, 7.930 us, 793, 793, no</column>
<column name="grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols7_fu_52">max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols7, 793, 793, 7.930 us, 7.930 us, 793, 793, no</column>
<column name="grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols8_fu_60">max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols8, 793, 793, 7.930 us, 7.930 us, 793, 793, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 1688, 2424, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 255, -</column>
<column name="Register">-, -, 17, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 4, 15, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U1049">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols_fu_36">max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols, 0, 0, 422, 606, 0</column>
<column name="grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6_fu_44">max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6, 0, 0, 422, 606, 0</column>
<column name="grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols7_fu_52">max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols7, 0, 0, 422, 606, 0</column>
<column name="grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols8_fu_60">max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols8, 0, 0, 422, 606, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 12, 1, 12</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="conv_to_pool_streams_0_read">9, 2, 1, 2</column>
<column name="conv_to_pool_streams_1_read">9, 2, 1, 2</column>
<column name="conv_to_pool_streams_2_read">9, 2, 1, 2</column>
<column name="conv_to_pool_streams_3_read">9, 2, 1, 2</column>
<column name="grp_fu_68_ce">25, 5, 1, 5</column>
<column name="grp_fu_68_opcode">25, 5, 5, 25</column>
<column name="grp_fu_68_p0">25, 5, 32, 160</column>
<column name="grp_fu_68_p1">25, 5, 32, 160</column>
<column name="pool_to_flat_streams_0_write">9, 2, 1, 2</column>
<column name="pool_to_flat_streams_1_write">9, 2, 1, 2</column>
<column name="pool_to_flat_streams_2_write">9, 2, 1, 2</column>
<column name="pool_to_flat_streams_3_write">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6_fu_44_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols7_fu_52_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols8_fu_60_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols_fu_36_ap_start_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, max_pooling_layer, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, max_pooling_layer, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, max_pooling_layer, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, max_pooling_layer, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, max_pooling_layer, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, max_pooling_layer, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, max_pooling_layer, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, max_pooling_layer, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, max_pooling_layer, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, max_pooling_layer, return value</column>
<column name="conv_to_pool_streams_0_dout">in, 32, ap_fifo, conv_to_pool_streams_0, pointer</column>
<column name="conv_to_pool_streams_0_num_data_valid">in, 11, ap_fifo, conv_to_pool_streams_0, pointer</column>
<column name="conv_to_pool_streams_0_fifo_cap">in, 11, ap_fifo, conv_to_pool_streams_0, pointer</column>
<column name="conv_to_pool_streams_0_empty_n">in, 1, ap_fifo, conv_to_pool_streams_0, pointer</column>
<column name="conv_to_pool_streams_0_read">out, 1, ap_fifo, conv_to_pool_streams_0, pointer</column>
<column name="conv_to_pool_streams_1_dout">in, 32, ap_fifo, conv_to_pool_streams_1, pointer</column>
<column name="conv_to_pool_streams_1_num_data_valid">in, 11, ap_fifo, conv_to_pool_streams_1, pointer</column>
<column name="conv_to_pool_streams_1_fifo_cap">in, 11, ap_fifo, conv_to_pool_streams_1, pointer</column>
<column name="conv_to_pool_streams_1_empty_n">in, 1, ap_fifo, conv_to_pool_streams_1, pointer</column>
<column name="conv_to_pool_streams_1_read">out, 1, ap_fifo, conv_to_pool_streams_1, pointer</column>
<column name="conv_to_pool_streams_2_dout">in, 32, ap_fifo, conv_to_pool_streams_2, pointer</column>
<column name="conv_to_pool_streams_2_num_data_valid">in, 11, ap_fifo, conv_to_pool_streams_2, pointer</column>
<column name="conv_to_pool_streams_2_fifo_cap">in, 11, ap_fifo, conv_to_pool_streams_2, pointer</column>
<column name="conv_to_pool_streams_2_empty_n">in, 1, ap_fifo, conv_to_pool_streams_2, pointer</column>
<column name="conv_to_pool_streams_2_read">out, 1, ap_fifo, conv_to_pool_streams_2, pointer</column>
<column name="conv_to_pool_streams_3_dout">in, 32, ap_fifo, conv_to_pool_streams_3, pointer</column>
<column name="conv_to_pool_streams_3_num_data_valid">in, 11, ap_fifo, conv_to_pool_streams_3, pointer</column>
<column name="conv_to_pool_streams_3_fifo_cap">in, 11, ap_fifo, conv_to_pool_streams_3, pointer</column>
<column name="conv_to_pool_streams_3_empty_n">in, 1, ap_fifo, conv_to_pool_streams_3, pointer</column>
<column name="conv_to_pool_streams_3_read">out, 1, ap_fifo, conv_to_pool_streams_3, pointer</column>
<column name="pool_to_flat_streams_0_din">out, 32, ap_fifo, pool_to_flat_streams_0, pointer</column>
<column name="pool_to_flat_streams_0_num_data_valid">in, 9, ap_fifo, pool_to_flat_streams_0, pointer</column>
<column name="pool_to_flat_streams_0_fifo_cap">in, 9, ap_fifo, pool_to_flat_streams_0, pointer</column>
<column name="pool_to_flat_streams_0_full_n">in, 1, ap_fifo, pool_to_flat_streams_0, pointer</column>
<column name="pool_to_flat_streams_0_write">out, 1, ap_fifo, pool_to_flat_streams_0, pointer</column>
<column name="pool_to_flat_streams_1_din">out, 32, ap_fifo, pool_to_flat_streams_1, pointer</column>
<column name="pool_to_flat_streams_1_num_data_valid">in, 9, ap_fifo, pool_to_flat_streams_1, pointer</column>
<column name="pool_to_flat_streams_1_fifo_cap">in, 9, ap_fifo, pool_to_flat_streams_1, pointer</column>
<column name="pool_to_flat_streams_1_full_n">in, 1, ap_fifo, pool_to_flat_streams_1, pointer</column>
<column name="pool_to_flat_streams_1_write">out, 1, ap_fifo, pool_to_flat_streams_1, pointer</column>
<column name="pool_to_flat_streams_2_din">out, 32, ap_fifo, pool_to_flat_streams_2, pointer</column>
<column name="pool_to_flat_streams_2_num_data_valid">in, 9, ap_fifo, pool_to_flat_streams_2, pointer</column>
<column name="pool_to_flat_streams_2_fifo_cap">in, 9, ap_fifo, pool_to_flat_streams_2, pointer</column>
<column name="pool_to_flat_streams_2_full_n">in, 1, ap_fifo, pool_to_flat_streams_2, pointer</column>
<column name="pool_to_flat_streams_2_write">out, 1, ap_fifo, pool_to_flat_streams_2, pointer</column>
<column name="pool_to_flat_streams_3_din">out, 32, ap_fifo, pool_to_flat_streams_3, pointer</column>
<column name="pool_to_flat_streams_3_num_data_valid">in, 9, ap_fifo, pool_to_flat_streams_3, pointer</column>
<column name="pool_to_flat_streams_3_fifo_cap">in, 9, ap_fifo, pool_to_flat_streams_3, pointer</column>
<column name="pool_to_flat_streams_3_full_n">in, 1, ap_fifo, pool_to_flat_streams_3, pointer</column>
<column name="pool_to_flat_streams_3_write">out, 1, ap_fifo, pool_to_flat_streams_3, pointer</column>
</table>
</item>
</section>
</profile>
