/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
//#pragma file_not_in_maxplusii_format
(header "graphic" (version "1.3"))
(pin
	(input)
	(rect 104 176 272 192)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "clk" (rect 5 0 19 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 92 12)(pt 117 12)(line_width 1))
		(line (pt 92 4)(pt 117 4)(line_width 1))
		(line (pt 121 8)(pt 168 8)(line_width 1))
		(line (pt 92 12)(pt 92 4)(line_width 1))
		(line (pt 117 4)(pt 121 8)(line_width 1))
		(line (pt 117 12)(pt 121 8)(line_width 1))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 64 120 112 136))
)
(pin
	(input)
	(rect 104 192 272 208)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "rst_n" (rect 5 0 29 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 92 12)(pt 117 12)(line_width 1))
		(line (pt 92 4)(pt 117 4)(line_width 1))
		(line (pt 121 8)(pt 168 8)(line_width 1))
		(line (pt 92 12)(pt 92 4)(line_width 1))
		(line (pt 117 4)(pt 121 8)(line_width 1))
		(line (pt 117 12)(pt 121 8)(line_width 1))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 40 160 88 176))
)
(pin
	(input)
	(rect 104 208 272 224)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "SW[2..0]" (rect 5 0 48 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 92 12)(pt 117 12)(line_width 1))
		(line (pt 92 4)(pt 117 4)(line_width 1))
		(line (pt 121 8)(pt 168 8)(line_width 1))
		(line (pt 92 12)(pt 92 4)(line_width 1))
		(line (pt 117 4)(pt 121 8)(line_width 1))
		(line (pt 117 12)(pt 121 8)(line_width 1))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 56 224 104 272))
)
(pin
	(output)
	(rect 440 176 616 192)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "IrDA_Tx" (rect 90 0 130 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8)(line_width 1))
		(line (pt 52 4)(pt 78 4)(line_width 1))
		(line (pt 52 12)(pt 78 12)(line_width 1))
		(line (pt 52 12)(pt 52 4)(line_width 1))
		(line (pt 78 4)(pt 82 8)(line_width 1))
		(line (pt 82 8)(pt 78 12)(line_width 1))
		(line (pt 78 12)(pt 82 8)(line_width 1))
	)
	(annotation_block (location)(rect 616 192 664 208))
)
(symbol
	(rect 296 152 432 248)
	(text "irda_send_loop" (rect 5 0 78 12)(font "Arial" ))
	(text "inst" (rect 8 80 25 92)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 14 12)(font "Arial" ))
		(text "clk" (rect 21 27 35 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "rst_n" (rect 0 0 24 12)(font "Arial" ))
		(text "rst_n" (rect 21 43 45 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "sw[2..0]" (rect 0 0 38 12)(font "Arial" ))
		(text "sw[2..0]" (rect 21 59 59 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 136 32)
		(output)
		(text "irda_send" (rect 0 0 47 12)(font "Arial" ))
		(text "irda_send" (rect 68 27 115 39)(font "Arial" ))
		(line (pt 136 32)(pt 120 32)(line_width 1))
	)
	(parameter
		"IDLE"
		"B\"000\""
		""
	)
	(parameter
		"LEADER_9"
		"B\"001\""
		""
	)
	(parameter
		"LEADER_4"
		"B\"010\""
		""
	)
	(parameter
		"DATA_STATE"
		"B\"100\""
		""
	)
	(drawing
		(rectangle (rect 16 16 120 80)(line_width 1))
	)
	(annotation_block (parameter)(rect 424 80 536 152))
)
(connector
	(pt 296 184)
	(pt 272 184)
)
(connector
	(pt 296 200)
	(pt 272 200)
)
(connector
	(pt 296 216)
	(pt 272 216)
	(bus)
)
(connector
	(pt 432 184)
	(pt 440 184)
)
