[
{
"object":"GEN_ALU_SLICES[0].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[0].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[0].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[0].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[0].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[0].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[0].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[0].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[0].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[0].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[0].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[0].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[0].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[0].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[1].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[1].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[1].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[1].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[1].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[1].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[1].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[1].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[1].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[1].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[1].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[1].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[1].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[1].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[2].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[2].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[2].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[2].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[2].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[2].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[2].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[2].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[2].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[2].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[2].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[2].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[2].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[2].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[3].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[3].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[3].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[3].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[3].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[3].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[3].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[3].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[3].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[3].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[3].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[3].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[3].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[3].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[4].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[4].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[4].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[4].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[4].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[4].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[4].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[4].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[4].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[4].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[4].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[4].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[4].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[4].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[5].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[5].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[5].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[5].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[5].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[5].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[5].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[5].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[5].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[5].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[5].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[5].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[5].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[5].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[6].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[6].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[6].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[6].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[6].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[6].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[6].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[6].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[6].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[6].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[6].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[6].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[6].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[6].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[7].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[7].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[7].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[7].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[7].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[7].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[7].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[7].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[7].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[7].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[7].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[7].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[7].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[7].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[8].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[8].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[8].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[8].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[8].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[8].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[8].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[8].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[8].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[8].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[8].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[8].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[8].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[8].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[9].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[9].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[9].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[9].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[9].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[9].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[9].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[9].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[9].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[9].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[9].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[9].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[9].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[9].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[10].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[10].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[10].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[10].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[10].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[10].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[10].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[10].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[10].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[10].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[10].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[10].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[10].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[10].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[11].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[11].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[11].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[11].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[11].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[11].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[11].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[11].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[11].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[11].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[11].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[11].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[11].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[11].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[12].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[12].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[12].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[12].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[12].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[12].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[12].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[12].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[12].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[12].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[12].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[12].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[12].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[12].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[13].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[13].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[13].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[13].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[13].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[13].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[13].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[13].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[13].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[13].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[13].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[13].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[13].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[13].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[14].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[14].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[14].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[14].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[14].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[14].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[14].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[14].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[14].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[14].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[14].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[14].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[14].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[14].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[15].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[15].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[15].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[15].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[15].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[15].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[15].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[15].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[15].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[15].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[15].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[15].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[15].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[15].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[16].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[16].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[16].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[16].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[16].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[16].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[16].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[16].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[16].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[16].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[16].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[16].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[16].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[16].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[17].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[17].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[17].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[17].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[17].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[17].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[17].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[17].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[17].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[17].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[17].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[17].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[17].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[17].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[18].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[18].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[18].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[18].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[18].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[18].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[18].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[18].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[18].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[18].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[18].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[18].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[18].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[18].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[19].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[19].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[19].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[19].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[19].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[19].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[19].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[19].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[19].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[19].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[19].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[19].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[19].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[19].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[20].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[20].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[20].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[20].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[20].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[20].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[20].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[20].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[20].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[20].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[20].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[20].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[20].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[20].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[21].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[21].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[21].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[21].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[21].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[21].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[21].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[21].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[21].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[21].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[21].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[21].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[21].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[21].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[22].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[22].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[22].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[22].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[22].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[22].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[22].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[22].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[22].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[22].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[22].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[22].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[22].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[22].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[23].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[23].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[23].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[23].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[23].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[23].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[23].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[23].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[23].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[23].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[23].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[23].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[23].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[23].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[24].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[24].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[24].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[24].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[24].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[24].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[24].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[24].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[24].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[24].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[24].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[24].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[24].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[24].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[25].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[25].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[25].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[25].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[25].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[25].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[25].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[25].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[25].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[25].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[25].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[25].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[25].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[25].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[26].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[26].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[26].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[26].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[26].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[26].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[26].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[26].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[26].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[26].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[26].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[26].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[26].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[26].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[27].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[27].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[27].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[27].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[27].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[27].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[27].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[27].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[27].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[27].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[27].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[27].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[27].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[27].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[28].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[28].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[28].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[28].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[28].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[28].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[28].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[28].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[28].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[28].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[28].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[28].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[28].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[28].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[29].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[29].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[29].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[29].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[29].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[29].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[29].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[29].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[29].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[29].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[29].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[29].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[29].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[29].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[30].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[30].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[30].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[30].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[30].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[30].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[30].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[30].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[30].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[30].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[30].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[30].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[30].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[30].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[31].u_alu_1bit",
"hdl_name":"GEN_ALU_SLICES[31].u_alu_1bit",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"A_prev","orig_name":"A_prev"},
{"name":"A_next","orig_name":"A_next"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[3]","orig_name":"sel[3]"},
{"name":"sel[2]","orig_name":"sel[2]"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Fi","orig_name":"Fi"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[31].u_alu_1bit/U_ARITH",
"hdl_name":"GEN_ALU_SLICES[31].u_alu_1bit/U_ARITH",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[31].u_alu_1bit/U_ARITH/FA",
"hdl_name":"GEN_ALU_SLICES[31].u_alu_1bit/U_ARITH/FA",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"Cini","orig_name":"Cini"},
{"name":"Di","orig_name":"Di"},
{"name":"Couti","orig_name":"Couti"}
]
},
{
"object":"GEN_ALU_SLICES[31].u_alu_1bit/U_ARITH/MUX_B",
"hdl_name":"GEN_ALU_SLICES[31].u_alu_1bit/U_ARITH/MUX_B",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[31].u_alu_1bit/U_LOGIC",
"hdl_name":"GEN_ALU_SLICES[31].u_alu_1bit/U_LOGIC",
"ports":
[
{"name":"Ai","orig_name":"Ai"},
{"name":"Bi","orig_name":"Bi"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"Ei","orig_name":"Ei"}
]
},
{
"object":"GEN_ALU_SLICES[31].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"hdl_name":"GEN_ALU_SLICES[31].u_alu_1bit/U_LOGIC/MUX_LOGIC",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
},
{
"object":"GEN_ALU_SLICES[31].u_alu_1bit/U_MUX",
"hdl_name":"GEN_ALU_SLICES[31].u_alu_1bit/U_MUX",
"ports":
[
{"name":"a","orig_name":"a"},
{"name":"b","orig_name":"b"},
{"name":"c","orig_name":"c"},
{"name":"d","orig_name":"d"},
{"name":"sel[1]","orig_name":"sel[1]"},
{"name":"sel[0]","orig_name":"sel[0]"},
{"name":"out","orig_name":"out"}
]
}
]
