A51 MACRO ASSEMBLER  SERTEST                                                              04/26/2009 16:20:30 PAGE     1


MACRO ASSEMBLER A51 V8.01
OBJECT MODULE PLACED IN sertest.OBJ
ASSEMBLER INVOKED BY: E:\Program Files\Keil\C51\BIN\A51.EXE sertest.asm SET(SMALL) DEBUG EP

LOC  OBJ            LINE     SOURCE

                       1     ;ASTER 02/03/2009 2135
                       2     ;TO BE ASSEMBLED IN KEIL MICROVISION V3.60
                       3     ;ARTIFICIAL INTELLIGENCE
                       4     ;MICROCOMPUTER B
                       5     
                       6     ;CODE BASE COMPLETED : 03/03/2009 2251
                       7     
                       8     ;REV 2 LAST UPDATED 19/04/2009 1610
                       9     
                      10     ;------------------------------------------------------------------------------------------
                             -----------------
                      11     ;SET THE ASSEMBLER FOR AT89S52
                      12     $nomod51 
                      13     ;$include (AT89X52.h)
                +1    14     
                +1    15     
                +1    16     
                +1    17     
                +1    18     
                +1    19     
                +1    20     
                +1    21     
                +1    22     
                +1    23     
                +1    24     
                +1    25     
                +1    26     
                +1    27     
  0080          +1    28     sfr P0      = 0x80;
  0081          +1    29     sfr SP      = 0x81;
  0082          +1    30     sfr DPL     = 0x82;
  0083          +1    31     sfr DPH     = 0x83;
  0087          +1    32     sfr PCON    = 0x87;
  0088          +1    33     sfr TCON    = 0x88;
  0089          +1    34     sfr TMOD    = 0x89;
  008A          +1    35     sfr TL0     = 0x8A;
  008B          +1    36     sfr TL1     = 0x8B;
  008C          +1    37     sfr TH0     = 0x8C;
  008D          +1    38     sfr TH1     = 0x8D;
  0090          +1    39     sfr P1      = 0x90;
  0098          +1    40     sfr SCON    = 0x98;
  0099          +1    41     sfr SBUF    = 0x99;
  00A0          +1    42     sfr P2      = 0xA0;
  00A8          +1    43     sfr IE      = 0xA8;
  00B0          +1    44     sfr P3      = 0xB0;
  00B8          +1    45     sfr IP      = 0xB8;
  00C8          +1    46     sfr T2CON   = 0xC8;
  00C9          +1    47     sfr T2MOD   = 0xC9;
  00CA          +1    48     sfr RCAP2L  = 0xCA;
  00CB          +1    49     sfr RCAP2H  = 0xCB;
  00CC          +1    50     sfr TL2     = 0xCC;
  00CD          +1    51     sfr TH2     = 0xCD;
  00D0          +1    52     sfr PSW     = 0xD0;
  00E0          +1    53     sfr ACC     = 0xE0;
  00F0          +1    54     sfr B       = 0xF0;
                +1    55     
                +1    56     
                +1    57     
A51 MACRO ASSEMBLER  SERTEST                                                              04/26/2009 16:20:30 PAGE     2

                +1    58     
  0080          +1    59     sbit P0_0 = 0x80;
  0081          +1    60     sbit P0_1 = 0x81;
  0082          +1    61     sbit P0_2 = 0x82;
  0083          +1    62     sbit P0_3 = 0x83;
  0084          +1    63     sbit P0_4 = 0x84;
  0085          +1    64     sbit P0_5 = 0x85;
  0086          +1    65     sbit P0_6 = 0x86;
  0087          +1    66     sbit P0_7 = 0x87;
                +1    67     
                +1    68     
                +1    69     
                +1    70     
                +1    71     
                +1    72     
                +1    73     
                +1    74     
                +1    75     
                +1    76     
                +1    77     
                +1    78     
                +1    79     
                +1    80     
                +1    81     
                +1    82     
  0088          +1    83     sbit IT0  = 0x88;
  0089          +1    84     sbit IE0  = 0x89;
  008A          +1    85     sbit IT1  = 0x8A;
  008B          +1    86     sbit IE1  = 0x8B;
  008C          +1    87     sbit TR0  = 0x8C;
  008D          +1    88     sbit TF0  = 0x8D;
  008E          +1    89     sbit TR1  = 0x8E;
  008F          +1    90     sbit TF1  = 0x8F;
                +1    91     
                +1    92     
                +1    93     
                +1    94     
                +1    95     
                +1    96     
                +1    97     
                +1    98     
                +1    99     
                +1   100     
                +1   101     
                +1   102     
                +1   103     
                +1   104     
                +1   105     
                +1   106     
                +1   107     
                +1   108     
                +1   109     
  0090          +1   110     sbit P1_0 = 0x90;
  0091          +1   111     sbit P1_1 = 0x91;
  0092          +1   112     sbit P1_2 = 0x92;
  0093          +1   113     sbit P1_3 = 0x93;
  0094          +1   114     sbit P1_4 = 0x94;
  0095          +1   115     sbit P1_5 = 0x95;
  0096          +1   116     sbit P1_6 = 0x96;
  0097          +1   117     sbit P1_7 = 0x97;
                +1   118     
  0090          +1   119     sbit T2   = 0x90;       /* External input to Timer/Counter 2, clock out */
  0091          +1   120     sbit T2EX = 0x91;       /* Timer/Counter 2 capture/reload trigger & dir ctl */
                +1   121     
                +1   122     
                +1   123     
A51 MACRO ASSEMBLER  SERTEST                                                              04/26/2009 16:20:30 PAGE     3

                +1   124     
  0098          +1   125     sbit RI   = 0x98;
  0099          +1   126     sbit TI   = 0x99;
  009A          +1   127     sbit RB8  = 0x9A;
  009B          +1   128     sbit TB8  = 0x9B;
  009C          +1   129     sbit REN  = 0x9C;
  009D          +1   130     sbit SM2  = 0x9D;
  009E          +1   131     sbit SM1  = 0x9E;
  009F          +1   132     sbit SM0  = 0x9F;
                +1   133     
                +1   134     
                +1   135     
                +1   136     
  00A0          +1   137     sbit P2_0 = 0xA0;
  00A1          +1   138     sbit P2_1 = 0xA1;
  00A2          +1   139     sbit P2_2 = 0xA2;
  00A3          +1   140     sbit P2_3 = 0xA3;
  00A4          +1   141     sbit P2_4 = 0xA4;
  00A5          +1   142     sbit P2_5 = 0xA5;
  00A6          +1   143     sbit P2_6 = 0xA6;
  00A7          +1   144     sbit P2_7 = 0xA7;
                +1   145     
                +1   146     
                +1   147     
                +1   148     
  00A8          +1   149     sbit EX0  = 0xA8;       /* 1=Enable External interrupt 0 */
  00A9          +1   150     sbit ET0  = 0xA9;       /* 1=Enable Timer 0 interrupt */
  00AA          +1   151     sbit EX1  = 0xAA;       /* 1=Enable External interrupt 1 */
  00AB          +1   152     sbit ET1  = 0xAB;       /* 1=Enable Timer 1 interrupt */
  00AC          +1   153     sbit ES   = 0xAC;       /* 1=Enable Serial port interrupt */
  00AD          +1   154     sbit ET2  = 0xAD;       /* 1=Enable Timer 2 interrupt */
                +1   155     
  00AF          +1   156     sbit EA   = 0xAF;       /* 0=Disable all interrupts */
                +1   157     
                +1   158     
                +1   159     
                +1   160     
  00B0          +1   161     sbit P3_0 = 0xB0;
  00B1          +1   162     sbit P3_1 = 0xB1;
  00B2          +1   163     sbit P3_2 = 0xB2;
  00B3          +1   164     sbit P3_3 = 0xB3;
  00B4          +1   165     sbit P3_4 = 0xB4;
  00B5          +1   166     sbit P3_5 = 0xB5;
  00B6          +1   167     sbit P3_6 = 0xB6;
  00B7          +1   168     sbit P3_7 = 0xB7;
                +1   169     
  00B0          +1   170     sbit RXD  = 0xB0;       /* Serial data input */
  00B1          +1   171     sbit TXD  = 0xB1;       /* Serial data output */
  00B2          +1   172     sbit INT0 = 0xB2;       /* External interrupt 0 */
  00B3          +1   173     sbit INT1 = 0xB3;       /* External interrupt 1 */
  00B4          +1   174     sbit T0   = 0xB4;       /* Timer 0 external input */
  00B5          +1   175     sbit T1   = 0xB5;       /* Timer 1 external input */
  00B6          +1   176     sbit WR   = 0xB6;       /* External data memory write strobe */
  00B7          +1   177     sbit RD   = 0xB7;       /* External data memory read strobe */
                +1   178     
                +1   179     
                +1   180     
                +1   181     
  00B8          +1   182     sbit PX0  = 0xB8;
  00B9          +1   183     sbit PT0  = 0xB9;
  00BA          +1   184     sbit PX1  = 0xBA;
  00BB          +1   185     sbit PT1  = 0xBB;
  00BC          +1   186     sbit PS   = 0xBC;
  00BD          +1   187     sbit PT2  = 0xBD;
                +1   188     
                +1   189     
A51 MACRO ASSEMBLER  SERTEST                                                              04/26/2009 16:20:30 PAGE     4

                +1   190     
                +1   191     
  00C8          +1   192     sbit CP_RL2= 0xC8;      /* 0=Reload, 1=Capture select */
  00C9          +1   193     sbit C_T2 = 0xC9;       /* 0=Timer, 1=Counter */
  00CA          +1   194     sbit TR2  = 0xCA;       /* 0=Stop timer, 1=Start timer */
  00CB          +1   195     sbit EXEN2= 0xCB;       /* Timer 2 external enable */
  00CC          +1   196     sbit TCLK = 0xCC;       /* 0=Serial clock uses Timer 1 overflow, 1=Timer 2 */
  00CD          +1   197     sbit RCLK = 0xCD;       /* 0=Serial clock uses Timer 1 overflow, 1=Timer 2 */
  00CE          +1   198     sbit EXF2 = 0xCE;       /* Timer 2 external flag */
  00CF          +1   199     sbit TF2  = 0xCF;       /* Timer 2 overflow flag */
                +1   200     
                +1   201     
                +1   202     
                +1   203     
                +1   204     
                +1   205     
                +1   206     
                +1   207     
                +1   208     
                +1   209     
  00D0          +1   210     sbit P    = 0xD0;
  00D1          +1   211     sbit F1   = 0xD1;
  00D2          +1   212     sbit OV   = 0xD2;
  00D3          +1   213     sbit RS0  = 0xD3;
  00D4          +1   214     sbit RS1  = 0xD4;
  00D5          +1   215     sbit F0   = 0xD5;
  00D6          +1   216     sbit AC   = 0xD6;
  00D7          +1   217     sbit CY   = 0xD7;
                +1   218     
                +1   219     
                +1   220     
                +1   221     
                +1   222     
                +1   223     
                +1   224     
                +1   225     
                +1   226     
                +1   227     
                +1   228     
                +1   229     
                +1   230     
                +1   231     
                +1   232     
                +1   233     
                +1   234     
                     235     
                     236     
                     237     ;------------------------------------------------------------------------------------------
                             -----------------
                     238     ;MICROCOMPUTER INITIALIZATIONS
0000                 239     ORG 0000H
                     240     
0000 802E            241     RESET:          SJMP 0030H 
                     242     
0030                 243     ORG 0030H
                     244     
0030 00              245     START:          NOP
0031 758110          246                             MOV SP,#10H                                     ;RELOCATE STACK OVE
                             R 10H
                     247                              
0034 E4              248                             CLR A
0035 F580            249                             MOV P0,A
0037 F590            250                             MOV P1,A
0039 F5A0            251                             MOV P2,A
003B 75B0FF          252                             MOV P3,#0FFH
                     253     
A51 MACRO ASSEMBLER  SERTEST                                                              04/26/2009 16:20:30 PAGE     5

                     254     ;                       LCALL DELAYIN
                     255     
003E 7820            256                             MOV R0,#20H                                     ;CLEAR RAM FROM 20H
                              TO 7FH
0040 E4              257                             CLR A
0041 F6              258     CLRALL:         MOV @R0,A
0042 08              259                             INC R0
0043 B87FFB          260                             CJNE R0,#7FH,CLRALL
                     261     
                     262                             
0046 75C830          263                             MOV T2CON,#30H                          ;SET UP THE UART 9600BPS
0049 75CBFF          264                             MOV RCAP2H,#0FFH
004C 75CADC          265                             MOV RCAP2L,#0DCH
                     266                             
004F 53877F          267                             ANL PCON,#7FH
                     268                             
0052 D2D3            269                             SETB PSW.3                                      ;R0 OF BANK1 POINTS
                              TO COMMAND SPACE(60-67H)
0054 7860            270                             MOV R0,#60H
0056 C2D3            271                             CLR PSW.3
                     272     
0058 75A890          273                             MOV IE,#90H                                     ;ENABLE INTERRUPTS:
                              SERIAL
005B 75B810          274                             MOV IP,#10H
                     275                             
005E 759858          276                             MOV SCON,#58H
0061 D2CA            277                             SETB TR2                                        ;START BAUD GEN TIM
                             ER
0063 7860            278                             MOV R0,#60H
0065 12143A          279                             LCALL DELAYFOR
0068 759935          280                             MOV SBUF,#35H
                     281     
                     282     ;------------------------------------------------------------------------------------------
                             ----------------
                     283     ;******************************************************************************************
                             ****************
                     284     ;THE PROGRAM MAIN
                     285     ;PASS DIRECTION IN R2,BANK0 : 00H->FORWARD, 01H->BACKWARD, 02H->ROLL AND STOP, 03H->HARD ST
                             OP
                     286     ;CALL THE CORRESPONDING MOTOR FUNCTION AFTER LOADING R2 WITH THE FUNCTION CODES LISTED ABOV
                             E
                     287     
006B 00              288     MAIN:           NOP
006C 00              289                             NOP
                     290     
006D 00              291                             NOP
006E 00              292                             NOP
006F 00              293                             NOP
                     294                                     
0070 02006B          295     MAIN_END:       LJMP MAIN
                     296     
                     297     
                     298     
                     299     
                     300     
                     301     ;MAIN ENDS HERE
                     302     ;******************************************************************************************
                             ****************
                     303     ;------------------------------------------------------------------------------------------
                             ----------------
                     304     ;INTERRUPT SERVICE ROUTINES
0023                 305     ORG 0023H
0023 021400          306                             LJMP 1400H
1400                 307     ORG 1400H
                     308     
1400 C2CA            309     SERCON:         CLR TR2
A51 MACRO ASSEMBLER  SERTEST                                                              04/26/2009 16:20:30 PAGE     6

1402 C0E0            310                             PUSH ACC
1404 30982B          311                             JNB RI,TXI
1407 C298            312                             CLR RI
1409 E599            313                             MOV A,SBUF
140B 20D50A          314                             JB PSW.5,SKIPC
140E B43123          315                             CJNE A,#31H,EXITC                       ;PSW.5 SET IMPLIES CONNECTI
                             ON ESTABLISHED
1411 759939          316                             MOV SBUF,#39H                           ;ACK
1414 D2D5            317                             SETB PSW.5
1416 801C            318                             SJMP EXITC
1418 B43207          319     SKIPC:          CJNE A,#32H,SKIPC2                      ;SEND DISCONNECT AND DROP CONNECTIO
                             N IF DISCONNECT IS RECEIVED
141B 759932          320                             MOV SBUF,#32H                           ;D-ACK
141E C2D5            321                             CLR PSW.5
1420 8012            322                             SJMP EXITC
1422 D2D3            323     SKIPC2:         SETB PSW.3                                      ;LOAD THE RECEIVED COMMAND 
                             IN THE COMMAND SPACE(60-67H)
1424 F6              324                             MOV @R0,A
1425 08              325                             INC R0
1426 B86802          326                             CJNE R0,#68H,INRANGE
1429 7860            327                             MOV R0,#60H
142B 759939          328     INRANGE:        MOV SBUF,#39H
142E C2D3            329                             CLR PSW.3
1430 8002            330                             SJMP EXITC
1432 C299            331     TXI:            CLR TI
1434 D0E0            332     EXITC:          POP ACC
1436 D2CA            333                             SETB TR2
1438 00              334                             NOP
1439 32              335                             RETI
                     336     
                     337     ;------------------------------------------------------------------------------------------
                             ----------------
143A 7F0F            338     DELAYFOR:       MOV R7,#0FH
143C 7EFF            339                             MOV R6,#0FFH
143E 7DFF            340                             MOV R5,#0FFH
1440 DDFE            341                             DJNZ R5,$
1442 DEFC            342                             DJNZ R6,$-2
1444 DFFA            343                             DJNZ R7,$-4
1446 22              344                             RET
                     345     END
A51 MACRO ASSEMBLER  SERTEST                                                              04/26/2009 16:20:30 PAGE     7

SYMBOL TABLE LISTING
------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES

AC . . . . . . . .  B ADDR   00D0H.6 A   
ACC. . . . . . . .  D ADDR   00E0H   A   
B. . . . . . . . .  D ADDR   00F0H   A   
CLRALL . . . . . .  C ADDR   0041H   A   
CP_RL2 . . . . . .  B ADDR   00C8H.0 A   
CY . . . . . . . .  B ADDR   00D0H.7 A   
C_T2 . . . . . . .  B ADDR   00C8H.1 A   
DELAYFOR . . . . .  C ADDR   143AH   A   
DPH. . . . . . . .  D ADDR   0083H   A   
DPL. . . . . . . .  D ADDR   0082H   A   
EA . . . . . . . .  B ADDR   00A8H.7 A   
ES . . . . . . . .  B ADDR   00A8H.4 A   
ET0. . . . . . . .  B ADDR   00A8H.1 A   
ET1. . . . . . . .  B ADDR   00A8H.3 A   
ET2. . . . . . . .  B ADDR   00A8H.5 A   
EX0. . . . . . . .  B ADDR   00A8H.0 A   
EX1. . . . . . . .  B ADDR   00A8H.2 A   
EXEN2. . . . . . .  B ADDR   00C8H.3 A   
EXF2 . . . . . . .  B ADDR   00C8H.6 A   
EXITC. . . . . . .  C ADDR   1434H   A   
F0 . . . . . . . .  B ADDR   00D0H.5 A   
F1 . . . . . . . .  B ADDR   00D0H.1 A   
IE . . . . . . . .  D ADDR   00A8H   A   
IE0. . . . . . . .  B ADDR   0088H.1 A   
IE1. . . . . . . .  B ADDR   0088H.3 A   
INRANGE. . . . . .  C ADDR   142BH   A   
INT0 . . . . . . .  B ADDR   00B0H.2 A   
INT1 . . . . . . .  B ADDR   00B0H.3 A   
IP . . . . . . . .  D ADDR   00B8H   A   
IT0. . . . . . . .  B ADDR   0088H.0 A   
IT1. . . . . . . .  B ADDR   0088H.2 A   
MAIN . . . . . . .  C ADDR   006BH   A   
MAIN_END . . . . .  C ADDR   0070H   A   
OV . . . . . . . .  B ADDR   00D0H.2 A   
P. . . . . . . . .  B ADDR   00D0H.0 A   
P0 . . . . . . . .  D ADDR   0080H   A   
P0_0 . . . . . . .  B ADDR   0080H.0 A   
P0_1 . . . . . . .  B ADDR   0080H.1 A   
P0_2 . . . . . . .  B ADDR   0080H.2 A   
P0_3 . . . . . . .  B ADDR   0080H.3 A   
P0_4 . . . . . . .  B ADDR   0080H.4 A   
P0_5 . . . . . . .  B ADDR   0080H.5 A   
P0_6 . . . . . . .  B ADDR   0080H.6 A   
P0_7 . . . . . . .  B ADDR   0080H.7 A   
P1 . . . . . . . .  D ADDR   0090H   A   
P1_0 . . . . . . .  B ADDR   0090H.0 A   
P1_1 . . . . . . .  B ADDR   0090H.1 A   
P1_2 . . . . . . .  B ADDR   0090H.2 A   
P1_3 . . . . . . .  B ADDR   0090H.3 A   
P1_4 . . . . . . .  B ADDR   0090H.4 A   
P1_5 . . . . . . .  B ADDR   0090H.5 A   
P1_6 . . . . . . .  B ADDR   0090H.6 A   
P1_7 . . . . . . .  B ADDR   0090H.7 A   
P2 . . . . . . . .  D ADDR   00A0H   A   
P2_0 . . . . . . .  B ADDR   00A0H.0 A   
P2_1 . . . . . . .  B ADDR   00A0H.1 A   
P2_2 . . . . . . .  B ADDR   00A0H.2 A   
P2_3 . . . . . . .  B ADDR   00A0H.3 A   
P2_4 . . . . . . .  B ADDR   00A0H.4 A   
P2_5 . . . . . . .  B ADDR   00A0H.5 A   
A51 MACRO ASSEMBLER  SERTEST                                                              04/26/2009 16:20:30 PAGE     8

P2_6 . . . . . . .  B ADDR   00A0H.6 A   
P2_7 . . . . . . .  B ADDR   00A0H.7 A   
P3 . . . . . . . .  D ADDR   00B0H   A   
P3_0 . . . . . . .  B ADDR   00B0H.0 A   
P3_1 . . . . . . .  B ADDR   00B0H.1 A   
P3_2 . . . . . . .  B ADDR   00B0H.2 A   
P3_3 . . . . . . .  B ADDR   00B0H.3 A   
P3_4 . . . . . . .  B ADDR   00B0H.4 A   
P3_5 . . . . . . .  B ADDR   00B0H.5 A   
P3_6 . . . . . . .  B ADDR   00B0H.6 A   
P3_7 . . . . . . .  B ADDR   00B0H.7 A   
PCON . . . . . . .  D ADDR   0087H   A   
PS . . . . . . . .  B ADDR   00B8H.4 A   
PSW. . . . . . . .  D ADDR   00D0H   A   
PT0. . . . . . . .  B ADDR   00B8H.1 A   
PT1. . . . . . . .  B ADDR   00B8H.3 A   
PT2. . . . . . . .  B ADDR   00B8H.5 A   
PX0. . . . . . . .  B ADDR   00B8H.0 A   
PX1. . . . . . . .  B ADDR   00B8H.2 A   
RB8. . . . . . . .  B ADDR   0098H.2 A   
RCAP2H . . . . . .  D ADDR   00CBH   A   
RCAP2L . . . . . .  D ADDR   00CAH   A   
RCLK . . . . . . .  B ADDR   00C8H.5 A   
RD . . . . . . . .  B ADDR   00B0H.7 A   
REN. . . . . . . .  B ADDR   0098H.4 A   
RESET. . . . . . .  C ADDR   0000H   A   
RI . . . . . . . .  B ADDR   0098H.0 A   
RS0. . . . . . . .  B ADDR   00D0H.3 A   
RS1. . . . . . . .  B ADDR   00D0H.4 A   
RXD. . . . . . . .  B ADDR   00B0H.0 A   
SBUF . . . . . . .  D ADDR   0099H   A   
SCON . . . . . . .  D ADDR   0098H   A   
SERCON . . . . . .  C ADDR   1400H   A   
SKIPC. . . . . . .  C ADDR   1418H   A   
SKIPC2 . . . . . .  C ADDR   1422H   A   
SM0. . . . . . . .  B ADDR   0098H.7 A   
SM1. . . . . . . .  B ADDR   0098H.6 A   
SM2. . . . . . . .  B ADDR   0098H.5 A   
SP . . . . . . . .  D ADDR   0081H   A   
START. . . . . . .  C ADDR   0030H   A   
T0 . . . . . . . .  B ADDR   00B0H.4 A   
T1 . . . . . . . .  B ADDR   00B0H.5 A   
T2 . . . . . . . .  B ADDR   0090H.0 A   
T2CON. . . . . . .  D ADDR   00C8H   A   
T2EX . . . . . . .  B ADDR   0090H.1 A   
T2MOD. . . . . . .  D ADDR   00C9H   A   
TB8. . . . . . . .  B ADDR   0098H.3 A   
TCLK . . . . . . .  B ADDR   00C8H.4 A   
TCON . . . . . . .  D ADDR   0088H   A   
TF0. . . . . . . .  B ADDR   0088H.5 A   
TF1. . . . . . . .  B ADDR   0088H.7 A   
TF2. . . . . . . .  B ADDR   00C8H.7 A   
TH0. . . . . . . .  D ADDR   008CH   A   
TH1. . . . . . . .  D ADDR   008DH   A   
TH2. . . . . . . .  D ADDR   00CDH   A   
TI . . . . . . . .  B ADDR   0098H.1 A   
TL0. . . . . . . .  D ADDR   008AH   A   
TL1. . . . . . . .  D ADDR   008BH   A   
TL2. . . . . . . .  D ADDR   00CCH   A   
TMOD . . . . . . .  D ADDR   0089H   A   
TR0. . . . . . . .  B ADDR   0088H.4 A   
TR1. . . . . . . .  B ADDR   0088H.6 A   
TR2. . . . . . . .  B ADDR   00C8H.2 A   
TXD. . . . . . . .  B ADDR   00B0H.1 A   
TXI. . . . . . . .  C ADDR   1432H   A   
WR . . . . . . . .  B ADDR   00B0H.6 A   
A51 MACRO ASSEMBLER  SERTEST                                                              04/26/2009 16:20:30 PAGE     9



REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
