library verilog;
use verilog.vl_types.all;
entity xor_gate is
    port(
        xor_a           : in     vl_logic_vector(3 downto 0);
        xor_b           : in     vl_logic_vector(3 downto 0);
        xor_out         : out    vl_logic_vector(3 downto 0)
    );
end xor_gate;
