#include "hal/hal.h"
#include "hal/hal_irq.h"
#include "device/irq_domain.h"
#include "secure_boot.h"
#include <stdint.h>

void hal_cpu_init(void) {
    extern uint8_t vector_table_arm32[];
    uintptr_t vector_base = (uintptr_t)vector_table_arm32;
    __asm__ volatile(
        "mcr p15, 0, %0, c12, c0, 0\n"
        "isb\n"
        :: "r"(vector_base) : "memory");
}

bool hal_cpu_is_syscall(const void *trap_frame) {
    (void)trap_frame;
    return false;
}

bool hal_cpu_is_page_fault(const void *trap_frame) {
    (void)trap_frame;
    return false;
}

bool hal_cpu_is_access_fault(const void *trap_frame) {
    (void)trap_frame;
    return false;
}

bool hal_cpu_is_fp_simd_fault(const void *trap_frame) {
    (void)trap_frame;
    return false;
}

bool hal_cpu_is_illegal_instruction(const void *trap_frame) {
    (void)trap_frame;
    return false;
}

uint32_t hal_interrupt_get_active_irq(uint64_t hw_cause) {
    (void)hw_cause;
    return hal_interrupt_acknowledge();
}

uint64_t hal_irq_timer_vector(void) {
    return 30U; // Generic ARM timer vector
}

uint64_t hal_cpu_get_fault_address(const void *trap_frame) {
    (void)trap_frame;
    return 0;
}

#include "hal/hal_internal.h"
void hal_init(void) {
    hal_cpu_init();
    arch_discover_hw_caps();
}
void hal_send_ipi_payload(uint32_t cpu, uint64_t payload) { (void)cpu; (void)payload; }

static irq_domain_t* g_arm32_root_domain = NULL;

void hal_irq_init_boot(void) {
    hal_irq_generic_init_boot();

    // Create root domain for ARM32
    g_arm32_root_domain = irq_domain_create("arm32-root", 0, 256, NULL);
    if (g_arm32_root_domain) {
        for (uint32_t i = 0; i < 256; i++) { // Bounded by HAL_MAX_IRQS (256)
            irq_domain_map(g_arm32_root_domain, i, i);
        }
        irq_domain_set_default(g_arm32_root_domain);
    }
}

uint32_t hal_interrupt_acknowledge(void) { return 0; }

void hal_cpu_halt(void) { while(1); }
void hal_interrupt_end_of_interrupt(uint32_t irq) { (void)irq; }
void hal_cpu_enable_interrupts(void) {}
void hal_cpu_disable_interrupts(void) {}
void hal_ipi_send(uint32_t target_cpu, uint32_t vector) { (void)target_cpu; (void)vector; }
uint32_t hal_cpu_get_id(void) { return 0; }
void hal_core_poll_event(void) {}
void hal_cpu_dump_trap_frame(const void *trap_frame) { (void)trap_frame; }
void hal_timer_isr(void) {}
void hal_cpu_dump_state(void) {}
int hal_secure_boot_arch_check(const bharat_boot_policy_t *policy) {
    if (!policy) {
        return -1;
    }
    return 0;
}

void hal_core_notify(uint32_t target_core, uint64_t payload_or_reason) { (void)target_core; (void)payload_or_reason; }
uint32_t hal_get_cpu_id(void) { return 0; }
void *__aeabi_read_tp(void) {


    return 0;
}
