// Seed: 379649810
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri id_3,
    output tri1 id_4,
    input tri1 id_5,
    output supply1 id_6,
    input uwire id_7,
    input tri1 id_8,
    output supply0 id_9,
    input wor id_10,
    input wor id_11
    , id_18,
    input supply0 id_12,
    output wor id_13,
    input wor id_14
    , id_19,
    input wire id_15,
    input tri0 id_16
);
  assign id_13 = -1'b0;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd94
) (
    output supply0 id_0,
    input tri1 id_1,
    input supply1 _id_2,
    output uwire id_3,
    input uwire id_4,
    output uwire id_5,
    input wire id_6,
    output tri0 id_7
);
  assign id_5 = id_6;
  wire [id_2  +  id_2 : -1 'b0] id_9, id_10;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_5,
      id_1,
      id_5,
      id_1,
      id_6,
      id_0,
      id_4,
      id_4,
      id_1,
      id_0,
      id_1,
      id_1,
      id_6
  );
  wire id_11, id_12;
endmodule
