

================================================================
== Vitis HLS Report for 'matrix_vector'
================================================================
* Date:           Wed Mar 10 23:51:27 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        dft_hls
* Solution:       my_solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.300 us|  0.300 us|   31|   31|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_loop  |       28|       28|        22|          1|          1|     8|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 1, D = 22, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 24 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 2 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 25 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_0"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_1"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_2"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_3"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_4"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_5"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_6"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_7"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_0"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_1"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_2"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_3"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_4"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_5"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_6"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_7"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_Out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_Out"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%V_In_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_0"   --->   Operation 60 'read' 'V_In_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %V_In_0_read"   --->   Operation 61 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%V_In_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_1"   --->   Operation 62 'read' 'V_In_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%empty_6 = bitcast i32 %V_In_1_read"   --->   Operation 63 'bitcast' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%V_In_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_2"   --->   Operation 64 'read' 'V_In_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty_7 = bitcast i32 %V_In_2_read"   --->   Operation 65 'bitcast' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%V_In_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_3"   --->   Operation 66 'read' 'V_In_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%empty_8 = bitcast i32 %V_In_3_read"   --->   Operation 67 'bitcast' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%V_In_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_4"   --->   Operation 68 'read' 'V_In_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%empty_9 = bitcast i32 %V_In_4_read"   --->   Operation 69 'bitcast' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%V_In_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_5"   --->   Operation 70 'read' 'V_In_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%empty_10 = bitcast i32 %V_In_5_read"   --->   Operation 71 'bitcast' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%V_In_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_6"   --->   Operation 72 'read' 'V_In_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%empty_11 = bitcast i32 %V_In_6_read"   --->   Operation 73 'bitcast' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%V_In_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_7"   --->   Operation 74 'read' 'V_In_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%empty_12 = bitcast i32 %V_In_7_read"   --->   Operation 75 'bitcast' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.58ns)   --->   "%br_ln9 = br void %arrayidx228.case.0" [simple_dft.cpp:9]   --->   Operation 76 'br' 'br_ln9' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%i = phi i4 %add_ln9, void %arrayidx228.case.0.split, i4 0, void %.case.0" [simple_dft.cpp:9]   --->   Operation 77 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.73ns)   --->   "%add_ln9 = add i4 %i, i4 1" [simple_dft.cpp:9]   --->   Operation 78 'add' 'add_ln9' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.30ns)   --->   "%icmp_ln9 = icmp_eq  i4 %i, i4 8" [simple_dft.cpp:9]   --->   Operation 79 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 80 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %arrayidx228.case.0.split, void" [simple_dft.cpp:9]   --->   Operation 81 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i4 %i" [simple_dft.cpp:9]   --->   Operation 82 'zext' 'zext_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%M_0_addr = getelementptr i32 %M_0, i64 0, i64 %zext_ln9" [simple_dft.cpp:17]   --->   Operation 83 'getelementptr' 'M_0_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (2.32ns)   --->   "%M_0_load = load i3 %M_0_addr" [simple_dft.cpp:17]   --->   Operation 84 'load' 'M_0_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%M_1_addr = getelementptr i32 %M_1, i64 0, i64 %zext_ln9" [simple_dft.cpp:18]   --->   Operation 85 'getelementptr' 'M_1_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (2.32ns)   --->   "%M_1_load = load i3 %M_1_addr" [simple_dft.cpp:18]   --->   Operation 86 'load' 'M_1_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%M_2_addr = getelementptr i32 %M_2, i64 0, i64 %zext_ln9" [simple_dft.cpp:19]   --->   Operation 87 'getelementptr' 'M_2_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (2.32ns)   --->   "%M_2_load = load i3 %M_2_addr" [simple_dft.cpp:19]   --->   Operation 88 'load' 'M_2_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%M_3_addr = getelementptr i32 %M_3, i64 0, i64 %zext_ln9" [simple_dft.cpp:20]   --->   Operation 89 'getelementptr' 'M_3_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (2.32ns)   --->   "%M_3_load = load i3 %M_3_addr" [simple_dft.cpp:20]   --->   Operation 90 'load' 'M_3_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%M_4_addr = getelementptr i32 %M_4, i64 0, i64 %zext_ln9" [simple_dft.cpp:21]   --->   Operation 91 'getelementptr' 'M_4_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (2.32ns)   --->   "%M_4_load = load i3 %M_4_addr" [simple_dft.cpp:21]   --->   Operation 92 'load' 'M_4_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%M_5_addr = getelementptr i32 %M_5, i64 0, i64 %zext_ln9" [simple_dft.cpp:22]   --->   Operation 93 'getelementptr' 'M_5_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (2.32ns)   --->   "%M_5_load = load i3 %M_5_addr" [simple_dft.cpp:22]   --->   Operation 94 'load' 'M_5_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%M_6_addr = getelementptr i32 %M_6, i64 0, i64 %zext_ln9" [simple_dft.cpp:23]   --->   Operation 95 'getelementptr' 'M_6_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (2.32ns)   --->   "%M_6_load = load i3 %M_6_addr" [simple_dft.cpp:23]   --->   Operation 96 'load' 'M_6_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%M_7_addr = getelementptr i32 %M_7, i64 0, i64 %zext_ln9" [simple_dft.cpp:24]   --->   Operation 97 'getelementptr' 'M_7_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (2.32ns)   --->   "%M_7_load = load i3 %M_7_addr" [simple_dft.cpp:24]   --->   Operation 98 'load' 'M_7_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 99 [1/2] (2.32ns)   --->   "%M_0_load = load i3 %M_0_addr" [simple_dft.cpp:17]   --->   Operation 99 'load' 'M_0_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 100 [1/2] (2.32ns)   --->   "%M_1_load = load i3 %M_1_addr" [simple_dft.cpp:18]   --->   Operation 100 'load' 'M_1_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 101 [1/2] (2.32ns)   --->   "%M_2_load = load i3 %M_2_addr" [simple_dft.cpp:19]   --->   Operation 101 'load' 'M_2_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 102 [1/2] (2.32ns)   --->   "%M_3_load = load i3 %M_3_addr" [simple_dft.cpp:20]   --->   Operation 102 'load' 'M_3_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 103 [1/2] (2.32ns)   --->   "%M_4_load = load i3 %M_4_addr" [simple_dft.cpp:21]   --->   Operation 103 'load' 'M_4_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 104 [1/2] (2.32ns)   --->   "%M_5_load = load i3 %M_5_addr" [simple_dft.cpp:22]   --->   Operation 104 'load' 'M_5_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 105 [1/2] (2.32ns)   --->   "%M_6_load = load i3 %M_6_addr" [simple_dft.cpp:23]   --->   Operation 105 'load' 'M_6_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 106 [1/2] (2.32ns)   --->   "%M_7_load = load i3 %M_7_addr" [simple_dft.cpp:24]   --->   Operation 106 'load' 'M_7_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %M_0_load" [simple_dft.cpp:17]   --->   Operation 107 'bitcast' 'bitcast_ln17' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 108 [4/4] (5.70ns)   --->   "%p0 = fmul i32 %empty, i32 %bitcast_ln17" [simple_dft.cpp:17]   --->   Operation 108 'fmul' 'p0' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %M_1_load" [simple_dft.cpp:18]   --->   Operation 109 'bitcast' 'bitcast_ln18' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 110 [4/4] (5.70ns)   --->   "%p1 = fmul i32 %empty_6, i32 %bitcast_ln18" [simple_dft.cpp:18]   --->   Operation 110 'fmul' 'p1' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %M_2_load" [simple_dft.cpp:19]   --->   Operation 111 'bitcast' 'bitcast_ln19' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 112 [4/4] (5.70ns)   --->   "%p2 = fmul i32 %empty_7, i32 %bitcast_ln19" [simple_dft.cpp:19]   --->   Operation 112 'fmul' 'p2' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i32 %M_3_load" [simple_dft.cpp:20]   --->   Operation 113 'bitcast' 'bitcast_ln20' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 114 [4/4] (5.70ns)   --->   "%p3 = fmul i32 %empty_8, i32 %bitcast_ln20" [simple_dft.cpp:20]   --->   Operation 114 'fmul' 'p3' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %M_4_load" [simple_dft.cpp:21]   --->   Operation 115 'bitcast' 'bitcast_ln21' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 116 [4/4] (5.70ns)   --->   "%p4 = fmul i32 %empty_9, i32 %bitcast_ln21" [simple_dft.cpp:21]   --->   Operation 116 'fmul' 'p4' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i32 %M_5_load" [simple_dft.cpp:22]   --->   Operation 117 'bitcast' 'bitcast_ln22' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 118 [4/4] (5.70ns)   --->   "%p5 = fmul i32 %empty_10, i32 %bitcast_ln22" [simple_dft.cpp:22]   --->   Operation 118 'fmul' 'p5' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i32 %M_6_load" [simple_dft.cpp:23]   --->   Operation 119 'bitcast' 'bitcast_ln23' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 120 [4/4] (5.70ns)   --->   "%p6 = fmul i32 %empty_11, i32 %bitcast_ln23" [simple_dft.cpp:23]   --->   Operation 120 'fmul' 'p6' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i32 %M_7_load" [simple_dft.cpp:24]   --->   Operation 121 'bitcast' 'bitcast_ln24' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 122 [4/4] (5.70ns)   --->   "%p7 = fmul i32 %empty_12, i32 %bitcast_ln24" [simple_dft.cpp:24]   --->   Operation 122 'fmul' 'p7' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 123 [3/4] (5.70ns)   --->   "%p0 = fmul i32 %empty, i32 %bitcast_ln17" [simple_dft.cpp:17]   --->   Operation 123 'fmul' 'p0' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [3/4] (5.70ns)   --->   "%p1 = fmul i32 %empty_6, i32 %bitcast_ln18" [simple_dft.cpp:18]   --->   Operation 124 'fmul' 'p1' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [3/4] (5.70ns)   --->   "%p2 = fmul i32 %empty_7, i32 %bitcast_ln19" [simple_dft.cpp:19]   --->   Operation 125 'fmul' 'p2' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [3/4] (5.70ns)   --->   "%p3 = fmul i32 %empty_8, i32 %bitcast_ln20" [simple_dft.cpp:20]   --->   Operation 126 'fmul' 'p3' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [3/4] (5.70ns)   --->   "%p4 = fmul i32 %empty_9, i32 %bitcast_ln21" [simple_dft.cpp:21]   --->   Operation 127 'fmul' 'p4' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [3/4] (5.70ns)   --->   "%p5 = fmul i32 %empty_10, i32 %bitcast_ln22" [simple_dft.cpp:22]   --->   Operation 128 'fmul' 'p5' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [3/4] (5.70ns)   --->   "%p6 = fmul i32 %empty_11, i32 %bitcast_ln23" [simple_dft.cpp:23]   --->   Operation 129 'fmul' 'p6' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [3/4] (5.70ns)   --->   "%p7 = fmul i32 %empty_12, i32 %bitcast_ln24" [simple_dft.cpp:24]   --->   Operation 130 'fmul' 'p7' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 131 [2/4] (5.70ns)   --->   "%p0 = fmul i32 %empty, i32 %bitcast_ln17" [simple_dft.cpp:17]   --->   Operation 131 'fmul' 'p0' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [2/4] (5.70ns)   --->   "%p1 = fmul i32 %empty_6, i32 %bitcast_ln18" [simple_dft.cpp:18]   --->   Operation 132 'fmul' 'p1' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [2/4] (5.70ns)   --->   "%p2 = fmul i32 %empty_7, i32 %bitcast_ln19" [simple_dft.cpp:19]   --->   Operation 133 'fmul' 'p2' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [2/4] (5.70ns)   --->   "%p3 = fmul i32 %empty_8, i32 %bitcast_ln20" [simple_dft.cpp:20]   --->   Operation 134 'fmul' 'p3' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [2/4] (5.70ns)   --->   "%p4 = fmul i32 %empty_9, i32 %bitcast_ln21" [simple_dft.cpp:21]   --->   Operation 135 'fmul' 'p4' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [2/4] (5.70ns)   --->   "%p5 = fmul i32 %empty_10, i32 %bitcast_ln22" [simple_dft.cpp:22]   --->   Operation 136 'fmul' 'p5' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [2/4] (5.70ns)   --->   "%p6 = fmul i32 %empty_11, i32 %bitcast_ln23" [simple_dft.cpp:23]   --->   Operation 137 'fmul' 'p6' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [2/4] (5.70ns)   --->   "%p7 = fmul i32 %empty_12, i32 %bitcast_ln24" [simple_dft.cpp:24]   --->   Operation 138 'fmul' 'p7' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 139 [1/4] (5.70ns)   --->   "%p0 = fmul i32 %empty, i32 %bitcast_ln17" [simple_dft.cpp:17]   --->   Operation 139 'fmul' 'p0' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/4] (5.70ns)   --->   "%p1 = fmul i32 %empty_6, i32 %bitcast_ln18" [simple_dft.cpp:18]   --->   Operation 140 'fmul' 'p1' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/4] (5.70ns)   --->   "%p2 = fmul i32 %empty_7, i32 %bitcast_ln19" [simple_dft.cpp:19]   --->   Operation 141 'fmul' 'p2' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/4] (5.70ns)   --->   "%p3 = fmul i32 %empty_8, i32 %bitcast_ln20" [simple_dft.cpp:20]   --->   Operation 142 'fmul' 'p3' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/4] (5.70ns)   --->   "%p4 = fmul i32 %empty_9, i32 %bitcast_ln21" [simple_dft.cpp:21]   --->   Operation 143 'fmul' 'p4' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/4] (5.70ns)   --->   "%p5 = fmul i32 %empty_10, i32 %bitcast_ln22" [simple_dft.cpp:22]   --->   Operation 144 'fmul' 'p5' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/4] (5.70ns)   --->   "%p6 = fmul i32 %empty_11, i32 %bitcast_ln23" [simple_dft.cpp:23]   --->   Operation 145 'fmul' 'p6' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/4] (5.70ns)   --->   "%p7 = fmul i32 %empty_12, i32 %bitcast_ln24" [simple_dft.cpp:24]   --->   Operation 146 'fmul' 'p7' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 147 [5/5] (7.25ns)   --->   "%sum0_a = fadd i32 %p0, i32 %p1" [simple_dft.cpp:26]   --->   Operation 147 'fadd' 'sum0_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [5/5] (7.25ns)   --->   "%sum1_a = fadd i32 %p2, i32 %p3" [simple_dft.cpp:27]   --->   Operation 148 'fadd' 'sum1_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [5/5] (7.25ns)   --->   "%sum2_a = fadd i32 %p4, i32 %p5" [simple_dft.cpp:28]   --->   Operation 149 'fadd' 'sum2_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [5/5] (7.25ns)   --->   "%sum3_a = fadd i32 %p6, i32 %p7" [simple_dft.cpp:29]   --->   Operation 150 'fadd' 'sum3_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 151 [4/5] (7.25ns)   --->   "%sum0_a = fadd i32 %p0, i32 %p1" [simple_dft.cpp:26]   --->   Operation 151 'fadd' 'sum0_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [4/5] (7.25ns)   --->   "%sum1_a = fadd i32 %p2, i32 %p3" [simple_dft.cpp:27]   --->   Operation 152 'fadd' 'sum1_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [4/5] (7.25ns)   --->   "%sum2_a = fadd i32 %p4, i32 %p5" [simple_dft.cpp:28]   --->   Operation 153 'fadd' 'sum2_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [4/5] (7.25ns)   --->   "%sum3_a = fadd i32 %p6, i32 %p7" [simple_dft.cpp:29]   --->   Operation 154 'fadd' 'sum3_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 155 [3/5] (7.25ns)   --->   "%sum0_a = fadd i32 %p0, i32 %p1" [simple_dft.cpp:26]   --->   Operation 155 'fadd' 'sum0_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [3/5] (7.25ns)   --->   "%sum1_a = fadd i32 %p2, i32 %p3" [simple_dft.cpp:27]   --->   Operation 156 'fadd' 'sum1_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [3/5] (7.25ns)   --->   "%sum2_a = fadd i32 %p4, i32 %p5" [simple_dft.cpp:28]   --->   Operation 157 'fadd' 'sum2_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [3/5] (7.25ns)   --->   "%sum3_a = fadd i32 %p6, i32 %p7" [simple_dft.cpp:29]   --->   Operation 158 'fadd' 'sum3_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 159 [2/5] (7.25ns)   --->   "%sum0_a = fadd i32 %p0, i32 %p1" [simple_dft.cpp:26]   --->   Operation 159 'fadd' 'sum0_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [2/5] (7.25ns)   --->   "%sum1_a = fadd i32 %p2, i32 %p3" [simple_dft.cpp:27]   --->   Operation 160 'fadd' 'sum1_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [2/5] (7.25ns)   --->   "%sum2_a = fadd i32 %p4, i32 %p5" [simple_dft.cpp:28]   --->   Operation 161 'fadd' 'sum2_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [2/5] (7.25ns)   --->   "%sum3_a = fadd i32 %p6, i32 %p7" [simple_dft.cpp:29]   --->   Operation 162 'fadd' 'sum3_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 163 [1/5] (7.25ns)   --->   "%sum0_a = fadd i32 %p0, i32 %p1" [simple_dft.cpp:26]   --->   Operation 163 'fadd' 'sum0_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/5] (7.25ns)   --->   "%sum1_a = fadd i32 %p2, i32 %p3" [simple_dft.cpp:27]   --->   Operation 164 'fadd' 'sum1_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [1/5] (7.25ns)   --->   "%sum2_a = fadd i32 %p4, i32 %p5" [simple_dft.cpp:28]   --->   Operation 165 'fadd' 'sum2_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/5] (7.25ns)   --->   "%sum3_a = fadd i32 %p6, i32 %p7" [simple_dft.cpp:29]   --->   Operation 166 'fadd' 'sum3_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 167 [5/5] (7.25ns)   --->   "%sum0_b = fadd i32 %sum0_a, i32 %sum1_a" [simple_dft.cpp:31]   --->   Operation 167 'fadd' 'sum0_b' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 168 [5/5] (7.25ns)   --->   "%sum1_b = fadd i32 %sum2_a, i32 %sum3_a" [simple_dft.cpp:32]   --->   Operation 168 'fadd' 'sum1_b' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 169 [4/5] (7.25ns)   --->   "%sum0_b = fadd i32 %sum0_a, i32 %sum1_a" [simple_dft.cpp:31]   --->   Operation 169 'fadd' 'sum0_b' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 170 [4/5] (7.25ns)   --->   "%sum1_b = fadd i32 %sum2_a, i32 %sum3_a" [simple_dft.cpp:32]   --->   Operation 170 'fadd' 'sum1_b' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 171 [3/5] (7.25ns)   --->   "%sum0_b = fadd i32 %sum0_a, i32 %sum1_a" [simple_dft.cpp:31]   --->   Operation 171 'fadd' 'sum0_b' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [3/5] (7.25ns)   --->   "%sum1_b = fadd i32 %sum2_a, i32 %sum3_a" [simple_dft.cpp:32]   --->   Operation 172 'fadd' 'sum1_b' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 173 [2/5] (7.25ns)   --->   "%sum0_b = fadd i32 %sum0_a, i32 %sum1_a" [simple_dft.cpp:31]   --->   Operation 173 'fadd' 'sum0_b' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 174 [2/5] (7.25ns)   --->   "%sum1_b = fadd i32 %sum2_a, i32 %sum3_a" [simple_dft.cpp:32]   --->   Operation 174 'fadd' 'sum1_b' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 175 [1/5] (7.25ns)   --->   "%sum0_b = fadd i32 %sum0_a, i32 %sum1_a" [simple_dft.cpp:31]   --->   Operation 175 'fadd' 'sum0_b' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 176 [1/5] (7.25ns)   --->   "%sum1_b = fadd i32 %sum2_a, i32 %sum3_a" [simple_dft.cpp:32]   --->   Operation 176 'fadd' 'sum1_b' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 177 [5/5] (7.25ns)   --->   "%add = fadd i32 %sum0_b, i32 %sum1_b" [simple_dft.cpp:34]   --->   Operation 177 'fadd' 'add' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 178 [4/5] (7.25ns)   --->   "%add = fadd i32 %sum0_b, i32 %sum1_b" [simple_dft.cpp:34]   --->   Operation 178 'fadd' 'add' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 179 [3/5] (7.25ns)   --->   "%add = fadd i32 %sum0_b, i32 %sum1_b" [simple_dft.cpp:34]   --->   Operation 179 'fadd' 'add' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 180 [2/5] (7.25ns)   --->   "%add = fadd i32 %sum0_b, i32 %sum1_b" [simple_dft.cpp:34]   --->   Operation 180 'fadd' 'add' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 181 [1/5] (7.25ns)   --->   "%add = fadd i32 %sum0_b, i32 %sum1_b" [simple_dft.cpp:34]   --->   Operation 181 'fadd' 'add' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 182 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [simple_dft.cpp:11]   --->   Operation 182 'specpipeline' 'specpipeline_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [simple_dft.cpp:11]   --->   Operation 183 'specloopname' 'specloopname_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast i32 %add" [simple_dft.cpp:34]   --->   Operation 184 'bitcast' 'bitcast_ln34' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%V_Out_addr = getelementptr i32 %V_Out, i64 0, i64 %zext_ln9" [simple_dft.cpp:34]   --->   Operation 185 'getelementptr' 'V_Out_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (2.32ns)   --->   "%store_ln34 = store i32 %bitcast_ln34, i3 %V_Out_addr" [simple_dft.cpp:34]   --->   Operation 186 'store' 'store_ln34' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx228.case.0"   --->   Operation 187 'br' 'br_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 24 <SV = 2> <Delay = 0.00>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%ret_ln38 = ret" [simple_dft.cpp:38]   --->   Operation 188 'ret' 'ret_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ M_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ V_In_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_Out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
V_In_0_read       (read             ) [ 0000000000000000000000000]
empty             (bitcast          ) [ 0011111111111111111111110]
V_In_1_read       (read             ) [ 0000000000000000000000000]
empty_6           (bitcast          ) [ 0011111111111111111111110]
V_In_2_read       (read             ) [ 0000000000000000000000000]
empty_7           (bitcast          ) [ 0011111111111111111111110]
V_In_3_read       (read             ) [ 0000000000000000000000000]
empty_8           (bitcast          ) [ 0011111111111111111111110]
V_In_4_read       (read             ) [ 0000000000000000000000000]
empty_9           (bitcast          ) [ 0011111111111111111111110]
V_In_5_read       (read             ) [ 0000000000000000000000000]
empty_10          (bitcast          ) [ 0011111111111111111111110]
V_In_6_read       (read             ) [ 0000000000000000000000000]
empty_11          (bitcast          ) [ 0011111111111111111111110]
V_In_7_read       (read             ) [ 0000000000000000000000000]
empty_12          (bitcast          ) [ 0011111111111111111111110]
br_ln9            (br               ) [ 0111111111111111111111110]
i                 (phi              ) [ 0010000000000000000000000]
add_ln9           (add              ) [ 0111111111111111111111110]
icmp_ln9          (icmp             ) [ 0011111111111111111111110]
empty_13          (speclooptripcount) [ 0000000000000000000000000]
br_ln9            (br               ) [ 0000000000000000000000000]
zext_ln9          (zext             ) [ 0011111111111111111111110]
M_0_addr          (getelementptr    ) [ 0011000000000000000000000]
M_1_addr          (getelementptr    ) [ 0011000000000000000000000]
M_2_addr          (getelementptr    ) [ 0011000000000000000000000]
M_3_addr          (getelementptr    ) [ 0011000000000000000000000]
M_4_addr          (getelementptr    ) [ 0011000000000000000000000]
M_5_addr          (getelementptr    ) [ 0011000000000000000000000]
M_6_addr          (getelementptr    ) [ 0011000000000000000000000]
M_7_addr          (getelementptr    ) [ 0011000000000000000000000]
M_0_load          (load             ) [ 0010100000000000000000000]
M_1_load          (load             ) [ 0010100000000000000000000]
M_2_load          (load             ) [ 0010100000000000000000000]
M_3_load          (load             ) [ 0010100000000000000000000]
M_4_load          (load             ) [ 0010100000000000000000000]
M_5_load          (load             ) [ 0010100000000000000000000]
M_6_load          (load             ) [ 0010100000000000000000000]
M_7_load          (load             ) [ 0010100000000000000000000]
bitcast_ln17      (bitcast          ) [ 0010011100000000000000000]
bitcast_ln18      (bitcast          ) [ 0010011100000000000000000]
bitcast_ln19      (bitcast          ) [ 0010011100000000000000000]
bitcast_ln20      (bitcast          ) [ 0010011100000000000000000]
bitcast_ln21      (bitcast          ) [ 0010011100000000000000000]
bitcast_ln22      (bitcast          ) [ 0010011100000000000000000]
bitcast_ln23      (bitcast          ) [ 0010011100000000000000000]
bitcast_ln24      (bitcast          ) [ 0010011100000000000000000]
p0                (fmul             ) [ 0010000011111000000000000]
p1                (fmul             ) [ 0010000011111000000000000]
p2                (fmul             ) [ 0010000011111000000000000]
p3                (fmul             ) [ 0010000011111000000000000]
p4                (fmul             ) [ 0010000011111000000000000]
p5                (fmul             ) [ 0010000011111000000000000]
p6                (fmul             ) [ 0010000011111000000000000]
p7                (fmul             ) [ 0010000011111000000000000]
sum0_a            (fadd             ) [ 0010000000000111110000000]
sum1_a            (fadd             ) [ 0010000000000111110000000]
sum2_a            (fadd             ) [ 0010000000000111110000000]
sum3_a            (fadd             ) [ 0010000000000111110000000]
sum0_b            (fadd             ) [ 0010000000000000001111100]
sum1_b            (fadd             ) [ 0010000000000000001111100]
add               (fadd             ) [ 0010000000000000000000010]
specpipeline_ln11 (specpipeline     ) [ 0000000000000000000000000]
specloopname_ln11 (specloopname     ) [ 0000000000000000000000000]
bitcast_ln34      (bitcast          ) [ 0000000000000000000000000]
V_Out_addr        (getelementptr    ) [ 0000000000000000000000000]
store_ln34        (store            ) [ 0000000000000000000000000]
br_ln0            (br               ) [ 0111111111111111111111110]
ret_ln38          (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="M_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="M_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="M_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="M_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="M_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="M_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="M_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="V_In_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="V_In_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="V_In_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="V_In_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="V_In_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="V_In_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="V_In_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="V_In_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="V_Out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_Out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="V_In_0_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_0_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="V_In_1_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_1_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="V_In_2_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_2_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="V_In_3_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_3_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="V_In_4_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_4_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="V_In_5_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_5_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="V_In_6_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_6_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="V_In_7_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_7_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="M_0_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_0_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_0_load/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="M_1_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_1_addr/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_1_load/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="M_2_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_2_addr/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_2_load/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="M_3_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="4" slack="0"/>
<pin id="165" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_3_addr/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_3_load/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="M_4_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="4" slack="0"/>
<pin id="178" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_4_addr/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_4_load/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="M_5_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="4" slack="0"/>
<pin id="191" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_5_addr/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_5_load/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="M_6_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="4" slack="0"/>
<pin id="204" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_6_addr/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_6_load/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="M_7_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="4" slack="0"/>
<pin id="217" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_7_addr/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_7_load/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="V_Out_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="4" slack="21"/>
<pin id="230" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_Out_addr/23 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln34_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/23 "/>
</bind>
</comp>

<comp id="239" class="1005" name="i_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="1"/>
<pin id="241" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="i_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="1" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="0" index="1" bw="32" slack="1"/>
<pin id="253" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum0_a/8 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="0" index="1" bw="32" slack="1"/>
<pin id="257" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum1_a/8 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="0" index="1" bw="32" slack="1"/>
<pin id="261" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum2_a/8 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="0" index="1" bw="32" slack="1"/>
<pin id="265" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum3_a/8 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="0" index="1" bw="32" slack="1"/>
<pin id="269" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum0_b/13 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="0" index="1" bw="32" slack="1"/>
<pin id="273" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum1_b/13 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="0" index="1" bw="32" slack="1"/>
<pin id="277" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/18 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="3"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="p0/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="3"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="p1/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="3"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="p2/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="3"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="p3/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="3"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="p4/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="3"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="p5/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="3"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="p6/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="3"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="p7/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="empty_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="empty_6_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_6/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="empty_7_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_7/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="empty_8_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_8/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="empty_9_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_9/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="empty_10_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_10/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="empty_11_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_11/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="empty_12_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_12/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln9_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln9_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="0" index="1" bw="4" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln9_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="bitcast_ln17_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="bitcast_ln18_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln18/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="bitcast_ln19_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="bitcast_ln20_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="bitcast_ln21_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="bitcast_ln22_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="bitcast_ln23_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="bitcast_ln24_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="bitcast_ln34_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/23 "/>
</bind>
</comp>

<comp id="402" class="1005" name="empty_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="3"/>
<pin id="404" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="407" class="1005" name="empty_6_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="3"/>
<pin id="409" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="empty_6 "/>
</bind>
</comp>

<comp id="412" class="1005" name="empty_7_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="3"/>
<pin id="414" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="empty_7 "/>
</bind>
</comp>

<comp id="417" class="1005" name="empty_8_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="3"/>
<pin id="419" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="empty_8 "/>
</bind>
</comp>

<comp id="422" class="1005" name="empty_9_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="3"/>
<pin id="424" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="empty_9 "/>
</bind>
</comp>

<comp id="427" class="1005" name="empty_10_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="3"/>
<pin id="429" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="empty_10 "/>
</bind>
</comp>

<comp id="432" class="1005" name="empty_11_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="3"/>
<pin id="434" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="empty_11 "/>
</bind>
</comp>

<comp id="437" class="1005" name="empty_12_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="3"/>
<pin id="439" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="empty_12 "/>
</bind>
</comp>

<comp id="442" class="1005" name="add_ln9_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="0"/>
<pin id="444" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="447" class="1005" name="icmp_ln9_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="451" class="1005" name="zext_ln9_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="64" slack="21"/>
<pin id="453" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opset="zext_ln9 "/>
</bind>
</comp>

<comp id="456" class="1005" name="M_0_addr_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="3" slack="1"/>
<pin id="458" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_0_addr "/>
</bind>
</comp>

<comp id="461" class="1005" name="M_1_addr_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="3" slack="1"/>
<pin id="463" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_1_addr "/>
</bind>
</comp>

<comp id="466" class="1005" name="M_2_addr_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="3" slack="1"/>
<pin id="468" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_2_addr "/>
</bind>
</comp>

<comp id="471" class="1005" name="M_3_addr_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="1"/>
<pin id="473" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_3_addr "/>
</bind>
</comp>

<comp id="476" class="1005" name="M_4_addr_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="3" slack="1"/>
<pin id="478" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_4_addr "/>
</bind>
</comp>

<comp id="481" class="1005" name="M_5_addr_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="3" slack="1"/>
<pin id="483" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_5_addr "/>
</bind>
</comp>

<comp id="486" class="1005" name="M_6_addr_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="3" slack="1"/>
<pin id="488" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_6_addr "/>
</bind>
</comp>

<comp id="491" class="1005" name="M_7_addr_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="3" slack="1"/>
<pin id="493" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_7_addr "/>
</bind>
</comp>

<comp id="496" class="1005" name="M_0_load_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_0_load "/>
</bind>
</comp>

<comp id="501" class="1005" name="M_1_load_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_1_load "/>
</bind>
</comp>

<comp id="506" class="1005" name="M_2_load_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_2_load "/>
</bind>
</comp>

<comp id="511" class="1005" name="M_3_load_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_3_load "/>
</bind>
</comp>

<comp id="516" class="1005" name="M_4_load_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_4_load "/>
</bind>
</comp>

<comp id="521" class="1005" name="M_5_load_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_5_load "/>
</bind>
</comp>

<comp id="526" class="1005" name="M_6_load_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_6_load "/>
</bind>
</comp>

<comp id="531" class="1005" name="M_7_load_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_7_load "/>
</bind>
</comp>

<comp id="536" class="1005" name="bitcast_ln17_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln17 "/>
</bind>
</comp>

<comp id="541" class="1005" name="bitcast_ln18_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln18 "/>
</bind>
</comp>

<comp id="546" class="1005" name="bitcast_ln19_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19 "/>
</bind>
</comp>

<comp id="551" class="1005" name="bitcast_ln20_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln20 "/>
</bind>
</comp>

<comp id="556" class="1005" name="bitcast_ln21_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="1"/>
<pin id="558" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln21 "/>
</bind>
</comp>

<comp id="561" class="1005" name="bitcast_ln22_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln22 "/>
</bind>
</comp>

<comp id="566" class="1005" name="bitcast_ln23_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23 "/>
</bind>
</comp>

<comp id="571" class="1005" name="bitcast_ln24_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln24 "/>
</bind>
</comp>

<comp id="576" class="1005" name="p0_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p0 "/>
</bind>
</comp>

<comp id="581" class="1005" name="p1_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p1 "/>
</bind>
</comp>

<comp id="586" class="1005" name="p2_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p2 "/>
</bind>
</comp>

<comp id="591" class="1005" name="p3_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p3 "/>
</bind>
</comp>

<comp id="596" class="1005" name="p4_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p4 "/>
</bind>
</comp>

<comp id="601" class="1005" name="p5_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="1"/>
<pin id="603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p5 "/>
</bind>
</comp>

<comp id="606" class="1005" name="p6_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p6 "/>
</bind>
</comp>

<comp id="611" class="1005" name="p7_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="1"/>
<pin id="613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p7 "/>
</bind>
</comp>

<comp id="616" class="1005" name="sum0_a_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum0_a "/>
</bind>
</comp>

<comp id="621" class="1005" name="sum1_a_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum1_a "/>
</bind>
</comp>

<comp id="626" class="1005" name="sum2_a_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum2_a "/>
</bind>
</comp>

<comp id="631" class="1005" name="sum3_a_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="1"/>
<pin id="633" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum3_a "/>
</bind>
</comp>

<comp id="636" class="1005" name="sum0_b_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum0_b "/>
</bind>
</comp>

<comp id="641" class="1005" name="sum1_b_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="1"/>
<pin id="643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum1_b "/>
</bind>
</comp>

<comp id="646" class="1005" name="add_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="52" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="52" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="52" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="52" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="52" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="52" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="52" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="52" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="64" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="64" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="64" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="64" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="64" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="64" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="64" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="200" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="64" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="213" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="64" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="226" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="54" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="313"><net_src comp="74" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="80" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="86" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="92" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="98" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="104" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="110" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="116" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="243" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="56" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="243" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="58" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="243" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="360"><net_src comp="354" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="361"><net_src comp="354" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="363"><net_src comp="354" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="365"><net_src comp="354" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="369"><net_src comp="366" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="373"><net_src comp="370" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="377"><net_src comp="374" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="381"><net_src comp="378" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="385"><net_src comp="382" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="389"><net_src comp="386" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="393"><net_src comp="390" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="397"><net_src comp="394" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="401"><net_src comp="398" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="405"><net_src comp="310" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="410"><net_src comp="314" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="415"><net_src comp="318" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="420"><net_src comp="322" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="425"><net_src comp="326" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="430"><net_src comp="330" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="435"><net_src comp="334" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="440"><net_src comp="338" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="445"><net_src comp="342" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="450"><net_src comp="348" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="354" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="459"><net_src comp="122" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="464"><net_src comp="135" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="469"><net_src comp="148" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="474"><net_src comp="161" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="479"><net_src comp="174" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="484"><net_src comp="187" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="489"><net_src comp="200" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="494"><net_src comp="213" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="499"><net_src comp="129" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="504"><net_src comp="142" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="509"><net_src comp="155" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="514"><net_src comp="168" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="519"><net_src comp="181" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="524"><net_src comp="194" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="529"><net_src comp="207" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="534"><net_src comp="220" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="539"><net_src comp="366" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="544"><net_src comp="370" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="549"><net_src comp="374" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="554"><net_src comp="378" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="559"><net_src comp="382" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="564"><net_src comp="386" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="569"><net_src comp="390" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="574"><net_src comp="394" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="579"><net_src comp="278" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="584"><net_src comp="282" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="589"><net_src comp="286" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="594"><net_src comp="290" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="599"><net_src comp="294" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="604"><net_src comp="298" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="609"><net_src comp="302" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="614"><net_src comp="306" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="619"><net_src comp="250" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="624"><net_src comp="254" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="629"><net_src comp="258" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="634"><net_src comp="262" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="639"><net_src comp="266" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="644"><net_src comp="270" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="649"><net_src comp="274" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="398" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: V_Out | {23 }
 - Input state : 
	Port: matrix_vector : M_0 | {2 3 }
	Port: matrix_vector : M_1 | {2 3 }
	Port: matrix_vector : M_2 | {2 3 }
	Port: matrix_vector : M_3 | {2 3 }
	Port: matrix_vector : M_4 | {2 3 }
	Port: matrix_vector : M_5 | {2 3 }
	Port: matrix_vector : M_6 | {2 3 }
	Port: matrix_vector : M_7 | {2 3 }
	Port: matrix_vector : V_In_0 | {1 }
	Port: matrix_vector : V_In_1 | {1 }
	Port: matrix_vector : V_In_2 | {1 }
	Port: matrix_vector : V_In_3 | {1 }
	Port: matrix_vector : V_In_4 | {1 }
	Port: matrix_vector : V_In_5 | {1 }
	Port: matrix_vector : V_In_6 | {1 }
	Port: matrix_vector : V_In_7 | {1 }
  - Chain level:
	State 1
	State 2
		add_ln9 : 1
		icmp_ln9 : 1
		br_ln9 : 2
		zext_ln9 : 1
		M_0_addr : 2
		M_0_load : 3
		M_1_addr : 2
		M_1_load : 3
		M_2_addr : 2
		M_2_load : 3
		M_3_addr : 2
		M_3_load : 3
		M_4_addr : 2
		M_4_load : 3
		M_5_addr : 2
		M_5_load : 3
		M_6_addr : 2
		M_6_load : 3
		M_7_addr : 2
		M_7_load : 3
	State 3
	State 4
		p0 : 1
		p1 : 1
		p2 : 1
		p3 : 1
		p4 : 1
		p5 : 1
		p6 : 1
		p7 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		store_ln34 : 1
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_250       |    2    |   205   |   390   |
|          |        grp_fu_254       |    2    |   205   |   390   |
|          |        grp_fu_258       |    2    |   205   |   390   |
|   fadd   |        grp_fu_262       |    2    |   205   |   390   |
|          |        grp_fu_266       |    2    |   205   |   390   |
|          |        grp_fu_270       |    2    |   205   |   390   |
|          |        grp_fu_274       |    2    |   205   |   390   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_278       |    3    |   143   |   321   |
|          |        grp_fu_282       |    3    |   143   |   321   |
|          |        grp_fu_286       |    3    |   143   |   321   |
|   fmul   |        grp_fu_290       |    3    |   143   |   321   |
|          |        grp_fu_294       |    3    |   143   |   321   |
|          |        grp_fu_298       |    3    |   143   |   321   |
|          |        grp_fu_302       |    3    |   143   |   321   |
|          |        grp_fu_306       |    3    |   143   |   321   |
|----------|-------------------------|---------|---------|---------|
|    add   |      add_ln9_fu_342     |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln9_fu_348     |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|
|          |  V_In_0_read_read_fu_74 |    0    |    0    |    0    |
|          |  V_In_1_read_read_fu_80 |    0    |    0    |    0    |
|          |  V_In_2_read_read_fu_86 |    0    |    0    |    0    |
|   read   |  V_In_3_read_read_fu_92 |    0    |    0    |    0    |
|          |  V_In_4_read_read_fu_98 |    0    |    0    |    0    |
|          | V_In_5_read_read_fu_104 |    0    |    0    |    0    |
|          | V_In_6_read_read_fu_110 |    0    |    0    |    0    |
|          | V_In_7_read_read_fu_116 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |     zext_ln9_fu_354     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    38   |   2579  |   5320  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  M_0_addr_reg_456  |    3   |
|  M_0_load_reg_496  |   32   |
|  M_1_addr_reg_461  |    3   |
|  M_1_load_reg_501  |   32   |
|  M_2_addr_reg_466  |    3   |
|  M_2_load_reg_506  |   32   |
|  M_3_addr_reg_471  |    3   |
|  M_3_load_reg_511  |   32   |
|  M_4_addr_reg_476  |    3   |
|  M_4_load_reg_516  |   32   |
|  M_5_addr_reg_481  |    3   |
|  M_5_load_reg_521  |   32   |
|  M_6_addr_reg_486  |    3   |
|  M_6_load_reg_526  |   32   |
|  M_7_addr_reg_491  |    3   |
|  M_7_load_reg_531  |   32   |
|   add_ln9_reg_442  |    4   |
|     add_reg_646    |   32   |
|bitcast_ln17_reg_536|   32   |
|bitcast_ln18_reg_541|   32   |
|bitcast_ln19_reg_546|   32   |
|bitcast_ln20_reg_551|   32   |
|bitcast_ln21_reg_556|   32   |
|bitcast_ln22_reg_561|   32   |
|bitcast_ln23_reg_566|   32   |
|bitcast_ln24_reg_571|   32   |
|  empty_10_reg_427  |   32   |
|  empty_11_reg_432  |   32   |
|  empty_12_reg_437  |   32   |
|   empty_6_reg_407  |   32   |
|   empty_7_reg_412  |   32   |
|   empty_8_reg_417  |   32   |
|   empty_9_reg_422  |   32   |
|    empty_reg_402   |   32   |
|      i_reg_239     |    4   |
|  icmp_ln9_reg_447  |    1   |
|     p0_reg_576     |   32   |
|     p1_reg_581     |   32   |
|     p2_reg_586     |   32   |
|     p3_reg_591     |   32   |
|     p4_reg_596     |   32   |
|     p5_reg_601     |   32   |
|     p6_reg_606     |   32   |
|     p7_reg_611     |   32   |
|   sum0_a_reg_616   |   32   |
|   sum0_b_reg_636   |   32   |
|   sum1_a_reg_621   |   32   |
|   sum1_b_reg_641   |   32   |
|   sum2_a_reg_626   |   32   |
|   sum3_a_reg_631   |   32   |
|  zext_ln9_reg_451  |   64   |
+--------------------+--------+
|        Total       |  1345  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_129 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_142 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_155 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_168 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_181 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_194 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_207 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_220 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_278    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_282    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_286    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_290    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_294    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_298    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_302    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_306    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   560  ||  25.408 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   38   |    -   |  2579  |  5320  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   25   |    -   |   144  |
|  Register |    -   |    -   |  1345  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   38   |   25   |  3924  |  5464  |
+-----------+--------+--------+--------+--------+
