cocci_test_suite() {
	struct clk_mgr **cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 957 */;
	const struct clk_mgr_mask *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 868 */;
	const struct clk_mgr_shift *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 867 */;
	const struct clk_mgr_registers *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 866 */;
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 865 */;
	struct clk_mgr *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 864 */;
	struct dm_pp_static_clock_info cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 815 */;
	const struct clk_mgr_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 797 */;
	struct dm_pp_clock_for_voltage_req cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 754 */;
	struct dm_pp_power_level_change_request cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 727 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 724 */;
	struct dc_state *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 723 */;
	const struct dc_crtc_timing *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 656 */;
	const struct state_dependent_clocks cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 63 */[];
	const struct dc *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 569 */;
	struct dc_stream_state *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 550 */;
	uint8_t cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 546 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 544 */;
	const struct pipe_ctx *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 504 */;
	struct dm_pp_single_disp_config *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 502 */;
	const struct dc_stream_state *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 501 */;
	struct dm_pp_display_configuration *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 493 */;
	const struct dc_state *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 492 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 491 */;
	struct spread_spectrum_info cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 468 */;
	enum bp_result cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 467 */;
	enum dm_pp_clocks_state cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 363 */;
	struct dce_clk_mgr cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 36 */;
	struct dc_firmware_info cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 346 */;
	struct integrated_info cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 345 */;
	struct dc_debug_options *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 343 */;
	struct dmcu *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 294 */;
	struct dc *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 293 */;
	struct dc_bios *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 292 */;
	struct bp_set_dce_clock_parameters cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 291 */;
	struct bp_pixel_clock_parameters cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 251 */;
	struct pipe_ctx *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 190 */;
	struct fixed31_32 cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 136 */;
	struct dce_clk_mgr *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 133 */;
	int cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_clk_mgr.c 133 */;
}
