Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto c08df01c9bff4a7cb671b2fac4c637e1 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_testbench_behav xil_defaultlib.mips_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/hany/ECE425/Lab08/sequential_examples/mips_fsm.sv" Line 14. Module mips_fsm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hany/ECE425/Lab08/sequential_examples/mips_fsm.sv" Line 14. Module mips_fsm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mips_fsm
Compiling module xil_defaultlib.mips_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_testbench_behav
