# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Vivado_Test01.gen/sources_1/ip/floating_point_0/sim/floating_point_0.v" \

sv xil_defaultlib  \
"../../../../../verilog_output/fp_add_test_standalone.sv" \
"../../../../../FpAddTestBench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
