<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: fam19h_zen3.hh Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="../../dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="../../dir_fe2167e8fa6e01833137d728e053d17a.html">amd64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">fam19h_zen3.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="keyword">namespace </span>optkit::amd64::fam19h_zen3{</div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;    <span class="keyword">enum</span> fam19h_zen3 : uint64_t {</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;        RETIRED_SSE_AVX_FLOPS = 0x3, <span class="comment">// This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15 and therefore requires the MergeEvent</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;        RETIRED_SSE_AVX_FLOPS__MASK__AMD64_FAM19H_ZEN3_RETIRED_SSE_AVX_FLOPS__ADD_SUB_FLOPS = 0x1, <span class="comment">// Addition/subtraction FLOPS</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        RETIRED_SSE_AVX_FLOPS__MASK__AMD64_FAM19H_ZEN3_RETIRED_SSE_AVX_FLOPS__MULT_FLOPS = 0x2, <span class="comment">// Multiplication FLOPS</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        RETIRED_SSE_AVX_FLOPS__MASK__AMD64_FAM19H_ZEN3_RETIRED_SSE_AVX_FLOPS__DIV_FLOPS = 0x4, <span class="comment">// Division/Square-root FLOPS</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        RETIRED_SSE_AVX_FLOPS__MASK__AMD64_FAM19H_ZEN3_RETIRED_SSE_AVX_FLOPS__MAC_FLOPS = 0x8, <span class="comment">// Multiply-Accumulate flops. Each MAC operation is counted as 2 FLOPS</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        RETIRED_SSE_AVX_FLOPS__MASK__AMD64_FAM19H_ZEN3_RETIRED_SSE_AVX_FLOPS__ANY = 0xf, <span class="comment">// Double precision add/subtract flops</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        RETIRED_SERIALIZING_OPS = 0x5, <span class="comment">// The number of serializing Ops retired</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        RETIRED_SERIALIZING_OPS__MASK__AMD64_FAM19H_ZEN3_RETIRED_SERIALIZING_OPS__X87_CTRL_RET = 0x1, <span class="comment">// x87 control word mispredict traps due to mispredction in RC or PC</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        RETIRED_SERIALIZING_OPS__MASK__AMD64_FAM19H_ZEN3_RETIRED_SERIALIZING_OPS__X87_BOT_RET = 0x2, <span class="comment">// x87 bottom-executing ops retired</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        RETIRED_SERIALIZING_OPS__MASK__AMD64_FAM19H_ZEN3_RETIRED_SERIALIZING_OPS__SSE_CTRL_RET = 0x4, <span class="comment">// SSE/AVX control word mispredict traps</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        RETIRED_SERIALIZING_OPS__MASK__AMD64_FAM19H_ZEN3_RETIRED_SERIALIZING_OPS__SSE_BOT_RET = 0x8, <span class="comment">// SSE/AVX bottom-executing ops retired</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        FP_DISPATCH_FAULTS = 0xe, <span class="comment">// Floating-point dispatch faults</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        FP_DISPATCH_FAULTS__MASK__AMD64_FAM19H_ZEN3_FP_DISPATCH_FAULTS__X87_FILL_FAULT = 0x1, <span class="comment">// x87 fill faults</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        FP_DISPATCH_FAULTS__MASK__AMD64_FAM19H_ZEN3_FP_DISPATCH_FAULTS__XMM_FILL_FAULT = 0x2, <span class="comment">// XMM fill faults</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        FP_DISPATCH_FAULTS__MASK__AMD64_FAM19H_ZEN3_FP_DISPATCH_FAULTS__YMM_FILL_FAULT = 0x4, <span class="comment">// YMM fill faults</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        FP_DISPATCH_FAULTS__MASK__AMD64_FAM19H_ZEN3_FP_DISPATCH_FAULTS__YMM_SPILL_FAULT = 0x8, <span class="comment">// YMM spill faults</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        FP_DISPATCH_FAULTS__MASK__AMD64_FAM19H_ZEN3_FP_DISPATCH_FAULTS__ANY = 0xf, <span class="comment">// Any FP dispatch faults</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        BAD_STATUS_2 = 0x24, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        BAD_STATUS_2__MASK__AMD64_FAM19H_ZEN3_BAD_STATUS_2__STLI_OTHER = 0x2, <span class="comment">// Store-to-load conflicts. A load was unable to complete due to a non-forwardable conflict with an older store</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        RETIRED_LOCK_INSTRUCTIONS = 0x25, <span class="comment">// Counts the number of retired locked instructions</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        RETIRED_LOCK_INSTRUCTIONS__MASK__AMD64_FAM19H_ZEN3_RETIRED_LOCK_INSTRUCTIONS__BUS_LOCK = 0x1, <span class="comment">// Number of bus locks</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        RETIRED_CLFLUSH_INSTRUCTIONS = 0x26, <span class="comment">// Counts the number of retired non-speculative clflush instructions</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        RETIRED_CPUID_INSTRUCTIONS = 0x27, <span class="comment">// Counts the number of retired cpuid instructions</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        LS_DISPATCH = 0x29, <span class="comment">// Counts the number of operations dispatched to the LS unit. Unit Masks ADDed</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        LS_DISPATCH__MASK__AMD64_FAM19H_ZEN3_LS_DISPATCH__LD_ST_DISPATCH = 0x4, <span class="comment">// Dispatched op that performs a load from and store to the same memory address</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        LS_DISPATCH__MASK__AMD64_FAM19H_ZEN3_LS_DISPATCH__STORE_DISPATCH = 0x2, <span class="comment">// Store ops dispatched</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        LS_DISPATCH__MASK__AMD64_FAM19H_ZEN3_LS_DISPATCH__LD_DISPATCH = 0x1, <span class="comment">// Load ops dispatched</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        SMI_RECEIVED = 0x2b, <span class="comment">// Counts the number system management interrupts (SMI) received</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        INTERRUPT_TAKEN = 0x2c, <span class="comment">// Counts the number of interrupts taken</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        STORE_TO_LOAD_FORWARD = 0x35, <span class="comment">// Number of STore to Load Forward hits</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        STORE_COMMIT_CANCELS_2 = 0x37, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        STORE_COMMIT_CANCELS_2__MASK__AMD64_FAM19H_ZEN3_STORE_COMMIT_CANCELS_2__WCB_FULL = 0x1, <span class="comment">// Non cacheable store and the non-cacheable commit buffer is full</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        MAB_ALLOCATION_BY_TYPE = 0x41, <span class="comment">// Counts when a LS pipe allocates a MAB entry</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        MAB_ALLOCATION_BY_TYPE__MASK__AMD64_FAM19H_ZEN3_MAB_ALLOCATION_BY_TYPE__LS = 0x3f, <span class="comment">// Load store allocations</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        MAB_ALLOCATION_BY_TYPE__MASK__AMD64_FAM19H_ZEN3_MAB_ALLOCATION_BY_TYPE__HW_PF = 0x40, <span class="comment">// Hardware prefetcher allocations</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        MAB_ALLOCATION_BY_TYPE__MASK__AMD64_FAM19H_ZEN3_MAB_ALLOCATION_BY_TYPE__ALL = 0x7f, <span class="comment">// All allocations</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        DEMAND_DATA_CACHE_FILLS_FROM_SYSTEM = 0x43, <span class="comment">// Demand Data Cache fills by data source</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        DEMAND_DATA_CACHE_FILLS_FROM_SYSTEM__MASK__AMD64_FAM19H_ZEN3_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__LCL_L2 = 0x1, <span class="comment">// Fill from local L2 to the core</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        DEMAND_DATA_CACHE_FILLS_FROM_SYSTEM__MASK__AMD64_FAM19H_ZEN3_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__INT_CACHE = 0x2, <span class="comment">// Fill from L3 or different L2 in same CCX</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        DEMAND_DATA_CACHE_FILLS_FROM_SYSTEM__MASK__AMD64_FAM19H_ZEN3_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__EXT_CACHE_LCL = 0x4, <span class="comment">// Fill from cache of different CCX in same node</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        DEMAND_DATA_CACHE_FILLS_FROM_SYSTEM__MASK__AMD64_FAM19H_ZEN3_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__MEM_IO_LCL = 0x8, <span class="comment">// Fill from DRAM or IO connected in same node</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        DEMAND_DATA_CACHE_FILLS_FROM_SYSTEM__MASK__AMD64_FAM19H_ZEN3_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__EXT_CACHE_RMT = 0x10, <span class="comment">// Fill from CCX cache in different node</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        DEMAND_DATA_CACHE_FILLS_FROM_SYSTEM__MASK__AMD64_FAM19H_ZEN3_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__MEM_IO_RMT = 0x40, <span class="comment">// Fill from DRAM or IO connected in different node</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        ANY_DATA_CACHE_FILLS_FROM_SYSTEM = 0x44, <span class="comment">// Any Data Cache fills by data source</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        ANY_DATA_CACHE_FILLS_FROM_SYSTEM__MASK__AMD64_FAM19H_ZEN3_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__LCL_L2 = 0x1, <span class="comment">// Fill from local L2 to the core</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        ANY_DATA_CACHE_FILLS_FROM_SYSTEM__MASK__AMD64_FAM19H_ZEN3_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__INT_CACHE = 0x2, <span class="comment">// Fill from L3 or different L2 in same CCX</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        ANY_DATA_CACHE_FILLS_FROM_SYSTEM__MASK__AMD64_FAM19H_ZEN3_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__EXT_CACHE_LCL = 0x4, <span class="comment">// Fill from cache of different CCX in same node</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        ANY_DATA_CACHE_FILLS_FROM_SYSTEM__MASK__AMD64_FAM19H_ZEN3_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__MEM_IO_LCL = 0x8, <span class="comment">// Fill from DRAM or IO connected in same node</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        ANY_DATA_CACHE_FILLS_FROM_SYSTEM__MASK__AMD64_FAM19H_ZEN3_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__EXT_CACHE_RMT = 0x10, <span class="comment">// Fill from CCX cache in different node</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        ANY_DATA_CACHE_FILLS_FROM_SYSTEM__MASK__AMD64_FAM19H_ZEN3_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__MEM_IO_RMT = 0x40, <span class="comment">// Fill from DRAM or IO connected in different node</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        L1_DTLB_MISS = 0x45, <span class="comment">// L1 Data TLB misses</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        L1_DTLB_MISS__MASK__AMD64_FAM19H_ZEN3_L1_DTLB_MISS__TLB_RELOAD_1G_L2_MISS = 0x80, <span class="comment">// Data TLB reload to a 1GB page that missed in the L2 TLB</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        L1_DTLB_MISS__MASK__AMD64_FAM19H_ZEN3_L1_DTLB_MISS__TLB_RELOAD_2M_L2_MISS = 0x40, <span class="comment">// Data TLB reload to a 2MB page that missed in the L2 TLB</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        L1_DTLB_MISS__MASK__AMD64_FAM19H_ZEN3_L1_DTLB_MISS__TLB_RELOAD_COALESCED_PAGE_MISS = 0x20, <span class="comment">// Data TLB reload to a coalesced page that also missed in the L2 TLB</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        L1_DTLB_MISS__MASK__AMD64_FAM19H_ZEN3_L1_DTLB_MISS__TLB_RELOAD_4K_L2_MISS = 0x10, <span class="comment">// Data TLB reload to a 4KB page that missed in the L2 TLB</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        L1_DTLB_MISS__MASK__AMD64_FAM19H_ZEN3_L1_DTLB_MISS__TLB_RELOAD_1G_L2_HIT = 0x8, <span class="comment">// Data TLB reload to a 1GB page that hit in the L2 TLB</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        L1_DTLB_MISS__MASK__AMD64_FAM19H_ZEN3_L1_DTLB_MISS__TLB_RELOAD_2M_L2_HIT = 0x4, <span class="comment">// Data TLB reload to a 2MB page that hit in the L2 TLB</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        L1_DTLB_MISS__MASK__AMD64_FAM19H_ZEN3_L1_DTLB_MISS__TLB_RELOAD_COALESCED_PAGE_HIT = 0x2, <span class="comment">// Data TLB reload to a coalesced page that hit in the L2 TLB</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        L1_DTLB_MISS__MASK__AMD64_FAM19H_ZEN3_L1_DTLB_MISS__TLB_RELOAD_4K_L2_HIT = 0x1, <span class="comment">// Data TLB reload to a 4KB page that hit in the L2 TLB</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        MISALIGNED_LOADS = 0x47, <span class="comment">// Misaligned loads retired</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        MISALIGNED_LOADS__MASK__AMD64_FAM19H_ZEN3_MISALIGNED_LOADS__MA4K = 0x2, <span class="comment">// The number of 4KB misaligned (page crossing) loads</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        MISALIGNED_LOADS__MASK__AMD64_FAM19H_ZEN3_MISALIGNED_LOADS__MA64 = 0x1, <span class="comment">// The number of 64B misaligned (cacheline crossing) loads</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        PREFETCH_INSTRUCTIONS_DISPATCHED = 0x4b, <span class="comment">// Software Prefetch Instructions Dispatched. This is a speculative event</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        PREFETCH_INSTRUCTIONS_DISPATCHED__MASK__AMD64_FAM19H_ZEN3_PREFETCH_INSTRUCTIONS_DISPATCHED__PREFETCH_T0_T1_T2 = 0x1, <span class="comment">// Number of prefetcht0</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        PREFETCH_INSTRUCTIONS_DISPATCHED__MASK__AMD64_FAM19H_ZEN3_PREFETCH_INSTRUCTIONS_DISPATCHED__PREFETCHW = 0x2, <span class="comment">// Number of prefetchtw instructions dispatched</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        PREFETCH_INSTRUCTIONS_DISPATCHED__MASK__AMD64_FAM19H_ZEN3_PREFETCH_INSTRUCTIONS_DISPATCHED__PREFETCHNTA = 0x4, <span class="comment">// Number of prefetchtnta instructions dispatched</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        PREFETCH_INSTRUCTIONS_DISPATCHED__MASK__AMD64_FAM19H_ZEN3_PREFETCH_INSTRUCTIONS_DISPATCHED__ANY = 0x7, <span class="comment">// Any prefetch</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        INEFFECTIVE_SOFTWARE_PREFETCH = 0x52, <span class="comment">// Number of software prefetches that did not fetch data outside of the processor core</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        INEFFECTIVE_SOFTWARE_PREFETCH__MASK__AMD64_FAM19H_ZEN3_INEFFECTIVE_SOFTWARE_PREFETCH__MAB_MCH_CNT = 0x2, <span class="comment">// Software prefetch instructions saw a match on an already allocated miss request buffer</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        INEFFECTIVE_SOFTWARE_PREFETCH__MASK__AMD64_FAM19H_ZEN3_INEFFECTIVE_SOFTWARE_PREFETCH__DATA_PIPE_SW_PF_DC_HIT = 0x1, <span class="comment">// Software Prefetch instruction saw a DC hit</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        SOFTWARE_PREFETCH_DATA_CACHE_FILLS = 0x59, <span class="comment">// Number of software prefetches fills by data source</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        SOFTWARE_PREFETCH_DATA_CACHE_FILLS__MASK__AMD64_FAM19H_ZEN3_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__LCL_L2 = 0x1, <span class="comment">// Fill from local L2 to the core</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        SOFTWARE_PREFETCH_DATA_CACHE_FILLS__MASK__AMD64_FAM19H_ZEN3_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__INT_CACHE = 0x2, <span class="comment">// Fill from L3 or different L2 in same CCX</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        SOFTWARE_PREFETCH_DATA_CACHE_FILLS__MASK__AMD64_FAM19H_ZEN3_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__EXT_CACHE_LCL = 0x4, <span class="comment">// Fill from cache of different CCX in same node</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        SOFTWARE_PREFETCH_DATA_CACHE_FILLS__MASK__AMD64_FAM19H_ZEN3_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__MEM_IO_LCL = 0x8, <span class="comment">// Fill from DRAM or IO connected in same node</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        SOFTWARE_PREFETCH_DATA_CACHE_FILLS__MASK__AMD64_FAM19H_ZEN3_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__EXT_CACHE_RMT = 0x10, <span class="comment">// Fill from CCX cache in different node</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        SOFTWARE_PREFETCH_DATA_CACHE_FILLS__MASK__AMD64_FAM19H_ZEN3_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__MEM_IO_RMT = 0x40, <span class="comment">// Fill from DRAM or IO connected in different node</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        HARDWARE_PREFETCH_DATA_CACHE_FILLS = 0x5a, <span class="comment">// Number of hardware prefetches fills by data source</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        HARDWARE_PREFETCH_DATA_CACHE_FILLS__MASK__AMD64_FAM19H_ZEN3_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__LCL_L2 = 0x1, <span class="comment">// Fill from local L2 to the core</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        HARDWARE_PREFETCH_DATA_CACHE_FILLS__MASK__AMD64_FAM19H_ZEN3_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__INT_CACHE = 0x2, <span class="comment">// Fill from L3 or different L2 in same CCX</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        HARDWARE_PREFETCH_DATA_CACHE_FILLS__MASK__AMD64_FAM19H_ZEN3_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__EXT_CACHE_LCL = 0x4, <span class="comment">// Fill from cache of different CCX in same node</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        HARDWARE_PREFETCH_DATA_CACHE_FILLS__MASK__AMD64_FAM19H_ZEN3_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__MEM_IO_LCL = 0x8, <span class="comment">// Fill from DRAM or IO connected in same node</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        HARDWARE_PREFETCH_DATA_CACHE_FILLS__MASK__AMD64_FAM19H_ZEN3_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__EXT_CACHE_RMT = 0x10, <span class="comment">// Fill from CCX cache in different node</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        HARDWARE_PREFETCH_DATA_CACHE_FILLS__MASK__AMD64_FAM19H_ZEN3_SOFTWARE_PREFETCH_DATA_CACHE_FILLS__MEM_IO_RMT = 0x40, <span class="comment">// Fill from DRAM or IO connected in different node</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        ALLOC_MAB_COUNT = 0x5f, <span class="comment">// Counts the in-flight L1 data cache misses (allocated Miss Address Buffers) divided by 4 and rounded down each cycle unless used with the MergeEvent functionality. If the MergeEvent is used</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        CYCLES_NOT_IN_HALT = 0x76, <span class="comment">// Number of core cycles not in halted state</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        TLB_FLUSHES = 0x78, <span class="comment">// Number of TLB flushes</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        TLB_FLUSHES__MASK__AMD64_FAM19H_ZEN3_TLB_FLUSHES__ALL = 0xff, <span class="comment">// Any TLB flush</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        INSTRUCTION_CACHE_REFILLS_FROM_L2 = 0x82, <span class="comment">// Number of 64-byte instruction cachelines that was fulfilled by the L2 cache</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        INSTRUCTION_CACHE_REFILLS_FROM_SYSTEM = 0x83, <span class="comment">// Number of 64-byte instruction cachelines fulfilled from system memory or another cache</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        L1_ITLB_MISS_L2_ITLB_HIT = 0x84, <span class="comment">// Number of instruction fetches that miss in the L1 ITLB but hit in the L2 ITLB</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        L1_ITLB_MISS_L2_ITLB_MISS = 0x85, <span class="comment">// The number of valid fills into the ITLB originating from the LS Page-Table Walker. Tablewalk requests are issued for L1-ITLB and L2-ITLB misses</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        L1_ITLB_MISS_L2_ITLB_MISS__MASK__AMD64_FAM19H_ZEN3_L1_ITLB_MISS_L2_ITLB_MISS__COALESCED4K = 0x8, <span class="comment">// Number of instruction fetches to a &gt;4K coalesced page</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        L1_ITLB_MISS_L2_ITLB_MISS__MASK__AMD64_FAM19H_ZEN3_L1_ITLB_MISS_L2_ITLB_MISS__IF1G = 0x4, <span class="comment">// Number of instruction fetches to a 1GB page</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        L1_ITLB_MISS_L2_ITLB_MISS__MASK__AMD64_FAM19H_ZEN3_L1_ITLB_MISS_L2_ITLB_MISS__IF2M = 0x2, <span class="comment">// Number of instruction fetches to a 2MB page</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        L1_ITLB_MISS_L2_ITLB_MISS__MASK__AMD64_FAM19H_ZEN3_L1_ITLB_MISS_L2_ITLB_MISS__IF4K = 0x1, <span class="comment">// Number of instruction fetches to a 4KB page</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        L2_BTB_CORRECTION = 0x8b, <span class="comment">// Number of L2 branch prediction overrides of existing prediction. This is a speculative event</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        DYNAMIC_INDIRECT_PREDICTIONS = 0x8e, <span class="comment">// Number of times a branch used the indirect predictor to make a prediction</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        DECODER_OVERRIDE_BRANCH_PRED = 0x91, <span class="comment">// Number of decoder overrides of existing branch prediction</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        L1_ITLB_FETCH_HIT = 0x94, <span class="comment">// Instruction fetches that hit in the L1 ITLB</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        L1_ITLB_FETCH_HIT__MASK__AMD64_FAM19H_ZEN3_ITLB_FETCH_HIT__IF1G = 0x4, <span class="comment">// L1 instruction fetch TLB hit a 1GB page size</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        L1_ITLB_FETCH_HIT__MASK__AMD64_FAM19H_ZEN3_ITLB_FETCH_HIT__IF2M = 0x2, <span class="comment">// L1 instruction fetch TLB hit a 2MB page size</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        L1_ITLB_FETCH_HIT__MASK__AMD64_FAM19H_ZEN3_ITLB_FETCH_HIT__IF4K = 0x1, <span class="comment">// L1 instruction fetch TLB hit a 4KB or 16KB page size</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        IC_TAG_HIT_MISS = 0x18e, <span class="comment">// Counts various IC tag related hit and miss events</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        IC_TAG_HIT_MISS__MASK__AMD64_FAM19H_ZEN3_IC_TAG_HIT_MISS__IC_HIT = 0x7, <span class="comment">// Instruction cache hit</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        IC_TAG_HIT_MISS__MASK__AMD64_FAM19H_ZEN3_IC_TAG_HIT_MISS__IC_MISS = 0x18, <span class="comment">// Instruction cache miss</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        IC_TAG_HIT_MISS__MASK__AMD64_FAM19H_ZEN3_IC_TAG_HIT_MISS__ALL_IC_ACCESS = 0x1f, <span class="comment">// All instruction cache accesses</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        OP_CACHE_HIT_MISS = 0x28f, <span class="comment">// Counts op cache micro-tag hit/miss events</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        OP_CACHE_HIT_MISS__MASK__AMD64_FAM19H_ZEN3_OP_CACHE_HIT_MISS__OC_HIT = 0x3, <span class="comment">// Op cache hit</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        OP_CACHE_HIT_MISS__MASK__AMD64_FAM19H_ZEN3_OP_CACHE_HIT_MISS__OC_MISS = 0x4, <span class="comment">// Op cache miss</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        OP_CACHE_HIT_MISS__MASK__AMD64_FAM19H_ZEN3_OP_CACHE_HIT_MISS__ALL_OC_ACCESS = 0x7, <span class="comment">// All op cache accesses</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        OPS_SOURCE_DISPATCHED_FROM_DECODER = 0xaa, <span class="comment">// Number of ops dispatched from the decoder classified by op source</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        OPS_SOURCE_DISPATCHED_FROM_DECODER__MASK__AMD64_FAM19H_ZEN3_OPS_SOURCE_DISPATCHED_FROM_DECODER__X86DECODER_DISPATCHED = 0x1, <span class="comment">// Number of ops fetched from Instruction Cache and dispatched</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        OPS_SOURCE_DISPATCHED_FROM_DECODER__MASK__AMD64_FAM19H_ZEN3_OPS_SOURCE_DISPATCHED_FROM_DECODER__OPCACHE_DISPATCHED = 0x2, <span class="comment">// Number of ops fetched from Op Cache and dispatched</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        OPS_TYPE_DISPATCHED_FROM_DECODER = 0xab, <span class="comment">// Number of ops dispatched from the decoder classified by op type</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        OPS_TYPE_DISPATCHED_FROM_DECODER__MASK__AMD64_FAM19H_ZEN3_OPS_TYPE_DISPATCHED_FROM_DECODER__FP_DISP_IBS_MODE = 0x04, <span class="comment">// Any FP dispatch. Count aligns with IBS count</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        OPS_TYPE_DISPATCHED_FROM_DECODER__MASK__AMD64_FAM19H_ZEN3_OPS_TYPE_DISPATCHED_FROM_DECODER__INT_DISP_IBS_MODE = 0x08, <span class="comment">// Any Integer dispatch. Count aligns with IBS count</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        OPS_TYPE_DISPATCHED_FROM_DECODER__MASK__AMD64_FAM19H_ZEN3_OPS_TYPE_DISPATCHED_FROM_DECODER__FP_DISP_RETIRE_MODE = 0x84, <span class="comment">// Any FP dispatch. Count aligns with RETIRED_OPS count</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        OPS_TYPE_DISPATCHED_FROM_DECODER__MASK__AMD64_FAM19H_ZEN3_OPS_TYPE_DISPATCHED_FROM_DECODER__INT_DISP_RETIRE_MODE = 0x88, <span class="comment">// Any Integer dispatch. Count aligns with RETIRED_OPS count</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        DISPATCH_RESOURCE_STALL_CYCLES_1 = 0xae, <span class="comment">// Number of cycles where a dispatch group is valid but does not get dispatched due to a Token Stall</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        DISPATCH_RESOURCE_STALL_CYCLES_1__MASK__AMD64_FAM19H_ZEN3_DISPATCH_RESOURCE_STALL_CYCLES_1__INT_PHY_REG_FILE_RSRC_STALL = 0x1, <span class="comment">// Number of cycles stalled due to integer physical register file resource stalls. Applies to all ops that have integer destination register</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        DISPATCH_RESOURCE_STALL_CYCLES_1__MASK__AMD64_FAM19H_ZEN3_DISPATCH_RESOURCE_STALL_CYCLES_1__LOAD_QUEUE_RSRC_STALL = 0x2, <span class="comment">// Number of cycles stalled due to load queue resource stalls. Applies to all ops with load semantics</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        DISPATCH_RESOURCE_STALL_CYCLES_1__MASK__AMD64_FAM19H_ZEN3_DISPATCH_RESOURCE_STALL_CYCLES_1__STORE_QUEUE_RSRC_STALL = 0x4, <span class="comment">// Number of cycles stalled due to store queue resource stalls. Applies to all ops with store semantics</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        DISPATCH_RESOURCE_STALL_CYCLES_1__MASK__AMD64_FAM19H_ZEN3_DISPATCH_RESOURCE_STALL_CYCLES_1__TAKEN_BRANCH_BUFFER_RSRC_STALL = 0x10, <span class="comment">// Number of cycles stalled due to taken branch buffer resource stalls</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        DISPATCH_RESOURCE_STALL_CYCLES_1__MASK__AMD64_FAM19H_ZEN3_DISPATCH_RESOURCE_STALL_CYCLES_1__FP_REG_FILE_RSRC_STALL = 0x20, <span class="comment">// Number of cycles stalled due to floating-point register file resource stalls. Applies to all FP ops that have a destination register</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        DISPATCH_RESOURCE_STALL_CYCLES_1__MASK__AMD64_FAM19H_ZEN3_DISPATCH_RESOURCE_STALL_CYCLES_1__FP_SCHEDULER_RSRC_STALL = 0x40, <span class="comment">// Number of cycles stalled due to floating-point scheduler resource stalls. Applies to ops that use the FP scheduler</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        DISPATCH_RESOURCE_STALL_CYCLES_1__MASK__AMD64_FAM19H_ZEN3_DISPATCH_RESOURCE_STALL_CYCLES_1__FP_FLUSH_RECOVERY_STALL = 0x80, <span class="comment">// Number of cycles stalled due to floating-point flush recovery</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        DISPATCH_RESOURCE_STALL_CYCLES_2 = 0xaf, <span class="comment">// Number of cycles where a dispatch group is valid but does not get dispatched due to a Token Stall</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        DISPATCH_RESOURCE_STALL_CYCLES_2__MASK__AMD64_FAM19H_ZEN3_DISPATCH_RESOURCE_STALL_CYCLES_2__INT_SCHEDULER_0_TOKEN_STALL = 0x1, <span class="comment">// Number of cycles stalled due to no tokens available for Integer Scheduler Queue 0</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        DISPATCH_RESOURCE_STALL_CYCLES_2__MASK__AMD64_FAM19H_ZEN3_DISPATCH_RESOURCE_STALL_CYCLES_2__INT_SCHEDULER_1_TOKEN_STALL = 0x2, <span class="comment">// Number of cycles stalled due to no tokens available for Integer Scheduler Queue 1</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        DISPATCH_RESOURCE_STALL_CYCLES_2__MASK__AMD64_FAM19H_ZEN3_DISPATCH_RESOURCE_STALL_CYCLES_2__INT_SCHEDULER_2_TOKEN_STALL = 0x4, <span class="comment">// Number of cycles stalled due to no tokens available for Integer Scheduler Queue 2</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        DISPATCH_RESOURCE_STALL_CYCLES_2__MASK__AMD64_FAM19H_ZEN3_DISPATCH_RESOURCE_STALL_CYCLES_2__INT_SCHEDULER_3_TOKEN_STALL = 0x8, <span class="comment">// Number of cycles stalled due to no tokens available for Integer Scheduler Queue 3</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        DISPATCH_RESOURCE_STALL_CYCLES_2__MASK__AMD64_FAM19H_ZEN3_DISPATCH_RESOURCE_STALL_CYCLES_2__RETIRE_TOKEN_STALL = 0x20, <span class="comment">// Number of cycles stalled due to insufficient tokens available for Retire Queue</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        RETIRED_INSTRUCTIONS = 0xc0, <span class="comment">// Number of instructions retired</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        RETIRED_OPS = 0xc1, <span class="comment">// Number of macro-ops retired</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        RETIRED_BRANCH_INSTRUCTIONS = 0xc2, <span class="comment">// Number of branch instructions retired. This includes all types of architectural control flow changes</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        RETIRED_BRANCH_INSTRUCTIONS_MISPREDICTED = 0xc3, <span class="comment">// Number of retired branch instructions</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        RETIRED_TAKEN_BRANCH_INSTRUCTIONS = 0xc4, <span class="comment">// Number of taken branches that were retired. This includes all types of architectural control flow changes</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        RETIRED_TAKEN_BRANCH_INSTRUCTIONS_MISPREDICTED = 0xc5, <span class="comment">// Number of retired taken branch instructions that were mispredicted</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        RETIRED_FAR_CONTROL_TRANSFERS = 0xc6, <span class="comment">// Number of far control transfers retired including far call/jump/return</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        RETIRED_NEAR_RETURNS = 0xc8, <span class="comment">// Number of near return instructions (RET or RET Iw) retired</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        RETIRED_NEAR_RETURNS_MISPREDICTED = 0xc9, <span class="comment">// Number of near returns retired that were not correctly predicted by the return address predictor. Each such mispredict incurs the same penalty as a mispredicted conditional branch instruction</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        RETIRED_INDIRECT_BRANCH_INSTRUCTIONS_MISPREDICTED = 0xca, <span class="comment">// Number of indirect branches retired there were not correctly predicted. Each such mispredict incurs the same penalty as a mispredicted condition branch instruction. Only EX mispredicts are counted</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        RETIRED_MMX_FP_INSTRUCTIONS = 0xcb, <span class="comment">// Number of MMX</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        RETIRED_MMX_FP_INSTRUCTIONS__MASK__AMD64_FAM19H_ZEN3_RETIRED_MMX_FP_INSTRUCTIONS__SSE_INSTR = 0x4, <span class="comment">// Number of SSE instructions (SSE</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        RETIRED_MMX_FP_INSTRUCTIONS__MASK__AMD64_FAM19H_ZEN3_RETIRED_MMX_FP_INSTRUCTIONS__MMX_INSTR = 0x2, <span class="comment">// Number of MMX instructions</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        RETIRED_MMX_FP_INSTRUCTIONS__MASK__AMD64_FAM19H_ZEN3_RETIRED_MMX_FP_INSTRUCTIONS__X87_INSTR = 0x1, <span class="comment">// Number of x87 instructions</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        RETIRED_INDIRECT_BRANCH_INSTRUCTIONS = 0xcc, <span class="comment">// Number of indirect branches retired</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        RETIRED_CONDITIONAL_BRANCH_INSTRUCTIONS = 0xd1, <span class="comment">// Number of retired conditional branch instructions</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        DIV_CYCLES_BUSY_COUNT = 0xd3, <span class="comment">// Number of cycles when the divider is busy</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        DIV_OP_COUNT = 0xd4, <span class="comment">// Number of divide ops</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        RETIRED_BRANCH_MISPREDICTED_DIRECTION_MISMATCH = 0x1c7, <span class="comment">// Number of retired conditional branch instructions that were not correctly predicted because of branch direction mismatch</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        TAGGED_IBS_OPS = 0x1cf, <span class="comment">// Counts Op IBS related events</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        TAGGED_IBS_OPS__MASK__AMD64_FAM19H_ZEN3_TAGGED_IBS_OPS__IBS_COUNT_ROLLOVER = 0x4, <span class="comment">// Number of times a op could not be tagged by IBS because of a previous tagged op that has not retired</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        TAGGED_IBS_OPS__MASK__AMD64_FAM19H_ZEN3_TAGGED_IBS_OPS__IBS_TAGGED_OPS_RET = 0x2, <span class="comment">// Number of ops tagged by IBS that retired</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        TAGGED_IBS_OPS__MASK__AMD64_FAM19H_ZEN3_TAGGED_IBS_OPS__IBS_TAGGED_OPS = 0x1, <span class="comment">// Number of ops tagged by IBS</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        RETIRED_FUSED_INSTRUCTIONS = 0x1d0, <span class="comment">// Counts retired fused instructions</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        REQUESTS_TO_L2_GROUP1 = 0x60, <span class="comment">// All L2 cache requests</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        REQUESTS_TO_L2_GROUP1__MASK__AMD64_FAM19H_ZEN3_REQUESTS_TO_L2_GROUP1__RD_BLK_L = 0x80, <span class="comment">// Number of data cache reads (including software and hardware prefetches)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        REQUESTS_TO_L2_GROUP1__MASK__AMD64_FAM19H_ZEN3_REQUESTS_TO_L2_GROUP1__RD_BLK_X = 0x40, <span class="comment">// Number of data cache stores</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        REQUESTS_TO_L2_GROUP1__MASK__AMD64_FAM19H_ZEN3_REQUESTS_TO_L2_GROUP1__LS_RD_BLK_C_S = 0x20, <span class="comment">// Number of data cache shared reads</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        REQUESTS_TO_L2_GROUP1__MASK__AMD64_FAM19H_ZEN3_REQUESTS_TO_L2_GROUP1__CACHEABLE_IC_READ = 0x10, <span class="comment">// Number of instruction cache reads</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        REQUESTS_TO_L2_GROUP1__MASK__AMD64_FAM19H_ZEN3_REQUESTS_TO_L2_GROUP1__CHANGE_TO_X = 0x8, <span class="comment">// Number of requests change to writable</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        REQUESTS_TO_L2_GROUP1__MASK__AMD64_FAM19H_ZEN3_REQUESTS_TO_L2_GROUP1__PREFETCH_L2 = 0x4, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        REQUESTS_TO_L2_GROUP1__MASK__AMD64_FAM19H_ZEN3_REQUESTS_TO_L2_GROUP1__L2_HW_PF = 0x2, <span class="comment">// Number of prefetches accepted by L2 pipeline</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS = 0x64, <span class="comment">// L2 cache request outcomes. This event does not count accesses to the L2 cache by the L2 prefetcher</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__MASK__AMD64_FAM19H_ZEN3_CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__LS_RD_BLK_C_S = 0x80, <span class="comment">// Number of data cache shared read hitting in the L2</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__MASK__AMD64_FAM19H_ZEN3_CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__LS_RD_BLK_L_HIT_X = 0x40, <span class="comment">// Number of data cache reads hitting in the L2</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__MASK__AMD64_FAM19H_ZEN3_CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__LS_RD_BLK_L_HIT_S = 0x20, <span class="comment">// Number of data cache reads hitting a non-modifiable line in the L2</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__MASK__AMD64_FAM19H_ZEN3_CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__LS_RD_BLK_X = 0x10, <span class="comment">// Number of data cache store or state change requests hitting in the L2</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__MASK__AMD64_FAM19H_ZEN3_CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__LS_RD_BLK_C = 0x8, <span class="comment">// Number of data cache requests missing in the L2 (all types)</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__MASK__AMD64_FAM19H_ZEN3_CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__IC_FILL_HIT_X = 0x4, <span class="comment">// Number of instruction cache fill requests hitting a modifiable line in the L2</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__MASK__AMD64_FAM19H_ZEN3_CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__IC_FILL_HIT_S = 0x2, <span class="comment">// Number of instruction cache fill requests hitting a non-modifiable line in the L2</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__MASK__AMD64_FAM19H_ZEN3_CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS__IC_FILL_MISS = 0x1, <span class="comment">// Number of instruction cache fill requests missing the L2</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        L2_PREFETCH_HIT_L2 = 0x70, <span class="comment">// Number of L2 prefetches that hit in the L2</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        L2_PREFETCH_HIT_L2__MASK__AMD64_FAM19H_ZEN3_L2_PREFETCH_HIT_L2__L2_HW_PREFETCHER = 0x1f, <span class="comment">// Number of requests generated by L2 hardware prefetcher</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        L2_PREFETCH_HIT_L2__MASK__AMD64_FAM19H_ZEN3_L2_PREFETCH_HIT_L2__L1_HW_PREFETCHER = 0xe0, <span class="comment">// Number of requests generated by L1 hardware prefetcher</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        L2_PREFETCH_HIT_L3 = 0x71, <span class="comment">// Number of L2 prefetches accepted by the L2 pipeline which miss the L2 cache and hit the L3</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        L2_PREFETCH_HIT_L3__MASK__AMD64_FAM19H_ZEN3_L2_PREFETCH_HIT_L2__L2_HW_PREFETCHER = 0x1f, <span class="comment">// Number of requests generated by L2 hardware prefetcher</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        L2_PREFETCH_HIT_L3__MASK__AMD64_FAM19H_ZEN3_L2_PREFETCH_HIT_L2__L1_HW_PREFETCHER = 0xe0, <span class="comment">// Number of requests generated by L1 hardware prefetcher</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        L2_PREFETCH_MISS_L3 = 0x72, <span class="comment">// Number of L2 prefetches accepted by the L2 pipeline which miss the L2 and the L3 caches</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        L2_PREFETCH_MISS_L3__MASK__AMD64_FAM19H_ZEN3_L2_PREFETCH_HIT_L2__L2_HW_PREFETCHER = 0x1f, <span class="comment">// Number of requests generated by L2 hardware prefetcher</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        L2_PREFETCH_MISS_L3__MASK__AMD64_FAM19H_ZEN3_L2_PREFETCH_HIT_L2__L1_HW_PREFETCHER = 0xe0, <span class="comment">// Number of requests generated by L1 hardware prefetcher</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        UOPS_QUEUE_EMPTY = 0xa9, <span class="comment">// Counts cycles where the decoded uops queue is empty</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    };</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;};</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="keyword">namespace </span>fam19h_zen3 = optkit::amd64::fam19h_zen3;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
