# Compile of Decode.vhd failed with 30 errors.
# Compile of DecodeReg.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of execute_main.vhd was successful.
# Compile of fetch_decode.vhd was successful.
# Compile of fetch_main.vhd was successful.
# Compile of fetch_status.vhd was successful.
# Compile of ram.vhd was successful with warnings.
# Compile of memory.vhd failed with 3 errors.
# Compile of ram.vhd was successful with warnings.
# Compile of writeBack.vhd was successful.
# 11 compiles, 2 failed with 33 errors.
# Compile of memory.vhd failed with 1 errors.
# Compile of memory.vhd was successful.
# Compile of Decode.vhd was successful with warnings.
# Compile of fetch_main.vhd was successful.
# Compile of main.vhd failed with 1 errors.
# Compile of main.vhd failed with 17 errors.
# Compile of main.vhd failed with 6 errors.
# Compile of main.vhd failed with 16 errors.
# Compile of main.vhd failed with 1 errors.
# Compile of memory.vhd failed with 7 errors.
# Compile of memory.vhd failed with 7 errors.
# Compile of memory.vhd was successful.
# Compile of main.vhd was successful.
vsim -gui work.main
# vsim -gui work.main 
# Start time: 17:12:25 on May 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.main(behavioure)
# Loading work.fetch(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.ram(syncram)
# ** Fatal: (vsim-3348) Port length (32) does not match actual length (16) for port "/main/fetchStage/a1/datain".
#    Time: 0 ps  Iteration: 0  Instance: /main/fetchStage/a1 File: C:/Users/Eng.Mouhammed-Khier/Desktop/arch/arch/Memory and writeback/ram.vhd Line: 13
# FATAL ERROR while loading design
# Error loading design
# End time: 17:12:26 on May 14,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Compile of ram.vhd was successful with warnings.
# Compile of memory.vhd was successful.
# Compile of ram.vhd was successful with warnings.
# Compile of ram.vhd was successful with warnings.
# Compile of main.vhd was successful.
vsim -gui work.main
# vsim -gui work.main 
# Start time: 17:15:23 on May 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.main(behavioure)
# Loading work.fetch(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.ram(syncram)
# ** Warning: (vsim-7) Failed to open VHDL file "memory.txt" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /main/fetchStage/a1 File: C:/Users/Eng.Mouhammed-Khier/Desktop/arch/arch/fetch/ram.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "memory.txt" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /main/fetchStage/a1 File: C:/Users/Eng.Mouhammed-Khier/Desktop/arch/arch/fetch/ram.vhd Line: 25
# FATAL ERROR while loading design
# Error loading design
# End time: 17:15:24 on May 14,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# Compile of ram.vhd was successful with warnings.
# Compile of Decode.vhd was successful with warnings.
# Compile of DecodeReg.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of execute_main.vhd was successful.
# Compile of fetch_decode.vhd was successful.
# Compile of fetch_main.vhd was successful.
# Compile of fetch_status.vhd was successful.
# Compile of ram.vhd was successful with warnings.
# Compile of memory.vhd was successful.
# Compile of ram.vhd was successful with warnings.
# Compile of writeBack.vhd was successful.
# Compile of main.vhd was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.main
# vsim -gui work.main 
# Start time: 17:20:56 on May 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.main(behavioure)
# Loading work.fetch(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.ram(syncram)
# ** Warning: (vsim-7) Failed to open VHDL file "memory.txt" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /main/fetchStage/a1 File: C:/Users/Eng.Mouhammed-Khier/Desktop/arch/arch/fetch/ram.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "memory.txt" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /main/fetchStage/a1 File: C:/Users/Eng.Mouhammed-Khier/Desktop/arch/arch/fetch/ram.vhd Line: 25
# FATAL ERROR while loading design
# Error loading design
# End time: 17:20:56 on May 14,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vsim -gui work.main
# vsim -gui work.main 
# Start time: 17:23:42 on May 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.main(behavioure)
# Loading work.fetch(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.ram(syncram)
# Loading work.fetch_decode(behavioral)
# Loading work.fetch_status(fsm)
# Loading work.reg(regarc)
# Loading work.decode(decodearch)
# Loading work.execute(execute_arch)
# Loading work.alu(alu_arch)
# Loading work.memory(bahvioure)
# Loading work.mux4(bahvioure)
# Loading work.ram2(syncram)
# Loading work.mux2(bahvioure)
# Loading work.writeback(arch)
# ** Warning: (vsim-8683) Uninitialized out port /main/fetchStage/perdiction_result has no driver.
# This port will contribute value (U) to the signal network.
quit -sim
# End time: 17:23:59 on May 14,2020, Elapsed time: 0:00:17
# Errors: 12, Warnings: 1
# Compile of reg.vhd was successful.
# Compile of main.vhd was successful.
vsim -gui work.main
# vsim -gui work.main 
# Start time: 17:28:52 on May 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.main(behavioure)
# Loading work.fetch(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.ram(syncram)
# Loading work.fetch_decode(behavioral)
# Loading work.fetch_status(fsm)
# Loading work.reg2(regarc)
# Loading work.decode(decodearch)
# Loading work.reg(regarc)
# Loading work.execute(execute_arch)
# Loading work.alu(alu_arch)
# Loading work.memory(bahvioure)
# Loading work.mux4(bahvioure)
# Loading work.ram2(syncram)
# Loading work.mux2(bahvioure)
# Loading work.writeback(arch)
# ** Warning: (vsim-8683) Uninitialized out port /main/fetchStage/perdiction_result has no driver.
# This port will contribute value (U) to the signal network.
quit -sim
# End time: 17:29:06 on May 14,2020, Elapsed time: 0:00:14
# Errors: 6, Warnings: 1
# Compile of main.vhd was successful.
vsim -gui work.main
# vsim -gui work.main 
# Start time: 17:33:16 on May 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.main(behavioure)
# Loading work.fetch(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.ram(syncram)
# Loading work.fetch_decode(behavioral)
# Loading work.fetch_status(fsm)
# Loading work.reg2(regarc)
# Loading work.decode(decodearch)
# Loading work.reg(regarc)
# Loading work.execute(execute_arch)
# Loading work.alu(alu_arch)
# Loading work.memory(bahvioure)
# Loading work.mux4(bahvioure)
# Loading work.ram2(syncram)
# Loading work.mux2(bahvioure)
# Loading work.writeback(arch)
# ** Warning: (vsim-8683) Uninitialized out port /main/fetchStage/perdiction_result has no driver.
# This port will contribute value (U) to the signal network.
add wave sim:/main/*
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/main/reset 0 0
force -freeze sim:/main/interrupt 0 0
force -freeze sim:/main/reset 1 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /main/fetchStage
quit -sim
# End time: 17:35:01 on May 14,2020, Elapsed time: 0:01:45
# Errors: 6, Warnings: 2
# Compile of reg.vhd was successful.
vsim -gui work.main
# vsim -gui work.main 
# Start time: 17:35:21 on May 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.main(behavioure)
# Loading work.fetch(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.ram(syncram)
# Loading work.fetch_decode(behavioral)
# Loading work.fetch_status(fsm)
# Loading work.reg2(regarc)
# Loading work.decode(decodearch)
# Loading work.reg(regarc)
# Loading work.execute(execute_arch)
# Loading work.alu(alu_arch)
# Loading work.memory(bahvioure)
# Loading work.mux4(bahvioure)
# Loading work.ram2(syncram)
# Loading work.mux2(bahvioure)
# Loading work.writeback(arch)
# ** Warning: (vsim-8683) Uninitialized out port /main/fetchStage/perdiction_result has no driver.
# This port will contribute value (U) to the signal network.
add wave sim:/main/*
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/main/reset 1 0
force -freeze sim:/main/interrupt 0 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /main/fetchStage
run
force -freeze sim:/main/reset 0 0
run
run
run
run
run
run
run
run
run
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1300 ps  Iteration: 2  Instance: /main/fetchStage
run
run
run
run
run
run
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /main/fetchStage/perdiction_result has no driver.
# This port will contribute value (U) to the signal network.
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/main/reset 1 0
force -freeze sim:/main/interrupt 0 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /main/fetchStage
run
# WARNING: No extended dataflow license exists
force -freeze sim:/main/reset 0 0
run
run
run
run
run
run
run
run
run
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1300 ps  Iteration: 2  Instance: /main/fetchStage
run
run
run
run
run
run
run
run
quit -sim
# End time: 18:15:20 on May 14,2020, Elapsed time: 0:39:59
# Errors: 14, Warnings: 4
vsim -gui work.main
# vsim -gui work.main 
# Start time: 18:15:34 on May 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.main(behavioure)
# Loading work.fetch(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.ram(syncram)
# Loading work.fetch_decode(behavioral)
# Loading work.fetch_status(fsm)
# Loading work.reg2(regarc)
# Loading work.decode(decodearch)
# Loading work.reg(regarc)
# Loading work.execute(execute_arch)
# Loading work.alu(alu_arch)
# Loading work.memory(bahvioure)
# Loading work.mux4(bahvioure)
# Loading work.ram2(syncram)
# Loading work.mux2(bahvioure)
# Loading work.writeback(arch)
# ** Warning: (vsim-8683) Uninitialized out port /main/fetchStage/perdiction_result has no driver.
# This port will contribute value (U) to the signal network.
add wave sim:/main/*
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/main/reset 1 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /main/fetchStage
force -freeze sim:/main/reset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1900 ps  Iteration: 2  Instance: /main/fetchStage
run
quit -sim
# End time: 18:59:58 on May 14,2020, Elapsed time: 0:44:24
# Errors: 104, Warnings: 3
vsim -gui work.fetch
# vsim -gui work.fetch 
# Start time: 19:00:07 on May 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fetch(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.ram(syncram)
# Loading work.fetch_decode(behavioral)
# Loading work.fetch_status(fsm)
add wave sim:/fetch/*
force -freeze sim:/fetch/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch/rst 1 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /fetch
force -freeze sim:/fetch/int 0 0
run
force -freeze sim:/fetch/rst 0 0
force -freeze sim:/fetch/rst 0 0
run
run
run
quit -sim
# End time: 19:03:26 on May 14,2020, Elapsed time: 0:03:19
# Errors: 10, Warnings: 1
vsim -gui work.fetch
# vsim -gui work.fetch 
# Start time: 19:03:35 on May 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fetch(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.ram(syncram)
# Loading work.fetch_decode(behavioral)
# Loading work.fetch_status(fsm)
add wave sim:/fetch/*
force -freeze sim:/fetch/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/fetch/rst 1 0
force -freeze sim:/fetch/int 0 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /fetch
force -freeze sim:/fetch/rst 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 19:04:50 on May 14,2020, Elapsed time: 0:01:15
# Errors: 7, Warnings: 1
vsim -gui work.main
# vsim -gui work.main 
# Start time: 19:05:12 on May 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.main(behavioure)
# Loading work.fetch(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.ram(syncram)
# Loading work.fetch_decode(behavioral)
# Loading work.fetch_status(fsm)
# Loading work.reg2(regarc)
# Loading work.decode(decodearch)
# Loading work.reg(regarc)
# Loading work.execute(execute_arch)
# Loading work.alu(alu_arch)
# Loading work.memory(bahvioure)
# Loading work.mux4(bahvioure)
# Loading work.ram2(syncram)
# Loading work.mux2(bahvioure)
# Loading work.writeback(arch)
# ** Warning: (vsim-8683) Uninitialized out port /main/fetchStage/perdiction_result has no driver.
# This port will contribute value (U) to the signal network.
add wave sim:/main/*
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/main/reset 1 0
force -freeze sim:/main/interrupt 1 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /main/fetchStage
force -freeze sim:/main/interrupt 0 0
run
run
force -freeze sim:/main/reset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave sim:/main/memory/ram2/ram
# (vish-4014) No objects found matching '/main/memory/ram2/ram'.
add wave -position insertpoint  \
sim:/main/memoryStage/memory/ram
run
run
run
run
run
# End time: 01:26:03 on May 15,2020, Elapsed time: 6:20:51
# Errors: 39, Warnings: 2
