<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv</a>
defines: 
time_elapsed: 0.740s
ram usage: 40720 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpcvlphz1c/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv:1</a>: No timescale set for &#34;driver&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv:6</a>: No timescale set for &#34;receiver&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv:1</a>: Compile module &#34;work@driver&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv:6</a>: Compile module &#34;work@receiver&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv:1</a>: Top level module &#34;work@driver&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv:6</a>: Top level module &#34;work@receiver&#34;.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7
+ cat /tmpfs/tmp/tmpcvlphz1c/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_driver
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpcvlphz1c/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpcvlphz1c/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@driver)
 |vpiName:work@driver
 |uhdmallPackages:
 \_package: builtin, parent:work@driver
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@driver, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv</a>, line:1, parent:work@driver
   |vpiDefName:work@driver
   |vpiFullName:work@driver
   |vpiPort:
   \_port: (net_r), line:1
     |vpiName:net_r
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (net_r), line:4
         |vpiName:net_r
         |vpiFullName:work@driver.net_r
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:4
     |vpiRhs:
     \_sys_func_call: ($realtobits), line:4
       |vpiName:$realtobits
       |vpiArgument:
       \_ref_obj: (r), line:4
         |vpiName:r
     |vpiLhs:
     \_ref_obj: (net_r), line:4
       |vpiName:net_r
       |vpiFullName:work@driver.net_r
   |vpiNet:
   \_logic_net: (r), line:3
     |vpiName:r
     |vpiFullName:work@driver.r
   |vpiNet:
   \_logic_net: (net_r), line:4
 |uhdmallModules:
 \_module: work@receiver, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv</a>, line:6, parent:work@driver
   |vpiDefName:work@receiver
   |vpiFullName:work@receiver
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_assign_stmt: , line:10
       |vpiRhs:
       \_sys_func_call: ($bitstoreal), line:10
         |vpiName:$bitstoreal
         |vpiArgument:
         \_ref_obj: (net_r), line:10
           |vpiName:net_r
       |vpiLhs:
       \_ref_obj: (r), line:10
         |vpiName:r
         |vpiFullName:work@receiver.r
   |vpiPort:
   \_port: (net_r), line:6
     |vpiName:net_r
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (net_r), line:8
         |vpiName:net_r
         |vpiFullName:work@receiver.net_r
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (net_r), line:8
   |vpiNet:
   \_logic_net: (r), line:9
     |vpiName:r
     |vpiFullName:work@receiver.r
 |uhdmtopModules:
 \_module: work@driver (work@driver), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv</a>, line:1
   |vpiDefName:work@driver
   |vpiName:work@driver
   |vpiPort:
   \_port: (net_r), line:1, parent:work@driver
     |vpiName:net_r
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (net_r), line:4, parent:work@driver
         |vpiName:net_r
         |vpiFullName:work@driver.net_r
         |vpiNetType:1
         |vpiRange:
         \_range: , line:4
           |vpiLeftRange:
           \_constant: , line:4
             |vpiConstType:7
             |vpiDecompile:64
             |vpiSize:32
             |INT:64
           |vpiRightRange:
           \_constant: , line:4
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
   |vpiNet:
   \_logic_net: (r), line:3, parent:work@driver
     |vpiName:r
     |vpiFullName:work@driver.r
   |vpiNet:
   \_logic_net: (net_r), line:4, parent:work@driver
 |uhdmtopModules:
 \_module: work@receiver (work@receiver), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv</a>, line:6
   |vpiDefName:work@receiver
   |vpiName:work@receiver
   |vpiPort:
   \_port: (net_r), line:6, parent:work@receiver
     |vpiName:net_r
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (net_r), line:8, parent:work@receiver
         |vpiName:net_r
         |vpiFullName:work@receiver.net_r
         |vpiNetType:1
         |vpiRange:
         \_range: , line:8
           |vpiLeftRange:
           \_constant: , line:8
             |vpiConstType:7
             |vpiDecompile:64
             |vpiSize:32
             |INT:64
           |vpiRightRange:
           \_constant: , line:8
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
   |vpiNet:
   \_logic_net: (net_r), line:8, parent:work@receiver
   |vpiNet:
   \_logic_net: (r), line:9, parent:work@receiver
     |vpiName:r
     |vpiFullName:work@receiver.r
Object: \work_driver of type 3000
Object: \work_driver of type 32
Object: \net_r of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \r of type 36
Object: \net_r of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_receiver of type 32
Object: \net_r of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \net_r of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \r of type 36
Object: \work_driver of type 32
Object: \net_r of type 44
Object:  of type 8
Object: \net_r of type 608
Object: \$realtobits of type 56
Object: \r of type 608
Object: \r of type 36
Object: \net_r of type 36
Object: \work_receiver of type 32
Object: \net_r of type 44
Object:  of type 24
Object:  of type 2
Object: \r of type 608
Object: \$bitstoreal of type 56
Object: \net_r of type 608
Object: \net_r of type 36
Object: \r of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_driver&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x19fbe10] str=&#39;\work_driver&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv:1</a>.0-1.0&gt; [0x19fc050] str=&#39;\net_r&#39; output reg port=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv:4</a>.0-4.0&gt; [0x19fc300]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv:4</a>.0-4.0&gt; [0x19fc840] bits=&#39;00000000000000000000000001000000&#39;(32) range=[31:0] int=64
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv:4</a>.0-4.0&gt; [0x19fcab0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv:3</a>.0-3.0&gt; [0x19fcc70] str=&#39;\r&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv:4</a>.0-4.0&gt; [0x19fdeb0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv:4</a>.0-4.0&gt; [0x19fd890] str=&#39;\net_r&#39;
        AST_FCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv:4</a>.0-4.0&gt; [0x19fd9b0] str=&#39;\$realtobits&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv:4</a>.0-4.0&gt; [0x19fe070] str=&#39;\r&#39;
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p599.sv:4</a>: ERROR: Can&#39;t resolve function name `\$realtobits&#39;.

</pre>
</body>