LIBRARY ieee;
USE ieee.std_logic_1164.all;


ENTITY part1 IS
	PORT ( SW : IN STD_LOGIC_VECTOR(8 DOWNTO 0);
			HEX0 : OUT STD_LOGIC_VECTOR(0 TO 6);
			HEX1 : OUT STD_LOGIC_VECTOR(0 TO 6));
END part1;


ARCHITECTURE Behavior OF part1 IS
BEGIN
	


END Behavior;