$date
	Fri Feb  9 11:23:56 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench_ripple_adder $end
$var wire 1 ! cout $end
$var wire 4 " sum [3:0] $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$upscope $end
$enddefinitions $end
#60
$dumpvars
b1 $
b1111 #
bz "
z!
$end
