// Seed: 1153656639
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  output id_3;
  input id_2;
  inout id_1;
  assign id_6 = id_6;
  logic id_6;
  assign id_5 = 1;
  logic id_7;
  logic id_8;
  assign id_7 = 1;
  assign id_6 = 1;
  assign id_4[1] = id_1;
  logic id_9 = 1;
  logic id_10 = id_7;
  assign id_9 = id_7;
  assign id_6 = !id_6;
  assign id_4[1] = 1 - id_10;
  logic id_11;
endmodule
