// Seed: 1400181120
module module_0 (
    input wand id_0,
    input tri id_1,
    input wand id_2,
    input supply0 id_3,
    input uwire id_4,
    input uwire id_5
);
  assign id_7 = id_5;
  module_2 modCall_1 (
      id_3,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_1,
      id_7
  );
  wire id_8;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1
);
  wire id_3;
  assign id_1 = (1);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    input wire id_0,
    output tri0 id_1,
    input tri0 id_2,
    output uwire id_3,
    output wire id_4,
    output supply1 id_5,
    input tri id_6,
    output tri1 id_7
);
  assign id_4 = id_0;
  assign module_0.id_2 = 0;
endmodule
