// Seed: 4294498885
`define pp_12 0
`define pp_13 0
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input id_4,
    output id_5,
    input id_6,
    input logic id_7,
    input id_8,
    input wire id_9,
    output logic id_10,
    input id_11
);
  logic id_12 = id_1, id_13 = id_3;
  assign id_10 = id_7;
  type_20(
      1, 1
  );
  type_21 id_14 (
      1,
      id_9[1 : 1]
  );
endmodule
`define pp_14 0
`define pp_15 0
`define pp_16 0
