Date : 2023-01-31 16:38:27
Directory : d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder
Total : 70 files,  -146078 codes, 470 comments, 454 blanks, all -145154 lines

Languages
+----------+------------+------------+------------+------------+------------+
| language | files      | code       | comment    | blank      | total      |
+----------+------------+------------+------------+------------+------------+
| Scala    |         33 |      2,691 |        493 |        489 |      3,673 |
| JSON     |          2 |    -17,621 |          0 |          0 |    -17,621 |
| Verilog  |         35 |   -131,148 |        -23 |        -35 |   -131,206 |
+----------+------------+------------+------------+------------+------------+

Directories
+-----------------------------------------------------------------------------------------------------------------------------------------+------------+------------+------------+------------+------------+
| path                                                                                                                                    | files      | code       | comment    | blank      | total      |
+-----------------------------------------------------------------------------------------------------------------------------------------+------------+------------+------------+------------+------------+
| .                                                                                                                                       |         70 |   -146,078 |        470 |        454 |   -145,154 |
| . (Files)                                                                                                                               |          6 |        508 |        200 |         71 |        779 |
| ..                                                                                                                                      |         37 |   -148,769 |        -23 |        -35 |   -148,827 |
| ..\..                                                                                                                                   |         37 |   -148,769 |        -23 |        -35 |   -148,827 |
| ..\..\..                                                                                                                                |         37 |   -148,769 |        -23 |        -35 |   -148,827 |
| ..\..\..\..                                                                                                                             |         37 |   -148,769 |        -23 |        -35 |   -148,827 |
| ..\..\..\..\genrtl                                                                                                                      |         37 |   -148,769 |        -23 |        -35 |   -148,827 |
| back_end                                                                                                                                |         18 |      1,808 |        253 |        355 |      2,416 |
| back_end (Files)                                                                                                                        |          4 |        271 |         18 |         33 |        322 |
| back_end\commit                                                                                                                         |          1 |        161 |         40 |         31 |        232 |
| back_end\dispatch                                                                                                                       |          1 |         38 |          8 |          6 |         52 |
| back_end\execute                                                                                                                        |          6 |        820 |         86 |        161 |      1,067 |
| back_end\execute (Files)                                                                                                                |          2 |        463 |         63 |        101 |        627 |
| back_end\execute\mul_div                                                                                                                |          4 |        357 |         23 |         60 |        440 |
| back_end\issue                                                                                                                          |          2 |        246 |         41 |         61 |        348 |
| back_end\rename                                                                                                                         |          4 |        272 |         60 |         63 |        395 |
| front_end                                                                                                                               |          9 |        375 |         40 |         63 |        478 |
+-----------------------------------------------------------------------------------------------------------------------------------------+------------+------------+------------+------------+------------+

Files
+-----------------------------------------------------------------------------------------------------------------------------------------+----------+------------+------------+------------+------------+
| filename                                                                                                                                | language | code       | comment    | blank      | total      |
+-----------------------------------------------------------------------------------------------------------------------------------------+----------+------------+------------+------------+------------+
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\ALU.v                                                        | Verilog  |       -349 |         -1 |         -1 |       -351 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Arch_RegFile.v                                               | Verilog  |     -4,259 |          0 |         -1 |     -4,260 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\BPU.v                                                        | Verilog  |    -56,061 |         -1 |         -1 |    -56,063 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\BRU.v                                                        | Verilog  |       -312 |         -1 |         -1 |       -314 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Back_End_With_Decode.anno.json                               | JSON     |    -17,589 |          0 |          0 |    -17,589 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Back_End_With_Decode.v                                       | Verilog  |     -2,556 |          0 |         -1 |     -2,557 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Branch_Presolve.v                                            | Verilog  |        -61 |          0 |         -1 |        -62 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Busy_Table.v                                                 | Verilog  |       -565 |         -1 |         -1 |       -567 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\CSR.v                                                        | Verilog  |       -239 |         -1 |         -1 |       -241 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\CSR_BF.v                                                     | Verilog  |       -197 |         -1 |         -1 |       -199 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\DIV.v                                                        | Verilog  |       -255 |         -1 |         -1 |       -257 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Decoder.v                                                    | Verilog  |     -1,740 |         -1 |         -1 |     -1,742 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Dispatch.v                                                   | Verilog  |       -635 |         -1 |         -1 |       -637 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Divider.v                                                    | Verilog  |       -173 |         -1 |         -1 |       -175 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Execute.v                                                    | Verilog  |     -1,251 |          0 |         -1 |     -1,252 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Fetch_Queue.v                                                | Verilog  |       -102 |          0 |         -1 |       -103 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Fetch_Res.v                                                  | Verilog  |        -30 |          0 |         -1 |        -31 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Front_End.anno.json                                          | JSON     |        -32 |          0 |          0 |        -32 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Front_End.v                                                  | Verilog  |       -378 |          0 |         -1 |       -379 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Full_Adder.v                                                 | Verilog  |        -10 |          0 |         -1 |        -11 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\IF1_IF2.v                                                    | Verilog  |       -120 |         -1 |         -1 |       -122 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\IF2_IF3.v                                                    | Verilog  |       -121 |         -1 |         -1 |       -123 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\LSU.v                                                        | Verilog  |       -280 |         -1 |         -1 |       -282 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\MUL.v                                                        | Verilog  |       -268 |         -1 |         -1 |       -270 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Multiplier.v                                                 | Verilog  |       -238 |         -1 |         -1 |       -240 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\PC_Gen.v                                                     | Verilog  |        -85 |         -1 |         -1 |        -87 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Partial_Products_Gen.v                                       | Verilog  |       -958 |          0 |         -1 |       -959 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Queue.v                                                      | Verilog  |       -353 |         -1 |         -1 |       -355 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\RegFile.v                                                    | Verilog  |     -3,149 |         -1 |         -1 |     -3,151 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Rename.v                                                     | Verilog  |     -1,017 |         -1 |         -1 |     -1,019 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Rename_Table.v                                               | Verilog  |     -1,676 |         -1 |         -1 |     -1,678 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Reorder_Buffer.v                                             | Verilog  |    -25,660 |         -1 |         -1 |    -25,662 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Reservation_Station.v                                        | Verilog  |    -21,036 |         -1 |         -1 |    -21,038 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Reservation_Station_Slot.v                                   | Verilog  |       -564 |         -1 |         -1 |       -566 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Wallace_Tree.v                                               | Verilog  |     -6,091 |          0 |         -1 |     -6,092 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\Wallace_Tree_Cell.v                                          | Verilog  |       -334 |          0 |         -1 |       -335 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\genrtl\front_end_control.v                                          | Verilog  |        -25 |          0 |         -1 |        -26 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\arch_regfile.scala                   | Scala    |         17 |          0 |          3 |         20 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\commit\rob.scala                     | Scala    |        161 |         40 |         31 |        232 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\csr.scala                            | Scala    |         86 |          7 |          8 |        101 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\decoder.scala                        | Scala    |        115 |          9 |         10 |        134 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\dispatch\dispatch.scala              | Scala    |         38 |          8 |          6 |         52 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\execute\execute.scala                | Scala    |        120 |         33 |         33 |        186 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\execute\execute_unit.scala           | Scala    |        343 |         30 |         68 |        441 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\execute\mul_div\booth.scala          | Scala    |         56 |          1 |          6 |         63 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\execute\mul_div\div.scala            | Scala    |        103 |          2 |         18 |        123 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\execute\mul_div\mul.scala            | Scala    |         71 |          9 |         13 |         93 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\execute\mul_div\wallace_tree.scala   | Scala    |        127 |         11 |         23 |        161 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\issue\reservation_station.scala      | Scala    |        109 |         32 |         30 |        171 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\issue\reservation_station_slot.scala | Scala    |        137 |          9 |         31 |        177 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\regfile.scala                        | Scala    |         53 |          2 |         12 |         67 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\rename\busy_table.scala              | Scala    |         69 |         14 |         18 |        101 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\rename\free_list.scala               | Scala    |         89 |         27 |         21 |        137 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\rename\rename.scala                  | Scala    |         54 |         14 |         15 |         83 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\back_end\rename\rename_table.scala            | Scala    |         60 |          5 |          9 |         74 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\backend_with_decode.scala                     | Scala    |        103 |         23 |         21 |        147 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\consts.scala                                  | Scala    |         80 |         25 |          7 |        112 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\defs.scala                                    | Scala    |        118 |         84 |         22 |        224 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\branch_predictor.scala              | Scala    |         87 |         20 |          9 |        116 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\branch_presolve.scala               | Scala    |         48 |          8 |          3 |         59 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\fetch_queue.scala                   | Scala    |         26 |          0 |          4 |         30 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\fetchres.scala                      | Scala    |         24 |          0 |          3 |         27 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\front_end.scala                     | Scala    |         62 |         12 |         19 |         93 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\front_end_control.scala             | Scala    |         31 |          0 |          5 |         36 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\if1_if2.scala                       | Scala    |         30 |          0 |          7 |         37 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\if2_if3.scala                       | Scala    |         31 |          0 |          6 |         37 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\front_end\pc_gen.scala                        | Scala    |         36 |          0 |          7 |         43 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\insts.scala                                   | Scala    |        154 |         10 |          8 |        172 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\ladder.scala                                  | Scala    |         18 |         51 |          2 |         71 |
| d:\StudyDocuments\OOOCoreDesign\sbttest\chisel-template - ladder_be\src\test\scala\ladder\muldiv_test.scala                             | Scala    |         35 |          7 |         11 |         53 |
| Total                                                                                                                                   |          |   -146,078 |        470 |        454 |   -145,154 |
+-----------------------------------------------------------------------------------------------------------------------------------------+----------+------------+------------+------------+------------+