
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003352                       # Number of seconds simulated
sim_ticks                                  3351573282                       # Number of ticks simulated
final_tick                               574882610958                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  61803                       # Simulator instruction rate (inst/s)
host_op_rate                                    81185                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  98438                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891316                       # Number of bytes of host memory used
host_seconds                                 34047.39                       # Real time elapsed on the host
sim_insts                                  2104219230                       # Number of instructions simulated
sim_ops                                    2764120826                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       215424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       112512                       # Number of bytes read from this memory
system.physmem.bytes_read::total               338816                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10880                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        95872                       # Number of bytes written to this memory
system.physmem.bytes_written::total             95872                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1683                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          879                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2647                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             749                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  749                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1642214                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64275486                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1604023                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33569906                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               101091628                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1642214                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1604023                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3246237                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          28605073                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               28605073                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          28605073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1642214                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64275486                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1604023                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33569906                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              129696702                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8037347                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2855061                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2488185                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189319                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1434267                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1384356                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200673                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5691                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3499841                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15855735                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2855061                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1585029                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3358700                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876215                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        344298                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1721035                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91311                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7888587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.316431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.291258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4529887     57.42%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600996      7.62%     65.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294533      3.73%     68.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221714      2.81%     71.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          182072      2.31%     73.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          160311      2.03%     75.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54499      0.69%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195271      2.48%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1649304     20.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7888587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355224                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.972757                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3622730                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       321097                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3245760                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16091                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        682908                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313452                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2851                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17727200                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4481                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        682908                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3774026                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         140023                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40305                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3109213                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       142105                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17168110                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70750                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        58831                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22735031                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78167793                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78167793                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903406                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7831589                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2161                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1162                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           362602                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2626212                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595548                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7408                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       228231                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16141568                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2163                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13767409                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17572                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4656559                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12661555                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          128                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7888587                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.745231                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.856165                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2824092     35.80%     35.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1670415     21.18%     56.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       867451     11.00%     67.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1001032     12.69%     80.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       735924      9.33%     89.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477664      6.06%     96.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       204070      2.59%     98.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60952      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46987      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7888587                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58611     73.08%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12606     15.72%     88.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8980     11.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10806517     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109436      0.79%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2359276     17.14%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       491184      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13767409                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.712930                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80197                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005825                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35521174                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20800390                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13284317                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13847606                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22763                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       738135                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          109                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          103                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155792                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        682908                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          79229                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7149                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16143732                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63645                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2626212                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595548                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1148                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3902                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           49                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          103                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95389                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111604                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206993                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13465359                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2257453                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302050                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2735995                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017304                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            478542                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.675349                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13309630                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13284317                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7996615                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19701858                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.652824                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405881                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370187                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4773665                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2035                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187553                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7205679                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.577948                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.289569                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3369097     46.76%     46.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532920     21.27%     68.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836721     11.61%     79.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305080      4.23%     83.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       263067      3.65%     87.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       117148      1.63%     89.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       282439      3.92%     93.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77713      1.08%     94.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       421494      5.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7205679                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370187                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888074                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928960                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       421494                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22927933                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32971542                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3427                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 148760                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370187                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.803734                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.803734                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.244192                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.244192                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62344585                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17439410                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18280463                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2030                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8037347                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3030872                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2469178                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201635                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1232084                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1174176                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          322870                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8864                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3116930                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16546552                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3030872                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1497046                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3464054                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1085752                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        457302                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1529544                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        87276                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7919590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.587889                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.375063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4455536     56.26%     56.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          241756      3.05%     59.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          249529      3.15%     62.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          399947      5.05%     67.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          185480      2.34%     69.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          265151      3.35%     73.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          178895      2.26%     75.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          133050      1.68%     77.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1810246     22.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7919590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.377099                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.058708                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3283751                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       414707                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3313089                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27655                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        880384                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       514059                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          894                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19758012                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3469                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        880384                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3449191                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          96523                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       107433                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3173322                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       212733                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19043818                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        121589                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        63675                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26680796                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     88760398                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     88760398                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16221736                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10459025                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3265                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1667                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           565437                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1772136                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       912576                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         9793                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       280208                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17843338                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3283                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14156288                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25429                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6179229                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19052161                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7919590                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.787503                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.932497                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2749774     34.72%     34.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1720109     21.72%     56.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1112323     14.05%     70.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       752304      9.50%     79.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       698300      8.82%     88.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       383784      4.85%     93.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       351591      4.44%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        78285      0.99%     99.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73120      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7919590                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         106241     77.73%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15284     11.18%     88.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15153     11.09%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11814239     83.46%     83.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188056      1.33%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1595      0.01%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1403205      9.91%     94.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       749193      5.29%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14156288                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.761314                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             136678                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009655                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36394271                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24025954                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13747958                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14292966                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        20032                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       710800                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          111                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       240869                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        880384                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57171                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12553                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17846626                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        43607                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1772136                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       912576                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1662                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10659                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          111                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       120964                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114036                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       235000                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13896455                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1308249                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       259831                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2029105                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1975050                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            720856                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.728985                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13758542                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13747958                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9018955                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25643694                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.710509                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351703                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9452124                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11637006                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6209640                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3255                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       203519                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7039206                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.653170                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174777                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2695012     38.29%     38.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1994393     28.33%     66.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       793656     11.27%     77.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       397632      5.65%     83.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       364222      5.17%     88.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       165511      2.35%     91.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       180091      2.56%     93.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        92096      1.31%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       356593      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7039206                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9452124                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11637006                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1733043                       # Number of memory references committed
system.switch_cpus1.commit.loads              1061336                       # Number of loads committed
system.switch_cpus1.commit.membars               1621                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1680110                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10483214                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       239816                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       356593                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24529090                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36574728                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3437                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 117757                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9452124                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11637006                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9452124                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.850322                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.850322                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.176025                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.176025                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        62386446                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19071775                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18193842                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3242                       # number of misc regfile writes
system.l2.replacements                           2647                       # number of replacements
system.l2.tagsinuse                       8189.633680                       # Cycle average of tags in use
system.l2.total_refs                           331811                       # Total number of references to valid blocks.
system.l2.sampled_refs                          10836                       # Sample count of references to valid blocks.
system.l2.avg_refs                          30.621170                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           107.604880                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     39.584801                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    879.828895                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     39.655952                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    436.889446                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3916.238894                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2769.830812                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013135                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.004832                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.107401                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.004841                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.053331                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.478057                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.338114                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999711                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3745                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3316                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7066                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1854                       # number of Writeback hits
system.l2.Writeback_hits::total                  1854                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    76                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3769                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3368                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7142                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3769                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3368                       # number of overall hits
system.l2.overall_hits::total                    7142                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1683                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          879                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2647                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1683                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          879                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2647                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1683                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          879                       # number of overall misses
system.l2.overall_misses::total                  2647                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2446203                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    103206208                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2295607                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     56591744                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       164539762                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2446203                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    103206208                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2295607                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     56591744                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        164539762                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2446203                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    103206208                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2295607                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     56591744                       # number of overall miss cycles
system.l2.overall_miss_latency::total       164539762                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5428                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4195                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9713                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1854                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1854                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                76                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5452                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4247                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9789                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5452                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4247                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9789                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.934783                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.310059                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.209535                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.272521                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.934783                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.308694                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.206970                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.270406                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.934783                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.308694                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.206970                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.270406                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 56888.441860                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61322.761735                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 54657.309524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 64381.961320                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62160.846997                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 56888.441860                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61322.761735                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 54657.309524                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 64381.961320                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62160.846997                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 56888.441860                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61322.761735                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 54657.309524                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 64381.961320                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62160.846997                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  749                       # number of writebacks
system.l2.writebacks::total                       749                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1683                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          879                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2647                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1683                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          879                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2647                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1683                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          879                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2647                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2200519                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     93467304                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2057550                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     51521922                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    149247295                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2200519                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     93467304                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2057550                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     51521922                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    149247295                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2200519                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     93467304                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2057550                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     51521922                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    149247295                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.934783                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.310059                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.209535                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.272521                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.934783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.308694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.206970                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.270406                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.934783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.308694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.206970                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.270406                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51174.860465                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55536.128342                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48989.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 58614.245734                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56383.564413                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 51174.860465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55536.128342                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 48989.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 58614.245734                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56383.564413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 51174.860465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55536.128342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 48989.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 58614.245734                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56383.564413                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               558.035860                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001753501                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1776158.689716                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.468335                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.567525                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068058                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.826230                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.894288                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1720980                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1720980                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1720980                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1720980                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1720980                       # number of overall hits
system.cpu0.icache.overall_hits::total        1720980                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3473366                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3473366                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3473366                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3473366                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3473366                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3473366                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1721035                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1721035                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1721035                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1721035                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1721035                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1721035                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 63152.109091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 63152.109091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 63152.109091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 63152.109091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 63152.109091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 63152.109091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2916239                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2916239                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2916239                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2916239                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2916239                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2916239                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 63396.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63396.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 63396.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63396.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 63396.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63396.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5452                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250318                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5708                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39111.828662                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.977731                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.022269                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785069                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214931                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055860                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055860                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1128                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1128                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1015                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1015                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493444                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493444                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493444                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493444                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17110                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17110                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17182                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17182                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17182                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17182                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    785865424                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    785865424                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2657301                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2657301                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    788522725                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    788522725                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    788522725                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    788522725                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2072970                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2072970                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2510626                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2510626                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2510626                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2510626                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008254                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008254                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006844                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006844                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006844                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006844                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45930.182583                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45930.182583                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 36906.958333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36906.958333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45892.371377                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45892.371377                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45892.371377                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45892.371377                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          955                       # number of writebacks
system.cpu0.dcache.writebacks::total              955                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11682                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11682                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11730                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11730                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11730                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11730                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5428                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5428                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5452                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5452                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5452                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5452                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    135642058                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    135642058                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       633907                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       633907                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    136275965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    136275965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    136275965                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    136275965                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002618                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002618                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002172                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002172                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002172                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002172                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24989.325350                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24989.325350                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 26412.791667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26412.791667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24995.591526                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24995.591526                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24995.591526                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24995.591526                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               503.626618                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086305519                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2146848.851779                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.626618                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066709                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.807094                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1529493                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1529493                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1529493                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1529493                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1529493                       # number of overall hits
system.cpu1.icache.overall_hits::total        1529493                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3104314                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3104314                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3104314                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3104314                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3104314                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3104314                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1529544                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1529544                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1529544                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1529544                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1529544                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1529544                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 60868.901961                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60868.901961                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 60868.901961                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60868.901961                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 60868.901961                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60868.901961                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2669853                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2669853                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2669853                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2669853                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2669853                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2669853                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 60678.477273                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60678.477273                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 60678.477273                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60678.477273                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 60678.477273                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60678.477273                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4247                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166150247                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4503                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36897.678659                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.153589                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.846411                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.871694                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.128306                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1024155                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1024155                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       668271                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        668271                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1622                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1622                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1621                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1692426                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1692426                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1692426                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1692426                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10505                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10505                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10671                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10671                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10671                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10671                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    386148352                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    386148352                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5096291                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5096291                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    391244643                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    391244643                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    391244643                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    391244643                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1034660                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1034660                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       668437                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       668437                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1703097                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1703097                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1703097                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1703097                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010153                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000248                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000248                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006266                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006266                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006266                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006266                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36758.529462                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36758.529462                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 30700.548193                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 30700.548193                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36664.290413                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36664.290413                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36664.290413                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36664.290413                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          899                       # number of writebacks
system.cpu1.dcache.writebacks::total              899                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6310                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6310                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6424                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6424                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6424                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6424                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4195                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4195                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4247                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4247                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4247                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4247                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     85524286                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     85524286                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1060239                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1060239                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     86584525                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     86584525                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     86584525                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     86584525                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004054                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004054                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002494                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002494                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002494                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002494                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20387.195709                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20387.195709                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 20389.211538                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20389.211538                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20387.220391                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20387.220391                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20387.220391                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20387.220391                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
