# 16-16-fixed-point-multiplier-in-Verilog
Computers represent numbers in fixed point representation and floationg point representation. A 16x16 fixed point multiplier is implemented in Verilog HDL
