ARM GAS  /tmp/ccIyvNrm.s 			page 1


   1              		.arch armv7e-m
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stats.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.taus_get,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	taus_get:
  27              	.LFB35:
  28              		.file 1 "src/stats.c"
   1:src/stats.c   **** /* This file is part of 34S.
   2:src/stats.c   ****  * 
   3:src/stats.c   ****  * 34S is free software: you can redistribute it and/or modify
   4:src/stats.c   ****  * it under the terms of the GNU General Public License as published by
   5:src/stats.c   ****  * the Free Software Foundation, either version 3 of the License, or
   6:src/stats.c   ****  * (at your option) any later version.
   7:src/stats.c   ****  * 
   8:src/stats.c   ****  * 34S is distributed in the hope that it will be useful,
   9:src/stats.c   ****  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  10:src/stats.c   ****  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  11:src/stats.c   ****  * GNU General Public License for more details.
  12:src/stats.c   ****  * 
  13:src/stats.c   ****  * You should have received a copy of the GNU General Public License
  14:src/stats.c   ****  * along with 34S.  If not, see <http://www.gnu.org/licenses/>.
  15:src/stats.c   ****  */
  16:src/stats.c   **** 
  17:src/stats.c   **** // New version with variable register block
  18:src/stats.c   **** 
  19:src/stats.c   **** #include "xeq.h"
  20:src/stats.c   **** #include "storage.h"
  21:src/stats.c   **** #include "decn.h"
  22:src/stats.c   **** #include "stats.h"
  23:src/stats.c   **** #include "consts.h"
  24:src/stats.c   **** #include "int.h"
  25:src/stats.c   **** 
  26:src/stats.c   **** // #define DUMP1	// Debug output
  27:src/stats.c   **** 
  28:src/stats.c   **** #define DISCRETE_TOLERANCE	&const_0_1
  29:src/stats.c   **** 
  30:src/stats.c   **** /*
ARM GAS  /tmp/ccIyvNrm.s 			page 2


  31:src/stats.c   ****  *  Define register block
  32:src/stats.c   ****  */
  33:src/stats.c   **** STAT_DATA *StatRegs;
  34:src/stats.c   **** 
  35:src/stats.c   **** #define sigmaN		(StatRegs->sN)
  36:src/stats.c   **** #define sigmaX		(StatRegs->sX)
  37:src/stats.c   **** #define sigmaY		(StatRegs->sY)
  38:src/stats.c   **** #define sigmaX2		(StatRegs->sX2)
  39:src/stats.c   **** #define sigmaY2		(StatRegs->sY2)
  40:src/stats.c   **** #define sigmaXY		(StatRegs->sXY)
  41:src/stats.c   **** #define sigmaX2Y	(StatRegs->sX2Y)
  42:src/stats.c   **** #define sigmalnX	(StatRegs->slnX)
  43:src/stats.c   **** #define sigmalnXlnX	(StatRegs->slnXlnX)
  44:src/stats.c   **** #define sigmalnY	(StatRegs->slnY)
  45:src/stats.c   **** #define sigmalnYlnY	(StatRegs->slnYlnY)
  46:src/stats.c   **** #define sigmalnXlnY	(StatRegs->slnXlnY)
  47:src/stats.c   **** #define sigmaXlnY	(StatRegs->sXlnY)
  48:src/stats.c   **** #define sigmaYlnX	(StatRegs->sYlnX)
  49:src/stats.c   **** 
  50:src/stats.c   **** /*
  51:src/stats.c   ****  *  Actual size of this block (may be zero)
  52:src/stats.c   ****  */
  53:src/stats.c   **** SMALL_INT SizeStatRegs;
  54:src/stats.c   **** 
  55:src/stats.c   **** /*
  56:src/stats.c   ****  *  Handle block (de)allocation
  57:src/stats.c   ****  */
  58:src/stats.c   **** int sigmaCheck(void) {
  59:src/stats.c   **** 	if (SizeStatRegs == 0) {
  60:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
  61:src/stats.c   **** 		return 1;
  62:src/stats.c   **** 	}
  63:src/stats.c   **** 	StatRegs = (STAT_DATA *) ((unsigned short *)(Regs + TOPREALREG - NumRegs) - SizeStatRegs);
  64:src/stats.c   **** 	return 0;
  65:src/stats.c   **** }
  66:src/stats.c   **** 
  67:src/stats.c   **** static int sigmaAllocate(void)
  68:src/stats.c   **** {
  69:src/stats.c   **** 	if (State.have_stats == 0) {
  70:src/stats.c   **** 		SizeStatRegs = sizeof(STAT_DATA) >> 1;	// in 16 bit words!
  71:src/stats.c   **** 		if (move_retstk(-SizeStatRegs)) {
  72:src/stats.c   **** 			SizeStatRegs = 0;
  73:src/stats.c   **** 			report_err(ERR_RAM_FULL);
  74:src/stats.c   **** 			return 1;
  75:src/stats.c   **** 		}
  76:src/stats.c   **** 		State.have_stats = 1;
  77:src/stats.c   **** 		sigmaCheck();
  78:src/stats.c   **** 		xset(StatRegs, 0, sizeof(STAT_DATA));
  79:src/stats.c   **** 	}
  80:src/stats.c   **** 	return sigmaCheck();
  81:src/stats.c   **** }
  82:src/stats.c   **** 
  83:src/stats.c   **** void sigmaDeallocate(void) {
  84:src/stats.c   **** 	move_retstk(SizeStatRegs);
  85:src/stats.c   **** 	SizeStatRegs = 0;
  86:src/stats.c   **** 	State.have_stats = 0;
  87:src/stats.c   **** }
ARM GAS  /tmp/ccIyvNrm.s 			page 3


  88:src/stats.c   **** 
  89:src/stats.c   **** /*
  90:src/stats.c   ****  *  Helper for serial and storage commands
  91:src/stats.c   ****  */
  92:src/stats.c   **** int sigmaCopy(void *source)
  93:src/stats.c   **** {
  94:src/stats.c   **** 	if (sigmaAllocate())
  95:src/stats.c   **** 		return 1;
  96:src/stats.c   **** 	xcopy(StatRegs, source, sizeof(STAT_DATA));
  97:src/stats.c   **** 	return 0;
  98:src/stats.c   **** }
  99:src/stats.c   **** 
 100:src/stats.c   **** #ifdef DUMP1
 101:src/stats.c   **** #include <stdio.h>
 102:src/stats.c   **** static FILE *debugf = NULL;
 103:src/stats.c   **** 
 104:src/stats.c   **** static void open_debug(void) {
 105:src/stats.c   **** 	if (debugf == NULL) {
 106:src/stats.c   **** 		debugf = fopen("/dev/ttys001", "w");
 107:src/stats.c   **** 	}
 108:src/stats.c   **** }
 109:src/stats.c   **** static void dump1(const decNumber *a, const char *msg) {
 110:src/stats.c   **** 	char buf[2000], *b = buf;
 111:src/stats.c   **** 
 112:src/stats.c   **** 	open_debug();
 113:src/stats.c   **** 	if (decNumberIsNaN(a)) b= "NaN";
 114:src/stats.c   **** 	else if (decNumberIsInfinite(a)) b = decNumberIsNegative(a)?"-inf":"inf";
 115:src/stats.c   **** 	else
 116:src/stats.c   **** 		decNumberToString(a, b);
 117:src/stats.c   **** 	fprintf(debugf, "%s: %s\n", msg ? msg : "???", b);
 118:src/stats.c   **** 	fflush(debugf);
 119:src/stats.c   **** }
 120:src/stats.c   **** #endif
 121:src/stats.c   **** 
 122:src/stats.c   **** 
 123:src/stats.c   **** static void correlation(decNumber *, const enum sigma_modes);
 124:src/stats.c   **** 
 125:src/stats.c   **** static int check_data(int n) {
 126:src/stats.c   **** 	if (sigmaCheck() || sigmaN < n) {
 127:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
 128:src/stats.c   **** 		return 1;
 129:src/stats.c   **** 	}
 130:src/stats.c   **** 	return 0;
 131:src/stats.c   **** }
 132:src/stats.c   **** 
 133:src/stats.c   **** void stats_mode(enum nilop op) {
 134:src/stats.c   **** 	UState.sigma_mode = (op - OP_LINF) + SIGMA_LINEAR;
 135:src/stats.c   **** }
 136:src/stats.c   **** 
 137:src/stats.c   **** void sigma_clear(enum nilop op) {
 138:src/stats.c   **** 	sigmaDeallocate();
 139:src/stats.c   **** }
 140:src/stats.c   **** 
 141:src/stats.c   **** 
 142:src/stats.c   **** /* Accumulate sigma data.
 143:src/stats.c   ****  */
 144:src/stats.c   **** static void sigop(decimal64 *r, const decNumber *a, decNumber *(*op)(decNumber *, const decNumber *
ARM GAS  /tmp/ccIyvNrm.s 			page 4


 145:src/stats.c   **** 	decNumber t, u;
 146:src/stats.c   **** 
 147:src/stats.c   **** 	decimal64ToNumber(r, &t);
 148:src/stats.c   **** 	(*op)(&u, &t, a);
 149:src/stats.c   **** 	packed_from_number(r, &u);
 150:src/stats.c   **** }
 151:src/stats.c   **** 
 152:src/stats.c   **** static void sigop128(decimal128 *r, const decNumber *a, decNumber *(*op)(decNumber *, const decNumb
 153:src/stats.c   **** 	decNumber t, u;
 154:src/stats.c   **** 
 155:src/stats.c   **** 	decimal128ToNumber(r, &t);
 156:src/stats.c   **** 	(*op)(&u, &t, a);
 157:src/stats.c   **** 	packed128_from_number(r, &u);
 158:src/stats.c   **** }
 159:src/stats.c   **** 
 160:src/stats.c   **** 
 161:src/stats.c   **** /* Multiply a pair of values and accumulate into the sigma data.
 162:src/stats.c   ****  */
 163:src/stats.c   **** static void mulop(decimal64 *r, const decNumber *a, const decNumber *b, decNumber *(*op)(decNumber 
 164:src/stats.c   **** 	decNumber t;
 165:src/stats.c   **** 
 166:src/stats.c   **** 	sigop(r, dn_multiply(&t, a, b), op);
 167:src/stats.c   **** }
 168:src/stats.c   **** 
 169:src/stats.c   **** static void mulop128(decimal128 *r, const decNumber *a, const decNumber *b, decNumber *(*op)(decNum
 170:src/stats.c   **** 	decNumber t;
 171:src/stats.c   **** 
 172:src/stats.c   **** 	sigop128(r, dn_multiply(&t, a, b), op);
 173:src/stats.c   **** }
 174:src/stats.c   **** 
 175:src/stats.c   **** 
 176:src/stats.c   **** /* Define a helper function to handle sigma+ and sigma-
 177:src/stats.c   ****  */
 178:src/stats.c   **** static void sigma_helper(decNumber *(*op)(decNumber *, const decNumber *, const decNumber *), const
 179:src/stats.c   **** 	decNumber lx, ly;
 180:src/stats.c   **** 
 181:src/stats.c   **** 	sigop(&sigmaX, x, op);
 182:src/stats.c   **** 	sigop(&sigmaY, y, op);
 183:src/stats.c   **** 	mulop128(&sigmaX2, x, x, op);
 184:src/stats.c   **** 	mulop128(&sigmaY2, y, y, op);
 185:src/stats.c   **** 	mulop128(&sigmaXY, x, y, op);
 186:src/stats.c   **** 
 187:src/stats.c   **** 	decNumberSquare(&lx, x);
 188:src/stats.c   **** 	mulop128(&sigmaX2Y, &lx, y, op);
 189:src/stats.c   **** 
 190:src/stats.c   **** //	if (UState.sigma_mode == SIGMA_LINEAR)
 191:src/stats.c   **** //		return;
 192:src/stats.c   **** 
 193:src/stats.c   **** 	dn_ln(&lx, x);
 194:src/stats.c   **** 	dn_ln(&ly, y);
 195:src/stats.c   **** 
 196:src/stats.c   **** 	sigop(&sigmalnX, &lx, op);
 197:src/stats.c   **** 	sigop(&sigmalnY, &ly, op);
 198:src/stats.c   **** 	mulop(&sigmalnXlnX, &lx, &lx, op);
 199:src/stats.c   **** 	mulop(&sigmalnYlnY, &ly, &ly, op);
 200:src/stats.c   **** 	mulop(&sigmalnXlnY, &lx, &ly, op);
 201:src/stats.c   **** 	mulop(&sigmaXlnY, x, &ly, op);
ARM GAS  /tmp/ccIyvNrm.s 			page 5


 202:src/stats.c   **** 	mulop(&sigmaYlnX, y, &lx, op);
 203:src/stats.c   **** }
 204:src/stats.c   **** 
 205:src/stats.c   **** static void sigma_helper_xy(decNumber *(*op)(decNumber *, const decNumber *, const decNumber *)) {
 206:src/stats.c   **** 	decNumber x, y;
 207:src/stats.c   **** 
 208:src/stats.c   **** 	getXY(&x, &y);
 209:src/stats.c   **** 	sigma_helper(op, &x, &y);
 210:src/stats.c   **** }
 211:src/stats.c   **** 
 212:src/stats.c   **** void sigma_plus() {
 213:src/stats.c   **** 	if (sigmaAllocate())
 214:src/stats.c   **** 		return;
 215:src/stats.c   **** 	++sigmaN;
 216:src/stats.c   **** 	sigma_helper_xy(&dn_add);
 217:src/stats.c   **** }
 218:src/stats.c   **** 
 219:src/stats.c   **** void sigma_minus() {
 220:src/stats.c   **** 	if (sigmaAllocate())
 221:src/stats.c   **** 		return;
 222:src/stats.c   **** 	sigma_helper_xy(&dn_subtract);
 223:src/stats.c   **** 	--sigmaN;
 224:src/stats.c   **** }
 225:src/stats.c   **** 
 226:src/stats.c   **** /*
 227:src/stats.c   ****  * Used by Stopwatch to compute round time averages
 228:src/stats.c   ****  */
 229:src/stats.c   **** int sigma_plus_x( const decNumber *x) {
 230:src/stats.c   **** 	decNumber y;
 231:src/stats.c   **** 
 232:src/stats.c   **** 	if (sigmaAllocate())
 233:src/stats.c   **** 		return -1;
 234:src/stats.c   **** 	
 235:src/stats.c   **** 	ullint_to_dn(&y, ++sigmaN);
 236:src/stats.c   **** 	sigma_helper(&dn_add, x, &y);
 237:src/stats.c   **** 	return sigmaN;
 238:src/stats.c   **** }
 239:src/stats.c   **** 
 240:src/stats.c   **** /* Loop through the various modes and work out
 241:src/stats.c   ****  * which has the highest absolute correlation.
 242:src/stats.c   ****  */
 243:src/stats.c   **** static enum sigma_modes determine_best(void) {
 244:src/stats.c   **** 	enum sigma_modes m = SIGMA_LINEAR;
 245:src/stats.c   **** 	int i;
 246:src/stats.c   **** 	decNumber b, c, d;
 247:src/stats.c   **** 
 248:src/stats.c   **** 	if (sigmaN > 2) {
 249:src/stats.c   **** 		correlation(&c, SIGMA_LINEAR);
 250:src/stats.c   **** 		dn_abs(&b, &c);
 251:src/stats.c   **** 		for (i=SIGMA_LINEAR+1; i<SIGMA_BEST; i++) {
 252:src/stats.c   **** 			correlation(&d, (enum sigma_modes) i);
 253:src/stats.c   **** 
 254:src/stats.c   **** 			if (! decNumberIsNaN(&d)) {
 255:src/stats.c   **** 				dn_abs(&c, &d);
 256:src/stats.c   **** 				if (dn_gt(&c, &b)) {
 257:src/stats.c   **** 					decNumberCopy(&b, &c);
 258:src/stats.c   **** 					m = (enum sigma_modes) i;
ARM GAS  /tmp/ccIyvNrm.s 			page 6


 259:src/stats.c   **** 				}
 260:src/stats.c   **** 			}
 261:src/stats.c   **** 		}
 262:src/stats.c   **** 	}
 263:src/stats.c   **** 	return m;
 264:src/stats.c   **** }
 265:src/stats.c   **** 
 266:src/stats.c   **** 
 267:src/stats.c   **** /* Return the appropriate variables for the specified fit.
 268:src/stats.c   ****  * If the fit is best, call a routine to figure out which has the highest
 269:src/stats.c   ****  * absolute r.  This entails a recursive call back here.
 270:src/stats.c   ****  */
 271:src/stats.c   **** static enum sigma_modes get_sigmas(decNumber *N, decNumber *sx, decNumber *sy, 
 272:src/stats.c   **** 					decNumber *sxx, decNumber *syy,
 273:src/stats.c   **** 					decNumber *sxy, enum sigma_modes mode) {
 274:src/stats.c   **** 	int lnx, lny;
 275:src/stats.c   **** 	decimal64 *xy = NULL;
 276:src/stats.c   **** 
 277:src/stats.c   **** 	if (mode == SIGMA_BEST)
 278:src/stats.c   **** 		mode = determine_best();
 279:src/stats.c   **** 
 280:src/stats.c   **** 	switch (mode) {
 281:src/stats.c   **** 	default:
 282:src/stats.c   **** 	case SIGMA_LINEAR:
 283:src/stats.c   **** 		DispMsg = "Linear";
 284:src/stats.c   **** 	case SIGMA_QUIET_LINEAR:
 285:src/stats.c   **** 		lnx = lny = 0;
 286:src/stats.c   **** 		break;
 287:src/stats.c   **** 
 288:src/stats.c   **** 	case SIGMA_LOG:
 289:src/stats.c   **** 		DispMsg = "Log";
 290:src/stats.c   **** 		xy = &sigmaYlnX;
 291:src/stats.c   **** 		lnx = 1;
 292:src/stats.c   **** 		lny = 0;
 293:src/stats.c   **** 		break;
 294:src/stats.c   **** 
 295:src/stats.c   **** 	case SIGMA_EXP:
 296:src/stats.c   **** 		DispMsg = "Exp";
 297:src/stats.c   **** 		xy = &sigmaXlnY;
 298:src/stats.c   **** 		lnx = 0;
 299:src/stats.c   **** 		lny = 1;
 300:src/stats.c   **** 		break;
 301:src/stats.c   **** 
 302:src/stats.c   **** 	case SIGMA_POWER:
 303:src/stats.c   **** 		DispMsg = "Power";
 304:src/stats.c   **** 	case SIGMA_QUIET_POWER:
 305:src/stats.c   **** 		xy = &sigmalnXlnY;
 306:src/stats.c   **** 		lnx = lny = 1;
 307:src/stats.c   **** 		break;
 308:src/stats.c   **** 	}
 309:src/stats.c   **** 
 310:src/stats.c   **** 	if (N != NULL)
 311:src/stats.c   **** 		int_to_dn(N, sigmaN);
 312:src/stats.c   **** 	if (sx != NULL)
 313:src/stats.c   **** 		decimal64ToNumber(lnx ? &sigmalnX : &sigmaX, sx);
 314:src/stats.c   **** 	if (sy != NULL)
 315:src/stats.c   **** 		decimal64ToNumber(lny ? &sigmalnY : &sigmaY, sy);
ARM GAS  /tmp/ccIyvNrm.s 			page 7


 316:src/stats.c   **** 	if (sxx != NULL) {
 317:src/stats.c   **** 		if (lnx)
 318:src/stats.c   **** 			decimal64ToNumber(&sigmalnXlnX, sxx);
 319:src/stats.c   **** 		else
 320:src/stats.c   **** 			decimal128ToNumber(&sigmaX2, sxx);
 321:src/stats.c   **** 	}
 322:src/stats.c   **** 	if (syy != NULL) {
 323:src/stats.c   **** 		if (lny)
 324:src/stats.c   **** 			decimal64ToNumber(&sigmalnYlnY, syy);
 325:src/stats.c   **** 		else
 326:src/stats.c   **** 			decimal128ToNumber(&sigmaY2, syy);
 327:src/stats.c   **** 	}
 328:src/stats.c   **** 	if (sxy != NULL) {
 329:src/stats.c   **** 		if (lnx || lny)
 330:src/stats.c   **** 			decimal64ToNumber(xy, sxy);
 331:src/stats.c   **** 		else
 332:src/stats.c   **** 			decimal128ToNumber(&sigmaXY, sxy);
 333:src/stats.c   **** 	}
 334:src/stats.c   **** 	return mode;
 335:src/stats.c   **** }
 336:src/stats.c   **** 
 337:src/stats.c   **** 
 338:src/stats.c   **** /*
 339:src/stats.c   ****  *  Return a summation register to the user.
 340:src/stats.c   ****  *  Opcodes have been reaaranged to move sigmaN to the end of the list.
 341:src/stats.c   ****  *  decimal64 values are grouped together, if decimal128 is used, regrouping is required
 342:src/stats.c   ****  */
 343:src/stats.c   **** void sigma_val(enum nilop op) {
 344:src/stats.c   **** 	REGISTER *const x = StackBase;
 345:src/stats.c   **** 	const int dbl = is_dblmode();
 346:src/stats.c   **** 	if (SizeStatRegs == 0) {
 347:src/stats.c   **** 		zero_X();
 348:src/stats.c   **** 		return;
 349:src/stats.c   **** 	}
 350:src/stats.c   **** 	sigmaCheck();
 351:src/stats.c   **** 	if (op == OP_sigmaN) {
 352:src/stats.c   **** 		if (sigmaN > 0)
 353:src/stats.c   **** 			setX_int_sgn( sigmaN, 0);
 354:src/stats.c   **** 		else
 355:src/stats.c   **** 			setX_int_sgn( -sigmaN, 1);
 356:src/stats.c   **** 	}
 357:src/stats.c   **** 	else if (op < OP_sigmaX) {
 358:src/stats.c   **** 		decimal128 *d = (&sigmaX2Y) + (op - OP_sigmaX2Y);
 359:src/stats.c   **** 		if (dbl)
 360:src/stats.c   **** 			x->d = *d;
 361:src/stats.c   **** 		else
 362:src/stats.c   **** 			packed_from_packed128(&(x->s), d);
 363:src/stats.c   **** 	}
 364:src/stats.c   **** 	else {
 365:src/stats.c   **** 		x->s = (&sigmaX)[op - OP_sigmaX];
 366:src/stats.c   **** 		if (dbl)
 367:src/stats.c   **** 			packed128_from_packed(&(x->d), &(x->s));
 368:src/stats.c   **** 	}
 369:src/stats.c   **** }
 370:src/stats.c   **** 
 371:src/stats.c   **** void sigma_sum(enum nilop op) {
 372:src/stats.c   **** 	REGISTER *const x = StackBase;
ARM GAS  /tmp/ccIyvNrm.s 			page 8


 373:src/stats.c   **** 	REGISTER *const y = get_reg_n(regY_idx);
 374:src/stats.c   **** 
 375:src/stats.c   **** 	if (SizeStatRegs == 0) {
 376:src/stats.c   **** 		x->s = y->s = get_const(OP_ZERO, 0)->s;
 377:src/stats.c   **** 	}
 378:src/stats.c   **** 	else {
 379:src/stats.c   **** 		sigmaCheck();	// recompute pointer to StatRegs
 380:src/stats.c   **** 		x->s = sigmaX;
 381:src/stats.c   **** 		y->s = sigmaY;
 382:src/stats.c   **** 	}
 383:src/stats.c   **** 	if (is_dblmode()) {
 384:src/stats.c   **** 		packed128_from_packed(&(x->d), &(x->s));
 385:src/stats.c   **** 		packed128_from_packed(&(y->d), &(y->s));
 386:src/stats.c   **** 	}
 387:src/stats.c   **** }
 388:src/stats.c   **** 
 389:src/stats.c   **** 
 390:src/stats.c   **** static void mean_common(int index, const decNumber *x, const decNumber *n, int exp) {
 391:src/stats.c   **** 	decNumber t, u, *p = &t;
 392:src/stats.c   **** 
 393:src/stats.c   **** 	dn_divide(&t, x, n);
 394:src/stats.c   **** 	if (exp)
 395:src/stats.c   **** 		dn_exp(p=&u, &t);
 396:src/stats.c   **** 	setRegister(index, p);
 397:src/stats.c   **** }
 398:src/stats.c   **** 
 399:src/stats.c   **** void stats_mean(enum nilop op) {
 400:src/stats.c   **** 	decNumber N;
 401:src/stats.c   **** 	decNumber sx, sy;
 402:src/stats.c   **** 
 403:src/stats.c   **** 	if (check_data(1))
 404:src/stats.c   **** 		return;
 405:src/stats.c   **** 	get_sigmas(&N, &sx, &sy, NULL, NULL, NULL, SIGMA_QUIET_LINEAR);
 406:src/stats.c   **** 
 407:src/stats.c   **** 	mean_common(regX_idx, &sx, &N, 0);
 408:src/stats.c   **** 	mean_common(regY_idx, &sy, &N, 0);
 409:src/stats.c   **** }
 410:src/stats.c   **** 
 411:src/stats.c   **** 
 412:src/stats.c   **** // weighted mean sigmaXY / sigmaY
 413:src/stats.c   **** void stats_wmean(enum nilop op) {
 414:src/stats.c   **** 	decNumber xy, y;
 415:src/stats.c   **** 
 416:src/stats.c   **** 	if (check_data(1))
 417:src/stats.c   **** 		return;
 418:src/stats.c   **** 	get_sigmas(NULL, NULL, &y, NULL, NULL, &xy, SIGMA_QUIET_LINEAR);
 419:src/stats.c   **** 
 420:src/stats.c   **** 	mean_common(regX_idx, &xy, &y, 0);
 421:src/stats.c   **** }
 422:src/stats.c   **** 
 423:src/stats.c   **** // geometric mean e^(sigmaLnX / N)
 424:src/stats.c   **** void stats_gmean(enum nilop op) {
 425:src/stats.c   **** 	decNumber N;
 426:src/stats.c   **** 	decNumber sx, sy;
 427:src/stats.c   **** 
 428:src/stats.c   **** 	if (check_data(1))
 429:src/stats.c   **** 		return;
ARM GAS  /tmp/ccIyvNrm.s 			page 9


 430:src/stats.c   **** 	get_sigmas(&N, &sx, &sy, NULL, NULL, NULL, SIGMA_QUIET_POWER);
 431:src/stats.c   **** 
 432:src/stats.c   **** 	mean_common(regX_idx, &sx, &N, 1);
 433:src/stats.c   **** 	mean_common(regY_idx, &sy, &N, 1);
 434:src/stats.c   **** }
 435:src/stats.c   **** 
 436:src/stats.c   **** // Standard deviations and standard errors
 437:src/stats.c   **** static void do_s(int index,
 438:src/stats.c   **** 		const decNumber *sxx, const decNumber *sx,
 439:src/stats.c   **** 		const decNumber *N, const decNumber *denom, 
 440:src/stats.c   **** 		int rootn, int exp) {
 441:src/stats.c   **** 	decNumber t, u, v, *p = &t;
 442:src/stats.c   **** 
 443:src/stats.c   **** 	decNumberSquare(&t, sx);
 444:src/stats.c   **** 	dn_divide(&u, &t, N);
 445:src/stats.c   **** 	dn_subtract(&t, sxx, &u);
 446:src/stats.c   **** 	dn_divide(&u, &t, denom);
 447:src/stats.c   **** 	if (dn_le0(&u))
 448:src/stats.c   **** 		decNumberZero(&t);
 449:src/stats.c   **** 	else
 450:src/stats.c   **** 		dn_sqrt(&t, &u);
 451:src/stats.c   **** 
 452:src/stats.c   **** 	if (rootn) {
 453:src/stats.c   **** 		dn_sqrt(&u, N);
 454:src/stats.c   **** 		dn_divide(p = &v, &t, &u);
 455:src/stats.c   **** 	}
 456:src/stats.c   **** 	if (exp) {
 457:src/stats.c   **** 		dn_exp(&u, p);
 458:src/stats.c   **** 		p = &u;
 459:src/stats.c   **** 	}
 460:src/stats.c   **** 	setRegister(index, p);
 461:src/stats.c   **** }
 462:src/stats.c   **** 
 463:src/stats.c   **** // sx = sqrt(sigmaX^2 - (sigmaX ^ 2 ) / (n-1))
 464:src/stats.c   **** void stats_deviations(enum nilop op) {
 465:src/stats.c   **** 	decNumber N, nm1, *n = &N;
 466:src/stats.c   **** 	decNumber sx, sxx, sy, syy;
 467:src/stats.c   **** 	int sample = 1, rootn = 0, exp = 0;
 468:src/stats.c   **** 
 469:src/stats.c   **** 	if (check_data(2))
 470:src/stats.c   **** 		return;
 471:src/stats.c   **** 
 472:src/stats.c   **** 	if (op == OP_statSigma || op == OP_statGSigma)
 473:src/stats.c   **** 		sample = 0;
 474:src/stats.c   **** 	if (op == OP_statSErr || op == OP_statGSErr)
 475:src/stats.c   **** 		rootn = 1;
 476:src/stats.c   **** 	if (op == OP_statGS || op == OP_statGSigma || op == OP_statGSErr)
 477:src/stats.c   **** 		exp = 1;
 478:src/stats.c   **** 
 479:src/stats.c   **** 	get_sigmas(&N, &sx, &sy, &sxx, &syy, NULL, exp?SIGMA_QUIET_POWER:SIGMA_QUIET_LINEAR);
 480:src/stats.c   **** 	if (sample)
 481:src/stats.c   **** 		dn_m1(n = &nm1, &N);
 482:src/stats.c   **** 	do_s(regX_idx, &sxx, &sx, &N, n, rootn, exp);
 483:src/stats.c   **** 	do_s(regY_idx, &syy, &sy, &N, n, rootn, exp);
 484:src/stats.c   **** }
 485:src/stats.c   **** 
 486:src/stats.c   **** 
ARM GAS  /tmp/ccIyvNrm.s 			page 10


 487:src/stats.c   **** 
 488:src/stats.c   **** // Weighted standard deviation
 489:src/stats.c   **** void stats_wdeviations(enum nilop op) {
 490:src/stats.c   **** 	decNumber sxxy, sy, sxy, syy;
 491:src/stats.c   **** 	decNumber t, u, v, w, *p;
 492:src/stats.c   **** 	int sample = 1, rootn = 0;
 493:src/stats.c   **** 
 494:src/stats.c   **** 	if (op == OP_statWSigma)
 495:src/stats.c   **** 		sample = 0;
 496:src/stats.c   **** 	if (op == OP_statWSErr)
 497:src/stats.c   **** 		rootn = 1;
 498:src/stats.c   **** 
 499:src/stats.c   **** 	if (sigmaCheck())
 500:src/stats.c   **** 		return;
 501:src/stats.c   **** 	get_sigmas(NULL, NULL, &sy, NULL, &syy, &sxy, SIGMA_QUIET_LINEAR);
 502:src/stats.c   **** 	if (dn_lt(&sy, &const_2)) {
 503:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
 504:src/stats.c   **** 		return;
 505:src/stats.c   **** 	}
 506:src/stats.c   **** 	decimal128ToNumber(&sigmaX2Y, &sxxy);
 507:src/stats.c   **** 	dn_multiply(&t, &sy, &sxxy);
 508:src/stats.c   **** 	decNumberSquare(&u, &sxy);
 509:src/stats.c   **** 	dn_subtract(&v, &t, &u);
 510:src/stats.c   **** 	decNumberSquare(p = &t, &sy);
 511:src/stats.c   **** 	if (sample)
 512:src/stats.c   **** 		dn_subtract(p = &u, &t, &syy);
 513:src/stats.c   **** 	dn_divide(&w, &v, p);
 514:src/stats.c   **** 	dn_sqrt(p = &u, &w);
 515:src/stats.c   **** 	if (rootn) {
 516:src/stats.c   **** 		dn_sqrt(&t, &sy);
 517:src/stats.c   **** 		dn_divide(p = &v, &u, &t);
 518:src/stats.c   **** 	}
 519:src/stats.c   **** 	setX(p);
 520:src/stats.c   **** }
 521:src/stats.c   **** 
 522:src/stats.c   **** 
 523:src/stats.c   **** decNumber *stats_sigper(decNumber *res, const decNumber *x) {
 524:src/stats.c   **** 	decNumber sx, t;
 525:src/stats.c   **** 
 526:src/stats.c   **** 	if (sigmaCheck())
 527:src/stats.c   **** 		return res;
 528:src/stats.c   **** 	get_sigmas(NULL, &sx, NULL, NULL, NULL, NULL, SIGMA_QUIET_LINEAR);
 529:src/stats.c   **** 	dn_divide(&t, x, &sx);
 530:src/stats.c   **** 	return dn_mul100(res, &t);
 531:src/stats.c   **** }
 532:src/stats.c   **** 
 533:src/stats.c   **** /* Calculate the correlation based on the stats data using the
 534:src/stats.c   ****  * specified model.
 535:src/stats.c   ****  */
 536:src/stats.c   **** static void correlation(decNumber *t, const enum sigma_modes m) {
 537:src/stats.c   **** 	decNumber N, u, v, w;
 538:src/stats.c   **** 	decNumber sx, sy, sxx, syy, sxy;
 539:src/stats.c   **** 
 540:src/stats.c   **** 	get_sigmas(&N, &sx, &sy, &sxx, &syy, &sxy, m);
 541:src/stats.c   **** 
 542:src/stats.c   **** 	dn_multiply(t, &N, &sxx);
 543:src/stats.c   **** 	decNumberSquare(&u, &sx);
ARM GAS  /tmp/ccIyvNrm.s 			page 11


 544:src/stats.c   **** 	dn_subtract(&v, t, &u);
 545:src/stats.c   **** 	dn_multiply(t, &N, &syy);
 546:src/stats.c   **** 	decNumberSquare(&u, &sy);
 547:src/stats.c   **** 	dn_subtract(&w, t, &u);
 548:src/stats.c   **** 	dn_multiply(t, &v, &w);
 549:src/stats.c   **** 	dn_sqrt(&w, t);
 550:src/stats.c   **** 	dn_multiply(t, &N, &sxy);
 551:src/stats.c   **** 	dn_multiply(&u, &sx, &sy);
 552:src/stats.c   **** 	dn_subtract(&v, t, &u);
 553:src/stats.c   **** 	dn_divide(t, &v, &w);
 554:src/stats.c   **** 
 555:src/stats.c   **** 	if (dn_gt(t, &const_1))
 556:src/stats.c   **** 		dn_1(t);
 557:src/stats.c   **** 	else if (dn_lt(t, &const__1))
 558:src/stats.c   **** 		dn__1(t);
 559:src/stats.c   **** }
 560:src/stats.c   **** 
 561:src/stats.c   **** 
 562:src/stats.c   **** void stats_correlation(enum nilop op) {
 563:src/stats.c   **** 	decNumber t;
 564:src/stats.c   **** 
 565:src/stats.c   **** 	if (check_data(2))
 566:src/stats.c   **** 		return;
 567:src/stats.c   **** 	correlation(&t, (enum sigma_modes) UState.sigma_mode);
 568:src/stats.c   **** 	setX(&t);
 569:src/stats.c   **** }
 570:src/stats.c   **** 
 571:src/stats.c   **** 
 572:src/stats.c   **** void stats_COV(enum nilop op) {
 573:src/stats.c   **** 	const int sample = (op == OP_statCOV) ? 0 : 1;
 574:src/stats.c   **** 	decNumber N, t, u, v;
 575:src/stats.c   **** 	decNumber sx, sy, sxy;
 576:src/stats.c   **** 
 577:src/stats.c   **** 	if (check_data(2))
 578:src/stats.c   **** 		return;
 579:src/stats.c   **** 	get_sigmas(&N, &sx, &sy, NULL, NULL, &sxy, (enum sigma_modes) UState.sigma_mode);
 580:src/stats.c   **** 	dn_multiply(&t, &sx, &sy);
 581:src/stats.c   **** 	dn_divide(&u, &t, &N);
 582:src/stats.c   **** 	dn_subtract(&t, &sxy, &u);
 583:src/stats.c   **** 	if (sample) {
 584:src/stats.c   **** 		dn_m1(&v, &N);
 585:src/stats.c   **** 		dn_divide(&u, &t, &v);
 586:src/stats.c   **** 	} else
 587:src/stats.c   **** 		dn_divide(&u, &t, &N);
 588:src/stats.c   **** 	setX(&u);
 589:src/stats.c   **** }
 590:src/stats.c   **** 
 591:src/stats.c   **** 
 592:src/stats.c   **** // y = B + A . x
 593:src/stats.c   **** static enum sigma_modes do_LR(decNumber *B, decNumber *A) {
 594:src/stats.c   **** 	decNumber N, u, v, denom;
 595:src/stats.c   **** 	decNumber sx, sy, sxx, sxy;
 596:src/stats.c   **** 	enum sigma_modes m;
 597:src/stats.c   **** 
 598:src/stats.c   **** 	m = get_sigmas(&N, &sx, &sy, &sxx, NULL, &sxy, (enum sigma_modes) UState.sigma_mode);
 599:src/stats.c   **** 
 600:src/stats.c   **** 	dn_multiply(B, &N, &sxx);
ARM GAS  /tmp/ccIyvNrm.s 			page 12


 601:src/stats.c   **** 	decNumberSquare(&u, &sx);
 602:src/stats.c   **** 	dn_subtract(&denom, B, &u);
 603:src/stats.c   **** 
 604:src/stats.c   **** 	dn_multiply(B, &N, &sxy);
 605:src/stats.c   **** 	dn_multiply(&u, &sx, &sy);
 606:src/stats.c   **** 	dn_subtract(&v, B, &u);
 607:src/stats.c   **** 	dn_divide(A, &v, &denom);
 608:src/stats.c   **** 
 609:src/stats.c   **** 	dn_multiply(B, &sxx, &sy);
 610:src/stats.c   **** 	dn_multiply(&u, &sx, &sxy);
 611:src/stats.c   **** 	dn_subtract(&v, B, &u);
 612:src/stats.c   **** 	dn_divide(B, &v, &denom);
 613:src/stats.c   **** 
 614:src/stats.c   **** 	return m;
 615:src/stats.c   **** }
 616:src/stats.c   **** 
 617:src/stats.c   **** 
 618:src/stats.c   **** void stats_LR(enum nilop op) {
 619:src/stats.c   **** 	decNumber a, b;
 620:src/stats.c   **** 	enum sigma_modes m;
 621:src/stats.c   **** 
 622:src/stats.c   **** 	if (check_data(2))
 623:src/stats.c   **** 		return;
 624:src/stats.c   **** 	m = do_LR(&b, &a);
 625:src/stats.c   **** 	if (m == SIGMA_EXP || m == SIGMA_POWER || m == SIGMA_QUIET_POWER)
 626:src/stats.c   **** 		dn_exp(&b, &b);
 627:src/stats.c   **** 	setY(&a);
 628:src/stats.c   **** 	setX(&b);
 629:src/stats.c   **** }
 630:src/stats.c   **** 
 631:src/stats.c   **** 
 632:src/stats.c   **** decNumber *stats_xhat(decNumber *res, const decNumber *y) {
 633:src/stats.c   **** 	decNumber a, b, t, u;
 634:src/stats.c   **** 	enum sigma_modes m;
 635:src/stats.c   **** 
 636:src/stats.c   **** 	if (check_data(2))
 637:src/stats.c   **** 		return set_NaN(res);
 638:src/stats.c   **** 	m = do_LR(&b, &a);
 639:src/stats.c   **** 	switch (m) {
 640:src/stats.c   **** 	default:
 641:src/stats.c   **** 		dn_subtract(&t, y, &b);
 642:src/stats.c   **** 		return dn_divide(res, &t, &a);
 643:src/stats.c   **** 
 644:src/stats.c   **** 	case SIGMA_EXP:
 645:src/stats.c   **** 		dn_ln(&t, y);
 646:src/stats.c   **** 		dn_subtract(&u, &t, &b);
 647:src/stats.c   **** 		return dn_divide(res, &u, &a);
 648:src/stats.c   **** 
 649:src/stats.c   **** 	case SIGMA_LOG:
 650:src/stats.c   **** 		dn_subtract(&t, y, &b);
 651:src/stats.c   **** 		dn_divide(&b, &t, &a);
 652:src/stats.c   **** 		return dn_exp(res, &b);
 653:src/stats.c   **** 
 654:src/stats.c   **** 	case SIGMA_POWER:
 655:src/stats.c   **** 	case SIGMA_QUIET_POWER:
 656:src/stats.c   **** 		dn_ln(&t, y);
 657:src/stats.c   **** 		dn_subtract(&u, &t, &b);
ARM GAS  /tmp/ccIyvNrm.s 			page 13


 658:src/stats.c   **** 		dn_divide(&t, &u, &a);
 659:src/stats.c   **** 		return dn_exp(res, &t);
 660:src/stats.c   **** 	}
 661:src/stats.c   **** }
 662:src/stats.c   **** 
 663:src/stats.c   **** 
 664:src/stats.c   **** decNumber *stats_yhat(decNumber *res, const decNumber *x) {
 665:src/stats.c   **** 	decNumber a, b, t, u;
 666:src/stats.c   **** 	enum sigma_modes m;
 667:src/stats.c   **** 
 668:src/stats.c   **** 	if (check_data(2))
 669:src/stats.c   **** 		return set_NaN(res);
 670:src/stats.c   **** 	m = do_LR(&b, &a);
 671:src/stats.c   **** 	switch (m) {
 672:src/stats.c   **** 	default:
 673:src/stats.c   **** 		dn_multiply(&t, x, &a);
 674:src/stats.c   **** 		return dn_add(res, &t, &b);
 675:src/stats.c   **** 
 676:src/stats.c   **** 	case SIGMA_EXP:
 677:src/stats.c   **** 		dn_multiply(&t, x, &a);
 678:src/stats.c   **** 		dn_add(&a, &b, &t);
 679:src/stats.c   **** 		return dn_exp(res, &a);
 680:src/stats.c   **** 
 681:src/stats.c   **** 	case SIGMA_LOG:
 682:src/stats.c   **** 		dn_ln(&u, x);
 683:src/stats.c   **** 		dn_multiply(&t, &u, &a);
 684:src/stats.c   **** 		return dn_add(res, &t, &b);
 685:src/stats.c   **** 
 686:src/stats.c   **** 	case SIGMA_POWER:
 687:src/stats.c   **** 	case SIGMA_QUIET_POWER:
 688:src/stats.c   **** 		dn_ln(&t, x);
 689:src/stats.c   **** 		dn_multiply(&u, &t, &a);
 690:src/stats.c   **** 		dn_add(&t, &u, &b);
 691:src/stats.c   **** 		return dn_exp(res, &t);
 692:src/stats.c   **** 	}
 693:src/stats.c   **** }
 694:src/stats.c   **** 
 695:src/stats.c   **** 
 696:src/stats.c   **** /* rng/taus.c from the GNU Scientific Library.
 697:src/stats.c   ****  * The period of this generator is about 2^88.
 698:src/stats.c   ****  */
 699:src/stats.c   **** static unsigned long int taus_get(void) {
  29              		.loc 1 699 41 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 700:src/stats.c   **** #define MASK 0xffffffffUL
 701:src/stats.c   **** #define TAUSWORTHE(s,a,b,c,d) (((s & c) << d) & MASK) ^ ((((s << a) & MASK) ^ s) >> b)
 702:src/stats.c   **** 
 703:src/stats.c   ****   RandS1 = TAUSWORTHE (RandS1, 13, 19, 4294967294UL, 12);
  34              		.loc 1 703 3 view .LVU1
  35              		.loc 1 703 12 is_stmt 0 view .LVU2
  36 0000 144B     		ldr	r3, .L4
  37 0002 1549     		ldr	r1, .L4+4
  38 0004 1B68     		ldr	r3, [r3]
 704:src/stats.c   ****   RandS2 = TAUSWORTHE (RandS2,  2, 25, 4294967288UL, 4);
ARM GAS  /tmp/ccIyvNrm.s 			page 14


 705:src/stats.c   ****   RandS3 = TAUSWORTHE (RandS3,  3, 11, 4294967280UL, 17);
  39              		.loc 1 705 12 view .LVU3
  40 0006 154A     		ldr	r2, .L4+8
  41 0008 D3F8D807 		ldr	r0, [r3, #2008]
 699:src/stats.c   **** #define MASK 0xffffffffUL
  42              		.loc 1 699 41 view .LVU4
  43 000c 70B4     		push	{r4, r5, r6}
  44              		.cfi_def_cfa_offset 12
  45              		.cfi_offset 4, -12
  46              		.cfi_offset 5, -8
  47              		.cfi_offset 6, -4
 704:src/stats.c   ****   RandS2 = TAUSWORTHE (RandS2,  2, 25, 4294967288UL, 4);
  48              		.loc 1 704 12 view .LVU5
  49 000e D3F8D467 		ldr	r6, [r3, #2004]
 703:src/stats.c   ****   RandS2 = TAUSWORTHE (RandS2,  2, 25, 4294967288UL, 4);
  50              		.loc 1 703 12 view .LVU6
  51 0012 D3F8D057 		ldr	r5, [r3, #2000]
 704:src/stats.c   ****   RandS2 = TAUSWORTHE (RandS2,  2, 25, 4294967288UL, 4);
  52              		.loc 1 704 12 view .LVU7
  53 0016 3401     		lsls	r4, r6, #4
 703:src/stats.c   ****   RandS2 = TAUSWORTHE (RandS2,  2, 25, 4294967288UL, 4);
  54              		.loc 1 703 12 view .LVU8
  55 0018 01EA0531 		and	r1, r1, r5, lsl #12
 704:src/stats.c   ****   RandS2 = TAUSWORTHE (RandS2,  2, 25, 4294967288UL, 4);
  56              		.loc 1 704 12 view .LVU9
  57 001c 86EA8606 		eor	r6, r6, r6, lsl #2
 703:src/stats.c   ****   RandS2 = TAUSWORTHE (RandS2,  2, 25, 4294967288UL, 4);
  58              		.loc 1 703 12 view .LVU10
  59 0020 85EA4535 		eor	r5, r5, r5, lsl #13
 704:src/stats.c   ****   RandS2 = TAUSWORTHE (RandS2,  2, 25, 4294967288UL, 4);
  60              		.loc 1 704 12 view .LVU11
  61 0024 24F07F04 		bic	r4, r4, #127
  62 0028 44EA5664 		orr	r4, r4, r6, lsr #25
 703:src/stats.c   ****   RandS2 = TAUSWORTHE (RandS2,  2, 25, 4294967288UL, 4);
  63              		.loc 1 703 12 view .LVU12
  64 002c 41EAD541 		orr	r1, r1, r5, lsr #19
  65              		.loc 1 705 12 view .LVU13
  66 0030 02EA4042 		and	r2, r2, r0, lsl #17
  67 0034 80EAC000 		eor	r0, r0, r0, lsl #3
  68 0038 42EAD022 		orr	r2, r2, r0, lsr #11
 706:src/stats.c   **** 
 707:src/stats.c   ****   return RandS1 ^ RandS2 ^ RandS3;
  69              		.loc 1 707 17 view .LVU14
  70 003c 81EA0400 		eor	r0, r1, r4
 704:src/stats.c   ****   RandS3 = TAUSWORTHE (RandS3,  3, 11, 4294967280UL, 17);
  71              		.loc 1 704 10 view .LVU15
  72 0040 C3F8D447 		str	r4, [r3, #2004]
 708:src/stats.c   **** }
  73              		.loc 1 708 1 view .LVU16
  74 0044 5040     		eors	r0, r0, r2
  75 0046 70BC     		pop	{r4, r5, r6}
  76              		.cfi_restore 6
  77              		.cfi_restore 5
  78              		.cfi_restore 4
  79              		.cfi_def_cfa_offset 0
 703:src/stats.c   ****   RandS2 = TAUSWORTHE (RandS2,  2, 25, 4294967288UL, 4);
  80              		.loc 1 703 10 view .LVU17
ARM GAS  /tmp/ccIyvNrm.s 			page 15


  81 0048 C3F8D017 		str	r1, [r3, #2000]
 704:src/stats.c   ****   RandS3 = TAUSWORTHE (RandS3,  3, 11, 4294967280UL, 17);
  82              		.loc 1 704 3 is_stmt 1 view .LVU18
 705:src/stats.c   **** 
  83              		.loc 1 705 3 view .LVU19
 705:src/stats.c   **** 
  84              		.loc 1 705 10 is_stmt 0 view .LVU20
  85 004c C3F8D827 		str	r2, [r3, #2008]
 707:src/stats.c   **** }
  86              		.loc 1 707 3 is_stmt 1 view .LVU21
  87              		.loc 1 708 1 is_stmt 0 view .LVU22
  88 0050 7047     		bx	lr
  89              	.L5:
  90 0052 00BF     		.align	2
  91              	.L4:
  92 0054 00000000 		.word	main_ram
  93 0058 00E0FFFF 		.word	-8192
  94 005c 0000E0FF 		.word	-2097152
  95              		.cfi_endproc
  96              	.LFE35:
  98              		.section	.text.taus_seed,"ax",%progbits
  99              		.align	1
 100              		.p2align 2,,3
 101              		.syntax unified
 102              		.thumb
 103              		.thumb_func
 104              		.fpu fpv4-sp-d16
 106              	taus_seed:
 107              	.LVL0:
 108              	.LFB36:
 709:src/stats.c   **** 
 710:src/stats.c   **** static void taus_seed(unsigned long int s) {
 109              		.loc 1 710 44 is_stmt 1 view -0
 110              		.cfi_startproc
 111              		@ args = 0, pretend = 0, frame = 0
 112              		@ frame_needed = 0, uses_anonymous_args = 0
 711:src/stats.c   **** 	int i;
 113              		.loc 1 711 2 view .LVU24
 712:src/stats.c   **** 
 713:src/stats.c   **** 	if (s == 0)
 114              		.loc 1 713 2 view .LVU25
 115 0000 0128     		cmp	r0, #1
 714:src/stats.c   **** 		s = 1;
 715:src/stats.c   **** #define LCG(n) ((69069 * n) & 0xffffffffUL)
 716:src/stats.c   **** 	RandS1 = LCG (s);
 116              		.loc 1 716 11 is_stmt 0 view .LVU26
 117 0002 1A4B     		ldr	r3, .L15
 118              		.loc 1 716 2 view .LVU27
 119 0004 1A4A     		ldr	r2, .L15+4
 120 0006 38BF     		it	cc
 121 0008 0120     		movcc	r0, #1
 122              	.LVL1:
 123              		.loc 1 716 2 is_stmt 1 view .LVU28
 124              		.loc 1 716 11 is_stmt 0 view .LVU29
 125 000a 03FB00F1 		mul	r1, r3, r0
 717:src/stats.c   **** 	if (RandS1 < 2) RandS1 += 2UL;
 126              		.loc 1 717 2 is_stmt 1 view .LVU30
ARM GAS  /tmp/ccIyvNrm.s 			page 16


 127              		.loc 1 717 5 is_stmt 0 view .LVU31
 128 000e 0129     		cmp	r1, #1
 710:src/stats.c   **** 	int i;
 129              		.loc 1 710 44 view .LVU32
 130 0010 10B5     		push	{r4, lr}
 131              		.cfi_def_cfa_offset 8
 132              		.cfi_offset 4, -8
 133              		.cfi_offset 14, -4
 716:src/stats.c   **** 	if (RandS1 < 2) RandS1 += 2UL;
 134              		.loc 1 716 2 view .LVU33
 135 0012 1468     		ldr	r4, [r2]
 136              		.loc 1 717 5 view .LVU34
 137 0014 1BD9     		bls	.L7
 718:src/stats.c   **** 
 719:src/stats.c   **** 	RandS2 = LCG (RandS1);
 138              		.loc 1 719 11 view .LVU35
 139 0016 174A     		ldr	r2, .L15+8
 716:src/stats.c   **** 	if (RandS1 < 2) RandS1 += 2UL;
 140              		.loc 1 716 9 view .LVU36
 141 0018 C4F8D017 		str	r1, [r4, #2000]
 142              		.loc 1 719 2 is_stmt 1 view .LVU37
 143              		.loc 1 719 11 is_stmt 0 view .LVU38
 144 001c 02FB00F0 		mul	r0, r2, r0
 145              	.LVL2:
 720:src/stats.c   **** 	if (RandS2 < 8) RandS2 += 8UL;
 146              		.loc 1 720 2 is_stmt 1 view .LVU39
 147              		.loc 1 720 5 is_stmt 0 view .LVU40
 148 0020 0728     		cmp	r0, #7
 149 0022 19D8     		bhi	.L9
 150              		.loc 1 720 18 is_stmt 1 discriminator 1 view .LVU41
 151              		.loc 1 720 25 is_stmt 0 discriminator 1 view .LVU42
 152 0024 0830     		adds	r0, r0, #8
 153 0026 C4F8D407 		str	r0, [r4, #2004]
 721:src/stats.c   **** 
 722:src/stats.c   **** 	RandS3 = LCG (RandS2);
 154              		.loc 1 722 2 is_stmt 1 discriminator 1 view .LVU43
 155              		.loc 1 722 11 is_stmt 0 discriminator 1 view .LVU44
 156 002a 03FB00F3 		mul	r3, r3, r0
 723:src/stats.c   **** 	if (RandS3 < 16) RandS3 += 16UL;
 157              		.loc 1 723 2 is_stmt 1 discriminator 1 view .LVU45
 158              	.L14:
 159              		.loc 1 723 26 is_stmt 0 discriminator 1 view .LVU46
 160 002e C4F8D837 		str	r3, [r4, #2008]
 161              	.LVL3:
 724:src/stats.c   **** #undef LCG
 725:src/stats.c   **** 
 726:src/stats.c   **** 	for (i=0; i<6; i++)
 162              		.loc 1 726 12 is_stmt 1 discriminator 1 view .LVU47
 727:src/stats.c   **** 		taus_get();
 163              		.loc 1 727 3 discriminator 1 view .LVU48
 164 0032 FFF7FEFF 		bl	taus_get
 165              	.LVL4:
 726:src/stats.c   **** 		taus_get();
 166              		.loc 1 726 17 discriminator 1 view .LVU49
 726:src/stats.c   **** 		taus_get();
 167              		.loc 1 726 12 discriminator 1 view .LVU50
 168              		.loc 1 727 3 discriminator 1 view .LVU51
ARM GAS  /tmp/ccIyvNrm.s 			page 17


 169 0036 FFF7FEFF 		bl	taus_get
 170              	.LVL5:
 726:src/stats.c   **** 		taus_get();
 171              		.loc 1 726 17 discriminator 1 view .LVU52
 726:src/stats.c   **** 		taus_get();
 172              		.loc 1 726 12 discriminator 1 view .LVU53
 173              		.loc 1 727 3 discriminator 1 view .LVU54
 174 003a FFF7FEFF 		bl	taus_get
 175              	.LVL6:
 726:src/stats.c   **** 		taus_get();
 176              		.loc 1 726 17 discriminator 1 view .LVU55
 726:src/stats.c   **** 		taus_get();
 177              		.loc 1 726 12 discriminator 1 view .LVU56
 178              		.loc 1 727 3 discriminator 1 view .LVU57
 179 003e FFF7FEFF 		bl	taus_get
 180              	.LVL7:
 726:src/stats.c   **** 		taus_get();
 181              		.loc 1 726 17 discriminator 1 view .LVU58
 726:src/stats.c   **** 		taus_get();
 182              		.loc 1 726 12 discriminator 1 view .LVU59
 183              		.loc 1 727 3 discriminator 1 view .LVU60
 184 0042 FFF7FEFF 		bl	taus_get
 185              	.LVL8:
 726:src/stats.c   **** 		taus_get();
 186              		.loc 1 726 17 discriminator 1 view .LVU61
 726:src/stats.c   **** 		taus_get();
 187              		.loc 1 726 12 discriminator 1 view .LVU62
 188              		.loc 1 727 3 discriminator 1 view .LVU63
 728:src/stats.c   **** }
 189              		.loc 1 728 1 is_stmt 0 discriminator 1 view .LVU64
 190 0046 BDE81040 		pop	{r4, lr}
 191              		.cfi_remember_state
 192              		.cfi_restore 14
 193              		.cfi_restore 4
 194              		.cfi_def_cfa_offset 0
 727:src/stats.c   **** 		taus_get();
 195              		.loc 1 727 3 discriminator 1 view .LVU65
 196 004a FFF7FEBF 		b	taus_get
 197              	.LVL9:
 198              	.L7:
 199              		.cfi_restore_state
 717:src/stats.c   **** 
 200              		.loc 1 717 18 is_stmt 1 discriminator 1 view .LVU66
 717:src/stats.c   **** 
 201              		.loc 1 717 25 is_stmt 0 discriminator 1 view .LVU67
 202 004e 881C     		adds	r0, r1, #2
 203              	.LVL10:
 717:src/stats.c   **** 
 204              		.loc 1 717 25 discriminator 1 view .LVU68
 205 0050 C4F8D007 		str	r0, [r4, #2000]
 719:src/stats.c   **** 	if (RandS2 < 8) RandS2 += 8UL;
 206              		.loc 1 719 2 is_stmt 1 discriminator 1 view .LVU69
 719:src/stats.c   **** 	if (RandS2 < 8) RandS2 += 8UL;
 207              		.loc 1 719 11 is_stmt 0 discriminator 1 view .LVU70
 208 0054 03FB00F0 		mul	r0, r3, r0
 720:src/stats.c   **** 
 209              		.loc 1 720 2 is_stmt 1 discriminator 1 view .LVU71
ARM GAS  /tmp/ccIyvNrm.s 			page 18


 210              	.L9:
 722:src/stats.c   **** 	if (RandS3 < 16) RandS3 += 16UL;
 211              		.loc 1 722 11 is_stmt 0 view .LVU72
 212 0058 044B     		ldr	r3, .L15
 719:src/stats.c   **** 	if (RandS2 < 8) RandS2 += 8UL;
 213              		.loc 1 719 9 view .LVU73
 214 005a C4F8D407 		str	r0, [r4, #2004]
 722:src/stats.c   **** 	if (RandS3 < 16) RandS3 += 16UL;
 215              		.loc 1 722 2 is_stmt 1 view .LVU74
 722:src/stats.c   **** 	if (RandS3 < 16) RandS3 += 16UL;
 216              		.loc 1 722 11 is_stmt 0 view .LVU75
 217 005e 03FB00F3 		mul	r3, r3, r0
 723:src/stats.c   **** #undef LCG
 218              		.loc 1 723 2 is_stmt 1 view .LVU76
 723:src/stats.c   **** #undef LCG
 219              		.loc 1 723 5 is_stmt 0 view .LVU77
 220 0062 0F2B     		cmp	r3, #15
 723:src/stats.c   **** #undef LCG
 221              		.loc 1 723 26 view .LVU78
 222 0064 98BF     		it	ls
 223 0066 1033     		addls	r3, r3, #16
 224 0068 E1E7     		b	.L14
 225              	.L16:
 226 006a 00BF     		.align	2
 227              	.L15:
 228 006c CD0D0100 		.word	69069
 229 0070 00000000 		.word	main_ram
 230 0074 2976581C 		.word	475559465
 231              		.cfi_endproc
 232              	.LFE36:
 234              		.section	.text.sigop128,"ax",%progbits
 235              		.align	1
 236              		.p2align 2,,3
 237              		.syntax unified
 238              		.thumb
 239              		.thumb_func
 240              		.fpu fpv4-sp-d16
 242              	sigop128:
 243              	.LVL11:
 244              	.LFB8:
 152:src/stats.c   **** 	decNumber t, u;
 245              		.loc 1 152 126 is_stmt 1 view -0
 246              		.cfi_startproc
 247              		@ args = 0, pretend = 0, frame = 72
 248              		@ frame_needed = 0, uses_anonymous_args = 0
 153:src/stats.c   **** 
 249              		.loc 1 153 2 view .LVU80
 155:src/stats.c   **** 	(*op)(&u, &t, a);
 250              		.loc 1 155 2 view .LVU81
 152:src/stats.c   **** 	decNumber t, u;
 251              		.loc 1 152 126 is_stmt 0 view .LVU82
 252 0000 70B5     		push	{r4, r5, r6, lr}
 253              		.cfi_def_cfa_offset 16
 254              		.cfi_offset 4, -16
 255              		.cfi_offset 5, -12
 256              		.cfi_offset 6, -8
 257              		.cfi_offset 14, -4
ARM GAS  /tmp/ccIyvNrm.s 			page 19


 258 0002 92B0     		sub	sp, sp, #72
 259              		.cfi_def_cfa_offset 88
 152:src/stats.c   **** 	decNumber t, u;
 260              		.loc 1 152 126 view .LVU83
 261 0004 0E46     		mov	r6, r1
 155:src/stats.c   **** 	(*op)(&u, &t, a);
 262              		.loc 1 155 2 view .LVU84
 263 0006 6946     		mov	r1, sp
 264              	.LVL12:
 152:src/stats.c   **** 	decNumber t, u;
 265              		.loc 1 152 126 view .LVU85
 266 0008 1546     		mov	r5, r2
 267 000a 0446     		mov	r4, r0
 155:src/stats.c   **** 	(*op)(&u, &t, a);
 268              		.loc 1 155 2 view .LVU86
 269 000c FFF7FEFF 		bl	decimal128ToNumber
 270              	.LVL13:
 156:src/stats.c   **** 	packed128_from_number(r, &u);
 271              		.loc 1 156 2 is_stmt 1 view .LVU87
 156:src/stats.c   **** 	packed128_from_number(r, &u);
 272              		.loc 1 156 3 is_stmt 0 view .LVU88
 273 0010 3246     		mov	r2, r6
 274 0012 6946     		mov	r1, sp
 275 0014 09A8     		add	r0, sp, #36
 276 0016 A847     		blx	r5
 277              	.LVL14:
 157:src/stats.c   **** }
 278              		.loc 1 157 2 is_stmt 1 view .LVU89
 279 0018 09A9     		add	r1, sp, #36
 280 001a 2046     		mov	r0, r4
 281 001c FFF7FEFF 		bl	packed128_from_number
 282              	.LVL15:
 158:src/stats.c   **** 
 283              		.loc 1 158 1 is_stmt 0 view .LVU90
 284 0020 12B0     		add	sp, sp, #72
 285              		.cfi_def_cfa_offset 16
 286              		@ sp needed
 287 0022 70BD     		pop	{r4, r5, r6, pc}
 158:src/stats.c   **** 
 288              		.loc 1 158 1 view .LVU91
 289              		.cfi_endproc
 290              	.LFE8:
 292              		.section	.text.sigop,"ax",%progbits
 293              		.align	1
 294              		.p2align 2,,3
 295              		.syntax unified
 296              		.thumb
 297              		.thumb_func
 298              		.fpu fpv4-sp-d16
 300              	sigop:
 301              	.LVL16:
 302              	.LFB7:
 144:src/stats.c   **** 	decNumber t, u;
 303              		.loc 1 144 122 is_stmt 1 view -0
 304              		.cfi_startproc
 305              		@ args = 0, pretend = 0, frame = 72
 306              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccIyvNrm.s 			page 20


 145:src/stats.c   **** 
 307              		.loc 1 145 2 view .LVU93
 147:src/stats.c   **** 	(*op)(&u, &t, a);
 308              		.loc 1 147 2 view .LVU94
 144:src/stats.c   **** 	decNumber t, u;
 309              		.loc 1 144 122 is_stmt 0 view .LVU95
 310 0000 70B5     		push	{r4, r5, r6, lr}
 311              		.cfi_def_cfa_offset 16
 312              		.cfi_offset 4, -16
 313              		.cfi_offset 5, -12
 314              		.cfi_offset 6, -8
 315              		.cfi_offset 14, -4
 316 0002 92B0     		sub	sp, sp, #72
 317              		.cfi_def_cfa_offset 88
 144:src/stats.c   **** 	decNumber t, u;
 318              		.loc 1 144 122 view .LVU96
 319 0004 0E46     		mov	r6, r1
 147:src/stats.c   **** 	(*op)(&u, &t, a);
 320              		.loc 1 147 2 view .LVU97
 321 0006 6946     		mov	r1, sp
 322              	.LVL17:
 144:src/stats.c   **** 	decNumber t, u;
 323              		.loc 1 144 122 view .LVU98
 324 0008 1546     		mov	r5, r2
 325 000a 0446     		mov	r4, r0
 147:src/stats.c   **** 	(*op)(&u, &t, a);
 326              		.loc 1 147 2 view .LVU99
 327 000c FFF7FEFF 		bl	decimal64ToNumber
 328              	.LVL18:
 148:src/stats.c   **** 	packed_from_number(r, &u);
 329              		.loc 1 148 2 is_stmt 1 view .LVU100
 148:src/stats.c   **** 	packed_from_number(r, &u);
 330              		.loc 1 148 3 is_stmt 0 view .LVU101
 331 0010 3246     		mov	r2, r6
 332 0012 6946     		mov	r1, sp
 333 0014 09A8     		add	r0, sp, #36
 334 0016 A847     		blx	r5
 335              	.LVL19:
 149:src/stats.c   **** }
 336              		.loc 1 149 2 is_stmt 1 view .LVU102
 337 0018 09A9     		add	r1, sp, #36
 338 001a 2046     		mov	r0, r4
 339 001c FFF7FEFF 		bl	packed_from_number
 340              	.LVL20:
 150:src/stats.c   **** 
 341              		.loc 1 150 1 is_stmt 0 view .LVU103
 342 0020 12B0     		add	sp, sp, #72
 343              		.cfi_def_cfa_offset 16
 344              		@ sp needed
 345 0022 70BD     		pop	{r4, r5, r6, pc}
 150:src/stats.c   **** 
 346              		.loc 1 150 1 view .LVU104
 347              		.cfi_endproc
 348              	.LFE7:
 350              		.section	.text.sigma_helper,"ax",%progbits
 351              		.align	1
 352              		.p2align 2,,3
ARM GAS  /tmp/ccIyvNrm.s 			page 21


 353              		.syntax unified
 354              		.thumb
 355              		.thumb_func
 356              		.fpu fpv4-sp-d16
 358              	sigma_helper:
 359              	.LVL21:
 360              	.LFB11:
 178:src/stats.c   **** 	decNumber lx, ly;
 361              		.loc 1 178 135 is_stmt 1 view -0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 112
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 179:src/stats.c   **** 
 365              		.loc 1 179 2 view .LVU106
 181:src/stats.c   **** 	sigop(&sigmaY, y, op);
 366              		.loc 1 181 2 view .LVU107
 178:src/stats.c   **** 	decNumber lx, ly;
 367              		.loc 1 178 135 is_stmt 0 view .LVU108
 368 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 369              		.cfi_def_cfa_offset 24
 370              		.cfi_offset 4, -24
 371              		.cfi_offset 5, -20
 372              		.cfi_offset 6, -16
 373              		.cfi_offset 7, -12
 374              		.cfi_offset 8, -8
 375              		.cfi_offset 14, -4
 181:src/stats.c   **** 	sigop(&sigmaY, y, op);
 376              		.loc 1 181 9 view .LVU109
 377 0004 4F4D     		ldr	r5, .L23
 181:src/stats.c   **** 	sigop(&sigmaY, y, op);
 378              		.loc 1 181 2 view .LVU110
 379 0006 2B68     		ldr	r3, [r5]
 178:src/stats.c   **** 	decNumber lx, ly;
 380              		.loc 1 178 135 view .LVU111
 381 0008 0446     		mov	r4, r0
 382 000a 9CB0     		sub	sp, sp, #112
 383              		.cfi_def_cfa_offset 136
 181:src/stats.c   **** 	sigop(&sigmaY, y, op);
 384              		.loc 1 181 2 view .LVU112
 385 000c 03F14000 		add	r0, r3, #64
 386              	.LVL22:
 178:src/stats.c   **** 	decNumber lx, ly;
 387              		.loc 1 178 135 view .LVU113
 388 0010 1646     		mov	r6, r2
 181:src/stats.c   **** 	sigop(&sigmaY, y, op);
 389              		.loc 1 181 2 view .LVU114
 390 0012 2246     		mov	r2, r4
 391              	.LVL23:
 178:src/stats.c   **** 	decNumber lx, ly;
 392              		.loc 1 178 135 view .LVU115
 393 0014 0F46     		mov	r7, r1
 181:src/stats.c   **** 	sigop(&sigmaY, y, op);
 394              		.loc 1 181 2 view .LVU116
 395 0016 FFF7FEFF 		bl	sigop
 396              	.LVL24:
 182:src/stats.c   **** 	mulop128(&sigmaX2, x, x, op);
 397              		.loc 1 182 2 is_stmt 1 view .LVU117
ARM GAS  /tmp/ccIyvNrm.s 			page 22


 398 001a 2868     		ldr	r0, [r5]
 399 001c 2246     		mov	r2, r4
 400 001e 3146     		mov	r1, r6
 401 0020 4830     		adds	r0, r0, #72
 402 0022 FFF7FEFF 		bl	sigop
 403              	.LVL25:
 183:src/stats.c   **** 	mulop128(&sigmaY2, y, y, op);
 404              		.loc 1 183 2 view .LVU118
 405 0026 2868     		ldr	r0, [r5]
 406              	.LBB28:
 407              	.LBB29:
 172:src/stats.c   **** }
 408              		.loc 1 172 14 is_stmt 0 view .LVU119
 409 0028 3A46     		mov	r2, r7
 410 002a 3946     		mov	r1, r7
 411              	.LBE29:
 412              	.LBE28:
 183:src/stats.c   **** 	mulop128(&sigmaY2, y, y, op);
 413              		.loc 1 183 2 view .LVU120
 414 002c 00F11008 		add	r8, r0, #16
 415              	.LVL26:
 416              	.LBB31:
 417              	.LBI28:
 169:src/stats.c   **** 	decNumber t;
 418              		.loc 1 169 13 is_stmt 1 view .LVU121
 419              	.LBB30:
 170:src/stats.c   **** 
 420              		.loc 1 170 2 view .LVU122
 172:src/stats.c   **** }
 421              		.loc 1 172 2 view .LVU123
 172:src/stats.c   **** }
 422              		.loc 1 172 14 is_stmt 0 view .LVU124
 423 0030 13A8     		add	r0, sp, #76
 424 0032 FFF7FEFF 		bl	dn_multiply
 425              	.LVL27:
 172:src/stats.c   **** }
 426              		.loc 1 172 2 view .LVU125
 427 0036 2246     		mov	r2, r4
 172:src/stats.c   **** }
 428              		.loc 1 172 14 view .LVU126
 429 0038 0146     		mov	r1, r0
 172:src/stats.c   **** }
 430              		.loc 1 172 2 view .LVU127
 431 003a 4046     		mov	r0, r8
 432 003c FFF7FEFF 		bl	sigop128
 433              	.LVL28:
 172:src/stats.c   **** }
 434              		.loc 1 172 2 view .LVU128
 435              	.LBE30:
 436              	.LBE31:
 184:src/stats.c   **** 	mulop128(&sigmaXY, x, y, op);
 437              		.loc 1 184 2 is_stmt 1 view .LVU129
 438 0040 2868     		ldr	r0, [r5]
 439              	.LBB32:
 440              	.LBB33:
 172:src/stats.c   **** }
 441              		.loc 1 172 14 is_stmt 0 view .LVU130
ARM GAS  /tmp/ccIyvNrm.s 			page 23


 442 0042 3246     		mov	r2, r6
 443 0044 3146     		mov	r1, r6
 444              	.LBE33:
 445              	.LBE32:
 184:src/stats.c   **** 	mulop128(&sigmaXY, x, y, op);
 446              		.loc 1 184 2 view .LVU131
 447 0046 00F12008 		add	r8, r0, #32
 448              	.LVL29:
 449              	.LBB35:
 450              	.LBI32:
 169:src/stats.c   **** 	decNumber t;
 451              		.loc 1 169 13 is_stmt 1 view .LVU132
 452              	.LBB34:
 170:src/stats.c   **** 
 453              		.loc 1 170 2 view .LVU133
 172:src/stats.c   **** }
 454              		.loc 1 172 2 view .LVU134
 172:src/stats.c   **** }
 455              		.loc 1 172 14 is_stmt 0 view .LVU135
 456 004a 13A8     		add	r0, sp, #76
 457 004c FFF7FEFF 		bl	dn_multiply
 458              	.LVL30:
 172:src/stats.c   **** }
 459              		.loc 1 172 2 view .LVU136
 460 0050 2246     		mov	r2, r4
 172:src/stats.c   **** }
 461              		.loc 1 172 14 view .LVU137
 462 0052 0146     		mov	r1, r0
 172:src/stats.c   **** }
 463              		.loc 1 172 2 view .LVU138
 464 0054 4046     		mov	r0, r8
 465 0056 FFF7FEFF 		bl	sigop128
 466              	.LVL31:
 172:src/stats.c   **** }
 467              		.loc 1 172 2 view .LVU139
 468              	.LBE34:
 469              	.LBE35:
 185:src/stats.c   **** 
 470              		.loc 1 185 2 is_stmt 1 view .LVU140
 471 005a 2868     		ldr	r0, [r5]
 472              	.LBB36:
 473              	.LBB37:
 172:src/stats.c   **** }
 474              		.loc 1 172 14 is_stmt 0 view .LVU141
 475 005c 3246     		mov	r2, r6
 476 005e 3946     		mov	r1, r7
 477              	.LBE37:
 478              	.LBE36:
 185:src/stats.c   **** 
 479              		.loc 1 185 2 view .LVU142
 480 0060 00F13008 		add	r8, r0, #48
 481              	.LVL32:
 482              	.LBB39:
 483              	.LBI36:
 169:src/stats.c   **** 	decNumber t;
 484              		.loc 1 169 13 is_stmt 1 view .LVU143
 485              	.LBB38:
ARM GAS  /tmp/ccIyvNrm.s 			page 24


 170:src/stats.c   **** 
 486              		.loc 1 170 2 view .LVU144
 172:src/stats.c   **** }
 487              		.loc 1 172 2 view .LVU145
 172:src/stats.c   **** }
 488              		.loc 1 172 14 is_stmt 0 view .LVU146
 489 0064 13A8     		add	r0, sp, #76
 490 0066 FFF7FEFF 		bl	dn_multiply
 491              	.LVL33:
 172:src/stats.c   **** }
 492              		.loc 1 172 2 view .LVU147
 493 006a 2246     		mov	r2, r4
 172:src/stats.c   **** }
 494              		.loc 1 172 14 view .LVU148
 495 006c 0146     		mov	r1, r0
 172:src/stats.c   **** }
 496              		.loc 1 172 2 view .LVU149
 497 006e 4046     		mov	r0, r8
 498 0070 FFF7FEFF 		bl	sigop128
 499              	.LVL34:
 172:src/stats.c   **** }
 500              		.loc 1 172 2 view .LVU150
 501              	.LBE38:
 502              	.LBE39:
 187:src/stats.c   **** 	mulop128(&sigmaX2Y, &lx, y, op);
 503              		.loc 1 187 2 is_stmt 1 view .LVU151
 504 0074 3946     		mov	r1, r7
 505 0076 01A8     		add	r0, sp, #4
 506 0078 FFF7FEFF 		bl	decNumberSquare
 507              	.LVL35:
 188:src/stats.c   **** 
 508              		.loc 1 188 2 view .LVU152
 509              	.LBB40:
 510              	.LBB41:
 172:src/stats.c   **** }
 511              		.loc 1 172 14 is_stmt 0 view .LVU153
 512 007c 3246     		mov	r2, r6
 513 007e 01A9     		add	r1, sp, #4
 514 0080 13A8     		add	r0, sp, #76
 515              	.LBE41:
 516              	.LBE40:
 188:src/stats.c   **** 
 517              		.loc 1 188 2 view .LVU154
 518 0082 D5F80080 		ldr	r8, [r5]
 519              	.LVL36:
 520              	.LBB43:
 521              	.LBI40:
 169:src/stats.c   **** 	decNumber t;
 522              		.loc 1 169 13 is_stmt 1 view .LVU155
 523              	.LBB42:
 170:src/stats.c   **** 
 524              		.loc 1 170 2 view .LVU156
 172:src/stats.c   **** }
 525              		.loc 1 172 2 view .LVU157
 172:src/stats.c   **** }
 526              		.loc 1 172 14 is_stmt 0 view .LVU158
 527 0086 FFF7FEFF 		bl	dn_multiply
ARM GAS  /tmp/ccIyvNrm.s 			page 25


 528              	.LVL37:
 172:src/stats.c   **** }
 529              		.loc 1 172 2 view .LVU159
 530 008a 2246     		mov	r2, r4
 172:src/stats.c   **** }
 531              		.loc 1 172 14 view .LVU160
 532 008c 0146     		mov	r1, r0
 172:src/stats.c   **** }
 533              		.loc 1 172 2 view .LVU161
 534 008e 4046     		mov	r0, r8
 535 0090 FFF7FEFF 		bl	sigop128
 536              	.LVL38:
 172:src/stats.c   **** }
 537              		.loc 1 172 2 view .LVU162
 538              	.LBE42:
 539              	.LBE43:
 193:src/stats.c   **** 	dn_ln(&ly, y);
 540              		.loc 1 193 2 is_stmt 1 view .LVU163
 541 0094 3946     		mov	r1, r7
 542 0096 01A8     		add	r0, sp, #4
 543 0098 FFF7FEFF 		bl	dn_ln
 544              	.LVL39:
 194:src/stats.c   **** 
 545              		.loc 1 194 2 view .LVU164
 546 009c 3146     		mov	r1, r6
 547 009e 0AA8     		add	r0, sp, #40
 548 00a0 FFF7FEFF 		bl	dn_ln
 549              	.LVL40:
 196:src/stats.c   **** 	sigop(&sigmalnY, &ly, op);
 550              		.loc 1 196 2 view .LVU165
 551 00a4 2868     		ldr	r0, [r5]
 552 00a6 2246     		mov	r2, r4
 553 00a8 01A9     		add	r1, sp, #4
 554 00aa 5030     		adds	r0, r0, #80
 555 00ac FFF7FEFF 		bl	sigop
 556              	.LVL41:
 197:src/stats.c   **** 	mulop(&sigmalnXlnX, &lx, &lx, op);
 557              		.loc 1 197 2 view .LVU166
 558 00b0 2868     		ldr	r0, [r5]
 559 00b2 2246     		mov	r2, r4
 560 00b4 0AA9     		add	r1, sp, #40
 561 00b6 6030     		adds	r0, r0, #96
 562 00b8 FFF7FEFF 		bl	sigop
 563              	.LVL42:
 198:src/stats.c   **** 	mulop(&sigmalnYlnY, &ly, &ly, op);
 564              		.loc 1 198 2 view .LVU167
 565 00bc 2868     		ldr	r0, [r5]
 566              	.LBB44:
 567              	.LBB45:
 166:src/stats.c   **** }
 568              		.loc 1 166 11 is_stmt 0 view .LVU168
 569 00be 01AA     		add	r2, sp, #4
 570              	.LBE45:
 571              	.LBE44:
 198:src/stats.c   **** 	mulop(&sigmalnYlnY, &ly, &ly, op);
 572              		.loc 1 198 2 view .LVU169
 573 00c0 00F15808 		add	r8, r0, #88
ARM GAS  /tmp/ccIyvNrm.s 			page 26


 574              	.LVL43:
 575              	.LBB47:
 576              	.LBI44:
 163:src/stats.c   **** 	decNumber t;
 577              		.loc 1 163 13 is_stmt 1 view .LVU170
 578              	.LBB46:
 164:src/stats.c   **** 
 579              		.loc 1 164 2 view .LVU171
 166:src/stats.c   **** }
 580              		.loc 1 166 2 view .LVU172
 166:src/stats.c   **** }
 581              		.loc 1 166 11 is_stmt 0 view .LVU173
 582 00c4 1146     		mov	r1, r2
 583 00c6 13A8     		add	r0, sp, #76
 584 00c8 FFF7FEFF 		bl	dn_multiply
 585              	.LVL44:
 166:src/stats.c   **** }
 586              		.loc 1 166 2 view .LVU174
 587 00cc 2246     		mov	r2, r4
 166:src/stats.c   **** }
 588              		.loc 1 166 11 view .LVU175
 589 00ce 0146     		mov	r1, r0
 166:src/stats.c   **** }
 590              		.loc 1 166 2 view .LVU176
 591 00d0 4046     		mov	r0, r8
 592 00d2 FFF7FEFF 		bl	sigop
 593              	.LVL45:
 166:src/stats.c   **** }
 594              		.loc 1 166 2 view .LVU177
 595              	.LBE46:
 596              	.LBE47:
 199:src/stats.c   **** 	mulop(&sigmalnXlnY, &lx, &ly, op);
 597              		.loc 1 199 2 is_stmt 1 view .LVU178
 598 00d6 2868     		ldr	r0, [r5]
 599              	.LBB48:
 600              	.LBB49:
 166:src/stats.c   **** }
 601              		.loc 1 166 11 is_stmt 0 view .LVU179
 602 00d8 0AAA     		add	r2, sp, #40
 603              	.LBE49:
 604              	.LBE48:
 199:src/stats.c   **** 	mulop(&sigmalnXlnY, &lx, &ly, op);
 605              		.loc 1 199 2 view .LVU180
 606 00da 00F16808 		add	r8, r0, #104
 607              	.LVL46:
 608              	.LBB51:
 609              	.LBI48:
 163:src/stats.c   **** 	decNumber t;
 610              		.loc 1 163 13 is_stmt 1 view .LVU181
 611              	.LBB50:
 164:src/stats.c   **** 
 612              		.loc 1 164 2 view .LVU182
 166:src/stats.c   **** }
 613              		.loc 1 166 2 view .LVU183
 166:src/stats.c   **** }
 614              		.loc 1 166 11 is_stmt 0 view .LVU184
 615 00de 1146     		mov	r1, r2
ARM GAS  /tmp/ccIyvNrm.s 			page 27


 616 00e0 13A8     		add	r0, sp, #76
 617 00e2 FFF7FEFF 		bl	dn_multiply
 618              	.LVL47:
 166:src/stats.c   **** }
 619              		.loc 1 166 2 view .LVU185
 620 00e6 2246     		mov	r2, r4
 166:src/stats.c   **** }
 621              		.loc 1 166 11 view .LVU186
 622 00e8 0146     		mov	r1, r0
 166:src/stats.c   **** }
 623              		.loc 1 166 2 view .LVU187
 624 00ea 4046     		mov	r0, r8
 625 00ec FFF7FEFF 		bl	sigop
 626              	.LVL48:
 166:src/stats.c   **** }
 627              		.loc 1 166 2 view .LVU188
 628              	.LBE50:
 629              	.LBE51:
 200:src/stats.c   **** 	mulop(&sigmaXlnY, x, &ly, op);
 630              		.loc 1 200 2 is_stmt 1 view .LVU189
 631 00f0 2868     		ldr	r0, [r5]
 632              	.LBB52:
 633              	.LBB53:
 166:src/stats.c   **** }
 634              		.loc 1 166 11 is_stmt 0 view .LVU190
 635 00f2 0AAA     		add	r2, sp, #40
 636              	.LBE53:
 637              	.LBE52:
 200:src/stats.c   **** 	mulop(&sigmaXlnY, x, &ly, op);
 638              		.loc 1 200 2 view .LVU191
 639 00f4 00F17008 		add	r8, r0, #112
 640              	.LVL49:
 641              	.LBB55:
 642              	.LBI52:
 163:src/stats.c   **** 	decNumber t;
 643              		.loc 1 163 13 is_stmt 1 view .LVU192
 644              	.LBB54:
 164:src/stats.c   **** 
 645              		.loc 1 164 2 view .LVU193
 166:src/stats.c   **** }
 646              		.loc 1 166 2 view .LVU194
 166:src/stats.c   **** }
 647              		.loc 1 166 11 is_stmt 0 view .LVU195
 648 00f8 01A9     		add	r1, sp, #4
 649              	.LVL50:
 166:src/stats.c   **** }
 650              		.loc 1 166 11 view .LVU196
 651 00fa 13A8     		add	r0, sp, #76
 652 00fc FFF7FEFF 		bl	dn_multiply
 653              	.LVL51:
 166:src/stats.c   **** }
 654              		.loc 1 166 2 view .LVU197
 655 0100 2246     		mov	r2, r4
 166:src/stats.c   **** }
 656              		.loc 1 166 11 view .LVU198
 657 0102 0146     		mov	r1, r0
 166:src/stats.c   **** }
ARM GAS  /tmp/ccIyvNrm.s 			page 28


 658              		.loc 1 166 2 view .LVU199
 659 0104 4046     		mov	r0, r8
 660 0106 FFF7FEFF 		bl	sigop
 661              	.LVL52:
 166:src/stats.c   **** }
 662              		.loc 1 166 2 view .LVU200
 663              	.LBE54:
 664              	.LBE55:
 201:src/stats.c   **** 	mulop(&sigmaYlnX, y, &lx, op);
 665              		.loc 1 201 2 is_stmt 1 view .LVU201
 666 010a 2868     		ldr	r0, [r5]
 667              	.LBB56:
 668              	.LBB57:
 166:src/stats.c   **** }
 669              		.loc 1 166 11 is_stmt 0 view .LVU202
 670 010c 3946     		mov	r1, r7
 671 010e 0AAA     		add	r2, sp, #40
 672              	.LBE57:
 673              	.LBE56:
 201:src/stats.c   **** 	mulop(&sigmaYlnX, y, &lx, op);
 674              		.loc 1 201 2 view .LVU203
 675 0110 00F17807 		add	r7, r0, #120
 676              	.LVL53:
 677              	.LBB59:
 678              	.LBI56:
 163:src/stats.c   **** 	decNumber t;
 679              		.loc 1 163 13 is_stmt 1 view .LVU204
 680              	.LBB58:
 164:src/stats.c   **** 
 681              		.loc 1 164 2 view .LVU205
 166:src/stats.c   **** }
 682              		.loc 1 166 2 view .LVU206
 166:src/stats.c   **** }
 683              		.loc 1 166 11 is_stmt 0 view .LVU207
 684 0114 13A8     		add	r0, sp, #76
 685 0116 FFF7FEFF 		bl	dn_multiply
 686              	.LVL54:
 166:src/stats.c   **** }
 687              		.loc 1 166 2 view .LVU208
 688 011a 2246     		mov	r2, r4
 166:src/stats.c   **** }
 689              		.loc 1 166 11 view .LVU209
 690 011c 0146     		mov	r1, r0
 166:src/stats.c   **** }
 691              		.loc 1 166 2 view .LVU210
 692 011e 3846     		mov	r0, r7
 693 0120 FFF7FEFF 		bl	sigop
 694              	.LVL55:
 166:src/stats.c   **** }
 695              		.loc 1 166 2 view .LVU211
 696              	.LBE58:
 697              	.LBE59:
 202:src/stats.c   **** }
 698              		.loc 1 202 2 is_stmt 1 view .LVU212
 699              	.LBB60:
 700              	.LBB61:
 166:src/stats.c   **** }
ARM GAS  /tmp/ccIyvNrm.s 			page 29


 701              		.loc 1 166 11 is_stmt 0 view .LVU213
 702 0124 3146     		mov	r1, r6
 703 0126 01AA     		add	r2, sp, #4
 704 0128 13A8     		add	r0, sp, #76
 705              	.LBE61:
 706              	.LBE60:
 202:src/stats.c   **** }
 707              		.loc 1 202 2 view .LVU214
 708 012a 2D68     		ldr	r5, [r5]
 709              	.LBB64:
 710              	.LBB62:
 166:src/stats.c   **** }
 711              		.loc 1 166 11 view .LVU215
 712 012c FFF7FEFF 		bl	dn_multiply
 713              	.LVL56:
 714              	.LBE62:
 715              	.LBE64:
 202:src/stats.c   **** }
 716              		.loc 1 202 2 view .LVU216
 717 0130 8035     		adds	r5, r5, #128
 718              	.LVL57:
 719              	.LBB65:
 720              	.LBI60:
 163:src/stats.c   **** 	decNumber t;
 721              		.loc 1 163 13 is_stmt 1 view .LVU217
 722              	.LBB63:
 164:src/stats.c   **** 
 723              		.loc 1 164 2 view .LVU218
 166:src/stats.c   **** }
 724              		.loc 1 166 2 view .LVU219
 166:src/stats.c   **** }
 725              		.loc 1 166 11 is_stmt 0 view .LVU220
 726 0132 0146     		mov	r1, r0
 166:src/stats.c   **** }
 727              		.loc 1 166 2 view .LVU221
 728 0134 2246     		mov	r2, r4
 729 0136 2846     		mov	r0, r5
 730 0138 FFF7FEFF 		bl	sigop
 731              	.LVL58:
 166:src/stats.c   **** }
 732              		.loc 1 166 2 view .LVU222
 733              	.LBE63:
 734              	.LBE65:
 203:src/stats.c   **** 
 735              		.loc 1 203 1 view .LVU223
 736 013c 1CB0     		add	sp, sp, #112
 737              		.cfi_def_cfa_offset 24
 738              		@ sp needed
 739 013e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 740              	.LVL59:
 741              	.L24:
 203:src/stats.c   **** 
 742              		.loc 1 203 1 view .LVU224
 743 0142 00BF     		.align	2
 744              	.L23:
 745 0144 00000000 		.word	StatRegs
 746              		.cfi_endproc
ARM GAS  /tmp/ccIyvNrm.s 			page 30


 747              	.LFE11:
 749              		.section	.text.correlation,"ax",%progbits
 750              		.align	1
 751              		.p2align 2,,3
 752              		.syntax unified
 753              		.thumb
 754              		.thumb_func
 755              		.fpu fpv4-sp-d16
 757              	correlation:
 758              	.LVL60:
 759              	.LFB28:
 536:src/stats.c   **** 	decNumber N, u, v, w;
 760              		.loc 1 536 65 is_stmt 1 view -0
 761              		.cfi_startproc
 762              		@ args = 0, pretend = 0, frame = 328
 763              		@ frame_needed = 0, uses_anonymous_args = 0
 537:src/stats.c   **** 	decNumber sx, sy, sxx, syy, sxy;
 764              		.loc 1 537 2 view .LVU226
 538:src/stats.c   **** 
 765              		.loc 1 538 2 view .LVU227
 540:src/stats.c   **** 
 766              		.loc 1 540 2 view .LVU228
 536:src/stats.c   **** 	decNumber N, u, v, w;
 767              		.loc 1 536 65 is_stmt 0 view .LVU229
 768 0000 70B5     		push	{r4, r5, r6, lr}
 769              		.cfi_def_cfa_offset 16
 770              		.cfi_offset 4, -16
 771              		.cfi_offset 5, -12
 772              		.cfi_offset 6, -8
 773              		.cfi_offset 14, -4
 774 0002 D6B0     		sub	sp, sp, #344
 775              		.cfi_def_cfa_offset 360
 540:src/stats.c   **** 
 776              		.loc 1 540 2 view .LVU230
 777 0004 4DAD     		add	r5, sp, #308
 778 0006 44AE     		add	r6, sp, #272
 779 0008 3BAB     		add	r3, sp, #236
 536:src/stats.c   **** 	decNumber N, u, v, w;
 780              		.loc 1 536 65 view .LVU231
 781 000a 0446     		mov	r4, r0
 540:src/stats.c   **** 
 782              		.loc 1 540 2 view .LVU232
 783 000c 0291     		str	r1, [sp, #8]
 784 000e 32AA     		add	r2, sp, #200
 785 0010 29A9     		add	r1, sp, #164
 786              	.LVL61:
 540:src/stats.c   **** 
 787              		.loc 1 540 2 view .LVU233
 788 0012 CDE90065 		strd	r6, r5, [sp]
 789 0016 05A8     		add	r0, sp, #20
 790              	.LVL62:
 540:src/stats.c   **** 
 791              		.loc 1 540 2 view .LVU234
 792 0018 FFF7FEFF 		bl	get_sigmas
 793              	.LVL63:
 542:src/stats.c   **** 	decNumberSquare(&u, &sx);
 794              		.loc 1 542 2 is_stmt 1 view .LVU235
ARM GAS  /tmp/ccIyvNrm.s 			page 31


 795 001c 3BAA     		add	r2, sp, #236
 796 001e 05A9     		add	r1, sp, #20
 797 0020 2046     		mov	r0, r4
 798 0022 FFF7FEFF 		bl	dn_multiply
 799              	.LVL64:
 543:src/stats.c   **** 	dn_subtract(&v, t, &u);
 800              		.loc 1 543 2 view .LVU236
 801 0026 29A9     		add	r1, sp, #164
 802 0028 0EA8     		add	r0, sp, #56
 803 002a FFF7FEFF 		bl	decNumberSquare
 804              	.LVL65:
 544:src/stats.c   **** 	dn_multiply(t, &N, &syy);
 805              		.loc 1 544 2 view .LVU237
 806 002e 2146     		mov	r1, r4
 807 0030 0EAA     		add	r2, sp, #56
 808 0032 17A8     		add	r0, sp, #92
 809 0034 FFF7FEFF 		bl	dn_subtract
 810              	.LVL66:
 545:src/stats.c   **** 	decNumberSquare(&u, &sy);
 811              		.loc 1 545 2 view .LVU238
 812 0038 3246     		mov	r2, r6
 813 003a 05A9     		add	r1, sp, #20
 814 003c 2046     		mov	r0, r4
 815 003e FFF7FEFF 		bl	dn_multiply
 816              	.LVL67:
 546:src/stats.c   **** 	dn_subtract(&w, t, &u);
 817              		.loc 1 546 2 view .LVU239
 818 0042 32A9     		add	r1, sp, #200
 819 0044 0EA8     		add	r0, sp, #56
 820 0046 FFF7FEFF 		bl	decNumberSquare
 821              	.LVL68:
 547:src/stats.c   **** 	dn_multiply(t, &v, &w);
 822              		.loc 1 547 2 view .LVU240
 823 004a 2146     		mov	r1, r4
 824 004c 0EAA     		add	r2, sp, #56
 825 004e 20A8     		add	r0, sp, #128
 826 0050 FFF7FEFF 		bl	dn_subtract
 827              	.LVL69:
 548:src/stats.c   **** 	dn_sqrt(&w, t);
 828              		.loc 1 548 2 view .LVU241
 829 0054 20AA     		add	r2, sp, #128
 830 0056 17A9     		add	r1, sp, #92
 831 0058 2046     		mov	r0, r4
 832 005a FFF7FEFF 		bl	dn_multiply
 833              	.LVL70:
 549:src/stats.c   **** 	dn_multiply(t, &N, &sxy);
 834              		.loc 1 549 2 view .LVU242
 835 005e 2146     		mov	r1, r4
 836 0060 20A8     		add	r0, sp, #128
 837 0062 FFF7FEFF 		bl	dn_sqrt
 838              	.LVL71:
 550:src/stats.c   **** 	dn_multiply(&u, &sx, &sy);
 839              		.loc 1 550 2 view .LVU243
 840 0066 2A46     		mov	r2, r5
 841 0068 05A9     		add	r1, sp, #20
 842 006a 2046     		mov	r0, r4
 843 006c FFF7FEFF 		bl	dn_multiply
ARM GAS  /tmp/ccIyvNrm.s 			page 32


 844              	.LVL72:
 551:src/stats.c   **** 	dn_subtract(&v, t, &u);
 845              		.loc 1 551 2 view .LVU244
 846 0070 32AA     		add	r2, sp, #200
 847 0072 29A9     		add	r1, sp, #164
 848 0074 0EA8     		add	r0, sp, #56
 849 0076 FFF7FEFF 		bl	dn_multiply
 850              	.LVL73:
 552:src/stats.c   **** 	dn_divide(t, &v, &w);
 851              		.loc 1 552 2 view .LVU245
 852 007a 0EAA     		add	r2, sp, #56
 853 007c 2146     		mov	r1, r4
 854 007e 17A8     		add	r0, sp, #92
 855 0080 FFF7FEFF 		bl	dn_subtract
 856              	.LVL74:
 553:src/stats.c   **** 
 857              		.loc 1 553 2 view .LVU246
 858 0084 17A9     		add	r1, sp, #92
 859 0086 20AA     		add	r2, sp, #128
 860 0088 2046     		mov	r0, r4
 861 008a FFF7FEFF 		bl	dn_divide
 862              	.LVL75:
 555:src/stats.c   **** 		dn_1(t);
 863              		.loc 1 555 2 view .LVU247
 555:src/stats.c   **** 		dn_1(t);
 864              		.loc 1 555 6 is_stmt 0 view .LVU248
 865 008e 0A48     		ldr	r0, .L32
 866 0090 2146     		mov	r1, r4
 867 0092 FFF7FEFF 		bl	dn_lt
 868              	.LVL76:
 555:src/stats.c   **** 		dn_1(t);
 869              		.loc 1 555 5 view .LVU249
 870 0096 20B1     		cbz	r0, .L26
 556:src/stats.c   **** 	else if (dn_lt(t, &const__1))
 871              		.loc 1 556 3 is_stmt 1 view .LVU250
 872 0098 2046     		mov	r0, r4
 873 009a FFF7FEFF 		bl	dn_1
 874              	.LVL77:
 875              	.L25:
 559:src/stats.c   **** 
 876              		.loc 1 559 1 is_stmt 0 view .LVU251
 877 009e 56B0     		add	sp, sp, #344
 878              		.cfi_remember_state
 879              		.cfi_def_cfa_offset 16
 880              		@ sp needed
 881 00a0 70BD     		pop	{r4, r5, r6, pc}
 882              	.LVL78:
 883              	.L26:
 884              		.cfi_restore_state
 557:src/stats.c   **** 		dn__1(t);
 885              		.loc 1 557 7 is_stmt 1 view .LVU252
 557:src/stats.c   **** 		dn__1(t);
 886              		.loc 1 557 11 is_stmt 0 view .LVU253
 887 00a2 0649     		ldr	r1, .L32+4
 888 00a4 2046     		mov	r0, r4
 889 00a6 FFF7FEFF 		bl	dn_lt
 890              	.LVL79:
ARM GAS  /tmp/ccIyvNrm.s 			page 33


 557:src/stats.c   **** 		dn__1(t);
 891              		.loc 1 557 10 view .LVU254
 892 00aa 0028     		cmp	r0, #0
 893 00ac F7D0     		beq	.L25
 558:src/stats.c   **** }
 894              		.loc 1 558 3 is_stmt 1 view .LVU255
 895 00ae 2046     		mov	r0, r4
 896 00b0 FFF7FEFF 		bl	dn__1
 897              	.LVL80:
 559:src/stats.c   **** 
 898              		.loc 1 559 1 is_stmt 0 view .LVU256
 899 00b4 56B0     		add	sp, sp, #344
 900              		.cfi_def_cfa_offset 16
 901              		@ sp needed
 902 00b6 70BD     		pop	{r4, r5, r6, pc}
 903              	.LVL81:
 904              	.L33:
 559:src/stats.c   **** 
 905              		.loc 1 559 1 view .LVU257
 906              		.align	2
 907              	.L32:
 908 00b8 00000000 		.word	const_1
 909 00bc 00000000 		.word	const__1
 910              		.cfi_endproc
 911              	.LFE28:
 913              		.section	.rodata.get_sigmas.str1.4,"aMS",%progbits,1
 914              		.align	2
 915              	.LC0:
 916 0000 4C696E65 		.ascii	"Linear\000"
 916      617200
 917 0007 00       		.align	2
 918              	.LC1:
 919 0008 4C6F6700 		.ascii	"Log\000"
 920              		.align	2
 921              	.LC2:
 922 000c 45787000 		.ascii	"Exp\000"
 923              		.align	2
 924              	.LC3:
 925 0010 506F7765 		.ascii	"Power\000"
 925      7200
 926              		.section	.text.get_sigmas,"ax",%progbits
 927              		.align	1
 928              		.p2align 2,,3
 929              		.syntax unified
 930              		.thumb
 931              		.thumb_func
 932              		.fpu fpv4-sp-d16
 934              	get_sigmas:
 935              	.LVL82:
 936              	.LFB17:
 273:src/stats.c   **** 	int lnx, lny;
 937              		.loc 1 273 45 is_stmt 1 view -0
 938              		.cfi_startproc
 939              		@ args = 12, pretend = 0, frame = 112
 940              		@ frame_needed = 0, uses_anonymous_args = 0
 274:src/stats.c   **** 	decimal64 *xy = NULL;
 941              		.loc 1 274 2 view .LVU259
ARM GAS  /tmp/ccIyvNrm.s 			page 34


 275:src/stats.c   **** 
 942              		.loc 1 275 2 view .LVU260
 277:src/stats.c   **** 		mode = determine_best();
 943              		.loc 1 277 2 view .LVU261
 273:src/stats.c   **** 	int lnx, lny;
 944              		.loc 1 273 45 is_stmt 0 view .LVU262
 945 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 946              		.cfi_def_cfa_offset 36
 947              		.cfi_offset 4, -36
 948              		.cfi_offset 5, -32
 949              		.cfi_offset 6, -28
 950              		.cfi_offset 7, -24
 951              		.cfi_offset 8, -20
 952              		.cfi_offset 9, -16
 953              		.cfi_offset 10, -12
 954              		.cfi_offset 11, -8
 955              		.cfi_offset 14, -4
 956 0004 9DB0     		sub	sp, sp, #116
 957              		.cfi_def_cfa_offset 152
 273:src/stats.c   **** 	int lnx, lny;
 958              		.loc 1 273 45 view .LVU263
 959 0006 8246     		mov	r10, r0
 960 0008 9DF8A060 		ldrb	r6, [sp, #160]	@ zero_extendqisi2
 277:src/stats.c   **** 		mode = determine_best();
 961              		.loc 1 277 5 view .LVU264
 962 000c 042E     		cmp	r6, #4
 273:src/stats.c   **** 	int lnx, lny;
 963              		.loc 1 273 45 view .LVU265
 964 000e 8B46     		mov	fp, r1
 965 0010 1546     		mov	r5, r2
 966 0012 1C46     		mov	r4, r3
 277:src/stats.c   **** 		mode = determine_best();
 967              		.loc 1 277 5 view .LVU266
 968 0014 6AD0     		beq	.L84
 969              	.LVL83:
 970              	.L35:
 280:src/stats.c   **** 	default:
 971              		.loc 1 280 2 is_stmt 1 view .LVU267
 972 0016 731E     		subs	r3, r6, #1
 973 0018 052B     		cmp	r3, #5
 974 001a 6ED8     		bhi	.L37
 975 001c DFE803F0 		tbb	[pc, r3]
 976              	.L41:
 977 0020 7F       		.byte	(.L45-.L41)/2
 978 0021 03       		.byte	(.L44-.L41)/2
 979 0022 74       		.byte	(.L43-.L41)/2
 980 0023 6D       		.byte	(.L37-.L41)/2
 981 0024 8A       		.byte	(.L60-.L41)/2
 982 0025 06       		.byte	(.L40-.L41)/2
 983              		.p2align 1
 984              	.L44:
 303:src/stats.c   **** 	case SIGMA_QUIET_POWER:
 985              		.loc 1 303 3 view .LVU268
 303:src/stats.c   **** 	case SIGMA_QUIET_POWER:
 986              		.loc 1 303 11 is_stmt 0 view .LVU269
 987 0026 5A4B     		ldr	r3, .L86
 988 0028 5A4A     		ldr	r2, .L86+4
ARM GAS  /tmp/ccIyvNrm.s 			page 35


 989 002a 1A60     		str	r2, [r3]
 990              	.L40:
 305:src/stats.c   **** 		lnx = lny = 1;
 991              		.loc 1 305 3 is_stmt 1 view .LVU270
 305:src/stats.c   **** 		lnx = lny = 1;
 992              		.loc 1 305 9 is_stmt 0 view .LVU271
 993 002c 5A4B     		ldr	r3, .L86+8
 305:src/stats.c   **** 		lnx = lny = 1;
 994              		.loc 1 305 6 view .LVU272
 995 002e 1F68     		ldr	r7, [r3]
 306:src/stats.c   **** 		break;
 996              		.loc 1 306 13 view .LVU273
 997 0030 4FF00108 		mov	r8, #1
 305:src/stats.c   **** 		lnx = lny = 1;
 998              		.loc 1 305 6 view .LVU274
 999 0034 7037     		adds	r7, r7, #112
 1000              	.LVL84:
 306:src/stats.c   **** 		break;
 1001              		.loc 1 306 3 is_stmt 1 view .LVU275
 307:src/stats.c   **** 	}
 1002              		.loc 1 307 3 view .LVU276
 306:src/stats.c   **** 		break;
 1003              		.loc 1 306 7 is_stmt 0 view .LVU277
 1004 0036 C146     		mov	r9, r8
 1005              	.LVL85:
 1006              	.L42:
 310:src/stats.c   **** 		int_to_dn(N, sigmaN);
 1007              		.loc 1 310 2 is_stmt 1 view .LVU278
 310:src/stats.c   **** 		int_to_dn(N, sigmaN);
 1008              		.loc 1 310 5 is_stmt 0 view .LVU279
 1009 0038 BAF1000F 		cmp	r10, #0
 1010 003c 06D0     		beq	.L46
 311:src/stats.c   **** 	if (sx != NULL)
 1011              		.loc 1 311 3 is_stmt 1 view .LVU280
 1012 003e 564B     		ldr	r3, .L86+8
 1013 0040 1B68     		ldr	r3, [r3]
 1014 0042 5046     		mov	r0, r10
 1015 0044 D3F88810 		ldr	r1, [r3, #136]
 1016 0048 FFF7FEFF 		bl	int_to_dn
 1017              	.LVL86:
 1018              	.L46:
 312:src/stats.c   **** 		decimal64ToNumber(lnx ? &sigmalnX : &sigmaX, sx);
 1019              		.loc 1 312 2 view .LVU281
 312:src/stats.c   **** 		decimal64ToNumber(lnx ? &sigmalnX : &sigmaX, sx);
 1020              		.loc 1 312 5 is_stmt 0 view .LVU282
 1021 004c BBF1000F 		cmp	fp, #0
 1022 0050 08D0     		beq	.L47
 313:src/stats.c   **** 	if (sy != NULL)
 1023              		.loc 1 313 3 is_stmt 1 view .LVU283
 313:src/stats.c   **** 	if (sy != NULL)
 1024              		.loc 1 313 28 is_stmt 0 view .LVU284
 1025 0052 514B     		ldr	r3, .L86+8
 313:src/stats.c   **** 	if (sy != NULL)
 1026              		.loc 1 313 3 view .LVU285
 1027 0054 1868     		ldr	r0, [r3]
 1028 0056 B9F1000F 		cmp	r9, #0
 1029 005a 43D0     		beq	.L48
ARM GAS  /tmp/ccIyvNrm.s 			page 36


 313:src/stats.c   **** 	if (sy != NULL)
 1030              		.loc 1 313 3 discriminator 1 view .LVU286
 1031 005c 5030     		adds	r0, r0, #80
 1032              	.L49:
 313:src/stats.c   **** 	if (sy != NULL)
 1033              		.loc 1 313 3 discriminator 4 view .LVU287
 1034 005e 5946     		mov	r1, fp
 1035 0060 FFF7FEFF 		bl	decimal64ToNumber
 1036              	.LVL87:
 1037              	.L47:
 314:src/stats.c   **** 		decimal64ToNumber(lny ? &sigmalnY : &sigmaY, sy);
 1038              		.loc 1 314 2 is_stmt 1 view .LVU288
 314:src/stats.c   **** 		decimal64ToNumber(lny ? &sigmalnY : &sigmaY, sy);
 1039              		.loc 1 314 5 is_stmt 0 view .LVU289
 1040 0064 45B1     		cbz	r5, .L50
 315:src/stats.c   **** 	if (sxx != NULL) {
 1041              		.loc 1 315 3 is_stmt 1 view .LVU290
 315:src/stats.c   **** 	if (sxx != NULL) {
 1042              		.loc 1 315 28 is_stmt 0 view .LVU291
 1043 0066 4C4B     		ldr	r3, .L86+8
 315:src/stats.c   **** 	if (sxx != NULL) {
 1044              		.loc 1 315 3 view .LVU292
 1045 0068 1868     		ldr	r0, [r3]
 1046 006a B8F1000F 		cmp	r8, #0
 1047 006e 3BD0     		beq	.L51
 315:src/stats.c   **** 	if (sxx != NULL) {
 1048              		.loc 1 315 3 discriminator 1 view .LVU293
 1049 0070 6030     		adds	r0, r0, #96
 1050              	.L52:
 315:src/stats.c   **** 	if (sxx != NULL) {
 1051              		.loc 1 315 3 discriminator 4 view .LVU294
 1052 0072 2946     		mov	r1, r5
 1053 0074 FFF7FEFF 		bl	decimal64ToNumber
 1054              	.LVL88:
 1055              	.L50:
 316:src/stats.c   **** 		if (lnx)
 1056              		.loc 1 316 2 is_stmt 1 view .LVU295
 316:src/stats.c   **** 		if (lnx)
 1057              		.loc 1 316 5 is_stmt 0 view .LVU296
 1058 0078 44B1     		cbz	r4, .L53
 317:src/stats.c   **** 			decimal64ToNumber(&sigmalnXlnX, sxx);
 1059              		.loc 1 317 3 is_stmt 1 view .LVU297
 318:src/stats.c   **** 		else
 1060              		.loc 1 318 23 is_stmt 0 view .LVU298
 1061 007a 474B     		ldr	r3, .L86+8
 318:src/stats.c   **** 		else
 1062              		.loc 1 318 4 view .LVU299
 1063 007c 2146     		mov	r1, r4
 318:src/stats.c   **** 		else
 1064              		.loc 1 318 22 view .LVU300
 1065 007e 1868     		ldr	r0, [r3]
 317:src/stats.c   **** 			decimal64ToNumber(&sigmalnXlnX, sxx);
 1066              		.loc 1 317 6 view .LVU301
 1067 0080 B9F1000F 		cmp	r9, #0
 1068 0084 2AD0     		beq	.L54
 1069              	.LVL89:
 318:src/stats.c   **** 		else
ARM GAS  /tmp/ccIyvNrm.s 			page 37


 1070              		.loc 1 318 4 is_stmt 1 view .LVU302
 1071 0086 5830     		adds	r0, r0, #88
 1072 0088 FFF7FEFF 		bl	decimal64ToNumber
 1073              	.LVL90:
 1074              	.L53:
 322:src/stats.c   **** 		if (lny)
 1075              		.loc 1 322 2 view .LVU303
 322:src/stats.c   **** 		if (lny)
 1076              		.loc 1 322 5 is_stmt 0 view .LVU304
 1077 008c 269B     		ldr	r3, [sp, #152]
 1078 008e ABB1     		cbz	r3, .L55
 323:src/stats.c   **** 			decimal64ToNumber(&sigmalnYlnY, syy);
 1079              		.loc 1 323 3 is_stmt 1 view .LVU305
 324:src/stats.c   **** 		else
 1080              		.loc 1 324 23 is_stmt 0 view .LVU306
 1081 0090 414B     		ldr	r3, .L86+8
 324:src/stats.c   **** 		else
 1082              		.loc 1 324 4 view .LVU307
 1083 0092 2699     		ldr	r1, [sp, #152]
 324:src/stats.c   **** 		else
 1084              		.loc 1 324 22 view .LVU308
 1085 0094 1868     		ldr	r0, [r3]
 323:src/stats.c   **** 			decimal64ToNumber(&sigmalnYlnY, syy);
 1086              		.loc 1 323 6 view .LVU309
 1087 0096 B8F1000F 		cmp	r8, #0
 1088 009a 0CD0     		beq	.L56
 324:src/stats.c   **** 		else
 1089              		.loc 1 324 4 is_stmt 1 view .LVU310
 1090 009c 6830     		adds	r0, r0, #104
 1091 009e FFF7FEFF 		bl	decimal64ToNumber
 1092              	.LVL91:
 328:src/stats.c   **** 		if (lnx || lny)
 1093              		.loc 1 328 2 view .LVU311
 328:src/stats.c   **** 		if (lnx || lny)
 1094              		.loc 1 328 5 is_stmt 0 view .LVU312
 1095 00a2 279B     		ldr	r3, [sp, #156]
 1096 00a4 1BB1     		cbz	r3, .L58
 1097              	.L57:
 330:src/stats.c   **** 		else
 1098              		.loc 1 330 4 is_stmt 1 view .LVU313
 1099 00a6 2799     		ldr	r1, [sp, #156]
 1100 00a8 3846     		mov	r0, r7
 1101 00aa FFF7FEFF 		bl	decimal64ToNumber
 1102              	.LVL92:
 1103              	.L58:
 334:src/stats.c   **** }
 1104              		.loc 1 334 2 view .LVU314
 335:src/stats.c   **** 
 1105              		.loc 1 335 1 is_stmt 0 view .LVU315
 1106 00ae 3046     		mov	r0, r6
 1107 00b0 1DB0     		add	sp, sp, #116
 1108              		.cfi_remember_state
 1109              		.cfi_def_cfa_offset 36
 1110              		@ sp needed
 1111 00b2 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1112              	.LVL93:
 1113              	.L56:
ARM GAS  /tmp/ccIyvNrm.s 			page 38


 1114              		.cfi_restore_state
 326:src/stats.c   **** 	}
 1115              		.loc 1 326 4 is_stmt 1 view .LVU316
 1116 00b6 2030     		adds	r0, r0, #32
 1117 00b8 FFF7FEFF 		bl	decimal128ToNumber
 1118              	.LVL94:
 1119              	.L55:
 328:src/stats.c   **** 		if (lnx || lny)
 1120              		.loc 1 328 2 view .LVU317
 328:src/stats.c   **** 		if (lnx || lny)
 1121              		.loc 1 328 5 is_stmt 0 view .LVU318
 1122 00bc 279B     		ldr	r3, [sp, #156]
 1123 00be 002B     		cmp	r3, #0
 1124 00c0 F5D0     		beq	.L58
 329:src/stats.c   **** 			decimal64ToNumber(xy, sxy);
 1125              		.loc 1 329 3 is_stmt 1 view .LVU319
 329:src/stats.c   **** 			decimal64ToNumber(xy, sxy);
 1126              		.loc 1 329 6 is_stmt 0 view .LVU320
 1127 00c2 59EA0803 		orrs	r3, r9, r8
 1128 00c6 EED1     		bne	.L57
 332:src/stats.c   **** 	}
 1129              		.loc 1 332 4 is_stmt 1 view .LVU321
 332:src/stats.c   **** 	}
 1130              		.loc 1 332 24 is_stmt 0 view .LVU322
 1131 00c8 334B     		ldr	r3, .L86+8
 332:src/stats.c   **** 	}
 1132              		.loc 1 332 4 view .LVU323
 1133 00ca 2799     		ldr	r1, [sp, #156]
 332:src/stats.c   **** 	}
 1134              		.loc 1 332 23 view .LVU324
 1135 00cc 1868     		ldr	r0, [r3]
 332:src/stats.c   **** 	}
 1136              		.loc 1 332 4 view .LVU325
 1137 00ce 3030     		adds	r0, r0, #48
 1138 00d0 FFF7FEFF 		bl	decimal128ToNumber
 1139              	.LVL95:
 334:src/stats.c   **** }
 1140              		.loc 1 334 2 is_stmt 1 view .LVU326
 335:src/stats.c   **** 
 1141              		.loc 1 335 1 is_stmt 0 view .LVU327
 1142 00d4 3046     		mov	r0, r6
 1143 00d6 1DB0     		add	sp, sp, #116
 1144              		.cfi_remember_state
 1145              		.cfi_def_cfa_offset 36
 1146              		@ sp needed
 1147 00d8 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1148              	.LVL96:
 1149              	.L54:
 1150              		.cfi_restore_state
 320:src/stats.c   **** 	}
 1151              		.loc 1 320 4 is_stmt 1 view .LVU328
 1152 00dc 1030     		adds	r0, r0, #16
 1153 00de FFF7FEFF 		bl	decimal128ToNumber
 1154              	.LVL97:
 320:src/stats.c   **** 	}
 1155              		.loc 1 320 4 is_stmt 0 view .LVU329
 1156 00e2 D3E7     		b	.L53
ARM GAS  /tmp/ccIyvNrm.s 			page 39


 1157              	.L48:
 313:src/stats.c   **** 	if (sy != NULL)
 1158              		.loc 1 313 3 discriminator 2 view .LVU330
 1159 00e4 4030     		adds	r0, r0, #64
 1160 00e6 BAE7     		b	.L49
 1161              	.L51:
 315:src/stats.c   **** 	if (sxx != NULL) {
 1162              		.loc 1 315 3 discriminator 2 view .LVU331
 1163 00e8 4830     		adds	r0, r0, #72
 1164 00ea C2E7     		b	.L52
 1165              	.LVL98:
 1166              	.L84:
 278:src/stats.c   **** 
 1167              		.loc 1 278 3 is_stmt 1 view .LVU332
 1168              	.LBB68:
 1169              	.LBI68:
 243:src/stats.c   **** 	enum sigma_modes m = SIGMA_LINEAR;
 1170              		.loc 1 243 25 view .LVU333
 1171              	.LBB69:
 244:src/stats.c   **** 	int i;
 1172              		.loc 1 244 2 view .LVU334
 245:src/stats.c   **** 	decNumber b, c, d;
 1173              		.loc 1 245 2 view .LVU335
 246:src/stats.c   **** 
 1174              		.loc 1 246 2 view .LVU336
 248:src/stats.c   **** 		correlation(&c, SIGMA_LINEAR);
 1175              		.loc 1 248 2 view .LVU337
 248:src/stats.c   **** 		correlation(&c, SIGMA_LINEAR);
 1176              		.loc 1 248 6 is_stmt 0 view .LVU338
 1177 00ec 2A4B     		ldr	r3, .L86+8
 1178              	.LVL99:
 248:src/stats.c   **** 		correlation(&c, SIGMA_LINEAR);
 1179              		.loc 1 248 6 view .LVU339
 1180 00ee 1B68     		ldr	r3, [r3]
 248:src/stats.c   **** 		correlation(&c, SIGMA_LINEAR);
 1181              		.loc 1 248 5 view .LVU340
 1182 00f0 D3F88830 		ldr	r3, [r3, #136]
 1183 00f4 022B     		cmp	r3, #2
 1184 00f6 21DC     		bgt	.L36
 263:src/stats.c   **** }
 1185              		.loc 1 263 2 is_stmt 1 view .LVU341
 1186              	.LVL100:
 263:src/stats.c   **** }
 1187              		.loc 1 263 2 is_stmt 0 view .LVU342
 1188              	.LBE69:
 1189              	.LBE68:
 280:src/stats.c   **** 	default:
 1190              		.loc 1 280 2 is_stmt 1 view .LVU343
 1191              	.LBB72:
 1192              	.LBB70:
 244:src/stats.c   **** 	int i;
 1193              		.loc 1 244 19 is_stmt 0 view .LVU344
 1194 00f8 0026     		movs	r6, #0
 1195              	.LVL101:
 1196              	.L37:
 244:src/stats.c   **** 	int i;
 1197              		.loc 1 244 19 view .LVU345
ARM GAS  /tmp/ccIyvNrm.s 			page 40


 1198              	.LBE70:
 1199              	.LBE72:
 283:src/stats.c   **** 	case SIGMA_QUIET_LINEAR:
 1200              		.loc 1 283 3 is_stmt 1 view .LVU346
 283:src/stats.c   **** 	case SIGMA_QUIET_LINEAR:
 1201              		.loc 1 283 11 is_stmt 0 view .LVU347
 1202 00fa 254B     		ldr	r3, .L86
 1203 00fc 274A     		ldr	r2, .L86+12
 1204 00fe 1A60     		str	r2, [r3]
 275:src/stats.c   **** 
 1205              		.loc 1 275 13 view .LVU348
 1206 0100 0027     		movs	r7, #0
 285:src/stats.c   **** 		break;
 1207              		.loc 1 285 13 view .LVU349
 1208 0102 B846     		mov	r8, r7
 285:src/stats.c   **** 		break;
 1209              		.loc 1 285 7 view .LVU350
 1210 0104 B946     		mov	r9, r7
 1211 0106 97E7     		b	.L42
 1212              	.LVL102:
 1213              	.L43:
 289:src/stats.c   **** 		xy = &sigmaYlnX;
 1214              		.loc 1 289 3 is_stmt 1 view .LVU351
 290:src/stats.c   **** 		lnx = 1;
 1215              		.loc 1 290 9 is_stmt 0 view .LVU352
 1216 0108 234A     		ldr	r2, .L86+8
 289:src/stats.c   **** 		xy = &sigmaYlnX;
 1217              		.loc 1 289 11 view .LVU353
 1218 010a 214B     		ldr	r3, .L86
 290:src/stats.c   **** 		lnx = 1;
 1219              		.loc 1 290 6 view .LVU354
 1220 010c 1768     		ldr	r7, [r2]
 289:src/stats.c   **** 		xy = &sigmaYlnX;
 1221              		.loc 1 289 11 view .LVU355
 1222 010e 244A     		ldr	r2, .L86+16
 1223 0110 1A60     		str	r2, [r3]
 290:src/stats.c   **** 		lnx = 1;
 1224              		.loc 1 290 3 is_stmt 1 view .LVU356
 290:src/stats.c   **** 		lnx = 1;
 1225              		.loc 1 290 6 is_stmt 0 view .LVU357
 1226 0112 8037     		adds	r7, r7, #128
 1227              	.LVL103:
 291:src/stats.c   **** 		lny = 0;
 1228              		.loc 1 291 3 is_stmt 1 view .LVU358
 292:src/stats.c   **** 		break;
 1229              		.loc 1 292 3 view .LVU359
 293:src/stats.c   **** 
 1230              		.loc 1 293 3 view .LVU360
 292:src/stats.c   **** 		break;
 1231              		.loc 1 292 7 is_stmt 0 view .LVU361
 1232 0114 4FF00008 		mov	r8, #0
 291:src/stats.c   **** 		lny = 0;
 1233              		.loc 1 291 7 view .LVU362
 1234 0118 4FF00109 		mov	r9, #1
 293:src/stats.c   **** 
 1235              		.loc 1 293 3 view .LVU363
 1236 011c 8CE7     		b	.L42
ARM GAS  /tmp/ccIyvNrm.s 			page 41


 1237              	.LVL104:
 1238              	.L45:
 296:src/stats.c   **** 		xy = &sigmaXlnY;
 1239              		.loc 1 296 3 is_stmt 1 view .LVU364
 297:src/stats.c   **** 		lnx = 0;
 1240              		.loc 1 297 9 is_stmt 0 view .LVU365
 1241 011e 1E4A     		ldr	r2, .L86+8
 296:src/stats.c   **** 		xy = &sigmaXlnY;
 1242              		.loc 1 296 11 view .LVU366
 1243 0120 1B4B     		ldr	r3, .L86
 297:src/stats.c   **** 		lnx = 0;
 1244              		.loc 1 297 6 view .LVU367
 1245 0122 1768     		ldr	r7, [r2]
 296:src/stats.c   **** 		xy = &sigmaXlnY;
 1246              		.loc 1 296 11 view .LVU368
 1247 0124 1F4A     		ldr	r2, .L86+20
 1248 0126 1A60     		str	r2, [r3]
 297:src/stats.c   **** 		lnx = 0;
 1249              		.loc 1 297 3 is_stmt 1 view .LVU369
 297:src/stats.c   **** 		lnx = 0;
 1250              		.loc 1 297 6 is_stmt 0 view .LVU370
 1251 0128 7837     		adds	r7, r7, #120
 1252              	.LVL105:
 298:src/stats.c   **** 		lny = 1;
 1253              		.loc 1 298 3 is_stmt 1 view .LVU371
 299:src/stats.c   **** 		break;
 1254              		.loc 1 299 3 view .LVU372
 300:src/stats.c   **** 
 1255              		.loc 1 300 3 view .LVU373
 299:src/stats.c   **** 		break;
 1256              		.loc 1 299 7 is_stmt 0 view .LVU374
 1257 012a 4FF00108 		mov	r8, #1
 298:src/stats.c   **** 		lny = 1;
 1258              		.loc 1 298 7 view .LVU375
 1259 012e 4FF00009 		mov	r9, #0
 300:src/stats.c   **** 
 1260              		.loc 1 300 3 view .LVU376
 1261 0132 81E7     		b	.L42
 1262              	.LVL106:
 1263              	.L60:
 306:src/stats.c   **** 		break;
 1264              		.loc 1 306 7 view .LVU377
 1265 0134 0027     		movs	r7, #0
 1266 0136 B846     		mov	r8, r7
 1267 0138 B946     		mov	r9, r7
 1268 013a 7DE7     		b	.L42
 1269              	.LVL107:
 1270              	.L36:
 1271              	.LBB73:
 1272              	.LBB71:
 249:src/stats.c   **** 		dn_abs(&b, &c);
 1273              		.loc 1 249 3 is_stmt 1 view .LVU378
 1274 013c 0AA8     		add	r0, sp, #40
 1275              	.LVL108:
 249:src/stats.c   **** 		dn_abs(&b, &c);
 1276              		.loc 1 249 3 is_stmt 0 view .LVU379
 1277 013e 0021     		movs	r1, #0
ARM GAS  /tmp/ccIyvNrm.s 			page 42


 1278              	.LVL109:
 249:src/stats.c   **** 		dn_abs(&b, &c);
 1279              		.loc 1 249 3 view .LVU380
 1280 0140 FFF7FEFF 		bl	correlation
 1281              	.LVL110:
 250:src/stats.c   **** 		for (i=SIGMA_LINEAR+1; i<SIGMA_BEST; i++) {
 1282              		.loc 1 250 3 is_stmt 1 view .LVU381
 1283 0144 0AA9     		add	r1, sp, #40
 1284 0146 01A8     		add	r0, sp, #4
 1285 0148 FFF7FEFF 		bl	dn_abs
 1286              	.LVL111:
 251:src/stats.c   **** 			correlation(&d, (enum sigma_modes) i);
 1287              		.loc 1 251 3 view .LVU382
 251:src/stats.c   **** 			correlation(&d, (enum sigma_modes) i);
 1288              		.loc 1 251 26 view .LVU383
 244:src/stats.c   **** 	int i;
 1289              		.loc 1 244 19 is_stmt 0 view .LVU384
 1290 014c 0026     		movs	r6, #0
 251:src/stats.c   **** 			correlation(&d, (enum sigma_modes) i);
 1291              		.loc 1 251 9 view .LVU385
 1292 014e 0127     		movs	r7, #1
 1293              	.LVL112:
 1294              	.L39:
 252:src/stats.c   **** 
 1295              		.loc 1 252 4 is_stmt 1 view .LVU386
 1296 0150 5FFA87F8 		uxtb	r8, r7
 1297 0154 4146     		mov	r1, r8
 1298 0156 13A8     		add	r0, sp, #76
 1299 0158 FFF7FEFF 		bl	correlation
 1300              	.LVL113:
 254:src/stats.c   **** 				dn_abs(&c, &d);
 1301              		.loc 1 254 4 view .LVU387
 254:src/stats.c   **** 				dn_abs(&c, &d);
 1302              		.loc 1 254 7 is_stmt 0 view .LVU388
 1303 015c 9DF85430 		ldrb	r3, [sp, #84]	@ zero_extendqisi2
 1304 0160 13F0300F 		tst	r3, #48
 251:src/stats.c   **** 			correlation(&d, (enum sigma_modes) i);
 1305              		.loc 1 251 41 view .LVU389
 1306 0164 07F10107 		add	r7, r7, #1
 1307              	.LVL114:
 254:src/stats.c   **** 				dn_abs(&c, &d);
 1308              		.loc 1 254 7 view .LVU390
 1309 0168 02D0     		beq	.L85
 1310              	.L38:
 251:src/stats.c   **** 			correlation(&d, (enum sigma_modes) i);
 1311              		.loc 1 251 40 is_stmt 1 view .LVU391
 1312              	.LVL115:
 251:src/stats.c   **** 			correlation(&d, (enum sigma_modes) i);
 1313              		.loc 1 251 26 view .LVU392
 251:src/stats.c   **** 			correlation(&d, (enum sigma_modes) i);
 1314              		.loc 1 251 3 is_stmt 0 view .LVU393
 1315 016a 042F     		cmp	r7, #4
 1316 016c F0D1     		bne	.L39
 1317 016e 52E7     		b	.L35
 1318              	.LVL116:
 1319              	.L85:
 255:src/stats.c   **** 				if (dn_gt(&c, &b)) {
ARM GAS  /tmp/ccIyvNrm.s 			page 43


 1320              		.loc 1 255 5 is_stmt 1 view .LVU394
 1321 0170 13A9     		add	r1, sp, #76
 1322 0172 0AA8     		add	r0, sp, #40
 1323 0174 FFF7FEFF 		bl	dn_abs
 1324              	.LVL117:
 256:src/stats.c   **** 					decNumberCopy(&b, &c);
 1325              		.loc 1 256 5 view .LVU395
 256:src/stats.c   **** 					decNumberCopy(&b, &c);
 1326              		.loc 1 256 9 is_stmt 0 view .LVU396
 1327 0178 0AA9     		add	r1, sp, #40
 1328 017a 01A8     		add	r0, sp, #4
 1329 017c FFF7FEFF 		bl	dn_lt
 1330              	.LVL118:
 256:src/stats.c   **** 					decNumberCopy(&b, &c);
 1331              		.loc 1 256 8 view .LVU397
 1332 0180 0028     		cmp	r0, #0
 1333 0182 F2D0     		beq	.L38
 257:src/stats.c   **** 					m = (enum sigma_modes) i;
 1334              		.loc 1 257 6 is_stmt 1 view .LVU398
 1335 0184 0AA9     		add	r1, sp, #40
 1336 0186 01A8     		add	r0, sp, #4
 1337 0188 FFF7FEFF 		bl	decNumberCopy
 1338              	.LVL119:
 258:src/stats.c   **** 				}
 1339              		.loc 1 258 6 view .LVU399
 258:src/stats.c   **** 				}
 1340              		.loc 1 258 8 is_stmt 0 view .LVU400
 1341 018c 4646     		mov	r6, r8
 1342 018e ECE7     		b	.L38
 1343              	.L87:
 1344              		.align	2
 1345              	.L86:
 1346 0190 00000000 		.word	DispMsg
 1347 0194 10000000 		.word	.LC3
 1348 0198 00000000 		.word	StatRegs
 1349 019c 00000000 		.word	.LC0
 1350 01a0 08000000 		.word	.LC1
 1351 01a4 0C000000 		.word	.LC2
 1352              	.LBE71:
 1353              	.LBE73:
 1354              		.cfi_endproc
 1355              	.LFE17:
 1357              		.section	.text.do_LR,"ax",%progbits
 1358              		.align	1
 1359              		.p2align 2,,3
 1360              		.syntax unified
 1361              		.thumb
 1362              		.thumb_func
 1363              		.fpu fpv4-sp-d16
 1365              	do_LR:
 1366              	.LVL120:
 1367              	.LFB31:
 593:src/stats.c   **** 	decNumber N, u, v, denom;
 1368              		.loc 1 593 59 is_stmt 1 view -0
 1369              		.cfi_startproc
 1370              		@ args = 0, pretend = 0, frame = 288
 1371              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccIyvNrm.s 			page 44


 594:src/stats.c   **** 	decNumber sx, sy, sxx, sxy;
 1372              		.loc 1 594 2 view .LVU402
 595:src/stats.c   **** 	enum sigma_modes m;
 1373              		.loc 1 595 2 view .LVU403
 596:src/stats.c   **** 
 1374              		.loc 1 596 2 view .LVU404
 598:src/stats.c   **** 
 1375              		.loc 1 598 2 view .LVU405
 593:src/stats.c   **** 	decNumber N, u, v, denom;
 1376              		.loc 1 593 59 is_stmt 0 view .LVU406
 1377 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1378              		.cfi_def_cfa_offset 20
 1379              		.cfi_offset 4, -20
 1380              		.cfi_offset 5, -16
 1381              		.cfi_offset 6, -12
 1382              		.cfi_offset 7, -8
 1383              		.cfi_offset 14, -4
 598:src/stats.c   **** 
 1384              		.loc 1 598 74 view .LVU407
 1385 0002 274B     		ldr	r3, .L90
 1386 0004 1B68     		ldr	r3, [r3]
 1387 0006 93F8EB37 		ldrb	r3, [r3, #2027]	@ zero_extendqisi2
 593:src/stats.c   **** 	decNumber N, u, v, denom;
 1388              		.loc 1 593 59 view .LVU408
 1389 000a CDB0     		sub	sp, sp, #308
 1390              		.cfi_def_cfa_offset 328
 598:src/stats.c   **** 
 1391              		.loc 1 598 6 view .LVU409
 1392 000c 43AE     		add	r6, sp, #268
 1393 000e 03F00703 		and	r3, r3, #7
 1394 0012 0025     		movs	r5, #0
 593:src/stats.c   **** 	decNumber N, u, v, denom;
 1395              		.loc 1 593 59 view .LVU410
 1396 0014 0446     		mov	r4, r0
 598:src/stats.c   **** 
 1397              		.loc 1 598 6 view .LVU411
 1398 0016 CDE90056 		strd	r5, r6, [sp]
 593:src/stats.c   **** 	decNumber N, u, v, denom;
 1399              		.loc 1 593 59 view .LVU412
 1400 001a 0F46     		mov	r7, r1
 598:src/stats.c   **** 
 1401              		.loc 1 598 6 view .LVU413
 1402 001c 0293     		str	r3, [sp, #8]
 1403 001e 31AA     		add	r2, sp, #196
 1404 0020 3AAB     		add	r3, sp, #232
 1405 0022 28A9     		add	r1, sp, #160
 1406              	.LVL121:
 598:src/stats.c   **** 
 1407              		.loc 1 598 6 view .LVU414
 1408 0024 04A8     		add	r0, sp, #16
 1409              	.LVL122:
 598:src/stats.c   **** 
 1410              		.loc 1 598 6 view .LVU415
 1411 0026 FFF7FEFF 		bl	get_sigmas
 1412              	.LVL123:
 600:src/stats.c   **** 	decNumberSquare(&u, &sx);
 1413              		.loc 1 600 2 view .LVU416
ARM GAS  /tmp/ccIyvNrm.s 			page 45


 1414 002a 3AAA     		add	r2, sp, #232
 598:src/stats.c   **** 
 1415              		.loc 1 598 6 view .LVU417
 1416 002c 0546     		mov	r5, r0
 600:src/stats.c   **** 	decNumberSquare(&u, &sx);
 1417              		.loc 1 600 2 view .LVU418
 1418 002e 04A9     		add	r1, sp, #16
 1419              	.LVL124:
 600:src/stats.c   **** 	decNumberSquare(&u, &sx);
 1420              		.loc 1 600 2 is_stmt 1 view .LVU419
 1421 0030 2046     		mov	r0, r4
 1422 0032 FFF7FEFF 		bl	dn_multiply
 1423              	.LVL125:
 601:src/stats.c   **** 	dn_subtract(&denom, B, &u);
 1424              		.loc 1 601 2 view .LVU420
 1425 0036 28A9     		add	r1, sp, #160
 1426 0038 0DA8     		add	r0, sp, #52
 1427 003a FFF7FEFF 		bl	decNumberSquare
 1428              	.LVL126:
 602:src/stats.c   **** 
 1429              		.loc 1 602 2 view .LVU421
 1430 003e 2146     		mov	r1, r4
 1431 0040 0DAA     		add	r2, sp, #52
 1432 0042 1FA8     		add	r0, sp, #124
 1433 0044 FFF7FEFF 		bl	dn_subtract
 1434              	.LVL127:
 604:src/stats.c   **** 	dn_multiply(&u, &sx, &sy);
 1435              		.loc 1 604 2 view .LVU422
 1436 0048 3246     		mov	r2, r6
 1437 004a 04A9     		add	r1, sp, #16
 1438 004c 2046     		mov	r0, r4
 1439 004e FFF7FEFF 		bl	dn_multiply
 1440              	.LVL128:
 605:src/stats.c   **** 	dn_subtract(&v, B, &u);
 1441              		.loc 1 605 2 view .LVU423
 1442 0052 31AA     		add	r2, sp, #196
 1443 0054 28A9     		add	r1, sp, #160
 1444 0056 0DA8     		add	r0, sp, #52
 1445 0058 FFF7FEFF 		bl	dn_multiply
 1446              	.LVL129:
 606:src/stats.c   **** 	dn_divide(A, &v, &denom);
 1447              		.loc 1 606 2 view .LVU424
 1448 005c 2146     		mov	r1, r4
 1449 005e 0DAA     		add	r2, sp, #52
 1450 0060 16A8     		add	r0, sp, #88
 1451 0062 FFF7FEFF 		bl	dn_subtract
 1452              	.LVL130:
 607:src/stats.c   **** 
 1453              		.loc 1 607 2 view .LVU425
 1454 0066 1FAA     		add	r2, sp, #124
 1455 0068 16A9     		add	r1, sp, #88
 1456 006a 3846     		mov	r0, r7
 1457 006c FFF7FEFF 		bl	dn_divide
 1458              	.LVL131:
 609:src/stats.c   **** 	dn_multiply(&u, &sx, &sxy);
 1459              		.loc 1 609 2 view .LVU426
 1460 0070 31AA     		add	r2, sp, #196
ARM GAS  /tmp/ccIyvNrm.s 			page 46


 1461 0072 3AA9     		add	r1, sp, #232
 1462 0074 2046     		mov	r0, r4
 1463 0076 FFF7FEFF 		bl	dn_multiply
 1464              	.LVL132:
 610:src/stats.c   **** 	dn_subtract(&v, B, &u);
 1465              		.loc 1 610 2 view .LVU427
 1466 007a 3246     		mov	r2, r6
 1467 007c 28A9     		add	r1, sp, #160
 1468 007e 0DA8     		add	r0, sp, #52
 1469 0080 FFF7FEFF 		bl	dn_multiply
 1470              	.LVL133:
 611:src/stats.c   **** 	dn_divide(B, &v, &denom);
 1471              		.loc 1 611 2 view .LVU428
 1472 0084 0DAA     		add	r2, sp, #52
 1473 0086 2146     		mov	r1, r4
 1474 0088 16A8     		add	r0, sp, #88
 1475 008a FFF7FEFF 		bl	dn_subtract
 1476              	.LVL134:
 612:src/stats.c   **** 
 1477              		.loc 1 612 2 view .LVU429
 1478 008e 1FAA     		add	r2, sp, #124
 1479 0090 16A9     		add	r1, sp, #88
 1480 0092 2046     		mov	r0, r4
 1481 0094 FFF7FEFF 		bl	dn_divide
 1482              	.LVL135:
 614:src/stats.c   **** }
 1483              		.loc 1 614 2 view .LVU430
 615:src/stats.c   **** 
 1484              		.loc 1 615 1 is_stmt 0 view .LVU431
 1485 0098 2846     		mov	r0, r5
 1486 009a 4DB0     		add	sp, sp, #308
 1487              		.cfi_def_cfa_offset 20
 1488              		@ sp needed
 1489 009c F0BD     		pop	{r4, r5, r6, r7, pc}
 1490              	.LVL136:
 1491              	.L91:
 615:src/stats.c   **** 
 1492              		.loc 1 615 1 view .LVU432
 1493 009e 00BF     		.align	2
 1494              	.L90:
 1495 00a0 00000000 		.word	main_ram
 1496              		.cfi_endproc
 1497              	.LFE31:
 1499              		.section	.text.do_s,"ax",%progbits
 1500              		.align	1
 1501              		.p2align 2,,3
 1502              		.syntax unified
 1503              		.thumb
 1504              		.thumb_func
 1505              		.fpu fpv4-sp-d16
 1507              	do_s:
 1508              	.LVL137:
 1509              	.LFB24:
 440:src/stats.c   **** 	decNumber t, u, v, *p = &t;
 1510              		.loc 1 440 23 is_stmt 1 view -0
 1511              		.cfi_startproc
 1512              		@ args = 12, pretend = 0, frame = 112
ARM GAS  /tmp/ccIyvNrm.s 			page 47


 1513              		@ frame_needed = 0, uses_anonymous_args = 0
 441:src/stats.c   **** 
 1514              		.loc 1 441 2 view .LVU434
 440:src/stats.c   **** 	decNumber t, u, v, *p = &t;
 1515              		.loc 1 440 23 is_stmt 0 view .LVU435
 1516 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1517              		.cfi_def_cfa_offset 24
 1518              		.cfi_offset 4, -24
 1519              		.cfi_offset 5, -20
 1520              		.cfi_offset 6, -16
 1521              		.cfi_offset 7, -12
 1522              		.cfi_offset 8, -8
 1523              		.cfi_offset 14, -4
 1524 0004 9CB0     		sub	sp, sp, #112
 1525              		.cfi_def_cfa_offset 136
 1526              	.LVL138:
 443:src/stats.c   **** 	dn_divide(&u, &t, N);
 1527              		.loc 1 443 2 is_stmt 1 view .LVU436
 440:src/stats.c   **** 	decNumber t, u, v, *p = &t;
 1528              		.loc 1 440 23 is_stmt 0 view .LVU437
 1529 0006 1C46     		mov	r4, r3
 1530 0008 8846     		mov	r8, r1
 1531 000a 0546     		mov	r5, r0
 443:src/stats.c   **** 	dn_divide(&u, &t, N);
 1532              		.loc 1 443 2 view .LVU438
 1533 000c 1146     		mov	r1, r2
 1534              	.LVL139:
 443:src/stats.c   **** 	dn_divide(&u, &t, N);
 1535              		.loc 1 443 2 view .LVU439
 1536 000e 01A8     		add	r0, sp, #4
 1537              	.LVL140:
 440:src/stats.c   **** 	decNumber t, u, v, *p = &t;
 1538              		.loc 1 440 23 view .LVU440
 1539 0010 DDE92376 		ldrd	r7, r6, [sp, #140]
 443:src/stats.c   **** 	dn_divide(&u, &t, N);
 1540              		.loc 1 443 2 view .LVU441
 1541 0014 FFF7FEFF 		bl	decNumberSquare
 1542              	.LVL141:
 444:src/stats.c   **** 	dn_subtract(&t, sxx, &u);
 1543              		.loc 1 444 2 is_stmt 1 view .LVU442
 1544 0018 2246     		mov	r2, r4
 1545 001a 01A9     		add	r1, sp, #4
 1546              	.LVL142:
 444:src/stats.c   **** 	dn_subtract(&t, sxx, &u);
 1547              		.loc 1 444 2 is_stmt 0 view .LVU443
 1548 001c 0AA8     		add	r0, sp, #40
 1549 001e FFF7FEFF 		bl	dn_divide
 1550              	.LVL143:
 445:src/stats.c   **** 	dn_divide(&u, &t, denom);
 1551              		.loc 1 445 2 is_stmt 1 view .LVU444
 1552 0022 0AAA     		add	r2, sp, #40
 1553 0024 4146     		mov	r1, r8
 1554 0026 01A8     		add	r0, sp, #4
 1555              	.LVL144:
 445:src/stats.c   **** 	dn_divide(&u, &t, denom);
 1556              		.loc 1 445 2 is_stmt 0 view .LVU445
 1557 0028 FFF7FEFF 		bl	dn_subtract
ARM GAS  /tmp/ccIyvNrm.s 			page 48


 1558              	.LVL145:
 446:src/stats.c   **** 	if (dn_le0(&u))
 1559              		.loc 1 446 2 is_stmt 1 view .LVU446
 1560 002c 229A     		ldr	r2, [sp, #136]
 1561 002e 01A9     		add	r1, sp, #4
 1562              	.LVL146:
 446:src/stats.c   **** 	if (dn_le0(&u))
 1563              		.loc 1 446 2 is_stmt 0 view .LVU447
 1564 0030 0AA8     		add	r0, sp, #40
 1565 0032 FFF7FEFF 		bl	dn_divide
 1566              	.LVL147:
 447:src/stats.c   **** 		decNumberZero(&t);
 1567              		.loc 1 447 2 is_stmt 1 view .LVU448
 447:src/stats.c   **** 		decNumberZero(&t);
 1568              		.loc 1 447 6 is_stmt 0 view .LVU449
 1569 0036 0AA8     		add	r0, sp, #40
 1570 0038 FFF7FEFF 		bl	dn_le0
 1571              	.LVL148:
 447:src/stats.c   **** 		decNumberZero(&t);
 1572              		.loc 1 447 5 view .LVU450
 1573 003c 58B1     		cbz	r0, .L93
 448:src/stats.c   **** 	else
 1574              		.loc 1 448 3 is_stmt 1 view .LVU451
 1575 003e 01A8     		add	r0, sp, #4
 1576              	.LVL149:
 448:src/stats.c   **** 	else
 1577              		.loc 1 448 3 is_stmt 0 view .LVU452
 1578 0040 FFF7FEFF 		bl	decNumberZero
 1579              	.LVL150:
 452:src/stats.c   **** 		dn_sqrt(&u, N);
 1580              		.loc 1 452 2 is_stmt 1 view .LVU453
 452:src/stats.c   **** 		dn_sqrt(&u, N);
 1581              		.loc 1 452 5 is_stmt 0 view .LVU454
 1582 0044 6FB9     		cbnz	r7, .L102
 1583              	.L97:
 441:src/stats.c   **** 
 1584              		.loc 1 441 22 view .LVU455
 1585 0046 01A9     		add	r1, sp, #4
 1586              	.LVL151:
 456:src/stats.c   **** 		dn_exp(&u, p);
 1587              		.loc 1 456 2 is_stmt 1 view .LVU456
 456:src/stats.c   **** 		dn_exp(&u, p);
 1588              		.loc 1 456 5 is_stmt 0 view .LVU457
 1589 0048 BEB9     		cbnz	r6, .L103
 1590              	.L96:
 460:src/stats.c   **** }
 1591              		.loc 1 460 2 is_stmt 1 view .LVU458
 1592 004a 2846     		mov	r0, r5
 1593 004c FFF7FEFF 		bl	setRegister
 1594              	.LVL152:
 461:src/stats.c   **** 
 1595              		.loc 1 461 1 is_stmt 0 view .LVU459
 1596 0050 1CB0     		add	sp, sp, #112
 1597              		.cfi_remember_state
 1598              		.cfi_def_cfa_offset 24
 1599              		@ sp needed
 1600 0052 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
ARM GAS  /tmp/ccIyvNrm.s 			page 49


 1601              	.LVL153:
 1602              	.L93:
 1603              		.cfi_restore_state
 450:src/stats.c   **** 
 1604              		.loc 1 450 3 is_stmt 1 view .LVU460
 1605 0056 0AA9     		add	r1, sp, #40
 1606 0058 01A8     		add	r0, sp, #4
 1607              	.LVL154:
 450:src/stats.c   **** 
 1608              		.loc 1 450 3 is_stmt 0 view .LVU461
 1609 005a FFF7FEFF 		bl	dn_sqrt
 1610              	.LVL155:
 452:src/stats.c   **** 		dn_sqrt(&u, N);
 1611              		.loc 1 452 2 is_stmt 1 view .LVU462
 452:src/stats.c   **** 		dn_sqrt(&u, N);
 1612              		.loc 1 452 5 is_stmt 0 view .LVU463
 1613 005e 002F     		cmp	r7, #0
 1614 0060 F1D0     		beq	.L97
 1615              	.L102:
 453:src/stats.c   **** 		dn_divide(p = &v, &t, &u);
 1616              		.loc 1 453 3 is_stmt 1 view .LVU464
 1617 0062 2146     		mov	r1, r4
 1618 0064 0AA8     		add	r0, sp, #40
 1619 0066 FFF7FEFF 		bl	dn_sqrt
 1620              	.LVL156:
 454:src/stats.c   **** 	}
 1621              		.loc 1 454 3 view .LVU465
 454:src/stats.c   **** 	}
 1622              		.loc 1 454 3 is_stmt 0 view .LVU466
 1623 006a 01A9     		add	r1, sp, #4
 1624 006c 13A8     		add	r0, sp, #76
 1625              	.LVL157:
 454:src/stats.c   **** 	}
 1626              		.loc 1 454 3 view .LVU467
 1627 006e 0AAA     		add	r2, sp, #40
 1628 0070 FFF7FEFF 		bl	dn_divide
 1629              	.LVL158:
 454:src/stats.c   **** 	}
 1630              		.loc 1 454 3 view .LVU468
 1631 0074 13A9     		add	r1, sp, #76
 1632              	.LVL159:
 456:src/stats.c   **** 		dn_exp(&u, p);
 1633              		.loc 1 456 2 is_stmt 1 view .LVU469
 456:src/stats.c   **** 		dn_exp(&u, p);
 1634              		.loc 1 456 5 is_stmt 0 view .LVU470
 1635 0076 002E     		cmp	r6, #0
 1636 0078 E7D0     		beq	.L96
 1637              	.L103:
 457:src/stats.c   **** 		p = &u;
 1638              		.loc 1 457 3 is_stmt 1 view .LVU471
 1639 007a 0AA8     		add	r0, sp, #40
 1640 007c FFF7FEFF 		bl	dn_exp
 1641              	.LVL160:
 458:src/stats.c   **** 	}
 1642              		.loc 1 458 3 view .LVU472
 458:src/stats.c   **** 	}
 1643              		.loc 1 458 5 is_stmt 0 view .LVU473
ARM GAS  /tmp/ccIyvNrm.s 			page 50


 1644 0080 0AA9     		add	r1, sp, #40
 1645              	.LVL161:
 460:src/stats.c   **** }
 1646              		.loc 1 460 2 is_stmt 1 view .LVU474
 1647 0082 2846     		mov	r0, r5
 1648 0084 FFF7FEFF 		bl	setRegister
 1649              	.LVL162:
 461:src/stats.c   **** 
 1650              		.loc 1 461 1 is_stmt 0 view .LVU475
 1651 0088 1CB0     		add	sp, sp, #112
 1652              		.cfi_def_cfa_offset 24
 1653              		@ sp needed
 1654 008a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 461:src/stats.c   **** 
 1655              		.loc 1 461 1 view .LVU476
 1656              		.cfi_endproc
 1657              	.LFE24:
 1659 008e 00BF     		.section	.text.check_low,"ax",%progbits
 1660              		.align	1
 1661              		.p2align 2,,3
 1662              		.syntax unified
 1663              		.thumb
 1664              		.thumb_func
 1665              		.fpu fpv4-sp-d16
 1667              	check_low:
 1668              	.LVL163:
 1669              	.LFB39:
 729:src/stats.c   **** 
 730:src/stats.c   **** void stats_random(enum nilop op) {
 731:src/stats.c   **** 	// Start by generating the next in sequence
 732:src/stats.c   **** 	unsigned long int s;
 733:src/stats.c   **** 	decNumber y, z;
 734:src/stats.c   **** 
 735:src/stats.c   **** 	if (RandS1 == 0 && RandS2 == 0 && RandS3 == 0)
 736:src/stats.c   **** 		taus_seed(0);
 737:src/stats.c   **** 	s = taus_get();
 738:src/stats.c   **** 
 739:src/stats.c   **** 	// Now build ourselves a number
 740:src/stats.c   **** 	if (is_intmode())
 741:src/stats.c   **** 		setX_int_sgn((((unsigned long long int)taus_get()) << 32) | s, 0);
 742:src/stats.c   **** 	else {
 743:src/stats.c   **** 		ullint_to_dn(&z, s);
 744:src/stats.c   **** 		dn_multiply(&y, &z, &const_randfac);
 745:src/stats.c   **** 		setX(&y);
 746:src/stats.c   **** 	}
 747:src/stats.c   **** }
 748:src/stats.c   **** 
 749:src/stats.c   **** 
 750:src/stats.c   **** void stats_sto_random(enum nilop op) {
 751:src/stats.c   **** 	unsigned long int s;
 752:src/stats.c   **** 	int z;
 753:src/stats.c   **** 	decNumber x;
 754:src/stats.c   **** 
 755:src/stats.c   **** 	if (is_intmode()) {
 756:src/stats.c   **** 		 s = getX_int() & 0xffffffff;
 757:src/stats.c   **** 	} else {
 758:src/stats.c   **** 		getX(&x);
ARM GAS  /tmp/ccIyvNrm.s 			page 51


 759:src/stats.c   **** 		s = (unsigned long int) dn_to_ull(&x, &z);
 760:src/stats.c   **** 	}
 761:src/stats.c   **** 	taus_seed(s);
 762:src/stats.c   **** }
 763:src/stats.c   **** 
 764:src/stats.c   **** static void check_low(decNumber *d) {
 1670              		.loc 1 764 37 is_stmt 1 view -0
 1671              		.cfi_startproc
 1672              		@ args = 0, pretend = 0, frame = 0
 1673              		@ frame_needed = 0, uses_anonymous_args = 0
 765:src/stats.c   **** 	if (dn_abs_lt(d, &const_1e_32))
 1674              		.loc 1 765 2 view .LVU478
 764:src/stats.c   **** 	if (dn_abs_lt(d, &const_1e_32))
 1675              		.loc 1 764 37 is_stmt 0 view .LVU479
 1676 0000 10B5     		push	{r4, lr}
 1677              		.cfi_def_cfa_offset 8
 1678              		.cfi_offset 4, -8
 1679              		.cfi_offset 14, -4
 1680              		.loc 1 765 6 view .LVU480
 1681 0002 0649     		ldr	r1, .L108
 764:src/stats.c   **** 	if (dn_abs_lt(d, &const_1e_32))
 1682              		.loc 1 764 37 view .LVU481
 1683 0004 0446     		mov	r4, r0
 1684              		.loc 1 765 6 view .LVU482
 1685 0006 FFF7FEFF 		bl	dn_abs_lt
 1686              	.LVL164:
 1687              		.loc 1 765 5 view .LVU483
 1688 000a 00B9     		cbnz	r0, .L107
 766:src/stats.c   **** 		decNumberCopy(d, &const_1e_32);
 767:src/stats.c   **** }
 1689              		.loc 1 767 1 view .LVU484
 1690 000c 10BD     		pop	{r4, pc}
 1691              	.LVL165:
 1692              	.L107:
 766:src/stats.c   **** 		decNumberCopy(d, &const_1e_32);
 1693              		.loc 1 766 3 is_stmt 1 view .LVU485
 1694 000e 2046     		mov	r0, r4
 1695 0010 0249     		ldr	r1, .L108
 1696              		.loc 1 767 1 is_stmt 0 view .LVU486
 1697 0012 BDE81040 		pop	{r4, lr}
 1698              		.cfi_restore 14
 1699              		.cfi_restore 4
 1700              		.cfi_def_cfa_offset 0
 1701              	.LVL166:
 766:src/stats.c   **** 		decNumberCopy(d, &const_1e_32);
 1702              		.loc 1 766 3 view .LVU487
 1703 0016 FFF7FEBF 		b	decNumberCopy
 1704              	.LVL167:
 1705              	.L109:
 766:src/stats.c   **** 		decNumberCopy(d, &const_1e_32);
 1706              		.loc 1 766 3 view .LVU488
 1707 001a 00BF     		.align	2
 1708              	.L108:
 1709 001c 00000000 		.word	const_1e_32
 1710              		.cfi_endproc
 1711              	.LFE39:
 1713              		.section	.text.ib_step,"ax",%progbits
ARM GAS  /tmp/ccIyvNrm.s 			page 52


 1714              		.align	1
 1715              		.p2align 2,,3
 1716              		.syntax unified
 1717              		.thumb
 1718              		.thumb_func
 1719              		.fpu fpv4-sp-d16
 1721              	ib_step:
 1722              	.LVL168:
 1723              	.LFB40:
 768:src/stats.c   **** 
 769:src/stats.c   **** static void ib_step(decNumber *d, decNumber *c, const decNumber *aa) {
 1724              		.loc 1 769 70 is_stmt 1 view -0
 1725              		.cfi_startproc
 1726              		@ args = 0, pretend = 0, frame = 72
 1727              		@ frame_needed = 0, uses_anonymous_args = 0
 770:src/stats.c   **** 	decNumber t, u;
 1728              		.loc 1 770 2 view .LVU490
 771:src/stats.c   **** 
 772:src/stats.c   **** 	dn_multiply(&t, aa, d);
 1729              		.loc 1 772 2 view .LVU491
 769:src/stats.c   **** 	decNumber t, u;
 1730              		.loc 1 769 70 is_stmt 0 view .LVU492
 1731 0000 70B5     		push	{r4, r5, r6, lr}
 1732              		.cfi_def_cfa_offset 16
 1733              		.cfi_offset 4, -16
 1734              		.cfi_offset 5, -12
 1735              		.cfi_offset 6, -8
 1736              		.cfi_offset 14, -4
 1737 0002 1546     		mov	r5, r2
 1738 0004 92B0     		sub	sp, sp, #72
 1739              		.cfi_def_cfa_offset 88
 1740              		.loc 1 772 2 view .LVU493
 1741 0006 0246     		mov	r2, r0
 1742              	.LVL169:
 769:src/stats.c   **** 	decNumber t, u;
 1743              		.loc 1 769 70 view .LVU494
 1744 0008 0C46     		mov	r4, r1
 1745 000a 0646     		mov	r6, r0
 1746              		.loc 1 772 2 view .LVU495
 1747 000c 2946     		mov	r1, r5
 1748              	.LVL170:
 1749              		.loc 1 772 2 view .LVU496
 1750 000e 6846     		mov	r0, sp
 1751              	.LVL171:
 1752              		.loc 1 772 2 view .LVU497
 1753 0010 FFF7FEFF 		bl	dn_multiply
 1754              	.LVL172:
 773:src/stats.c   **** 	dn_p1(&u, &t);		// d = 1+aa*d
 1755              		.loc 1 773 2 is_stmt 1 view .LVU498
 1756 0014 6946     		mov	r1, sp
 1757 0016 09A8     		add	r0, sp, #36
 1758 0018 FFF7FEFF 		bl	dn_p1
 1759              	.LVL173:
 774:src/stats.c   **** 	check_low(&u);
 1760              		.loc 1 774 2 view .LVU499
 1761 001c 09A8     		add	r0, sp, #36
 1762 001e FFF7FEFF 		bl	check_low
ARM GAS  /tmp/ccIyvNrm.s 			page 53


 1763              	.LVL174:
 775:src/stats.c   **** 	decNumberRecip(d, &u);
 1764              		.loc 1 775 2 view .LVU500
 1765 0022 09A9     		add	r1, sp, #36
 1766 0024 3046     		mov	r0, r6
 1767 0026 FFF7FEFF 		bl	decNumberRecip
 1768              	.LVL175:
 776:src/stats.c   **** 	dn_divide(&t, aa, c);
 1769              		.loc 1 776 2 view .LVU501
 1770 002a 2246     		mov	r2, r4
 1771 002c 2946     		mov	r1, r5
 1772 002e 6846     		mov	r0, sp
 1773 0030 FFF7FEFF 		bl	dn_divide
 1774              	.LVL176:
 777:src/stats.c   **** 	dn_p1(c, &t);		// c = 1+aa/c
 1775              		.loc 1 777 2 view .LVU502
 1776 0034 6946     		mov	r1, sp
 1777 0036 2046     		mov	r0, r4
 1778 0038 FFF7FEFF 		bl	dn_p1
 1779              	.LVL177:
 778:src/stats.c   **** 	check_low(c);
 1780              		.loc 1 778 2 view .LVU503
 1781 003c 2046     		mov	r0, r4
 1782 003e FFF7FEFF 		bl	check_low
 1783              	.LVL178:
 779:src/stats.c   **** }
 1784              		.loc 1 779 1 is_stmt 0 view .LVU504
 1785 0042 12B0     		add	sp, sp, #72
 1786              		.cfi_def_cfa_offset 16
 1787              		@ sp needed
 1788 0044 70BD     		pop	{r4, r5, r6, pc}
 1789              		.loc 1 779 1 view .LVU505
 1790              		.cfi_endproc
 1791              	.LFE40:
 1793 0046 00BF     		.section	.text.betacf,"ax",%progbits
 1794              		.align	1
 1795              		.p2align 2,,3
 1796              		.syntax unified
 1797              		.thumb
 1798              		.thumb_func
 1799              		.fpu fpv4-sp-d16
 1801              	betacf:
 1802              	.LVL179:
 1803              	.LFB41:
 780:src/stats.c   **** 
 781:src/stats.c   **** 
 782:src/stats.c   **** static void betacf(decNumber *r, const decNumber *a, const decNumber *b, const decNumber *x) {
 1804              		.loc 1 782 94 is_stmt 1 view -0
 1805              		.cfi_startproc
 1806              		@ args = 0, pretend = 0, frame = 472
 1807              		@ frame_needed = 0, uses_anonymous_args = 0
 783:src/stats.c   **** 	decNumber aa, c, d, apb, am1, ap1, m, m2, oldr;
 1808              		.loc 1 783 2 view .LVU507
 784:src/stats.c   **** 	int i;
 1809              		.loc 1 784 2 view .LVU508
 785:src/stats.c   **** 	decNumber t, u, v, w;
 1810              		.loc 1 785 2 view .LVU509
ARM GAS  /tmp/ccIyvNrm.s 			page 54


 786:src/stats.c   **** 
 787:src/stats.c   **** 	dn_p1(&ap1, a);				// ap1 = 1+a
 1811              		.loc 1 787 2 view .LVU510
 782:src/stats.c   **** 	decNumber aa, c, d, apb, am1, ap1, m, m2, oldr;
 1812              		.loc 1 782 94 is_stmt 0 view .LVU511
 1813 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1814              		.cfi_def_cfa_offset 24
 1815              		.cfi_offset 4, -24
 1816              		.cfi_offset 5, -20
 1817              		.cfi_offset 6, -16
 1818              		.cfi_offset 7, -12
 1819              		.cfi_offset 8, -8
 1820              		.cfi_offset 14, -4
 1821 0004 F6B0     		sub	sp, sp, #472
 1822              		.cfi_def_cfa_offset 496
 782:src/stats.c   **** 	decNumber aa, c, d, apb, am1, ap1, m, m2, oldr;
 1823              		.loc 1 782 94 view .LVU512
 1824 0006 0D46     		mov	r5, r1
 1825 0008 0446     		mov	r4, r0
 1826              		.loc 1 787 2 view .LVU513
 1827 000a 2EA8     		add	r0, sp, #184
 1828              	.LVL180:
 782:src/stats.c   **** 	decNumber aa, c, d, apb, am1, ap1, m, m2, oldr;
 1829              		.loc 1 782 94 view .LVU514
 1830 000c 1F46     		mov	r7, r3
 1831 000e 9046     		mov	r8, r2
 1832              		.loc 1 787 2 view .LVU515
 1833 0010 FFF7FEFF 		bl	dn_p1
 1834              	.LVL181:
 788:src/stats.c   **** 	dn_m1(&am1, a);				// am1 = a-1
 1835              		.loc 1 788 2 is_stmt 1 view .LVU516
 1836 0014 2946     		mov	r1, r5
 1837 0016 25A8     		add	r0, sp, #148
 1838 0018 FFF7FEFF 		bl	dn_m1
 1839              	.LVL182:
 789:src/stats.c   **** 	dn_add(&apb, a, b);			// apb = a+b
 1840              		.loc 1 789 2 view .LVU517
 1841 001c 4246     		mov	r2, r8
 1842 001e 2946     		mov	r1, r5
 1843 0020 1CA8     		add	r0, sp, #112
 1844 0022 FFF7FEFF 		bl	dn_add
 1845              	.LVL183:
 790:src/stats.c   **** 	dn_1(&c);				// c = 1
 1846              		.loc 1 790 2 view .LVU518
 1847 0026 0AA8     		add	r0, sp, #40
 1848 0028 FFF7FEFF 		bl	dn_1
 1849              	.LVL184:
 791:src/stats.c   **** 	dn_divide(&t, x, &ap1);
 1850              		.loc 1 791 2 view .LVU519
 1851 002c 3946     		mov	r1, r7
 1852 002e 2EAA     		add	r2, sp, #184
 1853 0030 52A8     		add	r0, sp, #328
 1854 0032 FFF7FEFF 		bl	dn_divide
 1855              	.LVL185:
 792:src/stats.c   **** 	dn_multiply(&u, &t, &apb);
 1856              		.loc 1 792 2 view .LVU520
 1857 0036 1CAA     		add	r2, sp, #112
ARM GAS  /tmp/ccIyvNrm.s 			page 55


 1858 0038 52A9     		add	r1, sp, #328
 1859 003a 5BA8     		add	r0, sp, #364
 1860 003c FFF7FEFF 		bl	dn_multiply
 1861              	.LVL186:
 793:src/stats.c   **** 	dn_1m(&t, &u);				// t = 1-apb*x/ap1
 1862              		.loc 1 793 2 view .LVU521
 1863 0040 5BA9     		add	r1, sp, #364
 1864 0042 52A8     		add	r0, sp, #328
 1865 0044 FFF7FEFF 		bl	dn_1m
 1866              	.LVL187:
 794:src/stats.c   **** 	check_low(&t);
 1867              		.loc 1 794 2 view .LVU522
 1868 0048 52A8     		add	r0, sp, #328
 1869 004a FFF7FEFF 		bl	check_low
 1870              	.LVL188:
 795:src/stats.c   **** 	decNumberRecip(&d, &t);			// d = 1/t
 1871              		.loc 1 795 2 view .LVU523
 1872 004e 52A9     		add	r1, sp, #328
 1873 0050 13A8     		add	r0, sp, #76
 1874 0052 FFF7FEFF 		bl	decNumberRecip
 1875              	.LVL189:
 796:src/stats.c   **** 	decNumberCopy(r, &d);				// res = d
 1876              		.loc 1 796 2 view .LVU524
 1877 0056 13A9     		add	r1, sp, #76
 1878 0058 2046     		mov	r0, r4
 1879 005a FFF7FEFF 		bl	decNumberCopy
 1880              	.LVL190:
 797:src/stats.c   **** 	decNumberZero(&m);
 1881              		.loc 1 797 2 view .LVU525
 1882 005e 37A8     		add	r0, sp, #220
 1883 0060 FFF7FEFF 		bl	decNumberZero
 1884              	.LVL191:
 798:src/stats.c   **** 	for (i=0; i<500; i++) {
 1885              		.loc 1 798 2 view .LVU526
 1886              		.loc 1 798 12 view .LVU527
 797:src/stats.c   **** 	decNumberZero(&m);
 1887              		.loc 1 797 2 is_stmt 0 view .LVU528
 1888 0064 4FF4FA76 		mov	r6, #500
 1889 0068 03E0     		b	.L114
 1890              	.LVL192:
 1891              	.L117:
 799:src/stats.c   **** 		decNumberCopy(&oldr, r);
 800:src/stats.c   **** 		dn_inc(&m);			// m = i+1
 801:src/stats.c   **** 		dn_mul2(&m2, &m);
 802:src/stats.c   **** 		dn_subtract(&t, b, &m);
 803:src/stats.c   **** 		dn_multiply(&u, &t, &m);
 804:src/stats.c   **** 		dn_multiply(&t, &u, x);	// t = m*(b-m)*x
 805:src/stats.c   **** 		dn_add(&u, &am1, &m2);
 806:src/stats.c   **** 		dn_add(&v, a, &m2);
 807:src/stats.c   **** 		dn_multiply(&w, &u, &v);	// w = (am1+m2)*(a+m2)
 808:src/stats.c   **** 		dn_divide(&aa, &t, &w);	// aa = t/w
 809:src/stats.c   **** 		ib_step(&d, &c, &aa);
 810:src/stats.c   **** 		dn_multiply(&t, r, &d);
 811:src/stats.c   **** 		dn_multiply(r, &t, &c);	// r = r*d*c
 812:src/stats.c   **** 		dn_add(&t, a, &m);
 813:src/stats.c   **** 		dn_add(&u, &apb, &m);
 814:src/stats.c   **** 		dn_multiply(&w, &t, &u);
ARM GAS  /tmp/ccIyvNrm.s 			page 56


 815:src/stats.c   **** 		dn_multiply(&t, &w, x);
 816:src/stats.c   **** 		dn_minus(&w, &t);		// w = -(a+m)*(apb+m)*x
 817:src/stats.c   **** 		dn_add(&t, a, &m2);
 818:src/stats.c   **** 		dn_add(&u, &ap1, &m2);
 819:src/stats.c   **** 		dn_multiply(&v, &t, &u);	// v = (a+m2)*(ap1+m2)
 820:src/stats.c   **** 		dn_divide(&aa, &w, &v);	// aa = w/v
 821:src/stats.c   **** 		ib_step(&d, &c, &aa);
 822:src/stats.c   **** 		dn_multiply(&v, &d, &c);
 823:src/stats.c   **** 		dn_multiply(r, r, &v);	// r *= d*c
 824:src/stats.c   **** 		if (dn_eq(&oldr, r))
 825:src/stats.c   **** 			break;
 826:src/stats.c   **** 		busy();
 1892              		.loc 1 826 3 is_stmt 1 discriminator 2 view .LVU529
 1893 006a FFF7FEFF 		bl	busy
 1894              	.LVL193:
 798:src/stats.c   **** 	for (i=0; i<500; i++) {
 1895              		.loc 1 798 19 discriminator 2 view .LVU530
 798:src/stats.c   **** 	for (i=0; i<500; i++) {
 1896              		.loc 1 798 12 discriminator 2 view .LVU531
 798:src/stats.c   **** 	for (i=0; i<500; i++) {
 1897              		.loc 1 798 2 is_stmt 0 discriminator 2 view .LVU532
 1898 006e 013E     		subs	r6, r6, #1
 1899              	.LVL194:
 798:src/stats.c   **** 	for (i=0; i<500; i++) {
 1900              		.loc 1 798 2 discriminator 2 view .LVU533
 1901 0070 7ED0     		beq	.L112
 1902              	.LVL195:
 1903              	.L114:
 799:src/stats.c   **** 		decNumberCopy(&oldr, r);
 1904              		.loc 1 799 3 is_stmt 1 view .LVU534
 1905 0072 2146     		mov	r1, r4
 1906 0074 49A8     		add	r0, sp, #292
 1907 0076 FFF7FEFF 		bl	decNumberCopy
 1908              	.LVL196:
 800:src/stats.c   **** 		dn_mul2(&m2, &m);
 1909              		.loc 1 800 3 view .LVU535
 1910 007a 37A8     		add	r0, sp, #220
 1911 007c FFF7FEFF 		bl	dn_inc
 1912              	.LVL197:
 801:src/stats.c   **** 		dn_subtract(&t, b, &m);
 1913              		.loc 1 801 3 view .LVU536
 1914 0080 37A9     		add	r1, sp, #220
 1915 0082 40A8     		add	r0, sp, #256
 1916 0084 FFF7FEFF 		bl	dn_mul2
 1917              	.LVL198:
 802:src/stats.c   **** 		dn_multiply(&u, &t, &m);
 1918              		.loc 1 802 3 view .LVU537
 1919 0088 37AA     		add	r2, sp, #220
 1920 008a 4146     		mov	r1, r8
 1921 008c 52A8     		add	r0, sp, #328
 1922 008e FFF7FEFF 		bl	dn_subtract
 1923              	.LVL199:
 803:src/stats.c   **** 		dn_multiply(&t, &u, x);	// t = m*(b-m)*x
 1924              		.loc 1 803 3 view .LVU538
 1925 0092 37AA     		add	r2, sp, #220
 1926 0094 52A9     		add	r1, sp, #328
 1927 0096 5BA8     		add	r0, sp, #364
ARM GAS  /tmp/ccIyvNrm.s 			page 57


 1928 0098 FFF7FEFF 		bl	dn_multiply
 1929              	.LVL200:
 804:src/stats.c   **** 		dn_add(&u, &am1, &m2);
 1930              		.loc 1 804 3 view .LVU539
 1931 009c 3A46     		mov	r2, r7
 1932 009e 5BA9     		add	r1, sp, #364
 1933 00a0 52A8     		add	r0, sp, #328
 1934 00a2 FFF7FEFF 		bl	dn_multiply
 1935              	.LVL201:
 805:src/stats.c   **** 		dn_add(&v, a, &m2);
 1936              		.loc 1 805 3 view .LVU540
 1937 00a6 40AA     		add	r2, sp, #256
 1938 00a8 25A9     		add	r1, sp, #148
 1939 00aa 5BA8     		add	r0, sp, #364
 1940 00ac FFF7FEFF 		bl	dn_add
 1941              	.LVL202:
 806:src/stats.c   **** 		dn_multiply(&w, &u, &v);	// w = (am1+m2)*(a+m2)
 1942              		.loc 1 806 3 view .LVU541
 1943 00b0 40AA     		add	r2, sp, #256
 1944 00b2 2946     		mov	r1, r5
 1945 00b4 64A8     		add	r0, sp, #400
 1946 00b6 FFF7FEFF 		bl	dn_add
 1947              	.LVL203:
 807:src/stats.c   **** 		dn_divide(&aa, &t, &w);	// aa = t/w
 1948              		.loc 1 807 3 view .LVU542
 1949 00ba 64AA     		add	r2, sp, #400
 1950 00bc 5BA9     		add	r1, sp, #364
 1951 00be 6DA8     		add	r0, sp, #436
 1952 00c0 FFF7FEFF 		bl	dn_multiply
 1953              	.LVL204:
 808:src/stats.c   **** 		ib_step(&d, &c, &aa);
 1954              		.loc 1 808 3 view .LVU543
 1955 00c4 6DAA     		add	r2, sp, #436
 1956 00c6 52A9     		add	r1, sp, #328
 1957 00c8 01A8     		add	r0, sp, #4
 1958 00ca FFF7FEFF 		bl	dn_divide
 1959              	.LVL205:
 809:src/stats.c   **** 		dn_multiply(&t, r, &d);
 1960              		.loc 1 809 3 view .LVU544
 1961 00ce 01AA     		add	r2, sp, #4
 1962 00d0 0AA9     		add	r1, sp, #40
 1963 00d2 13A8     		add	r0, sp, #76
 1964 00d4 FFF7FEFF 		bl	ib_step
 1965              	.LVL206:
 810:src/stats.c   **** 		dn_multiply(r, &t, &c);	// r = r*d*c
 1966              		.loc 1 810 3 view .LVU545
 1967 00d8 13AA     		add	r2, sp, #76
 1968 00da 2146     		mov	r1, r4
 1969 00dc 52A8     		add	r0, sp, #328
 1970 00de FFF7FEFF 		bl	dn_multiply
 1971              	.LVL207:
 811:src/stats.c   **** 		dn_add(&t, a, &m);
 1972              		.loc 1 811 3 view .LVU546
 1973 00e2 0AAA     		add	r2, sp, #40
 1974 00e4 52A9     		add	r1, sp, #328
 1975 00e6 2046     		mov	r0, r4
 1976 00e8 FFF7FEFF 		bl	dn_multiply
ARM GAS  /tmp/ccIyvNrm.s 			page 58


 1977              	.LVL208:
 812:src/stats.c   **** 		dn_add(&u, &apb, &m);
 1978              		.loc 1 812 3 view .LVU547
 1979 00ec 37AA     		add	r2, sp, #220
 1980 00ee 2946     		mov	r1, r5
 1981 00f0 52A8     		add	r0, sp, #328
 1982 00f2 FFF7FEFF 		bl	dn_add
 1983              	.LVL209:
 813:src/stats.c   **** 		dn_multiply(&w, &t, &u);
 1984              		.loc 1 813 3 view .LVU548
 1985 00f6 37AA     		add	r2, sp, #220
 1986 00f8 1CA9     		add	r1, sp, #112
 1987 00fa 5BA8     		add	r0, sp, #364
 1988 00fc FFF7FEFF 		bl	dn_add
 1989              	.LVL210:
 814:src/stats.c   **** 		dn_multiply(&t, &w, x);
 1990              		.loc 1 814 3 view .LVU549
 1991 0100 5BAA     		add	r2, sp, #364
 1992 0102 52A9     		add	r1, sp, #328
 1993 0104 6DA8     		add	r0, sp, #436
 1994 0106 FFF7FEFF 		bl	dn_multiply
 1995              	.LVL211:
 815:src/stats.c   **** 		dn_minus(&w, &t);		// w = -(a+m)*(apb+m)*x
 1996              		.loc 1 815 3 view .LVU550
 1997 010a 3A46     		mov	r2, r7
 1998 010c 6DA9     		add	r1, sp, #436
 1999 010e 52A8     		add	r0, sp, #328
 2000 0110 FFF7FEFF 		bl	dn_multiply
 2001              	.LVL212:
 816:src/stats.c   **** 		dn_add(&t, a, &m2);
 2002              		.loc 1 816 3 view .LVU551
 2003 0114 52A9     		add	r1, sp, #328
 2004 0116 6DA8     		add	r0, sp, #436
 2005 0118 FFF7FEFF 		bl	dn_minus
 2006              	.LVL213:
 817:src/stats.c   **** 		dn_add(&u, &ap1, &m2);
 2007              		.loc 1 817 3 view .LVU552
 2008 011c 40AA     		add	r2, sp, #256
 2009 011e 2946     		mov	r1, r5
 2010 0120 52A8     		add	r0, sp, #328
 2011 0122 FFF7FEFF 		bl	dn_add
 2012              	.LVL214:
 818:src/stats.c   **** 		dn_multiply(&v, &t, &u);	// v = (a+m2)*(ap1+m2)
 2013              		.loc 1 818 3 view .LVU553
 2014 0126 40AA     		add	r2, sp, #256
 2015 0128 2EA9     		add	r1, sp, #184
 2016 012a 5BA8     		add	r0, sp, #364
 2017 012c FFF7FEFF 		bl	dn_add
 2018              	.LVL215:
 819:src/stats.c   **** 		dn_divide(&aa, &w, &v);	// aa = w/v
 2019              		.loc 1 819 3 view .LVU554
 2020 0130 5BAA     		add	r2, sp, #364
 2021 0132 52A9     		add	r1, sp, #328
 2022 0134 64A8     		add	r0, sp, #400
 2023 0136 FFF7FEFF 		bl	dn_multiply
 2024              	.LVL216:
 820:src/stats.c   **** 		ib_step(&d, &c, &aa);
ARM GAS  /tmp/ccIyvNrm.s 			page 59


 2025              		.loc 1 820 3 view .LVU555
 2026 013a 64AA     		add	r2, sp, #400
 2027 013c 6DA9     		add	r1, sp, #436
 2028 013e 01A8     		add	r0, sp, #4
 2029 0140 FFF7FEFF 		bl	dn_divide
 2030              	.LVL217:
 821:src/stats.c   **** 		dn_multiply(&v, &d, &c);
 2031              		.loc 1 821 3 view .LVU556
 2032 0144 01AA     		add	r2, sp, #4
 2033 0146 0AA9     		add	r1, sp, #40
 2034 0148 13A8     		add	r0, sp, #76
 2035 014a FFF7FEFF 		bl	ib_step
 2036              	.LVL218:
 822:src/stats.c   **** 		dn_multiply(r, r, &v);	// r *= d*c
 2037              		.loc 1 822 3 view .LVU557
 2038 014e 0AAA     		add	r2, sp, #40
 2039 0150 13A9     		add	r1, sp, #76
 2040 0152 64A8     		add	r0, sp, #400
 2041 0154 FFF7FEFF 		bl	dn_multiply
 2042              	.LVL219:
 823:src/stats.c   **** 		if (dn_eq(&oldr, r))
 2043              		.loc 1 823 3 view .LVU558
 2044 0158 2146     		mov	r1, r4
 2045 015a 64AA     		add	r2, sp, #400
 2046 015c 2046     		mov	r0, r4
 2047 015e FFF7FEFF 		bl	dn_multiply
 2048              	.LVL220:
 824:src/stats.c   **** 			break;
 2049              		.loc 1 824 3 view .LVU559
 824:src/stats.c   **** 			break;
 2050              		.loc 1 824 7 is_stmt 0 view .LVU560
 2051 0162 2146     		mov	r1, r4
 2052 0164 49A8     		add	r0, sp, #292
 2053 0166 FFF7FEFF 		bl	dn_eq
 2054              	.LVL221:
 824:src/stats.c   **** 			break;
 2055              		.loc 1 824 6 view .LVU561
 2056 016a 0028     		cmp	r0, #0
 2057 016c 3FF47DAF 		beq	.L117
 2058              	.LVL222:
 2059              	.L112:
 827:src/stats.c   **** 	}
 828:src/stats.c   **** }
 2060              		.loc 1 828 1 view .LVU562
 2061 0170 76B0     		add	sp, sp, #472
 2062              		.cfi_def_cfa_offset 24
 2063              		@ sp needed
 2064 0172 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 2065              		.loc 1 828 1 view .LVU563
 2066              		.cfi_endproc
 2067              	.LFE41:
 2069 0176 00BF     		.section	.text.sigmaCheck,"ax",%progbits
 2070              		.align	1
 2071              		.p2align 2,,3
 2072              		.global	sigmaCheck
 2073              		.syntax unified
 2074              		.thumb
ARM GAS  /tmp/ccIyvNrm.s 			page 60


 2075              		.thumb_func
 2076              		.fpu fpv4-sp-d16
 2078              	sigmaCheck:
 2079              	.LFB0:
  58:src/stats.c   **** 	if (SizeStatRegs == 0) {
 2080              		.loc 1 58 22 is_stmt 1 view -0
 2081              		.cfi_startproc
 2082              		@ args = 0, pretend = 0, frame = 0
 2083              		@ frame_needed = 0, uses_anonymous_args = 0
  59:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
 2084              		.loc 1 59 2 view .LVU565
  58:src/stats.c   **** 	if (SizeStatRegs == 0) {
 2085              		.loc 1 58 22 is_stmt 0 view .LVU566
 2086 0000 08B5     		push	{r3, lr}
 2087              		.cfi_def_cfa_offset 8
 2088              		.cfi_offset 3, -8
 2089              		.cfi_offset 14, -4
  59:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
 2090              		.loc 1 59 19 view .LVU567
 2091 0002 0C4B     		ldr	r3, .L123
 2092 0004 1A68     		ldr	r2, [r3]
  59:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
 2093              		.loc 1 59 5 view .LVU568
 2094 0006 7AB1     		cbz	r2, .L122
  63:src/stats.c   **** 	return 0;
 2095              		.loc 1 63 2 is_stmt 1 view .LVU569
  63:src/stats.c   **** 	return 0;
 2096              		.loc 1 63 47 is_stmt 0 view .LVU570
 2097 0008 0B4B     		ldr	r3, .L123+4
  63:src/stats.c   **** 	return 0;
 2098              		.loc 1 63 11 view .LVU571
 2099 000a 0C48     		ldr	r0, .L123+8
  63:src/stats.c   **** 	return 0;
 2100              		.loc 1 63 47 view .LVU572
 2101 000c 1B68     		ldr	r3, [r3]
  63:src/stats.c   **** 	return 0;
 2102              		.loc 1 63 65 view .LVU573
 2103 000e 93F8CF17 		ldrb	r1, [r3, #1999]	@ zero_extendqisi2
 2104 0012 C1F16401 		rsb	r1, r1, #100
  63:src/stats.c   **** 	return 0;
 2105              		.loc 1 63 76 view .LVU574
 2106 0016 C2EB8102 		rsb	r2, r2, r1, lsl #2
  63:src/stats.c   **** 	return 0;
 2107              		.loc 1 63 47 view .LVU575
 2108 001a 03F58663 		add	r3, r3, #1072
  63:src/stats.c   **** 	return 0;
 2109              		.loc 1 63 13 view .LVU576
 2110 001e 03EB4203 		add	r3, r3, r2, lsl #1
  63:src/stats.c   **** 	return 0;
 2111              		.loc 1 63 11 view .LVU577
 2112 0022 0360     		str	r3, [r0]
  64:src/stats.c   **** }
 2113              		.loc 1 64 2 is_stmt 1 view .LVU578
  64:src/stats.c   **** }
 2114              		.loc 1 64 9 is_stmt 0 view .LVU579
 2115 0024 0020     		movs	r0, #0
  65:src/stats.c   **** 
ARM GAS  /tmp/ccIyvNrm.s 			page 61


 2116              		.loc 1 65 1 view .LVU580
 2117 0026 08BD     		pop	{r3, pc}
 2118              	.L122:
  60:src/stats.c   **** 		return 1;
 2119              		.loc 1 60 3 is_stmt 1 view .LVU581
 2120 0028 0F20     		movs	r0, #15
 2121 002a FFF7FEFF 		bl	report_err
 2122              	.LVL223:
  61:src/stats.c   **** 	}
 2123              		.loc 1 61 3 view .LVU582
  61:src/stats.c   **** 	}
 2124              		.loc 1 61 10 is_stmt 0 view .LVU583
 2125 002e 0120     		movs	r0, #1
  65:src/stats.c   **** 
 2126              		.loc 1 65 1 view .LVU584
 2127 0030 08BD     		pop	{r3, pc}
 2128              	.L124:
 2129 0032 00BF     		.align	2
 2130              	.L123:
 2131 0034 00000000 		.word	SizeStatRegs
 2132 0038 00000000 		.word	main_ram
 2133 003c 00000000 		.word	StatRegs
 2134              		.cfi_endproc
 2135              	.LFE0:
 2137              		.section	.text.sigmaAllocate,"ax",%progbits
 2138              		.align	1
 2139              		.p2align 2,,3
 2140              		.syntax unified
 2141              		.thumb
 2142              		.thumb_func
 2143              		.fpu fpv4-sp-d16
 2145              	sigmaAllocate:
 2146              	.LFB1:
  68:src/stats.c   **** 	if (State.have_stats == 0) {
 2147              		.loc 1 68 1 is_stmt 1 view -0
 2148              		.cfi_startproc
 2149              		@ args = 0, pretend = 0, frame = 0
 2150              		@ frame_needed = 0, uses_anonymous_args = 0
  69:src/stats.c   **** 		SizeStatRegs = sizeof(STAT_DATA) >> 1;	// in 16 bit words!
 2151              		.loc 1 69 2 view .LVU586
  68:src/stats.c   **** 	if (State.have_stats == 0) {
 2152              		.loc 1 68 1 is_stmt 0 view .LVU587
 2153 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2154              		.cfi_def_cfa_offset 24
 2155              		.cfi_offset 3, -24
 2156              		.cfi_offset 4, -20
 2157              		.cfi_offset 5, -16
 2158              		.cfi_offset 6, -12
 2159              		.cfi_offset 7, -8
 2160              		.cfi_offset 14, -4
  69:src/stats.c   **** 		SizeStatRegs = sizeof(STAT_DATA) >> 1;	// in 16 bit words!
 2161              		.loc 1 69 23 view .LVU588
 2162 0002 144E     		ldr	r6, .L132
 2163 0004 3368     		ldr	r3, [r6]
 2164 0006 93F8DD37 		ldrb	r3, [r3, #2013]	@ zero_extendqisi2
  69:src/stats.c   **** 		SizeStatRegs = sizeof(STAT_DATA) >> 1;	// in 16 bit words!
 2165              		.loc 1 69 5 view .LVU589
ARM GAS  /tmp/ccIyvNrm.s 			page 62


 2166 000a 13F02004 		ands	r4, r3, #32
 2167 000e 17D1     		bne	.L126
  70:src/stats.c   **** 		if (move_retstk(-SizeStatRegs)) {
 2168              		.loc 1 70 3 is_stmt 1 view .LVU590
  70:src/stats.c   **** 		if (move_retstk(-SizeStatRegs)) {
 2169              		.loc 1 70 16 is_stmt 0 view .LVU591
 2170 0010 114F     		ldr	r7, .L132+4
 2171 0012 4623     		movs	r3, #70
  71:src/stats.c   **** 			SizeStatRegs = 0;
 2172              		.loc 1 71 7 view .LVU592
 2173 0014 6FF04500 		mvn	r0, #69
  70:src/stats.c   **** 		if (move_retstk(-SizeStatRegs)) {
 2174              		.loc 1 70 16 view .LVU593
 2175 0018 3B60     		str	r3, [r7]
  71:src/stats.c   **** 			SizeStatRegs = 0;
 2176              		.loc 1 71 3 is_stmt 1 view .LVU594
  71:src/stats.c   **** 			SizeStatRegs = 0;
 2177              		.loc 1 71 7 is_stmt 0 view .LVU595
 2178 001a FFF7FEFF 		bl	move_retstk
 2179              	.LVL224:
  71:src/stats.c   **** 			SizeStatRegs = 0;
 2180              		.loc 1 71 6 view .LVU596
 2181 001e 0546     		mov	r5, r0
 2182 0020 90B9     		cbnz	r0, .L130
  76:src/stats.c   **** 		sigmaCheck();
 2183              		.loc 1 76 3 is_stmt 1 view .LVU597
  76:src/stats.c   **** 		sigmaCheck();
 2184              		.loc 1 76 20 is_stmt 0 view .LVU598
 2185 0022 3268     		ldr	r2, [r6]
 2186 0024 92F8DD37 		ldrb	r3, [r2, #2013]	@ zero_extendqisi2
 2187 0028 43F02003 		orr	r3, r3, #32
 2188 002c 82F8DD37 		strb	r3, [r2, #2013]
  77:src/stats.c   **** 		xset(StatRegs, 0, sizeof(STAT_DATA));
 2189              		.loc 1 77 3 is_stmt 1 view .LVU599
 2190 0030 FFF7FEFF 		bl	sigmaCheck
 2191              	.LVL225:
  78:src/stats.c   **** 	}
 2192              		.loc 1 78 3 view .LVU600
 2193 0034 094B     		ldr	r3, .L132+8
 2194 0036 2946     		mov	r1, r5
 2195 0038 1868     		ldr	r0, [r3]
 2196 003a 8C22     		movs	r2, #140
 2197 003c FFF7FEFF 		bl	xset
 2198              	.LVL226:
 2199              	.L126:
  80:src/stats.c   **** }
 2200              		.loc 1 80 2 view .LVU601
  81:src/stats.c   **** 
 2201              		.loc 1 81 1 is_stmt 0 view .LVU602
 2202 0040 BDE8F840 		pop	{r3, r4, r5, r6, r7, lr}
 2203              		.cfi_remember_state
 2204              		.cfi_restore 14
 2205              		.cfi_restore 7
 2206              		.cfi_restore 6
 2207              		.cfi_restore 5
 2208              		.cfi_restore 4
 2209              		.cfi_restore 3
ARM GAS  /tmp/ccIyvNrm.s 			page 63


 2210              		.cfi_def_cfa_offset 0
  80:src/stats.c   **** }
 2211              		.loc 1 80 9 view .LVU603
 2212 0044 FFF7FEBF 		b	sigmaCheck
 2213              	.LVL227:
 2214              	.L130:
 2215              		.cfi_restore_state
 2216              	.LBB76:
 2217              	.LBI76:
  67:src/stats.c   **** {
 2218              		.loc 1 67 12 is_stmt 1 view .LVU604
 2219              	.LBB77:
  72:src/stats.c   **** 			report_err(ERR_RAM_FULL);
 2220              		.loc 1 72 4 view .LVU605
  73:src/stats.c   **** 			return 1;
 2221              		.loc 1 73 4 is_stmt 0 view .LVU606
 2222 0048 0B20     		movs	r0, #11
  72:src/stats.c   **** 			report_err(ERR_RAM_FULL);
 2223              		.loc 1 72 17 view .LVU607
 2224 004a 3C60     		str	r4, [r7]
  73:src/stats.c   **** 			return 1;
 2225              		.loc 1 73 4 is_stmt 1 view .LVU608
 2226 004c FFF7FEFF 		bl	report_err
 2227              	.LVL228:
  74:src/stats.c   **** 		}
 2228              		.loc 1 74 4 view .LVU609
 2229              	.LBE77:
 2230              	.LBE76:
  81:src/stats.c   **** 
 2231              		.loc 1 81 1 is_stmt 0 view .LVU610
 2232 0050 0120     		movs	r0, #1
 2233 0052 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2234              	.L133:
 2235              		.align	2
 2236              	.L132:
 2237 0054 00000000 		.word	main_ram
 2238 0058 00000000 		.word	SizeStatRegs
 2239 005c 00000000 		.word	StatRegs
 2240              		.cfi_endproc
 2241              	.LFE1:
 2243              		.section	.text.check_data,"ax",%progbits
 2244              		.align	1
 2245              		.p2align 2,,3
 2246              		.syntax unified
 2247              		.thumb
 2248              		.thumb_func
 2249              		.fpu fpv4-sp-d16
 2251              	check_data:
 2252              	.LVL229:
 2253              	.LFB4:
 125:src/stats.c   **** 	if (sigmaCheck() || sigmaN < n) {
 2254              		.loc 1 125 30 is_stmt 1 view -0
 2255              		.cfi_startproc
 2256              		@ args = 0, pretend = 0, frame = 0
 2257              		@ frame_needed = 0, uses_anonymous_args = 0
 126:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
 2258              		.loc 1 126 2 view .LVU612
ARM GAS  /tmp/ccIyvNrm.s 			page 64


 125:src/stats.c   **** 	if (sigmaCheck() || sigmaN < n) {
 2259              		.loc 1 125 30 is_stmt 0 view .LVU613
 2260 0000 10B5     		push	{r4, lr}
 2261              		.cfi_def_cfa_offset 8
 2262              		.cfi_offset 4, -8
 2263              		.cfi_offset 14, -4
 125:src/stats.c   **** 	if (sigmaCheck() || sigmaN < n) {
 2264              		.loc 1 125 30 view .LVU614
 2265 0002 0446     		mov	r4, r0
 126:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
 2266              		.loc 1 126 6 view .LVU615
 2267 0004 FFF7FEFF 		bl	sigmaCheck
 2268              	.LVL230:
 126:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
 2269              		.loc 1 126 5 view .LVU616
 2270 0008 30B9     		cbnz	r0, .L135
 126:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
 2271              		.loc 1 126 22 discriminator 1 view .LVU617
 2272 000a 064B     		ldr	r3, .L138
 2273 000c 1B68     		ldr	r3, [r3]
 126:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
 2274              		.loc 1 126 19 discriminator 1 view .LVU618
 2275 000e D3F88830 		ldr	r3, [r3, #136]
 2276 0012 A342     		cmp	r3, r4
 2277 0014 00DB     		blt	.L135
 131:src/stats.c   **** 
 2278              		.loc 1 131 1 view .LVU619
 2279 0016 10BD     		pop	{r4, pc}
 2280              	.LVL231:
 2281              	.L135:
 127:src/stats.c   **** 		return 1;
 2282              		.loc 1 127 3 is_stmt 1 view .LVU620
 2283 0018 0F20     		movs	r0, #15
 2284 001a FFF7FEFF 		bl	report_err
 2285              	.LVL232:
 128:src/stats.c   **** 	}
 2286              		.loc 1 128 3 view .LVU621
 128:src/stats.c   **** 	}
 2287              		.loc 1 128 10 is_stmt 0 view .LVU622
 2288 001e 0120     		movs	r0, #1
 131:src/stats.c   **** 
 2289              		.loc 1 131 1 view .LVU623
 2290 0020 10BD     		pop	{r4, pc}
 2291              	.LVL233:
 2292              	.L139:
 131:src/stats.c   **** 
 2293              		.loc 1 131 1 view .LVU624
 2294 0022 00BF     		.align	2
 2295              	.L138:
 2296 0024 00000000 		.word	StatRegs
 2297              		.cfi_endproc
 2298              	.LFE4:
 2300              		.section	.text.sigmaDeallocate,"ax",%progbits
 2301              		.align	1
 2302              		.p2align 2,,3
 2303              		.global	sigmaDeallocate
 2304              		.syntax unified
ARM GAS  /tmp/ccIyvNrm.s 			page 65


 2305              		.thumb
 2306              		.thumb_func
 2307              		.fpu fpv4-sp-d16
 2309              	sigmaDeallocate:
 2310              	.LFB2:
  83:src/stats.c   **** 	move_retstk(SizeStatRegs);
 2311              		.loc 1 83 28 is_stmt 1 view -0
 2312              		.cfi_startproc
 2313              		@ args = 0, pretend = 0, frame = 0
 2314              		@ frame_needed = 0, uses_anonymous_args = 0
  84:src/stats.c   **** 	SizeStatRegs = 0;
 2315              		.loc 1 84 2 view .LVU626
  83:src/stats.c   **** 	move_retstk(SizeStatRegs);
 2316              		.loc 1 83 28 is_stmt 0 view .LVU627
 2317 0000 10B5     		push	{r4, lr}
 2318              		.cfi_def_cfa_offset 8
 2319              		.cfi_offset 4, -8
 2320              		.cfi_offset 14, -4
  84:src/stats.c   **** 	SizeStatRegs = 0;
 2321              		.loc 1 84 2 view .LVU628
 2322 0002 074C     		ldr	r4, .L142
 2323 0004 2068     		ldr	r0, [r4]
 2324 0006 FFF7FEFF 		bl	move_retstk
 2325              	.LVL234:
  85:src/stats.c   **** 	State.have_stats = 0;
 2326              		.loc 1 85 2 is_stmt 1 view .LVU629
  86:src/stats.c   **** }
 2327              		.loc 1 86 19 is_stmt 0 view .LVU630
 2328 000a 064B     		ldr	r3, .L142+4
  85:src/stats.c   **** 	State.have_stats = 0;
 2329              		.loc 1 85 15 view .LVU631
 2330 000c 0021     		movs	r1, #0
  86:src/stats.c   **** }
 2331              		.loc 1 86 19 view .LVU632
 2332 000e 1B68     		ldr	r3, [r3]
  85:src/stats.c   **** 	State.have_stats = 0;
 2333              		.loc 1 85 15 view .LVU633
 2334 0010 2160     		str	r1, [r4]
  86:src/stats.c   **** }
 2335              		.loc 1 86 2 is_stmt 1 view .LVU634
  86:src/stats.c   **** }
 2336              		.loc 1 86 19 is_stmt 0 view .LVU635
 2337 0012 93F8DD27 		ldrb	r2, [r3, #2013]	@ zero_extendqisi2
 2338 0016 61F34512 		bfi	r2, r1, #5, #1
 2339 001a 83F8DD27 		strb	r2, [r3, #2013]
  87:src/stats.c   **** 
 2340              		.loc 1 87 1 view .LVU636
 2341 001e 10BD     		pop	{r4, pc}
 2342              	.L143:
 2343              		.align	2
 2344              	.L142:
 2345 0020 00000000 		.word	SizeStatRegs
 2346 0024 00000000 		.word	main_ram
 2347              		.cfi_endproc
 2348              	.LFE2:
 2350              		.section	.text.sigmaCopy,"ax",%progbits
 2351              		.align	1
ARM GAS  /tmp/ccIyvNrm.s 			page 66


 2352              		.p2align 2,,3
 2353              		.global	sigmaCopy
 2354              		.syntax unified
 2355              		.thumb
 2356              		.thumb_func
 2357              		.fpu fpv4-sp-d16
 2359              	sigmaCopy:
 2360              	.LVL235:
 2361              	.LFB3:
  93:src/stats.c   **** 	if (sigmaAllocate())
 2362              		.loc 1 93 1 is_stmt 1 view -0
 2363              		.cfi_startproc
 2364              		@ args = 0, pretend = 0, frame = 0
 2365              		@ frame_needed = 0, uses_anonymous_args = 0
  94:src/stats.c   **** 		return 1;
 2366              		.loc 1 94 2 view .LVU638
  93:src/stats.c   **** 	if (sigmaAllocate())
 2367              		.loc 1 93 1 is_stmt 0 view .LVU639
 2368 0000 38B5     		push	{r3, r4, r5, lr}
 2369              		.cfi_def_cfa_offset 16
 2370              		.cfi_offset 3, -16
 2371              		.cfi_offset 4, -12
 2372              		.cfi_offset 5, -8
 2373              		.cfi_offset 14, -4
  93:src/stats.c   **** 	if (sigmaAllocate())
 2374              		.loc 1 93 1 view .LVU640
 2375 0002 0546     		mov	r5, r0
  94:src/stats.c   **** 		return 1;
 2376              		.loc 1 94 6 view .LVU641
 2377 0004 FFF7FEFF 		bl	sigmaAllocate
 2378              	.LVL236:
  94:src/stats.c   **** 		return 1;
 2379              		.loc 1 94 5 view .LVU642
 2380 0008 10B1     		cbz	r0, .L148
  95:src/stats.c   **** 	xcopy(StatRegs, source, sizeof(STAT_DATA));
 2381              		.loc 1 95 10 view .LVU643
 2382 000a 0124     		movs	r4, #1
  98:src/stats.c   **** 
 2383              		.loc 1 98 1 view .LVU644
 2384 000c 2046     		mov	r0, r4
 2385 000e 38BD     		pop	{r3, r4, r5, pc}
 2386              	.LVL237:
 2387              	.L148:
  96:src/stats.c   **** 	return 0;
 2388              		.loc 1 96 2 is_stmt 1 view .LVU645
 2389 0010 044B     		ldr	r3, .L149
 2390 0012 0446     		mov	r4, r0
 2391 0014 2946     		mov	r1, r5
 2392 0016 1868     		ldr	r0, [r3]
 2393 0018 8C22     		movs	r2, #140
 2394 001a FFF7FEFF 		bl	xcopy
 2395              	.LVL238:
  97:src/stats.c   **** }
 2396              		.loc 1 97 2 view .LVU646
  98:src/stats.c   **** 
 2397              		.loc 1 98 1 is_stmt 0 view .LVU647
 2398 001e 2046     		mov	r0, r4
ARM GAS  /tmp/ccIyvNrm.s 			page 67


 2399 0020 38BD     		pop	{r3, r4, r5, pc}
 2400              	.LVL239:
 2401              	.L150:
  98:src/stats.c   **** 
 2402              		.loc 1 98 1 view .LVU648
 2403 0022 00BF     		.align	2
 2404              	.L149:
 2405 0024 00000000 		.word	StatRegs
 2406              		.cfi_endproc
 2407              	.LFE3:
 2409              		.section	.text.stats_mode,"ax",%progbits
 2410              		.align	1
 2411              		.p2align 2,,3
 2412              		.global	stats_mode
 2413              		.syntax unified
 2414              		.thumb
 2415              		.thumb_func
 2416              		.fpu fpv4-sp-d16
 2418              	stats_mode:
 2419              	.LVL240:
 2420              	.LFB5:
 133:src/stats.c   **** 	UState.sigma_mode = (op - OP_LINF) + SIGMA_LINEAR;
 2421              		.loc 1 133 32 is_stmt 1 view -0
 2422              		.cfi_startproc
 2423              		@ args = 0, pretend = 0, frame = 0
 2424              		@ frame_needed = 0, uses_anonymous_args = 0
 2425              		@ link register save eliminated.
 134:src/stats.c   **** }
 2426              		.loc 1 134 2 view .LVU650
 134:src/stats.c   **** }
 2427              		.loc 1 134 20 is_stmt 0 view .LVU651
 2428 0000 044B     		ldr	r3, .L152
 2429 0002 1B68     		ldr	r3, [r3]
 2430 0004 93F8EB27 		ldrb	r2, [r3, #2027]	@ zero_extendqisi2
 134:src/stats.c   **** }
 2431              		.loc 1 134 37 view .LVU652
 2432 0008 2E38     		subs	r0, r0, #46
 2433              	.LVL241:
 134:src/stats.c   **** }
 2434              		.loc 1 134 20 view .LVU653
 2435 000a 60F30202 		bfi	r2, r0, #0, #3
 2436 000e 83F8EB27 		strb	r2, [r3, #2027]
 135:src/stats.c   **** 
 2437              		.loc 1 135 1 view .LVU654
 2438 0012 7047     		bx	lr
 2439              	.L153:
 2440              		.align	2
 2441              	.L152:
 2442 0014 00000000 		.word	main_ram
 2443              		.cfi_endproc
 2444              	.LFE5:
 2446              		.section	.text.sigma_clear,"ax",%progbits
 2447              		.align	1
 2448              		.p2align 2,,3
 2449              		.global	sigma_clear
 2450              		.syntax unified
 2451              		.thumb
ARM GAS  /tmp/ccIyvNrm.s 			page 68


 2452              		.thumb_func
 2453              		.fpu fpv4-sp-d16
 2455              	sigma_clear:
 2456              	.LVL242:
 2457              	.LFB6:
 137:src/stats.c   **** 	sigmaDeallocate();
 2458              		.loc 1 137 33 is_stmt 1 view -0
 2459              		.cfi_startproc
 2460              		@ args = 0, pretend = 0, frame = 0
 2461              		@ frame_needed = 0, uses_anonymous_args = 0
 138:src/stats.c   **** }
 2462              		.loc 1 138 2 view .LVU656
 2463              	.LBB78:
 2464              	.LBI78:
  83:src/stats.c   **** 	move_retstk(SizeStatRegs);
 2465              		.loc 1 83 6 view .LVU657
 2466              	.LBB79:
  84:src/stats.c   **** 	SizeStatRegs = 0;
 2467              		.loc 1 84 2 view .LVU658
 2468              	.LBE79:
 2469              	.LBE78:
 137:src/stats.c   **** 	sigmaDeallocate();
 2470              		.loc 1 137 33 is_stmt 0 view .LVU659
 2471 0000 10B5     		push	{r4, lr}
 2472              		.cfi_def_cfa_offset 8
 2473              		.cfi_offset 4, -8
 2474              		.cfi_offset 14, -4
 2475              	.LBB81:
 2476              	.LBB80:
  84:src/stats.c   **** 	SizeStatRegs = 0;
 2477              		.loc 1 84 2 view .LVU660
 2478 0002 074C     		ldr	r4, .L156
 2479 0004 2068     		ldr	r0, [r4]
 2480              	.LVL243:
  84:src/stats.c   **** 	SizeStatRegs = 0;
 2481              		.loc 1 84 2 view .LVU661
 2482 0006 FFF7FEFF 		bl	move_retstk
 2483              	.LVL244:
  85:src/stats.c   **** 	State.have_stats = 0;
 2484              		.loc 1 85 2 is_stmt 1 view .LVU662
  86:src/stats.c   **** }
 2485              		.loc 1 86 19 is_stmt 0 view .LVU663
 2486 000a 064B     		ldr	r3, .L156+4
  85:src/stats.c   **** 	State.have_stats = 0;
 2487              		.loc 1 85 15 view .LVU664
 2488 000c 0021     		movs	r1, #0
  86:src/stats.c   **** }
 2489              		.loc 1 86 19 view .LVU665
 2490 000e 1B68     		ldr	r3, [r3]
  85:src/stats.c   **** 	State.have_stats = 0;
 2491              		.loc 1 85 15 view .LVU666
 2492 0010 2160     		str	r1, [r4]
  86:src/stats.c   **** }
 2493              		.loc 1 86 2 is_stmt 1 view .LVU667
  86:src/stats.c   **** }
 2494              		.loc 1 86 19 is_stmt 0 view .LVU668
 2495 0012 93F8DD27 		ldrb	r2, [r3, #2013]	@ zero_extendqisi2
ARM GAS  /tmp/ccIyvNrm.s 			page 69


 2496 0016 61F34512 		bfi	r2, r1, #5, #1
 2497 001a 83F8DD27 		strb	r2, [r3, #2013]
 2498              	.LBE80:
 2499              	.LBE81:
 139:src/stats.c   **** 
 2500              		.loc 1 139 1 view .LVU669
 2501 001e 10BD     		pop	{r4, pc}
 2502              	.L157:
 2503              		.align	2
 2504              	.L156:
 2505 0020 00000000 		.word	SizeStatRegs
 2506 0024 00000000 		.word	main_ram
 2507              		.cfi_endproc
 2508              	.LFE6:
 2510              		.section	.text.sigma_plus,"ax",%progbits
 2511              		.align	1
 2512              		.p2align 2,,3
 2513              		.global	sigma_plus
 2514              		.syntax unified
 2515              		.thumb
 2516              		.thumb_func
 2517              		.fpu fpv4-sp-d16
 2519              	sigma_plus:
 2520              	.LFB13:
 212:src/stats.c   **** 	if (sigmaAllocate())
 2521              		.loc 1 212 19 is_stmt 1 view -0
 2522              		.cfi_startproc
 2523              		@ args = 0, pretend = 0, frame = 72
 2524              		@ frame_needed = 0, uses_anonymous_args = 0
 213:src/stats.c   **** 		return;
 2525              		.loc 1 213 2 view .LVU671
 212:src/stats.c   **** 	if (sigmaAllocate())
 2526              		.loc 1 212 19 is_stmt 0 view .LVU672
 2527 0000 00B5     		push	{lr}
 2528              		.cfi_def_cfa_offset 4
 2529              		.cfi_offset 14, -4
 2530 0002 93B0     		sub	sp, sp, #76
 2531              		.cfi_def_cfa_offset 80
 213:src/stats.c   **** 		return;
 2532              		.loc 1 213 6 view .LVU673
 2533 0004 FFF7FEFF 		bl	sigmaAllocate
 2534              	.LVL245:
 213:src/stats.c   **** 		return;
 2535              		.loc 1 213 5 view .LVU674
 2536 0008 78B9     		cbnz	r0, .L158
 215:src/stats.c   **** 	sigma_helper_xy(&dn_add);
 2537              		.loc 1 215 2 is_stmt 1 view .LVU675
 215:src/stats.c   **** 	sigma_helper_xy(&dn_add);
 2538              		.loc 1 215 4 is_stmt 0 view .LVU676
 2539 000a 094B     		ldr	r3, .L161
 2540 000c 1A68     		ldr	r2, [r3]
 215:src/stats.c   **** 	sigma_helper_xy(&dn_add);
 2541              		.loc 1 215 2 view .LVU677
 2542 000e D2F88830 		ldr	r3, [r2, #136]
 2543 0012 0133     		adds	r3, r3, #1
 2544 0014 C2F88830 		str	r3, [r2, #136]
 216:src/stats.c   **** }
ARM GAS  /tmp/ccIyvNrm.s 			page 70


 2545              		.loc 1 216 2 is_stmt 1 view .LVU678
 2546              	.LBB84:
 2547              	.LBI84:
 205:src/stats.c   **** 	decNumber x, y;
 2548              		.loc 1 205 13 view .LVU679
 2549              	.LBB85:
 206:src/stats.c   **** 
 2550              		.loc 1 206 2 view .LVU680
 208:src/stats.c   **** 	sigma_helper(op, &x, &y);
 2551              		.loc 1 208 2 view .LVU681
 2552 0018 09A9     		add	r1, sp, #36
 2553 001a 6846     		mov	r0, sp
 2554 001c FFF7FEFF 		bl	getXY
 2555              	.LVL246:
 209:src/stats.c   **** }
 2556              		.loc 1 209 2 view .LVU682
 2557 0020 0448     		ldr	r0, .L161+4
 2558 0022 09AA     		add	r2, sp, #36
 2559 0024 6946     		mov	r1, sp
 2560 0026 FFF7FEFF 		bl	sigma_helper
 2561              	.LVL247:
 2562              	.L158:
 2563              	.LBE85:
 2564              	.LBE84:
 217:src/stats.c   **** 
 2565              		.loc 1 217 1 is_stmt 0 view .LVU683
 2566 002a 13B0     		add	sp, sp, #76
 2567              		.cfi_def_cfa_offset 4
 2568              		@ sp needed
 2569 002c 5DF804FB 		ldr	pc, [sp], #4
 2570              	.L162:
 2571              		.align	2
 2572              	.L161:
 2573 0030 00000000 		.word	StatRegs
 2574 0034 00000000 		.word	dn_add
 2575              		.cfi_endproc
 2576              	.LFE13:
 2578              		.section	.text.sigma_minus,"ax",%progbits
 2579              		.align	1
 2580              		.p2align 2,,3
 2581              		.global	sigma_minus
 2582              		.syntax unified
 2583              		.thumb
 2584              		.thumb_func
 2585              		.fpu fpv4-sp-d16
 2587              	sigma_minus:
 2588              	.LFB14:
 219:src/stats.c   **** 	if (sigmaAllocate())
 2589              		.loc 1 219 20 is_stmt 1 view -0
 2590              		.cfi_startproc
 2591              		@ args = 0, pretend = 0, frame = 72
 2592              		@ frame_needed = 0, uses_anonymous_args = 0
 220:src/stats.c   **** 		return;
 2593              		.loc 1 220 2 view .LVU685
 219:src/stats.c   **** 	if (sigmaAllocate())
 2594              		.loc 1 219 20 is_stmt 0 view .LVU686
 2595 0000 00B5     		push	{lr}
ARM GAS  /tmp/ccIyvNrm.s 			page 71


 2596              		.cfi_def_cfa_offset 4
 2597              		.cfi_offset 14, -4
 2598 0002 93B0     		sub	sp, sp, #76
 2599              		.cfi_def_cfa_offset 80
 220:src/stats.c   **** 		return;
 2600              		.loc 1 220 6 view .LVU687
 2601 0004 FFF7FEFF 		bl	sigmaAllocate
 2602              	.LVL248:
 220:src/stats.c   **** 		return;
 2603              		.loc 1 220 5 view .LVU688
 2604 0008 78B9     		cbnz	r0, .L163
 222:src/stats.c   **** 	--sigmaN;
 2605              		.loc 1 222 2 is_stmt 1 view .LVU689
 2606              	.LBB88:
 2607              	.LBI88:
 205:src/stats.c   **** 	decNumber x, y;
 2608              		.loc 1 205 13 view .LVU690
 2609              	.LBB89:
 206:src/stats.c   **** 
 2610              		.loc 1 206 2 view .LVU691
 208:src/stats.c   **** 	sigma_helper(op, &x, &y);
 2611              		.loc 1 208 2 view .LVU692
 2612 000a 09A9     		add	r1, sp, #36
 2613 000c 6846     		mov	r0, sp
 2614 000e FFF7FEFF 		bl	getXY
 2615              	.LVL249:
 209:src/stats.c   **** }
 2616              		.loc 1 209 2 view .LVU693
 2617 0012 09AA     		add	r2, sp, #36
 2618 0014 0648     		ldr	r0, .L166
 2619 0016 6946     		mov	r1, sp
 2620 0018 FFF7FEFF 		bl	sigma_helper
 2621              	.LVL250:
 2622              	.LBE89:
 2623              	.LBE88:
 223:src/stats.c   **** }
 2624              		.loc 1 223 2 view .LVU694
 223:src/stats.c   **** }
 2625              		.loc 1 223 4 is_stmt 0 view .LVU695
 2626 001c 054B     		ldr	r3, .L166+4
 2627 001e 1A68     		ldr	r2, [r3]
 223:src/stats.c   **** }
 2628              		.loc 1 223 2 view .LVU696
 2629 0020 D2F88830 		ldr	r3, [r2, #136]
 2630 0024 013B     		subs	r3, r3, #1
 2631 0026 C2F88830 		str	r3, [r2, #136]
 2632              	.L163:
 224:src/stats.c   **** 
 2633              		.loc 1 224 1 view .LVU697
 2634 002a 13B0     		add	sp, sp, #76
 2635              		.cfi_def_cfa_offset 4
 2636              		@ sp needed
 2637 002c 5DF804FB 		ldr	pc, [sp], #4
 2638              	.L167:
 2639              		.align	2
 2640              	.L166:
 2641 0030 00000000 		.word	dn_subtract
ARM GAS  /tmp/ccIyvNrm.s 			page 72


 2642 0034 00000000 		.word	StatRegs
 2643              		.cfi_endproc
 2644              	.LFE14:
 2646              		.section	.text.sigma_plus_x,"ax",%progbits
 2647              		.align	1
 2648              		.p2align 2,,3
 2649              		.global	sigma_plus_x
 2650              		.syntax unified
 2651              		.thumb
 2652              		.thumb_func
 2653              		.fpu fpv4-sp-d16
 2655              	sigma_plus_x:
 2656              	.LVL251:
 2657              	.LFB15:
 229:src/stats.c   **** 	decNumber y;
 2658              		.loc 1 229 39 is_stmt 1 view -0
 2659              		.cfi_startproc
 2660              		@ args = 0, pretend = 0, frame = 40
 2661              		@ frame_needed = 0, uses_anonymous_args = 0
 230:src/stats.c   **** 
 2662              		.loc 1 230 2 view .LVU699
 232:src/stats.c   **** 		return -1;
 2663              		.loc 1 232 2 view .LVU700
 229:src/stats.c   **** 	decNumber y;
 2664              		.loc 1 229 39 is_stmt 0 view .LVU701
 2665 0000 30B5     		push	{r4, r5, lr}
 2666              		.cfi_def_cfa_offset 12
 2667              		.cfi_offset 4, -12
 2668              		.cfi_offset 5, -8
 2669              		.cfi_offset 14, -4
 2670 0002 8BB0     		sub	sp, sp, #44
 2671              		.cfi_def_cfa_offset 56
 229:src/stats.c   **** 	decNumber y;
 2672              		.loc 1 229 39 view .LVU702
 2673 0004 0446     		mov	r4, r0
 232:src/stats.c   **** 		return -1;
 2674              		.loc 1 232 6 view .LVU703
 2675 0006 FFF7FEFF 		bl	sigmaAllocate
 2676              	.LVL252:
 232:src/stats.c   **** 		return -1;
 2677              		.loc 1 232 5 view .LVU704
 2678 000a A0B9     		cbnz	r0, .L170
 235:src/stats.c   **** 	sigma_helper(&dn_add, x, &y);
 2679              		.loc 1 235 2 is_stmt 1 view .LVU705
 235:src/stats.c   **** 	sigma_helper(&dn_add, x, &y);
 2680              		.loc 1 235 21 is_stmt 0 view .LVU706
 2681 000c 0B4D     		ldr	r5, .L172
 2682 000e 2B68     		ldr	r3, [r5]
 235:src/stats.c   **** 	sigma_helper(&dn_add, x, &y);
 2683              		.loc 1 235 19 view .LVU707
 2684 0010 D3F88820 		ldr	r2, [r3, #136]
 2685 0014 0132     		adds	r2, r2, #1
 235:src/stats.c   **** 	sigma_helper(&dn_add, x, &y);
 2686              		.loc 1 235 2 view .LVU708
 2687 0016 C3F88820 		str	r2, [r3, #136]
 2688 001a 01A8     		add	r0, sp, #4
 2689 001c D317     		asrs	r3, r2, #31
ARM GAS  /tmp/ccIyvNrm.s 			page 73


 2690 001e FFF7FEFF 		bl	ullint_to_dn
 2691              	.LVL253:
 236:src/stats.c   **** 	return sigmaN;
 2692              		.loc 1 236 2 is_stmt 1 view .LVU709
 2693 0022 0748     		ldr	r0, .L172+4
 2694 0024 01AA     		add	r2, sp, #4
 2695 0026 2146     		mov	r1, r4
 2696 0028 FFF7FEFF 		bl	sigma_helper
 2697              	.LVL254:
 237:src/stats.c   **** }
 2698              		.loc 1 237 2 view .LVU710
 237:src/stats.c   **** }
 2699              		.loc 1 237 9 is_stmt 0 view .LVU711
 2700 002c 2B68     		ldr	r3, [r5]
 2701 002e D3F88800 		ldr	r0, [r3, #136]
 2702              	.L168:
 238:src/stats.c   **** 
 2703              		.loc 1 238 1 view .LVU712
 2704 0032 0BB0     		add	sp, sp, #44
 2705              		.cfi_remember_state
 2706              		.cfi_def_cfa_offset 12
 2707              		@ sp needed
 2708 0034 30BD     		pop	{r4, r5, pc}
 2709              	.LVL255:
 2710              	.L170:
 2711              		.cfi_restore_state
 233:src/stats.c   **** 	
 2712              		.loc 1 233 10 view .LVU713
 2713 0036 4FF0FF30 		mov	r0, #-1
 2714 003a FAE7     		b	.L168
 2715              	.L173:
 2716              		.align	2
 2717              	.L172:
 2718 003c 00000000 		.word	StatRegs
 2719 0040 00000000 		.word	dn_add
 2720              		.cfi_endproc
 2721              	.LFE15:
 2723              		.section	.text.sigma_val,"ax",%progbits
 2724              		.align	1
 2725              		.p2align 2,,3
 2726              		.global	sigma_val
 2727              		.syntax unified
 2728              		.thumb
 2729              		.thumb_func
 2730              		.fpu fpv4-sp-d16
 2732              	sigma_val:
 2733              	.LVL256:
 2734              	.LFB18:
 343:src/stats.c   **** 	REGISTER *const x = StackBase;
 2735              		.loc 1 343 31 is_stmt 1 view -0
 2736              		.cfi_startproc
 2737              		@ args = 0, pretend = 0, frame = 0
 2738              		@ frame_needed = 0, uses_anonymous_args = 0
 344:src/stats.c   **** 	const int dbl = is_dblmode();
 2739              		.loc 1 344 2 view .LVU715
 344:src/stats.c   **** 	const int dbl = is_dblmode();
 2740              		.loc 1 344 18 is_stmt 0 view .LVU716
ARM GAS  /tmp/ccIyvNrm.s 			page 74


 2741 0000 224B     		ldr	r3, .L187
 343:src/stats.c   **** 	REGISTER *const x = StackBase;
 2742              		.loc 1 343 31 view .LVU717
 2743 0002 70B5     		push	{r4, r5, r6, lr}
 2744              		.cfi_def_cfa_offset 16
 2745              		.cfi_offset 4, -16
 2746              		.cfi_offset 5, -12
 2747              		.cfi_offset 6, -8
 2748              		.cfi_offset 14, -4
 344:src/stats.c   **** 	const int dbl = is_dblmode();
 2749              		.loc 1 344 18 view .LVU718
 2750 0004 1E68     		ldr	r6, [r3]
 2751              	.LVL257:
 345:src/stats.c   **** 	if (SizeStatRegs == 0) {
 2752              		.loc 1 345 2 is_stmt 1 view .LVU719
 343:src/stats.c   **** 	REGISTER *const x = StackBase;
 2753              		.loc 1 343 31 is_stmt 0 view .LVU720
 2754 0006 0446     		mov	r4, r0
 345:src/stats.c   **** 	if (SizeStatRegs == 0) {
 2755              		.loc 1 345 18 view .LVU721
 2756 0008 FFF7FEFF 		bl	is_dblmode
 2757              	.LVL258:
 346:src/stats.c   **** 		zero_X();
 2758              		.loc 1 346 19 view .LVU722
 2759 000c 204B     		ldr	r3, .L187+4
 346:src/stats.c   **** 		zero_X();
 2760              		.loc 1 346 5 view .LVU723
 2761 000e 1B68     		ldr	r3, [r3]
 2762              	.LVL259:
 346:src/stats.c   **** 		zero_X();
 2763              		.loc 1 346 2 is_stmt 1 view .LVU724
 346:src/stats.c   **** 		zero_X();
 2764              		.loc 1 346 5 is_stmt 0 view .LVU725
 2765 0010 EBB1     		cbz	r3, .L185
 2766 0012 0546     		mov	r5, r0
 350:src/stats.c   **** 	if (op == OP_sigmaN) {
 2767              		.loc 1 350 2 is_stmt 1 view .LVU726
 2768 0014 FFF7FEFF 		bl	sigmaCheck
 2769              	.LVL260:
 351:src/stats.c   **** 		if (sigmaN > 0)
 2770              		.loc 1 351 2 view .LVU727
 351:src/stats.c   **** 		if (sigmaN > 0)
 2771              		.loc 1 351 5 is_stmt 0 view .LVU728
 2772 0018 1D2C     		cmp	r4, #29
 352:src/stats.c   **** 			setX_int_sgn( sigmaN, 0);
 2773              		.loc 1 352 7 view .LVU729
 2774 001a 1E4B     		ldr	r3, .L187+8
 351:src/stats.c   **** 		if (sigmaN > 0)
 2775              		.loc 1 351 5 view .LVU730
 2776 001c 0CD0     		beq	.L186
 357:src/stats.c   **** 		decimal128 *d = (&sigmaX2Y) + (op - OP_sigmaX2Y);
 2777              		.loc 1 357 7 is_stmt 1 view .LVU731
 357:src/stats.c   **** 		decimal128 *d = (&sigmaX2Y) + (op - OP_sigmaX2Y);
 2778              		.loc 1 357 10 is_stmt 0 view .LVU732
 2779 001e 132C     		cmp	r4, #19
 2780 0020 19D8     		bhi	.L178
 2781              	.LBB90:
ARM GAS  /tmp/ccIyvNrm.s 			page 75


 358:src/stats.c   **** 		if (dbl)
 2782              		.loc 1 358 3 is_stmt 1 view .LVU733
 358:src/stats.c   **** 		if (dbl)
 2783              		.loc 1 358 15 is_stmt 0 view .LVU734
 2784 0022 1968     		ldr	r1, [r3]
 358:src/stats.c   **** 		if (dbl)
 2785              		.loc 1 358 31 view .LVU735
 2786 0024 04F18054 		add	r4, r4, #268435456
 2787 0028 103C     		subs	r4, r4, #16
 358:src/stats.c   **** 		if (dbl)
 2788              		.loc 1 358 15 view .LVU736
 2789 002a 01EB0411 		add	r1, r1, r4, lsl #4
 2790              	.LVL261:
 359:src/stats.c   **** 			x->d = *d;
 2791              		.loc 1 359 3 is_stmt 1 view .LVU737
 359:src/stats.c   **** 			x->d = *d;
 2792              		.loc 1 359 6 is_stmt 0 view .LVU738
 2793 002e 45B3     		cbz	r5, .L179
 360:src/stats.c   **** 		else
 2794              		.loc 1 360 4 is_stmt 1 view .LVU739
 360:src/stats.c   **** 		else
 2795              		.loc 1 360 9 is_stmt 0 view .LVU740
 2796 0030 0FC9     		ldm	r1, {r0, r1, r2, r3}
 2797              	.LVL262:
 360:src/stats.c   **** 		else
 2798              		.loc 1 360 9 view .LVU741
 2799 0032 86E80F00 		stm	r6, {r0, r1, r2, r3}
 2800              	.LVL263:
 2801              	.L174:
 360:src/stats.c   **** 		else
 2802              		.loc 1 360 9 view .LVU742
 2803              	.LBE90:
 369:src/stats.c   **** 
 2804              		.loc 1 369 1 view .LVU743
 2805 0036 70BD     		pop	{r4, r5, r6, pc}
 2806              	.LVL264:
 2807              	.L186:
 352:src/stats.c   **** 			setX_int_sgn( sigmaN, 0);
 2808              		.loc 1 352 3 is_stmt 1 view .LVU744
 352:src/stats.c   **** 			setX_int_sgn( sigmaN, 0);
 2809              		.loc 1 352 7 is_stmt 0 view .LVU745
 2810 0038 1B68     		ldr	r3, [r3]
 2811 003a D3F88800 		ldr	r0, [r3, #136]
 352:src/stats.c   **** 			setX_int_sgn( sigmaN, 0);
 2812              		.loc 1 352 6 view .LVU746
 2813 003e 0028     		cmp	r0, #0
 2814 0040 18DD     		ble	.L177
 353:src/stats.c   **** 		else
 2815              		.loc 1 353 4 is_stmt 1 view .LVU747
 369:src/stats.c   **** 
 2816              		.loc 1 369 1 is_stmt 0 view .LVU748
 2817 0042 BDE87040 		pop	{r4, r5, r6, lr}
 2818              		.cfi_remember_state
 2819              		.cfi_restore 14
 2820              		.cfi_restore 6
 2821              		.cfi_restore 5
 2822              		.cfi_restore 4
ARM GAS  /tmp/ccIyvNrm.s 			page 76


 2823              		.cfi_def_cfa_offset 0
 2824              	.LVL265:
 353:src/stats.c   **** 		else
 2825              		.loc 1 353 4 view .LVU749
 2826 0046 0022     		movs	r2, #0
 2827 0048 C117     		asrs	r1, r0, #31
 2828 004a FFF7FEBF 		b	setX_int_sgn
 2829              	.LVL266:
 2830              	.L185:
 2831              		.cfi_restore_state
 347:src/stats.c   **** 		return;
 2832              		.loc 1 347 3 is_stmt 1 view .LVU750
 369:src/stats.c   **** 
 2833              		.loc 1 369 1 is_stmt 0 view .LVU751
 2834 004e BDE87040 		pop	{r4, r5, r6, lr}
 2835              		.cfi_remember_state
 2836              		.cfi_restore 14
 2837              		.cfi_restore 6
 2838              		.cfi_restore 5
 2839              		.cfi_restore 4
 2840              		.cfi_def_cfa_offset 0
 2841              	.LVL267:
 347:src/stats.c   **** 		return;
 2842              		.loc 1 347 3 view .LVU752
 2843 0052 FFF7FEBF 		b	zero_X
 2844              	.LVL268:
 2845              	.L178:
 2846              		.cfi_restore_state
 365:src/stats.c   **** 		if (dbl)
 2847              		.loc 1 365 3 is_stmt 1 view .LVU753
 365:src/stats.c   **** 		if (dbl)
 2848              		.loc 1 365 8 is_stmt 0 view .LVU754
 2849 0056 1868     		ldr	r0, [r3]
 2850 0058 00EBC404 		add	r4, r0, r4, lsl #3
 2851 005c 54E91801 		ldrd	r0, r1, [r4, #-96]
 2852 0060 86E80300 		stm	r6, {r0, r1}
 366:src/stats.c   **** 			packed128_from_packed(&(x->d), &(x->s));
 2853              		.loc 1 366 3 is_stmt 1 view .LVU755
 366:src/stats.c   **** 			packed128_from_packed(&(x->d), &(x->s));
 2854              		.loc 1 366 6 is_stmt 0 view .LVU756
 2855 0064 002D     		cmp	r5, #0
 2856 0066 E6D0     		beq	.L174
 367:src/stats.c   **** 	}
 2857              		.loc 1 367 4 is_stmt 1 view .LVU757
 2858 0068 3146     		mov	r1, r6
 2859 006a 3046     		mov	r0, r6
 369:src/stats.c   **** 
 2860              		.loc 1 369 1 is_stmt 0 view .LVU758
 2861 006c BDE87040 		pop	{r4, r5, r6, lr}
 2862              		.cfi_remember_state
 2863              		.cfi_restore 14
 2864              		.cfi_restore 6
 2865              		.cfi_restore 5
 2866              		.cfi_restore 4
 2867              		.cfi_def_cfa_offset 0
 2868              	.LVL269:
 367:src/stats.c   **** 	}
ARM GAS  /tmp/ccIyvNrm.s 			page 77


 2869              		.loc 1 367 4 view .LVU759
 2870 0070 FFF7FEBF 		b	packed128_from_packed
 2871              	.LVL270:
 2872              	.L177:
 2873              		.cfi_restore_state
 355:src/stats.c   **** 	}
 2874              		.loc 1 355 4 is_stmt 1 view .LVU760
 355:src/stats.c   **** 	}
 2875              		.loc 1 355 18 is_stmt 0 view .LVU761
 2876 0074 4042     		rsbs	r0, r0, #0
 369:src/stats.c   **** 
 2877              		.loc 1 369 1 view .LVU762
 2878 0076 BDE87040 		pop	{r4, r5, r6, lr}
 2879              		.cfi_remember_state
 2880              		.cfi_restore 14
 2881              		.cfi_restore 6
 2882              		.cfi_restore 5
 2883              		.cfi_restore 4
 2884              		.cfi_def_cfa_offset 0
 2885              	.LVL271:
 355:src/stats.c   **** 	}
 2886              		.loc 1 355 4 view .LVU763
 2887 007a C117     		asrs	r1, r0, #31
 2888 007c 0122     		movs	r2, #1
 2889 007e FFF7FEBF 		b	setX_int_sgn
 2890              	.LVL272:
 2891              	.L179:
 2892              		.cfi_restore_state
 2893              	.LBB91:
 362:src/stats.c   **** 	}
 2894              		.loc 1 362 4 is_stmt 1 view .LVU764
 2895 0082 3046     		mov	r0, r6
 2896              	.LBE91:
 369:src/stats.c   **** 
 2897              		.loc 1 369 1 is_stmt 0 view .LVU765
 2898 0084 BDE87040 		pop	{r4, r5, r6, lr}
 2899              		.cfi_restore 14
 2900              		.cfi_restore 6
 2901              		.cfi_restore 5
 2902              		.cfi_restore 4
 2903              		.cfi_def_cfa_offset 0
 2904              	.LVL273:
 2905              	.LBB92:
 362:src/stats.c   **** 	}
 2906              		.loc 1 362 4 view .LVU766
 2907 0088 FFF7FEBF 		b	packed_from_packed128
 2908              	.LVL274:
 2909              	.L188:
 362:src/stats.c   **** 	}
 2910              		.loc 1 362 4 view .LVU767
 2911              		.align	2
 2912              	.L187:
 2913 008c 00000000 		.word	StackBase
 2914 0090 00000000 		.word	SizeStatRegs
 2915 0094 00000000 		.word	StatRegs
 2916              	.LBE92:
 2917              		.cfi_endproc
ARM GAS  /tmp/ccIyvNrm.s 			page 78


 2918              	.LFE18:
 2920              		.section	.text.sigma_sum,"ax",%progbits
 2921              		.align	1
 2922              		.p2align 2,,3
 2923              		.global	sigma_sum
 2924              		.syntax unified
 2925              		.thumb
 2926              		.thumb_func
 2927              		.fpu fpv4-sp-d16
 2929              	sigma_sum:
 2930              	.LVL275:
 2931              	.LFB19:
 371:src/stats.c   **** 	REGISTER *const x = StackBase;
 2932              		.loc 1 371 31 is_stmt 1 view -0
 2933              		.cfi_startproc
 2934              		@ args = 0, pretend = 0, frame = 0
 2935              		@ frame_needed = 0, uses_anonymous_args = 0
 372:src/stats.c   **** 	REGISTER *const y = get_reg_n(regY_idx);
 2936              		.loc 1 372 2 view .LVU769
 371:src/stats.c   **** 	REGISTER *const x = StackBase;
 2937              		.loc 1 371 31 is_stmt 0 view .LVU770
 2938 0000 38B5     		push	{r3, r4, r5, lr}
 2939              		.cfi_def_cfa_offset 16
 2940              		.cfi_offset 3, -16
 2941              		.cfi_offset 4, -12
 2942              		.cfi_offset 5, -8
 2943              		.cfi_offset 14, -4
 372:src/stats.c   **** 	REGISTER *const y = get_reg_n(regY_idx);
 2944              		.loc 1 372 18 view .LVU771
 2945 0002 174B     		ldr	r3, .L195
 373:src/stats.c   **** 
 2946              		.loc 1 373 22 view .LVU772
 2947 0004 6520     		movs	r0, #101
 2948              	.LVL276:
 372:src/stats.c   **** 	REGISTER *const y = get_reg_n(regY_idx);
 2949              		.loc 1 372 18 view .LVU773
 2950 0006 1D68     		ldr	r5, [r3]
 2951              	.LVL277:
 373:src/stats.c   **** 
 2952              		.loc 1 373 2 is_stmt 1 view .LVU774
 373:src/stats.c   **** 
 2953              		.loc 1 373 22 is_stmt 0 view .LVU775
 2954 0008 FFF7FEFF 		bl	get_reg_n
 2955              	.LVL278:
 375:src/stats.c   **** 		x->s = y->s = get_const(OP_ZERO, 0)->s;
 2956              		.loc 1 375 19 view .LVU776
 2957 000c 154B     		ldr	r3, .L195+4
 375:src/stats.c   **** 		x->s = y->s = get_const(OP_ZERO, 0)->s;
 2958              		.loc 1 375 5 view .LVU777
 2959 000e 1968     		ldr	r1, [r3]
 373:src/stats.c   **** 
 2960              		.loc 1 373 22 view .LVU778
 2961 0010 0446     		mov	r4, r0
 2962              	.LVL279:
 375:src/stats.c   **** 		x->s = y->s = get_const(OP_ZERO, 0)->s;
 2963              		.loc 1 375 2 is_stmt 1 view .LVU779
 375:src/stats.c   **** 		x->s = y->s = get_const(OP_ZERO, 0)->s;
ARM GAS  /tmp/ccIyvNrm.s 			page 79


 2964              		.loc 1 375 5 is_stmt 0 view .LVU780
 2965 0012 59B9     		cbnz	r1, .L190
 376:src/stats.c   **** 	}
 2966              		.loc 1 376 3 is_stmt 1 view .LVU781
 376:src/stats.c   **** 	}
 2967              		.loc 1 376 17 is_stmt 0 view .LVU782
 2968 0014 4B20     		movs	r0, #75
 2969              	.LVL280:
 376:src/stats.c   **** 	}
 2970              		.loc 1 376 17 view .LVU783
 2971 0016 FFF7FEFF 		bl	get_const
 2972              	.LVL281:
 383:src/stats.c   **** 		packed128_from_packed(&(x->d), &(x->s));
 2973              		.loc 1 383 2 is_stmt 1 view .LVU784
 376:src/stats.c   **** 	}
 2974              		.loc 1 376 15 is_stmt 0 view .LVU785
 2975 001a 03C8     		ldm	r0, {r0, r1}
 2976 001c 84E80300 		stm	r4, {r0, r1}
 376:src/stats.c   **** 	}
 2977              		.loc 1 376 8 view .LVU786
 2978 0020 85E80300 		stm	r5, {r0, r1}
 383:src/stats.c   **** 		packed128_from_packed(&(x->d), &(x->s));
 2979              		.loc 1 383 6 view .LVU787
 2980 0024 FFF7FEFF 		bl	is_dblmode
 2981              	.LVL282:
 383:src/stats.c   **** 		packed128_from_packed(&(x->d), &(x->s));
 2982              		.loc 1 383 5 view .LVU788
 2983 0028 80B9     		cbnz	r0, .L194
 2984              	.L189:
 387:src/stats.c   **** 
 2985              		.loc 1 387 1 view .LVU789
 2986 002a 38BD     		pop	{r3, r4, r5, pc}
 2987              	.LVL283:
 2988              	.L190:
 379:src/stats.c   **** 		x->s = sigmaX;
 2989              		.loc 1 379 3 is_stmt 1 view .LVU790
 2990 002c FFF7FEFF 		bl	sigmaCheck
 2991              	.LVL284:
 380:src/stats.c   **** 		y->s = sigmaY;
 2992              		.loc 1 380 3 view .LVU791
 380:src/stats.c   **** 		y->s = sigmaY;
 2993              		.loc 1 380 10 is_stmt 0 view .LVU792
 2994 0030 0D4B     		ldr	r3, .L195+8
 2995 0032 1B68     		ldr	r3, [r3]
 380:src/stats.c   **** 		y->s = sigmaY;
 2996              		.loc 1 380 8 view .LVU793
 2997 0034 D3E91001 		ldrd	r0, r1, [r3, #64]
 2998 0038 85E80300 		stm	r5, {r0, r1}
 381:src/stats.c   **** 	}
 2999              		.loc 1 381 3 is_stmt 1 view .LVU794
 381:src/stats.c   **** 	}
 3000              		.loc 1 381 8 is_stmt 0 view .LVU795
 3001 003c D3E91201 		ldrd	r0, r1, [r3, #72]
 3002 0040 84E80300 		stm	r4, {r0, r1}
 383:src/stats.c   **** 		packed128_from_packed(&(x->d), &(x->s));
 3003              		.loc 1 383 2 is_stmt 1 view .LVU796
 383:src/stats.c   **** 		packed128_from_packed(&(x->d), &(x->s));
ARM GAS  /tmp/ccIyvNrm.s 			page 80


 3004              		.loc 1 383 6 is_stmt 0 view .LVU797
 3005 0044 FFF7FEFF 		bl	is_dblmode
 3006              	.LVL285:
 383:src/stats.c   **** 		packed128_from_packed(&(x->d), &(x->s));
 3007              		.loc 1 383 5 view .LVU798
 3008 0048 0028     		cmp	r0, #0
 3009 004a EED0     		beq	.L189
 3010              	.L194:
 384:src/stats.c   **** 		packed128_from_packed(&(y->d), &(y->s));
 3011              		.loc 1 384 3 is_stmt 1 view .LVU799
 3012 004c 2946     		mov	r1, r5
 3013 004e 2846     		mov	r0, r5
 3014 0050 FFF7FEFF 		bl	packed128_from_packed
 3015              	.LVL286:
 385:src/stats.c   **** 	}
 3016              		.loc 1 385 3 view .LVU800
 3017 0054 2146     		mov	r1, r4
 3018 0056 2046     		mov	r0, r4
 387:src/stats.c   **** 
 3019              		.loc 1 387 1 is_stmt 0 view .LVU801
 3020 0058 BDE83840 		pop	{r3, r4, r5, lr}
 3021              		.cfi_restore 14
 3022              		.cfi_restore 5
 3023              		.cfi_restore 4
 3024              		.cfi_restore 3
 3025              		.cfi_def_cfa_offset 0
 3026              	.LVL287:
 385:src/stats.c   **** 	}
 3027              		.loc 1 385 3 view .LVU802
 3028 005c FFF7FEBF 		b	packed128_from_packed
 3029              	.LVL288:
 3030              	.L196:
 385:src/stats.c   **** 	}
 3031              		.loc 1 385 3 view .LVU803
 3032              		.align	2
 3033              	.L195:
 3034 0060 00000000 		.word	StackBase
 3035 0064 00000000 		.word	SizeStatRegs
 3036 0068 00000000 		.word	StatRegs
 3037              		.cfi_endproc
 3038              	.LFE19:
 3040              		.section	.text.stats_mean,"ax",%progbits
 3041              		.align	1
 3042              		.p2align 2,,3
 3043              		.global	stats_mean
 3044              		.syntax unified
 3045              		.thumb
 3046              		.thumb_func
 3047              		.fpu fpv4-sp-d16
 3049              	stats_mean:
 3050              	.LVL289:
 3051              	.LFB21:
 399:src/stats.c   **** 	decNumber N;
 3052              		.loc 1 399 32 is_stmt 1 view -0
 3053              		.cfi_startproc
 3054              		@ args = 0, pretend = 0, frame = 144
 3055              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccIyvNrm.s 			page 81


 400:src/stats.c   **** 	decNumber sx, sy;
 3056              		.loc 1 400 2 view .LVU805
 401:src/stats.c   **** 
 3057              		.loc 1 401 2 view .LVU806
 403:src/stats.c   **** 		return;
 3058              		.loc 1 403 2 view .LVU807
 399:src/stats.c   **** 	decNumber N;
 3059              		.loc 1 399 32 is_stmt 0 view .LVU808
 3060 0000 10B5     		push	{r4, lr}
 3061              		.cfi_def_cfa_offset 8
 3062              		.cfi_offset 4, -8
 3063              		.cfi_offset 14, -4
 403:src/stats.c   **** 		return;
 3064              		.loc 1 403 6 view .LVU809
 3065 0002 0120     		movs	r0, #1
 3066              	.LVL290:
 399:src/stats.c   **** 	decNumber N;
 3067              		.loc 1 399 32 view .LVU810
 3068 0004 A8B0     		sub	sp, sp, #160
 3069              		.cfi_def_cfa_offset 168
 403:src/stats.c   **** 		return;
 3070              		.loc 1 403 6 view .LVU811
 3071 0006 FFF7FEFF 		bl	check_data
 3072              	.LVL291:
 403:src/stats.c   **** 		return;
 3073              		.loc 1 403 5 view .LVU812
 3074 000a D8B9     		cbnz	r0, .L197
 405:src/stats.c   **** 
 3075              		.loc 1 405 2 is_stmt 1 view .LVU813
 3076 000c 0524     		movs	r4, #5
 3077 000e 0346     		mov	r3, r0
 3078 0010 CDE90000 		strd	r0, r0, [sp]
 3079 0014 16AA     		add	r2, sp, #88
 3080 0016 0DA9     		add	r1, sp, #52
 3081 0018 04A8     		add	r0, sp, #16
 3082 001a 0294     		str	r4, [sp, #8]
 3083 001c FFF7FEFF 		bl	get_sigmas
 3084              	.LVL292:
 407:src/stats.c   **** 	mean_common(regY_idx, &sy, &N, 0);
 3085              		.loc 1 407 2 view .LVU814
 3086              	.LBB93:
 3087              	.LBI93:
 390:src/stats.c   **** 	decNumber t, u, *p = &t;
 3088              		.loc 1 390 13 view .LVU815
 3089              	.LBB94:
 391:src/stats.c   **** 
 3090              		.loc 1 391 2 view .LVU816
 393:src/stats.c   **** 	if (exp)
 3091              		.loc 1 393 2 view .LVU817
 3092 0020 04AA     		add	r2, sp, #16
 3093              	.LVL293:
 393:src/stats.c   **** 	if (exp)
 3094              		.loc 1 393 2 is_stmt 0 view .LVU818
 3095 0022 0DA9     		add	r1, sp, #52
 3096              	.LVL294:
 393:src/stats.c   **** 	if (exp)
 3097              		.loc 1 393 2 view .LVU819
ARM GAS  /tmp/ccIyvNrm.s 			page 82


 3098 0024 1FA8     		add	r0, sp, #124
 3099              	.LVL295:
 393:src/stats.c   **** 	if (exp)
 3100              		.loc 1 393 2 view .LVU820
 3101 0026 FFF7FEFF 		bl	dn_divide
 3102              	.LVL296:
 394:src/stats.c   **** 		dn_exp(p=&u, &t);
 3103              		.loc 1 394 2 is_stmt 1 view .LVU821
 396:src/stats.c   **** }
 3104              		.loc 1 396 2 view .LVU822
 3105 002a 1FA9     		add	r1, sp, #124
 3106              	.LVL297:
 396:src/stats.c   **** }
 3107              		.loc 1 396 2 is_stmt 0 view .LVU823
 3108 002c 6420     		movs	r0, #100
 3109 002e FFF7FEFF 		bl	setRegister
 3110              	.LVL298:
 396:src/stats.c   **** }
 3111              		.loc 1 396 2 view .LVU824
 3112              	.LBE94:
 3113              	.LBE93:
 408:src/stats.c   **** }
 3114              		.loc 1 408 2 is_stmt 1 view .LVU825
 3115              	.LBB95:
 3116              	.LBI95:
 390:src/stats.c   **** 	decNumber t, u, *p = &t;
 3117              		.loc 1 390 13 view .LVU826
 3118              	.LBB96:
 391:src/stats.c   **** 
 3119              		.loc 1 391 2 view .LVU827
 393:src/stats.c   **** 	if (exp)
 3120              		.loc 1 393 2 view .LVU828
 3121 0032 16A9     		add	r1, sp, #88
 3122              	.LVL299:
 393:src/stats.c   **** 	if (exp)
 3123              		.loc 1 393 2 is_stmt 0 view .LVU829
 3124 0034 04AA     		add	r2, sp, #16
 3125              	.LVL300:
 393:src/stats.c   **** 	if (exp)
 3126              		.loc 1 393 2 view .LVU830
 3127 0036 1FA8     		add	r0, sp, #124
 3128              	.LVL301:
 393:src/stats.c   **** 	if (exp)
 3129              		.loc 1 393 2 view .LVU831
 3130 0038 FFF7FEFF 		bl	dn_divide
 3131              	.LVL302:
 394:src/stats.c   **** 		dn_exp(p=&u, &t);
 3132              		.loc 1 394 2 is_stmt 1 view .LVU832
 396:src/stats.c   **** }
 3133              		.loc 1 396 2 view .LVU833
 3134 003c 1FA9     		add	r1, sp, #124
 3135              	.LVL303:
 396:src/stats.c   **** }
 3136              		.loc 1 396 2 is_stmt 0 view .LVU834
 3137 003e 6520     		movs	r0, #101
 3138 0040 FFF7FEFF 		bl	setRegister
 3139              	.LVL304:
ARM GAS  /tmp/ccIyvNrm.s 			page 83


 3140              	.L197:
 396:src/stats.c   **** }
 3141              		.loc 1 396 2 view .LVU835
 3142              	.LBE96:
 3143              	.LBE95:
 409:src/stats.c   **** 
 3144              		.loc 1 409 1 view .LVU836
 3145 0044 28B0     		add	sp, sp, #160
 3146              		.cfi_def_cfa_offset 8
 3147              		@ sp needed
 3148 0046 10BD     		pop	{r4, pc}
 3149              		.cfi_endproc
 3150              	.LFE21:
 3152              		.section	.text.stats_wmean,"ax",%progbits
 3153              		.align	1
 3154              		.p2align 2,,3
 3155              		.global	stats_wmean
 3156              		.syntax unified
 3157              		.thumb
 3158              		.thumb_func
 3159              		.fpu fpv4-sp-d16
 3161              	stats_wmean:
 3162              	.LVL305:
 3163              	.LFB22:
 413:src/stats.c   **** 	decNumber xy, y;
 3164              		.loc 1 413 33 is_stmt 1 view -0
 3165              		.cfi_startproc
 3166              		@ args = 0, pretend = 0, frame = 112
 3167              		@ frame_needed = 0, uses_anonymous_args = 0
 414:src/stats.c   **** 
 3168              		.loc 1 414 2 view .LVU838
 416:src/stats.c   **** 		return;
 3169              		.loc 1 416 2 view .LVU839
 413:src/stats.c   **** 	decNumber xy, y;
 3170              		.loc 1 413 33 is_stmt 0 view .LVU840
 3171 0000 10B5     		push	{r4, lr}
 3172              		.cfi_def_cfa_offset 8
 3173              		.cfi_offset 4, -8
 3174              		.cfi_offset 14, -4
 416:src/stats.c   **** 		return;
 3175              		.loc 1 416 6 view .LVU841
 3176 0002 0120     		movs	r0, #1
 3177              	.LVL306:
 413:src/stats.c   **** 	decNumber xy, y;
 3178              		.loc 1 413 33 view .LVU842
 3179 0004 A0B0     		sub	sp, sp, #128
 3180              		.cfi_def_cfa_offset 136
 416:src/stats.c   **** 		return;
 3181              		.loc 1 416 6 view .LVU843
 3182 0006 FFF7FEFF 		bl	check_data
 3183              	.LVL307:
 416:src/stats.c   **** 		return;
 3184              		.loc 1 416 5 view .LVU844
 3185 000a 90B9     		cbnz	r0, .L201
 418:src/stats.c   **** 
 3186              		.loc 1 418 2 view .LVU845
 3187 000c 0521     		movs	r1, #5
ARM GAS  /tmp/ccIyvNrm.s 			page 84


 3188 000e 05AC     		add	r4, sp, #20
 3189 0010 CDE90141 		strd	r4, r1, [sp, #4]
 3190 0014 0346     		mov	r3, r0
 418:src/stats.c   **** 
 3191              		.loc 1 418 2 is_stmt 1 view .LVU846
 3192 0016 0EAA     		add	r2, sp, #56
 3193 0018 0146     		mov	r1, r0
 3194 001a 0090     		str	r0, [sp]
 3195 001c FFF7FEFF 		bl	get_sigmas
 3196              	.LVL308:
 420:src/stats.c   **** }
 3197              		.loc 1 420 2 view .LVU847
 3198              	.LBB97:
 3199              	.LBI97:
 390:src/stats.c   **** 	decNumber t, u, *p = &t;
 3200              		.loc 1 390 13 view .LVU848
 3201              	.LBB98:
 391:src/stats.c   **** 
 3202              		.loc 1 391 2 view .LVU849
 393:src/stats.c   **** 	if (exp)
 3203              		.loc 1 393 2 view .LVU850
 3204 0020 2146     		mov	r1, r4
 3205 0022 0EAA     		add	r2, sp, #56
 3206              	.LVL309:
 393:src/stats.c   **** 	if (exp)
 3207              		.loc 1 393 2 is_stmt 0 view .LVU851
 3208 0024 17A8     		add	r0, sp, #92
 3209              	.LVL310:
 393:src/stats.c   **** 	if (exp)
 3210              		.loc 1 393 2 view .LVU852
 3211 0026 FFF7FEFF 		bl	dn_divide
 3212              	.LVL311:
 394:src/stats.c   **** 		dn_exp(p=&u, &t);
 3213              		.loc 1 394 2 is_stmt 1 view .LVU853
 396:src/stats.c   **** }
 3214              		.loc 1 396 2 view .LVU854
 3215 002a 17A9     		add	r1, sp, #92
 3216              	.LVL312:
 396:src/stats.c   **** }
 3217              		.loc 1 396 2 is_stmt 0 view .LVU855
 3218 002c 6420     		movs	r0, #100
 3219 002e FFF7FEFF 		bl	setRegister
 3220              	.LVL313:
 3221              	.L201:
 396:src/stats.c   **** }
 3222              		.loc 1 396 2 view .LVU856
 3223              	.LBE98:
 3224              	.LBE97:
 421:src/stats.c   **** 
 3225              		.loc 1 421 1 view .LVU857
 3226 0032 20B0     		add	sp, sp, #128
 3227              		.cfi_def_cfa_offset 8
 3228              		@ sp needed
 3229 0034 10BD     		pop	{r4, pc}
 3230              		.cfi_endproc
 3231              	.LFE22:
 3233 0036 00BF     		.section	.text.stats_gmean,"ax",%progbits
ARM GAS  /tmp/ccIyvNrm.s 			page 85


 3234              		.align	1
 3235              		.p2align 2,,3
 3236              		.global	stats_gmean
 3237              		.syntax unified
 3238              		.thumb
 3239              		.thumb_func
 3240              		.fpu fpv4-sp-d16
 3242              	stats_gmean:
 3243              	.LVL314:
 3244              	.LFB23:
 424:src/stats.c   **** 	decNumber N;
 3245              		.loc 1 424 33 is_stmt 1 view -0
 3246              		.cfi_startproc
 3247              		@ args = 0, pretend = 0, frame = 184
 3248              		@ frame_needed = 0, uses_anonymous_args = 0
 425:src/stats.c   **** 	decNumber sx, sy;
 3249              		.loc 1 425 2 view .LVU859
 426:src/stats.c   **** 
 3250              		.loc 1 426 2 view .LVU860
 428:src/stats.c   **** 		return;
 3251              		.loc 1 428 2 view .LVU861
 424:src/stats.c   **** 	decNumber N;
 3252              		.loc 1 424 33 is_stmt 0 view .LVU862
 3253 0000 10B5     		push	{r4, lr}
 3254              		.cfi_def_cfa_offset 8
 3255              		.cfi_offset 4, -8
 3256              		.cfi_offset 14, -4
 428:src/stats.c   **** 		return;
 3257              		.loc 1 428 6 view .LVU863
 3258 0002 0120     		movs	r0, #1
 3259              	.LVL315:
 424:src/stats.c   **** 	decNumber N;
 3260              		.loc 1 424 33 view .LVU864
 3261 0004 B2B0     		sub	sp, sp, #200
 3262              		.cfi_def_cfa_offset 208
 428:src/stats.c   **** 		return;
 3263              		.loc 1 428 6 view .LVU865
 3264 0006 FFF7FEFF 		bl	check_data
 3265              	.LVL316:
 428:src/stats.c   **** 		return;
 3266              		.loc 1 428 5 view .LVU866
 3267 000a 18BB     		cbnz	r0, .L205
 430:src/stats.c   **** 
 3268              		.loc 1 430 2 is_stmt 1 view .LVU867
 3269 000c 0624     		movs	r4, #6
 3270 000e 0346     		mov	r3, r0
 3271 0010 CDE90000 		strd	r0, r0, [sp]
 3272 0014 17AA     		add	r2, sp, #92
 3273 0016 0EA9     		add	r1, sp, #56
 3274 0018 05A8     		add	r0, sp, #20
 3275 001a 0294     		str	r4, [sp, #8]
 3276 001c FFF7FEFF 		bl	get_sigmas
 3277              	.LVL317:
 432:src/stats.c   **** 	mean_common(regY_idx, &sy, &N, 1);
 3278              		.loc 1 432 2 view .LVU868
 3279              	.LBB103:
 3280              	.LBI103:
ARM GAS  /tmp/ccIyvNrm.s 			page 86


 390:src/stats.c   **** 	decNumber t, u, *p = &t;
 3281              		.loc 1 390 13 view .LVU869
 3282              	.LBB104:
 391:src/stats.c   **** 
 3283              		.loc 1 391 2 view .LVU870
 393:src/stats.c   **** 	if (exp)
 3284              		.loc 1 393 2 view .LVU871
 3285 0020 05AA     		add	r2, sp, #20
 3286              	.LVL318:
 393:src/stats.c   **** 	if (exp)
 3287              		.loc 1 393 2 is_stmt 0 view .LVU872
 3288 0022 0EA9     		add	r1, sp, #56
 3289              	.LVL319:
 393:src/stats.c   **** 	if (exp)
 3290              		.loc 1 393 2 view .LVU873
 3291 0024 20A8     		add	r0, sp, #128
 3292              	.LVL320:
 393:src/stats.c   **** 	if (exp)
 3293              		.loc 1 393 2 view .LVU874
 3294 0026 FFF7FEFF 		bl	dn_divide
 3295              	.LVL321:
 394:src/stats.c   **** 		dn_exp(p=&u, &t);
 3296              		.loc 1 394 2 is_stmt 1 view .LVU875
 395:src/stats.c   **** 	setRegister(index, p);
 3297              		.loc 1 395 3 view .LVU876
 395:src/stats.c   **** 	setRegister(index, p);
 3298              		.loc 1 395 3 is_stmt 0 view .LVU877
 3299 002a 20A9     		add	r1, sp, #128
 3300 002c 29A8     		add	r0, sp, #164
 3301              	.LVL322:
 395:src/stats.c   **** 	setRegister(index, p);
 3302              		.loc 1 395 3 view .LVU878
 3303 002e FFF7FEFF 		bl	dn_exp
 3304              	.LVL323:
 396:src/stats.c   **** }
 3305              		.loc 1 396 2 is_stmt 1 view .LVU879
 3306 0032 29A9     		add	r1, sp, #164
 3307              	.LVL324:
 396:src/stats.c   **** }
 3308              		.loc 1 396 2 is_stmt 0 view .LVU880
 3309 0034 6420     		movs	r0, #100
 3310 0036 FFF7FEFF 		bl	setRegister
 3311              	.LVL325:
 396:src/stats.c   **** }
 3312              		.loc 1 396 2 view .LVU881
 3313              	.LBE104:
 3314              	.LBE103:
 433:src/stats.c   **** }
 3315              		.loc 1 433 2 is_stmt 1 view .LVU882
 3316              	.LBB105:
 3317              	.LBI105:
 390:src/stats.c   **** 	decNumber t, u, *p = &t;
 3318              		.loc 1 390 13 view .LVU883
 3319              	.LBB106:
 391:src/stats.c   **** 
 3320              		.loc 1 391 2 view .LVU884
 393:src/stats.c   **** 	if (exp)
ARM GAS  /tmp/ccIyvNrm.s 			page 87


 3321              		.loc 1 393 2 view .LVU885
 3322 003a 05AA     		add	r2, sp, #20
 3323              	.LVL326:
 393:src/stats.c   **** 	if (exp)
 3324              		.loc 1 393 2 is_stmt 0 view .LVU886
 3325 003c 17A9     		add	r1, sp, #92
 3326              	.LVL327:
 393:src/stats.c   **** 	if (exp)
 3327              		.loc 1 393 2 view .LVU887
 3328 003e 20A8     		add	r0, sp, #128
 3329              	.LVL328:
 393:src/stats.c   **** 	if (exp)
 3330              		.loc 1 393 2 view .LVU888
 3331 0040 FFF7FEFF 		bl	dn_divide
 3332              	.LVL329:
 394:src/stats.c   **** 		dn_exp(p=&u, &t);
 3333              		.loc 1 394 2 is_stmt 1 view .LVU889
 395:src/stats.c   **** 	setRegister(index, p);
 3334              		.loc 1 395 3 view .LVU890
 395:src/stats.c   **** 	setRegister(index, p);
 3335              		.loc 1 395 3 is_stmt 0 view .LVU891
 3336 0044 20A9     		add	r1, sp, #128
 3337 0046 29A8     		add	r0, sp, #164
 3338              	.LVL330:
 395:src/stats.c   **** 	setRegister(index, p);
 3339              		.loc 1 395 3 view .LVU892
 3340 0048 FFF7FEFF 		bl	dn_exp
 3341              	.LVL331:
 396:src/stats.c   **** }
 3342              		.loc 1 396 2 is_stmt 1 view .LVU893
 3343 004c 29A9     		add	r1, sp, #164
 3344              	.LVL332:
 396:src/stats.c   **** }
 3345              		.loc 1 396 2 is_stmt 0 view .LVU894
 3346 004e 6520     		movs	r0, #101
 3347 0050 FFF7FEFF 		bl	setRegister
 3348              	.LVL333:
 3349              	.L205:
 396:src/stats.c   **** }
 3350              		.loc 1 396 2 view .LVU895
 3351              	.LBE106:
 3352              	.LBE105:
 434:src/stats.c   **** 
 3353              		.loc 1 434 1 view .LVU896
 3354 0054 32B0     		add	sp, sp, #200
 3355              		.cfi_def_cfa_offset 8
 3356              		@ sp needed
 3357 0056 10BD     		pop	{r4, pc}
 3358              		.cfi_endproc
 3359              	.LFE23:
 3361              		.section	.text.stats_deviations,"ax",%progbits
 3362              		.align	1
 3363              		.p2align 2,,3
 3364              		.global	stats_deviations
 3365              		.syntax unified
 3366              		.thumb
 3367              		.thumb_func
ARM GAS  /tmp/ccIyvNrm.s 			page 88


 3368              		.fpu fpv4-sp-d16
 3370              	stats_deviations:
 3371              	.LVL334:
 3372              	.LFB25:
 464:src/stats.c   **** 	decNumber N, nm1, *n = &N;
 3373              		.loc 1 464 38 is_stmt 1 view -0
 3374              		.cfi_startproc
 3375              		@ args = 0, pretend = 0, frame = 216
 3376              		@ frame_needed = 0, uses_anonymous_args = 0
 465:src/stats.c   **** 	decNumber sx, sxx, sy, syy;
 3377              		.loc 1 465 2 view .LVU898
 464:src/stats.c   **** 	decNumber N, nm1, *n = &N;
 3378              		.loc 1 464 38 is_stmt 0 view .LVU899
 3379 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 3380              		.cfi_def_cfa_offset 36
 3381              		.cfi_offset 4, -36
 3382              		.cfi_offset 5, -32
 3383              		.cfi_offset 6, -28
 3384              		.cfi_offset 7, -24
 3385              		.cfi_offset 8, -20
 3386              		.cfi_offset 9, -16
 3387              		.cfi_offset 10, -12
 3388              		.cfi_offset 11, -8
 3389              		.cfi_offset 14, -4
 3390 0004 0746     		mov	r7, r0
 3391 0006 BBB0     		sub	sp, sp, #236
 3392              		.cfi_def_cfa_offset 272
 3393              	.LVL335:
 466:src/stats.c   **** 	int sample = 1, rootn = 0, exp = 0;
 3394              		.loc 1 466 2 is_stmt 1 view .LVU900
 467:src/stats.c   **** 
 3395              		.loc 1 467 2 view .LVU901
 469:src/stats.c   **** 		return;
 3396              		.loc 1 469 2 view .LVU902
 469:src/stats.c   **** 		return;
 3397              		.loc 1 469 6 is_stmt 0 view .LVU903
 3398 0008 0220     		movs	r0, #2
 3399              	.LVL336:
 469:src/stats.c   **** 		return;
 3400              		.loc 1 469 6 view .LVU904
 3401 000a FFF7FEFF 		bl	check_data
 3402              	.LVL337:
 469:src/stats.c   **** 		return;
 3403              		.loc 1 469 5 view .LVU905
 3404 000e 0028     		cmp	r0, #0
 3405 0010 3BD1     		bne	.L209
 472:src/stats.c   **** 		sample = 0;
 3406              		.loc 1 472 5 view .LVU906
 3407 0012 1F2F     		cmp	r7, #31
 3408 0014 0446     		mov	r4, r0
 472:src/stats.c   **** 		sample = 0;
 3409              		.loc 1 472 2 is_stmt 1 view .LVU907
 472:src/stats.c   **** 		sample = 0;
 3410              		.loc 1 472 5 is_stmt 0 view .LVU908
 3411 0016 3BD0     		beq	.L212
 3412              	.LVL338:
 474:src/stats.c   **** 		rootn = 1;
ARM GAS  /tmp/ccIyvNrm.s 			page 89


 3413              		.loc 1 474 2 is_stmt 1 discriminator 1 view .LVU909
 474:src/stats.c   **** 		rootn = 1;
 3414              		.loc 1 474 5 is_stmt 0 discriminator 1 view .LVU910
 3415 0018 A7F12905 		sub	r5, r7, #41
 3416 001c 012D     		cmp	r5, #1
 476:src/stats.c   **** 		exp = 1;
 3417              		.loc 1 476 5 discriminator 1 view .LVU911
 3418 001e A7F12003 		sub	r3, r7, #32
 474:src/stats.c   **** 		rootn = 1;
 3419              		.loc 1 474 5 discriminator 1 view .LVU912
 3420 0022 8CBF     		ite	hi
 3421 0024 0025     		movhi	r5, #0
 3422 0026 0125     		movls	r5, #1
 3423              	.LVL339:
 476:src/stats.c   **** 		exp = 1;
 3424              		.loc 1 476 2 is_stmt 1 discriminator 1 view .LVU913
 476:src/stats.c   **** 		exp = 1;
 3425              		.loc 1 476 5 is_stmt 0 discriminator 1 view .LVU914
 3426 0028 012B     		cmp	r3, #1
 3427 002a 4AD8     		bhi	.L219
 477:src/stats.c   **** 
 3428              		.loc 1 477 7 view .LVU915
 3429 002c 0124     		movs	r4, #1
 479:src/stats.c   **** 	if (sample)
 3430              		.loc 1 479 2 view .LVU916
 3431 002e 0623     		movs	r3, #6
 3432              	.L213:
 3433              	.LVL340:
 479:src/stats.c   **** 	if (sample)
 3434              		.loc 1 479 2 discriminator 4 view .LVU917
 3435 0030 4FF0000C 		mov	ip, #0
 3436 0034 0DF17C0B 		add	fp, sp, #124
 3437 0038 0DF1A00A 		add	r10, sp, #160
 3438 003c 0DF15809 		add	r9, sp, #88
 3439 0040 04AE     		add	r6, sp, #16
 3440              	.LVL341:
 479:src/stats.c   **** 	if (sample)
 3441              		.loc 1 479 2 discriminator 4 view .LVU918
 3442 0042 0DF1C408 		add	r8, sp, #196
 3443 0046 0293     		str	r3, [sp, #8]
 3444 0048 CDE9008C 		strd	r8, ip, [sp]
 3445 004c 5B46     		mov	r3, fp
 3446 004e 5246     		mov	r2, r10
 3447 0050 4946     		mov	r1, r9
 3448 0052 3046     		mov	r0, r6
 3449 0054 FFF7FEFF 		bl	get_sigmas
 3450              	.LVL342:
 480:src/stats.c   **** 		dn_m1(n = &nm1, &N);
 3451              		.loc 1 480 2 is_stmt 1 discriminator 4 view .LVU919
 480:src/stats.c   **** 		dn_m1(n = &nm1, &N);
 3452              		.loc 1 480 5 is_stmt 0 discriminator 4 view .LVU920
 3453 0058 212F     		cmp	r7, #33
 3454 005a 30D0     		beq	.L217
 481:src/stats.c   **** 	do_s(regX_idx, &sxx, &sx, &N, n, rootn, exp);
 3455              		.loc 1 481 3 is_stmt 1 view .LVU921
 3456              	.LVL343:
 481:src/stats.c   **** 	do_s(regX_idx, &sxx, &sx, &N, n, rootn, exp);
ARM GAS  /tmp/ccIyvNrm.s 			page 90


 3457              		.loc 1 481 3 is_stmt 0 view .LVU922
 3458 005c 0DA8     		add	r0, sp, #52
 3459              	.LVL344:
 481:src/stats.c   **** 	do_s(regX_idx, &sxx, &sx, &N, n, rootn, exp);
 3460              		.loc 1 481 3 view .LVU923
 3461 005e 3146     		mov	r1, r6
 3462 0060 0746     		mov	r7, r0
 3463              	.LVL345:
 481:src/stats.c   **** 	do_s(regX_idx, &sxx, &sx, &N, n, rootn, exp);
 3464              		.loc 1 481 3 view .LVU924
 3465 0062 FFF7FEFF 		bl	dn_m1
 3466              	.LVL346:
 3467              	.L214:
 482:src/stats.c   **** 	do_s(regY_idx, &syy, &sy, &N, n, rootn, exp);
 3468              		.loc 1 482 2 is_stmt 1 view .LVU925
 3469 0066 4A46     		mov	r2, r9
 3470 0068 5946     		mov	r1, fp
 3471 006a 3346     		mov	r3, r6
 3472 006c 6420     		movs	r0, #100
 3473 006e CDE90154 		strd	r5, r4, [sp, #4]
 3474 0072 0097     		str	r7, [sp]
 3475 0074 FFF7FEFF 		bl	do_s
 3476              	.LVL347:
 483:src/stats.c   **** }
 3477              		.loc 1 483 2 view .LVU926
 3478 0078 CDE90154 		strd	r5, r4, [sp, #4]
 3479 007c 0097     		str	r7, [sp]
 3480 007e 3346     		mov	r3, r6
 3481 0080 5246     		mov	r2, r10
 3482 0082 4146     		mov	r1, r8
 3483 0084 6520     		movs	r0, #101
 3484 0086 FFF7FEFF 		bl	do_s
 3485              	.LVL348:
 3486              	.L209:
 484:src/stats.c   **** 
 3487              		.loc 1 484 1 is_stmt 0 view .LVU927
 3488 008a 3BB0     		add	sp, sp, #236
 3489              		.cfi_remember_state
 3490              		.cfi_def_cfa_offset 36
 3491              		@ sp needed
 3492 008c BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 3493              	.LVL349:
 3494              	.L212:
 3495              		.cfi_restore_state
 474:src/stats.c   **** 		rootn = 1;
 3496              		.loc 1 474 2 is_stmt 1 view .LVU928
 476:src/stats.c   **** 		exp = 1;
 3497              		.loc 1 476 2 view .LVU929
 479:src/stats.c   **** 	if (sample)
 3498              		.loc 1 479 2 is_stmt 0 view .LVU930
 3499 0090 04AE     		add	r6, sp, #16
 3500              	.LVL350:
 479:src/stats.c   **** 	if (sample)
 3501              		.loc 1 479 2 view .LVU931
 3502 0092 0525     		movs	r5, #5
 3503 0094 0DF17C0B 		add	fp, sp, #124
 3504 0098 0DF1A00A 		add	r10, sp, #160
ARM GAS  /tmp/ccIyvNrm.s 			page 91


 3505 009c 0DF15809 		add	r9, sp, #88
 3506 00a0 0DF1C408 		add	r8, sp, #196
 3507 00a4 0190     		str	r0, [sp, #4]
 3508 00a6 0295     		str	r5, [sp, #8]
 3509 00a8 5B46     		mov	r3, fp
 3510 00aa 5246     		mov	r2, r10
 3511 00ac 4946     		mov	r1, r9
 3512 00ae 3046     		mov	r0, r6
 3513 00b0 CDF80080 		str	r8, [sp]
 3514 00b4 FFF7FEFF 		bl	get_sigmas
 3515              	.LVL351:
 480:src/stats.c   **** 		dn_m1(n = &nm1, &N);
 3516              		.loc 1 480 2 is_stmt 1 view .LVU932
 465:src/stats.c   **** 	decNumber sx, sxx, sy, syy;
 3517              		.loc 1 465 21 is_stmt 0 view .LVU933
 3518 00b8 3746     		mov	r7, r6
 475:src/stats.c   **** 	if (op == OP_statGS || op == OP_statGSigma || op == OP_statGSErr)
 3519              		.loc 1 475 9 view .LVU934
 3520 00ba 2546     		mov	r5, r4
 3521 00bc D3E7     		b	.L214
 3522              	.LVL352:
 3523              	.L217:
 465:src/stats.c   **** 	decNumber sx, sxx, sy, syy;
 3524              		.loc 1 465 21 view .LVU935
 3525 00be 3746     		mov	r7, r6
 3526              	.LVL353:
 465:src/stats.c   **** 	decNumber sx, sxx, sy, syy;
 3527              		.loc 1 465 21 view .LVU936
 3528 00c0 D1E7     		b	.L214
 3529              	.LVL354:
 3530              	.L219:
 476:src/stats.c   **** 		exp = 1;
 3531              		.loc 1 476 45 discriminator 1 view .LVU937
 3532 00c2 2A2F     		cmp	r7, #42
 479:src/stats.c   **** 	if (sample)
 3533              		.loc 1 479 2 discriminator 1 view .LVU938
 3534 00c4 06BF     		itte	eq
 3535 00c6 0124     		moveq	r4, #1
 3536 00c8 0623     		moveq	r3, #6
 3537 00ca 0523     		movne	r3, #5
 3538 00cc B0E7     		b	.L213
 3539              		.cfi_endproc
 3540              	.LFE25:
 3542 00ce 00BF     		.section	.text.stats_wdeviations,"ax",%progbits
 3543              		.align	1
 3544              		.p2align 2,,3
 3545              		.global	stats_wdeviations
 3546              		.syntax unified
 3547              		.thumb
 3548              		.thumb_func
 3549              		.fpu fpv4-sp-d16
 3551              	stats_wdeviations:
 3552              	.LVL355:
 3553              	.LFB26:
 489:src/stats.c   **** 	decNumber sxxy, sy, sxy, syy;
 3554              		.loc 1 489 39 is_stmt 1 view -0
 3555              		.cfi_startproc
ARM GAS  /tmp/ccIyvNrm.s 			page 92


 3556              		@ args = 0, pretend = 0, frame = 296
 3557              		@ frame_needed = 0, uses_anonymous_args = 0
 490:src/stats.c   **** 	decNumber t, u, v, w, *p;
 3558              		.loc 1 490 2 view .LVU940
 491:src/stats.c   **** 	int sample = 1, rootn = 0;
 3559              		.loc 1 491 2 view .LVU941
 492:src/stats.c   **** 
 3560              		.loc 1 492 2 view .LVU942
 494:src/stats.c   **** 		sample = 0;
 3561              		.loc 1 494 2 view .LVU943
 489:src/stats.c   **** 	decNumber sxxy, sy, sxy, syy;
 3562              		.loc 1 489 39 is_stmt 0 view .LVU944
 3563 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 3564              		.cfi_def_cfa_offset 20
 3565              		.cfi_offset 4, -20
 3566              		.cfi_offset 5, -16
 3567              		.cfi_offset 6, -12
 3568              		.cfi_offset 7, -8
 3569              		.cfi_offset 14, -4
 3570 0002 CFB0     		sub	sp, sp, #316
 3571              		.cfi_def_cfa_offset 336
 494:src/stats.c   **** 		sample = 0;
 3572              		.loc 1 494 5 view .LVU945
 3573 0004 2328     		cmp	r0, #35
 489:src/stats.c   **** 	decNumber sxxy, sy, sxy, syy;
 3574              		.loc 1 489 39 view .LVU946
 3575 0006 0590     		str	r0, [sp, #20]
 494:src/stats.c   **** 		sample = 0;
 3576              		.loc 1 494 5 view .LVU947
 3577 0008 41D0     		beq	.L227
 496:src/stats.c   **** 		rootn = 1;
 3578              		.loc 1 496 2 is_stmt 1 view .LVU948
 496:src/stats.c   **** 		rootn = 1;
 3579              		.loc 1 496 5 is_stmt 0 view .LVU949
 3580 000a A0F12B04 		sub	r4, r0, #43
 3581 000e B4FA84F4 		clz	r4, r4
 3582 0012 6409     		lsrs	r4, r4, #5
 492:src/stats.c   **** 
 3583              		.loc 1 492 6 view .LVU950
 3584 0014 0125     		movs	r5, #1
 3585              	.L221:
 3586              	.LVL356:
 499:src/stats.c   **** 		return;
 3587              		.loc 1 499 2 is_stmt 1 view .LVU951
 499:src/stats.c   **** 		return;
 3588              		.loc 1 499 6 is_stmt 0 view .LVU952
 3589 0016 FFF7FEFF 		bl	sigmaCheck
 3590              	.LVL357:
 499:src/stats.c   **** 		return;
 3591              		.loc 1 499 5 view .LVU953
 3592 001a 0346     		mov	r3, r0
 3593 001c 08B1     		cbz	r0, .L231
 520:src/stats.c   **** 
 3594              		.loc 1 520 1 view .LVU954
 3595 001e 4FB0     		add	sp, sp, #316
 3596              		.cfi_remember_state
 3597              		.cfi_def_cfa_offset 20
ARM GAS  /tmp/ccIyvNrm.s 			page 93


 3598              		@ sp needed
 3599 0020 F0BD     		pop	{r4, r5, r6, r7, pc}
 3600              	.LVL358:
 3601              	.L231:
 3602              		.cfi_restore_state
 501:src/stats.c   **** 	if (dn_lt(&sy, &const_2)) {
 3603              		.loc 1 501 2 is_stmt 1 view .LVU955
 3604 0022 0521     		movs	r1, #5
 3605 0024 18AE     		add	r6, sp, #96
 3606 0026 21AF     		add	r7, sp, #132
 3607 0028 CDE90161 		strd	r6, r1, [sp, #4]
 3608 002c 0FAA     		add	r2, sp, #60
 3609 002e 0146     		mov	r1, r0
 3610 0030 0097     		str	r7, [sp]
 3611 0032 FFF7FEFF 		bl	get_sigmas
 3612              	.LVL359:
 502:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
 3613              		.loc 1 502 2 view .LVU956
 502:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
 3614              		.loc 1 502 6 is_stmt 0 view .LVU957
 3615 0036 2349     		ldr	r1, .L235
 3616 0038 0FA8     		add	r0, sp, #60
 3617 003a FFF7FEFF 		bl	dn_lt
 3618              	.LVL360:
 502:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
 3619              		.loc 1 502 5 view .LVU958
 3620 003e 48BB     		cbnz	r0, .L232
 506:src/stats.c   **** 	dn_multiply(&t, &sy, &sxxy);
 3621              		.loc 1 506 2 is_stmt 1 view .LVU959
 506:src/stats.c   **** 	dn_multiply(&t, &sy, &sxxy);
 3622              		.loc 1 506 22 is_stmt 0 view .LVU960
 3623 0040 214B     		ldr	r3, .L235+4
 506:src/stats.c   **** 	dn_multiply(&t, &sy, &sxxy);
 3624              		.loc 1 506 2 view .LVU961
 3625 0042 06A9     		add	r1, sp, #24
 3626 0044 1868     		ldr	r0, [r3]
 3627 0046 FFF7FEFF 		bl	decimal128ToNumber
 3628              	.LVL361:
 507:src/stats.c   **** 	decNumberSquare(&u, &sxy);
 3629              		.loc 1 507 2 is_stmt 1 view .LVU962
 3630 004a 06AA     		add	r2, sp, #24
 3631 004c 0FA9     		add	r1, sp, #60
 3632 004e 2AA8     		add	r0, sp, #168
 3633 0050 FFF7FEFF 		bl	dn_multiply
 3634              	.LVL362:
 508:src/stats.c   **** 	dn_subtract(&v, &t, &u);
 3635              		.loc 1 508 2 view .LVU963
 3636 0054 3146     		mov	r1, r6
 3637 0056 33A8     		add	r0, sp, #204
 3638 0058 FFF7FEFF 		bl	decNumberSquare
 3639              	.LVL363:
 509:src/stats.c   **** 	decNumberSquare(p = &t, &sy);
 3640              		.loc 1 509 2 view .LVU964
 3641 005c 2AA9     		add	r1, sp, #168
 3642 005e 33AA     		add	r2, sp, #204
 3643 0060 3CA8     		add	r0, sp, #240
 3644 0062 FFF7FEFF 		bl	dn_subtract
ARM GAS  /tmp/ccIyvNrm.s 			page 94


 3645              	.LVL364:
 510:src/stats.c   **** 	if (sample)
 3646              		.loc 1 510 2 view .LVU965
 510:src/stats.c   **** 	if (sample)
 3647              		.loc 1 510 2 is_stmt 0 view .LVU966
 3648 0066 0FA9     		add	r1, sp, #60
 3649 0068 2AA8     		add	r0, sp, #168
 3650              	.LVL365:
 510:src/stats.c   **** 	if (sample)
 3651              		.loc 1 510 2 view .LVU967
 3652 006a FFF7FEFF 		bl	decNumberSquare
 3653              	.LVL366:
 511:src/stats.c   **** 		dn_subtract(p = &u, &t, &syy);
 3654              		.loc 1 511 2 is_stmt 1 view .LVU968
 511:src/stats.c   **** 		dn_subtract(p = &u, &t, &syy);
 3655              		.loc 1 511 5 is_stmt 0 view .LVU969
 3656 006e 0DBB     		cbnz	r5, .L233
 510:src/stats.c   **** 	if (sample)
 3657              		.loc 1 510 2 view .LVU970
 3658 0070 2AAA     		add	r2, sp, #168
 3659              	.LVL367:
 3660              	.L224:
 513:src/stats.c   **** 	dn_sqrt(p = &u, &w);
 3661              		.loc 1 513 2 is_stmt 1 view .LVU971
 3662 0072 3CA9     		add	r1, sp, #240
 3663 0074 45A8     		add	r0, sp, #276
 3664 0076 FFF7FEFF 		bl	dn_divide
 3665              	.LVL368:
 514:src/stats.c   **** 	if (rootn) {
 3666              		.loc 1 514 2 view .LVU972
 514:src/stats.c   **** 	if (rootn) {
 3667              		.loc 1 514 2 is_stmt 0 view .LVU973
 3668 007a 45A9     		add	r1, sp, #276
 3669 007c 33A8     		add	r0, sp, #204
 3670              	.LVL369:
 514:src/stats.c   **** 	if (rootn) {
 3671              		.loc 1 514 2 view .LVU974
 3672 007e FFF7FEFF 		bl	dn_sqrt
 3673              	.LVL370:
 515:src/stats.c   **** 		dn_sqrt(&t, &sy);
 3674              		.loc 1 515 2 is_stmt 1 view .LVU975
 515:src/stats.c   **** 		dn_sqrt(&t, &sy);
 3675              		.loc 1 515 5 is_stmt 0 view .LVU976
 3676 0082 64B9     		cbnz	r4, .L234
 514:src/stats.c   **** 	if (rootn) {
 3677              		.loc 1 514 2 view .LVU977
 3678 0084 33A8     		add	r0, sp, #204
 3679              	.LVL371:
 3680              	.L225:
 519:src/stats.c   **** }
 3681              		.loc 1 519 2 is_stmt 1 view .LVU978
 3682 0086 FFF7FEFF 		bl	setX
 3683              	.LVL372:
 520:src/stats.c   **** 
 3684              		.loc 1 520 1 is_stmt 0 view .LVU979
 3685 008a 4FB0     		add	sp, sp, #316
 3686              		.cfi_remember_state
ARM GAS  /tmp/ccIyvNrm.s 			page 95


 3687              		.cfi_def_cfa_offset 20
 3688              		@ sp needed
 3689 008c F0BD     		pop	{r4, r5, r6, r7, pc}
 3690              	.LVL373:
 3691              	.L227:
 3692              		.cfi_restore_state
 495:src/stats.c   **** 	if (op == OP_statWSErr)
 3693              		.loc 1 495 10 view .LVU980
 3694 008e 0025     		movs	r5, #0
 492:src/stats.c   **** 
 3695              		.loc 1 492 18 view .LVU981
 3696 0090 2C46     		mov	r4, r5
 3697 0092 C0E7     		b	.L221
 3698              	.LVL374:
 3699              	.L232:
 503:src/stats.c   **** 		return;
 3700              		.loc 1 503 3 is_stmt 1 view .LVU982
 3701 0094 0F20     		movs	r0, #15
 3702 0096 FFF7FEFF 		bl	report_err
 3703              	.LVL375:
 504:src/stats.c   **** 	}
 3704              		.loc 1 504 3 view .LVU983
 520:src/stats.c   **** 
 3705              		.loc 1 520 1 is_stmt 0 view .LVU984
 3706 009a 4FB0     		add	sp, sp, #316
 3707              		.cfi_remember_state
 3708              		.cfi_def_cfa_offset 20
 3709              		@ sp needed
 3710 009c F0BD     		pop	{r4, r5, r6, r7, pc}
 3711              	.LVL376:
 3712              	.L234:
 3713              		.cfi_restore_state
 516:src/stats.c   **** 		dn_divide(p = &v, &u, &t);
 3714              		.loc 1 516 3 is_stmt 1 view .LVU985
 3715 009e 0FA9     		add	r1, sp, #60
 3716 00a0 2AA8     		add	r0, sp, #168
 3717 00a2 FFF7FEFF 		bl	dn_sqrt
 3718              	.LVL377:
 517:src/stats.c   **** 	}
 3719              		.loc 1 517 3 view .LVU986
 517:src/stats.c   **** 	}
 3720              		.loc 1 517 3 is_stmt 0 view .LVU987
 3721 00a6 2AAA     		add	r2, sp, #168
 3722 00a8 33A9     		add	r1, sp, #204
 3723 00aa 3CA8     		add	r0, sp, #240
 3724              	.LVL378:
 517:src/stats.c   **** 	}
 3725              		.loc 1 517 3 view .LVU988
 3726 00ac FFF7FEFF 		bl	dn_divide
 3727              	.LVL379:
 517:src/stats.c   **** 	}
 3728              		.loc 1 517 3 view .LVU989
 3729 00b0 3CA8     		add	r0, sp, #240
 3730              	.LVL380:
 517:src/stats.c   **** 	}
 3731              		.loc 1 517 3 view .LVU990
 3732 00b2 E8E7     		b	.L225
ARM GAS  /tmp/ccIyvNrm.s 			page 96


 3733              	.LVL381:
 3734              	.L233:
 512:src/stats.c   **** 	dn_divide(&w, &v, p);
 3735              		.loc 1 512 3 is_stmt 1 view .LVU991
 512:src/stats.c   **** 	dn_divide(&w, &v, p);
 3736              		.loc 1 512 3 is_stmt 0 view .LVU992
 3737 00b4 3A46     		mov	r2, r7
 3738 00b6 2AA9     		add	r1, sp, #168
 3739 00b8 33A8     		add	r0, sp, #204
 3740              	.LVL382:
 512:src/stats.c   **** 	dn_divide(&w, &v, p);
 3741              		.loc 1 512 3 view .LVU993
 3742 00ba FFF7FEFF 		bl	dn_subtract
 3743              	.LVL383:
 512:src/stats.c   **** 	dn_divide(&w, &v, p);
 3744              		.loc 1 512 3 view .LVU994
 3745 00be 33AA     		add	r2, sp, #204
 3746              	.LVL384:
 512:src/stats.c   **** 	dn_divide(&w, &v, p);
 3747              		.loc 1 512 3 view .LVU995
 3748 00c0 D7E7     		b	.L224
 3749              	.L236:
 3750 00c2 00BF     		.align	2
 3751              	.L235:
 3752 00c4 00000000 		.word	const_2
 3753 00c8 00000000 		.word	StatRegs
 3754              		.cfi_endproc
 3755              	.LFE26:
 3757              		.section	.text.stats_sigper,"ax",%progbits
 3758              		.align	1
 3759              		.p2align 2,,3
 3760              		.global	stats_sigper
 3761              		.syntax unified
 3762              		.thumb
 3763              		.thumb_func
 3764              		.fpu fpv4-sp-d16
 3766              	stats_sigper:
 3767              	.LVL385:
 3768              	.LFB27:
 523:src/stats.c   **** 	decNumber sx, t;
 3769              		.loc 1 523 61 is_stmt 1 view -0
 3770              		.cfi_startproc
 3771              		@ args = 0, pretend = 0, frame = 72
 3772              		@ frame_needed = 0, uses_anonymous_args = 0
 524:src/stats.c   **** 
 3773              		.loc 1 524 2 view .LVU997
 526:src/stats.c   **** 		return res;
 3774              		.loc 1 526 2 view .LVU998
 523:src/stats.c   **** 	decNumber sx, t;
 3775              		.loc 1 523 61 is_stmt 0 view .LVU999
 3776 0000 30B5     		push	{r4, r5, lr}
 3777              		.cfi_def_cfa_offset 12
 3778              		.cfi_offset 4, -12
 3779              		.cfi_offset 5, -8
 3780              		.cfi_offset 14, -4
 3781 0002 97B0     		sub	sp, sp, #92
 3782              		.cfi_def_cfa_offset 104
ARM GAS  /tmp/ccIyvNrm.s 			page 97


 523:src/stats.c   **** 	decNumber sx, t;
 3783              		.loc 1 523 61 view .LVU1000
 3784 0004 0446     		mov	r4, r0
 3785 0006 0D46     		mov	r5, r1
 526:src/stats.c   **** 		return res;
 3786              		.loc 1 526 6 view .LVU1001
 3787 0008 FFF7FEFF 		bl	sigmaCheck
 3788              	.LVL386:
 526:src/stats.c   **** 		return res;
 3789              		.loc 1 526 5 view .LVU1002
 3790 000c 90B9     		cbnz	r0, .L238
 528:src/stats.c   **** 	dn_divide(&t, x, &sx);
 3791              		.loc 1 528 2 view .LVU1003
 3792 000e 0522     		movs	r2, #5
 3793 0010 0346     		mov	r3, r0
 528:src/stats.c   **** 	dn_divide(&t, x, &sx);
 3794              		.loc 1 528 2 is_stmt 1 view .LVU1004
 3795 0012 04A9     		add	r1, sp, #16
 3796 0014 0292     		str	r2, [sp, #8]
 3797 0016 CDE90000 		strd	r0, r0, [sp]
 3798 001a 0246     		mov	r2, r0
 3799 001c FFF7FEFF 		bl	get_sigmas
 3800              	.LVL387:
 529:src/stats.c   **** 	return dn_mul100(res, &t);
 3801              		.loc 1 529 2 view .LVU1005
 3802 0020 04AA     		add	r2, sp, #16
 3803 0022 2946     		mov	r1, r5
 3804 0024 0DA8     		add	r0, sp, #52
 3805 0026 FFF7FEFF 		bl	dn_divide
 3806              	.LVL388:
 530:src/stats.c   **** }
 3807              		.loc 1 530 2 view .LVU1006
 530:src/stats.c   **** }
 3808              		.loc 1 530 9 is_stmt 0 view .LVU1007
 3809 002a 2046     		mov	r0, r4
 3810 002c 0DA9     		add	r1, sp, #52
 3811 002e FFF7FEFF 		bl	dn_mul100
 3812              	.LVL389:
 3813 0032 0446     		mov	r4, r0
 3814              	.LVL390:
 3815              	.L238:
 531:src/stats.c   **** 
 3816              		.loc 1 531 1 view .LVU1008
 3817 0034 2046     		mov	r0, r4
 3818 0036 17B0     		add	sp, sp, #92
 3819              		.cfi_def_cfa_offset 12
 3820              		@ sp needed
 3821 0038 30BD     		pop	{r4, r5, pc}
 531:src/stats.c   **** 
 3822              		.loc 1 531 1 view .LVU1009
 3823              		.cfi_endproc
 3824              	.LFE27:
 3826 003a 00BF     		.section	.text.stats_correlation,"ax",%progbits
 3827              		.align	1
 3828              		.p2align 2,,3
 3829              		.global	stats_correlation
 3830              		.syntax unified
ARM GAS  /tmp/ccIyvNrm.s 			page 98


 3831              		.thumb
 3832              		.thumb_func
 3833              		.fpu fpv4-sp-d16
 3835              	stats_correlation:
 3836              	.LVL391:
 3837              	.LFB29:
 562:src/stats.c   **** 	decNumber t;
 3838              		.loc 1 562 39 is_stmt 1 view -0
 3839              		.cfi_startproc
 3840              		@ args = 0, pretend = 0, frame = 40
 3841              		@ frame_needed = 0, uses_anonymous_args = 0
 563:src/stats.c   **** 
 3842              		.loc 1 563 2 view .LVU1011
 565:src/stats.c   **** 		return;
 3843              		.loc 1 565 2 view .LVU1012
 562:src/stats.c   **** 	decNumber t;
 3844              		.loc 1 562 39 is_stmt 0 view .LVU1013
 3845 0000 00B5     		push	{lr}
 3846              		.cfi_def_cfa_offset 4
 3847              		.cfi_offset 14, -4
 565:src/stats.c   **** 		return;
 3848              		.loc 1 565 6 view .LVU1014
 3849 0002 0220     		movs	r0, #2
 3850              	.LVL392:
 562:src/stats.c   **** 	decNumber t;
 3851              		.loc 1 562 39 view .LVU1015
 3852 0004 8BB0     		sub	sp, sp, #44
 3853              		.cfi_def_cfa_offset 48
 565:src/stats.c   **** 		return;
 3854              		.loc 1 565 6 view .LVU1016
 3855 0006 FFF7FEFF 		bl	check_data
 3856              	.LVL393:
 565:src/stats.c   **** 		return;
 3857              		.loc 1 565 5 view .LVU1017
 3858 000a 58B9     		cbnz	r0, .L240
 567:src/stats.c   **** 	setX(&t);
 3859              		.loc 1 567 2 is_stmt 1 view .LVU1018
 567:src/stats.c   **** 	setX(&t);
 3860              		.loc 1 567 43 is_stmt 0 view .LVU1019
 3861 000c 074B     		ldr	r3, .L244
 3862 000e 1B68     		ldr	r3, [r3]
 3863 0010 93F8EB17 		ldrb	r1, [r3, #2027]	@ zero_extendqisi2
 567:src/stats.c   **** 	setX(&t);
 3864              		.loc 1 567 2 view .LVU1020
 3865 0014 01A8     		add	r0, sp, #4
 3866 0016 01F00701 		and	r1, r1, #7
 3867 001a FFF7FEFF 		bl	correlation
 3868              	.LVL394:
 568:src/stats.c   **** }
 3869              		.loc 1 568 2 is_stmt 1 view .LVU1021
 3870 001e 01A8     		add	r0, sp, #4
 3871 0020 FFF7FEFF 		bl	setX
 3872              	.LVL395:
 3873              	.L240:
 569:src/stats.c   **** 
 3874              		.loc 1 569 1 is_stmt 0 view .LVU1022
 3875 0024 0BB0     		add	sp, sp, #44
ARM GAS  /tmp/ccIyvNrm.s 			page 99


 3876              		.cfi_def_cfa_offset 4
 3877              		@ sp needed
 3878 0026 5DF804FB 		ldr	pc, [sp], #4
 3879              	.L245:
 3880 002a 00BF     		.align	2
 3881              	.L244:
 3882 002c 00000000 		.word	main_ram
 3883              		.cfi_endproc
 3884              	.LFE29:
 3886              		.section	.text.stats_COV,"ax",%progbits
 3887              		.align	1
 3888              		.p2align 2,,3
 3889              		.global	stats_COV
 3890              		.syntax unified
 3891              		.thumb
 3892              		.thumb_func
 3893              		.fpu fpv4-sp-d16
 3895              	stats_COV:
 3896              	.LVL396:
 3897              	.LFB30:
 572:src/stats.c   **** 	const int sample = (op == OP_statCOV) ? 0 : 1;
 3898              		.loc 1 572 31 is_stmt 1 view -0
 3899              		.cfi_startproc
 3900              		@ args = 0, pretend = 0, frame = 256
 3901              		@ frame_needed = 0, uses_anonymous_args = 0
 573:src/stats.c   **** 	decNumber N, t, u, v;
 3902              		.loc 1 573 2 view .LVU1024
 572:src/stats.c   **** 	const int sample = (op == OP_statCOV) ? 0 : 1;
 3903              		.loc 1 572 31 is_stmt 0 view .LVU1025
 3904 0000 30B5     		push	{r4, r5, lr}
 3905              		.cfi_def_cfa_offset 12
 3906              		.cfi_offset 4, -12
 3907              		.cfi_offset 5, -8
 3908              		.cfi_offset 14, -4
 3909 0002 0446     		mov	r4, r0
 3910 0004 C5B0     		sub	sp, sp, #276
 3911              		.cfi_def_cfa_offset 288
 577:src/stats.c   **** 		return;
 3912              		.loc 1 577 6 view .LVU1026
 3913 0006 0220     		movs	r0, #2
 3914              	.LVL397:
 574:src/stats.c   **** 	decNumber sx, sy, sxy;
 3915              		.loc 1 574 2 is_stmt 1 view .LVU1027
 575:src/stats.c   **** 
 3916              		.loc 1 575 2 view .LVU1028
 577:src/stats.c   **** 		return;
 3917              		.loc 1 577 2 view .LVU1029
 577:src/stats.c   **** 		return;
 3918              		.loc 1 577 6 is_stmt 0 view .LVU1030
 3919 0008 FFF7FEFF 		bl	check_data
 3920              	.LVL398:
 577:src/stats.c   **** 		return;
 3921              		.loc 1 577 5 view .LVU1031
 3922 000c 08B1     		cbz	r0, .L252
 589:src/stats.c   **** 
 3923              		.loc 1 589 1 view .LVU1032
 3924 000e 45B0     		add	sp, sp, #276
ARM GAS  /tmp/ccIyvNrm.s 			page 100


 3925              		.cfi_remember_state
 3926              		.cfi_def_cfa_offset 12
 3927              		@ sp needed
 3928 0010 30BD     		pop	{r4, r5, pc}
 3929              	.LVL399:
 3930              	.L252:
 3931              		.cfi_restore_state
 579:src/stats.c   **** 	dn_multiply(&t, &sx, &sy);
 3932              		.loc 1 579 2 is_stmt 1 view .LVU1033
 579:src/stats.c   **** 	dn_multiply(&t, &sx, &sy);
 3933              		.loc 1 579 70 is_stmt 0 view .LVU1034
 3934 0012 1A4A     		ldr	r2, .L253
 3935 0014 1268     		ldr	r2, [r2]
 3936 0016 92F8EB27 		ldrb	r2, [r2, #2027]	@ zero_extendqisi2
 579:src/stats.c   **** 	dn_multiply(&t, &sx, &sy);
 3937              		.loc 1 579 2 view .LVU1035
 3938 001a 0090     		str	r0, [sp]
 3939 001c 02F00702 		and	r2, r2, #7
 3940 0020 3BAD     		add	r5, sp, #236
 3941 0022 0346     		mov	r3, r0
 3942 0024 0292     		str	r2, [sp, #8]
 3943 0026 29A9     		add	r1, sp, #164
 3944 0028 32AA     		add	r2, sp, #200
 3945 002a 05A8     		add	r0, sp, #20
 3946 002c 0195     		str	r5, [sp, #4]
 3947 002e FFF7FEFF 		bl	get_sigmas
 3948              	.LVL400:
 580:src/stats.c   **** 	dn_divide(&u, &t, &N);
 3949              		.loc 1 580 2 is_stmt 1 view .LVU1036
 3950 0032 32AA     		add	r2, sp, #200
 3951 0034 29A9     		add	r1, sp, #164
 3952 0036 0EA8     		add	r0, sp, #56
 3953 0038 FFF7FEFF 		bl	dn_multiply
 3954              	.LVL401:
 581:src/stats.c   **** 	dn_subtract(&t, &sxy, &u);
 3955              		.loc 1 581 2 view .LVU1037
 3956 003c 05AA     		add	r2, sp, #20
 3957 003e 0EA9     		add	r1, sp, #56
 3958 0040 17A8     		add	r0, sp, #92
 3959 0042 FFF7FEFF 		bl	dn_divide
 3960              	.LVL402:
 582:src/stats.c   **** 	if (sample) {
 3961              		.loc 1 582 2 view .LVU1038
 3962 0046 17AA     		add	r2, sp, #92
 3963 0048 2946     		mov	r1, r5
 3964 004a 0EA8     		add	r0, sp, #56
 3965 004c FFF7FEFF 		bl	dn_subtract
 3966              	.LVL403:
 583:src/stats.c   **** 		dn_m1(&v, &N);
 3967              		.loc 1 583 2 view .LVU1039
 583:src/stats.c   **** 		dn_m1(&v, &N);
 3968              		.loc 1 583 5 is_stmt 0 view .LVU1040
 3969 0050 2C2C     		cmp	r4, #44
 3970 0052 0DD0     		beq	.L249
 584:src/stats.c   **** 		dn_divide(&u, &t, &v);
 3971              		.loc 1 584 3 is_stmt 1 view .LVU1041
 3972 0054 05A9     		add	r1, sp, #20
ARM GAS  /tmp/ccIyvNrm.s 			page 101


 3973 0056 20A8     		add	r0, sp, #128
 3974 0058 FFF7FEFF 		bl	dn_m1
 3975              	.LVL404:
 585:src/stats.c   **** 	} else
 3976              		.loc 1 585 3 view .LVU1042
 3977 005c 20AA     		add	r2, sp, #128
 3978 005e 0EA9     		add	r1, sp, #56
 3979 0060 17A8     		add	r0, sp, #92
 3980 0062 FFF7FEFF 		bl	dn_divide
 3981              	.LVL405:
 3982              	.L250:
 588:src/stats.c   **** }
 3983              		.loc 1 588 2 view .LVU1043
 3984 0066 17A8     		add	r0, sp, #92
 3985 0068 FFF7FEFF 		bl	setX
 3986              	.LVL406:
 589:src/stats.c   **** 
 3987              		.loc 1 589 1 is_stmt 0 view .LVU1044
 3988 006c 45B0     		add	sp, sp, #276
 3989              		.cfi_remember_state
 3990              		.cfi_def_cfa_offset 12
 3991              		@ sp needed
 3992 006e 30BD     		pop	{r4, r5, pc}
 3993              	.LVL407:
 3994              	.L249:
 3995              		.cfi_restore_state
 587:src/stats.c   **** 	setX(&u);
 3996              		.loc 1 587 3 is_stmt 1 view .LVU1045
 3997 0070 05AA     		add	r2, sp, #20
 3998 0072 0EA9     		add	r1, sp, #56
 3999 0074 17A8     		add	r0, sp, #92
 4000 0076 FFF7FEFF 		bl	dn_divide
 4001              	.LVL408:
 4002 007a F4E7     		b	.L250
 4003              	.L254:
 4004              		.align	2
 4005              	.L253:
 4006 007c 00000000 		.word	main_ram
 4007              		.cfi_endproc
 4008              	.LFE30:
 4010              		.section	.text.stats_LR,"ax",%progbits
 4011              		.align	1
 4012              		.p2align 2,,3
 4013              		.global	stats_LR
 4014              		.syntax unified
 4015              		.thumb
 4016              		.thumb_func
 4017              		.fpu fpv4-sp-d16
 4019              	stats_LR:
 4020              	.LVL409:
 4021              	.LFB32:
 618:src/stats.c   **** 	decNumber a, b;
 4022              		.loc 1 618 30 view -0
 4023              		.cfi_startproc
 4024              		@ args = 0, pretend = 0, frame = 72
 4025              		@ frame_needed = 0, uses_anonymous_args = 0
 619:src/stats.c   **** 	enum sigma_modes m;
ARM GAS  /tmp/ccIyvNrm.s 			page 102


 4026              		.loc 1 619 2 view .LVU1047
 620:src/stats.c   **** 
 4027              		.loc 1 620 2 view .LVU1048
 622:src/stats.c   **** 		return;
 4028              		.loc 1 622 2 view .LVU1049
 618:src/stats.c   **** 	decNumber a, b;
 4029              		.loc 1 618 30 is_stmt 0 view .LVU1050
 4030 0000 00B5     		push	{lr}
 4031              		.cfi_def_cfa_offset 4
 4032              		.cfi_offset 14, -4
 622:src/stats.c   **** 		return;
 4033              		.loc 1 622 6 view .LVU1051
 4034 0002 0220     		movs	r0, #2
 4035              	.LVL410:
 618:src/stats.c   **** 	decNumber a, b;
 4036              		.loc 1 618 30 view .LVU1052
 4037 0004 93B0     		sub	sp, sp, #76
 4038              		.cfi_def_cfa_offset 80
 622:src/stats.c   **** 		return;
 4039              		.loc 1 622 6 view .LVU1053
 4040 0006 FFF7FEFF 		bl	check_data
 4041              	.LVL411:
 622:src/stats.c   **** 		return;
 4042              		.loc 1 622 5 view .LVU1054
 4043 000a 10B1     		cbz	r0, .L261
 629:src/stats.c   **** 
 4044              		.loc 1 629 1 view .LVU1055
 4045 000c 13B0     		add	sp, sp, #76
 4046              		.cfi_remember_state
 4047              		.cfi_def_cfa_offset 4
 4048              		@ sp needed
 4049 000e 5DF804FB 		ldr	pc, [sp], #4
 4050              	.L261:
 4051              		.cfi_restore_state
 624:src/stats.c   **** 	if (m == SIGMA_EXP || m == SIGMA_POWER || m == SIGMA_QUIET_POWER)
 4052              		.loc 1 624 2 is_stmt 1 view .LVU1056
 624:src/stats.c   **** 	if (m == SIGMA_EXP || m == SIGMA_POWER || m == SIGMA_QUIET_POWER)
 4053              		.loc 1 624 6 is_stmt 0 view .LVU1057
 4054 0012 6946     		mov	r1, sp
 4055 0014 09A8     		add	r0, sp, #36
 4056 0016 FFF7FEFF 		bl	do_LR
 4057              	.LVL412:
 625:src/stats.c   **** 		dn_exp(&b, &b);
 4058              		.loc 1 625 2 is_stmt 1 view .LVU1058
 625:src/stats.c   **** 		dn_exp(&b, &b);
 4059              		.loc 1 625 21 is_stmt 0 view .LVU1059
 4060 001a 431E     		subs	r3, r0, #1
 625:src/stats.c   **** 		dn_exp(&b, &b);
 4061              		.loc 1 625 5 view .LVU1060
 4062 001c DBB2     		uxtb	r3, r3
 4063 001e 012B     		cmp	r3, #1
 4064 0020 0AD9     		bls	.L258
 625:src/stats.c   **** 		dn_exp(&b, &b);
 4065              		.loc 1 625 41 discriminator 1 view .LVU1061
 4066 0022 0628     		cmp	r0, #6
 4067 0024 08D0     		beq	.L258
 4068              	.LVL413:
ARM GAS  /tmp/ccIyvNrm.s 			page 103


 4069              	.L259:
 627:src/stats.c   **** 	setX(&b);
 4070              		.loc 1 627 2 is_stmt 1 view .LVU1062
 4071 0026 6846     		mov	r0, sp
 4072 0028 FFF7FEFF 		bl	setY
 4073              	.LVL414:
 628:src/stats.c   **** }
 4074              		.loc 1 628 2 view .LVU1063
 4075 002c 09A8     		add	r0, sp, #36
 4076 002e FFF7FEFF 		bl	setX
 4077              	.LVL415:
 629:src/stats.c   **** 
 4078              		.loc 1 629 1 is_stmt 0 view .LVU1064
 4079 0032 13B0     		add	sp, sp, #76
 4080              		.cfi_remember_state
 4081              		.cfi_def_cfa_offset 4
 4082              		@ sp needed
 4083 0034 5DF804FB 		ldr	pc, [sp], #4
 4084              	.LVL416:
 4085              	.L258:
 4086              		.cfi_restore_state
 626:src/stats.c   **** 	setY(&a);
 4087              		.loc 1 626 3 is_stmt 1 view .LVU1065
 4088 0038 09A9     		add	r1, sp, #36
 4089 003a 0846     		mov	r0, r1
 4090              	.LVL417:
 626:src/stats.c   **** 	setY(&a);
 4091              		.loc 1 626 3 is_stmt 0 view .LVU1066
 4092 003c FFF7FEFF 		bl	dn_exp
 4093              	.LVL418:
 4094 0040 F1E7     		b	.L259
 4095              		.cfi_endproc
 4096              	.LFE32:
 4098 0042 00BF     		.section	.text.stats_xhat,"ax",%progbits
 4099              		.align	1
 4100              		.p2align 2,,3
 4101              		.global	stats_xhat
 4102              		.syntax unified
 4103              		.thumb
 4104              		.thumb_func
 4105              		.fpu fpv4-sp-d16
 4107              	stats_xhat:
 4108              	.LVL419:
 4109              	.LFB33:
 632:src/stats.c   **** 	decNumber a, b, t, u;
 4110              		.loc 1 632 59 is_stmt 1 view -0
 4111              		.cfi_startproc
 4112              		@ args = 0, pretend = 0, frame = 144
 4113              		@ frame_needed = 0, uses_anonymous_args = 0
 633:src/stats.c   **** 	enum sigma_modes m;
 4114              		.loc 1 633 2 view .LVU1068
 634:src/stats.c   **** 
 4115              		.loc 1 634 2 view .LVU1069
 636:src/stats.c   **** 		return set_NaN(res);
 4116              		.loc 1 636 2 view .LVU1070
 632:src/stats.c   **** 	decNumber a, b, t, u;
 4117              		.loc 1 632 59 is_stmt 0 view .LVU1071
ARM GAS  /tmp/ccIyvNrm.s 			page 104


 4118 0000 30B5     		push	{r4, r5, lr}
 4119              		.cfi_def_cfa_offset 12
 4120              		.cfi_offset 4, -12
 4121              		.cfi_offset 5, -8
 4122              		.cfi_offset 14, -4
 4123 0002 0446     		mov	r4, r0
 4124 0004 A5B0     		sub	sp, sp, #148
 4125              		.cfi_def_cfa_offset 160
 636:src/stats.c   **** 		return set_NaN(res);
 4126              		.loc 1 636 6 view .LVU1072
 4127 0006 0220     		movs	r0, #2
 4128              	.LVL420:
 632:src/stats.c   **** 	decNumber a, b, t, u;
 4129              		.loc 1 632 59 view .LVU1073
 4130 0008 0D46     		mov	r5, r1
 636:src/stats.c   **** 		return set_NaN(res);
 4131              		.loc 1 636 6 view .LVU1074
 4132 000a FFF7FEFF 		bl	check_data
 4133              	.LVL421:
 636:src/stats.c   **** 		return set_NaN(res);
 4134              		.loc 1 636 5 view .LVU1075
 4135 000e 58B9     		cbnz	r0, .L271
 638:src/stats.c   **** 	switch (m) {
 4136              		.loc 1 638 2 is_stmt 1 view .LVU1076
 638:src/stats.c   **** 	switch (m) {
 4137              		.loc 1 638 6 is_stmt 0 view .LVU1077
 4138 0010 6946     		mov	r1, sp
 4139 0012 09A8     		add	r0, sp, #36
 4140 0014 FFF7FEFF 		bl	do_LR
 4141              	.LVL422:
 639:src/stats.c   **** 	default:
 4142              		.loc 1 639 2 is_stmt 1 view .LVU1078
 4143 0018 0138     		subs	r0, r0, #1
 4144              	.LVL423:
 639:src/stats.c   **** 	default:
 4145              		.loc 1 639 2 is_stmt 0 view .LVU1079
 4146 001a 0528     		cmp	r0, #5
 4147 001c 2DD8     		bhi	.L265
 4148 001e DFE800F0 		tbb	[pc, r0]
 4149              	.L267:
 4150 0022 38       		.byte	(.L269-.L267)/2
 4151 0023 08       		.byte	(.L266-.L267)/2
 4152 0024 1C       		.byte	(.L268-.L267)/2
 4153 0025 2C       		.byte	(.L265-.L267)/2
 4154 0026 2C       		.byte	(.L265-.L267)/2
 4155 0027 08       		.byte	(.L266-.L267)/2
 4156              		.p2align 1
 4157              	.L271:
 637:src/stats.c   **** 	m = do_LR(&b, &a);
 4158              		.loc 1 637 3 is_stmt 1 view .LVU1080
 637:src/stats.c   **** 	m = do_LR(&b, &a);
 4159              		.loc 1 637 10 is_stmt 0 view .LVU1081
 4160 0028 2046     		mov	r0, r4
 4161 002a FFF7FEFF 		bl	set_NaN
 4162              	.LVL424:
 661:src/stats.c   **** 
 4163              		.loc 1 661 1 view .LVU1082
ARM GAS  /tmp/ccIyvNrm.s 			page 105


 4164 002e 25B0     		add	sp, sp, #148
 4165              		.cfi_remember_state
 4166              		.cfi_def_cfa_offset 12
 4167              		@ sp needed
 4168 0030 30BD     		pop	{r4, r5, pc}
 4169              	.LVL425:
 4170              	.L266:
 4171              		.cfi_restore_state
 656:src/stats.c   **** 		dn_subtract(&u, &t, &b);
 4172              		.loc 1 656 3 is_stmt 1 view .LVU1083
 4173 0032 2946     		mov	r1, r5
 4174 0034 12A8     		add	r0, sp, #72
 4175 0036 FFF7FEFF 		bl	dn_ln
 4176              	.LVL426:
 657:src/stats.c   **** 		dn_divide(&t, &u, &a);
 4177              		.loc 1 657 3 view .LVU1084
 4178 003a 09AA     		add	r2, sp, #36
 4179 003c 12A9     		add	r1, sp, #72
 4180 003e 1BA8     		add	r0, sp, #108
 4181 0040 FFF7FEFF 		bl	dn_subtract
 4182              	.LVL427:
 658:src/stats.c   **** 		return dn_exp(res, &t);
 4183              		.loc 1 658 3 view .LVU1085
 4184 0044 6A46     		mov	r2, sp
 4185 0046 1BA9     		add	r1, sp, #108
 4186 0048 12A8     		add	r0, sp, #72
 4187 004a FFF7FEFF 		bl	dn_divide
 4188              	.LVL428:
 659:src/stats.c   **** 	}
 4189              		.loc 1 659 3 view .LVU1086
 659:src/stats.c   **** 	}
 4190              		.loc 1 659 10 is_stmt 0 view .LVU1087
 4191 004e 12A9     		add	r1, sp, #72
 4192 0050 2046     		mov	r0, r4
 4193 0052 FFF7FEFF 		bl	dn_exp
 4194              	.LVL429:
 661:src/stats.c   **** 
 4195              		.loc 1 661 1 view .LVU1088
 4196 0056 25B0     		add	sp, sp, #148
 4197              		.cfi_remember_state
 4198              		.cfi_def_cfa_offset 12
 4199              		@ sp needed
 4200 0058 30BD     		pop	{r4, r5, pc}
 4201              	.LVL430:
 4202              	.L268:
 4203              		.cfi_restore_state
 650:src/stats.c   **** 		dn_divide(&b, &t, &a);
 4204              		.loc 1 650 3 is_stmt 1 view .LVU1089
 4205 005a 2946     		mov	r1, r5
 4206 005c 09AA     		add	r2, sp, #36
 4207 005e 12A8     		add	r0, sp, #72
 4208 0060 FFF7FEFF 		bl	dn_subtract
 4209              	.LVL431:
 651:src/stats.c   **** 		return dn_exp(res, &b);
 4210              		.loc 1 651 3 view .LVU1090
 4211 0064 6A46     		mov	r2, sp
 4212 0066 12A9     		add	r1, sp, #72
ARM GAS  /tmp/ccIyvNrm.s 			page 106


 4213 0068 09A8     		add	r0, sp, #36
 4214 006a FFF7FEFF 		bl	dn_divide
 4215              	.LVL432:
 652:src/stats.c   **** 
 4216              		.loc 1 652 3 view .LVU1091
 652:src/stats.c   **** 
 4217              		.loc 1 652 10 is_stmt 0 view .LVU1092
 4218 006e 09A9     		add	r1, sp, #36
 4219 0070 2046     		mov	r0, r4
 4220 0072 FFF7FEFF 		bl	dn_exp
 4221              	.LVL433:
 661:src/stats.c   **** 
 4222              		.loc 1 661 1 view .LVU1093
 4223 0076 25B0     		add	sp, sp, #148
 4224              		.cfi_remember_state
 4225              		.cfi_def_cfa_offset 12
 4226              		@ sp needed
 4227 0078 30BD     		pop	{r4, r5, pc}
 4228              	.LVL434:
 4229              	.L265:
 4230              		.cfi_restore_state
 641:src/stats.c   **** 		return dn_divide(res, &t, &a);
 4231              		.loc 1 641 3 is_stmt 1 view .LVU1094
 4232 007a 09AA     		add	r2, sp, #36
 4233 007c 2946     		mov	r1, r5
 4234 007e 12A8     		add	r0, sp, #72
 4235 0080 FFF7FEFF 		bl	dn_subtract
 4236              	.LVL435:
 642:src/stats.c   **** 
 4237              		.loc 1 642 3 view .LVU1095
 642:src/stats.c   **** 
 4238              		.loc 1 642 10 is_stmt 0 view .LVU1096
 4239 0084 6A46     		mov	r2, sp
 4240 0086 12A9     		add	r1, sp, #72
 4241 0088 2046     		mov	r0, r4
 4242 008a FFF7FEFF 		bl	dn_divide
 4243              	.LVL436:
 661:src/stats.c   **** 
 4244              		.loc 1 661 1 view .LVU1097
 4245 008e 25B0     		add	sp, sp, #148
 4246              		.cfi_remember_state
 4247              		.cfi_def_cfa_offset 12
 4248              		@ sp needed
 4249 0090 30BD     		pop	{r4, r5, pc}
 4250              	.LVL437:
 4251              	.L269:
 4252              		.cfi_restore_state
 645:src/stats.c   **** 		dn_subtract(&u, &t, &b);
 4253              		.loc 1 645 3 is_stmt 1 view .LVU1098
 4254 0092 2946     		mov	r1, r5
 4255 0094 12A8     		add	r0, sp, #72
 4256 0096 FFF7FEFF 		bl	dn_ln
 4257              	.LVL438:
 646:src/stats.c   **** 		return dn_divide(res, &u, &a);
 4258              		.loc 1 646 3 view .LVU1099
 4259 009a 12A9     		add	r1, sp, #72
 4260 009c 09AA     		add	r2, sp, #36
ARM GAS  /tmp/ccIyvNrm.s 			page 107


 4261 009e 1BA8     		add	r0, sp, #108
 4262 00a0 FFF7FEFF 		bl	dn_subtract
 4263              	.LVL439:
 647:src/stats.c   **** 
 4264              		.loc 1 647 3 view .LVU1100
 647:src/stats.c   **** 
 4265              		.loc 1 647 10 is_stmt 0 view .LVU1101
 4266 00a4 6A46     		mov	r2, sp
 4267 00a6 1BA9     		add	r1, sp, #108
 4268 00a8 2046     		mov	r0, r4
 4269 00aa FFF7FEFF 		bl	dn_divide
 4270              	.LVL440:
 661:src/stats.c   **** 
 4271              		.loc 1 661 1 view .LVU1102
 4272 00ae 25B0     		add	sp, sp, #148
 4273              		.cfi_def_cfa_offset 12
 4274              		@ sp needed
 4275 00b0 30BD     		pop	{r4, r5, pc}
 661:src/stats.c   **** 
 4276              		.loc 1 661 1 view .LVU1103
 4277              		.cfi_endproc
 4278              	.LFE33:
 4280 00b2 00BF     		.section	.text.stats_yhat,"ax",%progbits
 4281              		.align	1
 4282              		.p2align 2,,3
 4283              		.global	stats_yhat
 4284              		.syntax unified
 4285              		.thumb
 4286              		.thumb_func
 4287              		.fpu fpv4-sp-d16
 4289              	stats_yhat:
 4290              	.LVL441:
 4291              	.LFB34:
 664:src/stats.c   **** 	decNumber a, b, t, u;
 4292              		.loc 1 664 59 is_stmt 1 view -0
 4293              		.cfi_startproc
 4294              		@ args = 0, pretend = 0, frame = 144
 4295              		@ frame_needed = 0, uses_anonymous_args = 0
 665:src/stats.c   **** 	enum sigma_modes m;
 4296              		.loc 1 665 2 view .LVU1105
 666:src/stats.c   **** 
 4297              		.loc 1 666 2 view .LVU1106
 668:src/stats.c   **** 		return set_NaN(res);
 4298              		.loc 1 668 2 view .LVU1107
 664:src/stats.c   **** 	decNumber a, b, t, u;
 4299              		.loc 1 664 59 is_stmt 0 view .LVU1108
 4300 0000 30B5     		push	{r4, r5, lr}
 4301              		.cfi_def_cfa_offset 12
 4302              		.cfi_offset 4, -12
 4303              		.cfi_offset 5, -8
 4304              		.cfi_offset 14, -4
 4305 0002 0446     		mov	r4, r0
 4306 0004 A5B0     		sub	sp, sp, #148
 4307              		.cfi_def_cfa_offset 160
 668:src/stats.c   **** 		return set_NaN(res);
 4308              		.loc 1 668 6 view .LVU1109
 4309 0006 0220     		movs	r0, #2
ARM GAS  /tmp/ccIyvNrm.s 			page 108


 4310              	.LVL442:
 664:src/stats.c   **** 	decNumber a, b, t, u;
 4311              		.loc 1 664 59 view .LVU1110
 4312 0008 0D46     		mov	r5, r1
 668:src/stats.c   **** 		return set_NaN(res);
 4313              		.loc 1 668 6 view .LVU1111
 4314 000a FFF7FEFF 		bl	check_data
 4315              	.LVL443:
 668:src/stats.c   **** 		return set_NaN(res);
 4316              		.loc 1 668 5 view .LVU1112
 4317 000e 58B9     		cbnz	r0, .L282
 670:src/stats.c   **** 	switch (m) {
 4318              		.loc 1 670 2 is_stmt 1 view .LVU1113
 670:src/stats.c   **** 	switch (m) {
 4319              		.loc 1 670 6 is_stmt 0 view .LVU1114
 4320 0010 6946     		mov	r1, sp
 4321 0012 09A8     		add	r0, sp, #36
 4322 0014 FFF7FEFF 		bl	do_LR
 4323              	.LVL444:
 671:src/stats.c   **** 	default:
 4324              		.loc 1 671 2 is_stmt 1 view .LVU1115
 4325 0018 0138     		subs	r0, r0, #1
 4326              	.LVL445:
 671:src/stats.c   **** 	default:
 4327              		.loc 1 671 2 is_stmt 0 view .LVU1116
 4328 001a 0528     		cmp	r0, #5
 4329 001c 2DD8     		bhi	.L275
 4330 001e DFE800F0 		tbb	[pc, r0]
 4331              	.L277:
 4332 0022 2F       		.byte	(.L279-.L277)/2
 4333 0023 08       		.byte	(.L276-.L277)/2
 4334 0024 1C       		.byte	(.L278-.L277)/2
 4335 0025 2C       		.byte	(.L275-.L277)/2
 4336 0026 2C       		.byte	(.L275-.L277)/2
 4337 0027 08       		.byte	(.L276-.L277)/2
 4338              		.p2align 1
 4339              	.L282:
 669:src/stats.c   **** 	m = do_LR(&b, &a);
 4340              		.loc 1 669 3 is_stmt 1 view .LVU1117
 669:src/stats.c   **** 	m = do_LR(&b, &a);
 4341              		.loc 1 669 10 is_stmt 0 view .LVU1118
 4342 0028 2046     		mov	r0, r4
 4343 002a FFF7FEFF 		bl	set_NaN
 4344              	.LVL446:
 693:src/stats.c   **** 
 4345              		.loc 1 693 1 view .LVU1119
 4346 002e 25B0     		add	sp, sp, #148
 4347              		.cfi_remember_state
 4348              		.cfi_def_cfa_offset 12
 4349              		@ sp needed
 4350 0030 30BD     		pop	{r4, r5, pc}
 4351              	.LVL447:
 4352              	.L276:
 4353              		.cfi_restore_state
 688:src/stats.c   **** 		dn_multiply(&u, &t, &a);
 4354              		.loc 1 688 3 is_stmt 1 view .LVU1120
 4355 0032 2946     		mov	r1, r5
ARM GAS  /tmp/ccIyvNrm.s 			page 109


 4356 0034 12A8     		add	r0, sp, #72
 4357 0036 FFF7FEFF 		bl	dn_ln
 4358              	.LVL448:
 689:src/stats.c   **** 		dn_add(&t, &u, &b);
 4359              		.loc 1 689 3 view .LVU1121
 4360 003a 6A46     		mov	r2, sp
 4361 003c 12A9     		add	r1, sp, #72
 4362 003e 1BA8     		add	r0, sp, #108
 4363 0040 FFF7FEFF 		bl	dn_multiply
 4364              	.LVL449:
 690:src/stats.c   **** 		return dn_exp(res, &t);
 4365              		.loc 1 690 3 view .LVU1122
 4366 0044 09AA     		add	r2, sp, #36
 4367 0046 1BA9     		add	r1, sp, #108
 4368 0048 12A8     		add	r0, sp, #72
 4369 004a FFF7FEFF 		bl	dn_add
 4370              	.LVL450:
 691:src/stats.c   **** 	}
 4371              		.loc 1 691 3 view .LVU1123
 691:src/stats.c   **** 	}
 4372              		.loc 1 691 10 is_stmt 0 view .LVU1124
 4373 004e 12A9     		add	r1, sp, #72
 4374 0050 2046     		mov	r0, r4
 4375 0052 FFF7FEFF 		bl	dn_exp
 4376              	.LVL451:
 693:src/stats.c   **** 
 4377              		.loc 1 693 1 view .LVU1125
 4378 0056 25B0     		add	sp, sp, #148
 4379              		.cfi_remember_state
 4380              		.cfi_def_cfa_offset 12
 4381              		@ sp needed
 4382 0058 30BD     		pop	{r4, r5, pc}
 4383              	.LVL452:
 4384              	.L278:
 4385              		.cfi_restore_state
 682:src/stats.c   **** 		dn_multiply(&t, &u, &a);
 4386              		.loc 1 682 3 is_stmt 1 view .LVU1126
 4387 005a 2946     		mov	r1, r5
 4388 005c 1BA8     		add	r0, sp, #108
 4389 005e FFF7FEFF 		bl	dn_ln
 4390              	.LVL453:
 683:src/stats.c   **** 		return dn_add(res, &t, &b);
 4391              		.loc 1 683 3 view .LVU1127
 4392 0062 1BA9     		add	r1, sp, #108
 4393 0064 6A46     		mov	r2, sp
 4394              	.L281:
 683:src/stats.c   **** 		return dn_add(res, &t, &b);
 4395              		.loc 1 683 3 is_stmt 0 view .LVU1128
 4396 0066 12A8     		add	r0, sp, #72
 4397 0068 FFF7FEFF 		bl	dn_multiply
 4398              	.LVL454:
 684:src/stats.c   **** 
 4399              		.loc 1 684 3 is_stmt 1 view .LVU1129
 684:src/stats.c   **** 
 4400              		.loc 1 684 10 is_stmt 0 view .LVU1130
 4401 006c 09AA     		add	r2, sp, #36
 4402 006e 12A9     		add	r1, sp, #72
ARM GAS  /tmp/ccIyvNrm.s 			page 110


 4403 0070 2046     		mov	r0, r4
 4404 0072 FFF7FEFF 		bl	dn_add
 4405              	.LVL455:
 693:src/stats.c   **** 
 4406              		.loc 1 693 1 view .LVU1131
 4407 0076 25B0     		add	sp, sp, #148
 4408              		.cfi_remember_state
 4409              		.cfi_def_cfa_offset 12
 4410              		@ sp needed
 4411 0078 30BD     		pop	{r4, r5, pc}
 4412              	.LVL456:
 4413              	.L275:
 4414              		.cfi_restore_state
 673:src/stats.c   **** 		return dn_add(res, &t, &b);
 4415              		.loc 1 673 3 is_stmt 1 view .LVU1132
 4416 007a 6A46     		mov	r2, sp
 4417 007c 2946     		mov	r1, r5
 4418 007e F2E7     		b	.L281
 4419              	.L279:
 677:src/stats.c   **** 		dn_add(&a, &b, &t);
 4420              		.loc 1 677 3 view .LVU1133
 4421 0080 2946     		mov	r1, r5
 4422 0082 6A46     		mov	r2, sp
 4423 0084 12A8     		add	r0, sp, #72
 4424 0086 FFF7FEFF 		bl	dn_multiply
 4425              	.LVL457:
 678:src/stats.c   **** 		return dn_exp(res, &a);
 4426              		.loc 1 678 3 view .LVU1134
 4427 008a 12AA     		add	r2, sp, #72
 4428 008c 09A9     		add	r1, sp, #36
 4429 008e 6846     		mov	r0, sp
 4430 0090 FFF7FEFF 		bl	dn_add
 4431              	.LVL458:
 679:src/stats.c   **** 
 4432              		.loc 1 679 3 view .LVU1135
 679:src/stats.c   **** 
 4433              		.loc 1 679 10 is_stmt 0 view .LVU1136
 4434 0094 6946     		mov	r1, sp
 4435 0096 2046     		mov	r0, r4
 4436 0098 FFF7FEFF 		bl	dn_exp
 4437              	.LVL459:
 693:src/stats.c   **** 
 4438              		.loc 1 693 1 view .LVU1137
 4439 009c 25B0     		add	sp, sp, #148
 4440              		.cfi_def_cfa_offset 12
 4441              		@ sp needed
 4442 009e 30BD     		pop	{r4, r5, pc}
 693:src/stats.c   **** 
 4443              		.loc 1 693 1 view .LVU1138
 4444              		.cfi_endproc
 4445              	.LFE34:
 4447              		.section	.text.stats_random,"ax",%progbits
 4448              		.align	1
 4449              		.p2align 2,,3
 4450              		.global	stats_random
 4451              		.syntax unified
 4452              		.thumb
ARM GAS  /tmp/ccIyvNrm.s 			page 111


 4453              		.thumb_func
 4454              		.fpu fpv4-sp-d16
 4456              	stats_random:
 4457              	.LVL460:
 4458              	.LFB37:
 730:src/stats.c   **** 	// Start by generating the next in sequence
 4459              		.loc 1 730 34 is_stmt 1 view -0
 4460              		.cfi_startproc
 4461              		@ args = 0, pretend = 0, frame = 80
 4462              		@ frame_needed = 0, uses_anonymous_args = 0
 732:src/stats.c   **** 	decNumber y, z;
 4463              		.loc 1 732 2 view .LVU1140
 733:src/stats.c   **** 
 4464              		.loc 1 733 2 view .LVU1141
 735:src/stats.c   **** 		taus_seed(0);
 4465              		.loc 1 735 2 view .LVU1142
 730:src/stats.c   **** 	// Start by generating the next in sequence
 4466              		.loc 1 730 34 is_stmt 0 view .LVU1143
 4467 0000 10B5     		push	{r4, lr}
 4468              		.cfi_def_cfa_offset 8
 4469              		.cfi_offset 4, -8
 4470              		.cfi_offset 14, -4
 735:src/stats.c   **** 		taus_seed(0);
 4471              		.loc 1 735 6 view .LVU1144
 4472 0002 184C     		ldr	r4, .L289
 4473 0004 2368     		ldr	r3, [r4]
 735:src/stats.c   **** 		taus_seed(0);
 4474              		.loc 1 735 5 view .LVU1145
 4475 0006 D3F8D027 		ldr	r2, [r3, #2000]
 730:src/stats.c   **** 	// Start by generating the next in sequence
 4476              		.loc 1 730 34 view .LVU1146
 4477 000a 94B0     		sub	sp, sp, #80
 4478              		.cfi_def_cfa_offset 88
 735:src/stats.c   **** 		taus_seed(0);
 4479              		.loc 1 735 5 view .LVU1147
 4480 000c 12B9     		cbnz	r2, .L284
 735:src/stats.c   **** 		taus_seed(0);
 4481              		.loc 1 735 18 discriminator 1 view .LVU1148
 4482 000e D3F8D427 		ldr	r2, [r3, #2004]
 4483 0012 02B3     		cbz	r2, .L288
 4484              	.LVL461:
 4485              	.L284:
 737:src/stats.c   **** 
 4486              		.loc 1 737 2 is_stmt 1 view .LVU1149
 737:src/stats.c   **** 
 4487              		.loc 1 737 6 is_stmt 0 view .LVU1150
 4488 0014 FFF7FEFF 		bl	taus_get
 4489              	.LVL462:
 740:src/stats.c   **** 		setX_int_sgn((((unsigned long long int)taus_get()) << 32) | s, 0);
 4490              		.loc 1 740 6 view .LVU1151
 4491 0018 2368     		ldr	r3, [r4]
 4492 001a 93F8E837 		ldrb	r3, [r3, #2024]	@ zero_extendqisi2
 740:src/stats.c   **** 		setX_int_sgn((((unsigned long long int)taus_get()) << 32) | s, 0);
 4493              		.loc 1 740 5 view .LVU1152
 4494 001e 13F00103 		ands	r3, r3, #1
 737:src/stats.c   **** 
 4495              		.loc 1 737 6 view .LVU1153
ARM GAS  /tmp/ccIyvNrm.s 			page 112


 4496 0022 0246     		mov	r2, r0
 4497              	.LVL463:
 740:src/stats.c   **** 		setX_int_sgn((((unsigned long long int)taus_get()) << 32) | s, 0);
 4498              		.loc 1 740 2 is_stmt 1 view .LVU1154
 740:src/stats.c   **** 		setX_int_sgn((((unsigned long long int)taus_get()) << 32) | s, 0);
 4499              		.loc 1 740 5 is_stmt 0 view .LVU1155
 4500 0024 0AD0     		beq	.L285
 741:src/stats.c   **** 	else {
 4501              		.loc 1 741 3 is_stmt 1 view .LVU1156
 4502 0026 0190     		str	r0, [sp, #4]
 741:src/stats.c   **** 	else {
 4503              		.loc 1 741 42 is_stmt 0 view .LVU1157
 4504 0028 FFF7FEFF 		bl	taus_get
 4505              	.LVL464:
 741:src/stats.c   **** 	else {
 4506              		.loc 1 741 3 view .LVU1158
 4507 002c 019A     		ldr	r2, [sp, #4]
 741:src/stats.c   **** 	else {
 4508              		.loc 1 741 42 view .LVU1159
 4509 002e 0146     		mov	r1, r0
 741:src/stats.c   **** 	else {
 4510              		.loc 1 741 3 view .LVU1160
 4511 0030 1046     		mov	r0, r2
 4512 0032 0022     		movs	r2, #0
 4513 0034 FFF7FEFF 		bl	setX_int_sgn
 4514              	.LVL465:
 747:src/stats.c   **** 
 4515              		.loc 1 747 1 view .LVU1161
 4516 0038 14B0     		add	sp, sp, #80
 4517              		.cfi_remember_state
 4518              		.cfi_def_cfa_offset 8
 4519              		@ sp needed
 4520 003a 10BD     		pop	{r4, pc}
 4521              	.LVL466:
 4522              	.L285:
 4523              		.cfi_restore_state
 743:src/stats.c   **** 		dn_multiply(&y, &z, &const_randfac);
 4524              		.loc 1 743 3 is_stmt 1 view .LVU1162
 4525 003c 0BA8     		add	r0, sp, #44
 4526              	.LVL467:
 743:src/stats.c   **** 		dn_multiply(&y, &z, &const_randfac);
 4527              		.loc 1 743 3 is_stmt 0 view .LVU1163
 4528 003e FFF7FEFF 		bl	ullint_to_dn
 4529              	.LVL468:
 744:src/stats.c   **** 		setX(&y);
 4530              		.loc 1 744 3 is_stmt 1 view .LVU1164
 4531 0042 094A     		ldr	r2, .L289+4
 4532 0044 0BA9     		add	r1, sp, #44
 4533 0046 02A8     		add	r0, sp, #8
 4534 0048 FFF7FEFF 		bl	dn_multiply
 4535              	.LVL469:
 745:src/stats.c   **** 	}
 4536              		.loc 1 745 3 view .LVU1165
 4537 004c 02A8     		add	r0, sp, #8
 4538 004e FFF7FEFF 		bl	setX
 4539              	.LVL470:
 747:src/stats.c   **** 
ARM GAS  /tmp/ccIyvNrm.s 			page 113


 4540              		.loc 1 747 1 is_stmt 0 view .LVU1166
 4541 0052 14B0     		add	sp, sp, #80
 4542              		.cfi_remember_state
 4543              		.cfi_def_cfa_offset 8
 4544              		@ sp needed
 4545 0054 10BD     		pop	{r4, pc}
 4546              	.LVL471:
 4547              	.L288:
 4548              		.cfi_restore_state
 735:src/stats.c   **** 		taus_seed(0);
 4549              		.loc 1 735 33 discriminator 2 view .LVU1167
 4550 0056 D3F8D807 		ldr	r0, [r3, #2008]
 4551              	.LVL472:
 735:src/stats.c   **** 		taus_seed(0);
 4552              		.loc 1 735 33 discriminator 2 view .LVU1168
 4553 005a 0028     		cmp	r0, #0
 4554 005c DAD1     		bne	.L284
 736:src/stats.c   **** 	s = taus_get();
 4555              		.loc 1 736 3 is_stmt 1 view .LVU1169
 4556 005e FFF7FEFF 		bl	taus_seed
 4557              	.LVL473:
 4558 0062 D7E7     		b	.L284
 4559              	.L290:
 4560              		.align	2
 4561              	.L289:
 4562 0064 00000000 		.word	main_ram
 4563 0068 00000000 		.word	const_randfac
 4564              		.cfi_endproc
 4565              	.LFE37:
 4567              		.section	.text.stats_sto_random,"ax",%progbits
 4568              		.align	1
 4569              		.p2align 2,,3
 4570              		.global	stats_sto_random
 4571              		.syntax unified
 4572              		.thumb
 4573              		.thumb_func
 4574              		.fpu fpv4-sp-d16
 4576              	stats_sto_random:
 4577              	.LVL474:
 4578              	.LFB38:
 750:src/stats.c   **** 	unsigned long int s;
 4579              		.loc 1 750 38 view -0
 4580              		.cfi_startproc
 4581              		@ args = 0, pretend = 0, frame = 40
 4582              		@ frame_needed = 0, uses_anonymous_args = 0
 751:src/stats.c   **** 	int z;
 4583              		.loc 1 751 2 view .LVU1171
 752:src/stats.c   **** 	decNumber x;
 4584              		.loc 1 752 2 view .LVU1172
 753:src/stats.c   **** 
 4585              		.loc 1 753 2 view .LVU1173
 755:src/stats.c   **** 		 s = getX_int() & 0xffffffff;
 4586              		.loc 1 755 2 view .LVU1174
 755:src/stats.c   **** 		 s = getX_int() & 0xffffffff;
 4587              		.loc 1 755 6 is_stmt 0 view .LVU1175
 4588 0000 0D4B     		ldr	r3, .L295
 750:src/stats.c   **** 	unsigned long int s;
ARM GAS  /tmp/ccIyvNrm.s 			page 114


 4589              		.loc 1 750 38 view .LVU1176
 4590 0002 00B5     		push	{lr}
 4591              		.cfi_def_cfa_offset 4
 4592              		.cfi_offset 14, -4
 755:src/stats.c   **** 		 s = getX_int() & 0xffffffff;
 4593              		.loc 1 755 6 view .LVU1177
 4594 0004 1B68     		ldr	r3, [r3]
 4595 0006 93F8E837 		ldrb	r3, [r3, #2024]	@ zero_extendqisi2
 755:src/stats.c   **** 		 s = getX_int() & 0xffffffff;
 4596              		.loc 1 755 5 view .LVU1178
 4597 000a DB07     		lsls	r3, r3, #31
 750:src/stats.c   **** 	unsigned long int s;
 4598              		.loc 1 750 38 view .LVU1179
 4599 000c 8BB0     		sub	sp, sp, #44
 4600              		.cfi_def_cfa_offset 48
 755:src/stats.c   **** 		 s = getX_int() & 0xffffffff;
 4601              		.loc 1 755 5 view .LVU1180
 4602 000e 06D5     		bpl	.L292
 756:src/stats.c   **** 	} else {
 4603              		.loc 1 756 4 is_stmt 1 view .LVU1181
 756:src/stats.c   **** 	} else {
 4604              		.loc 1 756 8 is_stmt 0 view .LVU1182
 4605 0010 FFF7FEFF 		bl	getX_int
 4606              	.LVL475:
 761:src/stats.c   **** }
 4607              		.loc 1 761 2 is_stmt 1 view .LVU1183
 4608 0014 FFF7FEFF 		bl	taus_seed
 4609              	.LVL476:
 762:src/stats.c   **** 
 4610              		.loc 1 762 1 is_stmt 0 view .LVU1184
 4611 0018 0BB0     		add	sp, sp, #44
 4612              		.cfi_remember_state
 4613              		.cfi_def_cfa_offset 4
 4614              		@ sp needed
 4615 001a 5DF804FB 		ldr	pc, [sp], #4
 4616              	.LVL477:
 4617              	.L292:
 4618              		.cfi_restore_state
 758:src/stats.c   **** 		s = (unsigned long int) dn_to_ull(&x, &z);
 4619              		.loc 1 758 3 is_stmt 1 view .LVU1185
 4620 001e 01A8     		add	r0, sp, #4
 4621              	.LVL478:
 758:src/stats.c   **** 		s = (unsigned long int) dn_to_ull(&x, &z);
 4622              		.loc 1 758 3 is_stmt 0 view .LVU1186
 4623 0020 FFF7FEFF 		bl	getX
 4624              	.LVL479:
 759:src/stats.c   **** 	}
 4625              		.loc 1 759 3 is_stmt 1 view .LVU1187
 759:src/stats.c   **** 	}
 4626              		.loc 1 759 27 is_stmt 0 view .LVU1188
 4627 0024 01A8     		add	r0, sp, #4
 4628 0026 6946     		mov	r1, sp
 4629 0028 FFF7FEFF 		bl	dn_to_ull
 4630              	.LVL480:
 761:src/stats.c   **** }
 4631              		.loc 1 761 2 is_stmt 1 view .LVU1189
 4632 002c FFF7FEFF 		bl	taus_seed
ARM GAS  /tmp/ccIyvNrm.s 			page 115


 4633              	.LVL481:
 762:src/stats.c   **** 
 4634              		.loc 1 762 1 is_stmt 0 view .LVU1190
 4635 0030 0BB0     		add	sp, sp, #44
 4636              		.cfi_def_cfa_offset 4
 4637              		@ sp needed
 4638 0032 5DF804FB 		ldr	pc, [sp], #4
 4639              	.L296:
 4640 0036 00BF     		.align	2
 4641              	.L295:
 4642 0038 00000000 		.word	main_ram
 4643              		.cfi_endproc
 4644              	.LFE38:
 4646              		.section	.text.betai,"ax",%progbits
 4647              		.align	1
 4648              		.p2align 2,,3
 4649              		.global	betai
 4650              		.syntax unified
 4651              		.thumb
 4652              		.thumb_func
 4653              		.fpu fpv4-sp-d16
 4655              	betai:
 4656              	.LVL482:
 4657              	.LFB42:
 829:src/stats.c   **** 
 830:src/stats.c   **** /* Regularised incomplete beta function Ix(a, b)
 831:src/stats.c   ****  */
 832:src/stats.c   **** decNumber *betai(decNumber *r, const decNumber *b, const decNumber *a, const decNumber *x) {
 4658              		.loc 1 832 92 is_stmt 1 view -0
 4659              		.cfi_startproc
 4660              		@ args = 0, pretend = 0, frame = 184
 4661              		@ frame_needed = 0, uses_anonymous_args = 0
 833:src/stats.c   **** 	decNumber t, u, v, w, y;
 4662              		.loc 1 833 2 view .LVU1192
 834:src/stats.c   **** 	int limit = 0;
 4663              		.loc 1 834 2 view .LVU1193
 835:src/stats.c   **** 
 836:src/stats.c   **** 	dn_compare(&t, &const_1, x);
 4664              		.loc 1 836 2 view .LVU1194
 832:src/stats.c   **** 	decNumber t, u, v, w, y;
 4665              		.loc 1 832 92 is_stmt 0 view .LVU1195
 4666 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 4667              		.cfi_def_cfa_offset 20
 4668              		.cfi_offset 4, -20
 4669              		.cfi_offset 5, -16
 4670              		.cfi_offset 6, -12
 4671              		.cfi_offset 7, -8
 4672              		.cfi_offset 14, -4
 4673 0002 1C46     		mov	r4, r3
 4674 0004 AFB0     		sub	sp, sp, #188
 4675              		.cfi_def_cfa_offset 208
 832:src/stats.c   **** 	decNumber t, u, v, w, y;
 4676              		.loc 1 832 92 view .LVU1196
 4677 0006 0646     		mov	r6, r0
 4678 0008 0F46     		mov	r7, r1
 4679 000a 1546     		mov	r5, r2
 4680              		.loc 1 836 2 view .LVU1197
ARM GAS  /tmp/ccIyvNrm.s 			page 116


 4681 000c 5D49     		ldr	r1, .L312
 4682              	.LVL483:
 4683              		.loc 1 836 2 view .LVU1198
 4684 000e 1A46     		mov	r2, r3
 4685              	.LVL484:
 4686              		.loc 1 836 2 view .LVU1199
 4687 0010 01A8     		add	r0, sp, #4
 4688              	.LVL485:
 4689              		.loc 1 836 2 view .LVU1200
 4690 0012 FFF7FEFF 		bl	dn_compare
 4691              	.LVL486:
 837:src/stats.c   **** 	if (decNumberIsNegative(x) || decNumberIsNegative(&t)) {
 4692              		.loc 1 837 2 is_stmt 1 view .LVU1201
 4693              		.loc 1 837 5 is_stmt 0 view .LVU1202
 4694 0016 94F90830 		ldrsb	r3, [r4, #8]
 4695 001a 002B     		cmp	r3, #0
 4696 001c 23DB     		blt	.L298
 4697              		.loc 1 837 29 discriminator 1 view .LVU1203
 4698 001e 9DF90C30 		ldrsb	r3, [sp, #12]
 4699 0022 002B     		cmp	r3, #0
 4700 0024 1FDB     		blt	.L298
 838:src/stats.c   **** 		return set_NaN(r);
 839:src/stats.c   **** 	}
 840:src/stats.c   **** 	if (dn_eq0(x) || dn_eq0(&t))
 4701              		.loc 1 840 2 is_stmt 1 view .LVU1204
 4702              		.loc 1 840 6 is_stmt 0 view .LVU1205
 4703 0026 2046     		mov	r0, r4
 4704 0028 FFF7FEFF 		bl	dn_eq0
 4705              	.LVL487:
 4706              		.loc 1 840 5 view .LVU1206
 4707 002c 00B3     		cbz	r0, .L309
 4708              	.LVL488:
 841:src/stats.c   **** 		limit = 1;
 842:src/stats.c   **** 	else {
 843:src/stats.c   **** 		decNumberLnBeta(&u, a, b);
 844:src/stats.c   **** 		dn_ln(&v, x);			// v = ln(x)
 845:src/stats.c   **** 		dn_multiply(&t, a, &v);
 846:src/stats.c   **** 		dn_subtract(&v, &t, &u);	// v = lng(...)+a.ln(x)
 847:src/stats.c   **** 		dn_1m(&y, x);			// y = 1-x
 848:src/stats.c   **** 		dn_ln(&u, &y);			// u = ln(1-x)
 849:src/stats.c   **** 		dn_multiply(&t, &u, b);
 850:src/stats.c   **** 		dn_add(&u, &t, &v);		// u = lng(...)+a.ln(x)+b.ln(1-x)
 851:src/stats.c   **** 		dn_exp(&w, &u);
 852:src/stats.c   **** 	}
 853:src/stats.c   **** 	dn_add(&v, a, b);
 4709              		.loc 1 853 2 is_stmt 1 view .LVU1207
 4710 002e 3A46     		mov	r2, r7
 4711 0030 2946     		mov	r1, r5
 4712 0032 13A8     		add	r0, sp, #76
 4713 0034 FFF7FEFF 		bl	dn_add
 4714              	.LVL489:
 854:src/stats.c   **** 	dn_p2(&u, &v);				// u = a+b+2
 4715              		.loc 1 854 2 view .LVU1208
 4716 0038 13A9     		add	r1, sp, #76
 4717 003a 0AA8     		add	r0, sp, #40
 4718 003c FFF7FEFF 		bl	dn_p2
 4719              	.LVL490:
ARM GAS  /tmp/ccIyvNrm.s 			page 117


 855:src/stats.c   **** 	dn_p1(&t, a);				// t = a+1
 4720              		.loc 1 855 2 view .LVU1209
 4721 0040 2946     		mov	r1, r5
 4722 0042 01A8     		add	r0, sp, #4
 4723 0044 FFF7FEFF 		bl	dn_p1
 4724              	.LVL491:
 856:src/stats.c   **** 	dn_divide(&v, &t, &u);			// u = (a+1)/(a+b+2)
 4725              		.loc 1 856 2 view .LVU1210
 4726 0048 01A9     		add	r1, sp, #4
 4727 004a 0AAA     		add	r2, sp, #40
 4728 004c 13A8     		add	r0, sp, #76
 4729 004e FFF7FEFF 		bl	dn_divide
 4730              	.LVL492:
 857:src/stats.c   **** 	if (dn_lt(x, &v)) {
 4731              		.loc 1 857 2 view .LVU1211
 4732              		.loc 1 857 6 is_stmt 0 view .LVU1212
 4733 0052 13A9     		add	r1, sp, #76
 4734 0054 2046     		mov	r0, r4
 4735 0056 FFF7FEFF 		bl	dn_lt
 4736              	.LVL493:
 4737              		.loc 1 857 5 view .LVU1213
 4738 005a 28B3     		cbz	r0, .L306
 4739              	.L305:
 858:src/stats.c   **** 		if (limit)
 859:src/stats.c   **** 			return decNumberZero(r);
 4740              		.loc 1 859 4 is_stmt 1 view .LVU1214
 4741              		.loc 1 859 11 is_stmt 0 view .LVU1215
 4742 005c 3046     		mov	r0, r6
 4743 005e FFF7FEFF 		bl	decNumberZero
 4744              	.LVL494:
 860:src/stats.c   **** 		betacf(&t, a, b, x);
 861:src/stats.c   **** 		dn_divide(&u, &t, a);
 862:src/stats.c   **** 		return dn_multiply(r, &w, &u);
 863:src/stats.c   **** 	} else {
 864:src/stats.c   **** 		if (limit)
 865:src/stats.c   **** 			return dn_1(r);
 866:src/stats.c   **** 		betacf(&t, b, a, &y);
 867:src/stats.c   **** 		dn_divide(&u, &t, b);
 868:src/stats.c   **** 		dn_multiply(&t, &w, &u);
 869:src/stats.c   **** 		return dn_1m(r, &t);
 870:src/stats.c   **** 	}
 871:src/stats.c   **** }
 4745              		.loc 1 871 1 view .LVU1216
 4746 0062 2FB0     		add	sp, sp, #188
 4747              		.cfi_remember_state
 4748              		.cfi_def_cfa_offset 20
 4749              		@ sp needed
 4750 0064 F0BD     		pop	{r4, r5, r6, r7, pc}
 4751              	.LVL495:
 4752              	.L298:
 4753              		.cfi_restore_state
 838:src/stats.c   **** 	}
 4754              		.loc 1 838 3 is_stmt 1 view .LVU1217
 838:src/stats.c   **** 	}
 4755              		.loc 1 838 10 is_stmt 0 view .LVU1218
 4756 0066 3046     		mov	r0, r6
 4757 0068 FFF7FEFF 		bl	set_NaN
ARM GAS  /tmp/ccIyvNrm.s 			page 118


 4758              	.LVL496:
 4759              		.loc 1 871 1 view .LVU1219
 4760 006c 2FB0     		add	sp, sp, #188
 4761              		.cfi_remember_state
 4762              		.cfi_def_cfa_offset 20
 4763              		@ sp needed
 4764 006e F0BD     		pop	{r4, r5, r6, r7, pc}
 4765              	.LVL497:
 4766              	.L309:
 4767              		.cfi_restore_state
 840:src/stats.c   **** 		limit = 1;
 4768              		.loc 1 840 19 discriminator 1 view .LVU1220
 4769 0070 01A8     		add	r0, sp, #4
 4770 0072 FFF7FEFF 		bl	dn_eq0
 4771              	.LVL498:
 840:src/stats.c   **** 		limit = 1;
 4772              		.loc 1 840 16 discriminator 1 view .LVU1221
 4773 0076 E0B1     		cbz	r0, .L310
 4774              	.LVL499:
 853:src/stats.c   **** 	dn_p2(&u, &v);				// u = a+b+2
 4775              		.loc 1 853 2 is_stmt 1 view .LVU1222
 4776 0078 3A46     		mov	r2, r7
 4777 007a 2946     		mov	r1, r5
 4778 007c 13A8     		add	r0, sp, #76
 4779 007e FFF7FEFF 		bl	dn_add
 4780              	.LVL500:
 854:src/stats.c   **** 	dn_p1(&t, a);				// t = a+1
 4781              		.loc 1 854 2 view .LVU1223
 4782 0082 13A9     		add	r1, sp, #76
 4783 0084 0AA8     		add	r0, sp, #40
 4784 0086 FFF7FEFF 		bl	dn_p2
 4785              	.LVL501:
 855:src/stats.c   **** 	dn_divide(&v, &t, &u);			// u = (a+1)/(a+b+2)
 4786              		.loc 1 855 2 view .LVU1224
 4787 008a 2946     		mov	r1, r5
 4788 008c 01A8     		add	r0, sp, #4
 4789 008e FFF7FEFF 		bl	dn_p1
 4790              	.LVL502:
 856:src/stats.c   **** 	if (dn_lt(x, &v)) {
 4791              		.loc 1 856 2 view .LVU1225
 4792 0092 01A9     		add	r1, sp, #4
 4793 0094 0AAA     		add	r2, sp, #40
 4794 0096 13A8     		add	r0, sp, #76
 4795 0098 FFF7FEFF 		bl	dn_divide
 4796              	.LVL503:
 857:src/stats.c   **** 		if (limit)
 4797              		.loc 1 857 2 view .LVU1226
 857:src/stats.c   **** 		if (limit)
 4798              		.loc 1 857 6 is_stmt 0 view .LVU1227
 4799 009c 13A9     		add	r1, sp, #76
 4800 009e 2046     		mov	r0, r4
 4801 00a0 FFF7FEFF 		bl	dn_lt
 4802              	.LVL504:
 857:src/stats.c   **** 		if (limit)
 4803              		.loc 1 857 5 view .LVU1228
 4804 00a4 0028     		cmp	r0, #0
 4805 00a6 D9D1     		bne	.L305
ARM GAS  /tmp/ccIyvNrm.s 			page 119


 4806              	.L306:
 864:src/stats.c   **** 			return dn_1(r);
 4807              		.loc 1 864 3 is_stmt 1 view .LVU1229
 865:src/stats.c   **** 		betacf(&t, b, a, &y);
 4808              		.loc 1 865 4 view .LVU1230
 865:src/stats.c   **** 		betacf(&t, b, a, &y);
 4809              		.loc 1 865 11 is_stmt 0 view .LVU1231
 4810 00a8 3046     		mov	r0, r6
 4811 00aa FFF7FEFF 		bl	dn_1
 4812              	.LVL505:
 4813              		.loc 1 871 1 view .LVU1232
 4814 00ae 2FB0     		add	sp, sp, #188
 4815              		.cfi_remember_state
 4816              		.cfi_def_cfa_offset 20
 4817              		@ sp needed
 4818 00b0 F0BD     		pop	{r4, r5, r6, r7, pc}
 4819              	.LVL506:
 4820              	.L310:
 4821              		.cfi_restore_state
 843:src/stats.c   **** 		dn_ln(&v, x);			// v = ln(x)
 4822              		.loc 1 843 3 is_stmt 1 view .LVU1233
 4823 00b2 3A46     		mov	r2, r7
 4824 00b4 2946     		mov	r1, r5
 4825 00b6 0AA8     		add	r0, sp, #40
 4826 00b8 FFF7FEFF 		bl	decNumberLnBeta
 4827              	.LVL507:
 844:src/stats.c   **** 		dn_multiply(&t, a, &v);
 4828              		.loc 1 844 3 view .LVU1234
 4829 00bc 2146     		mov	r1, r4
 4830 00be 13A8     		add	r0, sp, #76
 4831 00c0 FFF7FEFF 		bl	dn_ln
 4832              	.LVL508:
 845:src/stats.c   **** 		dn_subtract(&v, &t, &u);	// v = lng(...)+a.ln(x)
 4833              		.loc 1 845 3 view .LVU1235
 4834 00c4 13AA     		add	r2, sp, #76
 4835 00c6 2946     		mov	r1, r5
 4836 00c8 01A8     		add	r0, sp, #4
 4837 00ca FFF7FEFF 		bl	dn_multiply
 4838              	.LVL509:
 846:src/stats.c   **** 		dn_1m(&y, x);			// y = 1-x
 4839              		.loc 1 846 3 view .LVU1236
 4840 00ce 0AAA     		add	r2, sp, #40
 4841 00d0 01A9     		add	r1, sp, #4
 4842 00d2 13A8     		add	r0, sp, #76
 4843 00d4 FFF7FEFF 		bl	dn_subtract
 4844              	.LVL510:
 847:src/stats.c   **** 		dn_ln(&u, &y);			// u = ln(1-x)
 4845              		.loc 1 847 3 view .LVU1237
 4846 00d8 2146     		mov	r1, r4
 4847 00da 25A8     		add	r0, sp, #148
 4848 00dc FFF7FEFF 		bl	dn_1m
 4849              	.LVL511:
 848:src/stats.c   **** 		dn_multiply(&t, &u, b);
 4850              		.loc 1 848 3 view .LVU1238
 4851 00e0 25A9     		add	r1, sp, #148
 4852 00e2 0AA8     		add	r0, sp, #40
 4853 00e4 FFF7FEFF 		bl	dn_ln
ARM GAS  /tmp/ccIyvNrm.s 			page 120


 4854              	.LVL512:
 849:src/stats.c   **** 		dn_add(&u, &t, &v);		// u = lng(...)+a.ln(x)+b.ln(1-x)
 4855              		.loc 1 849 3 view .LVU1239
 4856 00e8 3A46     		mov	r2, r7
 4857 00ea 0AA9     		add	r1, sp, #40
 4858 00ec 01A8     		add	r0, sp, #4
 4859 00ee FFF7FEFF 		bl	dn_multiply
 4860              	.LVL513:
 850:src/stats.c   **** 		dn_exp(&w, &u);
 4861              		.loc 1 850 3 view .LVU1240
 4862 00f2 13AA     		add	r2, sp, #76
 4863 00f4 01A9     		add	r1, sp, #4
 4864 00f6 0AA8     		add	r0, sp, #40
 4865 00f8 FFF7FEFF 		bl	dn_add
 4866              	.LVL514:
 851:src/stats.c   **** 	}
 4867              		.loc 1 851 3 view .LVU1241
 4868 00fc 0AA9     		add	r1, sp, #40
 4869 00fe 1CA8     		add	r0, sp, #112
 4870 0100 FFF7FEFF 		bl	dn_exp
 4871              	.LVL515:
 853:src/stats.c   **** 	dn_p2(&u, &v);				// u = a+b+2
 4872              		.loc 1 853 2 view .LVU1242
 4873 0104 3A46     		mov	r2, r7
 4874 0106 2946     		mov	r1, r5
 4875 0108 13A8     		add	r0, sp, #76
 4876 010a FFF7FEFF 		bl	dn_add
 4877              	.LVL516:
 854:src/stats.c   **** 	dn_p1(&t, a);				// t = a+1
 4878              		.loc 1 854 2 view .LVU1243
 4879 010e 13A9     		add	r1, sp, #76
 4880 0110 0AA8     		add	r0, sp, #40
 4881 0112 FFF7FEFF 		bl	dn_p2
 4882              	.LVL517:
 855:src/stats.c   **** 	dn_divide(&v, &t, &u);			// u = (a+1)/(a+b+2)
 4883              		.loc 1 855 2 view .LVU1244
 4884 0116 2946     		mov	r1, r5
 4885 0118 01A8     		add	r0, sp, #4
 4886 011a FFF7FEFF 		bl	dn_p1
 4887              	.LVL518:
 856:src/stats.c   **** 	if (dn_lt(x, &v)) {
 4888              		.loc 1 856 2 view .LVU1245
 4889 011e 01A9     		add	r1, sp, #4
 4890 0120 0AAA     		add	r2, sp, #40
 4891 0122 13A8     		add	r0, sp, #76
 4892 0124 FFF7FEFF 		bl	dn_divide
 4893              	.LVL519:
 857:src/stats.c   **** 		if (limit)
 4894              		.loc 1 857 2 view .LVU1246
 857:src/stats.c   **** 		if (limit)
 4895              		.loc 1 857 6 is_stmt 0 view .LVU1247
 4896 0128 13A9     		add	r1, sp, #76
 4897 012a 2046     		mov	r0, r4
 4898 012c FFF7FEFF 		bl	dn_lt
 4899              	.LVL520:
 857:src/stats.c   **** 		if (limit)
 4900              		.loc 1 857 5 view .LVU1248
ARM GAS  /tmp/ccIyvNrm.s 			page 121


 4901 0130 88B1     		cbz	r0, .L311
 860:src/stats.c   **** 		dn_divide(&u, &t, a);
 4902              		.loc 1 860 3 is_stmt 1 view .LVU1249
 4903 0132 2346     		mov	r3, r4
 4904 0134 3A46     		mov	r2, r7
 4905 0136 2946     		mov	r1, r5
 4906 0138 01A8     		add	r0, sp, #4
 4907 013a FFF7FEFF 		bl	betacf
 4908              	.LVL521:
 861:src/stats.c   **** 		return dn_multiply(r, &w, &u);
 4909              		.loc 1 861 3 view .LVU1250
 4910 013e 2A46     		mov	r2, r5
 4911 0140 01A9     		add	r1, sp, #4
 4912 0142 0AA8     		add	r0, sp, #40
 4913 0144 FFF7FEFF 		bl	dn_divide
 4914              	.LVL522:
 862:src/stats.c   **** 	} else {
 4915              		.loc 1 862 3 view .LVU1251
 862:src/stats.c   **** 	} else {
 4916              		.loc 1 862 10 is_stmt 0 view .LVU1252
 4917 0148 0AAA     		add	r2, sp, #40
 4918 014a 1CA9     		add	r1, sp, #112
 4919 014c 3046     		mov	r0, r6
 4920 014e FFF7FEFF 		bl	dn_multiply
 4921              	.LVL523:
 4922              		.loc 1 871 1 view .LVU1253
 4923 0152 2FB0     		add	sp, sp, #188
 4924              		.cfi_remember_state
 4925              		.cfi_def_cfa_offset 20
 4926              		@ sp needed
 4927 0154 F0BD     		pop	{r4, r5, r6, r7, pc}
 4928              	.LVL524:
 4929              	.L311:
 4930              		.cfi_restore_state
 864:src/stats.c   **** 			return dn_1(r);
 4931              		.loc 1 864 3 is_stmt 1 view .LVU1254
 866:src/stats.c   **** 		dn_divide(&u, &t, b);
 4932              		.loc 1 866 3 view .LVU1255
 4933 0156 25AB     		add	r3, sp, #148
 4934 0158 2A46     		mov	r2, r5
 4935 015a 3946     		mov	r1, r7
 4936 015c 01A8     		add	r0, sp, #4
 4937 015e FFF7FEFF 		bl	betacf
 4938              	.LVL525:
 867:src/stats.c   **** 		dn_multiply(&t, &w, &u);
 4939              		.loc 1 867 3 view .LVU1256
 4940 0162 3A46     		mov	r2, r7
 4941 0164 01A9     		add	r1, sp, #4
 4942 0166 0AA8     		add	r0, sp, #40
 4943 0168 FFF7FEFF 		bl	dn_divide
 4944              	.LVL526:
 868:src/stats.c   **** 		return dn_1m(r, &t);
 4945              		.loc 1 868 3 view .LVU1257
 4946 016c 0AAA     		add	r2, sp, #40
 4947 016e 1CA9     		add	r1, sp, #112
 4948 0170 01A8     		add	r0, sp, #4
 4949 0172 FFF7FEFF 		bl	dn_multiply
ARM GAS  /tmp/ccIyvNrm.s 			page 122


 4950              	.LVL527:
 869:src/stats.c   **** 	}
 4951              		.loc 1 869 3 view .LVU1258
 869:src/stats.c   **** 	}
 4952              		.loc 1 869 10 is_stmt 0 view .LVU1259
 4953 0176 01A9     		add	r1, sp, #4
 4954 0178 3046     		mov	r0, r6
 4955 017a FFF7FEFF 		bl	dn_1m
 4956              	.LVL528:
 4957              		.loc 1 871 1 view .LVU1260
 4958 017e 2FB0     		add	sp, sp, #188
 4959              		.cfi_def_cfa_offset 20
 4960              		@ sp needed
 4961 0180 F0BD     		pop	{r4, r5, r6, r7, pc}
 4962              	.LVL529:
 4963              	.L313:
 4964              		.loc 1 871 1 view .LVU1261
 4965 0182 00BF     		.align	2
 4966              	.L312:
 4967 0184 00000000 		.word	const_1
 4968              		.cfi_endproc
 4969              	.LFE42:
 4971              		.comm	SizeStatRegs,4,4
 4972              		.comm	StatRegs,4,4
 4973              		.text
 4974              	.Letext0:
 4975              		.file 2 "src/decNumber/decContext.h"
 4976              		.file 3 "src/decNumber/decNumber.h"
 4977              		.file 4 "src/decNumber/decimal64.h"
 4978              		.file 5 "src/decNumber/decimal128.h"
 4979              		.file 6 "src/xeq.h"
 4980              		.file 7 "src/data.h"
 4981              		.file 8 "src/storage.h"
 4982              		.file 9 "src/stats.h"
 4983              		.file 10 "src/consts.h"
 4984              		.file 11 "src/decn.h"
ARM GAS  /tmp/ccIyvNrm.s 			page 123


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stats.c
     /tmp/ccIyvNrm.s:18     .text.taus_get:0000000000000000 $t
     /tmp/ccIyvNrm.s:26     .text.taus_get:0000000000000000 taus_get
     /tmp/ccIyvNrm.s:92     .text.taus_get:0000000000000054 $d
     /tmp/ccIyvNrm.s:99     .text.taus_seed:0000000000000000 $t
     /tmp/ccIyvNrm.s:106    .text.taus_seed:0000000000000000 taus_seed
     /tmp/ccIyvNrm.s:228    .text.taus_seed:000000000000006c $d
     /tmp/ccIyvNrm.s:235    .text.sigop128:0000000000000000 $t
     /tmp/ccIyvNrm.s:242    .text.sigop128:0000000000000000 sigop128
     /tmp/ccIyvNrm.s:293    .text.sigop:0000000000000000 $t
     /tmp/ccIyvNrm.s:300    .text.sigop:0000000000000000 sigop
     /tmp/ccIyvNrm.s:351    .text.sigma_helper:0000000000000000 $t
     /tmp/ccIyvNrm.s:358    .text.sigma_helper:0000000000000000 sigma_helper
     /tmp/ccIyvNrm.s:745    .text.sigma_helper:0000000000000144 $d
                            *COM*:0000000000000004 StatRegs
     /tmp/ccIyvNrm.s:750    .text.correlation:0000000000000000 $t
     /tmp/ccIyvNrm.s:757    .text.correlation:0000000000000000 correlation
     /tmp/ccIyvNrm.s:934    .text.get_sigmas:0000000000000000 get_sigmas
     /tmp/ccIyvNrm.s:908    .text.correlation:00000000000000b8 $d
     /tmp/ccIyvNrm.s:914    .rodata.get_sigmas.str1.4:0000000000000000 $d
     /tmp/ccIyvNrm.s:927    .text.get_sigmas:0000000000000000 $t
     /tmp/ccIyvNrm.s:977    .text.get_sigmas:0000000000000020 $d
     /tmp/ccIyvNrm.s:983    .text.get_sigmas:0000000000000026 $t
     /tmp/ccIyvNrm.s:1346   .text.get_sigmas:0000000000000190 $d
     /tmp/ccIyvNrm.s:1358   .text.do_LR:0000000000000000 $t
     /tmp/ccIyvNrm.s:1365   .text.do_LR:0000000000000000 do_LR
     /tmp/ccIyvNrm.s:1495   .text.do_LR:00000000000000a0 $d
     /tmp/ccIyvNrm.s:1500   .text.do_s:0000000000000000 $t
     /tmp/ccIyvNrm.s:1507   .text.do_s:0000000000000000 do_s
     /tmp/ccIyvNrm.s:1660   .text.check_low:0000000000000000 $t
     /tmp/ccIyvNrm.s:1667   .text.check_low:0000000000000000 check_low
     /tmp/ccIyvNrm.s:1709   .text.check_low:000000000000001c $d
     /tmp/ccIyvNrm.s:1714   .text.ib_step:0000000000000000 $t
     /tmp/ccIyvNrm.s:1721   .text.ib_step:0000000000000000 ib_step
     /tmp/ccIyvNrm.s:1794   .text.betacf:0000000000000000 $t
     /tmp/ccIyvNrm.s:1801   .text.betacf:0000000000000000 betacf
     /tmp/ccIyvNrm.s:2070   .text.sigmaCheck:0000000000000000 $t
     /tmp/ccIyvNrm.s:2078   .text.sigmaCheck:0000000000000000 sigmaCheck
     /tmp/ccIyvNrm.s:2131   .text.sigmaCheck:0000000000000034 $d
                            *COM*:0000000000000004 SizeStatRegs
     /tmp/ccIyvNrm.s:2138   .text.sigmaAllocate:0000000000000000 $t
     /tmp/ccIyvNrm.s:2145   .text.sigmaAllocate:0000000000000000 sigmaAllocate
     /tmp/ccIyvNrm.s:2237   .text.sigmaAllocate:0000000000000054 $d
     /tmp/ccIyvNrm.s:2244   .text.check_data:0000000000000000 $t
     /tmp/ccIyvNrm.s:2251   .text.check_data:0000000000000000 check_data
     /tmp/ccIyvNrm.s:2296   .text.check_data:0000000000000024 $d
     /tmp/ccIyvNrm.s:2301   .text.sigmaDeallocate:0000000000000000 $t
     /tmp/ccIyvNrm.s:2309   .text.sigmaDeallocate:0000000000000000 sigmaDeallocate
     /tmp/ccIyvNrm.s:2345   .text.sigmaDeallocate:0000000000000020 $d
     /tmp/ccIyvNrm.s:2351   .text.sigmaCopy:0000000000000000 $t
     /tmp/ccIyvNrm.s:2359   .text.sigmaCopy:0000000000000000 sigmaCopy
     /tmp/ccIyvNrm.s:2405   .text.sigmaCopy:0000000000000024 $d
     /tmp/ccIyvNrm.s:2410   .text.stats_mode:0000000000000000 $t
     /tmp/ccIyvNrm.s:2418   .text.stats_mode:0000000000000000 stats_mode
     /tmp/ccIyvNrm.s:2442   .text.stats_mode:0000000000000014 $d
     /tmp/ccIyvNrm.s:2447   .text.sigma_clear:0000000000000000 $t
ARM GAS  /tmp/ccIyvNrm.s 			page 124


     /tmp/ccIyvNrm.s:2455   .text.sigma_clear:0000000000000000 sigma_clear
     /tmp/ccIyvNrm.s:2505   .text.sigma_clear:0000000000000020 $d
     /tmp/ccIyvNrm.s:2511   .text.sigma_plus:0000000000000000 $t
     /tmp/ccIyvNrm.s:2519   .text.sigma_plus:0000000000000000 sigma_plus
     /tmp/ccIyvNrm.s:2573   .text.sigma_plus:0000000000000030 $d
     /tmp/ccIyvNrm.s:2579   .text.sigma_minus:0000000000000000 $t
     /tmp/ccIyvNrm.s:2587   .text.sigma_minus:0000000000000000 sigma_minus
     /tmp/ccIyvNrm.s:2641   .text.sigma_minus:0000000000000030 $d
     /tmp/ccIyvNrm.s:2647   .text.sigma_plus_x:0000000000000000 $t
     /tmp/ccIyvNrm.s:2655   .text.sigma_plus_x:0000000000000000 sigma_plus_x
     /tmp/ccIyvNrm.s:2718   .text.sigma_plus_x:000000000000003c $d
     /tmp/ccIyvNrm.s:2724   .text.sigma_val:0000000000000000 $t
     /tmp/ccIyvNrm.s:2732   .text.sigma_val:0000000000000000 sigma_val
     /tmp/ccIyvNrm.s:2913   .text.sigma_val:000000000000008c $d
     /tmp/ccIyvNrm.s:2921   .text.sigma_sum:0000000000000000 $t
     /tmp/ccIyvNrm.s:2929   .text.sigma_sum:0000000000000000 sigma_sum
     /tmp/ccIyvNrm.s:3034   .text.sigma_sum:0000000000000060 $d
     /tmp/ccIyvNrm.s:3041   .text.stats_mean:0000000000000000 $t
     /tmp/ccIyvNrm.s:3049   .text.stats_mean:0000000000000000 stats_mean
     /tmp/ccIyvNrm.s:3153   .text.stats_wmean:0000000000000000 $t
     /tmp/ccIyvNrm.s:3161   .text.stats_wmean:0000000000000000 stats_wmean
     /tmp/ccIyvNrm.s:3234   .text.stats_gmean:0000000000000000 $t
     /tmp/ccIyvNrm.s:3242   .text.stats_gmean:0000000000000000 stats_gmean
     /tmp/ccIyvNrm.s:3362   .text.stats_deviations:0000000000000000 $t
     /tmp/ccIyvNrm.s:3370   .text.stats_deviations:0000000000000000 stats_deviations
     /tmp/ccIyvNrm.s:3543   .text.stats_wdeviations:0000000000000000 $t
     /tmp/ccIyvNrm.s:3551   .text.stats_wdeviations:0000000000000000 stats_wdeviations
     /tmp/ccIyvNrm.s:3752   .text.stats_wdeviations:00000000000000c4 $d
     /tmp/ccIyvNrm.s:3758   .text.stats_sigper:0000000000000000 $t
     /tmp/ccIyvNrm.s:3766   .text.stats_sigper:0000000000000000 stats_sigper
     /tmp/ccIyvNrm.s:3827   .text.stats_correlation:0000000000000000 $t
     /tmp/ccIyvNrm.s:3835   .text.stats_correlation:0000000000000000 stats_correlation
     /tmp/ccIyvNrm.s:3882   .text.stats_correlation:000000000000002c $d
     /tmp/ccIyvNrm.s:3887   .text.stats_COV:0000000000000000 $t
     /tmp/ccIyvNrm.s:3895   .text.stats_COV:0000000000000000 stats_COV
     /tmp/ccIyvNrm.s:4006   .text.stats_COV:000000000000007c $d
     /tmp/ccIyvNrm.s:4011   .text.stats_LR:0000000000000000 $t
     /tmp/ccIyvNrm.s:4019   .text.stats_LR:0000000000000000 stats_LR
     /tmp/ccIyvNrm.s:4099   .text.stats_xhat:0000000000000000 $t
     /tmp/ccIyvNrm.s:4107   .text.stats_xhat:0000000000000000 stats_xhat
     /tmp/ccIyvNrm.s:4150   .text.stats_xhat:0000000000000022 $d
     /tmp/ccIyvNrm.s:4156   .text.stats_xhat:0000000000000028 $t
     /tmp/ccIyvNrm.s:4281   .text.stats_yhat:0000000000000000 $t
     /tmp/ccIyvNrm.s:4289   .text.stats_yhat:0000000000000000 stats_yhat
     /tmp/ccIyvNrm.s:4332   .text.stats_yhat:0000000000000022 $d
     /tmp/ccIyvNrm.s:4338   .text.stats_yhat:0000000000000028 $t
     /tmp/ccIyvNrm.s:4448   .text.stats_random:0000000000000000 $t
     /tmp/ccIyvNrm.s:4456   .text.stats_random:0000000000000000 stats_random
     /tmp/ccIyvNrm.s:4562   .text.stats_random:0000000000000064 $d
     /tmp/ccIyvNrm.s:4568   .text.stats_sto_random:0000000000000000 $t
     /tmp/ccIyvNrm.s:4576   .text.stats_sto_random:0000000000000000 stats_sto_random
     /tmp/ccIyvNrm.s:4642   .text.stats_sto_random:0000000000000038 $d
     /tmp/ccIyvNrm.s:4647   .text.betai:0000000000000000 $t
     /tmp/ccIyvNrm.s:4655   .text.betai:0000000000000000 betai
     /tmp/ccIyvNrm.s:4967   .text.betai:0000000000000184 $d

UNDEFINED SYMBOLS
ARM GAS  /tmp/ccIyvNrm.s 			page 125


main_ram
decimal128ToNumber
packed128_from_number
decimal64ToNumber
packed_from_number
dn_multiply
decNumberSquare
dn_ln
dn_subtract
dn_sqrt
dn_divide
dn_lt
dn_1
dn__1
const_1
const__1
int_to_dn
dn_abs
decNumberCopy
DispMsg
dn_le0
decNumberZero
setRegister
dn_exp
dn_abs_lt
const_1e_32
dn_p1
decNumberRecip
dn_m1
dn_add
dn_1m
busy
dn_inc
dn_mul2
dn_minus
dn_eq
report_err
move_retstk
xset
xcopy
getXY
ullint_to_dn
is_dblmode
setX_int_sgn
zero_X
packed128_from_packed
packed_from_packed128
StackBase
get_reg_n
get_const
setX
const_2
dn_mul100
setY
set_NaN
const_randfac
getX_int
ARM GAS  /tmp/ccIyvNrm.s 			page 126


getX
dn_to_ull
dn_compare
dn_eq0
dn_p2
decNumberLnBeta
