// Seed: 651960569
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout tri id_6;
  assign module_1.id_1 = 0;
  output wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_16;
  assign id_6 = id_4[-1] == id_4 <= id_11;
endmodule
module module_1 #(
    parameter id_8 = 32'd99
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9
);
  inout wire id_9;
  input wire _id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  input wire id_2;
  output supply0 id_1;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_6,
      id_4,
      id_1,
      id_9,
      id_9,
      id_7,
      id_9,
      id_1,
      id_3,
      id_9,
      id_7,
      id_9,
      id_3
  );
  logic [1 : -1] id_10, id_11;
  assign id_1 = id_4;
  assign id_4[-1 : id_8] = 1 == id_8;
  assign id_1 = -1;
  wire id_12;
endmodule
