

================================================================
== Vivado HLS Report for 'aes_main'
================================================================
* Date:           Fri Apr  6 15:28:25 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        trito
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvf1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1092|  1092|  1093|  1093|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                |                      |  Latency  |  Interval | Pipeline|
        |            Instance            |        Module        | min | max | min | max |   Type  |
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_MixColumn_AddRoundKe_fu_96  |MixColumn_AddRoundKe  |   30|   30|   30|   30|   none  |
        |grp_KeySchedule_fu_106          |KeySchedule           |  562|  562|  562|  562|   none  |
        |grp_ByteSub_ShiftRow_fu_118     |ByteSub_ShiftRow      |   15|   15|   15|   15|   none  |
        |grp_AddRoundKey_fu_126          |AddRoundKey           |   17|   17|   17|   17|   none  |
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  441|  441|        49|          -|          -|     9|    no    |
        |- Loop 2  |   32|   32|         2|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!exitcond3_i)
	9  / (exitcond3_i)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	5  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / (!exitcond2_i)
13 --> 
	12  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_14 (11)  [2/2] 0.00ns  loc: Edited/3rd/aes.c:106->Edited/3rd/aes.c:629
:4  call fastcc void @KeySchedule([32 x i32]* %key) nounwind


 <State 2>: 0.00ns
ST_2: StgValue_15 (11)  [1/2] 0.00ns  loc: Edited/3rd/aes.c:106->Edited/3rd/aes.c:629
:4  call fastcc void @KeySchedule([32 x i32]* %key) nounwind


 <State 3>: 0.43ns
ST_3: StgValue_16 (12)  [2/2] 0.43ns  loc: Edited/3rd/aes.c:110->Edited/3rd/aes.c:629
:5  call fastcc void @AddRoundKey([32 x i32]* %statemt, i6 0) nounwind


 <State 4>: 0.43ns
ST_4: StgValue_17 (7)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %statemt) nounwind, !map !44

ST_4: StgValue_18 (8)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %key) nounwind, !map !50

ST_4: StgValue_19 (9)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %out_r) nounwind, !map !54

ST_4: StgValue_20 (10)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @aes_main_str) nounwind

ST_4: StgValue_21 (12)  [1/2] 0.00ns  loc: Edited/3rd/aes.c:110->Edited/3rd/aes.c:629
:5  call fastcc void @AddRoundKey([32 x i32]* %statemt, i6 0) nounwind

ST_4: StgValue_22 (13)  [1/1] 0.43ns  loc: Edited/3rd/aes.c:112->Edited/3rd/aes.c:629
:6  br label %1


 <State 5>: 0.44ns
ST_5: i_i (15)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:112->Edited/3rd/aes.c:629
:0  %i_i = phi i4 [ 1, %0 ], [ %tmp_i, %2 ]

ST_5: exitcond3_i (16)  [1/1] 0.44ns  loc: Edited/3rd/aes.c:112->Edited/3rd/aes.c:629
:1  %exitcond3_i = icmp eq i4 %i_i, -6

ST_5: empty (17)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

ST_5: StgValue_26 (18)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:112->Edited/3rd/aes.c:629
:3  br i1 %exitcond3_i, label %3, label %2

ST_5: StgValue_27 (20)  [2/2] 0.43ns  loc: Edited/3rd/aes.c:114->Edited/3rd/aes.c:629
:0  call fastcc void @ByteSub_ShiftRow([32 x i32]* %statemt) nounwind

ST_5: StgValue_28 (25)  [2/2] 0.43ns  loc: Edited/3rd/aes.c:117->Edited/3rd/aes.c:629
:0  call fastcc void @ByteSub_ShiftRow([32 x i32]* %statemt) nounwind


 <State 6>: 0.00ns
ST_6: StgValue_29 (20)  [1/2] 0.00ns  loc: Edited/3rd/aes.c:114->Edited/3rd/aes.c:629
:0  call fastcc void @ByteSub_ShiftRow([32 x i32]* %statemt) nounwind


 <State 7>: 0.81ns
ST_7: StgValue_30 (21)  [2/2] 0.00ns  loc: Edited/3rd/aes.c:115->Edited/3rd/aes.c:629
:1  call fastcc void @MixColumn_AddRoundKe([32 x i32]* %statemt, i4 %i_i) nounwind

ST_7: tmp_i (22)  [1/1] 0.81ns  loc: Edited/3rd/aes.c:112->Edited/3rd/aes.c:629
:2  %tmp_i = add i4 %i_i, 1


 <State 8>: 0.00ns
ST_8: StgValue_32 (21)  [1/2] 0.00ns  loc: Edited/3rd/aes.c:115->Edited/3rd/aes.c:629
:1  call fastcc void @MixColumn_AddRoundKe([32 x i32]* %statemt, i4 %i_i) nounwind

ST_8: StgValue_33 (23)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:112->Edited/3rd/aes.c:629
:3  br label %1


 <State 9>: 0.00ns
ST_9: StgValue_34 (25)  [1/2] 0.00ns  loc: Edited/3rd/aes.c:117->Edited/3rd/aes.c:629
:0  call fastcc void @ByteSub_ShiftRow([32 x i32]* %statemt) nounwind


 <State 10>: 0.43ns
ST_10: StgValue_35 (26)  [2/2] 0.43ns  loc: Edited/3rd/aes.c:118->Edited/3rd/aes.c:629
:1  call fastcc void @AddRoundKey([32 x i32]* %statemt, i6 10) nounwind


 <State 11>: 0.43ns
ST_11: StgValue_36 (26)  [1/2] 0.00ns  loc: Edited/3rd/aes.c:118->Edited/3rd/aes.c:629
:1  call fastcc void @AddRoundKey([32 x i32]* %statemt, i6 10) nounwind

ST_11: StgValue_37 (27)  [1/1] 0.43ns  loc: Edited/3rd/aes.c:121->Edited/3rd/aes.c:629
:2  br label %4


 <State 12>: 1.24ns
ST_12: i_1_i (29)  [1/1] 0.00ns
:0  %i_1_i = phi i5 [ 0, %3 ], [ %i, %5 ]

ST_12: i_1_i_cast1 (30)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:121->Edited/3rd/aes.c:629
:1  %i_1_i_cast1 = zext i5 %i_1_i to i32

ST_12: exitcond2_i (31)  [1/1] 0.39ns  loc: Edited/3rd/aes.c:121->Edited/3rd/aes.c:629
:2  %exitcond2_i = icmp eq i5 %i_1_i, -16

ST_12: empty_9 (32)  [1/1] 0.00ns
:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_12: i (33)  [1/1] 0.78ns  loc: Edited/3rd/aes.c:121->Edited/3rd/aes.c:629
:4  %i = add i5 %i_1_i, 1

ST_12: StgValue_43 (34)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:121->Edited/3rd/aes.c:629
:5  br i1 %exitcond2_i, label %encrypt.exit, label %5

ST_12: statemt_addr (36)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:123->Edited/3rd/aes.c:629
:0  %statemt_addr = getelementptr [32 x i32]* %statemt, i32 0, i32 %i_1_i_cast1

ST_12: statemt_load (37)  [2/2] 1.24ns  loc: Edited/3rd/aes.c:123->Edited/3rd/aes.c:629
:1  %statemt_load = load i32* %statemt_addr, align 4

ST_12: StgValue_46 (42)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:632
encrypt.exit:0  ret void


 <State 13>: 2.47ns
ST_13: statemt_load (37)  [1/2] 1.24ns  loc: Edited/3rd/aes.c:123->Edited/3rd/aes.c:629
:1  %statemt_load = load i32* %statemt_addr, align 4

ST_13: out_addr (38)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:123->Edited/3rd/aes.c:629
:2  %out_addr = getelementptr [32 x i32]* %out_r, i32 0, i32 %i_1_i_cast1

ST_13: StgValue_49 (39)  [1/1] 1.24ns  loc: Edited/3rd/aes.c:123->Edited/3rd/aes.c:629
:3  store i32 %statemt_load, i32* %out_addr, align 4

ST_13: StgValue_50 (40)  [1/1] 0.00ns  loc: Edited/3rd/aes.c:121->Edited/3rd/aes.c:629
:4  br label %4



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ statemt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ worda]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=15; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ Sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Rcon0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_15  (call             ) [ 00000000000000]
StgValue_17  (specbitsmap      ) [ 00000000000000]
StgValue_18  (specbitsmap      ) [ 00000000000000]
StgValue_19  (specbitsmap      ) [ 00000000000000]
StgValue_20  (spectopmodule    ) [ 00000000000000]
StgValue_21  (call             ) [ 00000000000000]
StgValue_22  (br               ) [ 00001111100000]
i_i          (phi              ) [ 00000111100000]
exitcond3_i  (icmp             ) [ 00000111100000]
empty        (speclooptripcount) [ 00000000000000]
StgValue_26  (br               ) [ 00000000000000]
StgValue_29  (call             ) [ 00000000000000]
tmp_i        (add              ) [ 00001100100000]
StgValue_32  (call             ) [ 00000000000000]
StgValue_33  (br               ) [ 00001111100000]
StgValue_34  (call             ) [ 00000000000000]
StgValue_36  (call             ) [ 00000000000000]
StgValue_37  (br               ) [ 00000000000111]
i_1_i        (phi              ) [ 00000000000010]
i_1_i_cast1  (zext             ) [ 00000000000001]
exitcond2_i  (icmp             ) [ 00000000000011]
empty_9      (speclooptripcount) [ 00000000000000]
i            (add              ) [ 00000000000111]
StgValue_43  (br               ) [ 00000000000000]
statemt_addr (getelementptr    ) [ 00000000000001]
StgValue_46  (ret              ) [ 00000000000000]
statemt_load (load             ) [ 00000000000000]
out_addr     (getelementptr    ) [ 00000000000000]
StgValue_49  (store            ) [ 00000000000000]
StgValue_50  (br               ) [ 00000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="statemt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="statemt"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="key">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="worda">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="worda"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Sbox">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sbox"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Rcon0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rcon0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeySchedule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AddRoundKey"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_main_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ByteSub_ShiftRow"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MixColumn_AddRoundKe"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="statemt_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="5" slack="0"/>
<pin id="52" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="statemt_addr/12 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="5" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="58" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="statemt_load/12 "/>
</bind>
</comp>

<comp id="60" class="1004" name="out_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="5" slack="1"/>
<pin id="64" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/13 "/>
</bind>
</comp>

<comp id="67" class="1004" name="StgValue_49_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="5" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_49/13 "/>
</bind>
</comp>

<comp id="73" class="1005" name="i_i_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="4" slack="1"/>
<pin id="75" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="77" class="1004" name="i_i_phi_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="4" slack="1"/>
<pin id="81" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/5 "/>
</bind>
</comp>

<comp id="85" class="1005" name="i_1_i_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="5" slack="1"/>
<pin id="87" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1_i (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="i_1_i_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="5" slack="0"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_i/12 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_MixColumn_AddRoundKe_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="2"/>
<pin id="100" dir="0" index="3" bw="32" slack="0"/>
<pin id="101" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_30/7 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_KeySchedule_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="0" index="3" bw="8" slack="0"/>
<pin id="111" dir="0" index="4" bw="8" slack="0"/>
<pin id="112" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_14/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_ByteSub_ShiftRow_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_27/5 StgValue_28/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_AddRoundKey_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="5" slack="0"/>
<pin id="130" dir="0" index="3" bw="32" slack="0"/>
<pin id="131" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_16/3 StgValue_35/10 "/>
</bind>
</comp>

<comp id="137" class="1004" name="exitcond3_i_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="4" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3_i/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_i_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="2"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i/7 "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_1_i_cast1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="0"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_i_cast1/12 "/>
</bind>
</comp>

<comp id="154" class="1004" name="exitcond2_i_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="0" index="1" bw="5" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2_i/12 "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/12 "/>
</bind>
</comp>

<comp id="169" class="1005" name="tmp_i_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="1"/>
<pin id="171" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="174" class="1005" name="i_1_i_cast1_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_1_i_cast1 "/>
</bind>
</comp>

<comp id="182" class="1005" name="i_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="187" class="1005" name="statemt_addr_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="1"/>
<pin id="189" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="statemt_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="46" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="46" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="55" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="84"><net_src comp="77" pin="4"/><net_sink comp="73" pin=0"/></net>

<net id="88"><net_src comp="38" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="104"><net_src comp="73" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="106" pin=3"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="106" pin=4"/></net>

<net id="123"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="141"><net_src comp="77" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="73" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="89" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="158"><net_src comp="89" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="40" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="89" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="44" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="143" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="177"><net_src comp="149" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="185"><net_src comp="160" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="190"><net_src comp="48" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="55" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: statemt | {3 4 5 6 7 8 9 10 11 }
	Port: out_r | {13 }
	Port: worda | {1 2 }
 - Input state : 
	Port: aes_main : statemt | {3 4 5 6 7 8 9 10 11 12 13 }
	Port: aes_main : key | {1 2 }
	Port: aes_main : worda | {1 2 3 4 7 8 10 11 }
	Port: aes_main : Sbox | {1 2 5 6 9 }
	Port: aes_main : Rcon0 | {1 2 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		exitcond3_i : 1
		StgValue_26 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		i_1_i_cast1 : 1
		exitcond2_i : 1
		i : 1
		StgValue_43 : 2
		statemt_addr : 2
		statemt_load : 3
	State 13
		StgValue_49 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|          | grp_MixColumn_AddRoundKe_fu_96 |    2    |  4.466  |   702   |   1540  |
|   call   |     grp_KeySchedule_fu_106     |    0    |  4.091  |   1454  |   695   |
|          |   grp_ByteSub_ShiftRow_fu_118  |    0    |   3.74  |   304   |   344   |
|          |     grp_AddRoundKey_fu_126     |    0    |  1.568  |   272   |   198   |
|----------|--------------------------------|---------|---------|---------|---------|
|    add   |          tmp_i_fu_143          |    0    |    0    |    17   |    10   |
|          |            i_fu_160            |    0    |    0    |    20   |    11   |
|----------|--------------------------------|---------|---------|---------|---------|
|   icmp   |       exitcond3_i_fu_137       |    0    |    0    |    0    |    2    |
|          |       exitcond2_i_fu_154       |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|   zext   |       i_1_i_cast1_fu_149       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    2    |  13.865 |   2769  |   2802  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|Rcon0|    0   |    8   |    4   |
| Sbox|    1   |    0   |    0   |
|worda|    2   |    0   |    0   |
+-----+--------+--------+--------+
|Total|    3   |    8   |    4   |
+-----+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| i_1_i_cast1_reg_174|   32   |
|    i_1_i_reg_85    |    5   |
|     i_i_reg_73     |    4   |
|      i_reg_182     |    5   |
|statemt_addr_reg_187|    5   |
|    tmp_i_reg_169   |    4   |
+--------------------+--------+
|        Total       |   55   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_55    |  p0  |   2  |   5  |   10   ||    9    |
|       i_i_reg_73       |  p0  |   2  |   4  |    8   ||    9    |
| grp_AddRoundKey_fu_126 |  p2  |   2  |   5  |   10   |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   28   ||  1.281  ||    18   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |   13   |  2769  |  2802  |
|   Memory  |    3   |    -   |    8   |    4   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   55   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   15   |  2832  |  2824  |
+-----------+--------+--------+--------+--------+
