==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.2
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Analyzing design file 'layer.cpp' ... 
@I [HLS-10] Analyzing design file 'bnn.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'if_mac' into 'conv' (layer.cpp:74) automatically.
@I [XFORM-602] Inlining function 'std::sqrt' into 'dense.1' (layer.cpp:154) automatically.
@I [XFORM-602] Inlining function 'std::sqrt' into 'dense' (layer.cpp:154) automatically.
@I [XFORM-602] Inlining function 'bnn_xcel' into 'dut' (bnn.cpp:36) automatically.
@W [SYNCHK-23] bnn.cpp:32: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@W [XFORM-503] Cannot unroll loop 'LOOP_DENSE_0' (layer.cpp:157) in function 'dense': cannot completely unroll a loop with a variable trip count.
@W [XFORM-503] Cannot unroll loop 'LOOP_DENSE_1' (layer.cpp:159) in function 'dense': cannot completely unroll a loop with a variable trip count.
@W [XFORM-503] Cannot unroll loop 'LOOP_DENSE_0' (layer.cpp:157) in function 'dense.1': cannot completely unroll a loop with a variable trip count.
@W [XFORM-503] Cannot unroll loop 'LOOP_DENSE_1' (layer.cpp:159) in function 'dense.1': cannot completely unroll a loop with a variable trip count.
@I [XFORM-501] Unrolling loop 'LOOP_RESHAPE_0' (layer.cpp:130) in function 'reshape' completely.
@W [XFORM-505] Pipeline directive for loop 'LOOP_RESHAPE_0' (layer.cpp:130) in function 'reshape' has been removed because the loop is unrolled completely.
@I [XFORM-501] Unrolling loop 'LOOP_RESHAPE_1' (layer.cpp:131) in function 'reshape' completely.
@W [XFORM-505] Pipeline directive for loop 'LOOP_RESHAPE_1' (layer.cpp:131) in function 'reshape' has been removed because the loop is unrolled completely.
@I [XFORM-501] Unrolling loop 'LOOP_RESHAPE_2' (layer.cpp:132) in function 'reshape' completely.
@I [XFORM-501] Unrolling loop 'LOOP_MAX_POOL_0' (layer.cpp:105) in function 'max_pool' completely.
@W [XFORM-505] Pipeline directive for loop 'LOOP_MAX_POOL_0' (layer.cpp:105) in function 'max_pool' has been removed because the loop is unrolled completely.
@W [XFORM-503] Cannot unroll loop 'LOOP_MAX_POOL_1' (layer.cpp:106) in function 'max_pool': cannot completely unroll a loop with a variable trip count.
@W [XFORM-503] Cannot unroll loop 'LOOP_MAX_POOL_2' (layer.cpp:107) in function 'max_pool': cannot completely unroll a loop with a variable trip count.
@W [XFORM-503] Cannot unroll loop 'LOOP_MAX_POOL_3' (layer.cpp:108) in function 'max_pool': cannot completely unroll a loop with a variable trip count.
@I [XFORM-501] Unrolling loop 'LOOP_MAX_POOL_4' (layer.cpp:111) in function 'max_pool' completely.
@W [XFORM-505] Pipeline directive for loop 'LOOP_MAX_POOL_4' (layer.cpp:111) in function 'max_pool' has been removed because the loop is unrolled completely.
@I [XFORM-501] Unrolling loop 'LOOP_MAX_POOL_5' (layer.cpp:112) in function 'max_pool' completely.
@W [XFORM-505] Pipeline directive for loop 'LOOP_MAX_POOL_5' (layer.cpp:112) in function 'max_pool' has been removed because the loop is unrolled completely.
@W [XFORM-503] Cannot unroll loop 'LOOP_N' (layer.cpp:64) in function 'conv': cannot completely unroll a loop with a variable trip count.
@W [XFORM-503] Cannot unroll loop 'LOOP_X' (layer.cpp:65) in function 'conv': cannot completely unroll a loop with a variable trip count.
@W [XFORM-503] Cannot unroll loop 'LOOP_Y' (layer.cpp:66) in function 'conv': cannot completely unroll a loop with a variable trip count.
@W [XFORM-503] Cannot unroll loop 'LOOP_M' (layer.cpp:69) in function 'conv': cannot completely unroll a loop with a variable trip count.
@I [XFORM-501] Unrolling loop 'LOOP_C' (layer.cpp:72) in function 'conv' completely.
@W [XFORM-505] Pipeline directive for loop 'LOOP_C' (layer.cpp:72) in function 'conv' has been removed because the loop is unrolled completely.
@I [XFORM-501] Unrolling loop 'LOOP_R' (layer.cpp:73) in function 'conv' completely.
@W [XFORM-505] Pipeline directive for loop 'LOOP_R' (layer.cpp:73) in function 'conv' has been removed because the loop is unrolled completely.
@I [XFORM-101] Partitioning array 'mem_conv2' (bnn.cpp:50) in dimension 1 with a block factor 16.
@I [XFORM-101] Partitioning array 'mem_conv1' (bnn.cpp:49) in dimension 1 with a block factor 16.
@I [XFORM-101] Partitioning array 'threshold1.V'  in dimension 1 with a block factor 16.
@I [XFORM-101] Partitioning array 'threshold2.V'  in dimension 1 with a block factor 16.
@I [XFORM-101] Partitioning array 'input' (bnn.cpp:24) in dimension 1 with a block factor 16.
@I [XFORM-602] Inlining function 'std::sqrt' into 'dense.1' (layer.cpp:154) automatically.
@I [XFORM-602] Inlining function 'std::sqrt' into 'dense' (layer.cpp:154) automatically.
@I [XFORM-602] Inlining function 'bnn_xcel' into 'dut' (bnn.cpp:36) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock to (layer.cpp:19:1) in function 'if_mac'... converting 4 basic blocks.
@I [XFORM-602] Inlining function 'if_mac' into 'conv' (layer.cpp:74) automatically.
@I [XFORM-11] Balancing expressions in function 'max_pool' (layer.cpp:99)...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'conv' (layer.cpp:57)...27 expression(s) balanced.
@W [XFORM-542] Cannot flatten a loop nest 'LOOP_MAX_POOL_2' (layer.cpp:107:50) in function 'max_pool' : 
               the outer loop is not a perfect loop.
@W [XFORM-542] Cannot flatten a loop nest 'LOOP_MAX_POOL_1' (layer.cpp:106:48) in function 'max_pool' : 
               the outer loop is not a perfect loop.
@W [XFORM-542] Cannot flatten a loop nest 'LOOP_DENSE_0' (layer.cpp:157:45) in function 'dense.1' : 
               the outer loop is not a perfect loop.
@W [XFORM-542] Cannot flatten a loop nest 'LOOP_DENSE_0' (layer.cpp:157:45) in function 'dense' : 
               the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
@W [XFORM-542] Cannot flatten a loop nest 'LOOP_Y' (layer.cpp:66:43) in function 'conv' : 
               the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
@W [XFORM-542] Cannot flatten a loop nest 'LOOP_X' (layer.cpp:65:41) in function 'conv' : 
               the outer loop is not a perfect loop.
@W [XFORM-542] Cannot flatten a loop nest 'LOOP_N' (layer.cpp:64:39) in function 'conv' : 
               the outer loop is not a perfect loop.
@I [HLS-111] Elapsed time: 371.28 seconds; current memory usage: 572 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'dut' ...
@W [SYN-103] Legalizing function name 'dut_dense.1' to 'dut_dense_1'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut_pad' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 17.72 seconds; current memory usage: 574 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut_pad' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.88 seconds; current memory usage: 574 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut_conv' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
@W [SCHED-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
@W [SCHED-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
@I [SCHED-61] Pipelining loop 'LOOP_M'.
@W [SCHED-69] Unable to schedule 'load' operation ('input_0_load_329', layer.cpp:75) on array 'input_0' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 5, Depth: 24.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 2.02 seconds; current memory usage: 578 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut_conv' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 3.99 seconds; current memory usage: 581 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut_max_pool' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
@W [SCHED-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
@I [SCHED-61] Pipelining loop 'LOOP_MAX_POOL_3'.
@W [SCHED-69] Unable to schedule 'load' operation ('input_0_load_324', layer.cpp:113) on array 'input_0' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 20.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 15.18 seconds; current memory usage: 601 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut_max_pool' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 41.06 seconds; current memory usage: 630 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut_reshape' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 40.61 seconds; current memory usage: 634 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut_reshape' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 9.24 seconds; current memory usage: 642 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut_dense_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
@I [SCHED-61] Pipelining loop 'LOOP_DENSE_1'.
@W [SCHED-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('one_out', layer.cpp:161) and 'fadd' operation ('one_out', layer.cpp:161).
@W [SCHED-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('one_out', layer.cpp:161) and 'fadd' operation ('one_out', layer.cpp:161).
@W [SCHED-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('one_out', layer.cpp:161) and 'fadd' operation ('one_out', layer.cpp:161).
@W [SCHED-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('one_out', layer.cpp:161) and 'fadd' operation ('one_out', layer.cpp:161).
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 5, Depth: 33.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 9.2 seconds; current memory usage: 642 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut_dense_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.5 seconds; current memory usage: 643 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut_dense' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
@I [SCHED-61] Pipelining loop 'LOOP_DENSE_1'.
@W [SCHED-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('one_out', layer.cpp:161) and 'fadd' operation ('one_out', layer.cpp:161).
@W [SCHED-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('one_out', layer.cpp:161) and 'fadd' operation ('one_out', layer.cpp:161).
@W [SCHED-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('one_out', layer.cpp:161) and 'fadd' operation ('one_out', layer.cpp:161).
@W [SCHED-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('one_out', layer.cpp:161) and 'fadd' operation ('one_out', layer.cpp:161).
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 5, Depth: 13.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.62 seconds; current memory usage: 643 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut_dense' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.4 seconds; current memory usage: 644 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.42 seconds; current memory usage: 644 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.92 seconds; current memory usage: 645 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut_pad' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'dut_mul_mul_12ns_14ns_26_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_mul_mul_13ns_15ns_28_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_mux_16to1_sel32_1_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_urem_12ns_10ns_12_16_seq': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_urem_13ns_10ns_13_17_seq': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dut_pad'.
@I [HLS-111] Elapsed time: 0.8 seconds; current memory usage: 646 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut_conv' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'dut_mul_mul_13ns_15ns_28_1': 10 instance(s).
@I [RTGEN-100] Generating core module 'dut_mux_16to1_sel32_1_1': 9 instance(s).
@I [RTGEN-100] Generating core module 'dut_mux_16to1_sel32_8_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_urem_13ns_10ns_13_17': 10 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dut_conv'.
@I [HLS-111] Elapsed time: 1.3 seconds; current memory usage: 654 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut_max_pool' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'dut_mul_mul_13ns_11ns_24_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_mul_mul_15ns_13ns_28_1': 4 instance(s).
@I [RTGEN-100] Generating core module 'dut_mux_16to1_sel32_1_1': 4 instance(s).
@I [RTGEN-100] Generating core module 'dut_urem_11ns_10ns_11_15': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_urem_13ns_10ns_13_17': 4 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dut_max_pool'.
@I [HLS-111] Elapsed time: 9.07 seconds; current memory usage: 678 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut_reshape' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'dut_reshape'.
@I [HLS-111] Elapsed time: 41.63 seconds; current memory usage: 784 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut_dense_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'dut_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_fcmp_32ns_32ns_1_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_mux_16to1_sel32_1_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_sitofp_32ns_32_6': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dut_dense_1'.
@I [HLS-111] Elapsed time: 9.19 seconds; current memory usage: 805 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut_dense' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'dut_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_fcmp_32ns_32ns_1_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_sitofp_32ns_32_6': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dut_dense'.
@I [HLS-111] Elapsed time: 0.61 seconds; current memory usage: 807 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'dut/strm_in_V_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'dut/strm_out_V_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'dut'.
@I [HLS-111] Elapsed time: 1.19 seconds; current memory usage: 812 MB.
@I [RTMG-282] Generating pipelined core: 'dut_urem_12ns_10ns_12_16_seq_div'
@I [RTMG-282] Generating pipelined core: 'dut_urem_13ns_10ns_13_17_seq_div'
@I [RTMG-282] Generating pipelined core: 'dut_urem_13ns_10ns_13_17_div'
@I [RTMG-279] Implementing memory 'dut_conv_w_conv1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dut_conv_w_conv2_rom' using auto ROMs.
@I [RTMG-282] Generating pipelined core: 'dut_urem_11ns_10ns_11_15_div'
@I [RTMG-279] Implementing memory 'dut_dense_1_b_fc1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dut_dense_1_w_fc1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dut_dense_w_fc2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dut_dense_b_fc2_rom' using distributed ROMs.
@W [RTMG-274] Memory 'dut_threshold1_V_0' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'dut_threshold1_V_0_rom' using block ROMs.
@W [RTMG-274] Memory 'dut_threshold1_V_1' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'dut_threshold1_V_1_rom' using block ROMs.
@W [RTMG-274] Memory 'dut_threshold1_V_2' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'dut_threshold1_V_2_rom' using block ROMs.
@W [RTMG-274] Memory 'dut_threshold1_V_3' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'dut_threshold1_V_3_rom' using block ROMs.
@W [RTMG-274] Memory 'dut_threshold1_V_4' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'dut_threshold1_V_4_rom' using block ROMs.
@W [RTMG-274] Memory 'dut_threshold1_V_5' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'dut_threshold1_V_5_rom' using block ROMs.
@W [RTMG-274] Memory 'dut_threshold1_V_6' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'dut_threshold1_V_6_rom' using block ROMs.
@W [RTMG-274] Memory 'dut_threshold1_V_7' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'dut_threshold1_V_7_rom' using block ROMs.
@W [RTMG-274] Memory 'dut_threshold1_V_8' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'dut_threshold1_V_8_rom' using block ROMs.
@W [RTMG-274] Memory 'dut_threshold1_V_9' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'dut_threshold1_V_9_rom' using block ROMs.
@W [RTMG-274] Memory 'dut_threshold1_V_10' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'dut_threshold1_V_10_rom' using block ROMs.
@W [RTMG-274] Memory 'dut_threshold1_V_11' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'dut_threshold1_V_11_rom' using block ROMs.
@W [RTMG-274] Memory 'dut_threshold1_V_12' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'dut_threshold1_V_12_rom' using block ROMs.
@W [RTMG-274] Memory 'dut_threshold2_V_0' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'dut_threshold2_V_0_rom' using block ROMs.
@W [RTMG-274] Memory 'dut_threshold2_V_1' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'dut_threshold2_V_1_rom' using block ROMs.
@W [RTMG-274] Memory 'dut_threshold2_V_2' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'dut_threshold2_V_2_rom' using block ROMs.
@W [RTMG-274] Memory 'dut_threshold2_V_3' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'dut_threshold2_V_3_rom' using block ROMs.
@W [RTMG-274] Memory 'dut_threshold2_V_4' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'dut_threshold2_V_4_rom' using block ROMs.
@W [RTMG-274] Memory 'dut_threshold2_V_5' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'dut_threshold2_V_5_rom' using block ROMs.
@W [RTMG-274] Memory 'dut_threshold2_V_6' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'dut_threshold2_V_6_rom' using block ROMs.
@I [RTMG-278] Implementing memory 'dut_mem_conv1_0_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dut_input_0_ram' using distributed RAMs.
@W [RTMG-274] Memory 'dut_input_1' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'dut_input_1_rom' using distributed ROMs.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for dut.
@I [VHDL-304] Generating VHDL RTL for dut.
@I [VLOG-307] Generating Verilog RTL for dut.
@I [HLS-112] Total elapsed time: 646.230 seconds; peak memory usage: 812 MB.
