Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Aug 23 10:35:50 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_adc_data_captu_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_adc_data_captu_0_0 (xilinx.com:user:rfsoc_adc_data_capture:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Aug 19 11:45:06 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_adc_data_captu_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_adc_data_captu_0_0 (xilinx.com:user:rfsoc_adc_data_capture:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Aug 16 15:17:47 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_adc_data_captu_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_adc_data_captu_0_0 (xilinx.com:user:rfsoc_adc_data_capture:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Aug 16 15:11:38 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_adc_data_captu_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_adc_data_captu_0_0 (xilinx.com:user:rfsoc_adc_data_capture:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Aug 15 15:08:55 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_adc_data_captu_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_adc_data_captu_0_0 (xilinx.com:user:rfsoc_adc_data_capture:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Aug 15 14:12:54 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_adc_data_captu_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_adc_data_captu_0_0 (xilinx.com:user:rfsoc_adc_data_capture:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Aug 15 10:13:43 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_adc_data_captu_0_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_adc_data_captu_0_0 (xilinx.com:user:rfsoc_adc_data_capture:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Aug 15 09:29:12 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_adc_data_captu_0_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_adc_data_captu_0_0 (xilinx.com:user:rfsoc_adc_data_capture:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 13:20:40 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_adc_data_captu_0_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_adc_data_captu_0_0 (xilinx.com:user:rfsoc_adc_data_capture:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:45:48 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_9_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_9_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:45:48 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_8_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_8_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:45:48 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_7_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_7_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:45:48 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_6_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_6_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:45:48 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_5_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_5_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:45:48 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_4_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_4_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:45:48 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_3_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_3_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:45:48 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_2_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_2_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:45:48 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:45:48 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_15_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_15_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:45:48 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_14_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_14_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:45:48 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_13_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_13_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:45:48 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_12_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_12_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:45:48 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_11_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_11_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:45:48 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_10_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_10_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:45:48 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:44:49 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_9_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_9_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:44:49 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_8_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_8_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:44:49 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_7_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_7_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:44:49 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_6_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_6_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:44:49 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_5_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_5_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:44:49 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_4_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_4_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:44:49 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_3_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_3_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:44:49 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_2_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_2_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:44:49 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:44:49 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_15_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_15_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:44:49 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_14_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_14_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:44:49 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_13_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_13_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:44:49 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_12_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_12_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:44:49 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_11_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_11_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:44:49 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_10_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_10_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:44:49 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 14 11:44:49 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_adc_data_captu_0_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_adc_data_captu_0_0 (xilinx.com:user:rfsoc_adc_data_capture:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 11:03:21 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_adc_data_captu_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_adc_data_captu_0_0 (xilinx.com:user:rfsoc_adc_data_capture:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:21:22 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_9_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_9_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:21:22 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_8_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_8_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:21:22 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_7_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_7_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:21:22 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_6_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_6_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:21:22 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_5_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_5_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:21:22 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_4_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_4_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:21:22 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_3_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_3_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:21:22 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_2_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_2_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:21:22 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:21:22 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_15_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_15_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:21:22 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_14_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_14_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:21:22 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_13_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_13_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:21:22 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_12_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_12_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:21:22 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_11_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_11_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:21:22 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_10_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_10_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:21:22 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:06:57 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_adc_data_captu_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_adc_data_captu_0_0 (xilinx.com:user:rfsoc_adc_data_capture:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:04:12 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_9_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_9_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:04:12 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_8_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_8_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:04:12 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_7_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_7_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:04:12 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_6_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_6_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:04:12 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_5_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_5_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:04:12 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_4_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_4_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:04:12 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_3_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_3_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:04:12 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_2_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_2_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:04:12 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:04:12 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_15_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_15_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:04:12 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_14_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_14_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:04:12 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_13_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_13_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:04:12 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_12_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_12_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:04:12 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_11_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_11_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:04:12 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_10_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_10_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug  6 10:04:12 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 13:03:27 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_adc_data_captu_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_adc_data_captu_0_0 (xilinx.com:user:rfsoc_adc_data_capture:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 12:13:49 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_adc_data_captu_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_adc_data_captu_0_0 (xilinx.com:user:rfsoc_adc_data_capture:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 12:13:13 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_trigger_controller_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_trigger_controller_0_0 (xilinx.com:user:trigger_controller:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 12:12:27 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_15_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_15_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 12:12:27 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_14_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_14_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 12:11:38 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_9_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_9_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

2. Failures
-----------

Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_14_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_15_0'.
If the problem persists, please contact Xilinx support.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 12:11:38 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_8_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_8_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

2. Failures
-----------

Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_14_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_15_0'.
If the problem persists, please contact Xilinx support.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 12:11:38 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_7_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_7_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

2. Failures
-----------

Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_14_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_15_0'.
If the problem persists, please contact Xilinx support.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 12:11:38 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_6_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_6_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

2. Failures
-----------

Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_14_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_15_0'.
If the problem persists, please contact Xilinx support.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 12:11:38 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_5_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_5_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

2. Failures
-----------

Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_14_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_15_0'.
If the problem persists, please contact Xilinx support.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 12:11:38 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_4_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_4_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

2. Failures
-----------

Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_14_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_15_0'.
If the problem persists, please contact Xilinx support.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 12:11:38 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_3_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_3_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

2. Failures
-----------

Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_14_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_15_0'.
If the problem persists, please contact Xilinx support.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 12:11:38 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_2_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_2_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

2. Failures
-----------

Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_14_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_15_0'.
If the problem persists, please contact Xilinx support.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 12:11:38 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

2. Failures
-----------

Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_14_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_15_0'.
If the problem persists, please contact Xilinx support.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 12:11:38 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_13_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_13_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 12:11:38 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_12_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_12_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 12:11:38 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_11_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_11_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 12:11:38 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_10_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_10_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 12:11:38 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 11:56:53 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_trigger_controller_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_trigger_controller_0_0 (xilinx.com:user:trigger_controller:1.0 (Rev. 2)) to Vivado generation flows.

2. Failures
-----------

Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_10_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_11_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_12_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_13_0'.
If the problem persists, please contact Xilinx support.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 11:56:53 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_9_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_9_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

2. Failures
-----------

Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_10_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_11_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_12_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_13_0'.
If the problem persists, please contact Xilinx support.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 11:56:53 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_8_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_8_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

2. Failures
-----------

Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_10_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_11_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_12_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_13_0'.
If the problem persists, please contact Xilinx support.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 11:56:53 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_7_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_7_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

2. Failures
-----------

Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_10_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_11_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_12_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_13_0'.
If the problem persists, please contact Xilinx support.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 11:56:53 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_6_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_6_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

2. Failures
-----------

Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_10_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_11_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_12_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_13_0'.
If the problem persists, please contact Xilinx support.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 11:56:53 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_5_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_5_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

2. Failures
-----------

Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_10_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_11_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_12_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_13_0'.
If the problem persists, please contact Xilinx support.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 11:56:53 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_4_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_4_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

2. Failures
-----------

Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_10_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_11_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_12_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_13_0'.
If the problem persists, please contact Xilinx support.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 11:56:53 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_3_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_3_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

2. Failures
-----------

Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_10_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_11_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_12_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_13_0'.
If the problem persists, please contact Xilinx support.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 11:56:53 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_2_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_2_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

2. Failures
-----------

Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_10_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_11_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_12_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_13_0'.
If the problem persists, please contact Xilinx support.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 11:56:53 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

2. Failures
-----------

Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_10_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_11_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_12_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_13_0'.
If the problem persists, please contact Xilinx support.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 11:56:53 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_15_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_15_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

2. Failures
-----------

Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_10_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_11_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_12_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_13_0'.
If the problem persists, please contact Xilinx support.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 11:56:53 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_14_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_14_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

2. Failures
-----------

Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_10_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_11_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_12_0'.
If the problem persists, please contact Xilinx support.
Could not write the upgrade log for 'top_level_rfsoc_data_pipeline_13_0'.
If the problem persists, please contact Xilinx support.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 11:56:53 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 11:56:53 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_adc_data_captu_0_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_adc_data_captu_0_0 (xilinx.com:user:rfsoc_adc_data_capture:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 23 12:07:22 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_adc_data_captu_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_adc_data_captu_0_0 (xilinx.com:user:rfsoc_adc_data_capture:1.0 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 23 12:06:50 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_adc_data_captu_0_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_adc_data_captu_0_0 (xilinx.com:user:rfsoc_adc_data_capture:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 23 10:46:29 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_adc_data_captu_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_adc_data_captu_0_0 (xilinx.com:user:rfsoc_adc_data_capture:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 22 18:20:58 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_adc_data_captu_0_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_adc_data_captu_0_0 (xilinx.com:user:rfsoc_adc_data_capture:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 22 15:32:13 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_adc_data_captu_0_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_adc_data_captu_0_0 (xilinx.com:user:rfsoc_adc_data_capture:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 22 14:31:14 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_adc_data_captu_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_adc_data_captu_0_0 (xilinx.com:user:rfsoc_adc_data_capture:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 22 09:58:37 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_adc_data_captu_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_adc_data_captu_0_0 (xilinx.com:user:rfsoc_adc_data_capture:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 22 09:11:47 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_adc_data_captu_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_adc_data_captu_0_0 (xilinx.com:user:rfsoc_adc_data_capture:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 18 11:26:18 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_9_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_9_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 18 11:26:18 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_8_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_8_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 18 11:26:18 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_7_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_7_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 18 11:26:18 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_6_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_6_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 18 11:26:18 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_5_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_5_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 18 11:26:18 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_4_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_4_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 18 11:26:18 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_3_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_3_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 18 11:26:18 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_2_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_2_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 18 11:26:18 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 18 11:26:18 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_15_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_15_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 18 11:26:18 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_14_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_14_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 18 11:26:18 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_13_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_13_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 18 11:26:18 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_12_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_12_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 18 11:26:18 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_11_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_11_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 18 11:26:18 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_10_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_10_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 18 11:26:18 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 21:52:35 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_trigger_controller_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of top_level_trigger_controller_0_0 (xilinx.com:user:trigger_controller:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'top_level_trigger_controller_0_0'. These changes may impact your design.


-Upgrade has added port 'pipeline_active_in_10'

-Upgrade has added port 'pipeline_active_in_11'

-Upgrade has added port 'pipeline_active_in_12'

-Upgrade has added port 'pipeline_active_in_13'

-Upgrade has added port 'pipeline_active_in_14'

-Upgrade has added port 'pipeline_active_in_15'

-Upgrade has added port 'pipeline_active_in_4'

-Upgrade has added port 'pipeline_active_in_5'

-Upgrade has added port 'pipeline_active_in_6'

-Upgrade has added port 'pipeline_active_in_7'

-Upgrade has added port 'pipeline_active_in_8'

-Upgrade has added port 'pipeline_active_in_9'

-Upgrade has added port 'trigger_c10'

-Upgrade has added port 'trigger_c11'

-Upgrade has added port 'trigger_c12'

-Upgrade has added port 'trigger_c13'

-Upgrade has added port 'trigger_c14'

-Upgrade has added port 'trigger_c15'

-Upgrade has added port 'trigger_c4'

-Upgrade has added port 'trigger_c5'

-Upgrade has added port 'trigger_c6'

-Upgrade has added port 'trigger_c7'

-Upgrade has added port 'trigger_c8'

-Upgrade has added port 'trigger_c9'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 15:38:44 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_9_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_9_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 15:38:44 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_8_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_8_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 15:38:44 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_7_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_7_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 15:38:44 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_6_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_6_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 15:38:44 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_5_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_5_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 15:38:44 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_4_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_4_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 15:38:44 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_3_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_3_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 15:38:44 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_2_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_2_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 15:38:44 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 15:38:44 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_15_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_15_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 15:38:44 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_14_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_14_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 15:38:44 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_13_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_13_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 15:38:44 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_12_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_12_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 15:38:44 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_11_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_11_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 15:38:44 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_10_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_10_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 15:38:44 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 14:40:57 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_9_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_9_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 14:40:57 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_8_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_8_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 14:40:57 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_7_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_7_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 14:40:57 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_6_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_6_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 14:40:57 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_5_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_5_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 14:40:57 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_4_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_4_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 14:40:57 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_3_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_3_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 14:40:57 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_2_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_2_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 14:40:57 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 14:40:57 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_15_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_15_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 14:40:57 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_14_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_14_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 14:40:57 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_13_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_13_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 14:40:57 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_12_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_12_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 14:40:57 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_11_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_11_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 14:40:57 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_10_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_10_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 14:40:57 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:26:29 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_9_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_9_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:26:29 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_8_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_8_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:26:29 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_7_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_7_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:26:29 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_6_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_6_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:26:29 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_5_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_5_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:26:29 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_4_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_4_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:26:29 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_3_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_3_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:26:29 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_2_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_2_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:26:29 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:26:29 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_15_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_15_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:26:29 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_14_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_14_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:26:29 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_13_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_13_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:26:29 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_12_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_12_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:26:29 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_11_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_11_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:26:29 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_10_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_10_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:26:29 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:11:07 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_9_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_9_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:11:07 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_8_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_8_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:11:07 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_7_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_7_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:11:07 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_6_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_6_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:11:07 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_5_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_5_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:11:07 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_4_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_4_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:11:07 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_3_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_3_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:11:07 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_2_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_2_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:11:07 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:11:07 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_15_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_15_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:11:07 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_14_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_14_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:11:07 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_13_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_13_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:11:07 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_12_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_12_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:11:07 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_11_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_11_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:11:07 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_10_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_10_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 10:11:07 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 09:35:10 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_9_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_9_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 09:35:10 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_8_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_8_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 09:35:10 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_7_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_7_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 09:35:10 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_6_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_6_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 09:35:10 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_5_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_5_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 09:35:10 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_4_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_4_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 09:35:10 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_3_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_3_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 09:35:10 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_2_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_2_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 09:35:10 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 09:35:10 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_15_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_15_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 09:35:10 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_14_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_14_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 09:35:10 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_13_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_13_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 09:35:10 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_12_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_12_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 09:35:10 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_11_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_11_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 09:35:10 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_10_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_10_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 09:35:10 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 17:26:17 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_9_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_9_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 17:26:17 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_8_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_8_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 17:26:17 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_7_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_7_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 17:26:17 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_6_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_6_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 17:26:17 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_5_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_5_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 17:26:17 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_4_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_4_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 17:26:17 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_3_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_3_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 17:26:17 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_2_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_2_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 17:26:17 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 17:26:17 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_15_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_15_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 17:26:17 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_14_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_14_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 17:26:17 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_13_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_13_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 17:26:17 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_12_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_12_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 17:26:17 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_11_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_11_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 17:26:17 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_10_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_10_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 17:26:17 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 14:19:05 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_9_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_9_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 14:19:05 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_8_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_8_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 14:19:05 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_7_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_7_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 14:19:04 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_6_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_6_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 14:19:04 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_5_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_5_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 14:19:04 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_4_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_4_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 14:19:04 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_3_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_3_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 14:19:04 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_2_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_2_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 14:19:04 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 14:19:04 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_15_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_15_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 14:19:04 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_14_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_14_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 14:19:04 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_13_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_13_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 14:19:04 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_12_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_12_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 14:19:04 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_11_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_11_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 14:19:04 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_10_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_10_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 14:19:04 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 10:24:32 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_9_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_9_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 10:24:32 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_8_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_8_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 10:24:32 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_7_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_7_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 10:24:32 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_6_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_6_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 10:24:32 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_5_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_5_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 10:24:32 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_4_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_4_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 10:24:32 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_3_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_3_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 10:24:32 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_2_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_2_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 10:24:32 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 10:24:32 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_15_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_15_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 10:24:32 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_14_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_14_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 10:24:32 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_13_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_13_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 10:24:32 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_12_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_12_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 10:24:32 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_11_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_11_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 10:24:32 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_10_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_10_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 10:24:32 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 09:26:57 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_3_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of top_level_rfsoc_data_pipeline_3_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'top_level_rfsoc_data_pipeline_3_0'. These changes may impact your design.


-Upgrade has removed port 'is_locking'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 09:26:57 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_2_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of top_level_rfsoc_data_pipeline_2_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'top_level_rfsoc_data_pipeline_2_0'. These changes may impact your design.


-Upgrade has removed port 'is_locking'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 09:26:57 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'top_level_rfsoc_data_pipeline_1_0'. These changes may impact your design.


-Upgrade has removed port 'is_locking'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 15 09:26:57 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'top_level_rfsoc_data_pipeline_0_0'. These changes may impact your design.


-Upgrade has removed port 'is_locking'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 11 14:37:21 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_3_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of top_level_rfsoc_data_pipeline_3_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'top_level_rfsoc_data_pipeline_3_0'.


-Upgrade has removed interface 'S_AXIS_0'

-Upgrade has removed interface 'm_axis_0'

-Upgrade has added interface 'S_AXIS' (xilinx.com:interface:axis:1.0)

-Upgrade has added interface 'm_axis' (xilinx.com:interface:axis:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'top_level_rfsoc_data_pipeline_3_0'. These changes may impact your design.


-Upgraded port 'gpio_in' width 16 differs from original width 8

-Upgrade has removed port 'S_AXIS_0_tdata'

-Upgrade has removed port 'S_AXIS_0_tready'

-Upgrade has removed port 'S_AXIS_0_tvalid'

-Upgrade has removed port 'count_val_in_0'

-Upgrade has removed port 'ext_trigger_0'

-Upgrade has removed port 'm_axis_0_tdata'

-Upgrade has removed port 'm_axis_0_tready'

-Upgrade has removed port 'm_axis_0_tvalid'

-Upgrade has added port 'S_AXIS_tdata'

-Upgrade has added port 'S_AXIS_tready'

-Upgrade has added port 'S_AXIS_tvalid'

-Upgrade has added port 'ext_trigger'

-Upgrade has added port 'is_selected'

-Upgrade has added port 'm_axis_tdata'

-Upgrade has added port 'm_axis_tready'

-Upgrade has added port 'm_axis_tvalid'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 11 14:37:21 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_2_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of top_level_rfsoc_data_pipeline_2_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'top_level_rfsoc_data_pipeline_2_0'.


-Upgrade has removed interface 'S_AXIS_0'

-Upgrade has removed interface 'm_axis_0'

-Upgrade has added interface 'S_AXIS' (xilinx.com:interface:axis:1.0)

-Upgrade has added interface 'm_axis' (xilinx.com:interface:axis:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'top_level_rfsoc_data_pipeline_2_0'. These changes may impact your design.


-Upgraded port 'gpio_in' width 16 differs from original width 8

-Upgrade has removed port 'S_AXIS_0_tdata'

-Upgrade has removed port 'S_AXIS_0_tready'

-Upgrade has removed port 'S_AXIS_0_tvalid'

-Upgrade has removed port 'count_val_in_0'

-Upgrade has removed port 'ext_trigger_0'

-Upgrade has removed port 'm_axis_0_tdata'

-Upgrade has removed port 'm_axis_0_tready'

-Upgrade has removed port 'm_axis_0_tvalid'

-Upgrade has added port 'S_AXIS_tdata'

-Upgrade has added port 'S_AXIS_tready'

-Upgrade has added port 'S_AXIS_tvalid'

-Upgrade has added port 'ext_trigger'

-Upgrade has added port 'is_selected'

-Upgrade has added port 'm_axis_tdata'

-Upgrade has added port 'm_axis_tready'

-Upgrade has added port 'm_axis_tvalid'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 11 14:37:21 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'top_level_rfsoc_data_pipeline_1_0'.


-Upgrade has removed interface 'S_AXIS_0'

-Upgrade has removed interface 'm_axis_0'

-Upgrade has added interface 'S_AXIS' (xilinx.com:interface:axis:1.0)

-Upgrade has added interface 'm_axis' (xilinx.com:interface:axis:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'top_level_rfsoc_data_pipeline_1_0'. These changes may impact your design.


-Upgraded port 'gpio_in' width 16 differs from original width 8

-Upgrade has removed port 'S_AXIS_0_tdata'

-Upgrade has removed port 'S_AXIS_0_tready'

-Upgrade has removed port 'S_AXIS_0_tvalid'

-Upgrade has removed port 'count_val_in_0'

-Upgrade has removed port 'ext_trigger_0'

-Upgrade has removed port 'm_axis_0_tdata'

-Upgrade has removed port 'm_axis_0_tready'

-Upgrade has removed port 'm_axis_0_tvalid'

-Upgrade has added port 'S_AXIS_tdata'

-Upgrade has added port 'S_AXIS_tready'

-Upgrade has added port 'S_AXIS_tvalid'

-Upgrade has added port 'ext_trigger'

-Upgrade has added port 'is_selected'

-Upgrade has added port 'm_axis_tdata'

-Upgrade has added port 'm_axis_tready'

-Upgrade has added port 'm_axis_tvalid'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 11 14:37:21 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'top_level_rfsoc_data_pipeline_0_0'.


-Upgrade has removed interface 'S_AXIS_0'

-Upgrade has removed interface 'm_axis_0'

-Upgrade has added interface 'S_AXIS' (xilinx.com:interface:axis:1.0)

-Upgrade has added interface 'm_axis' (xilinx.com:interface:axis:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'top_level_rfsoc_data_pipeline_0_0'. These changes may impact your design.


-Upgraded port 'gpio_in' width 16 differs from original width 8

-Upgrade has removed port 'S_AXIS_0_tdata'

-Upgrade has removed port 'S_AXIS_0_tready'

-Upgrade has removed port 'S_AXIS_0_tvalid'

-Upgrade has removed port 'count_val_in_0'

-Upgrade has removed port 'ext_trigger_0'

-Upgrade has removed port 'm_axis_0_tdata'

-Upgrade has removed port 'm_axis_0_tready'

-Upgrade has removed port 'm_axis_0_tvalid'

-Upgrade has added port 'S_AXIS_tdata'

-Upgrade has added port 'S_AXIS_tready'

-Upgrade has added port 'S_AXIS_tvalid'

-Upgrade has added port 'ext_trigger'

-Upgrade has added port 'is_selected'

-Upgrade has added port 'm_axis_tdata'

-Upgrade has added port 'm_axis_tready'

-Upgrade has added port 'm_axis_tvalid'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 11 11:42:16 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_3_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_3_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 11 11:42:16 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_2_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_2_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 11 11:42:16 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 11 11:42:16 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 11 10:47:41 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_3_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_3_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 11 10:47:41 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_2_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_2_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 11 10:47:41 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 11 10:47:41 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jul 10 18:15:35 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_3_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of top_level_rfsoc_data_pipeline_3_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'top_level_rfsoc_data_pipeline_3_0'. These changes may impact your design.


-Upgrade has added port 'is_locking'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jul 10 18:15:35 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_2_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of top_level_rfsoc_data_pipeline_2_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'top_level_rfsoc_data_pipeline_2_0'. These changes may impact your design.


-Upgrade has added port 'is_locking'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jul 10 18:15:35 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'top_level_rfsoc_data_pipeline_1_0'. These changes may impact your design.


-Upgrade has added port 'is_locking'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jul 10 18:15:35 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'top_level_rfsoc_data_pipeline_0_0'. These changes may impact your design.


-Upgrade has added port 'is_locking'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jul 10 16:56:54 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_3_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_3_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jul 10 16:56:54 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_2_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_2_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jul 10 16:56:54 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jul 10 16:56:54 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  8 18:02:18 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'top_level_rfsoc_data_pipeline_1_0'. These changes may impact your design.


-Upgrade has added port 'pipeline_active'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  8 18:02:18 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'top_level_rfsoc_data_pipeline_0_0'. These changes may impact your design.


-Upgrade has added port 'pipeline_active'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  8 16:57:13 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  8 16:57:13 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul  2 15:01:59 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul  2 15:01:59 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  1 18:44:16 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'top_level_rfsoc_data_pipeline_1_0'. These changes may impact your design.


-Upgrade has added port 'count_val_in_0'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  1 18:44:16 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'top_level_rfsoc_data_pipeline_0_0'. These changes may impact your design.


-Upgrade has added port 'count_val_in_0'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  1 17:47:10 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  1 17:47:10 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  1 17:43:10 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'rfsoc_data_pipeline_axis_tready_slice_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of rfsoc_data_pipeline_axis_tready_slice_0_0 (xilinx.com:module_ref:axis_tready_slice:1.0 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'rfsoc_data_pipeline_axis_tready_slice_0_0'. These changes may impact your design.


-Upgrade has added port 'count_val_out'

-Upgrade has added port 'int_count_out'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  1 16:04:09 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  1 16:04:09 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  1 14:01:10 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  1 14:01:10 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  1 13:53:47 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_1_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_1_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  1 13:53:47 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu29dr-ffvf1760-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_rfsoc_data_pipeline_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_rfsoc_data_pipeline_0_0 (xilinx.com:user:rfsoc_data_pipeline:1.0 (Rev. 2)) to Vivado generation flows.

