<!DOCTYPE html>
<html>

  <head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <title>Answer to Quiz #5</title>
  <meta name="description" content="Some time ago, Clifford and I set out todetermine how to teach formalmethods.We chose to depart from the standard approach of using strictly concurrentassert...">

  <link rel="shortcut icon" type="image/x-icon" href="/img/GT.ico">
  <link rel="stylesheet" href="/css/main.css">
  <link rel="canonical" href="https://zipcpu.com/answer/2019/09/03/fv-answer05.html">
  <link rel="alternate" type="application/rss+xml" title="The ZipCPU by Gisselquist Technology" href="https://zipcpu.com/feed.xml">
</head>


  <body>

    <!-- Google tag (gtag.js) -->
<script async src="https://www.googletagmanager.com/gtag/js?id=G-4ZK7HKHSVW"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());

  gtag('config', 'G-4ZK7HKHSVW');
</script>

    <header class="site-header">
  <div id="banner">
  <a href="/"><picture>
    <img height=120 id="site-logo" src="/img/fullgqtech.png" alt="Gisselquist Technology, LLC">
  </picture></A>
  </div>

  <div class="site-nav">
<ul>

<li><a HREF="/">Main/Blog</a>


<li><a HREF="/about/">About Us</a>


<li><a HREF="/fpga-hell.html">FPGA Hell</a>


<li><a HREF="/tutorial/">Tutorial</a>
<li><a HREF="/tutorial/formal.html">Formal training</a>


<li><a HREF="/quiz/quizzes.html">Quizzes</a>


<li><a HREF="/projects.html">Projects</a>


<li><a HREF="/topics.html">Site Index</a>

<HR>

<li><a href="https://twitter.com/zipcpu"><span class="icon--twitter"><svg viewBox="0 0 400 400"><path fill="#1da1f2" d="M153.62,301.59c94.34,0,145.94-78.16,145.94-145.94,0-2.22,0-4.43-.15-6.63A104.36,104.36,0,0,0,325,122.47a102.38,102.38,0,0,1-29.46,8.07,51.47,51.47,0,0,0,22.55-28.37,102.79,102.79,0,0,1-32.57,12.45,51.34,51.34,0,0,0-87.41,46.78A145.62,145.62,0,0,1,92.4,107.81a51.33,51.33,0,0,0,15.88,68.47A50.91,50.91,0,0,1,85,169.86c0,.21,0,.43,0,.65a51.31,51.31,0,0,0,41.15,50.28,51.21,51.21,0,0,1-23.16.88,51.35,51.35,0,0,0,47.92,35.62,102.92,102.92,0,0,1-63.7,22A104.41,104.41,0,0,1,75,278.55a145.21,145.21,0,0,0,78.62,23"/></svg>
</span><span class="username">@zipcpu</span></a>

<li><a href="https://www.reddit.com/r/ZipCPU"><span class="username">Reddit</a>
<li><a HREF="https://www.patreon.com/ZipCPU"><IMG SRC="/img/patreon_logomark_color_on_white.png" WIDTH="25"> Support</a>
</ul>
</div>


</header>


    <div class="page-content">
      <div class="wrapper">
        <article class="post" itemscope itemtype="https://schema.org/BlogPosting">

  <header class="post-header">
    <h1 class="post-title" itemprop="name headline">Answer to Quiz #5</h1>
    <p class="post-meta"><time datetime="2019-09-03T00:00:00-04:00" itemprop="datePublished">Sep 3, 2019</time></p>
  </header>

  <div class="post-content" itemprop="articleBody">
<TABLE align="center" style="float: none"><TR><TD><IMG SRC="/quiz/img/fv-answer05.png"></TD></TR></TABLE>
    <p>Some time ago, <a href="https://twitter.com/oe1cxw">Clifford</a> and I set out to
determine <a href="/tutorial/formal.html">how to teach formal
methods</a>.
We chose to depart from the standard approach of using strictly <em>concurrent
assertions</em> to define formal properties, and chose instead to start by
teaching <em>immediate assertions</em>.</p>

<p>For reference, a concurrent assertion begins with either <code class="language-plaintext highlighter-rouge">assert</code>, <code class="language-plaintext highlighter-rouge">assume</code>
or <code class="language-plaintext highlighter-rouge">cover</code> and it is followed by the <code class="language-plaintext highlighter-rouge">property</code> statement.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">CLK</span><span class="p">)</span>
	<span class="n">A</span> <span class="o">|=&gt;</span> <span class="n">B</span><span class="p">);</span></code></pre></figure>

<p><em>Immediate</em> assertions on the other hand are placed within their own
<code class="language-plaintext highlighter-rouge">always</code> blocks.  These in general come in one of two types.  There are the
clock based assertions,</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">CLK</span><span class="p">)</span>
<span class="k">if</span> <span class="p">(</span><span class="n">A</span><span class="p">)</span>
	<span class="k">assert</span><span class="p">(</span><span class="n">B</span><span class="p">);</span></code></pre></figure>

<p>and combinatorial assertions.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="k">always</span> <span class="o">@</span><span class="p">()</span>
<span class="k">if</span> <span class="p">(</span><span class="n">A</span><span class="p">)</span>
	<span class="k">assert</span><span class="p">(</span><span class="n">B</span><span class="p">);</span></code></pre></figure>

<p>Unlike immediate assertions, concurrent assertions can be used to describe
a long sequence of actions.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">CLK</span><span class="p">)</span>
	<span class="n">A</span> <span class="o">|=&gt;</span> <span class="n">B</span> <span class="p">##</span><span class="mi">1</span> <span class="n">C</span> <span class="p">##</span><span class="mi">1</span> <span class="n">D</span> <span class="p">##</span><span class="mi">1</span> <span class="n">E</span><span class="p">);</span></code></pre></figure>

<p>This syntax can be very convenient.  It can also be rather confusing.</p>

<p>For this reason, <a href="https://twitter.com/oe1cxw">Clifford</a> judged that the
immediate assertion syntax would be easier for a student to learn since it
would maintain the same syntactic feel they were already familiar with.
Further, any experience with assertions, whether immediate or concurrent,
would offer a student opportunities to learn what the solver is, how it
works, how induction works, the <a href="/blog/2018/03/10/induction-exercise.html">difficulties associated with
induction</a> and
moreâ€“all challenging concepts, but without the extra language baggage.
Indeed, when I finally started learning the full SystemVerilog Assertion
(SVA) language later on, I remember sharing my own thought that this
immediat-assertion-first approach was a gift.</p>

<p>The full SVA language is a challenge to learn in its own right, and so I
appreciated the opportunity to learn the two in separate steps.</p>

<p>This is why, for the beginning digital designer, I also recommend <a href="/tutorial">starting
with immediate assertions</a>.</p>

<p>Sadly, what gets lost in the shuffle are sequences and the economy of
expression that comes from using SVA properties.  SymbiYosys does offer
support for this full SVA language, but only as a part of the <a href="https://www.symbioticeda.com/seda-suite">SymbioticEDA
Suite</a>.  Alternatively,
<a href="/formal/2019/02/21/txuart.html">it is still possible to build sequences from immediate
assertions</a>, although the
constructs necessary to do so are not nearly as elegant.</p>


  </div>



</article>

      </div>
    </div>

    <footer class="site-footer">

  <div class="wrapper">

    <h2 class="footer-heading">The ZipCPU by Gisselquist Technology</h2>
    <div class="footer-col-wrapper">
      <div class="footer-col footer-col-1">
        <ul class="contact-list">
          <!-- <li></li> -->
          <li><a href="mailto:zipcpu@gmail.com">zipcpu@gmail.com</a></li>
        </ul>
      </div>

      <div class="footer-col footer-col-2">
        <ul class="soc-medlist">
          
          <li>
            <a href="https://github.com/ZipCPU"><span class="icon icon--github"><svg viewBox="0 0 16 16"><path fill="#828282" d="M7.999,0.431c-4.285,0-7.76,3.474-7.76,7.761 c0,3.428,2.223,6.337,5.307,7.363c0.388,0.071,0.53-0.168,0.53-0.374c0-0.184-0.007-0.672-0.01-1.32 c-2.159,0.469-2.614-1.04-2.614-1.04c-0.353-0.896-0.862-1.135-0.862-1.135c-0.705-0.481,0.053-0.472,0.053-0.472 c0.779,0.055,1.189,0.8,1.189,0.8c0.692,1.186,1.816,0.843,2.258,0.645c0.071-0.502,0.271-0.843,0.493-1.037 C4.86,11.425,3.049,10.76,3.049,7.786c0-0.847,0.302-1.54,0.799-2.082C3.768,5.507,3.501,4.718,3.924,3.65 c0,0,0.652-0.209,2.134,0.796C6.677,4.273,7.34,4.187,8,4.184c0.659,0.003,1.323,0.089,1.943,0.261 c1.482-1.004,2.132-0.796,2.132-0.796c0.423,1.068,0.157,1.857,0.077,2.054c0.497,0.542,0.798,1.235,0.798,2.082 c0,2.981-1.814,3.637-3.543,3.829c0.279,0.24,0.527,0.713,0.527,1.437c0,1.037-0.01,1.874-0.01,2.129 c0,0.208,0.14,0.449,0.534,0.373c3.081-1.028,5.302-3.935,5.302-7.362C15.76,3.906,12.285,0.431,7.999,0.431z"/></svg>
</span><span class="username">ZipCPU</span></a>

          </li>
          

          
          <li>
            <a href="https://twitter.com/zipcpu"><span class="icon icon--twitter"><svg viewBox="0 0 16 16"><path fill="#828282" d="M15.969,3.058c-0.586,0.26-1.217,0.436-1.878,0.515c0.675-0.405,1.194-1.045,1.438-1.809c-0.632,0.375-1.332,0.647-2.076,0.793c-0.596-0.636-1.446-1.033-2.387-1.033c-1.806,0-3.27,1.464-3.27,3.27 c0,0.256,0.029,0.506,0.085,0.745C5.163,5.404,2.753,4.102,1.14,2.124C0.859,2.607,0.698,3.168,0.698,3.767 c0,1.134,0.577,2.135,1.455,2.722C1.616,6.472,1.112,6.325,0.671,6.08c0,0.014,0,0.027,0,0.041c0,1.584,1.127,2.906,2.623,3.206 C3.02,9.402,2.731,9.442,2.433,9.442c-0.211,0-0.416-0.021-0.615-0.059c0.416,1.299,1.624,2.245,3.055,2.271 c-1.119,0.877-2.529,1.4-4.061,1.4c-0.264,0-0.524-0.015-0.78-0.046c1.447,0.928,3.166,1.469,5.013,1.469 c6.015,0,9.304-4.983,9.304-9.304c0-0.142-0.003-0.283-0.009-0.423C14.976,4.29,15.531,3.714,15.969,3.058z"/></svg>
</span><span class="username">@zipcpu</span></a>

          </li>
          
          
          <li><A href="https://www.patreon.com/ZipCPU"><img src="/img/become_a_patron_button.png"></a></li>
          

        </ul>
      </div>

      <div class="footer-col footer-col-3">
        <p>The ZipCPU blog, featuring how to discussions of FPGA and soft-core CPU design.  This site will be focused on Verilog solutions, using exclusively OpenSource IP products for FPGA design.  Particular focus areas include topics often left out of more mainstream FPGA design courses such as how to debug an FPGA design.
</p>
      </div>
    </div>

  </div>

</footer>


  </body>

</html>
