/*
 * Generated by Bluespec Compiler (build e76ca21)
 * 
 * On Mon Jul 26 16:15:43 CEST 2021
 * 
 */
#include "bluesim_primitives.h"
#include "mkASICBuffer.h"


/* Literal declarations */
static unsigned int const UWide_literal_109_haaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
										   2863311530u,
										   2863311530u,
										   2730u };
static tUWide const UWide_literal_109_haaaaaaaaaaaaaaaaaaaaaaaaaaa(109u,
								   UWide_literal_109_haaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_116_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
										     2863311530u,
										     2863311530u,
										     174762u };
static tUWide const UWide_literal_116_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaa(116u,
								     UWide_literal_116_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_2("", 0u);
static std::string const __str_literal_1("IP: get ddr size: %d", 20u);
static std::string const __str_literal_3("IP: ip_data_get_start: %d", 25u);
static std::string const __str_literal_5("IP: ip_test_register %d", 23u);
static std::string const __str_literal_4("IP: pci_start: %d", 17u);


/* Constructor */
MOD_mkASICBuffer::MOD_mkASICBuffer(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_axi_beat_count(simHdl, "axi_beat_count", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_axi_burst_length(simHdl, "axi_burst_length", this, 8u, (tUInt8)3u, (tUInt8)0u),
    INST_ddr_size(simHdl, "ddr_size", this, 64u, 400llu, (tUInt8)0u),
    INST_ip_current_write_address(simHdl, "ip_current_write_address", this, 64u, 0llu, (tUInt8)0u),
    INST_ip_data(simHdl, "ip_data", this, 32u, 0u, (tUInt8)0u),
    INST_ip_data_amount(simHdl, "ip_data_amount", this, 32u, 1000u, (tUInt8)0u),
    INST_ip_data_buffer(simHdl, "ip_data_buffer", this, 32u, 100u, 1u, 0u),
    INST_ip_data_counter(simHdl, "ip_data_counter", this, 32u, 0u, (tUInt8)0u),
    INST_ip_data_get_start(simHdl, "ip_data_get_start", this, 32u, 0u, (tUInt8)0u),
    INST_ip_test_register(simHdl, "ip_test_register", this, 32u, 0u, (tUInt8)0u),
    INST_ip_time_setup(simHdl, "ip_time_setup", this, 32u, 1u, (tUInt8)0u),
    INST_master_read_arreadyIn(simHdl, "master_read_arreadyIn", this, 1u, (tUInt8)0u),
    INST_master_read_in_memory(simHdl,
			       "master_read_in_memory",
			       this,
			       (tUInt8)0u,
			       5u,
			       109u,
			       (tUInt8)32u,
			       2u),
    INST_master_read_in_pwClear(simHdl, "master_read_in_pwClear", this, 0u),
    INST_master_read_in_pwDequeue(simHdl, "master_read_in_pwDequeue", this, 0u),
    INST_master_read_in_pwEnqueue(simHdl, "master_read_in_pwEnqueue", this, 0u),
    INST_master_read_in_rCache(simHdl,
			       "master_read_in_rCache",
			       this,
			       116u,
			       bs_wide_tmp(116u).set_bits_in_word(UWide_literal_116_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(3u,
																      0u,
																      20u),
								  3u,
								  0u,
								  20u).set_whole_word(UWide_literal_116_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
										      2u).set_whole_word(UWide_literal_116_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
													 1u).set_whole_word(UWide_literal_116_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
															    0u),
			       (tUInt8)0u),
    INST_master_read_in_rRdPtr(simHdl, "master_read_in_rRdPtr", this, 6u, (tUInt8)0u, (tUInt8)0u),
    INST_master_read_in_rWrPtr(simHdl, "master_read_in_rWrPtr", this, 6u, (tUInt8)0u, (tUInt8)0u),
    INST_master_read_in_wDataIn(simHdl, "master_read_in_wDataIn", this, 109u, (tUInt8)0u),
    INST_master_read_in_wDataOut(simHdl, "master_read_in_wDataOut", this, 109u, (tUInt8)0u),
    INST_master_read_isRst_isInReset(simHdl,
				     "master_read_isRst_isInReset",
				     this,
				     1u,
				     (tUInt8)1u,
				     (tUInt8)1u),
    INST_master_read_out(simHdl, "master_read_out", this, 51u, 16u, 1u, 0u),
    INST_master_read_out_1_memory(simHdl,
				  "master_read_out_1_memory",
				  this,
				  (tUInt8)0u,
				  5u,
				  51u,
				  (tUInt8)32u,
				  2u),
    INST_master_read_out_1_pwClear(simHdl, "master_read_out_1_pwClear", this, 0u),
    INST_master_read_out_1_pwDequeue(simHdl, "master_read_out_1_pwDequeue", this, 0u),
    INST_master_read_out_1_pwEnqueue(simHdl, "master_read_out_1_pwEnqueue", this, 0u),
    INST_master_read_out_1_rCache(simHdl,
				  "master_read_out_1_rCache",
				  this,
				  58u,
				  48038396025285290llu,
				  (tUInt8)0u),
    INST_master_read_out_1_rRdPtr(simHdl, "master_read_out_1_rRdPtr", this, 6u, (tUInt8)0u, (tUInt8)0u),
    INST_master_read_out_1_rWrPtr(simHdl, "master_read_out_1_rWrPtr", this, 6u, (tUInt8)0u, (tUInt8)0u),
    INST_master_read_out_1_wDataIn(simHdl, "master_read_out_1_wDataIn", this, 51u, (tUInt8)0u),
    INST_master_read_out_1_wDataOut(simHdl, "master_read_out_1_wDataOut", this, 51u, (tUInt8)0u),
    INST_master_read_rinpkg(simHdl, "master_read_rinpkg", this, 51u, (tUInt8)0u),
    INST_master_read_rvalidIn(simHdl, "master_read_rvalidIn", this, 1u, (tUInt8)0u),
    INST_master_read_waraddr(simHdl, "master_read_waraddr", this, 64u, (tUInt8)0u),
    INST_master_read_warburst(simHdl, "master_read_warburst", this, 2u, (tUInt8)0u),
    INST_master_read_warcache(simHdl, "master_read_warcache", this, 4u, (tUInt8)0u),
    INST_master_read_warid(simHdl, "master_read_warid", this, 16u, (tUInt8)0u),
    INST_master_read_warlen(simHdl, "master_read_warlen", this, 8u, (tUInt8)0u),
    INST_master_read_warlock(simHdl, "master_read_warlock", this, 1u, (tUInt8)0u),
    INST_master_read_warprot(simHdl, "master_read_warprot", this, 3u, (tUInt8)0u),
    INST_master_read_warqos(simHdl, "master_read_warqos", this, 4u, (tUInt8)0u),
    INST_master_read_warregion(simHdl, "master_read_warregion", this, 4u, (tUInt8)0u),
    INST_master_read_warsize(simHdl, "master_read_warsize", this, 3u, (tUInt8)0u),
    INST_master_read_waruser(simHdl, "master_read_waruser", this, 0u),
    INST_master_write_in_addr_memory(simHdl,
				     "master_write_in_addr_memory",
				     this,
				     (tUInt8)0u,
				     5u,
				     109u,
				     (tUInt8)32u,
				     2u),
    INST_master_write_in_addr_pwClear(simHdl, "master_write_in_addr_pwClear", this, 0u),
    INST_master_write_in_addr_pwDequeue(simHdl, "master_write_in_addr_pwDequeue", this, 0u),
    INST_master_write_in_addr_pwEnqueue(simHdl, "master_write_in_addr_pwEnqueue", this, 0u),
    INST_master_write_in_addr_rCache(simHdl,
				     "master_write_in_addr_rCache",
				     this,
				     116u,
				     bs_wide_tmp(116u).set_bits_in_word(UWide_literal_116_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(3u,
																	    0u,
																	    20u),
									3u,
									0u,
									20u).set_whole_word(UWide_literal_116_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
											    2u).set_whole_word(UWide_literal_116_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
													       1u).set_whole_word(UWide_literal_116_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																  0u),
				     (tUInt8)0u),
    INST_master_write_in_addr_rRdPtr(simHdl,
				     "master_write_in_addr_rRdPtr",
				     this,
				     6u,
				     (tUInt8)0u,
				     (tUInt8)0u),
    INST_master_write_in_addr_rWrPtr(simHdl,
				     "master_write_in_addr_rWrPtr",
				     this,
				     6u,
				     (tUInt8)0u,
				     (tUInt8)0u),
    INST_master_write_in_addr_wDataIn(simHdl, "master_write_in_addr_wDataIn", this, 109u, (tUInt8)0u),
    INST_master_write_in_addr_wDataOut(simHdl, "master_write_in_addr_wDataOut", this, 109u, (tUInt8)0u),
    INST_master_write_in_data_memory(simHdl,
				     "master_write_in_data_memory",
				     this,
				     (tUInt8)0u,
				     5u,
				     37u,
				     (tUInt8)32u,
				     2u),
    INST_master_write_in_data_pwClear(simHdl, "master_write_in_data_pwClear", this, 0u),
    INST_master_write_in_data_pwDequeue(simHdl, "master_write_in_data_pwDequeue", this, 0u),
    INST_master_write_in_data_pwEnqueue(simHdl, "master_write_in_data_pwEnqueue", this, 0u),
    INST_master_write_in_data_rCache(simHdl,
				     "master_write_in_data_rCache",
				     this,
				     44u,
				     2932031007402llu,
				     (tUInt8)0u),
    INST_master_write_in_data_rRdPtr(simHdl,
				     "master_write_in_data_rRdPtr",
				     this,
				     6u,
				     (tUInt8)0u,
				     (tUInt8)0u),
    INST_master_write_in_data_rWrPtr(simHdl,
				     "master_write_in_data_rWrPtr",
				     this,
				     6u,
				     (tUInt8)0u,
				     (tUInt8)0u),
    INST_master_write_in_data_wDataIn(simHdl, "master_write_in_data_wDataIn", this, 37u, (tUInt8)0u),
    INST_master_write_in_data_wDataOut(simHdl, "master_write_in_data_wDataOut", this, 37u, (tUInt8)0u),
    INST_master_write_isRst_isInReset(simHdl,
				      "master_write_isRst_isInReset",
				      this,
				      1u,
				      (tUInt8)1u,
				      (tUInt8)1u),
    INST_master_write_out_memory(simHdl,
				 "master_write_out_memory",
				 this,
				 (tUInt8)0u,
				 5u,
				 18u,
				 (tUInt8)32u,
				 2u),
    INST_master_write_out_pwClear(simHdl, "master_write_out_pwClear", this, 0u),
    INST_master_write_out_pwDequeue(simHdl, "master_write_out_pwDequeue", this, 0u),
    INST_master_write_out_pwEnqueue(simHdl, "master_write_out_pwEnqueue", this, 0u),
    INST_master_write_out_rCache(simHdl, "master_write_out_rCache", this, 25u, 11184810u, (tUInt8)0u),
    INST_master_write_out_rRdPtr(simHdl, "master_write_out_rRdPtr", this, 6u, (tUInt8)0u, (tUInt8)0u),
    INST_master_write_out_rWrPtr(simHdl, "master_write_out_rWrPtr", this, 6u, (tUInt8)0u, (tUInt8)0u),
    INST_master_write_out_wDataIn(simHdl, "master_write_out_wDataIn", this, 18u, (tUInt8)0u),
    INST_master_write_out_wDataOut(simHdl, "master_write_out_wDataOut", this, 18u, (tUInt8)0u),
    INST_master_write_rinpkg(simHdl, "master_write_rinpkg", this, 18u, (tUInt8)0u),
    INST_master_write_wawaddr(simHdl, "master_write_wawaddr", this, 64u, (tUInt8)0u),
    INST_master_write_wawburst(simHdl, "master_write_wawburst", this, 2u, (tUInt8)0u),
    INST_master_write_wawcache(simHdl, "master_write_wawcache", this, 4u, (tUInt8)0u),
    INST_master_write_wawid(simHdl, "master_write_wawid", this, 16u, (tUInt8)0u),
    INST_master_write_wawlen(simHdl, "master_write_wawlen", this, 8u, (tUInt8)0u),
    INST_master_write_wawlock(simHdl, "master_write_wawlock", this, 1u, (tUInt8)0u),
    INST_master_write_wawprot(simHdl, "master_write_wawprot", this, 3u, (tUInt8)0u),
    INST_master_write_wawqos(simHdl, "master_write_wawqos", this, 4u, (tUInt8)0u),
    INST_master_write_wawready(simHdl, "master_write_wawready", this, 1u, (tUInt8)0u),
    INST_master_write_wawregion(simHdl, "master_write_wawregion", this, 4u, (tUInt8)0u),
    INST_master_write_wawsize(simHdl, "master_write_wawsize", this, 3u, (tUInt8)0u),
    INST_master_write_wawuser(simHdl, "master_write_wawuser", this, 0u),
    INST_master_write_wpbvalid(simHdl, "master_write_wpbvalid", this, 1u, (tUInt8)0u),
    INST_master_write_wwdata(simHdl, "master_write_wwdata", this, 32u, (tUInt8)0u),
    INST_master_write_wwlast(simHdl, "master_write_wwlast", this, 1u, (tUInt8)0u),
    INST_master_write_wwready(simHdl, "master_write_wwready", this, 1u, (tUInt8)0u),
    INST_master_write_wwstrb(simHdl, "master_write_wwstrb", this, 4u, (tUInt8)0u),
    INST_master_write_wwuser(simHdl, "master_write_wwuser", this, 0u),
    INST_pci_start(simHdl, "pci_start", this, 32u, 0u, (tUInt8)0u),
    INST_slave_read_araddrIn(simHdl, "slave_read_araddrIn", this, 6u, (tUInt8)0u),
    INST_slave_read_arprotIn(simHdl, "slave_read_arprotIn", this, 3u, (tUInt8)0u),
    INST_slave_read_arvalidIn(simHdl, "slave_read_arvalidIn", this, 1u, (tUInt8)0u),
    INST_slave_read_in(simHdl, "slave_read_in", this, 9u, 2u, 1u, 0u),
    INST_slave_read_isRst_isInReset(simHdl,
				    "slave_read_isRst_isInReset",
				    this,
				    1u,
				    (tUInt8)1u,
				    (tUInt8)1u),
    INST_slave_read_out(simHdl, "slave_read_out", this, 34u, 2u, 1u, 0u),
    INST_slave_read_rdataOut(simHdl, "slave_read_rdataOut", this, 32u, (tUInt8)0u),
    INST_slave_read_rreadyIn(simHdl, "slave_read_rreadyIn", this, 1u, (tUInt8)0u),
    INST_slave_read_rrespOut(simHdl, "slave_read_rrespOut", this, 2u, (tUInt8)0u),
    INST_slave_write_addrIn_rv(simHdl, "slave_write_addrIn_rv", this, 10u, 170u, (tUInt8)0u),
    INST_slave_write_awaddrIn(simHdl, "slave_write_awaddrIn", this, 6u, (tUInt8)0u),
    INST_slave_write_awprotIn(simHdl, "slave_write_awprotIn", this, 3u, (tUInt8)0u),
    INST_slave_write_awvalidIn(simHdl, "slave_write_awvalidIn", this, 1u, (tUInt8)0u),
    INST_slave_write_breadyIn(simHdl, "slave_write_breadyIn", this, 1u, (tUInt8)0u),
    INST_slave_write_brespOut(simHdl, "slave_write_brespOut", this, 2u, (tUInt8)0u),
    INST_slave_write_dataIn_rv(simHdl, "slave_write_dataIn_rv", this, 37u, 45812984490llu, (tUInt8)0u),
    INST_slave_write_in(simHdl, "slave_write_in", this, 45u, 2u, 1u, 0u),
    INST_slave_write_isRst_isInReset(simHdl,
				     "slave_write_isRst_isInReset",
				     this,
				     1u,
				     (tUInt8)1u,
				     (tUInt8)1u),
    INST_slave_write_out(simHdl, "slave_write_out", this, 2u, 2u, 1u, 0u),
    INST_slave_write_wdataIn(simHdl, "slave_write_wdataIn", this, 32u, (tUInt8)0u),
    INST_slave_write_wstrbIn(simHdl, "slave_write_wstrbIn", this, 4u, (tUInt8)0u),
    INST_slave_write_wvalidIn(simHdl, "slave_write_wvalidIn", this, 1u, (tUInt8)0u),
    INST_wnext(simHdl, "wnext", this, 1u, (tUInt8)1u, (tUInt8)0u),
    PORT_aresetn((tUInt8)1u),
    DEF_master_write_in_addr_rCache___d297(116u),
    DEF_master_read_in_rCache___d118(116u),
    DEF_master_write_in_addr_wDataOut_wget____d414(109u),
    DEF_master_write_in_addr_wDataIn_wget____d250(109u),
    DEF_master_write_in_addr_memory_b_read____d320(109u),
    DEF_master_read_in_wDataOut_wget____d208(109u),
    DEF_master_read_in_wDataIn_wget____d71(109u),
    DEF_master_read_in_memory_b_read____d141(109u),
    DEF_master_write_in_addr_rCache_97_BITS_108_TO_15___d302(94u),
    DEF_master_read_in_rCache_18_BITS_108_TO_15___d123(94u),
    DEF_master_write_in_addr_memory_b_read__20_BITS_10_ETC___d321(94u),
    DEF_master_read_in_memory_b_read__41_BITS_108_TO_15___d142(94u),
    DEF_IF_master_write_in_addr_rCache_97_BIT_115_98_A_ETC___d339(109u),
    DEF_master_write_in_addr_rCache_97_BITS_108_TO_15__ETC___d319(109u),
    DEF_master_write_in_addr_memory_b_read__20_BITS_10_ETC___d338(109u),
    DEF_IF_master_write_in_addr_pwEnqueue_whas__42_THE_ETC___d286(109u),
    DEF_IF_master_write_in_addr_wDataIn_whas__49_THEN__ETC___d285(109u),
    DEF_IF_master_read_in_rCache_18_BIT_115_19_AND_mas_ETC___d160(109u),
    DEF_master_read_in_rCache_18_BITS_108_TO_15_23_CON_ETC___d140(109u),
    DEF_master_read_in_memory_b_read__41_BITS_108_TO_1_ETC___d159(109u),
    DEF_IF_master_read_in_pwEnqueue_whas__3_THEN_IF_ma_ETC___d107(109u),
    DEF_IF_master_read_in_wDataIn_whas__0_THEN_master__ETC___d106(109u),
    DEF__1_CONCAT_master_write_in_addr_rWrPtr_read__44__ETC___d288(116u),
    DEF__1_CONCAT_master_read_in_rWrPtr_read__5_CONCAT__ETC___d109(116u),
    DEF__0_CONCAT_ip_current_write_address_18_CONCAT_ax_ETC___d522(109u)
{
  PORT_S00_AXI_arready = false;
  PORT_S00_AXI_rvalid = false;
  PORT_S00_AXI_rdata = 0u;
  PORT_S00_AXI_rresp = 0u;
  PORT_S00_AXI_awready = false;
  PORT_S00_AXI_wready = false;
  PORT_S00_AXI_bvalid = false;
  PORT_S00_AXI_bresp = 0u;
  PORT_M00_AXI_arvalid = false;
  PORT_M00_AXI_arid = 0u;
  PORT_M00_AXI_araddr = 0llu;
  PORT_M00_AXI_arlen = 0u;
  PORT_M00_AXI_arsize = 0u;
  PORT_M00_AXI_arburst = 0u;
  PORT_M00_AXI_arlock = false;
  PORT_M00_AXI_arcache = 0u;
  PORT_M00_AXI_arprot = 0u;
  PORT_M00_AXI_arqos = 0u;
  PORT_M00_AXI_arregion = 0u;
  PORT_M00_AXI_aruser = 0u;
  PORT_M00_AXI_rready = false;
  PORT_M00_AXI_awvalid = false;
  PORT_M00_AXI_awid = 0u;
  PORT_M00_AXI_awaddr = 0llu;
  PORT_M00_AXI_awlen = 0u;
  PORT_M00_AXI_awsize = 0u;
  PORT_M00_AXI_awburst = 0u;
  PORT_M00_AXI_awlock = false;
  PORT_M00_AXI_awcache = 0u;
  PORT_M00_AXI_awprot = 0u;
  PORT_M00_AXI_awqos = 0u;
  PORT_M00_AXI_awregion = 0u;
  PORT_M00_AXI_awuser = 0u;
  PORT_M00_AXI_wvalid = false;
  PORT_M00_AXI_wdata = 0u;
  PORT_M00_AXI_wstrb = 0u;
  PORT_M00_AXI_wlast = false;
  PORT_M00_AXI_wuser = 0u;
  PORT_M00_AXI_bready = false;
  PORT_RDY_S00_AXI_arready = false;
  PORT_RDY_S00_AXI_parvalid = false;
  PORT_RDY_S00_AXI_paraddr = false;
  PORT_RDY_S00_AXI_parprot = false;
  PORT_RDY_S00_AXI_rvalid = false;
  PORT_RDY_S00_AXI_prready = false;
  PORT_RDY_S00_AXI_rdata = false;
  PORT_RDY_S00_AXI_rresp = false;
  PORT_RDY_S00_AXI_awready = false;
  PORT_RDY_S00_AXI_pawvalid = false;
  PORT_RDY_S00_AXI_pawaddr = false;
  PORT_RDY_S00_AXI_pawprot = false;
  PORT_RDY_S00_AXI_wready = false;
  PORT_RDY_S00_AXI_pwvalid = false;
  PORT_RDY_S00_AXI_pwdata = false;
  PORT_RDY_S00_AXI_pwstrb = false;
  PORT_RDY_S00_AXI_bvalid = false;
  PORT_RDY_S00_AXI_pbready = false;
  PORT_RDY_S00_AXI_bresp = false;
  PORT_RDY_M00_AXI_arvalid = false;
  PORT_RDY_M00_AXI_parready = false;
  PORT_RDY_M00_AXI_arid = false;
  PORT_RDY_M00_AXI_araddr = false;
  PORT_RDY_M00_AXI_arlen = false;
  PORT_RDY_M00_AXI_arsize = false;
  PORT_RDY_M00_AXI_arburst = false;
  PORT_RDY_M00_AXI_arlock = false;
  PORT_RDY_M00_AXI_arcache = false;
  PORT_RDY_M00_AXI_arprot = false;
  PORT_RDY_M00_AXI_arqos = false;
  PORT_RDY_M00_AXI_arregion = false;
  PORT_RDY_M00_AXI_aruser = false;
  PORT_RDY_M00_AXI_rready = false;
  PORT_RDY_M00_AXI_prvalid = false;
  PORT_RDY_M00_AXI_prchannel = false;
  PORT_RDY_M00_AXI_pawready = false;
  PORT_RDY_M00_AXI_awvalid = false;
  PORT_RDY_M00_AXI_awid = false;
  PORT_RDY_M00_AXI_awaddr = false;
  PORT_RDY_M00_AXI_awlen = false;
  PORT_RDY_M00_AXI_awsize = false;
  PORT_RDY_M00_AXI_awburst = false;
  PORT_RDY_M00_AXI_awlock = false;
  PORT_RDY_M00_AXI_awcache = false;
  PORT_RDY_M00_AXI_awprot = false;
  PORT_RDY_M00_AXI_awqos = false;
  PORT_RDY_M00_AXI_awregion = false;
  PORT_RDY_M00_AXI_awuser = false;
  PORT_RDY_M00_AXI_pwready = false;
  PORT_RDY_M00_AXI_wvalid = false;
  PORT_RDY_M00_AXI_wdata = false;
  PORT_RDY_M00_AXI_wstrb = false;
  PORT_RDY_M00_AXI_wlast = false;
  PORT_RDY_M00_AXI_wuser = false;
  PORT_RDY_M00_AXI_pbvalid = false;
  PORT_RDY_M00_AXI_bready = false;
  PORT_RDY_M00_AXI_bin = false;
  symbol_count = 268u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkASICBuffer::init_symbols_0()
{
  init_symbol(&symbols[0u], "axi_beat_count", SYM_MODULE, &INST_axi_beat_count);
  init_symbol(&symbols[1u], "axi_burst_length", SYM_MODULE, &INST_axi_burst_length);
  init_symbol(&symbols[2u], "ddr_size", SYM_MODULE, &INST_ddr_size);
  init_symbol(&symbols[3u], "ip_current_write_address", SYM_MODULE, &INST_ip_current_write_address);
  init_symbol(&symbols[4u], "ip_data", SYM_MODULE, &INST_ip_data);
  init_symbol(&symbols[5u], "ip_data_amount", SYM_MODULE, &INST_ip_data_amount);
  init_symbol(&symbols[6u], "ip_data_buffer", SYM_MODULE, &INST_ip_data_buffer);
  init_symbol(&symbols[7u], "ip_data_counter", SYM_MODULE, &INST_ip_data_counter);
  init_symbol(&symbols[8u], "ip_data_get_start", SYM_MODULE, &INST_ip_data_get_start);
  init_symbol(&symbols[9u], "ip_test_register", SYM_MODULE, &INST_ip_test_register);
  init_symbol(&symbols[10u], "ip_time_setup", SYM_MODULE, &INST_ip_time_setup);
  init_symbol(&symbols[11u], "M00_AXI_araddr", SYM_PORT, &PORT_M00_AXI_araddr, 64u);
  init_symbol(&symbols[12u], "M00_AXI_arburst", SYM_PORT, &PORT_M00_AXI_arburst, 2u);
  init_symbol(&symbols[13u], "M00_AXI_arcache", SYM_PORT, &PORT_M00_AXI_arcache, 4u);
  init_symbol(&symbols[14u], "M00_AXI_arid", SYM_PORT, &PORT_M00_AXI_arid, 16u);
  init_symbol(&symbols[15u], "M00_AXI_arlen", SYM_PORT, &PORT_M00_AXI_arlen, 8u);
  init_symbol(&symbols[16u], "M00_AXI_arlock", SYM_PORT, &PORT_M00_AXI_arlock, 1u);
  init_symbol(&symbols[17u], "M00_AXI_arprot", SYM_PORT, &PORT_M00_AXI_arprot, 3u);
  init_symbol(&symbols[18u], "M00_AXI_arqos", SYM_PORT, &PORT_M00_AXI_arqos, 4u);
  init_symbol(&symbols[19u], "M00_AXI_arregion", SYM_PORT, &PORT_M00_AXI_arregion, 4u);
  init_symbol(&symbols[20u], "M00_AXI_arsize", SYM_PORT, &PORT_M00_AXI_arsize, 3u);
  init_symbol(&symbols[21u], "M00_AXI_aruser", SYM_PORT, &PORT_M00_AXI_aruser, 0u);
  init_symbol(&symbols[22u], "M00_AXI_arvalid", SYM_PORT, &PORT_M00_AXI_arvalid, 1u);
  init_symbol(&symbols[23u], "M00_AXI_awaddr", SYM_PORT, &PORT_M00_AXI_awaddr, 64u);
  init_symbol(&symbols[24u], "M00_AXI_awburst", SYM_PORT, &PORT_M00_AXI_awburst, 2u);
  init_symbol(&symbols[25u], "M00_AXI_awcache", SYM_PORT, &PORT_M00_AXI_awcache, 4u);
  init_symbol(&symbols[26u], "M00_AXI_awid", SYM_PORT, &PORT_M00_AXI_awid, 16u);
  init_symbol(&symbols[27u], "M00_AXI_awlen", SYM_PORT, &PORT_M00_AXI_awlen, 8u);
  init_symbol(&symbols[28u], "M00_AXI_awlock", SYM_PORT, &PORT_M00_AXI_awlock, 1u);
  init_symbol(&symbols[29u], "M00_AXI_awprot", SYM_PORT, &PORT_M00_AXI_awprot, 3u);
  init_symbol(&symbols[30u], "M00_AXI_awqos", SYM_PORT, &PORT_M00_AXI_awqos, 4u);
  init_symbol(&symbols[31u], "M00_AXI_awregion", SYM_PORT, &PORT_M00_AXI_awregion, 4u);
  init_symbol(&symbols[32u], "M00_AXI_awsize", SYM_PORT, &PORT_M00_AXI_awsize, 3u);
  init_symbol(&symbols[33u], "M00_AXI_awuser", SYM_PORT, &PORT_M00_AXI_awuser, 0u);
  init_symbol(&symbols[34u], "M00_AXI_awvalid", SYM_PORT, &PORT_M00_AXI_awvalid, 1u);
  init_symbol(&symbols[35u], "M00_AXI_bready", SYM_PORT, &PORT_M00_AXI_bready, 1u);
  init_symbol(&symbols[36u], "M00_AXI_rready", SYM_PORT, &PORT_M00_AXI_rready, 1u);
  init_symbol(&symbols[37u], "M00_AXI_wdata", SYM_PORT, &PORT_M00_AXI_wdata, 32u);
  init_symbol(&symbols[38u], "M00_AXI_wlast", SYM_PORT, &PORT_M00_AXI_wlast, 1u);
  init_symbol(&symbols[39u], "M00_AXI_wstrb", SYM_PORT, &PORT_M00_AXI_wstrb, 4u);
  init_symbol(&symbols[40u], "M00_AXI_wuser", SYM_PORT, &PORT_M00_AXI_wuser, 0u);
  init_symbol(&symbols[41u], "M00_AXI_wvalid", SYM_PORT, &PORT_M00_AXI_wvalid, 1u);
  init_symbol(&symbols[42u], "master_read_arreadyIn", SYM_MODULE, &INST_master_read_arreadyIn);
  init_symbol(&symbols[43u], "master_read_in_memory", SYM_MODULE, &INST_master_read_in_memory);
  init_symbol(&symbols[44u], "master_read_in_pwClear", SYM_MODULE, &INST_master_read_in_pwClear);
  init_symbol(&symbols[45u], "master_read_in_pwDequeue", SYM_MODULE, &INST_master_read_in_pwDequeue);
  init_symbol(&symbols[46u], "master_read_in_pwEnqueue", SYM_MODULE, &INST_master_read_in_pwEnqueue);
  init_symbol(&symbols[47u], "master_read_in_rCache", SYM_MODULE, &INST_master_read_in_rCache);
  init_symbol(&symbols[48u], "master_read_in_rRdPtr", SYM_MODULE, &INST_master_read_in_rRdPtr);
  init_symbol(&symbols[49u], "master_read_in_rWrPtr", SYM_MODULE, &INST_master_read_in_rWrPtr);
  init_symbol(&symbols[50u], "master_read_in_wDataIn", SYM_MODULE, &INST_master_read_in_wDataIn);
  init_symbol(&symbols[51u], "master_read_in_wDataOut", SYM_MODULE, &INST_master_read_in_wDataOut);
  init_symbol(&symbols[52u],
	      "master_read_isRst_isInReset",
	      SYM_MODULE,
	      &INST_master_read_isRst_isInReset);
  init_symbol(&symbols[53u],
	      "master_read_isRst_isInReset__h2634",
	      SYM_DEF,
	      &DEF_master_read_isRst_isInReset__h2634,
	      1u);
  init_symbol(&symbols[54u], "master_read_out", SYM_MODULE, &INST_master_read_out);
  init_symbol(&symbols[55u], "master_read_out_1_memory", SYM_MODULE, &INST_master_read_out_1_memory);
  init_symbol(&symbols[56u],
	      "master_read_out_1_pwClear",
	      SYM_MODULE,
	      &INST_master_read_out_1_pwClear);
  init_symbol(&symbols[57u],
	      "master_read_out_1_pwDequeue",
	      SYM_MODULE,
	      &INST_master_read_out_1_pwDequeue);
  init_symbol(&symbols[58u],
	      "master_read_out_1_pwEnqueue",
	      SYM_MODULE,
	      &INST_master_read_out_1_pwEnqueue);
  init_symbol(&symbols[59u], "master_read_out_1_rCache", SYM_MODULE, &INST_master_read_out_1_rCache);
  init_symbol(&symbols[60u], "master_read_out_1_rRdPtr", SYM_MODULE, &INST_master_read_out_1_rRdPtr);
  init_symbol(&symbols[61u], "master_read_out_1_rWrPtr", SYM_MODULE, &INST_master_read_out_1_rWrPtr);
  init_symbol(&symbols[62u],
	      "master_read_out_1_wDataIn",
	      SYM_MODULE,
	      &INST_master_read_out_1_wDataIn);
  init_symbol(&symbols[63u],
	      "master_read_out_1_wDataOut",
	      SYM_MODULE,
	      &INST_master_read_out_1_wDataOut);
  init_symbol(&symbols[64u], "master_read_rinpkg", SYM_MODULE, &INST_master_read_rinpkg);
  init_symbol(&symbols[65u], "master_read_rvalidIn", SYM_MODULE, &INST_master_read_rvalidIn);
  init_symbol(&symbols[66u], "master_read_waraddr", SYM_MODULE, &INST_master_read_waraddr);
  init_symbol(&symbols[67u], "master_read_warburst", SYM_MODULE, &INST_master_read_warburst);
  init_symbol(&symbols[68u], "master_read_warcache", SYM_MODULE, &INST_master_read_warcache);
  init_symbol(&symbols[69u], "master_read_warid", SYM_MODULE, &INST_master_read_warid);
  init_symbol(&symbols[70u], "master_read_warlen", SYM_MODULE, &INST_master_read_warlen);
  init_symbol(&symbols[71u], "master_read_warlock", SYM_MODULE, &INST_master_read_warlock);
  init_symbol(&symbols[72u], "master_read_warprot", SYM_MODULE, &INST_master_read_warprot);
  init_symbol(&symbols[73u], "master_read_warqos", SYM_MODULE, &INST_master_read_warqos);
  init_symbol(&symbols[74u], "master_read_warregion", SYM_MODULE, &INST_master_read_warregion);
  init_symbol(&symbols[75u], "master_read_warsize", SYM_MODULE, &INST_master_read_warsize);
  init_symbol(&symbols[76u], "master_read_waruser", SYM_MODULE, &INST_master_read_waruser);
  init_symbol(&symbols[77u],
	      "master_write_in_addr_memory",
	      SYM_MODULE,
	      &INST_master_write_in_addr_memory);
  init_symbol(&symbols[78u],
	      "master_write_in_addr_pwClear",
	      SYM_MODULE,
	      &INST_master_write_in_addr_pwClear);
  init_symbol(&symbols[79u],
	      "master_write_in_addr_pwDequeue",
	      SYM_MODULE,
	      &INST_master_write_in_addr_pwDequeue);
  init_symbol(&symbols[80u],
	      "master_write_in_addr_pwEnqueue",
	      SYM_MODULE,
	      &INST_master_write_in_addr_pwEnqueue);
  init_symbol(&symbols[81u],
	      "master_write_in_addr_rCache",
	      SYM_MODULE,
	      &INST_master_write_in_addr_rCache);
  init_symbol(&symbols[82u],
	      "master_write_in_addr_rRdPtr",
	      SYM_MODULE,
	      &INST_master_write_in_addr_rRdPtr);
  init_symbol(&symbols[83u],
	      "master_write_in_addr_rWrPtr",
	      SYM_MODULE,
	      &INST_master_write_in_addr_rWrPtr);
  init_symbol(&symbols[84u],
	      "master_write_in_addr_wDataIn",
	      SYM_MODULE,
	      &INST_master_write_in_addr_wDataIn);
  init_symbol(&symbols[85u],
	      "master_write_in_addr_wDataOut",
	      SYM_MODULE,
	      &INST_master_write_in_addr_wDataOut);
  init_symbol(&symbols[86u],
	      "master_write_in_data_memory",
	      SYM_MODULE,
	      &INST_master_write_in_data_memory);
  init_symbol(&symbols[87u],
	      "master_write_in_data_pwClear",
	      SYM_MODULE,
	      &INST_master_write_in_data_pwClear);
  init_symbol(&symbols[88u],
	      "master_write_in_data_pwDequeue",
	      SYM_MODULE,
	      &INST_master_write_in_data_pwDequeue);
  init_symbol(&symbols[89u],
	      "master_write_in_data_pwEnqueue",
	      SYM_MODULE,
	      &INST_master_write_in_data_pwEnqueue);
  init_symbol(&symbols[90u],
	      "master_write_in_data_rCache",
	      SYM_MODULE,
	      &INST_master_write_in_data_rCache);
  init_symbol(&symbols[91u],
	      "master_write_in_data_rRdPtr",
	      SYM_MODULE,
	      &INST_master_write_in_data_rRdPtr);
  init_symbol(&symbols[92u],
	      "master_write_in_data_rWrPtr",
	      SYM_MODULE,
	      &INST_master_write_in_data_rWrPtr);
  init_symbol(&symbols[93u],
	      "master_write_in_data_wDataIn",
	      SYM_MODULE,
	      &INST_master_write_in_data_wDataIn);
  init_symbol(&symbols[94u],
	      "master_write_in_data_wDataOut",
	      SYM_MODULE,
	      &INST_master_write_in_data_wDataOut);
  init_symbol(&symbols[95u],
	      "master_write_isRst_isInReset",
	      SYM_MODULE,
	      &INST_master_write_isRst_isInReset);
  init_symbol(&symbols[96u],
	      "master_write_isRst_isInReset__h6912",
	      SYM_DEF,
	      &DEF_master_write_isRst_isInReset__h6912,
	      1u);
  init_symbol(&symbols[97u], "master_write_out_memory", SYM_MODULE, &INST_master_write_out_memory);
  init_symbol(&symbols[98u], "master_write_out_pwClear", SYM_MODULE, &INST_master_write_out_pwClear);
  init_symbol(&symbols[99u],
	      "master_write_out_pwDequeue",
	      SYM_MODULE,
	      &INST_master_write_out_pwDequeue);
  init_symbol(&symbols[100u],
	      "master_write_out_pwEnqueue",
	      SYM_MODULE,
	      &INST_master_write_out_pwEnqueue);
  init_symbol(&symbols[101u], "master_write_out_rCache", SYM_MODULE, &INST_master_write_out_rCache);
  init_symbol(&symbols[102u], "master_write_out_rRdPtr", SYM_MODULE, &INST_master_write_out_rRdPtr);
  init_symbol(&symbols[103u], "master_write_out_rWrPtr", SYM_MODULE, &INST_master_write_out_rWrPtr);
  init_symbol(&symbols[104u], "master_write_out_wDataIn", SYM_MODULE, &INST_master_write_out_wDataIn);
  init_symbol(&symbols[105u],
	      "master_write_out_wDataOut",
	      SYM_MODULE,
	      &INST_master_write_out_wDataOut);
  init_symbol(&symbols[106u], "master_write_rinpkg", SYM_MODULE, &INST_master_write_rinpkg);
  init_symbol(&symbols[107u], "master_write_wawaddr", SYM_MODULE, &INST_master_write_wawaddr);
  init_symbol(&symbols[108u], "master_write_wawburst", SYM_MODULE, &INST_master_write_wawburst);
  init_symbol(&symbols[109u], "master_write_wawcache", SYM_MODULE, &INST_master_write_wawcache);
  init_symbol(&symbols[110u], "master_write_wawid", SYM_MODULE, &INST_master_write_wawid);
  init_symbol(&symbols[111u], "master_write_wawlen", SYM_MODULE, &INST_master_write_wawlen);
  init_symbol(&symbols[112u], "master_write_wawlock", SYM_MODULE, &INST_master_write_wawlock);
  init_symbol(&symbols[113u], "master_write_wawprot", SYM_MODULE, &INST_master_write_wawprot);
  init_symbol(&symbols[114u], "master_write_wawqos", SYM_MODULE, &INST_master_write_wawqos);
  init_symbol(&symbols[115u], "master_write_wawready", SYM_MODULE, &INST_master_write_wawready);
  init_symbol(&symbols[116u], "master_write_wawregion", SYM_MODULE, &INST_master_write_wawregion);
  init_symbol(&symbols[117u], "master_write_wawsize", SYM_MODULE, &INST_master_write_wawsize);
  init_symbol(&symbols[118u], "master_write_wawuser", SYM_MODULE, &INST_master_write_wawuser);
  init_symbol(&symbols[119u], "master_write_wpbvalid", SYM_MODULE, &INST_master_write_wpbvalid);
  init_symbol(&symbols[120u], "master_write_wwdata", SYM_MODULE, &INST_master_write_wwdata);
  init_symbol(&symbols[121u], "master_write_wwlast", SYM_MODULE, &INST_master_write_wwlast);
  init_symbol(&symbols[122u], "master_write_wwready", SYM_MODULE, &INST_master_write_wwready);
  init_symbol(&symbols[123u], "master_write_wwstrb", SYM_MODULE, &INST_master_write_wwstrb);
  init_symbol(&symbols[124u], "master_write_wwuser", SYM_MODULE, &INST_master_write_wwuser);
  init_symbol(&symbols[125u], "pci_start", SYM_MODULE, &INST_pci_start);
  init_symbol(&symbols[126u], "RDY_M00_AXI_araddr", SYM_PORT, &PORT_RDY_M00_AXI_araddr, 1u);
  init_symbol(&symbols[127u], "RDY_M00_AXI_arburst", SYM_PORT, &PORT_RDY_M00_AXI_arburst, 1u);
  init_symbol(&symbols[128u], "RDY_M00_AXI_arcache", SYM_PORT, &PORT_RDY_M00_AXI_arcache, 1u);
  init_symbol(&symbols[129u], "RDY_M00_AXI_arid", SYM_PORT, &PORT_RDY_M00_AXI_arid, 1u);
  init_symbol(&symbols[130u], "RDY_M00_AXI_arlen", SYM_PORT, &PORT_RDY_M00_AXI_arlen, 1u);
  init_symbol(&symbols[131u], "RDY_M00_AXI_arlock", SYM_PORT, &PORT_RDY_M00_AXI_arlock, 1u);
  init_symbol(&symbols[132u], "RDY_M00_AXI_arprot", SYM_PORT, &PORT_RDY_M00_AXI_arprot, 1u);
  init_symbol(&symbols[133u], "RDY_M00_AXI_arqos", SYM_PORT, &PORT_RDY_M00_AXI_arqos, 1u);
  init_symbol(&symbols[134u], "RDY_M00_AXI_arregion", SYM_PORT, &PORT_RDY_M00_AXI_arregion, 1u);
  init_symbol(&symbols[135u], "RDY_M00_AXI_arsize", SYM_PORT, &PORT_RDY_M00_AXI_arsize, 1u);
  init_symbol(&symbols[136u], "RDY_M00_AXI_aruser", SYM_PORT, &PORT_RDY_M00_AXI_aruser, 1u);
  init_symbol(&symbols[137u], "RDY_M00_AXI_arvalid", SYM_PORT, &PORT_RDY_M00_AXI_arvalid, 1u);
  init_symbol(&symbols[138u], "RDY_M00_AXI_awaddr", SYM_PORT, &PORT_RDY_M00_AXI_awaddr, 1u);
  init_symbol(&symbols[139u], "RDY_M00_AXI_awburst", SYM_PORT, &PORT_RDY_M00_AXI_awburst, 1u);
  init_symbol(&symbols[140u], "RDY_M00_AXI_awcache", SYM_PORT, &PORT_RDY_M00_AXI_awcache, 1u);
  init_symbol(&symbols[141u], "RDY_M00_AXI_awid", SYM_PORT, &PORT_RDY_M00_AXI_awid, 1u);
  init_symbol(&symbols[142u], "RDY_M00_AXI_awlen", SYM_PORT, &PORT_RDY_M00_AXI_awlen, 1u);
  init_symbol(&symbols[143u], "RDY_M00_AXI_awlock", SYM_PORT, &PORT_RDY_M00_AXI_awlock, 1u);
  init_symbol(&symbols[144u], "RDY_M00_AXI_awprot", SYM_PORT, &PORT_RDY_M00_AXI_awprot, 1u);
  init_symbol(&symbols[145u], "RDY_M00_AXI_awqos", SYM_PORT, &PORT_RDY_M00_AXI_awqos, 1u);
  init_symbol(&symbols[146u], "RDY_M00_AXI_awregion", SYM_PORT, &PORT_RDY_M00_AXI_awregion, 1u);
  init_symbol(&symbols[147u], "RDY_M00_AXI_awsize", SYM_PORT, &PORT_RDY_M00_AXI_awsize, 1u);
  init_symbol(&symbols[148u], "RDY_M00_AXI_awuser", SYM_PORT, &PORT_RDY_M00_AXI_awuser, 1u);
  init_symbol(&symbols[149u], "RDY_M00_AXI_awvalid", SYM_PORT, &PORT_RDY_M00_AXI_awvalid, 1u);
  init_symbol(&symbols[150u], "RDY_M00_AXI_bin", SYM_PORT, &PORT_RDY_M00_AXI_bin, 1u);
  init_symbol(&symbols[151u], "RDY_M00_AXI_bready", SYM_PORT, &PORT_RDY_M00_AXI_bready, 1u);
  init_symbol(&symbols[152u], "RDY_M00_AXI_parready", SYM_PORT, &PORT_RDY_M00_AXI_parready, 1u);
  init_symbol(&symbols[153u], "RDY_M00_AXI_pawready", SYM_PORT, &PORT_RDY_M00_AXI_pawready, 1u);
  init_symbol(&symbols[154u], "RDY_M00_AXI_pbvalid", SYM_PORT, &PORT_RDY_M00_AXI_pbvalid, 1u);
  init_symbol(&symbols[155u], "RDY_M00_AXI_prchannel", SYM_PORT, &PORT_RDY_M00_AXI_prchannel, 1u);
  init_symbol(&symbols[156u], "RDY_M00_AXI_prvalid", SYM_PORT, &PORT_RDY_M00_AXI_prvalid, 1u);
  init_symbol(&symbols[157u], "RDY_M00_AXI_pwready", SYM_PORT, &PORT_RDY_M00_AXI_pwready, 1u);
  init_symbol(&symbols[158u], "RDY_M00_AXI_rready", SYM_PORT, &PORT_RDY_M00_AXI_rready, 1u);
  init_symbol(&symbols[159u], "RDY_M00_AXI_wdata", SYM_PORT, &PORT_RDY_M00_AXI_wdata, 1u);
  init_symbol(&symbols[160u], "RDY_M00_AXI_wlast", SYM_PORT, &PORT_RDY_M00_AXI_wlast, 1u);
  init_symbol(&symbols[161u], "RDY_M00_AXI_wstrb", SYM_PORT, &PORT_RDY_M00_AXI_wstrb, 1u);
  init_symbol(&symbols[162u], "RDY_M00_AXI_wuser", SYM_PORT, &PORT_RDY_M00_AXI_wuser, 1u);
  init_symbol(&symbols[163u], "RDY_M00_AXI_wvalid", SYM_PORT, &PORT_RDY_M00_AXI_wvalid, 1u);
  init_symbol(&symbols[164u], "RDY_S00_AXI_arready", SYM_PORT, &PORT_RDY_S00_AXI_arready, 1u);
  init_symbol(&symbols[165u], "RDY_S00_AXI_awready", SYM_PORT, &PORT_RDY_S00_AXI_awready, 1u);
  init_symbol(&symbols[166u], "RDY_S00_AXI_bresp", SYM_PORT, &PORT_RDY_S00_AXI_bresp, 1u);
  init_symbol(&symbols[167u], "RDY_S00_AXI_bvalid", SYM_PORT, &PORT_RDY_S00_AXI_bvalid, 1u);
  init_symbol(&symbols[168u], "RDY_S00_AXI_paraddr", SYM_PORT, &PORT_RDY_S00_AXI_paraddr, 1u);
  init_symbol(&symbols[169u], "RDY_S00_AXI_parprot", SYM_PORT, &PORT_RDY_S00_AXI_parprot, 1u);
  init_symbol(&symbols[170u], "RDY_S00_AXI_parvalid", SYM_PORT, &PORT_RDY_S00_AXI_parvalid, 1u);
  init_symbol(&symbols[171u], "RDY_S00_AXI_pawaddr", SYM_PORT, &PORT_RDY_S00_AXI_pawaddr, 1u);
  init_symbol(&symbols[172u], "RDY_S00_AXI_pawprot", SYM_PORT, &PORT_RDY_S00_AXI_pawprot, 1u);
  init_symbol(&symbols[173u], "RDY_S00_AXI_pawvalid", SYM_PORT, &PORT_RDY_S00_AXI_pawvalid, 1u);
  init_symbol(&symbols[174u], "RDY_S00_AXI_pbready", SYM_PORT, &PORT_RDY_S00_AXI_pbready, 1u);
  init_symbol(&symbols[175u], "RDY_S00_AXI_prready", SYM_PORT, &PORT_RDY_S00_AXI_prready, 1u);
  init_symbol(&symbols[176u], "RDY_S00_AXI_pwdata", SYM_PORT, &PORT_RDY_S00_AXI_pwdata, 1u);
  init_symbol(&symbols[177u], "RDY_S00_AXI_pwstrb", SYM_PORT, &PORT_RDY_S00_AXI_pwstrb, 1u);
  init_symbol(&symbols[178u], "RDY_S00_AXI_pwvalid", SYM_PORT, &PORT_RDY_S00_AXI_pwvalid, 1u);
  init_symbol(&symbols[179u], "RDY_S00_AXI_rdata", SYM_PORT, &PORT_RDY_S00_AXI_rdata, 1u);
  init_symbol(&symbols[180u], "RDY_S00_AXI_rresp", SYM_PORT, &PORT_RDY_S00_AXI_rresp, 1u);
  init_symbol(&symbols[181u], "RDY_S00_AXI_rvalid", SYM_PORT, &PORT_RDY_S00_AXI_rvalid, 1u);
  init_symbol(&symbols[182u], "RDY_S00_AXI_wready", SYM_PORT, &PORT_RDY_S00_AXI_wready, 1u);
  init_symbol(&symbols[183u], "RL_dataGenerate", SYM_RULE);
  init_symbol(&symbols[184u], "RL_handleReadRequest", SYM_RULE);
  init_symbol(&symbols[185u], "RL_handleWriteRequest", SYM_RULE);
  init_symbol(&symbols[186u], "RL_master_read_deqIn", SYM_RULE);
  init_symbol(&symbols[187u], "RL_master_read_enqOut", SYM_RULE);
  init_symbol(&symbols[188u], "RL_master_read_forwardIn", SYM_RULE);
  init_symbol(&symbols[189u], "RL_master_read_in_portA", SYM_RULE);
  init_symbol(&symbols[190u], "RL_master_read_in_portB", SYM_RULE);
  init_symbol(&symbols[191u], "RL_master_read_in_portB_read_data", SYM_RULE);
  init_symbol(&symbols[192u], "RL_master_read_isRst_isResetAssertedUpdate", SYM_RULE);
  init_symbol(&symbols[193u], "RL_master_read_out_1_portA", SYM_RULE);
  init_symbol(&symbols[194u], "RL_master_read_out_1_portB", SYM_RULE);
  init_symbol(&symbols[195u], "RL_master_read_out_1_portB_read_data", SYM_RULE);
  init_symbol(&symbols[196u], "RL_master_write_deqInAddr", SYM_RULE);
  init_symbol(&symbols[197u], "RL_master_write_deqInData", SYM_RULE);
  init_symbol(&symbols[198u], "RL_master_write_enqOut", SYM_RULE);
  init_symbol(&symbols[199u], "RL_master_write_forwardInAddr", SYM_RULE);
  init_symbol(&symbols[200u], "RL_master_write_forwardInData", SYM_RULE);
  init_symbol(&symbols[201u], "RL_master_write_in_addr_portA", SYM_RULE);
  init_symbol(&symbols[202u], "RL_master_write_in_addr_portB", SYM_RULE);
  init_symbol(&symbols[203u], "RL_master_write_in_addr_portB_read_data", SYM_RULE);
  init_symbol(&symbols[204u], "RL_master_write_in_data_portA", SYM_RULE);
  init_symbol(&symbols[205u], "RL_master_write_in_data_portB", SYM_RULE);
  init_symbol(&symbols[206u], "RL_master_write_in_data_portB_read_data", SYM_RULE);
  init_symbol(&symbols[207u], "RL_master_write_isRst_isResetAssertedUpdate", SYM_RULE);
  init_symbol(&symbols[208u], "RL_master_write_out_portA", SYM_RULE);
  init_symbol(&symbols[209u], "RL_master_write_out_portB", SYM_RULE);
  init_symbol(&symbols[210u], "RL_master_write_out_portB_read_data", SYM_RULE);
  init_symbol(&symbols[211u], "RL_requestResponse", SYM_RULE);
  init_symbol(&symbols[212u], "RL_slave_read_addrInWrite", SYM_RULE);
  init_symbol(&symbols[213u], "RL_slave_read_deqOut", SYM_RULE);
  init_symbol(&symbols[214u], "RL_slave_read_isRst_isResetAssertedUpdate", SYM_RULE);
  init_symbol(&symbols[215u], "RL_slave_read_putOutData", SYM_RULE);
  init_symbol(&symbols[216u], "RL_slave_write_addrInWrite", SYM_RULE);
  init_symbol(&symbols[217u], "RL_slave_write_dataInWrite", SYM_RULE);
  init_symbol(&symbols[218u], "RL_slave_write_isRst_isResetAssertedUpdate", SYM_RULE);
  init_symbol(&symbols[219u], "RL_slave_write_mergeAddrData", SYM_RULE);
  init_symbol(&symbols[220u], "RL_slave_write_outForward", SYM_RULE);
  init_symbol(&symbols[221u], "RL_slave_write_outWrite", SYM_RULE);
  init_symbol(&symbols[222u], "RL_writeData", SYM_RULE);
  init_symbol(&symbols[223u], "RL_writeRequest", SYM_RULE);
  init_symbol(&symbols[224u], "S00_AXI_arready", SYM_PORT, &PORT_S00_AXI_arready, 1u);
  init_symbol(&symbols[225u], "S00_AXI_awready", SYM_PORT, &PORT_S00_AXI_awready, 1u);
  init_symbol(&symbols[226u], "S00_AXI_bresp", SYM_PORT, &PORT_S00_AXI_bresp, 2u);
  init_symbol(&symbols[227u], "S00_AXI_bvalid", SYM_PORT, &PORT_S00_AXI_bvalid, 1u);
  init_symbol(&symbols[228u], "S00_AXI_rdata", SYM_PORT, &PORT_S00_AXI_rdata, 32u);
  init_symbol(&symbols[229u], "S00_AXI_rresp", SYM_PORT, &PORT_S00_AXI_rresp, 2u);
  init_symbol(&symbols[230u], "S00_AXI_rvalid", SYM_PORT, &PORT_S00_AXI_rvalid, 1u);
  init_symbol(&symbols[231u], "S00_AXI_wready", SYM_PORT, &PORT_S00_AXI_wready, 1u);
  init_symbol(&symbols[232u], "slave_read_araddrIn", SYM_MODULE, &INST_slave_read_araddrIn);
  init_symbol(&symbols[233u], "slave_read_arprotIn", SYM_MODULE, &INST_slave_read_arprotIn);
  init_symbol(&symbols[234u], "slave_read_arvalidIn", SYM_MODULE, &INST_slave_read_arvalidIn);
  init_symbol(&symbols[235u], "slave_read_in", SYM_MODULE, &INST_slave_read_in);
  init_symbol(&symbols[236u],
	      "slave_read_isRst_isInReset",
	      SYM_MODULE,
	      &INST_slave_read_isRst_isInReset);
  init_symbol(&symbols[237u],
	      "slave_read_isRst_isInReset__h89",
	      SYM_DEF,
	      &DEF_slave_read_isRst_isInReset__h89,
	      1u);
  init_symbol(&symbols[238u], "slave_read_out", SYM_MODULE, &INST_slave_read_out);
  init_symbol(&symbols[239u], "slave_read_rdataOut", SYM_MODULE, &INST_slave_read_rdataOut);
  init_symbol(&symbols[240u], "slave_read_rreadyIn", SYM_MODULE, &INST_slave_read_rreadyIn);
  init_symbol(&symbols[241u], "slave_read_rrespOut", SYM_MODULE, &INST_slave_read_rrespOut);
  init_symbol(&symbols[242u], "slave_write_addrIn_rv", SYM_MODULE, &INST_slave_write_addrIn_rv);
  init_symbol(&symbols[243u], "slave_write_awaddrIn", SYM_MODULE, &INST_slave_write_awaddrIn);
  init_symbol(&symbols[244u], "slave_write_awprotIn", SYM_MODULE, &INST_slave_write_awprotIn);
  init_symbol(&symbols[245u], "slave_write_awvalidIn", SYM_MODULE, &INST_slave_write_awvalidIn);
  init_symbol(&symbols[246u], "slave_write_breadyIn", SYM_MODULE, &INST_slave_write_breadyIn);
  init_symbol(&symbols[247u], "slave_write_brespOut", SYM_MODULE, &INST_slave_write_brespOut);
  init_symbol(&symbols[248u], "slave_write_dataIn_rv", SYM_MODULE, &INST_slave_write_dataIn_rv);
  init_symbol(&symbols[249u], "slave_write_in", SYM_MODULE, &INST_slave_write_in);
  init_symbol(&symbols[250u],
	      "slave_write_isRst_isInReset",
	      SYM_MODULE,
	      &INST_slave_write_isRst_isInReset);
  init_symbol(&symbols[251u],
	      "slave_write_isRst_isInReset__h878",
	      SYM_DEF,
	      &DEF_slave_write_isRst_isInReset__h878,
	      1u);
  init_symbol(&symbols[252u], "slave_write_out", SYM_MODULE, &INST_slave_write_out);
  init_symbol(&symbols[253u], "slave_write_wdataIn", SYM_MODULE, &INST_slave_write_wdataIn);
  init_symbol(&symbols[254u], "slave_write_wstrbIn", SYM_MODULE, &INST_slave_write_wstrbIn);
  init_symbol(&symbols[255u], "slave_write_wvalidIn", SYM_MODULE, &INST_slave_write_wvalidIn);
  init_symbol(&symbols[256u], "wnext", SYM_MODULE, &INST_wnext);
  init_symbol(&symbols[257u], "x__h10250", SYM_DEF, &DEF_x__h10250, 6u);
  init_symbol(&symbols[258u], "x__h10348", SYM_DEF, &DEF_x__h10348, 6u);
  init_symbol(&symbols[259u], "x__h13670", SYM_DEF, &DEF_x__h13670, 32u);
  init_symbol(&symbols[260u], "x__h3628", SYM_DEF, &DEF_x__h3628, 6u);
  init_symbol(&symbols[261u], "x__h3790", SYM_DEF, &DEF_x__h3790, 6u);
  init_symbol(&symbols[262u], "x__h5082", SYM_DEF, &DEF_x__h5082, 6u);
  init_symbol(&symbols[263u], "x__h5194", SYM_DEF, &DEF_x__h5194, 6u);
  init_symbol(&symbols[264u], "x__h7906", SYM_DEF, &DEF_x__h7906, 6u);
  init_symbol(&symbols[265u], "x__h8068", SYM_DEF, &DEF_x__h8068, 6u);
  init_symbol(&symbols[266u], "x__h9258", SYM_DEF, &DEF_x__h9258, 6u);
  init_symbol(&symbols[267u], "x__h9358", SYM_DEF, &DEF_x__h9358, 6u);
}


/* Rule actions */

void MOD_mkASICBuffer::RL_slave_read_isRst_isResetAssertedUpdate()
{
  INST_slave_read_isRst_isInReset.METH_write((tUInt8)0u);
}

void MOD_mkASICBuffer::RL_slave_read_addrInWrite()
{
  tUInt32 DEF_slave_read_araddrIn_wget_CONCAT_slave_read_arp_ETC___d11;
  tUInt8 DEF_x_addr__h510;
  DEF_x_addr__h510 = INST_slave_read_araddrIn.METH_wget();
  DEF_slave_read_araddrIn_wget_CONCAT_slave_read_arp_ETC___d11 = 511u & ((((tUInt32)(DEF_x_addr__h510)) << 3u) | (tUInt32)(INST_slave_read_arprotIn.METH_wget()));
  INST_slave_read_in.METH_enq(DEF_slave_read_araddrIn_wget_CONCAT_slave_read_arp_ETC___d11);
}

void MOD_mkASICBuffer::RL_slave_read_deqOut()
{
  INST_slave_read_out.METH_deq();
}

void MOD_mkASICBuffer::RL_slave_read_putOutData()
{
  tUInt8 DEF_slave_read_out_first__8_BITS_1_TO_0___d20;
  tUInt32 DEF_new_value__h770;
  tUInt64 DEF_slave_read_out_first____d18;
  DEF_slave_read_out_first____d18 = INST_slave_read_out.METH_first();
  DEF_new_value__h770 = (tUInt32)(DEF_slave_read_out_first____d18 >> 2u);
  DEF_slave_read_out_first__8_BITS_1_TO_0___d20 = (tUInt8)((tUInt8)3u & DEF_slave_read_out_first____d18);
  INST_slave_read_rdataOut.METH_wset(DEF_new_value__h770);
  INST_slave_read_rrespOut.METH_wset(DEF_slave_read_out_first__8_BITS_1_TO_0___d20);
}

void MOD_mkASICBuffer::RL_slave_write_isRst_isResetAssertedUpdate()
{
  INST_slave_write_isRst_isInReset.METH_write((tUInt8)0u);
}

void MOD_mkASICBuffer::RL_slave_write_mergeAddrData()
{
  tUInt32 DEF__0_CONCAT_DONTCARE___d29;
  tUInt64 DEF__0_CONCAT_DONTCARE___d30;
  tUInt64 DEF_slave_write_addrIn_rv_port1__read__2_BITS_8_TO_ETC___d34;
  tUInt8 DEF_x_addr__h1772;
  DEF_slave_write_dataIn_rv_port1__read____d24 = INST_slave_write_dataIn_rv.METH_port1__read();
  DEF_slave_write_addrIn_rv_port1__read____d22 = INST_slave_write_addrIn_rv.METH_port1__read();
  DEF_x_addr__h1772 = (tUInt8)((tUInt8)63u & (DEF_slave_write_addrIn_rv_port1__read____d22 >> 3u));
  DEF_slave_write_addrIn_rv_port1__read__2_BITS_8_TO_ETC___d34 = 35184372088831llu & (((((tUInt64)(DEF_x_addr__h1772)) << 39u) | (((tUInt64)(68719476735llu & DEF_slave_write_dataIn_rv_port1__read____d24)) << 3u)) | (tUInt64)((tUInt8)((tUInt8)7u & DEF_slave_write_addrIn_rv_port1__read____d22)));
  DEF__0_CONCAT_DONTCARE___d30 = 45812984490llu;
  DEF__0_CONCAT_DONTCARE___d29 = 170u;
  INST_slave_write_addrIn_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d29);
  INST_slave_write_dataIn_rv.METH_port1__write(DEF__0_CONCAT_DONTCARE___d30);
  INST_slave_write_in.METH_enq(DEF_slave_write_addrIn_rv_port1__read__2_BITS_8_TO_ETC___d34);
}

void MOD_mkASICBuffer::RL_slave_write_addrInWrite()
{
  tUInt32 DEF__1_CONCAT_slave_write_awaddrIn_wget__2_CONCAT_s_ETC___d44;
  tUInt8 DEF_v_addr__h2103;
  DEF_v_addr__h2103 = INST_slave_write_awaddrIn.METH_wget();
  DEF__1_CONCAT_slave_write_awaddrIn_wget__2_CONCAT_s_ETC___d44 = 1023u & (((((tUInt32)((tUInt8)1u)) << 9u) | (((tUInt32)(DEF_v_addr__h2103)) << 3u)) | (tUInt32)(INST_slave_write_awprotIn.METH_wget()));
  INST_slave_write_addrIn_rv.METH_port0__write(DEF__1_CONCAT_slave_write_awaddrIn_wget__2_CONCAT_s_ETC___d44);
}

void MOD_mkASICBuffer::RL_slave_write_dataInWrite()
{
  tUInt64 DEF__1_CONCAT_slave_write_wdataIn_wget__1_CONCAT_sl_ETC___d53;
  tUInt8 DEF_x__h2372;
  tUInt32 DEF_x__h2366;
  DEF_x__h2366 = INST_slave_write_wdataIn.METH_wget();
  DEF_x__h2372 = INST_slave_write_wstrbIn.METH_wget();
  DEF__1_CONCAT_slave_write_wdataIn_wget__1_CONCAT_sl_ETC___d53 = 137438953471llu & (((((tUInt64)((tUInt8)1u)) << 36u) | (((tUInt64)(DEF_x__h2366)) << 4u)) | (tUInt64)(DEF_x__h2372));
  INST_slave_write_dataIn_rv.METH_port0__write(DEF__1_CONCAT_slave_write_wdataIn_wget__1_CONCAT_sl_ETC___d53);
}

void MOD_mkASICBuffer::RL_slave_write_outWrite()
{
  INST_slave_write_out.METH_deq();
}

void MOD_mkASICBuffer::RL_slave_write_outForward()
{
  tUInt8 DEF_slave_write_out_first____d60;
  DEF_slave_write_out_first____d60 = INST_slave_write_out.METH_first();
  INST_slave_write_brespOut.METH_wset(DEF_slave_write_out_first____d60);
}

void MOD_mkASICBuffer::RL_master_read_isRst_isResetAssertedUpdate()
{
  INST_master_read_isRst_isInReset.METH_write((tUInt8)0u);
}

void MOD_mkASICBuffer::RL_master_read_in_portA()
{
  tUInt8 DEF_NOT_master_read_in_pwClear_whas__2_8_AND_maste_ETC___d108;
  tUInt8 DEF_IF_master_read_in_wDataIn_wget__1_BITS_14_TO_1_ETC___d99;
  tUInt8 DEF_x__h3606;
  tUInt8 DEF_IF_master_read_in_pwClear_whas__2_THEN_0_ELSE__ETC___d67;
  tUInt32 DEF_x__read_id__h3352;
  tUInt64 DEF_x__read_addr__h3353;
  tUInt8 DEF_master_read_in_wDataIn_wget__1_BITS_14_TO_11___d85;
  tUInt8 DEF_x2__h3270;
  tUInt32 DEF_x_wget_id__h3319;
  tUInt64 DEF_x_wget_addr__h3320;
  tUInt8 DEF_master_read_in_pwEnqueue_whas____d63;
  tUInt8 DEF_master_read_in_pwClear_whas__2_OR_master_read__ETC___d64;
  tUInt8 DEF_master_read_in_wDataIn_whas____d70;
  DEF_master_read_in_wDataIn_whas____d70 = INST_master_read_in_wDataIn.METH_whas();
  DEF_master_read_in_pwEnqueue_whas____d63 = INST_master_read_in_pwEnqueue.METH_whas();
  DEF_master_read_in_wDataIn_wget____d71 = INST_master_read_in_wDataIn.METH_wget();
  DEF_master_read_in_pwClear_whas____d62 = INST_master_read_in_pwClear.METH_whas();
  DEF_master_read_in_pwClear_whas__2_OR_master_read__ETC___d64 = DEF_master_read_in_pwClear_whas____d62 || DEF_master_read_in_pwEnqueue_whas____d63;
  DEF_x__h3628 = INST_master_read_in_rWrPtr.METH_read();
  DEF_x_wget_addr__h3320 = primExtract64(64u,
					 109u,
					 DEF_master_read_in_wDataIn_wget____d71,
					 32u,
					 92u,
					 32u,
					 29u);
  DEF_x_wget_id__h3319 = primExtract32(16u,
				       109u,
				       DEF_master_read_in_wDataIn_wget____d71,
				       32u,
				       108u,
				       32u,
				       93u);
  DEF_x2__h3270 = (tUInt8)((tUInt8)31u & DEF_x__h3628);
  DEF_master_read_in_wDataIn_wget__1_BITS_14_TO_11___d85 = DEF_master_read_in_wDataIn_wget____d71.get_bits_in_word8(0u,
														    11u,
														    4u);
  DEF_x__read_addr__h3353 = DEF_master_read_in_wDataIn_whas____d70 ? DEF_x_wget_addr__h3320 : 0llu;
  DEF_x__read_id__h3352 = DEF_master_read_in_wDataIn_whas____d70 ? DEF_x_wget_id__h3319 : 0u;
  DEF_x__h3606 = (tUInt8)63u & (DEF_x__h3628 + (tUInt8)1u);
  DEF_IF_master_read_in_pwClear_whas__2_THEN_0_ELSE__ETC___d67 = DEF_master_read_in_pwClear_whas____d62 ? (tUInt8)0u : DEF_x__h3606;
  switch (DEF_master_read_in_wDataIn_wget__1_BITS_14_TO_11___d85) {
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
  case (tUInt8)10u:
  case (tUInt8)14u:
  case (tUInt8)15u:
    DEF_IF_master_read_in_wDataIn_wget__1_BITS_14_TO_1_ETC___d99 = DEF_master_read_in_wDataIn_wget__1_BITS_14_TO_11___d85;
    break;
  default:
    DEF_IF_master_read_in_wDataIn_wget__1_BITS_14_TO_1_ETC___d99 = (tUInt8)11u;
  }
  DEF_IF_master_read_in_wDataIn_whas__0_THEN_master__ETC___d106.set_bits_in_word((tUInt32)(DEF_x__read_id__h3352 >> 3u),
										 3u,
										 0u,
										 13u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & DEF_x__read_id__h3352))) << 29u) | (tUInt32)(DEF_x__read_addr__h3353 >> 35u),
												     2u).set_whole_word((tUInt32)(DEF_x__read_addr__h3353 >> 3u),
															1u).set_whole_word(((((((((tUInt32)((tUInt8)((tUInt8)7u & DEF_x__read_addr__h3353))) << 29u) | (((tUInt32)(DEF_master_read_in_wDataIn_whas____d70 ? DEF_master_read_in_wDataIn_wget____d71.get_bits_in_word8(0u,
																																								     21u,
																																								     8u) : (tUInt8)0u)) << 21u)) | (((tUInt32)(DEF_master_read_in_wDataIn_whas____d70 ? DEF_master_read_in_wDataIn_wget____d71.get_bits_in_word8(0u,
																																																										 18u,
																																																										 3u) : (tUInt8)0u)) << 18u)) | (((tUInt32)(DEF_master_read_in_wDataIn_whas____d70 ? DEF_master_read_in_wDataIn_wget____d71.get_bits_in_word8(0u,
																																																																											     16u,
																																																																											     2u) : (tUInt8)0u)) << 16u)) | (((tUInt32)(DEF_master_read_in_wDataIn_whas____d70 && DEF_master_read_in_wDataIn_wget____d71.get_bits_in_word8(0u,
																																																																																													  15u,
																																																																																													  1u))) << 15u)) | (((tUInt32)(!DEF_master_read_in_wDataIn_whas____d70 || DEF_master_read_in_wDataIn_wget__1_BITS_14_TO_11___d85 == (tUInt8)0u ? (tUInt8)0u : DEF_IF_master_read_in_wDataIn_wget__1_BITS_14_TO_1_ETC___d99)) << 11u)) | (DEF_master_read_in_wDataIn_whas____d70 ? DEF_master_read_in_wDataIn_wget____d71.get_bits_in_word32(0u,
																																																																																																																																						    0u,
																																																																																																																																						    11u) : 0u),
																	   0u);
  DEF_IF_master_read_in_pwEnqueue_whas__3_THEN_IF_ma_ETC___d107 = DEF_IF_master_read_in_wDataIn_whas__0_THEN_master__ETC___d106;
  DEF_NOT_master_read_in_pwClear_whas__2___d68 = !DEF_master_read_in_pwClear_whas____d62;
  DEF_NOT_master_read_in_pwClear_whas__2_8_AND_maste_ETC___d108 = DEF_NOT_master_read_in_pwClear_whas__2___d68 && DEF_master_read_in_pwEnqueue_whas____d63;
  DEF__1_CONCAT_master_read_in_rWrPtr_read__5_CONCAT__ETC___d109.set_bits_in_word(1048575u & (((((tUInt32)((tUInt8)1u)) << 19u) | (((tUInt32)(DEF_x__h3628)) << 13u)) | DEF_IF_master_read_in_wDataIn_whas__0_THEN_master__ETC___d106.get_bits_in_word32(3u,
																															 0u,
																															 13u)),
										  3u,
										  0u,
										  20u).set_whole_word(DEF_IF_master_read_in_wDataIn_whas__0_THEN_master__ETC___d106.get_whole_word(2u),
												      2u).set_whole_word(DEF_IF_master_read_in_wDataIn_whas__0_THEN_master__ETC___d106.get_whole_word(1u),
															 1u).set_whole_word(DEF_IF_master_read_in_wDataIn_whas__0_THEN_master__ETC___d106.get_whole_word(0u),
																	    0u);
  if (DEF_master_read_in_pwClear_whas__2_OR_master_read__ETC___d64)
    INST_master_read_in_rWrPtr.METH_write(DEF_IF_master_read_in_pwClear_whas__2_THEN_0_ELSE__ETC___d67);
  if (DEF_NOT_master_read_in_pwClear_whas__2___d68)
    INST_master_read_in_memory.METH_a_put(DEF_master_read_in_pwEnqueue_whas____d63,
					  DEF_x2__h3270,
					  DEF_IF_master_read_in_pwEnqueue_whas__3_THEN_IF_ma_ETC___d107);
  if (DEF_NOT_master_read_in_pwClear_whas__2_8_AND_maste_ETC___d108)
    INST_master_read_in_rCache.METH_write(DEF__1_CONCAT_master_read_in_rWrPtr_read__5_CONCAT__ETC___d109);
}

void MOD_mkASICBuffer::RL_master_read_in_portB()
{
  tUInt8 DEF_IF_master_read_in_pwDequeue_whas__10_THEN_mast_ETC___d117;
  tUInt8 DEF_IF_master_read_in_pwClear_whas__2_THEN_0_ELSE__ETC___d114;
  tUInt8 DEF_x2__h3696;
  tUInt8 DEF_x__h3783;
  tUInt8 DEF_x2__h3714;
  tUInt8 DEF_master_read_in_pwDequeue_whas____d110;
  tUInt8 DEF_master_read_in_pwClear_whas__2_OR_master_read__ETC___d111;
  DEF_master_read_in_pwDequeue_whas____d110 = INST_master_read_in_pwDequeue.METH_whas();
  DEF_x__h3790 = INST_master_read_in_rRdPtr.METH_read();
  DEF_master_read_in_pwClear_whas____d62 = INST_master_read_in_pwClear.METH_whas();
  DEF_master_read_in_pwClear_whas__2_OR_master_read__ETC___d111 = DEF_master_read_in_pwClear_whas____d62 || DEF_master_read_in_pwDequeue_whas____d110;
  DEF_x__h3783 = (tUInt8)63u & (DEF_x__h3790 + (tUInt8)1u);
  DEF_x2__h3714 = (tUInt8)((tUInt8)31u & DEF_x__h3783);
  DEF_x2__h3696 = (tUInt8)((tUInt8)31u & DEF_x__h3790);
  DEF_IF_master_read_in_pwClear_whas__2_THEN_0_ELSE__ETC___d114 = DEF_master_read_in_pwClear_whas____d62 ? (tUInt8)0u : DEF_x__h3783;
  DEF_IF_master_read_in_pwDequeue_whas__10_THEN_mast_ETC___d117 = DEF_master_read_in_pwDequeue_whas____d110 ? DEF_x2__h3714 : DEF_x2__h3696;
  DEF_NOT_master_read_in_pwClear_whas__2___d68 = !DEF_master_read_in_pwClear_whas____d62;
  if (DEF_master_read_in_pwClear_whas__2_OR_master_read__ETC___d111)
    INST_master_read_in_rRdPtr.METH_write(DEF_IF_master_read_in_pwClear_whas__2_THEN_0_ELSE__ETC___d114);
  if (DEF_NOT_master_read_in_pwClear_whas__2___d68)
    INST_master_read_in_memory.METH_b_put((tUInt8)0u,
					  DEF_IF_master_read_in_pwDequeue_whas__10_THEN_mast_ETC___d117,
					  UWide_literal_109_haaaaaaaaaaaaaaaaaaaaaaaaaaa);
}

void MOD_mkASICBuffer::RL_master_read_in_portB_read_data()
{
  tUInt8 DEF_IF_master_read_in_rCache_18_BITS_14_TO_11_24_E_ETC___d138;
  tUInt8 DEF_IF_master_read_in_memory_b_read__41_BITS_14_TO_ETC___d157;
  tUInt8 DEF_master_read_in_memory_b_read__41_BITS_14_TO_11___d143;
  tUInt8 DEF_master_read_in_rCache_18_BITS_14_TO_11___d124;
  tUInt8 DEF_x__h3876;
  DEF_master_read_in_rCache___d118 = INST_master_read_in_rCache.METH_read();
  DEF_master_read_in_memory_b_read____d141 = INST_master_read_in_memory.METH_b_read();
  DEF_x__h3790 = INST_master_read_in_rRdPtr.METH_read();
  wop_primExtractWide(94u,
		      116u,
		      DEF_master_read_in_rCache___d118,
		      32u,
		      108u,
		      32u,
		      15u,
		      DEF_master_read_in_rCache_18_BITS_108_TO_15___d123);
  wop_primExtractWide(94u,
		      109u,
		      DEF_master_read_in_memory_b_read____d141,
		      32u,
		      108u,
		      32u,
		      15u,
		      DEF_master_read_in_memory_b_read__41_BITS_108_TO_15___d142);
  DEF_master_read_in_rCache_18_BITS_14_TO_11___d124 = DEF_master_read_in_rCache___d118.get_bits_in_word8(0u,
													 11u,
													 4u);
  DEF_x__h3876 = DEF_master_read_in_rCache___d118.get_bits_in_word8(3u, 13u, 6u);
  DEF_master_read_in_memory_b_read__41_BITS_14_TO_11___d143 = DEF_master_read_in_memory_b_read____d141.get_bits_in_word8(0u,
															 11u,
															 4u);
  switch (DEF_master_read_in_memory_b_read__41_BITS_14_TO_11___d143) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
  case (tUInt8)10u:
  case (tUInt8)14u:
  case (tUInt8)15u:
    DEF_IF_master_read_in_memory_b_read__41_BITS_14_TO_ETC___d157 = DEF_master_read_in_memory_b_read__41_BITS_14_TO_11___d143;
    break;
  default:
    DEF_IF_master_read_in_memory_b_read__41_BITS_14_TO_ETC___d157 = (tUInt8)11u;
  }
  DEF_master_read_in_memory_b_read__41_BITS_108_TO_1_ETC___d159.set_bits_in_word(DEF_master_read_in_memory_b_read__41_BITS_108_TO_15___d142.get_bits_in_word32(2u,
																			       17u,
																			       13u),
										 3u,
										 0u,
										 13u).set_whole_word(primExtract32(32u,
														   94u,
														   DEF_master_read_in_memory_b_read__41_BITS_108_TO_15___d142,
														   32u,
														   80u,
														   32u,
														   49u),
												     2u).set_whole_word(primExtract32(32u,
																      94u,
																      DEF_master_read_in_memory_b_read__41_BITS_108_TO_15___d142,
																      32u,
																      48u,
																      32u,
																      17u),
															1u).set_whole_word(((DEF_master_read_in_memory_b_read__41_BITS_108_TO_15___d142.get_bits_in_word32(0u,
																											   0u,
																											   17u) << 15u) | (((tUInt32)(DEF_IF_master_read_in_memory_b_read__41_BITS_14_TO_ETC___d157)) << 11u)) | DEF_master_read_in_memory_b_read____d141.get_bits_in_word32(0u,
																																															     0u,
																																															     11u),
																	   0u);
  switch (DEF_master_read_in_rCache_18_BITS_14_TO_11___d124) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
  case (tUInt8)10u:
  case (tUInt8)14u:
  case (tUInt8)15u:
    DEF_IF_master_read_in_rCache_18_BITS_14_TO_11_24_E_ETC___d138 = DEF_master_read_in_rCache_18_BITS_14_TO_11___d124;
    break;
  default:
    DEF_IF_master_read_in_rCache_18_BITS_14_TO_11_24_E_ETC___d138 = (tUInt8)11u;
  }
  DEF_master_read_in_rCache_18_BITS_108_TO_15_23_CON_ETC___d140.set_bits_in_word(DEF_master_read_in_rCache_18_BITS_108_TO_15___d123.get_bits_in_word32(2u,
																		       17u,
																		       13u),
										 3u,
										 0u,
										 13u).set_whole_word(primExtract32(32u,
														   94u,
														   DEF_master_read_in_rCache_18_BITS_108_TO_15___d123,
														   32u,
														   80u,
														   32u,
														   49u),
												     2u).set_whole_word(primExtract32(32u,
																      94u,
																      DEF_master_read_in_rCache_18_BITS_108_TO_15___d123,
																      32u,
																      48u,
																      32u,
																      17u),
															1u).set_whole_word(((DEF_master_read_in_rCache_18_BITS_108_TO_15___d123.get_bits_in_word32(0u,
																										   0u,
																										   17u) << 15u) | (((tUInt32)(DEF_IF_master_read_in_rCache_18_BITS_14_TO_11_24_E_ETC___d138)) << 11u)) | DEF_master_read_in_rCache___d118.get_bits_in_word32(0u,
																																													     0u,
																																													     11u),
																	   0u);
  DEF_IF_master_read_in_rCache_18_BIT_115_19_AND_mas_ETC___d160 = DEF_master_read_in_rCache___d118.get_bits_in_word8(3u,
														     19u,
														     1u) && DEF_x__h3876 == DEF_x__h3790 ? DEF_master_read_in_rCache_18_BITS_108_TO_15_23_CON_ETC___d140 : DEF_master_read_in_memory_b_read__41_BITS_108_TO_1_ETC___d159;
  INST_master_read_in_wDataOut.METH_wset(DEF_IF_master_read_in_rCache_18_BIT_115_19_AND_mas_ETC___d160);
}

void MOD_mkASICBuffer::RL_master_read_out_1_portA()
{
  tUInt64 DEF__1_CONCAT_master_read_out_1_rWrPtr_read__64_CON_ETC___d183;
  tUInt8 DEF_NOT_master_read_out_1_pwClear_whas__61_67_AND__ETC___d182;
  tUInt8 DEF_x__h5060;
  tUInt8 DEF_IF_master_read_out_1_pwClear_whas__61_THEN_0_E_ETC___d166;
  tUInt32 DEF_x__read_id__h4978;
  tUInt32 DEF_x__read_data__h4979;
  tUInt64 DEF_IF_master_read_out_1_wDataIn_whas__69_THEN_mas_ETC___d180;
  tUInt64 DEF_IF_master_read_out_1_pwEnqueue_whas__62_THEN_I_ETC___d181;
  tUInt8 DEF_x2__h4927;
  tUInt32 DEF_x_wget_id__h4963;
  tUInt32 DEF_x_wget_data__h4964;
  tUInt8 DEF_master_read_out_1_wDataIn_whas____d169;
  tUInt64 DEF_master_read_out_1_wDataIn_wget____d170;
  tUInt8 DEF_master_read_out_1_pwEnqueue_whas____d162;
  tUInt8 DEF_master_read_out_1_pwClear_whas__61_OR_master_r_ETC___d163;
  DEF_master_read_out_1_pwEnqueue_whas____d162 = INST_master_read_out_1_pwEnqueue.METH_whas();
  DEF_master_read_out_1_wDataIn_wget____d170 = INST_master_read_out_1_wDataIn.METH_wget();
  DEF_x__h5082 = INST_master_read_out_1_rWrPtr.METH_read();
  DEF_master_read_out_1_pwClear_whas____d161 = INST_master_read_out_1_pwClear.METH_whas();
  DEF_master_read_out_1_pwClear_whas__61_OR_master_r_ETC___d163 = DEF_master_read_out_1_pwClear_whas____d161 || DEF_master_read_out_1_pwEnqueue_whas____d162;
  DEF_master_read_out_1_wDataIn_whas____d169 = INST_master_read_out_1_wDataIn.METH_whas();
  DEF_x_wget_data__h4964 = (tUInt32)(DEF_master_read_out_1_wDataIn_wget____d170 >> 3u);
  DEF_x_wget_id__h4963 = (tUInt32)(DEF_master_read_out_1_wDataIn_wget____d170 >> 35u);
  DEF_x2__h4927 = (tUInt8)((tUInt8)31u & DEF_x__h5082);
  DEF_x__read_data__h4979 = DEF_master_read_out_1_wDataIn_whas____d169 ? DEF_x_wget_data__h4964 : 0u;
  DEF_x__read_id__h4978 = DEF_master_read_out_1_wDataIn_whas____d169 ? DEF_x_wget_id__h4963 : 0u;
  DEF_IF_master_read_out_1_wDataIn_whas__69_THEN_mas_ETC___d180 = 2251799813685247llu & ((((((tUInt64)(DEF_x__read_id__h4978)) << 35u) | (((tUInt64)(DEF_x__read_data__h4979)) << 3u)) | (((tUInt64)(DEF_master_read_out_1_wDataIn_whas____d169 ? (tUInt8)((tUInt8)3u & (DEF_master_read_out_1_wDataIn_wget____d170 >> 1u)) : (tUInt8)0u)) << 1u)) | (tUInt64)(DEF_master_read_out_1_wDataIn_whas____d169 && (tUInt8)((tUInt8)1u & DEF_master_read_out_1_wDataIn_wget____d170)));
  DEF_IF_master_read_out_1_pwEnqueue_whas__62_THEN_I_ETC___d181 = DEF_IF_master_read_out_1_wDataIn_whas__69_THEN_mas_ETC___d180;
  DEF_x__h5060 = (tUInt8)63u & (DEF_x__h5082 + (tUInt8)1u);
  DEF_IF_master_read_out_1_pwClear_whas__61_THEN_0_E_ETC___d166 = DEF_master_read_out_1_pwClear_whas____d161 ? (tUInt8)0u : DEF_x__h5060;
  DEF_NOT_master_read_out_1_pwClear_whas__61___d167 = !DEF_master_read_out_1_pwClear_whas____d161;
  DEF_NOT_master_read_out_1_pwClear_whas__61_67_AND__ETC___d182 = DEF_NOT_master_read_out_1_pwClear_whas__61___d167 && DEF_master_read_out_1_pwEnqueue_whas____d162;
  DEF__1_CONCAT_master_read_out_1_rWrPtr_read__64_CON_ETC___d183 = 288230376151711743llu & (((((tUInt64)((tUInt8)1u)) << 57u) | (((tUInt64)(DEF_x__h5082)) << 51u)) | DEF_IF_master_read_out_1_wDataIn_whas__69_THEN_mas_ETC___d180);
  if (DEF_master_read_out_1_pwClear_whas__61_OR_master_r_ETC___d163)
    INST_master_read_out_1_rWrPtr.METH_write(DEF_IF_master_read_out_1_pwClear_whas__61_THEN_0_E_ETC___d166);
  if (DEF_NOT_master_read_out_1_pwClear_whas__61___d167)
    INST_master_read_out_1_memory.METH_a_put(DEF_master_read_out_1_pwEnqueue_whas____d162,
					     DEF_x2__h4927,
					     DEF_IF_master_read_out_1_pwEnqueue_whas__62_THEN_I_ETC___d181);
  if (DEF_NOT_master_read_out_1_pwClear_whas__61_67_AND__ETC___d182)
    INST_master_read_out_1_rCache.METH_write(DEF__1_CONCAT_master_read_out_1_rWrPtr_read__64_CON_ETC___d183);
}

void MOD_mkASICBuffer::RL_master_read_out_1_portB()
{
  tUInt8 DEF_IF_master_read_out_1_pwDequeue_whas__84_THEN_m_ETC___d191;
  tUInt8 DEF_IF_master_read_out_1_pwClear_whas__61_THEN_0_E_ETC___d188;
  tUInt8 DEF_x2__h5125;
  tUInt8 DEF_x__h5187;
  tUInt8 DEF_x2__h5143;
  tUInt8 DEF_master_read_out_1_pwDequeue_whas____d184;
  tUInt8 DEF_master_read_out_1_pwClear_whas__61_OR_master_r_ETC___d185;
  DEF_master_read_out_1_pwDequeue_whas____d184 = INST_master_read_out_1_pwDequeue.METH_whas();
  DEF_x__h5194 = INST_master_read_out_1_rRdPtr.METH_read();
  DEF_master_read_out_1_pwClear_whas____d161 = INST_master_read_out_1_pwClear.METH_whas();
  DEF_master_read_out_1_pwClear_whas__61_OR_master_r_ETC___d185 = DEF_master_read_out_1_pwClear_whas____d161 || DEF_master_read_out_1_pwDequeue_whas____d184;
  DEF_x__h5187 = (tUInt8)63u & (DEF_x__h5194 + (tUInt8)1u);
  DEF_x2__h5143 = (tUInt8)((tUInt8)31u & DEF_x__h5187);
  DEF_x2__h5125 = (tUInt8)((tUInt8)31u & DEF_x__h5194);
  DEF_IF_master_read_out_1_pwClear_whas__61_THEN_0_E_ETC___d188 = DEF_master_read_out_1_pwClear_whas____d161 ? (tUInt8)0u : DEF_x__h5187;
  DEF_IF_master_read_out_1_pwDequeue_whas__84_THEN_m_ETC___d191 = DEF_master_read_out_1_pwDequeue_whas____d184 ? DEF_x2__h5143 : DEF_x2__h5125;
  DEF_NOT_master_read_out_1_pwClear_whas__61___d167 = !DEF_master_read_out_1_pwClear_whas____d161;
  if (DEF_master_read_out_1_pwClear_whas__61_OR_master_r_ETC___d185)
    INST_master_read_out_1_rRdPtr.METH_write(DEF_IF_master_read_out_1_pwClear_whas__61_THEN_0_E_ETC___d188);
  if (DEF_NOT_master_read_out_1_pwClear_whas__61___d167)
    INST_master_read_out_1_memory.METH_b_put((tUInt8)0u,
					     DEF_IF_master_read_out_1_pwDequeue_whas__84_THEN_m_ETC___d191,
					     750599937895082llu);
}

void MOD_mkASICBuffer::RL_master_read_out_1_portB_read_data()
{
  tUInt64 DEF_IF_master_read_out_1_rCache_92_BIT_57_93_AND_m_ETC___d199;
  tUInt8 DEF_x__h5255;
  tUInt64 DEF_master_read_out_1_rCache___d192;
  DEF_master_read_out_1_rCache___d192 = INST_master_read_out_1_rCache.METH_read();
  DEF_x__h5194 = INST_master_read_out_1_rRdPtr.METH_read();
  DEF_x__h5255 = (tUInt8)((tUInt8)63u & (DEF_master_read_out_1_rCache___d192 >> 51u));
  DEF_IF_master_read_out_1_rCache_92_BIT_57_93_AND_m_ETC___d199 = (tUInt8)(DEF_master_read_out_1_rCache___d192 >> 57u) && DEF_x__h5255 == DEF_x__h5194 ? (tUInt64)(2251799813685247llu & DEF_master_read_out_1_rCache___d192) : INST_master_read_out_1_memory.METH_b_read();
  INST_master_read_out_1_wDataOut.METH_wset(DEF_IF_master_read_out_1_rCache_92_BIT_57_93_AND_m_ETC___d199);
}

void MOD_mkASICBuffer::RL_master_read_deqIn()
{
  INST_master_read_in_pwDequeue.METH_wset();
}

void MOD_mkASICBuffer::RL_master_read_forwardIn()
{
  tUInt8 DEF_IF_master_read_in_wDataOut_wget__08_BITS_14_TO_ETC___d229;
  tUInt8 DEF_master_read_in_wDataOut_wget__08_BIT_15___d214;
  tUInt8 DEF_master_read_in_wDataOut_wget__08_BITS_17_TO_16___d213;
  tUInt8 DEF_master_read_in_wDataOut_wget__08_BITS_10_TO_8___d230;
  tUInt8 DEF_master_read_in_wDataOut_wget__08_BITS_20_TO_18___d212;
  tUInt8 DEF_new_value__h6614;
  tUInt8 DEF_new_value__h6584;
  tUInt8 DEF_master_read_in_wDataOut_wget__08_BITS_14_TO_11___d215;
  tUInt8 DEF_master_read_in_wDataOut_wget__08_BITS_28_TO_21___d211;
  tUInt32 DEF_new_value__h6225;
  tUInt64 DEF_new_value__h6279;
  DEF_master_read_in_wDataOut_wget____d208 = INST_master_read_in_wDataOut.METH_wget();
  DEF_new_value__h6279 = primExtract64(64u,
				       109u,
				       DEF_master_read_in_wDataOut_wget____d208,
				       32u,
				       92u,
				       32u,
				       29u);
  DEF_new_value__h6225 = primExtract32(16u,
				       109u,
				       DEF_master_read_in_wDataOut_wget____d208,
				       32u,
				       108u,
				       32u,
				       93u);
  DEF_master_read_in_wDataOut_wget__08_BITS_28_TO_21___d211 = DEF_master_read_in_wDataOut_wget____d208.get_bits_in_word8(0u,
															 21u,
															 8u);
  DEF_new_value__h6584 = DEF_master_read_in_wDataOut_wget____d208.get_bits_in_word8(0u, 4u, 4u);
  DEF_master_read_in_wDataOut_wget__08_BITS_14_TO_11___d215 = DEF_master_read_in_wDataOut_wget____d208.get_bits_in_word8(0u,
															 11u,
															 4u);
  DEF_new_value__h6614 = DEF_master_read_in_wDataOut_wget____d208.get_bits_in_word8(0u, 0u, 4u);
  DEF_master_read_in_wDataOut_wget__08_BITS_20_TO_18___d212 = DEF_master_read_in_wDataOut_wget____d208.get_bits_in_word8(0u,
															 18u,
															 3u);
  DEF_master_read_in_wDataOut_wget__08_BITS_10_TO_8___d230 = DEF_master_read_in_wDataOut_wget____d208.get_bits_in_word8(0u,
															8u,
															3u);
  DEF_master_read_in_wDataOut_wget__08_BITS_17_TO_16___d213 = DEF_master_read_in_wDataOut_wget____d208.get_bits_in_word8(0u,
															 16u,
															 2u);
  switch (DEF_master_read_in_wDataOut_wget__08_BITS_14_TO_11___d215) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
  case (tUInt8)10u:
  case (tUInt8)14u:
  case (tUInt8)15u:
    DEF_IF_master_read_in_wDataOut_wget__08_BITS_14_TO_ETC___d229 = DEF_master_read_in_wDataOut_wget__08_BITS_14_TO_11___d215;
    break;
  default:
    DEF_IF_master_read_in_wDataOut_wget__08_BITS_14_TO_ETC___d229 = (tUInt8)11u;
  }
  DEF_master_read_in_wDataOut_wget__08_BIT_15___d214 = DEF_master_read_in_wDataOut_wget____d208.get_bits_in_word8(0u,
														  15u,
														  1u);
  INST_master_read_warid.METH_wset(DEF_new_value__h6225);
  INST_master_read_warlen.METH_wset(DEF_master_read_in_wDataOut_wget__08_BITS_28_TO_21___d211);
  INST_master_read_waraddr.METH_wset(DEF_new_value__h6279);
  INST_master_read_warsize.METH_wset(DEF_master_read_in_wDataOut_wget__08_BITS_20_TO_18___d212);
  INST_master_read_warlock.METH_wset(DEF_master_read_in_wDataOut_wget__08_BIT_15___d214);
  INST_master_read_warburst.METH_wset(DEF_master_read_in_wDataOut_wget__08_BITS_17_TO_16___d213);
  INST_master_read_warcache.METH_wset(DEF_IF_master_read_in_wDataOut_wget__08_BITS_14_TO_ETC___d229);
  INST_master_read_warprot.METH_wset(DEF_master_read_in_wDataOut_wget__08_BITS_10_TO_8___d230);
  INST_master_read_warqos.METH_wset(DEF_new_value__h6584);
  INST_master_read_warregion.METH_wset(DEF_new_value__h6614);
  INST_master_read_waruser.METH_wset();
}

void MOD_mkASICBuffer::RL_master_read_enqOut()
{
  tUInt64 DEF_master_read_rinpkg_wget____d239;
  DEF_master_read_rinpkg_wget____d239 = INST_master_read_rinpkg.METH_wget();
  INST_master_read_out_1_pwEnqueue.METH_wset();
  INST_master_read_out_1_wDataIn.METH_wset(DEF_master_read_rinpkg_wget____d239);
}

void MOD_mkASICBuffer::RL_master_write_isRst_isResetAssertedUpdate()
{
  INST_master_write_isRst_isInReset.METH_write((tUInt8)0u);
}

void MOD_mkASICBuffer::RL_master_write_in_addr_portA()
{
  tUInt8 DEF_NOT_master_write_in_addr_pwClear_whas__41_47_A_ETC___d287;
  tUInt8 DEF_IF_master_write_in_addr_wDataIn_wget__50_BITS__ETC___d278;
  tUInt8 DEF_x__h7884;
  tUInt8 DEF_IF_master_write_in_addr_pwClear_whas__41_THEN__ETC___d246;
  tUInt32 DEF_x__read_id__h7630;
  tUInt64 DEF_x__read_addr__h7631;
  tUInt8 DEF_master_write_in_addr_wDataIn_wget__50_BITS_14__ETC___d264;
  tUInt8 DEF_x2__h7548;
  tUInt32 DEF_x_wget_id__h7597;
  tUInt64 DEF_x_wget_addr__h7598;
  tUInt8 DEF_master_write_in_addr_pwEnqueue_whas____d242;
  tUInt8 DEF_master_write_in_addr_pwClear_whas__41_OR_maste_ETC___d243;
  tUInt8 DEF_master_write_in_addr_wDataIn_whas____d249;
  DEF_master_write_in_addr_wDataIn_whas____d249 = INST_master_write_in_addr_wDataIn.METH_whas();
  DEF_master_write_in_addr_pwEnqueue_whas____d242 = INST_master_write_in_addr_pwEnqueue.METH_whas();
  DEF_master_write_in_addr_wDataIn_wget____d250 = INST_master_write_in_addr_wDataIn.METH_wget();
  DEF_master_write_in_addr_pwClear_whas____d241 = INST_master_write_in_addr_pwClear.METH_whas();
  DEF_master_write_in_addr_pwClear_whas__41_OR_maste_ETC___d243 = DEF_master_write_in_addr_pwClear_whas____d241 || DEF_master_write_in_addr_pwEnqueue_whas____d242;
  DEF_x__h7906 = INST_master_write_in_addr_rWrPtr.METH_read();
  DEF_x_wget_addr__h7598 = primExtract64(64u,
					 109u,
					 DEF_master_write_in_addr_wDataIn_wget____d250,
					 32u,
					 92u,
					 32u,
					 29u);
  DEF_x_wget_id__h7597 = primExtract32(16u,
				       109u,
				       DEF_master_write_in_addr_wDataIn_wget____d250,
				       32u,
				       108u,
				       32u,
				       93u);
  DEF_x2__h7548 = (tUInt8)((tUInt8)31u & DEF_x__h7906);
  DEF_master_write_in_addr_wDataIn_wget__50_BITS_14__ETC___d264 = DEF_master_write_in_addr_wDataIn_wget____d250.get_bits_in_word8(0u,
																  11u,
																  4u);
  DEF_x__read_addr__h7631 = DEF_master_write_in_addr_wDataIn_whas____d249 ? DEF_x_wget_addr__h7598 : 0llu;
  DEF_x__read_id__h7630 = DEF_master_write_in_addr_wDataIn_whas____d249 ? DEF_x_wget_id__h7597 : 0u;
  DEF_x__h7884 = (tUInt8)63u & (DEF_x__h7906 + (tUInt8)1u);
  DEF_IF_master_write_in_addr_pwClear_whas__41_THEN__ETC___d246 = DEF_master_write_in_addr_pwClear_whas____d241 ? (tUInt8)0u : DEF_x__h7884;
  switch (DEF_master_write_in_addr_wDataIn_wget__50_BITS_14__ETC___d264) {
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
  case (tUInt8)6u:
  case (tUInt8)7u:
  case (tUInt8)14u:
    DEF_IF_master_write_in_addr_wDataIn_wget__50_BITS__ETC___d278 = DEF_master_write_in_addr_wDataIn_wget__50_BITS_14__ETC___d264;
    break;
  default:
    DEF_IF_master_write_in_addr_wDataIn_wget__50_BITS__ETC___d278 = (tUInt8)15u;
  }
  DEF_IF_master_write_in_addr_wDataIn_whas__49_THEN__ETC___d285.set_bits_in_word((tUInt32)(DEF_x__read_id__h7630 >> 3u),
										 3u,
										 0u,
										 13u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & DEF_x__read_id__h7630))) << 29u) | (tUInt32)(DEF_x__read_addr__h7631 >> 35u),
												     2u).set_whole_word((tUInt32)(DEF_x__read_addr__h7631 >> 3u),
															1u).set_whole_word(((((((((tUInt32)((tUInt8)((tUInt8)7u & DEF_x__read_addr__h7631))) << 29u) | (((tUInt32)(DEF_master_write_in_addr_wDataIn_whas____d249 ? DEF_master_write_in_addr_wDataIn_wget____d250.get_bits_in_word8(0u,
																																										   21u,
																																										   8u) : (tUInt8)0u)) << 21u)) | (((tUInt32)(DEF_master_write_in_addr_wDataIn_whas____d249 ? DEF_master_write_in_addr_wDataIn_wget____d250.get_bits_in_word8(0u,
																																																													     18u,
																																																													     3u) : (tUInt8)0u)) << 18u)) | (((tUInt32)(DEF_master_write_in_addr_wDataIn_whas____d249 ? DEF_master_write_in_addr_wDataIn_wget____d250.get_bits_in_word8(0u,
																																																																																       16u,
																																																																																       2u) : (tUInt8)0u)) << 16u)) | (((tUInt32)(DEF_master_write_in_addr_wDataIn_whas____d249 && DEF_master_write_in_addr_wDataIn_wget____d250.get_bits_in_word8(0u,
																																																																																																				  15u,
																																																																																																				  1u))) << 15u)) | (((tUInt32)(!DEF_master_write_in_addr_wDataIn_whas____d249 || DEF_master_write_in_addr_wDataIn_wget__50_BITS_14__ETC___d264 == (tUInt8)0u ? (tUInt8)0u : DEF_IF_master_write_in_addr_wDataIn_wget__50_BITS__ETC___d278)) << 11u)) | (DEF_master_write_in_addr_wDataIn_whas____d249 ? DEF_master_write_in_addr_wDataIn_wget____d250.get_bits_in_word32(0u,
																																																																																																																																																	 0u,
																																																																																																																																																	 11u) : 0u),
																	   0u);
  DEF_IF_master_write_in_addr_pwEnqueue_whas__42_THE_ETC___d286 = DEF_IF_master_write_in_addr_wDataIn_whas__49_THEN__ETC___d285;
  DEF_NOT_master_write_in_addr_pwClear_whas__41___d247 = !DEF_master_write_in_addr_pwClear_whas____d241;
  DEF_NOT_master_write_in_addr_pwClear_whas__41_47_A_ETC___d287 = DEF_NOT_master_write_in_addr_pwClear_whas__41___d247 && DEF_master_write_in_addr_pwEnqueue_whas____d242;
  DEF__1_CONCAT_master_write_in_addr_rWrPtr_read__44__ETC___d288.set_bits_in_word(1048575u & (((((tUInt32)((tUInt8)1u)) << 19u) | (((tUInt32)(DEF_x__h7906)) << 13u)) | DEF_IF_master_write_in_addr_wDataIn_whas__49_THEN__ETC___d285.get_bits_in_word32(3u,
																															 0u,
																															 13u)),
										  3u,
										  0u,
										  20u).set_whole_word(DEF_IF_master_write_in_addr_wDataIn_whas__49_THEN__ETC___d285.get_whole_word(2u),
												      2u).set_whole_word(DEF_IF_master_write_in_addr_wDataIn_whas__49_THEN__ETC___d285.get_whole_word(1u),
															 1u).set_whole_word(DEF_IF_master_write_in_addr_wDataIn_whas__49_THEN__ETC___d285.get_whole_word(0u),
																	    0u);
  if (DEF_master_write_in_addr_pwClear_whas__41_OR_maste_ETC___d243)
    INST_master_write_in_addr_rWrPtr.METH_write(DEF_IF_master_write_in_addr_pwClear_whas__41_THEN__ETC___d246);
  if (DEF_NOT_master_write_in_addr_pwClear_whas__41___d247)
    INST_master_write_in_addr_memory.METH_a_put(DEF_master_write_in_addr_pwEnqueue_whas____d242,
						DEF_x2__h7548,
						DEF_IF_master_write_in_addr_pwEnqueue_whas__42_THE_ETC___d286);
  if (DEF_NOT_master_write_in_addr_pwClear_whas__41_47_A_ETC___d287)
    INST_master_write_in_addr_rCache.METH_write(DEF__1_CONCAT_master_write_in_addr_rWrPtr_read__44__ETC___d288);
}

void MOD_mkASICBuffer::RL_master_write_in_addr_portB()
{
  tUInt8 DEF_IF_master_write_in_addr_pwDequeue_whas__89_THE_ETC___d296;
  tUInt8 DEF_IF_master_write_in_addr_pwClear_whas__41_THEN__ETC___d293;
  tUInt8 DEF_x2__h7974;
  tUInt8 DEF_x__h8061;
  tUInt8 DEF_x2__h7992;
  tUInt8 DEF_master_write_in_addr_pwDequeue_whas____d289;
  tUInt8 DEF_master_write_in_addr_pwClear_whas__41_OR_maste_ETC___d290;
  DEF_master_write_in_addr_pwDequeue_whas____d289 = INST_master_write_in_addr_pwDequeue.METH_whas();
  DEF_x__h8068 = INST_master_write_in_addr_rRdPtr.METH_read();
  DEF_master_write_in_addr_pwClear_whas____d241 = INST_master_write_in_addr_pwClear.METH_whas();
  DEF_master_write_in_addr_pwClear_whas__41_OR_maste_ETC___d290 = DEF_master_write_in_addr_pwClear_whas____d241 || DEF_master_write_in_addr_pwDequeue_whas____d289;
  DEF_x__h8061 = (tUInt8)63u & (DEF_x__h8068 + (tUInt8)1u);
  DEF_x2__h7992 = (tUInt8)((tUInt8)31u & DEF_x__h8061);
  DEF_x2__h7974 = (tUInt8)((tUInt8)31u & DEF_x__h8068);
  DEF_IF_master_write_in_addr_pwClear_whas__41_THEN__ETC___d293 = DEF_master_write_in_addr_pwClear_whas____d241 ? (tUInt8)0u : DEF_x__h8061;
  DEF_IF_master_write_in_addr_pwDequeue_whas__89_THE_ETC___d296 = DEF_master_write_in_addr_pwDequeue_whas____d289 ? DEF_x2__h7992 : DEF_x2__h7974;
  DEF_NOT_master_write_in_addr_pwClear_whas__41___d247 = !DEF_master_write_in_addr_pwClear_whas____d241;
  if (DEF_master_write_in_addr_pwClear_whas__41_OR_maste_ETC___d290)
    INST_master_write_in_addr_rRdPtr.METH_write(DEF_IF_master_write_in_addr_pwClear_whas__41_THEN__ETC___d293);
  if (DEF_NOT_master_write_in_addr_pwClear_whas__41___d247)
    INST_master_write_in_addr_memory.METH_b_put((tUInt8)0u,
						DEF_IF_master_write_in_addr_pwDequeue_whas__89_THE_ETC___d296,
						UWide_literal_109_haaaaaaaaaaaaaaaaaaaaaaaaaaa);
}

void MOD_mkASICBuffer::RL_master_write_in_addr_portB_read_data()
{
  tUInt8 DEF_IF_master_write_in_addr_rCache_97_BITS_14_TO_1_ETC___d317;
  tUInt8 DEF_IF_master_write_in_addr_memory_b_read__20_BITS_ETC___d336;
  tUInt8 DEF_master_write_in_addr_memory_b_read__20_BITS_14_ETC___d322;
  tUInt8 DEF_master_write_in_addr_rCache_97_BITS_14_TO_11___d303;
  tUInt8 DEF_x__h8154;
  DEF_master_write_in_addr_rCache___d297 = INST_master_write_in_addr_rCache.METH_read();
  DEF_master_write_in_addr_memory_b_read____d320 = INST_master_write_in_addr_memory.METH_b_read();
  DEF_x__h8068 = INST_master_write_in_addr_rRdPtr.METH_read();
  wop_primExtractWide(94u,
		      116u,
		      DEF_master_write_in_addr_rCache___d297,
		      32u,
		      108u,
		      32u,
		      15u,
		      DEF_master_write_in_addr_rCache_97_BITS_108_TO_15___d302);
  wop_primExtractWide(94u,
		      109u,
		      DEF_master_write_in_addr_memory_b_read____d320,
		      32u,
		      108u,
		      32u,
		      15u,
		      DEF_master_write_in_addr_memory_b_read__20_BITS_10_ETC___d321);
  DEF_master_write_in_addr_rCache_97_BITS_14_TO_11___d303 = DEF_master_write_in_addr_rCache___d297.get_bits_in_word8(0u,
														     11u,
														     4u);
  DEF_x__h8154 = DEF_master_write_in_addr_rCache___d297.get_bits_in_word8(3u, 13u, 6u);
  DEF_master_write_in_addr_memory_b_read__20_BITS_14_ETC___d322 = DEF_master_write_in_addr_memory_b_read____d320.get_bits_in_word8(0u,
																   11u,
																   4u);
  switch (DEF_master_write_in_addr_memory_b_read__20_BITS_14_ETC___d322) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
  case (tUInt8)6u:
  case (tUInt8)7u:
  case (tUInt8)14u:
    DEF_IF_master_write_in_addr_memory_b_read__20_BITS_ETC___d336 = DEF_master_write_in_addr_memory_b_read__20_BITS_14_ETC___d322;
    break;
  default:
    DEF_IF_master_write_in_addr_memory_b_read__20_BITS_ETC___d336 = (tUInt8)15u;
  }
  DEF_master_write_in_addr_memory_b_read__20_BITS_10_ETC___d338.set_bits_in_word(DEF_master_write_in_addr_memory_b_read__20_BITS_10_ETC___d321.get_bits_in_word32(2u,
																				  17u,
																				  13u),
										 3u,
										 0u,
										 13u).set_whole_word(primExtract32(32u,
														   94u,
														   DEF_master_write_in_addr_memory_b_read__20_BITS_10_ETC___d321,
														   32u,
														   80u,
														   32u,
														   49u),
												     2u).set_whole_word(primExtract32(32u,
																      94u,
																      DEF_master_write_in_addr_memory_b_read__20_BITS_10_ETC___d321,
																      32u,
																      48u,
																      32u,
																      17u),
															1u).set_whole_word(((DEF_master_write_in_addr_memory_b_read__20_BITS_10_ETC___d321.get_bits_in_word32(0u,
																											      0u,
																											      17u) << 15u) | (((tUInt32)(DEF_IF_master_write_in_addr_memory_b_read__20_BITS_ETC___d336)) << 11u)) | DEF_master_write_in_addr_memory_b_read____d320.get_bits_in_word32(0u,
																																																      0u,
																																																      11u),
																	   0u);
  switch (DEF_master_write_in_addr_rCache_97_BITS_14_TO_11___d303) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
  case (tUInt8)6u:
  case (tUInt8)7u:
  case (tUInt8)14u:
    DEF_IF_master_write_in_addr_rCache_97_BITS_14_TO_1_ETC___d317 = DEF_master_write_in_addr_rCache_97_BITS_14_TO_11___d303;
    break;
  default:
    DEF_IF_master_write_in_addr_rCache_97_BITS_14_TO_1_ETC___d317 = (tUInt8)15u;
  }
  DEF_master_write_in_addr_rCache_97_BITS_108_TO_15__ETC___d319.set_bits_in_word(DEF_master_write_in_addr_rCache_97_BITS_108_TO_15___d302.get_bits_in_word32(2u,
																			     17u,
																			     13u),
										 3u,
										 0u,
										 13u).set_whole_word(primExtract32(32u,
														   94u,
														   DEF_master_write_in_addr_rCache_97_BITS_108_TO_15___d302,
														   32u,
														   80u,
														   32u,
														   49u),
												     2u).set_whole_word(primExtract32(32u,
																      94u,
																      DEF_master_write_in_addr_rCache_97_BITS_108_TO_15___d302,
																      32u,
																      48u,
																      32u,
																      17u),
															1u).set_whole_word(((DEF_master_write_in_addr_rCache_97_BITS_108_TO_15___d302.get_bits_in_word32(0u,
																											 0u,
																											 17u) << 15u) | (((tUInt32)(DEF_IF_master_write_in_addr_rCache_97_BITS_14_TO_1_ETC___d317)) << 11u)) | DEF_master_write_in_addr_rCache___d297.get_bits_in_word32(0u,
																																															 0u,
																																															 11u),
																	   0u);
  DEF_IF_master_write_in_addr_rCache_97_BIT_115_98_A_ETC___d339 = DEF_master_write_in_addr_rCache___d297.get_bits_in_word8(3u,
															   19u,
															   1u) && DEF_x__h8154 == DEF_x__h8068 ? DEF_master_write_in_addr_rCache_97_BITS_108_TO_15__ETC___d319 : DEF_master_write_in_addr_memory_b_read__20_BITS_10_ETC___d338;
  INST_master_write_in_addr_wDataOut.METH_wset(DEF_IF_master_write_in_addr_rCache_97_BIT_115_98_A_ETC___d339);
}

void MOD_mkASICBuffer::RL_master_write_in_data_portA()
{
  tUInt64 DEF__1_CONCAT_master_write_in_data_rWrPtr_read__43__ETC___d359;
  tUInt8 DEF_NOT_master_write_in_data_pwClear_whas__40_46_A_ETC___d358;
  tUInt8 DEF_x__read_strb__h9164;
  tUInt8 DEF_x__h9236;
  tUInt8 DEF_IF_master_write_in_data_pwClear_whas__40_THEN__ETC___d345;
  tUInt32 DEF_x__read_data__h9163;
  tUInt64 DEF_IF_master_write_in_data_wDataIn_whas__48_THEN__ETC___d356;
  tUInt64 DEF_IF_master_write_in_data_pwEnqueue_whas__41_THE_ETC___d357;
  tUInt8 DEF_x_wget_strb__h9152;
  tUInt8 DEF_x2__h9117;
  tUInt32 DEF_x_wget_data__h9151;
  tUInt8 DEF_master_write_in_data_wDataIn_whas____d348;
  tUInt64 DEF_master_write_in_data_wDataIn_wget____d349;
  tUInt8 DEF_master_write_in_data_pwEnqueue_whas____d341;
  tUInt8 DEF_master_write_in_data_pwClear_whas__40_OR_maste_ETC___d342;
  DEF_master_write_in_data_pwEnqueue_whas____d341 = INST_master_write_in_data_pwEnqueue.METH_whas();
  DEF_master_write_in_data_wDataIn_wget____d349 = INST_master_write_in_data_wDataIn.METH_wget();
  DEF_x__h9258 = INST_master_write_in_data_rWrPtr.METH_read();
  DEF_master_write_in_data_pwClear_whas____d340 = INST_master_write_in_data_pwClear.METH_whas();
  DEF_master_write_in_data_pwClear_whas__40_OR_maste_ETC___d342 = DEF_master_write_in_data_pwClear_whas____d340 || DEF_master_write_in_data_pwEnqueue_whas____d341;
  DEF_master_write_in_data_wDataIn_whas____d348 = INST_master_write_in_data_wDataIn.METH_whas();
  DEF_x_wget_data__h9151 = (tUInt32)(DEF_master_write_in_data_wDataIn_wget____d349 >> 5u);
  DEF_x2__h9117 = (tUInt8)((tUInt8)31u & DEF_x__h9258);
  DEF_x_wget_strb__h9152 = (tUInt8)((tUInt8)15u & (DEF_master_write_in_data_wDataIn_wget____d349 >> 1u));
  DEF_x__read_data__h9163 = DEF_master_write_in_data_wDataIn_whas____d348 ? DEF_x_wget_data__h9151 : 0u;
  DEF_x__h9236 = (tUInt8)63u & (DEF_x__h9258 + (tUInt8)1u);
  DEF_IF_master_write_in_data_pwClear_whas__40_THEN__ETC___d345 = DEF_master_write_in_data_pwClear_whas____d340 ? (tUInt8)0u : DEF_x__h9236;
  DEF_x__read_strb__h9164 = DEF_master_write_in_data_wDataIn_whas____d348 ? DEF_x_wget_strb__h9152 : (tUInt8)0u;
  DEF_IF_master_write_in_data_wDataIn_whas__48_THEN__ETC___d356 = 137438953471llu & (((((tUInt64)(DEF_x__read_data__h9163)) << 5u) | (((tUInt64)(DEF_x__read_strb__h9164)) << 1u)) | (tUInt64)(DEF_master_write_in_data_wDataIn_whas____d348 && (tUInt8)((tUInt8)1u & DEF_master_write_in_data_wDataIn_wget____d349)));
  DEF_IF_master_write_in_data_pwEnqueue_whas__41_THE_ETC___d357 = DEF_IF_master_write_in_data_wDataIn_whas__48_THEN__ETC___d356;
  DEF_NOT_master_write_in_data_pwClear_whas__40___d346 = !DEF_master_write_in_data_pwClear_whas____d340;
  DEF_NOT_master_write_in_data_pwClear_whas__40_46_A_ETC___d358 = DEF_NOT_master_write_in_data_pwClear_whas__40___d346 && DEF_master_write_in_data_pwEnqueue_whas____d341;
  DEF__1_CONCAT_master_write_in_data_rWrPtr_read__43__ETC___d359 = 17592186044415llu & (((((tUInt64)((tUInt8)1u)) << 43u) | (((tUInt64)(DEF_x__h9258)) << 37u)) | DEF_IF_master_write_in_data_wDataIn_whas__48_THEN__ETC___d356);
  if (DEF_master_write_in_data_pwClear_whas__40_OR_maste_ETC___d342)
    INST_master_write_in_data_rWrPtr.METH_write(DEF_IF_master_write_in_data_pwClear_whas__40_THEN__ETC___d345);
  if (DEF_NOT_master_write_in_data_pwClear_whas__40___d346)
    INST_master_write_in_data_memory.METH_a_put(DEF_master_write_in_data_pwEnqueue_whas____d341,
						DEF_x2__h9117,
						DEF_IF_master_write_in_data_pwEnqueue_whas__41_THE_ETC___d357);
  if (DEF_NOT_master_write_in_data_pwClear_whas__40_46_A_ETC___d358)
    INST_master_write_in_data_rCache.METH_write(DEF__1_CONCAT_master_write_in_data_rWrPtr_read__43__ETC___d359);
}

void MOD_mkASICBuffer::RL_master_write_in_data_portB()
{
  tUInt8 DEF_IF_master_write_in_data_pwDequeue_whas__60_THE_ETC___d367;
  tUInt8 DEF_IF_master_write_in_data_pwClear_whas__40_THEN__ETC___d364;
  tUInt8 DEF_x2__h9295;
  tUInt8 DEF_x__h9351;
  tUInt8 DEF_x2__h9313;
  tUInt8 DEF_master_write_in_data_pwDequeue_whas____d360;
  tUInt8 DEF_master_write_in_data_pwClear_whas__40_OR_maste_ETC___d361;
  DEF_master_write_in_data_pwDequeue_whas____d360 = INST_master_write_in_data_pwDequeue.METH_whas();
  DEF_x__h9358 = INST_master_write_in_data_rRdPtr.METH_read();
  DEF_master_write_in_data_pwClear_whas____d340 = INST_master_write_in_data_pwClear.METH_whas();
  DEF_master_write_in_data_pwClear_whas__40_OR_maste_ETC___d361 = DEF_master_write_in_data_pwClear_whas____d340 || DEF_master_write_in_data_pwDequeue_whas____d360;
  DEF_x__h9351 = (tUInt8)63u & (DEF_x__h9358 + (tUInt8)1u);
  DEF_x2__h9313 = (tUInt8)((tUInt8)31u & DEF_x__h9351);
  DEF_x2__h9295 = (tUInt8)((tUInt8)31u & DEF_x__h9358);
  DEF_IF_master_write_in_data_pwClear_whas__40_THEN__ETC___d364 = DEF_master_write_in_data_pwClear_whas____d340 ? (tUInt8)0u : DEF_x__h9351;
  DEF_IF_master_write_in_data_pwDequeue_whas__60_THE_ETC___d367 = DEF_master_write_in_data_pwDequeue_whas____d360 ? DEF_x2__h9313 : DEF_x2__h9295;
  DEF_NOT_master_write_in_data_pwClear_whas__40___d346 = !DEF_master_write_in_data_pwClear_whas____d340;
  if (DEF_master_write_in_data_pwClear_whas__40_OR_maste_ETC___d361)
    INST_master_write_in_data_rRdPtr.METH_write(DEF_IF_master_write_in_data_pwClear_whas__40_THEN__ETC___d364);
  if (DEF_NOT_master_write_in_data_pwClear_whas__40___d346)
    INST_master_write_in_data_memory.METH_b_put((tUInt8)0u,
						DEF_IF_master_write_in_data_pwDequeue_whas__60_THE_ETC___d367,
						45812984490llu);
}

void MOD_mkASICBuffer::RL_master_write_in_data_portB_read_data()
{
  tUInt64 DEF_IF_master_write_in_data_rCache_68_BIT_43_69_AN_ETC___d375;
  tUInt8 DEF_x__h9413;
  tUInt64 DEF_master_write_in_data_rCache___d368;
  DEF_master_write_in_data_rCache___d368 = INST_master_write_in_data_rCache.METH_read();
  DEF_x__h9358 = INST_master_write_in_data_rRdPtr.METH_read();
  DEF_x__h9413 = (tUInt8)((tUInt8)63u & (DEF_master_write_in_data_rCache___d368 >> 37u));
  DEF_IF_master_write_in_data_rCache_68_BIT_43_69_AN_ETC___d375 = (tUInt8)(DEF_master_write_in_data_rCache___d368 >> 43u) && DEF_x__h9413 == DEF_x__h9358 ? (tUInt64)(137438953471llu & DEF_master_write_in_data_rCache___d368) : INST_master_write_in_data_memory.METH_b_read();
  INST_master_write_in_data_wDataOut.METH_wset(DEF_IF_master_write_in_data_rCache_68_BIT_43_69_AN_ETC___d375);
}

void MOD_mkASICBuffer::RL_master_write_out_portA()
{
  tUInt32 DEF__1_CONCAT_master_write_out_rWrPtr_read__79_CONC_ETC___d389;
  tUInt8 DEF_NOT_master_write_out_pwClear_whas__76_82_AND_m_ETC___d388;
  tUInt8 DEF_x__h10228;
  tUInt8 DEF_IF_master_write_out_pwClear_whas__76_THEN_0_EL_ETC___d381;
  tUInt32 DEF_IF_master_write_out_pwEnqueue_whas__77_THEN_IF_ETC___d387;
  tUInt32 DEF_IF_master_write_out_wDataIn_whas__84_THEN_mast_ETC___d386;
  tUInt8 DEF_x2__h10121;
  tUInt8 DEF_master_write_out_pwEnqueue_whas____d377;
  tUInt8 DEF_master_write_out_pwClear_whas__76_OR_master_wr_ETC___d378;
  DEF_master_write_out_pwEnqueue_whas____d377 = INST_master_write_out_pwEnqueue.METH_whas();
  DEF_x__h10250 = INST_master_write_out_rWrPtr.METH_read();
  DEF_master_write_out_pwClear_whas____d376 = INST_master_write_out_pwClear.METH_whas();
  DEF_master_write_out_pwClear_whas__76_OR_master_wr_ETC___d378 = DEF_master_write_out_pwClear_whas____d376 || DEF_master_write_out_pwEnqueue_whas____d377;
  DEF_x2__h10121 = (tUInt8)((tUInt8)31u & DEF_x__h10250);
  DEF_IF_master_write_out_wDataIn_whas__84_THEN_mast_ETC___d386 = INST_master_write_out_wDataIn.METH_whas() ? INST_master_write_out_wDataIn.METH_wget() : 0u;
  DEF_IF_master_write_out_pwEnqueue_whas__77_THEN_IF_ETC___d387 = DEF_IF_master_write_out_wDataIn_whas__84_THEN_mast_ETC___d386;
  DEF_x__h10228 = (tUInt8)63u & (DEF_x__h10250 + (tUInt8)1u);
  DEF_IF_master_write_out_pwClear_whas__76_THEN_0_EL_ETC___d381 = DEF_master_write_out_pwClear_whas____d376 ? (tUInt8)0u : DEF_x__h10228;
  DEF_NOT_master_write_out_pwClear_whas__76___d382 = !DEF_master_write_out_pwClear_whas____d376;
  DEF_NOT_master_write_out_pwClear_whas__76_82_AND_m_ETC___d388 = DEF_NOT_master_write_out_pwClear_whas__76___d382 && DEF_master_write_out_pwEnqueue_whas____d377;
  DEF__1_CONCAT_master_write_out_rWrPtr_read__79_CONC_ETC___d389 = 33554431u & (((((tUInt32)((tUInt8)1u)) << 24u) | (((tUInt32)(DEF_x__h10250)) << 18u)) | DEF_IF_master_write_out_wDataIn_whas__84_THEN_mast_ETC___d386);
  if (DEF_master_write_out_pwClear_whas__76_OR_master_wr_ETC___d378)
    INST_master_write_out_rWrPtr.METH_write(DEF_IF_master_write_out_pwClear_whas__76_THEN_0_EL_ETC___d381);
  if (DEF_NOT_master_write_out_pwClear_whas__76___d382)
    INST_master_write_out_memory.METH_a_put(DEF_master_write_out_pwEnqueue_whas____d377,
					    DEF_x2__h10121,
					    DEF_IF_master_write_out_pwEnqueue_whas__77_THEN_IF_ETC___d387);
  if (DEF_NOT_master_write_out_pwClear_whas__76_82_AND_m_ETC___d388)
    INST_master_write_out_rCache.METH_write(DEF__1_CONCAT_master_write_out_rWrPtr_read__79_CONC_ETC___d389);
}

void MOD_mkASICBuffer::RL_master_write_out_portB()
{
  tUInt8 DEF_IF_master_write_out_pwDequeue_whas__90_THEN_ma_ETC___d397;
  tUInt8 DEF_IF_master_write_out_pwClear_whas__76_THEN_0_EL_ETC___d394;
  tUInt8 DEF_x2__h10286;
  tUInt8 DEF_x__h10341;
  tUInt8 DEF_x2__h10304;
  tUInt8 DEF_master_write_out_pwDequeue_whas____d390;
  tUInt8 DEF_master_write_out_pwClear_whas__76_OR_master_wr_ETC___d391;
  DEF_master_write_out_pwDequeue_whas____d390 = INST_master_write_out_pwDequeue.METH_whas();
  DEF_x__h10348 = INST_master_write_out_rRdPtr.METH_read();
  DEF_master_write_out_pwClear_whas____d376 = INST_master_write_out_pwClear.METH_whas();
  DEF_master_write_out_pwClear_whas__76_OR_master_wr_ETC___d391 = DEF_master_write_out_pwClear_whas____d376 || DEF_master_write_out_pwDequeue_whas____d390;
  DEF_x__h10341 = (tUInt8)63u & (DEF_x__h10348 + (tUInt8)1u);
  DEF_x2__h10304 = (tUInt8)((tUInt8)31u & DEF_x__h10341);
  DEF_x2__h10286 = (tUInt8)((tUInt8)31u & DEF_x__h10348);
  DEF_IF_master_write_out_pwClear_whas__76_THEN_0_EL_ETC___d394 = DEF_master_write_out_pwClear_whas____d376 ? (tUInt8)0u : DEF_x__h10341;
  DEF_IF_master_write_out_pwDequeue_whas__90_THEN_ma_ETC___d397 = DEF_master_write_out_pwDequeue_whas____d390 ? DEF_x2__h10304 : DEF_x2__h10286;
  DEF_NOT_master_write_out_pwClear_whas__76___d382 = !DEF_master_write_out_pwClear_whas____d376;
  if (DEF_master_write_out_pwClear_whas__76_OR_master_wr_ETC___d391)
    INST_master_write_out_rRdPtr.METH_write(DEF_IF_master_write_out_pwClear_whas__76_THEN_0_EL_ETC___d394);
  if (DEF_NOT_master_write_out_pwClear_whas__76___d382)
    INST_master_write_out_memory.METH_b_put((tUInt8)0u,
					    DEF_IF_master_write_out_pwDequeue_whas__90_THEN_ma_ETC___d397,
					    174762u);
}

void MOD_mkASICBuffer::RL_master_write_out_portB_read_data()
{
  tUInt32 DEF_IF_master_write_out_rCache_98_BIT_24_99_AND_ma_ETC___d405;
  tUInt8 DEF_x__h10402;
  tUInt32 DEF_master_write_out_rCache___d398;
  DEF_master_write_out_rCache___d398 = INST_master_write_out_rCache.METH_read();
  DEF_x__h10348 = INST_master_write_out_rRdPtr.METH_read();
  DEF_x__h10402 = (tUInt8)((tUInt8)63u & (DEF_master_write_out_rCache___d398 >> 18u));
  DEF_IF_master_write_out_rCache_98_BIT_24_99_AND_ma_ETC___d405 = (tUInt8)(DEF_master_write_out_rCache___d398 >> 24u) && DEF_x__h10402 == DEF_x__h10348 ? (tUInt32)(262143u & DEF_master_write_out_rCache___d398) : INST_master_write_out_memory.METH_b_read();
  INST_master_write_out_wDataOut.METH_wset(DEF_IF_master_write_out_rCache_98_BIT_24_99_AND_ma_ETC___d405);
}

void MOD_mkASICBuffer::RL_master_write_deqInAddr()
{
  INST_master_write_in_addr_pwDequeue.METH_wset();
}

void MOD_mkASICBuffer::RL_master_write_forwardInAddr()
{
  tUInt8 DEF_IF_master_write_in_addr_wDataOut_wget__14_BITS_ETC___d435;
  tUInt8 DEF_master_write_in_addr_wDataOut_wget__14_BIT_15___d420;
  tUInt8 DEF_master_write_in_addr_wDataOut_wget__14_BITS_17_ETC___d419;
  tUInt8 DEF_master_write_in_addr_wDataOut_wget__14_BITS_10_ETC___d436;
  tUInt8 DEF_master_write_in_addr_wDataOut_wget__14_BITS_20_ETC___d418;
  tUInt8 DEF_new_value__h11727;
  tUInt8 DEF_new_value__h11697;
  tUInt8 DEF_master_write_in_addr_wDataOut_wget__14_BITS_14_ETC___d421;
  tUInt8 DEF_master_write_in_addr_wDataOut_wget__14_BITS_28_ETC___d417;
  tUInt32 DEF_new_value__h11346;
  tUInt64 DEF_new_value__h11400;
  DEF_master_write_in_addr_wDataOut_wget____d414 = INST_master_write_in_addr_wDataOut.METH_wget();
  DEF_new_value__h11400 = primExtract64(64u,
					109u,
					DEF_master_write_in_addr_wDataOut_wget____d414,
					32u,
					92u,
					32u,
					29u);
  DEF_new_value__h11346 = primExtract32(16u,
					109u,
					DEF_master_write_in_addr_wDataOut_wget____d414,
					32u,
					108u,
					32u,
					93u);
  DEF_master_write_in_addr_wDataOut_wget__14_BITS_28_ETC___d417 = DEF_master_write_in_addr_wDataOut_wget____d414.get_bits_in_word8(0u,
																   21u,
																   8u);
  DEF_new_value__h11697 = DEF_master_write_in_addr_wDataOut_wget____d414.get_bits_in_word8(0u,
											   4u,
											   4u);
  DEF_master_write_in_addr_wDataOut_wget__14_BITS_14_ETC___d421 = DEF_master_write_in_addr_wDataOut_wget____d414.get_bits_in_word8(0u,
																   11u,
																   4u);
  DEF_new_value__h11727 = DEF_master_write_in_addr_wDataOut_wget____d414.get_bits_in_word8(0u,
											   0u,
											   4u);
  DEF_master_write_in_addr_wDataOut_wget__14_BITS_20_ETC___d418 = DEF_master_write_in_addr_wDataOut_wget____d414.get_bits_in_word8(0u,
																   18u,
																   3u);
  DEF_master_write_in_addr_wDataOut_wget__14_BITS_10_ETC___d436 = DEF_master_write_in_addr_wDataOut_wget____d414.get_bits_in_word8(0u,
																   8u,
																   3u);
  DEF_master_write_in_addr_wDataOut_wget__14_BITS_17_ETC___d419 = DEF_master_write_in_addr_wDataOut_wget____d414.get_bits_in_word8(0u,
																   16u,
																   2u);
  switch (DEF_master_write_in_addr_wDataOut_wget__14_BITS_14_ETC___d421) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
  case (tUInt8)6u:
  case (tUInt8)7u:
  case (tUInt8)14u:
    DEF_IF_master_write_in_addr_wDataOut_wget__14_BITS_ETC___d435 = DEF_master_write_in_addr_wDataOut_wget__14_BITS_14_ETC___d421;
    break;
  default:
    DEF_IF_master_write_in_addr_wDataOut_wget__14_BITS_ETC___d435 = (tUInt8)15u;
  }
  DEF_master_write_in_addr_wDataOut_wget__14_BIT_15___d420 = DEF_master_write_in_addr_wDataOut_wget____d414.get_bits_in_word8(0u,
															      15u,
															      1u);
  INST_master_write_wawid.METH_wset(DEF_new_value__h11346);
  INST_master_write_wawlen.METH_wset(DEF_master_write_in_addr_wDataOut_wget__14_BITS_28_ETC___d417);
  INST_master_write_wawaddr.METH_wset(DEF_new_value__h11400);
  INST_master_write_wawsize.METH_wset(DEF_master_write_in_addr_wDataOut_wget__14_BITS_20_ETC___d418);
  INST_master_write_wawlock.METH_wset(DEF_master_write_in_addr_wDataOut_wget__14_BIT_15___d420);
  INST_master_write_wawburst.METH_wset(DEF_master_write_in_addr_wDataOut_wget__14_BITS_17_ETC___d419);
  INST_master_write_wawcache.METH_wset(DEF_IF_master_write_in_addr_wDataOut_wget__14_BITS_ETC___d435);
  INST_master_write_wawprot.METH_wset(DEF_master_write_in_addr_wDataOut_wget__14_BITS_10_ETC___d436);
  INST_master_write_wawqos.METH_wset(DEF_new_value__h11697);
  INST_master_write_wawregion.METH_wset(DEF_new_value__h11727);
  INST_master_write_wawuser.METH_wset();
}

void MOD_mkASICBuffer::RL_master_write_deqInData()
{
  INST_master_write_in_data_pwDequeue.METH_wset();
}

void MOD_mkASICBuffer::RL_master_write_forwardInData()
{
  tUInt8 DEF_master_write_in_data_wDataOut_wget__46_BIT_0___d449;
  tUInt8 DEF_new_value__h12167;
  tUInt32 DEF_new_value__h12127;
  tUInt64 DEF_master_write_in_data_wDataOut_wget____d446;
  DEF_master_write_in_data_wDataOut_wget____d446 = INST_master_write_in_data_wDataOut.METH_wget();
  DEF_new_value__h12127 = (tUInt32)(DEF_master_write_in_data_wDataOut_wget____d446 >> 5u);
  DEF_new_value__h12167 = (tUInt8)((tUInt8)15u & (DEF_master_write_in_data_wDataOut_wget____d446 >> 1u));
  DEF_master_write_in_data_wDataOut_wget__46_BIT_0___d449 = (tUInt8)((tUInt8)1u & DEF_master_write_in_data_wDataOut_wget____d446);
  INST_master_write_wwdata.METH_wset(DEF_new_value__h12127);
  INST_master_write_wwstrb.METH_wset(DEF_new_value__h12167);
  INST_master_write_wwlast.METH_wset(DEF_master_write_in_data_wDataOut_wget__46_BIT_0___d449);
  INST_master_write_wwuser.METH_wset();
}

void MOD_mkASICBuffer::RL_master_write_enqOut()
{
  tUInt32 DEF_master_write_rinpkg_wget____d456;
  DEF_master_write_rinpkg_wget____d456 = INST_master_write_rinpkg.METH_wget();
  INST_master_write_out_pwEnqueue.METH_wset();
  INST_master_write_out_wDataIn.METH_wset(DEF_master_write_rinpkg_wget____d456);
}

void MOD_mkASICBuffer::RL_handleReadRequest()
{
  tUInt64 DEF_IF_slave_read_in_first__60_BITS_8_TO_3_61_EQ_0_ETC___d483;
  tUInt8 DEF_slave_read_in_first__60_BITS_8_TO_3_61_EQ_0_62_ETC___d470;
  tUInt32 DEF_x_data__h13024;
  tUInt32 DEF_IF_slave_read_in_first__60_BITS_8_TO_3_61_EQ_0_ETC___d482;
  tUInt8 DEF_x__h12889;
  tUInt32 DEF_ip_test_register_BITS_30_TO_0___h13052;
  tUInt32 DEF_x_data__h13056;
  DEF_x__h13060 = INST_ddr_size.METH_read();
  DEF__read__h12737 = INST_ip_test_register.METH_read();
  DEF_y__h13528 = INST_ip_data_amount.METH_read();
  DEF_x__h13670 = INST_ip_data_get_start.METH_read();
  DEF_x_data__h12994 = INST_pci_start.METH_read();
  DEF_ip_test_register_BITS_30_TO_0___h13052 = (tUInt32)(2147483647u & DEF__read__h12737);
  DEF_x_data__h13056 = (tUInt32)(DEF_x__h13060);
  DEF_x__h12889 = (tUInt8)(INST_slave_read_in.METH_first() >> 3u);
  DEF_x_data__h13024 = (DEF_ip_test_register_BITS_30_TO_0___h13052 << 1u) | (tUInt32)((tUInt8)0u);
  switch (DEF_x__h12889) {
  case (tUInt8)0u:
    DEF_IF_slave_read_in_first__60_BITS_8_TO_3_61_EQ_0_ETC___d482 = DEF_x__h13670;
    break;
  case (tUInt8)4u:
    DEF_IF_slave_read_in_first__60_BITS_8_TO_3_61_EQ_0_ETC___d482 = DEF_x_data__h12994;
    break;
  case (tUInt8)8u:
    DEF_IF_slave_read_in_first__60_BITS_8_TO_3_61_EQ_0_ETC___d482 = DEF_x_data__h13024;
    break;
  case (tUInt8)16u:
    DEF_IF_slave_read_in_first__60_BITS_8_TO_3_61_EQ_0_ETC___d482 = DEF_x_data__h13056;
    break;
  default:
    DEF_IF_slave_read_in_first__60_BITS_8_TO_3_61_EQ_0_ETC___d482 = DEF_y__h13528;
  }
  DEF_slave_read_in_first__60_BITS_8_TO_3_61_EQ_0_62_ETC___d470 = DEF_x__h12889 == (tUInt8)0u || (DEF_x__h12889 == (tUInt8)4u || (DEF_x__h12889 == (tUInt8)8u || (DEF_x__h12889 == (tUInt8)16u || DEF_x__h12889 == (tUInt8)32u)));
  DEF_IF_slave_read_in_first__60_BITS_8_TO_3_61_EQ_0_ETC___d483 = 17179869183llu & ((((tUInt64)(DEF_IF_slave_read_in_first__60_BITS_8_TO_3_61_EQ_0_ETC___d482)) << 2u) | (tUInt64)((tUInt8)0u));
  INST_slave_read_in.METH_deq();
  if (DEF_slave_read_in_first__60_BITS_8_TO_3_61_EQ_0_62_ETC___d470)
    INST_slave_read_out.METH_enq(DEF_IF_slave_read_in_first__60_BITS_8_TO_3_61_EQ_0_ETC___d483);
}

void MOD_mkASICBuffer::RL_handleWriteRequest()
{
  tUInt64 DEF_x__h13225;
  tUInt8 DEF_slave_write_in_first__87_BITS_44_TO_39_88_EQ_0_ETC___d495;
  tUInt8 DEF_slave_write_in_first__87_BITS_44_TO_39_88_EQ_0___d489;
  tUInt8 DEF_slave_write_in_first__87_BITS_44_TO_39_88_EQ_8___d490;
  tUInt8 DEF_slave_write_in_first__87_BITS_44_TO_39_88_EQ_16___d491;
  tUInt8 DEF_slave_write_in_first__87_BITS_44_TO_39_88_EQ_32___d492;
  tUInt8 DEF_x__h13135;
  tUInt32 DEF_x__h13191;
  tUInt64 DEF_slave_write_in_first____d487;
  DEF_slave_write_in_first____d487 = INST_slave_write_in.METH_first();
  DEF_x__h13191 = (tUInt32)(DEF_slave_write_in_first____d487 >> 7u);
  DEF_x__h13135 = (tUInt8)(DEF_slave_write_in_first____d487 >> 39u);
  DEF_slave_write_in_first__87_BITS_44_TO_39_88_EQ_32___d492 = DEF_x__h13135 == (tUInt8)32u;
  DEF_slave_write_in_first__87_BITS_44_TO_39_88_EQ_16___d491 = DEF_x__h13135 == (tUInt8)16u;
  DEF_slave_write_in_first__87_BITS_44_TO_39_88_EQ_8___d490 = DEF_x__h13135 == (tUInt8)8u;
  DEF_slave_write_in_first__87_BITS_44_TO_39_88_EQ_0___d489 = DEF_x__h13135 == (tUInt8)0u;
  DEF_slave_write_in_first__87_BITS_44_TO_39_88_EQ_0_ETC___d495 = DEF_slave_write_in_first__87_BITS_44_TO_39_88_EQ_0___d489 || (DEF_slave_write_in_first__87_BITS_44_TO_39_88_EQ_8___d490 || (DEF_slave_write_in_first__87_BITS_44_TO_39_88_EQ_16___d491 || DEF_slave_write_in_first__87_BITS_44_TO_39_88_EQ_32___d492));
  DEF_x__h13225 = (((tUInt64)(0u)) << 32u) | (tUInt64)(DEF_x__h13191);
  INST_slave_write_in.METH_deq();
  if (DEF_slave_write_in_first__87_BITS_44_TO_39_88_EQ_0_ETC___d495)
    INST_slave_write_out.METH_enq((tUInt8)0u);
  if (DEF_slave_write_in_first__87_BITS_44_TO_39_88_EQ_0___d489)
    INST_ip_data_get_start.METH_write(DEF_x__h13191);
  if (DEF_slave_write_in_first__87_BITS_44_TO_39_88_EQ_0___d489)
    INST_pci_start.METH_write(0u);
  if (DEF_slave_write_in_first__87_BITS_44_TO_39_88_EQ_0___d489)
    INST_ip_current_write_address.METH_write(0llu);
  if (DEF_slave_write_in_first__87_BITS_44_TO_39_88_EQ_0___d489)
    INST_ip_data_counter.METH_write(0u);
  if (DEF_slave_write_in_first__87_BITS_44_TO_39_88_EQ_0___d489)
    INST_ip_data_buffer.METH_clear();
  if (DEF_slave_write_in_first__87_BITS_44_TO_39_88_EQ_0___d489)
    INST_ip_data.METH_write(0u);
  if (DEF_slave_write_in_first__87_BITS_44_TO_39_88_EQ_8___d490)
    INST_ip_test_register.METH_write(DEF_x__h13191);
  if (DEF_slave_write_in_first__87_BITS_44_TO_39_88_EQ_16___d491)
    INST_ddr_size.METH_write(DEF_x__h13225);
  if (!(PORT_aresetn == (tUInt8)0u))
  {
    if (DEF_slave_write_in_first__87_BITS_44_TO_39_88_EQ_16___d491)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_1, DEF_x__h13191);
    if (DEF_slave_write_in_first__87_BITS_44_TO_39_88_EQ_16___d491)
      dollar_display(sim_hdl, this, "s", &__str_literal_2);
  }
  if (DEF_slave_write_in_first__87_BITS_44_TO_39_88_EQ_32___d492)
    INST_ip_data_amount.METH_write(DEF_x__h13191);
}

void MOD_mkASICBuffer::RL_dataGenerate()
{
  tUInt32 DEF_x__h13578;
  tUInt8 DEF_ip_data_02_ULT_ip_data_amount_78___d503;
  tUInt8 DEF_NOT_ip_data_counter_04_ULT_ip_time_setup_05_06_ETC___d510;
  tUInt32 DEF_x__h13532;
  tUInt8 DEF_ip_data_counter_04_ULT_ip_time_setup_05___d506;
  tUInt32 DEF_IF_ip_data_counter_04_ULT_ip_time_setup_05_06__ETC___d508;
  tUInt32 DEF_x__h13614;
  tUInt32 DEF_x__h13603;
  tUInt32 DEF_y__h13509;
  DEF_y__h13509 = INST_ip_time_setup.METH_read();
  DEF_y__h13528 = INST_ip_data_amount.METH_read();
  DEF_x__h13603 = INST_ip_data.METH_read();
  DEF_x__h13614 = INST_ip_data_counter.METH_read();
  DEF_ip_data_counter_04_ULT_ip_time_setup_05___d506 = DEF_x__h13614 < DEF_y__h13509;
  DEF_x__h13532 = DEF_x__h13614 + 1u;
  DEF_IF_ip_data_counter_04_ULT_ip_time_setup_05_06__ETC___d508 = DEF_ip_data_counter_04_ULT_ip_time_setup_05___d506 ? DEF_x__h13532 : 0u;
  DEF_ip_data_02_ULT_ip_data_amount_78___d503 = DEF_x__h13603 < DEF_y__h13528;
  DEF_NOT_ip_data_counter_04_ULT_ip_time_setup_05_06_ETC___d510 = !DEF_ip_data_counter_04_ULT_ip_time_setup_05___d506 && DEF_ip_data_02_ULT_ip_data_amount_78___d503;
  DEF_x__h13578 = DEF_x__h13603 + 1u;
  if (DEF_ip_data_02_ULT_ip_data_amount_78___d503)
    INST_ip_data_counter.METH_write(DEF_IF_ip_data_counter_04_ULT_ip_time_setup_05_06__ETC___d508);
  if (DEF_NOT_ip_data_counter_04_ULT_ip_time_setup_05_06_ETC___d510)
    INST_ip_data_buffer.METH_enq(DEF_x__h13603);
  if (DEF_NOT_ip_data_counter_04_ULT_ip_time_setup_05_06_ETC___d510)
    INST_ip_data.METH_write(DEF_x__h13578);
}

void MOD_mkASICBuffer::RL_writeRequest()
{
  tUInt64 DEF_y__h13828;
  tUInt64 DEF_x__h13825;
  tUInt64 DEF_x__h13800;
  tUInt8 DEF_ip_current_write_address_18_ULT_ddr_size_76___d519;
  tUInt8 DEF_NOT_ip_current_write_address_18_ULT_ddr_size_7_ETC___d526;
  tUInt64 DEF_x__h13827;
  DEF_x__h13060 = INST_ddr_size.METH_read();
  DEF_x__h13827 = INST_ip_current_write_address.METH_read();
  DEF__read__h12737 = INST_ip_test_register.METH_read();
  DEF_x__h13670 = INST_ip_data_get_start.METH_read();
  DEF_value__h13832 = INST_axi_burst_length.METH_read();
  DEF_x_data__h12994 = INST_pci_start.METH_read();
  DEF_ip_current_write_address_18_ULT_ddr_size_76___d519 = DEF_x__h13827 < DEF_x__h13060;
  DEF_NOT_ip_current_write_address_18_ULT_ddr_size_7_ETC___d526 = !DEF_ip_current_write_address_18_ULT_ddr_size_76___d519;
  DEF_y__h13828 = (((tUInt64)(DEF_value__h13832)) << 2u) | (tUInt64)((tUInt8)0u);
  DEF_x__h13825 = DEF_x__h13827 + DEF_y__h13828;
  DEF_x__h13800 = DEF_x__h13825 + 4llu;
  DEF__0_CONCAT_ip_current_write_address_18_CONCAT_ax_ETC___d522.set_bits_in_word((tUInt32)(0u),
										  3u,
										  0u,
										  13u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & 0u))) << 29u) | (tUInt32)(DEF_x__h13827 >> 35u),
												      2u).set_whole_word((tUInt32)(DEF_x__h13827 >> 3u),
															 1u).set_whole_word(((((tUInt32)((tUInt8)((tUInt8)7u & DEF_x__h13827))) << 29u) | (((tUInt32)(DEF_value__h13832)) << 21u)) | 593920u,
																	    0u);
  if (DEF_ip_current_write_address_18_ULT_ddr_size_76___d519)
    INST_master_write_in_addr_pwEnqueue.METH_wset();
  if (DEF_ip_current_write_address_18_ULT_ddr_size_76___d519)
    INST_master_write_in_addr_wDataIn.METH_wset(DEF__0_CONCAT_ip_current_write_address_18_CONCAT_ax_ETC___d522);
  if (DEF_ip_current_write_address_18_ULT_ddr_size_76___d519)
    INST_ip_current_write_address.METH_write(DEF_x__h13800);
  if (DEF_ip_current_write_address_18_ULT_ddr_size_76___d519)
    INST_wnext.METH_write((tUInt8)0u);
  if (DEF_NOT_ip_current_write_address_18_ULT_ddr_size_7_ETC___d526)
    INST_pci_start.METH_write(1u);
  if (DEF_NOT_ip_current_write_address_18_ULT_ddr_size_7_ETC___d526)
    INST_ip_data_get_start.METH_write(0u);
  if (!(PORT_aresetn == (tUInt8)0u))
  {
    dollar_display(sim_hdl, this, "s,32", &__str_literal_3, DEF_x__h13670);
    dollar_display(sim_hdl, this, "s", &__str_literal_2);
    dollar_display(sim_hdl, this, "s,32", &__str_literal_4, DEF_x_data__h12994);
    dollar_display(sim_hdl, this, "s", &__str_literal_2);
    dollar_display(sim_hdl, this, "s,32", &__str_literal_5, DEF__read__h12737);
    dollar_display(sim_hdl, this, "s", &__str_literal_2);
  }
}

void MOD_mkASICBuffer::RL_writeData()
{
  tUInt64 DEF_ip_data_buffer_first__34_CONCAT_IF_axi_beat_co_ETC___d538;
  tUInt8 DEF_axi_beat_count_35_EQ_axi_burst_length_20___d536;
  tUInt8 DEF_IF_axi_beat_count_35_EQ_axi_burst_length_20_36_ETC___d540;
  tUInt8 DEF_b__h14180;
  tUInt32 DEF_ip_data_to_send__h14153;
  DEF_ip_data_to_send__h14153 = INST_ip_data_buffer.METH_first();
  DEF_b__h14180 = INST_axi_beat_count.METH_read();
  DEF_value__h13832 = INST_axi_burst_length.METH_read();
  DEF_axi_beat_count_35_EQ_axi_burst_length_20___d536 = DEF_b__h14180 == DEF_value__h13832;
  DEF_IF_axi_beat_count_35_EQ_axi_burst_length_20_36_ETC___d540 = DEF_axi_beat_count_35_EQ_axi_burst_length_20___d536 ? (tUInt8)0u : (tUInt8)255u & (DEF_b__h14180 + (tUInt8)1u);
  DEF_ip_data_buffer_first__34_CONCAT_IF_axi_beat_co_ETC___d538 = 137438953471llu & ((((tUInt64)(DEF_ip_data_to_send__h14153)) << 5u) | (tUInt64)(DEF_axi_beat_count_35_EQ_axi_burst_length_20___d536 ? (tUInt8)31u : (tUInt8)30u));
  INST_ip_data_buffer.METH_deq();
  INST_master_write_in_data_pwEnqueue.METH_wset();
  INST_master_write_in_data_wDataIn.METH_wset(DEF_ip_data_buffer_first__34_CONCAT_IF_axi_beat_co_ETC___d538);
  INST_axi_beat_count.METH_write(DEF_IF_axi_beat_count_35_EQ_axi_burst_length_20_36_ETC___d540);
  if (DEF_axi_beat_count_35_EQ_axi_burst_length_20___d536)
    INST_wnext.METH_write((tUInt8)1u);
}

void MOD_mkASICBuffer::RL_requestResponse()
{
  INST_master_write_out_pwDequeue.METH_wset();
}


/* Methods */

tUInt8 MOD_mkASICBuffer::METH_slave_read_fab_arready()
{
  DEF_slave_read_isRst_isInReset__h89 = INST_slave_read_isRst_isInReset.METH_read();
  DEF_slave_read_in_notFull____d6 = INST_slave_read_in.METH_notFull();
  DEF_NOT_slave_read_isRst_isInReset___d3 = !DEF_slave_read_isRst_isInReset__h89;
  PORT_S00_AXI_arready = DEF_NOT_slave_read_isRst_isInReset___d3 && DEF_slave_read_in_notFull____d6;
  return PORT_S00_AXI_arready;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_slave_read_fab_arready()
{
  tUInt8 DEF_CAN_FIRE_slave_read_fab_arready;
  DEF_CAN_FIRE_slave_read_fab_arready = (tUInt8)1u;
  PORT_RDY_S00_AXI_arready = DEF_CAN_FIRE_slave_read_fab_arready;
  return PORT_RDY_S00_AXI_arready;
}

void MOD_mkASICBuffer::METH_slave_read_fab_parvalid(tUInt8 ARG_S00_AXI_arvalid)
{
  if (PORT_RDY_S00_AXI_parvalid)
    INST_slave_read_arvalidIn.METH_wset(ARG_S00_AXI_arvalid);
}

tUInt8 MOD_mkASICBuffer::METH_RDY_slave_read_fab_parvalid()
{
  tUInt8 DEF_CAN_FIRE_slave_read_fab_parvalid;
  DEF_CAN_FIRE_slave_read_fab_parvalid = (tUInt8)1u;
  PORT_RDY_S00_AXI_parvalid = DEF_CAN_FIRE_slave_read_fab_parvalid;
  return PORT_RDY_S00_AXI_parvalid;
}

void MOD_mkASICBuffer::METH_slave_read_fab_paraddr(tUInt8 ARG_S00_AXI_araddr)
{
  if (PORT_RDY_S00_AXI_paraddr)
    INST_slave_read_araddrIn.METH_wset(ARG_S00_AXI_araddr);
}

tUInt8 MOD_mkASICBuffer::METH_RDY_slave_read_fab_paraddr()
{
  tUInt8 DEF_CAN_FIRE_slave_read_fab_paraddr;
  DEF_CAN_FIRE_slave_read_fab_paraddr = (tUInt8)1u;
  PORT_RDY_S00_AXI_paraddr = DEF_CAN_FIRE_slave_read_fab_paraddr;
  return PORT_RDY_S00_AXI_paraddr;
}

void MOD_mkASICBuffer::METH_slave_read_fab_parprot(tUInt8 ARG_S00_AXI_arprot)
{
  if (PORT_RDY_S00_AXI_parprot)
    INST_slave_read_arprotIn.METH_wset(ARG_S00_AXI_arprot);
}

tUInt8 MOD_mkASICBuffer::METH_RDY_slave_read_fab_parprot()
{
  tUInt8 DEF_CAN_FIRE_slave_read_fab_parprot;
  DEF_CAN_FIRE_slave_read_fab_parprot = (tUInt8)1u;
  PORT_RDY_S00_AXI_parprot = DEF_CAN_FIRE_slave_read_fab_parprot;
  return PORT_RDY_S00_AXI_parprot;
}

tUInt8 MOD_mkASICBuffer::METH_slave_read_fab_rvalid()
{
  DEF_slave_read_isRst_isInReset__h89 = INST_slave_read_isRst_isInReset.METH_read();
  DEF_slave_read_out_notEmpty____d15 = INST_slave_read_out.METH_notEmpty();
  DEF_NOT_slave_read_isRst_isInReset___d3 = !DEF_slave_read_isRst_isInReset__h89;
  PORT_S00_AXI_rvalid = DEF_NOT_slave_read_isRst_isInReset___d3 && DEF_slave_read_out_notEmpty____d15;
  return PORT_S00_AXI_rvalid;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_slave_read_fab_rvalid()
{
  tUInt8 DEF_CAN_FIRE_slave_read_fab_rvalid;
  DEF_CAN_FIRE_slave_read_fab_rvalid = (tUInt8)1u;
  PORT_RDY_S00_AXI_rvalid = DEF_CAN_FIRE_slave_read_fab_rvalid;
  return PORT_RDY_S00_AXI_rvalid;
}

void MOD_mkASICBuffer::METH_slave_read_fab_prready(tUInt8 ARG_S00_AXI_rready)
{
  if (PORT_RDY_S00_AXI_prready)
    INST_slave_read_rreadyIn.METH_wset(ARG_S00_AXI_rready);
}

tUInt8 MOD_mkASICBuffer::METH_RDY_slave_read_fab_prready()
{
  tUInt8 DEF_CAN_FIRE_slave_read_fab_prready;
  DEF_CAN_FIRE_slave_read_fab_prready = (tUInt8)1u;
  PORT_RDY_S00_AXI_prready = DEF_CAN_FIRE_slave_read_fab_prready;
  return PORT_RDY_S00_AXI_prready;
}

tUInt32 MOD_mkASICBuffer::METH_slave_read_fab_rdata()
{
  tUInt8 DEF_slave_read_rdataOut_whas____d543;
  tUInt32 DEF_x_wget__h639;
  DEF_x_wget__h639 = INST_slave_read_rdataOut.METH_wget();
  DEF_slave_read_rdataOut_whas____d543 = INST_slave_read_rdataOut.METH_whas();
  PORT_S00_AXI_rdata = DEF_slave_read_rdataOut_whas____d543 ? DEF_x_wget__h639 : 0u;
  return PORT_S00_AXI_rdata;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_slave_read_fab_rdata()
{
  tUInt8 DEF_CAN_FIRE_slave_read_fab_rdata;
  DEF_CAN_FIRE_slave_read_fab_rdata = (tUInt8)1u;
  PORT_RDY_S00_AXI_rdata = DEF_CAN_FIRE_slave_read_fab_rdata;
  return PORT_RDY_S00_AXI_rdata;
}

tUInt8 MOD_mkASICBuffer::METH_slave_read_fab_rresp()
{
  tUInt8 DEF_slave_read_rrespOut_whas____d545;
  tUInt8 DEF_slave_read_rrespOut_wget____d546;
  DEF_slave_read_rrespOut_wget____d546 = INST_slave_read_rrespOut.METH_wget();
  DEF_slave_read_rrespOut_whas____d545 = INST_slave_read_rrespOut.METH_whas();
  PORT_S00_AXI_rresp = DEF_slave_read_rrespOut_whas____d545 ? DEF_slave_read_rrespOut_wget____d546 : (tUInt8)0u;
  return PORT_S00_AXI_rresp;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_slave_read_fab_rresp()
{
  tUInt8 DEF_CAN_FIRE_slave_read_fab_rresp;
  DEF_CAN_FIRE_slave_read_fab_rresp = (tUInt8)1u;
  PORT_RDY_S00_AXI_rresp = DEF_CAN_FIRE_slave_read_fab_rresp;
  return PORT_RDY_S00_AXI_rresp;
}

tUInt8 MOD_mkASICBuffer::METH_slave_write_fab_awready()
{
  DEF_slave_write_isRst_isInReset__h878 = INST_slave_write_isRst_isInReset.METH_read();
  DEF_NOT_slave_write_addrIn_rv_port0__read__5_BIT_9_6___d37 = !((tUInt8)(INST_slave_write_addrIn_rv.METH_port0__read() >> 9u));
  DEF_NOT_slave_write_isRst_isInReset_1___d38 = !DEF_slave_write_isRst_isInReset__h878;
  PORT_S00_AXI_awready = DEF_NOT_slave_write_isRst_isInReset_1___d38 && DEF_NOT_slave_write_addrIn_rv_port0__read__5_BIT_9_6___d37;
  return PORT_S00_AXI_awready;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_slave_write_fab_awready()
{
  tUInt8 DEF_CAN_FIRE_slave_write_fab_awready;
  DEF_CAN_FIRE_slave_write_fab_awready = (tUInt8)1u;
  PORT_RDY_S00_AXI_awready = DEF_CAN_FIRE_slave_write_fab_awready;
  return PORT_RDY_S00_AXI_awready;
}

void MOD_mkASICBuffer::METH_slave_write_fab_pawvalid(tUInt8 ARG_S00_AXI_awvalid)
{
  if (PORT_RDY_S00_AXI_pawvalid)
    INST_slave_write_awvalidIn.METH_wset(ARG_S00_AXI_awvalid);
}

tUInt8 MOD_mkASICBuffer::METH_RDY_slave_write_fab_pawvalid()
{
  tUInt8 DEF_CAN_FIRE_slave_write_fab_pawvalid;
  DEF_CAN_FIRE_slave_write_fab_pawvalid = (tUInt8)1u;
  PORT_RDY_S00_AXI_pawvalid = DEF_CAN_FIRE_slave_write_fab_pawvalid;
  return PORT_RDY_S00_AXI_pawvalid;
}

void MOD_mkASICBuffer::METH_slave_write_fab_pawaddr(tUInt8 ARG_S00_AXI_awaddr)
{
  if (PORT_RDY_S00_AXI_pawaddr)
    INST_slave_write_awaddrIn.METH_wset(ARG_S00_AXI_awaddr);
}

tUInt8 MOD_mkASICBuffer::METH_RDY_slave_write_fab_pawaddr()
{
  tUInt8 DEF_CAN_FIRE_slave_write_fab_pawaddr;
  DEF_CAN_FIRE_slave_write_fab_pawaddr = (tUInt8)1u;
  PORT_RDY_S00_AXI_pawaddr = DEF_CAN_FIRE_slave_write_fab_pawaddr;
  return PORT_RDY_S00_AXI_pawaddr;
}

void MOD_mkASICBuffer::METH_slave_write_fab_pawprot(tUInt8 ARG_S00_AXI_awprot)
{
  if (PORT_RDY_S00_AXI_pawprot)
    INST_slave_write_awprotIn.METH_wset(ARG_S00_AXI_awprot);
}

tUInt8 MOD_mkASICBuffer::METH_RDY_slave_write_fab_pawprot()
{
  tUInt8 DEF_CAN_FIRE_slave_write_fab_pawprot;
  DEF_CAN_FIRE_slave_write_fab_pawprot = (tUInt8)1u;
  PORT_RDY_S00_AXI_pawprot = DEF_CAN_FIRE_slave_write_fab_pawprot;
  return PORT_RDY_S00_AXI_pawprot;
}

tUInt8 MOD_mkASICBuffer::METH_slave_write_fab_wready()
{
  DEF_slave_write_isRst_isInReset__h878 = INST_slave_write_isRst_isInReset.METH_read();
  DEF_NOT_slave_write_dataIn_rv_port0__read__5_BIT_36_6___d47 = !((tUInt8)(INST_slave_write_dataIn_rv.METH_port0__read() >> 36u));
  DEF_NOT_slave_write_isRst_isInReset_1___d38 = !DEF_slave_write_isRst_isInReset__h878;
  PORT_S00_AXI_wready = DEF_NOT_slave_write_isRst_isInReset_1___d38 && DEF_NOT_slave_write_dataIn_rv_port0__read__5_BIT_36_6___d47;
  return PORT_S00_AXI_wready;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_slave_write_fab_wready()
{
  tUInt8 DEF_CAN_FIRE_slave_write_fab_wready;
  DEF_CAN_FIRE_slave_write_fab_wready = (tUInt8)1u;
  PORT_RDY_S00_AXI_wready = DEF_CAN_FIRE_slave_write_fab_wready;
  return PORT_RDY_S00_AXI_wready;
}

void MOD_mkASICBuffer::METH_slave_write_fab_pwvalid(tUInt8 ARG_S00_AXI_wvalid)
{
  if (PORT_RDY_S00_AXI_pwvalid)
    INST_slave_write_wvalidIn.METH_wset(ARG_S00_AXI_wvalid);
}

tUInt8 MOD_mkASICBuffer::METH_RDY_slave_write_fab_pwvalid()
{
  tUInt8 DEF_CAN_FIRE_slave_write_fab_pwvalid;
  DEF_CAN_FIRE_slave_write_fab_pwvalid = (tUInt8)1u;
  PORT_RDY_S00_AXI_pwvalid = DEF_CAN_FIRE_slave_write_fab_pwvalid;
  return PORT_RDY_S00_AXI_pwvalid;
}

void MOD_mkASICBuffer::METH_slave_write_fab_pwdata(tUInt32 ARG_S00_AXI_wdata)
{
  if (PORT_RDY_S00_AXI_pwdata)
    INST_slave_write_wdataIn.METH_wset(ARG_S00_AXI_wdata);
}

tUInt8 MOD_mkASICBuffer::METH_RDY_slave_write_fab_pwdata()
{
  tUInt8 DEF_CAN_FIRE_slave_write_fab_pwdata;
  DEF_CAN_FIRE_slave_write_fab_pwdata = (tUInt8)1u;
  PORT_RDY_S00_AXI_pwdata = DEF_CAN_FIRE_slave_write_fab_pwdata;
  return PORT_RDY_S00_AXI_pwdata;
}

void MOD_mkASICBuffer::METH_slave_write_fab_pwstrb(tUInt8 ARG_S00_AXI_wstrb)
{
  if (PORT_RDY_S00_AXI_pwstrb)
    INST_slave_write_wstrbIn.METH_wset(ARG_S00_AXI_wstrb);
}

tUInt8 MOD_mkASICBuffer::METH_RDY_slave_write_fab_pwstrb()
{
  tUInt8 DEF_CAN_FIRE_slave_write_fab_pwstrb;
  DEF_CAN_FIRE_slave_write_fab_pwstrb = (tUInt8)1u;
  PORT_RDY_S00_AXI_pwstrb = DEF_CAN_FIRE_slave_write_fab_pwstrb;
  return PORT_RDY_S00_AXI_pwstrb;
}

tUInt8 MOD_mkASICBuffer::METH_slave_write_fab_bvalid()
{
  DEF_slave_write_isRst_isInReset__h878 = INST_slave_write_isRst_isInReset.METH_read();
  DEF_slave_write_out_notEmpty____d57 = INST_slave_write_out.METH_notEmpty();
  DEF_NOT_slave_write_isRst_isInReset_1___d38 = !DEF_slave_write_isRst_isInReset__h878;
  PORT_S00_AXI_bvalid = DEF_NOT_slave_write_isRst_isInReset_1___d38 && DEF_slave_write_out_notEmpty____d57;
  return PORT_S00_AXI_bvalid;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_slave_write_fab_bvalid()
{
  tUInt8 DEF_CAN_FIRE_slave_write_fab_bvalid;
  DEF_CAN_FIRE_slave_write_fab_bvalid = (tUInt8)1u;
  PORT_RDY_S00_AXI_bvalid = DEF_CAN_FIRE_slave_write_fab_bvalid;
  return PORT_RDY_S00_AXI_bvalid;
}

void MOD_mkASICBuffer::METH_slave_write_fab_pbready(tUInt8 ARG_S00_AXI_bready)
{
  if (PORT_RDY_S00_AXI_pbready)
    INST_slave_write_breadyIn.METH_wset(ARG_S00_AXI_bready);
}

tUInt8 MOD_mkASICBuffer::METH_RDY_slave_write_fab_pbready()
{
  tUInt8 DEF_CAN_FIRE_slave_write_fab_pbready;
  DEF_CAN_FIRE_slave_write_fab_pbready = (tUInt8)1u;
  PORT_RDY_S00_AXI_pbready = DEF_CAN_FIRE_slave_write_fab_pbready;
  return PORT_RDY_S00_AXI_pbready;
}

tUInt8 MOD_mkASICBuffer::METH_slave_write_fab_bresp()
{
  tUInt8 DEF_slave_write_brespOut_whas____d547;
  tUInt8 DEF_slave_write_brespOut_wget____d548;
  DEF_slave_write_brespOut_wget____d548 = INST_slave_write_brespOut.METH_wget();
  DEF_slave_write_brespOut_whas____d547 = INST_slave_write_brespOut.METH_whas();
  PORT_S00_AXI_bresp = DEF_slave_write_brespOut_whas____d547 ? DEF_slave_write_brespOut_wget____d548 : (tUInt8)0u;
  return PORT_S00_AXI_bresp;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_slave_write_fab_bresp()
{
  tUInt8 DEF_CAN_FIRE_slave_write_fab_bresp;
  DEF_CAN_FIRE_slave_write_fab_bresp = (tUInt8)1u;
  PORT_RDY_S00_AXI_bresp = DEF_CAN_FIRE_slave_write_fab_bresp;
  return PORT_RDY_S00_AXI_bresp;
}

tUInt8 MOD_mkASICBuffer::METH_master_read_fab_arvalid()
{
  DEF_master_read_isRst_isInReset__h2634 = INST_master_read_isRst_isInReset.METH_read();
  DEF_x__h3790 = INST_master_read_in_rRdPtr.METH_read();
  DEF_x__h3628 = INST_master_read_in_rWrPtr.METH_read();
  DEF_NOT_master_read_in_rRdPtr_read__12_EQ_master_r_ETC___d201 = !(DEF_x__h3790 == DEF_x__h3628);
  DEF_NOT_master_read_isRst_isInReset_1___d202 = !DEF_master_read_isRst_isInReset__h2634;
  PORT_M00_AXI_arvalid = DEF_NOT_master_read_isRst_isInReset_1___d202 && DEF_NOT_master_read_in_rRdPtr_read__12_EQ_master_r_ETC___d201;
  return PORT_M00_AXI_arvalid;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_read_fab_arvalid()
{
  tUInt8 DEF_CAN_FIRE_master_read_fab_arvalid;
  DEF_CAN_FIRE_master_read_fab_arvalid = (tUInt8)1u;
  PORT_RDY_M00_AXI_arvalid = DEF_CAN_FIRE_master_read_fab_arvalid;
  return PORT_RDY_M00_AXI_arvalid;
}

void MOD_mkASICBuffer::METH_master_read_fab_parready(tUInt8 ARG_M00_AXI_arready)
{
  if (PORT_RDY_M00_AXI_parready)
    INST_master_read_arreadyIn.METH_wset(ARG_M00_AXI_arready);
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_read_fab_parready()
{
  tUInt8 DEF_CAN_FIRE_master_read_fab_parready;
  DEF_CAN_FIRE_master_read_fab_parready = (tUInt8)1u;
  PORT_RDY_M00_AXI_parready = DEF_CAN_FIRE_master_read_fab_parready;
  return PORT_RDY_M00_AXI_parready;
}

tUInt32 MOD_mkASICBuffer::METH_master_read_fab_arid()
{
  tUInt8 DEF_master_read_warid_whas____d549;
  tUInt32 DEF_x_wget__h5466;
  DEF_x_wget__h5466 = INST_master_read_warid.METH_wget();
  DEF_master_read_warid_whas____d549 = INST_master_read_warid.METH_whas();
  PORT_M00_AXI_arid = DEF_master_read_warid_whas____d549 ? DEF_x_wget__h5466 : 0u;
  return PORT_M00_AXI_arid;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_read_fab_arid()
{
  tUInt8 DEF_CAN_FIRE_master_read_fab_arid;
  DEF_CAN_FIRE_master_read_fab_arid = (tUInt8)1u;
  PORT_RDY_M00_AXI_arid = DEF_CAN_FIRE_master_read_fab_arid;
  return PORT_RDY_M00_AXI_arid;
}

tUInt64 MOD_mkASICBuffer::METH_master_read_fab_araddr()
{
  tUInt8 DEF_master_read_waraddr_whas____d551;
  tUInt64 DEF_x_wget__h5537;
  DEF_x_wget__h5537 = INST_master_read_waraddr.METH_wget();
  DEF_master_read_waraddr_whas____d551 = INST_master_read_waraddr.METH_whas();
  PORT_M00_AXI_araddr = DEF_master_read_waraddr_whas____d551 ? DEF_x_wget__h5537 : 0llu;
  return PORT_M00_AXI_araddr;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_read_fab_araddr()
{
  tUInt8 DEF_CAN_FIRE_master_read_fab_araddr;
  DEF_CAN_FIRE_master_read_fab_araddr = (tUInt8)1u;
  PORT_RDY_M00_AXI_araddr = DEF_CAN_FIRE_master_read_fab_araddr;
  return PORT_RDY_M00_AXI_araddr;
}

tUInt8 MOD_mkASICBuffer::METH_master_read_fab_arlen()
{
  tUInt8 DEF_master_read_warlen_whas____d553;
  tUInt8 DEF_b__h14741;
  DEF_b__h14741 = INST_master_read_warlen.METH_wget();
  DEF_master_read_warlen_whas____d553 = INST_master_read_warlen.METH_whas();
  PORT_M00_AXI_arlen = DEF_master_read_warlen_whas____d553 ? DEF_b__h14741 : (tUInt8)0u;
  return PORT_M00_AXI_arlen;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_read_fab_arlen()
{
  tUInt8 DEF_CAN_FIRE_master_read_fab_arlen;
  DEF_CAN_FIRE_master_read_fab_arlen = (tUInt8)1u;
  PORT_RDY_M00_AXI_arlen = DEF_CAN_FIRE_master_read_fab_arlen;
  return PORT_RDY_M00_AXI_arlen;
}

tUInt8 MOD_mkASICBuffer::METH_master_read_fab_arsize()
{
  tUInt8 DEF_master_read_warsize_whas____d555;
  tUInt8 DEF_master_read_warsize_wget____d556;
  DEF_master_read_warsize_wget____d556 = INST_master_read_warsize.METH_wget();
  DEF_master_read_warsize_whas____d555 = INST_master_read_warsize.METH_whas();
  PORT_M00_AXI_arsize = DEF_master_read_warsize_whas____d555 ? DEF_master_read_warsize_wget____d556 : (tUInt8)0u;
  return PORT_M00_AXI_arsize;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_read_fab_arsize()
{
  tUInt8 DEF_CAN_FIRE_master_read_fab_arsize;
  DEF_CAN_FIRE_master_read_fab_arsize = (tUInt8)1u;
  PORT_RDY_M00_AXI_arsize = DEF_CAN_FIRE_master_read_fab_arsize;
  return PORT_RDY_M00_AXI_arsize;
}

tUInt8 MOD_mkASICBuffer::METH_master_read_fab_arburst()
{
  tUInt8 DEF_master_read_warburst_whas____d557;
  tUInt8 DEF_master_read_warburst_wget____d558;
  DEF_master_read_warburst_wget____d558 = INST_master_read_warburst.METH_wget();
  DEF_master_read_warburst_whas____d557 = INST_master_read_warburst.METH_whas();
  PORT_M00_AXI_arburst = DEF_master_read_warburst_whas____d557 ? DEF_master_read_warburst_wget____d558 : (tUInt8)0u;
  return PORT_M00_AXI_arburst;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_read_fab_arburst()
{
  tUInt8 DEF_CAN_FIRE_master_read_fab_arburst;
  DEF_CAN_FIRE_master_read_fab_arburst = (tUInt8)1u;
  PORT_RDY_M00_AXI_arburst = DEF_CAN_FIRE_master_read_fab_arburst;
  return PORT_RDY_M00_AXI_arburst;
}

tUInt8 MOD_mkASICBuffer::METH_master_read_fab_arlock()
{
  tUInt8 DEF_master_read_warlock_wget____d560;
  tUInt8 DEF_master_read_warlock_whas____d559;
  DEF_master_read_warlock_whas____d559 = INST_master_read_warlock.METH_whas();
  DEF_master_read_warlock_wget____d560 = INST_master_read_warlock.METH_wget();
  PORT_M00_AXI_arlock = DEF_master_read_warlock_whas____d559 && DEF_master_read_warlock_wget____d560;
  return PORT_M00_AXI_arlock;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_read_fab_arlock()
{
  tUInt8 DEF_CAN_FIRE_master_read_fab_arlock;
  DEF_CAN_FIRE_master_read_fab_arlock = (tUInt8)1u;
  PORT_RDY_M00_AXI_arlock = DEF_CAN_FIRE_master_read_fab_arlock;
  return PORT_RDY_M00_AXI_arlock;
}

tUInt8 MOD_mkASICBuffer::METH_master_read_fab_arcache()
{
  tUInt8 DEF_IF_master_read_warcache_wget__63_EQ_1_66_OR_ma_ETC___d577;
  tUInt8 DEF_master_read_warcache_wget____d563;
  tUInt8 DEF_NOT_master_read_warcache_whas__61_62_OR_master_ETC___d565;
  DEF_master_read_warcache_wget____d563 = INST_master_read_warcache.METH_wget();
  DEF_NOT_master_read_warcache_whas__61_62_OR_master_ETC___d565 = !INST_master_read_warcache.METH_whas() || DEF_master_read_warcache_wget____d563 == (tUInt8)0u;
  switch (DEF_master_read_warcache_wget____d563) {
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
  case (tUInt8)10u:
  case (tUInt8)14u:
  case (tUInt8)15u:
    DEF_IF_master_read_warcache_wget__63_EQ_1_66_OR_ma_ETC___d577 = DEF_master_read_warcache_wget____d563;
    break;
  default:
    DEF_IF_master_read_warcache_wget__63_EQ_1_66_OR_ma_ETC___d577 = (tUInt8)11u;
  }
  PORT_M00_AXI_arcache = DEF_NOT_master_read_warcache_whas__61_62_OR_master_ETC___d565 ? (tUInt8)0u : DEF_IF_master_read_warcache_wget__63_EQ_1_66_OR_ma_ETC___d577;
  return PORT_M00_AXI_arcache;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_read_fab_arcache()
{
  tUInt8 DEF_CAN_FIRE_master_read_fab_arcache;
  DEF_CAN_FIRE_master_read_fab_arcache = (tUInt8)1u;
  PORT_RDY_M00_AXI_arcache = DEF_CAN_FIRE_master_read_fab_arcache;
  return PORT_RDY_M00_AXI_arcache;
}

tUInt8 MOD_mkASICBuffer::METH_master_read_fab_arprot()
{
  tUInt8 DEF_master_read_warprot_whas____d578;
  tUInt8 DEF_master_read_warprot_wget____d579;
  DEF_master_read_warprot_wget____d579 = INST_master_read_warprot.METH_wget();
  DEF_master_read_warprot_whas____d578 = INST_master_read_warprot.METH_whas();
  PORT_M00_AXI_arprot = DEF_master_read_warprot_whas____d578 ? DEF_master_read_warprot_wget____d579 : (tUInt8)0u;
  return PORT_M00_AXI_arprot;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_read_fab_arprot()
{
  tUInt8 DEF_CAN_FIRE_master_read_fab_arprot;
  DEF_CAN_FIRE_master_read_fab_arprot = (tUInt8)1u;
  PORT_RDY_M00_AXI_arprot = DEF_CAN_FIRE_master_read_fab_arprot;
  return PORT_RDY_M00_AXI_arprot;
}

tUInt8 MOD_mkASICBuffer::METH_master_read_fab_arqos()
{
  tUInt8 DEF_master_read_warqos_whas____d580;
  tUInt8 DEF_x_wget__h6039;
  DEF_x_wget__h6039 = INST_master_read_warqos.METH_wget();
  DEF_master_read_warqos_whas____d580 = INST_master_read_warqos.METH_whas();
  PORT_M00_AXI_arqos = DEF_master_read_warqos_whas____d580 ? DEF_x_wget__h6039 : (tUInt8)0u;
  return PORT_M00_AXI_arqos;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_read_fab_arqos()
{
  tUInt8 DEF_CAN_FIRE_master_read_fab_arqos;
  DEF_CAN_FIRE_master_read_fab_arqos = (tUInt8)1u;
  PORT_RDY_M00_AXI_arqos = DEF_CAN_FIRE_master_read_fab_arqos;
  return PORT_RDY_M00_AXI_arqos;
}

tUInt8 MOD_mkASICBuffer::METH_master_read_fab_arregion()
{
  tUInt8 DEF_master_read_warregion_whas____d582;
  tUInt8 DEF_x_wget__h6110;
  DEF_x_wget__h6110 = INST_master_read_warregion.METH_wget();
  DEF_master_read_warregion_whas____d582 = INST_master_read_warregion.METH_whas();
  PORT_M00_AXI_arregion = DEF_master_read_warregion_whas____d582 ? DEF_x_wget__h6110 : (tUInt8)0u;
  return PORT_M00_AXI_arregion;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_read_fab_arregion()
{
  tUInt8 DEF_CAN_FIRE_master_read_fab_arregion;
  DEF_CAN_FIRE_master_read_fab_arregion = (tUInt8)1u;
  PORT_RDY_M00_AXI_arregion = DEF_CAN_FIRE_master_read_fab_arregion;
  return PORT_RDY_M00_AXI_arregion;
}

tUInt8 MOD_mkASICBuffer::METH_master_read_fab_aruser()
{
  PORT_M00_AXI_aruser = (tUInt8)0u;
  return PORT_M00_AXI_aruser;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_read_fab_aruser()
{
  tUInt8 DEF_CAN_FIRE_master_read_fab_aruser;
  DEF_CAN_FIRE_master_read_fab_aruser = (tUInt8)1u;
  PORT_RDY_M00_AXI_aruser = DEF_CAN_FIRE_master_read_fab_aruser;
  return PORT_RDY_M00_AXI_aruser;
}

tUInt8 MOD_mkASICBuffer::METH_master_read_fab_rready()
{
  DEF_master_read_isRst_isInReset__h2634 = INST_master_read_isRst_isInReset.METH_read();
  DEF_x__h5194 = INST_master_read_out_1_rRdPtr.METH_read();
  DEF_x__h5082 = INST_master_read_out_1_rWrPtr.METH_read();
  DEF_NOT_master_read_out_1_rRdPtr_read__86_PLUS_16__ETC___d235 = !(((tUInt8)63u & (DEF_x__h5194 + (tUInt8)16u)) == DEF_x__h5082);
  DEF_NOT_master_read_isRst_isInReset_1___d202 = !DEF_master_read_isRst_isInReset__h2634;
  PORT_M00_AXI_rready = DEF_NOT_master_read_isRst_isInReset_1___d202 && DEF_NOT_master_read_out_1_rRdPtr_read__86_PLUS_16__ETC___d235;
  return PORT_M00_AXI_rready;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_read_fab_rready()
{
  tUInt8 DEF_CAN_FIRE_master_read_fab_rready;
  DEF_CAN_FIRE_master_read_fab_rready = (tUInt8)1u;
  PORT_RDY_M00_AXI_rready = DEF_CAN_FIRE_master_read_fab_rready;
  return PORT_RDY_M00_AXI_rready;
}

void MOD_mkASICBuffer::METH_master_read_fab_prvalid(tUInt8 ARG_M00_AXI_rvalid)
{
  if (PORT_RDY_M00_AXI_prvalid)
    INST_master_read_rvalidIn.METH_wset(ARG_M00_AXI_rvalid);
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_read_fab_prvalid()
{
  tUInt8 DEF_CAN_FIRE_master_read_fab_prvalid;
  DEF_CAN_FIRE_master_read_fab_prvalid = (tUInt8)1u;
  PORT_RDY_M00_AXI_prvalid = DEF_CAN_FIRE_master_read_fab_prvalid;
  return PORT_RDY_M00_AXI_prvalid;
}

void MOD_mkASICBuffer::METH_master_read_fab_prchannel(tUInt32 ARG_M00_AXI_rid,
						      tUInt32 ARG_M00_AXI_rdata,
						      tUInt8 ARG_M00_AXI_rresp,
						      tUInt8 ARG_M00_AXI_rlast,
						      tUInt8 ARG_M00_AXI_ruser)
{
  tUInt64 DEF_M00_AXI_rid_CONCAT_M00_AXI_rdata_CONCAT_M00_AX_ETC___d586;
  if (PORT_RDY_M00_AXI_prchannel)
  {
    DEF_M00_AXI_rid_CONCAT_M00_AXI_rdata_CONCAT_M00_AX_ETC___d586 = 2251799813685247llu & ((((((tUInt64)(ARG_M00_AXI_rid)) << 35u) | (((tUInt64)(ARG_M00_AXI_rdata)) << 3u)) | (((tUInt64)(ARG_M00_AXI_rresp)) << 1u)) | (tUInt64)(ARG_M00_AXI_rlast));
    INST_master_read_rinpkg.METH_wset(DEF_M00_AXI_rid_CONCAT_M00_AXI_rdata_CONCAT_M00_AX_ETC___d586);
  }
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_read_fab_prchannel()
{
  tUInt8 DEF_CAN_FIRE_master_read_fab_prchannel;
  DEF_CAN_FIRE_master_read_fab_prchannel = (tUInt8)1u;
  PORT_RDY_M00_AXI_prchannel = DEF_CAN_FIRE_master_read_fab_prchannel;
  return PORT_RDY_M00_AXI_prchannel;
}

void MOD_mkASICBuffer::METH_master_write_fab_pawready(tUInt8 ARG_M00_AXI_awready)
{
  if (PORT_RDY_M00_AXI_pawready)
    INST_master_write_wawready.METH_wset(ARG_M00_AXI_awready);
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_write_fab_pawready()
{
  tUInt8 DEF_CAN_FIRE_master_write_fab_pawready;
  DEF_CAN_FIRE_master_write_fab_pawready = (tUInt8)1u;
  PORT_RDY_M00_AXI_pawready = DEF_CAN_FIRE_master_write_fab_pawready;
  return PORT_RDY_M00_AXI_pawready;
}

tUInt8 MOD_mkASICBuffer::METH_master_write_fab_awvalid()
{
  DEF_master_write_isRst_isInReset__h6912 = INST_master_write_isRst_isInReset.METH_read();
  DEF_x__h8068 = INST_master_write_in_addr_rRdPtr.METH_read();
  DEF_x__h7906 = INST_master_write_in_addr_rWrPtr.METH_read();
  DEF_NOT_master_write_in_addr_rRdPtr_read__91_EQ_ma_ETC___d407 = !(DEF_x__h8068 == DEF_x__h7906);
  DEF_NOT_master_write_isRst_isInReset_40___d408 = !DEF_master_write_isRst_isInReset__h6912;
  PORT_M00_AXI_awvalid = DEF_NOT_master_write_isRst_isInReset_40___d408 && DEF_NOT_master_write_in_addr_rRdPtr_read__91_EQ_ma_ETC___d407;
  return PORT_M00_AXI_awvalid;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_write_fab_awvalid()
{
  tUInt8 DEF_CAN_FIRE_master_write_fab_awvalid;
  DEF_CAN_FIRE_master_write_fab_awvalid = (tUInt8)1u;
  PORT_RDY_M00_AXI_awvalid = DEF_CAN_FIRE_master_write_fab_awvalid;
  return PORT_RDY_M00_AXI_awvalid;
}

tUInt32 MOD_mkASICBuffer::METH_master_write_fab_awid()
{
  tUInt8 DEF_master_write_wawid_whas____d587;
  tUInt32 DEF_x_wget__h10591;
  DEF_x_wget__h10591 = INST_master_write_wawid.METH_wget();
  DEF_master_write_wawid_whas____d587 = INST_master_write_wawid.METH_whas();
  PORT_M00_AXI_awid = DEF_master_write_wawid_whas____d587 ? DEF_x_wget__h10591 : 0u;
  return PORT_M00_AXI_awid;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_write_fab_awid()
{
  tUInt8 DEF_CAN_FIRE_master_write_fab_awid;
  DEF_CAN_FIRE_master_write_fab_awid = (tUInt8)1u;
  PORT_RDY_M00_AXI_awid = DEF_CAN_FIRE_master_write_fab_awid;
  return PORT_RDY_M00_AXI_awid;
}

tUInt64 MOD_mkASICBuffer::METH_master_write_fab_awaddr()
{
  tUInt8 DEF_master_write_wawaddr_whas____d589;
  tUInt64 DEF_x_wget__h10662;
  DEF_x_wget__h10662 = INST_master_write_wawaddr.METH_wget();
  DEF_master_write_wawaddr_whas____d589 = INST_master_write_wawaddr.METH_whas();
  PORT_M00_AXI_awaddr = DEF_master_write_wawaddr_whas____d589 ? DEF_x_wget__h10662 : 0llu;
  return PORT_M00_AXI_awaddr;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_write_fab_awaddr()
{
  tUInt8 DEF_CAN_FIRE_master_write_fab_awaddr;
  DEF_CAN_FIRE_master_write_fab_awaddr = (tUInt8)1u;
  PORT_RDY_M00_AXI_awaddr = DEF_CAN_FIRE_master_write_fab_awaddr;
  return PORT_RDY_M00_AXI_awaddr;
}

tUInt8 MOD_mkASICBuffer::METH_master_write_fab_awlen()
{
  tUInt8 DEF_master_write_wawlen_whas____d591;
  tUInt8 DEF_b__h15000;
  DEF_b__h15000 = INST_master_write_wawlen.METH_wget();
  DEF_master_write_wawlen_whas____d591 = INST_master_write_wawlen.METH_whas();
  PORT_M00_AXI_awlen = DEF_master_write_wawlen_whas____d591 ? DEF_b__h15000 : (tUInt8)0u;
  return PORT_M00_AXI_awlen;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_write_fab_awlen()
{
  tUInt8 DEF_CAN_FIRE_master_write_fab_awlen;
  DEF_CAN_FIRE_master_write_fab_awlen = (tUInt8)1u;
  PORT_RDY_M00_AXI_awlen = DEF_CAN_FIRE_master_write_fab_awlen;
  return PORT_RDY_M00_AXI_awlen;
}

tUInt8 MOD_mkASICBuffer::METH_master_write_fab_awsize()
{
  tUInt8 DEF_master_write_wawsize_whas____d593;
  tUInt8 DEF_master_write_wawsize_wget____d594;
  DEF_master_write_wawsize_wget____d594 = INST_master_write_wawsize.METH_wget();
  DEF_master_write_wawsize_whas____d593 = INST_master_write_wawsize.METH_whas();
  PORT_M00_AXI_awsize = DEF_master_write_wawsize_whas____d593 ? DEF_master_write_wawsize_wget____d594 : (tUInt8)0u;
  return PORT_M00_AXI_awsize;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_write_fab_awsize()
{
  tUInt8 DEF_CAN_FIRE_master_write_fab_awsize;
  DEF_CAN_FIRE_master_write_fab_awsize = (tUInt8)1u;
  PORT_RDY_M00_AXI_awsize = DEF_CAN_FIRE_master_write_fab_awsize;
  return PORT_RDY_M00_AXI_awsize;
}

tUInt8 MOD_mkASICBuffer::METH_master_write_fab_awburst()
{
  tUInt8 DEF_master_write_wawburst_whas____d595;
  tUInt8 DEF_master_write_wawburst_wget____d596;
  DEF_master_write_wawburst_wget____d596 = INST_master_write_wawburst.METH_wget();
  DEF_master_write_wawburst_whas____d595 = INST_master_write_wawburst.METH_whas();
  PORT_M00_AXI_awburst = DEF_master_write_wawburst_whas____d595 ? DEF_master_write_wawburst_wget____d596 : (tUInt8)0u;
  return PORT_M00_AXI_awburst;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_write_fab_awburst()
{
  tUInt8 DEF_CAN_FIRE_master_write_fab_awburst;
  DEF_CAN_FIRE_master_write_fab_awburst = (tUInt8)1u;
  PORT_RDY_M00_AXI_awburst = DEF_CAN_FIRE_master_write_fab_awburst;
  return PORT_RDY_M00_AXI_awburst;
}

tUInt8 MOD_mkASICBuffer::METH_master_write_fab_awlock()
{
  tUInt8 DEF_master_write_wawlock_wget____d598;
  tUInt8 DEF_master_write_wawlock_whas____d597;
  DEF_master_write_wawlock_whas____d597 = INST_master_write_wawlock.METH_whas();
  DEF_master_write_wawlock_wget____d598 = INST_master_write_wawlock.METH_wget();
  PORT_M00_AXI_awlock = DEF_master_write_wawlock_whas____d597 && DEF_master_write_wawlock_wget____d598;
  return PORT_M00_AXI_awlock;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_write_fab_awlock()
{
  tUInt8 DEF_CAN_FIRE_master_write_fab_awlock;
  DEF_CAN_FIRE_master_write_fab_awlock = (tUInt8)1u;
  PORT_RDY_M00_AXI_awlock = DEF_CAN_FIRE_master_write_fab_awlock;
  return PORT_RDY_M00_AXI_awlock;
}

tUInt8 MOD_mkASICBuffer::METH_master_write_fab_awcache()
{
  tUInt8 DEF_IF_master_write_wawcache_wget__01_EQ_1_04_OR_m_ETC___d615;
  tUInt8 DEF_master_write_wawcache_wget____d601;
  tUInt8 DEF_NOT_master_write_wawcache_whas__99_00_OR_maste_ETC___d603;
  DEF_master_write_wawcache_wget____d601 = INST_master_write_wawcache.METH_wget();
  DEF_NOT_master_write_wawcache_whas__99_00_OR_maste_ETC___d603 = !INST_master_write_wawcache.METH_whas() || DEF_master_write_wawcache_wget____d601 == (tUInt8)0u;
  switch (DEF_master_write_wawcache_wget____d601) {
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
  case (tUInt8)6u:
  case (tUInt8)7u:
  case (tUInt8)14u:
    DEF_IF_master_write_wawcache_wget__01_EQ_1_04_OR_m_ETC___d615 = DEF_master_write_wawcache_wget____d601;
    break;
  default:
    DEF_IF_master_write_wawcache_wget__01_EQ_1_04_OR_m_ETC___d615 = (tUInt8)15u;
  }
  PORT_M00_AXI_awcache = DEF_NOT_master_write_wawcache_whas__99_00_OR_maste_ETC___d603 ? (tUInt8)0u : DEF_IF_master_write_wawcache_wget__01_EQ_1_04_OR_m_ETC___d615;
  return PORT_M00_AXI_awcache;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_write_fab_awcache()
{
  tUInt8 DEF_CAN_FIRE_master_write_fab_awcache;
  DEF_CAN_FIRE_master_write_fab_awcache = (tUInt8)1u;
  PORT_RDY_M00_AXI_awcache = DEF_CAN_FIRE_master_write_fab_awcache;
  return PORT_RDY_M00_AXI_awcache;
}

tUInt8 MOD_mkASICBuffer::METH_master_write_fab_awprot()
{
  tUInt8 DEF_master_write_wawprot_whas____d616;
  tUInt8 DEF_master_write_wawprot_wget____d617;
  DEF_master_write_wawprot_wget____d617 = INST_master_write_wawprot.METH_wget();
  DEF_master_write_wawprot_whas____d616 = INST_master_write_wawprot.METH_whas();
  PORT_M00_AXI_awprot = DEF_master_write_wawprot_whas____d616 ? DEF_master_write_wawprot_wget____d617 : (tUInt8)0u;
  return PORT_M00_AXI_awprot;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_write_fab_awprot()
{
  tUInt8 DEF_CAN_FIRE_master_write_fab_awprot;
  DEF_CAN_FIRE_master_write_fab_awprot = (tUInt8)1u;
  PORT_RDY_M00_AXI_awprot = DEF_CAN_FIRE_master_write_fab_awprot;
  return PORT_RDY_M00_AXI_awprot;
}

tUInt8 MOD_mkASICBuffer::METH_master_write_fab_awqos()
{
  tUInt8 DEF_master_write_wawqos_whas____d618;
  tUInt8 DEF_x_wget__h11160;
  DEF_x_wget__h11160 = INST_master_write_wawqos.METH_wget();
  DEF_master_write_wawqos_whas____d618 = INST_master_write_wawqos.METH_whas();
  PORT_M00_AXI_awqos = DEF_master_write_wawqos_whas____d618 ? DEF_x_wget__h11160 : (tUInt8)0u;
  return PORT_M00_AXI_awqos;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_write_fab_awqos()
{
  tUInt8 DEF_CAN_FIRE_master_write_fab_awqos;
  DEF_CAN_FIRE_master_write_fab_awqos = (tUInt8)1u;
  PORT_RDY_M00_AXI_awqos = DEF_CAN_FIRE_master_write_fab_awqos;
  return PORT_RDY_M00_AXI_awqos;
}

tUInt8 MOD_mkASICBuffer::METH_master_write_fab_awregion()
{
  tUInt8 DEF_master_write_wawregion_whas____d620;
  tUInt8 DEF_x_wget__h11231;
  DEF_x_wget__h11231 = INST_master_write_wawregion.METH_wget();
  DEF_master_write_wawregion_whas____d620 = INST_master_write_wawregion.METH_whas();
  PORT_M00_AXI_awregion = DEF_master_write_wawregion_whas____d620 ? DEF_x_wget__h11231 : (tUInt8)0u;
  return PORT_M00_AXI_awregion;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_write_fab_awregion()
{
  tUInt8 DEF_CAN_FIRE_master_write_fab_awregion;
  DEF_CAN_FIRE_master_write_fab_awregion = (tUInt8)1u;
  PORT_RDY_M00_AXI_awregion = DEF_CAN_FIRE_master_write_fab_awregion;
  return PORT_RDY_M00_AXI_awregion;
}

tUInt8 MOD_mkASICBuffer::METH_master_write_fab_awuser()
{
  PORT_M00_AXI_awuser = (tUInt8)0u;
  return PORT_M00_AXI_awuser;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_write_fab_awuser()
{
  tUInt8 DEF_CAN_FIRE_master_write_fab_awuser;
  DEF_CAN_FIRE_master_write_fab_awuser = (tUInt8)1u;
  PORT_RDY_M00_AXI_awuser = DEF_CAN_FIRE_master_write_fab_awuser;
  return PORT_RDY_M00_AXI_awuser;
}

void MOD_mkASICBuffer::METH_master_write_fab_pwready(tUInt8 ARG_M00_AXI_wready)
{
  if (PORT_RDY_M00_AXI_pwready)
    INST_master_write_wwready.METH_wset(ARG_M00_AXI_wready);
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_write_fab_pwready()
{
  tUInt8 DEF_CAN_FIRE_master_write_fab_pwready;
  DEF_CAN_FIRE_master_write_fab_pwready = (tUInt8)1u;
  PORT_RDY_M00_AXI_pwready = DEF_CAN_FIRE_master_write_fab_pwready;
  return PORT_RDY_M00_AXI_pwready;
}

tUInt8 MOD_mkASICBuffer::METH_master_write_fab_wvalid()
{
  DEF_master_write_isRst_isInReset__h6912 = INST_master_write_isRst_isInReset.METH_read();
  DEF_x__h9358 = INST_master_write_in_data_rRdPtr.METH_read();
  DEF_x__h9258 = INST_master_write_in_data_rWrPtr.METH_read();
  DEF_NOT_master_write_in_data_rRdPtr_read__62_EQ_ma_ETC___d440 = !(DEF_x__h9358 == DEF_x__h9258);
  DEF_NOT_master_write_isRst_isInReset_40___d408 = !DEF_master_write_isRst_isInReset__h6912;
  PORT_M00_AXI_wvalid = DEF_NOT_master_write_isRst_isInReset_40___d408 && DEF_NOT_master_write_in_data_rRdPtr_read__62_EQ_ma_ETC___d440;
  return PORT_M00_AXI_wvalid;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_write_fab_wvalid()
{
  tUInt8 DEF_CAN_FIRE_master_write_fab_wvalid;
  DEF_CAN_FIRE_master_write_fab_wvalid = (tUInt8)1u;
  PORT_RDY_M00_AXI_wvalid = DEF_CAN_FIRE_master_write_fab_wvalid;
  return PORT_RDY_M00_AXI_wvalid;
}

tUInt32 MOD_mkASICBuffer::METH_master_write_fab_wdata()
{
  tUInt8 DEF_master_write_wwdata_whas____d623;
  tUInt32 DEF_x_wget__h11870;
  DEF_x_wget__h11870 = INST_master_write_wwdata.METH_wget();
  DEF_master_write_wwdata_whas____d623 = INST_master_write_wwdata.METH_whas();
  PORT_M00_AXI_wdata = DEF_master_write_wwdata_whas____d623 ? DEF_x_wget__h11870 : 0u;
  return PORT_M00_AXI_wdata;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_write_fab_wdata()
{
  tUInt8 DEF_CAN_FIRE_master_write_fab_wdata;
  DEF_CAN_FIRE_master_write_fab_wdata = (tUInt8)1u;
  PORT_RDY_M00_AXI_wdata = DEF_CAN_FIRE_master_write_fab_wdata;
  return PORT_RDY_M00_AXI_wdata;
}

tUInt8 MOD_mkASICBuffer::METH_master_write_fab_wstrb()
{
  tUInt8 DEF_master_write_wwstrb_whas____d625;
  tUInt8 DEF_x_wget__h11941;
  DEF_x_wget__h11941 = INST_master_write_wwstrb.METH_wget();
  DEF_master_write_wwstrb_whas____d625 = INST_master_write_wwstrb.METH_whas();
  PORT_M00_AXI_wstrb = DEF_master_write_wwstrb_whas____d625 ? DEF_x_wget__h11941 : (tUInt8)0u;
  return PORT_M00_AXI_wstrb;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_write_fab_wstrb()
{
  tUInt8 DEF_CAN_FIRE_master_write_fab_wstrb;
  DEF_CAN_FIRE_master_write_fab_wstrb = (tUInt8)1u;
  PORT_RDY_M00_AXI_wstrb = DEF_CAN_FIRE_master_write_fab_wstrb;
  return PORT_RDY_M00_AXI_wstrb;
}

tUInt8 MOD_mkASICBuffer::METH_master_write_fab_wlast()
{
  tUInt8 DEF_master_write_wwlast_wget____d628;
  tUInt8 DEF_master_write_wwlast_whas____d627;
  DEF_master_write_wwlast_whas____d627 = INST_master_write_wwlast.METH_whas();
  DEF_master_write_wwlast_wget____d628 = INST_master_write_wwlast.METH_wget();
  PORT_M00_AXI_wlast = DEF_master_write_wwlast_whas____d627 && DEF_master_write_wwlast_wget____d628;
  return PORT_M00_AXI_wlast;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_write_fab_wlast()
{
  tUInt8 DEF_CAN_FIRE_master_write_fab_wlast;
  DEF_CAN_FIRE_master_write_fab_wlast = (tUInt8)1u;
  PORT_RDY_M00_AXI_wlast = DEF_CAN_FIRE_master_write_fab_wlast;
  return PORT_RDY_M00_AXI_wlast;
}

tUInt8 MOD_mkASICBuffer::METH_master_write_fab_wuser()
{
  PORT_M00_AXI_wuser = (tUInt8)0u;
  return PORT_M00_AXI_wuser;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_write_fab_wuser()
{
  tUInt8 DEF_CAN_FIRE_master_write_fab_wuser;
  DEF_CAN_FIRE_master_write_fab_wuser = (tUInt8)1u;
  PORT_RDY_M00_AXI_wuser = DEF_CAN_FIRE_master_write_fab_wuser;
  return PORT_RDY_M00_AXI_wuser;
}

void MOD_mkASICBuffer::METH_master_write_fab_pbvalid(tUInt8 ARG_M00_AXI_bvalid)
{
  if (PORT_RDY_M00_AXI_pbvalid)
    INST_master_write_wpbvalid.METH_wset(ARG_M00_AXI_bvalid);
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_write_fab_pbvalid()
{
  tUInt8 DEF_CAN_FIRE_master_write_fab_pbvalid;
  DEF_CAN_FIRE_master_write_fab_pbvalid = (tUInt8)1u;
  PORT_RDY_M00_AXI_pbvalid = DEF_CAN_FIRE_master_write_fab_pbvalid;
  return PORT_RDY_M00_AXI_pbvalid;
}

tUInt8 MOD_mkASICBuffer::METH_master_write_fab_bready()
{
  DEF_master_write_isRst_isInReset__h6912 = INST_master_write_isRst_isInReset.METH_read();
  DEF_x__h10348 = INST_master_write_out_rRdPtr.METH_read();
  DEF_x__h10250 = INST_master_write_out_rWrPtr.METH_read();
  DEF_NOT_master_write_out_rRdPtr_read__92_PLUS_16_5_ETC___d452 = !(((tUInt8)63u & (DEF_x__h10348 + (tUInt8)16u)) == DEF_x__h10250);
  DEF_NOT_master_write_isRst_isInReset_40___d408 = !DEF_master_write_isRst_isInReset__h6912;
  PORT_M00_AXI_bready = DEF_NOT_master_write_isRst_isInReset_40___d408 && DEF_NOT_master_write_out_rRdPtr_read__92_PLUS_16_5_ETC___d452;
  return PORT_M00_AXI_bready;
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_write_fab_bready()
{
  tUInt8 DEF_CAN_FIRE_master_write_fab_bready;
  DEF_CAN_FIRE_master_write_fab_bready = (tUInt8)1u;
  PORT_RDY_M00_AXI_bready = DEF_CAN_FIRE_master_write_fab_bready;
  return PORT_RDY_M00_AXI_bready;
}

void MOD_mkASICBuffer::METH_master_write_fab_bin(tUInt8 ARG_M00_AXI_bresp,
						 tUInt32 ARG_M00_AXI_bid,
						 tUInt8 ARG_M00_AXI_buser)
{
  tUInt32 DEF_M00_AXI_bid_CONCAT_M00_AXI_bresp___d630;
  if (PORT_RDY_M00_AXI_bin)
  {
    DEF_M00_AXI_bid_CONCAT_M00_AXI_bresp___d630 = 262143u & ((ARG_M00_AXI_bid << 2u) | (tUInt32)(ARG_M00_AXI_bresp));
    INST_master_write_rinpkg.METH_wset(DEF_M00_AXI_bid_CONCAT_M00_AXI_bresp___d630);
  }
}

tUInt8 MOD_mkASICBuffer::METH_RDY_master_write_fab_bin()
{
  tUInt8 DEF_CAN_FIRE_master_write_fab_bin;
  DEF_CAN_FIRE_master_write_fab_bin = (tUInt8)1u;
  PORT_RDY_M00_AXI_bin = DEF_CAN_FIRE_master_write_fab_bin;
  return PORT_RDY_M00_AXI_bin;
}


/* Reset routines */

void MOD_mkASICBuffer::reset_aresetn(tUInt8 ARG_rst_in)
{
  PORT_aresetn = ARG_rst_in;
  INST_wnext.reset_RST(ARG_rst_in);
  INST_slave_write_out.reset_RST(ARG_rst_in);
  INST_slave_write_isRst_isInReset.reset_RST(ARG_rst_in);
  INST_slave_write_in.reset_RST(ARG_rst_in);
  INST_slave_write_dataIn_rv.reset_RST(ARG_rst_in);
  INST_slave_write_addrIn_rv.reset_RST(ARG_rst_in);
  INST_slave_read_out.reset_RST(ARG_rst_in);
  INST_slave_read_isRst_isInReset.reset_RST(ARG_rst_in);
  INST_slave_read_in.reset_RST(ARG_rst_in);
  INST_pci_start.reset_RST(ARG_rst_in);
  INST_master_write_out_rWrPtr.reset_RST(ARG_rst_in);
  INST_master_write_out_rRdPtr.reset_RST(ARG_rst_in);
  INST_master_write_out_rCache.reset_RST(ARG_rst_in);
  INST_master_write_isRst_isInReset.reset_RST(ARG_rst_in);
  INST_master_write_in_data_rWrPtr.reset_RST(ARG_rst_in);
  INST_master_write_in_data_rRdPtr.reset_RST(ARG_rst_in);
  INST_master_write_in_data_rCache.reset_RST(ARG_rst_in);
  INST_master_write_in_addr_rWrPtr.reset_RST(ARG_rst_in);
  INST_master_write_in_addr_rRdPtr.reset_RST(ARG_rst_in);
  INST_master_write_in_addr_rCache.reset_RST(ARG_rst_in);
  INST_master_read_out_1_rWrPtr.reset_RST(ARG_rst_in);
  INST_master_read_out_1_rRdPtr.reset_RST(ARG_rst_in);
  INST_master_read_out_1_rCache.reset_RST(ARG_rst_in);
  INST_master_read_out.reset_RST(ARG_rst_in);
  INST_master_read_isRst_isInReset.reset_RST(ARG_rst_in);
  INST_master_read_in_rWrPtr.reset_RST(ARG_rst_in);
  INST_master_read_in_rRdPtr.reset_RST(ARG_rst_in);
  INST_master_read_in_rCache.reset_RST(ARG_rst_in);
  INST_ip_time_setup.reset_RST(ARG_rst_in);
  INST_ip_test_register.reset_RST(ARG_rst_in);
  INST_ip_data_get_start.reset_RST(ARG_rst_in);
  INST_ip_data_counter.reset_RST(ARG_rst_in);
  INST_ip_data_buffer.reset_RST(ARG_rst_in);
  INST_ip_data_amount.reset_RST(ARG_rst_in);
  INST_ip_data.reset_RST(ARG_rst_in);
  INST_ip_current_write_address.reset_RST(ARG_rst_in);
  INST_ddr_size.reset_RST(ARG_rst_in);
  INST_axi_burst_length.reset_RST(ARG_rst_in);
  INST_axi_beat_count.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkASICBuffer::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkASICBuffer::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_axi_beat_count.dump_state(indent + 2u);
  INST_axi_burst_length.dump_state(indent + 2u);
  INST_ddr_size.dump_state(indent + 2u);
  INST_ip_current_write_address.dump_state(indent + 2u);
  INST_ip_data.dump_state(indent + 2u);
  INST_ip_data_amount.dump_state(indent + 2u);
  INST_ip_data_buffer.dump_state(indent + 2u);
  INST_ip_data_counter.dump_state(indent + 2u);
  INST_ip_data_get_start.dump_state(indent + 2u);
  INST_ip_test_register.dump_state(indent + 2u);
  INST_ip_time_setup.dump_state(indent + 2u);
  INST_master_read_arreadyIn.dump_state(indent + 2u);
  INST_master_read_in_memory.dump_state(indent + 2u);
  INST_master_read_in_pwClear.dump_state(indent + 2u);
  INST_master_read_in_pwDequeue.dump_state(indent + 2u);
  INST_master_read_in_pwEnqueue.dump_state(indent + 2u);
  INST_master_read_in_rCache.dump_state(indent + 2u);
  INST_master_read_in_rRdPtr.dump_state(indent + 2u);
  INST_master_read_in_rWrPtr.dump_state(indent + 2u);
  INST_master_read_in_wDataIn.dump_state(indent + 2u);
  INST_master_read_in_wDataOut.dump_state(indent + 2u);
  INST_master_read_isRst_isInReset.dump_state(indent + 2u);
  INST_master_read_out.dump_state(indent + 2u);
  INST_master_read_out_1_memory.dump_state(indent + 2u);
  INST_master_read_out_1_pwClear.dump_state(indent + 2u);
  INST_master_read_out_1_pwDequeue.dump_state(indent + 2u);
  INST_master_read_out_1_pwEnqueue.dump_state(indent + 2u);
  INST_master_read_out_1_rCache.dump_state(indent + 2u);
  INST_master_read_out_1_rRdPtr.dump_state(indent + 2u);
  INST_master_read_out_1_rWrPtr.dump_state(indent + 2u);
  INST_master_read_out_1_wDataIn.dump_state(indent + 2u);
  INST_master_read_out_1_wDataOut.dump_state(indent + 2u);
  INST_master_read_rinpkg.dump_state(indent + 2u);
  INST_master_read_rvalidIn.dump_state(indent + 2u);
  INST_master_read_waraddr.dump_state(indent + 2u);
  INST_master_read_warburst.dump_state(indent + 2u);
  INST_master_read_warcache.dump_state(indent + 2u);
  INST_master_read_warid.dump_state(indent + 2u);
  INST_master_read_warlen.dump_state(indent + 2u);
  INST_master_read_warlock.dump_state(indent + 2u);
  INST_master_read_warprot.dump_state(indent + 2u);
  INST_master_read_warqos.dump_state(indent + 2u);
  INST_master_read_warregion.dump_state(indent + 2u);
  INST_master_read_warsize.dump_state(indent + 2u);
  INST_master_read_waruser.dump_state(indent + 2u);
  INST_master_write_in_addr_memory.dump_state(indent + 2u);
  INST_master_write_in_addr_pwClear.dump_state(indent + 2u);
  INST_master_write_in_addr_pwDequeue.dump_state(indent + 2u);
  INST_master_write_in_addr_pwEnqueue.dump_state(indent + 2u);
  INST_master_write_in_addr_rCache.dump_state(indent + 2u);
  INST_master_write_in_addr_rRdPtr.dump_state(indent + 2u);
  INST_master_write_in_addr_rWrPtr.dump_state(indent + 2u);
  INST_master_write_in_addr_wDataIn.dump_state(indent + 2u);
  INST_master_write_in_addr_wDataOut.dump_state(indent + 2u);
  INST_master_write_in_data_memory.dump_state(indent + 2u);
  INST_master_write_in_data_pwClear.dump_state(indent + 2u);
  INST_master_write_in_data_pwDequeue.dump_state(indent + 2u);
  INST_master_write_in_data_pwEnqueue.dump_state(indent + 2u);
  INST_master_write_in_data_rCache.dump_state(indent + 2u);
  INST_master_write_in_data_rRdPtr.dump_state(indent + 2u);
  INST_master_write_in_data_rWrPtr.dump_state(indent + 2u);
  INST_master_write_in_data_wDataIn.dump_state(indent + 2u);
  INST_master_write_in_data_wDataOut.dump_state(indent + 2u);
  INST_master_write_isRst_isInReset.dump_state(indent + 2u);
  INST_master_write_out_memory.dump_state(indent + 2u);
  INST_master_write_out_pwClear.dump_state(indent + 2u);
  INST_master_write_out_pwDequeue.dump_state(indent + 2u);
  INST_master_write_out_pwEnqueue.dump_state(indent + 2u);
  INST_master_write_out_rCache.dump_state(indent + 2u);
  INST_master_write_out_rRdPtr.dump_state(indent + 2u);
  INST_master_write_out_rWrPtr.dump_state(indent + 2u);
  INST_master_write_out_wDataIn.dump_state(indent + 2u);
  INST_master_write_out_wDataOut.dump_state(indent + 2u);
  INST_master_write_rinpkg.dump_state(indent + 2u);
  INST_master_write_wawaddr.dump_state(indent + 2u);
  INST_master_write_wawburst.dump_state(indent + 2u);
  INST_master_write_wawcache.dump_state(indent + 2u);
  INST_master_write_wawid.dump_state(indent + 2u);
  INST_master_write_wawlen.dump_state(indent + 2u);
  INST_master_write_wawlock.dump_state(indent + 2u);
  INST_master_write_wawprot.dump_state(indent + 2u);
  INST_master_write_wawqos.dump_state(indent + 2u);
  INST_master_write_wawready.dump_state(indent + 2u);
  INST_master_write_wawregion.dump_state(indent + 2u);
  INST_master_write_wawsize.dump_state(indent + 2u);
  INST_master_write_wawuser.dump_state(indent + 2u);
  INST_master_write_wpbvalid.dump_state(indent + 2u);
  INST_master_write_wwdata.dump_state(indent + 2u);
  INST_master_write_wwlast.dump_state(indent + 2u);
  INST_master_write_wwready.dump_state(indent + 2u);
  INST_master_write_wwstrb.dump_state(indent + 2u);
  INST_master_write_wwuser.dump_state(indent + 2u);
  INST_pci_start.dump_state(indent + 2u);
  INST_slave_read_araddrIn.dump_state(indent + 2u);
  INST_slave_read_arprotIn.dump_state(indent + 2u);
  INST_slave_read_arvalidIn.dump_state(indent + 2u);
  INST_slave_read_in.dump_state(indent + 2u);
  INST_slave_read_isRst_isInReset.dump_state(indent + 2u);
  INST_slave_read_out.dump_state(indent + 2u);
  INST_slave_read_rdataOut.dump_state(indent + 2u);
  INST_slave_read_rreadyIn.dump_state(indent + 2u);
  INST_slave_read_rrespOut.dump_state(indent + 2u);
  INST_slave_write_addrIn_rv.dump_state(indent + 2u);
  INST_slave_write_awaddrIn.dump_state(indent + 2u);
  INST_slave_write_awprotIn.dump_state(indent + 2u);
  INST_slave_write_awvalidIn.dump_state(indent + 2u);
  INST_slave_write_breadyIn.dump_state(indent + 2u);
  INST_slave_write_brespOut.dump_state(indent + 2u);
  INST_slave_write_dataIn_rv.dump_state(indent + 2u);
  INST_slave_write_in.dump_state(indent + 2u);
  INST_slave_write_isRst_isInReset.dump_state(indent + 2u);
  INST_slave_write_out.dump_state(indent + 2u);
  INST_slave_write_wdataIn.dump_state(indent + 2u);
  INST_slave_write_wstrbIn.dump_state(indent + 2u);
  INST_slave_write_wvalidIn.dump_state(indent + 2u);
  INST_wnext.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkASICBuffer::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 284u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "aclk", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_master_read_in_pwEnqueue_whas__3_THEN_IF_ma_ETC___d107", 109u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_master_read_in_rCache_18_BIT_115_19_AND_mas_ETC___d160", 109u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_master_read_in_wDataIn_whas__0_THEN_master__ETC___d106", 109u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_master_write_in_addr_pwEnqueue_whas__42_THE_ETC___d286", 109u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_master_write_in_addr_rCache_97_BIT_115_98_A_ETC___d339", 109u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_master_write_in_addr_wDataIn_whas__49_THEN__ETC___d285", 109u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_master_read_in_pwClear_whas__2___d68", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_master_read_in_rRdPtr_read__12_EQ_master_r_ETC___d201", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_master_read_isRst_isInReset_1___d202", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_master_read_out_1_pwClear_whas__61___d167", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_master_read_out_1_rRdPtr_read__86_PLUS_16__ETC___d235", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_master_write_in_addr_pwClear_whas__41___d247", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_master_write_in_addr_rRdPtr_read__91_EQ_ma_ETC___d407", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_master_write_in_data_pwClear_whas__40___d346", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_master_write_in_data_rRdPtr_read__62_EQ_ma_ETC___d440", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_master_write_isRst_isInReset_40___d408", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_master_write_out_pwClear_whas__76___d382", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_master_write_out_rRdPtr_read__92_PLUS_16_5_ETC___d452", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_slave_read_isRst_isInReset___d3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_slave_write_addrIn_rv_port0__read__5_BIT_9_6___d37", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_slave_write_dataIn_rv_port0__read__5_BIT_36_6___d47", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_slave_write_isRst_isInReset_1___d38", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_ip_current_write_address_18_CONCAT_ax_ETC___d522", 109u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_master_read_in_rWrPtr_read__5_CONCAT__ETC___d109", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_master_write_in_addr_rWrPtr_read__44__ETC___d288", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h12737", 32u);
  vcd_write_def(sim_hdl, num++, "aresetn", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_read_in_memory_b_read__41_BITS_108_TO_15___d142", 94u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_read_in_memory_b_read__41_BITS_108_TO_1_ETC___d159", 109u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_read_in_memory_b_read____d141", 109u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_read_in_pwClear_whas____d62", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_read_in_rCache_18_BITS_108_TO_15_23_CON_ETC___d140", 109u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_read_in_rCache_18_BITS_108_TO_15___d123", 94u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_read_in_rCache___d118", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_read_in_wDataIn_wget____d71", 109u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_read_in_wDataOut_wget____d208", 109u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_read_isRst_isInReset__h2634", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_read_out_1_pwClear_whas____d161", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_write_in_addr_memory_b_read__20_BITS_10_ETC___d321", 94u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_write_in_addr_memory_b_read__20_BITS_10_ETC___d338", 109u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_write_in_addr_memory_b_read____d320", 109u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_write_in_addr_pwClear_whas____d241", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_write_in_addr_rCache_97_BITS_108_TO_15__ETC___d319", 109u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_write_in_addr_rCache_97_BITS_108_TO_15___d302", 94u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_write_in_addr_rCache___d297", 116u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_write_in_addr_wDataIn_wget____d250", 109u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_write_in_addr_wDataOut_wget____d414", 109u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_write_in_data_pwClear_whas____d340", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_write_isRst_isInReset__h6912", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_write_out_pwClear_whas____d376", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_read_in_notFull____d6", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_read_isRst_isInReset__h89", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_read_out_notEmpty____d15", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_write_addrIn_rv_port1__read____d22", 10u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_write_dataIn_rv_port1__read____d24", 37u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_write_isRst_isInReset__h878", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "slave_write_out_notEmpty____d57", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "value__h13832", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10250", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10348", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h13060", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h13670", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h3628", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h3790", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h5082", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h5194", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h7906", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h8068", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9258", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9358", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_data__h12994", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h13528", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_araddr", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_arburst", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_arcache", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_arid", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_arlen", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_arlock", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_arprot", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_arqos", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_arregion", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_arsize", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_aruser", 0u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_arvalid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_awaddr", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_awburst", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_awcache", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_awid", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_awlen", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_awlock", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_awprot", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_awqos", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_awregion", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_awsize", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_awuser", 0u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_awvalid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_bready", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_rready", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_wdata", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_wlast", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_wstrb", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_wuser", 0u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "M00_AXI_wvalid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_araddr", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_arburst", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_arcache", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_arid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_arlen", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_arlock", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_arprot", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_arqos", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_arregion", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_arsize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_aruser", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_arvalid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_awaddr", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_awburst", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_awcache", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_awid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_awlen", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_awlock", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_awprot", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_awqos", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_awregion", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_awsize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_awuser", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_awvalid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_bin", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_bready", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_parready", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_pawready", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_pbvalid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_prchannel", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_prvalid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_pwready", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_rready", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_wdata", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_wlast", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_wstrb", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_wuser", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_M00_AXI_wvalid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_S00_AXI_arready", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_S00_AXI_awready", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_S00_AXI_bresp", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_S00_AXI_bvalid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_S00_AXI_paraddr", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_S00_AXI_parprot", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_S00_AXI_parvalid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_S00_AXI_pawaddr", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_S00_AXI_pawprot", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_S00_AXI_pawvalid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_S00_AXI_pbready", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_S00_AXI_prready", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_S00_AXI_pwdata", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_S00_AXI_pwstrb", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_S00_AXI_pwvalid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_S00_AXI_rdata", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_S00_AXI_rresp", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_S00_AXI_rvalid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_S00_AXI_wready", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "S00_AXI_arready", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "S00_AXI_awready", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "S00_AXI_bresp", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "S00_AXI_bvalid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "S00_AXI_rdata", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "S00_AXI_rresp", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "S00_AXI_rvalid", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "S00_AXI_wready", 1u);
  num = INST_axi_beat_count.dump_VCD_defs(num);
  num = INST_axi_burst_length.dump_VCD_defs(num);
  num = INST_ddr_size.dump_VCD_defs(num);
  num = INST_ip_current_write_address.dump_VCD_defs(num);
  num = INST_ip_data.dump_VCD_defs(num);
  num = INST_ip_data_amount.dump_VCD_defs(num);
  num = INST_ip_data_buffer.dump_VCD_defs(num);
  num = INST_ip_data_counter.dump_VCD_defs(num);
  num = INST_ip_data_get_start.dump_VCD_defs(num);
  num = INST_ip_test_register.dump_VCD_defs(num);
  num = INST_ip_time_setup.dump_VCD_defs(num);
  num = INST_master_read_arreadyIn.dump_VCD_defs(num);
  num = INST_master_read_in_memory.dump_VCD_defs(num);
  num = INST_master_read_in_pwClear.dump_VCD_defs(num);
  num = INST_master_read_in_pwDequeue.dump_VCD_defs(num);
  num = INST_master_read_in_pwEnqueue.dump_VCD_defs(num);
  num = INST_master_read_in_rCache.dump_VCD_defs(num);
  num = INST_master_read_in_rRdPtr.dump_VCD_defs(num);
  num = INST_master_read_in_rWrPtr.dump_VCD_defs(num);
  num = INST_master_read_in_wDataIn.dump_VCD_defs(num);
  num = INST_master_read_in_wDataOut.dump_VCD_defs(num);
  num = INST_master_read_isRst_isInReset.dump_VCD_defs(num);
  num = INST_master_read_out.dump_VCD_defs(num);
  num = INST_master_read_out_1_memory.dump_VCD_defs(num);
  num = INST_master_read_out_1_pwClear.dump_VCD_defs(num);
  num = INST_master_read_out_1_pwDequeue.dump_VCD_defs(num);
  num = INST_master_read_out_1_pwEnqueue.dump_VCD_defs(num);
  num = INST_master_read_out_1_rCache.dump_VCD_defs(num);
  num = INST_master_read_out_1_rRdPtr.dump_VCD_defs(num);
  num = INST_master_read_out_1_rWrPtr.dump_VCD_defs(num);
  num = INST_master_read_out_1_wDataIn.dump_VCD_defs(num);
  num = INST_master_read_out_1_wDataOut.dump_VCD_defs(num);
  num = INST_master_read_rinpkg.dump_VCD_defs(num);
  num = INST_master_read_rvalidIn.dump_VCD_defs(num);
  num = INST_master_read_waraddr.dump_VCD_defs(num);
  num = INST_master_read_warburst.dump_VCD_defs(num);
  num = INST_master_read_warcache.dump_VCD_defs(num);
  num = INST_master_read_warid.dump_VCD_defs(num);
  num = INST_master_read_warlen.dump_VCD_defs(num);
  num = INST_master_read_warlock.dump_VCD_defs(num);
  num = INST_master_read_warprot.dump_VCD_defs(num);
  num = INST_master_read_warqos.dump_VCD_defs(num);
  num = INST_master_read_warregion.dump_VCD_defs(num);
  num = INST_master_read_warsize.dump_VCD_defs(num);
  num = INST_master_read_waruser.dump_VCD_defs(num);
  num = INST_master_write_in_addr_memory.dump_VCD_defs(num);
  num = INST_master_write_in_addr_pwClear.dump_VCD_defs(num);
  num = INST_master_write_in_addr_pwDequeue.dump_VCD_defs(num);
  num = INST_master_write_in_addr_pwEnqueue.dump_VCD_defs(num);
  num = INST_master_write_in_addr_rCache.dump_VCD_defs(num);
  num = INST_master_write_in_addr_rRdPtr.dump_VCD_defs(num);
  num = INST_master_write_in_addr_rWrPtr.dump_VCD_defs(num);
  num = INST_master_write_in_addr_wDataIn.dump_VCD_defs(num);
  num = INST_master_write_in_addr_wDataOut.dump_VCD_defs(num);
  num = INST_master_write_in_data_memory.dump_VCD_defs(num);
  num = INST_master_write_in_data_pwClear.dump_VCD_defs(num);
  num = INST_master_write_in_data_pwDequeue.dump_VCD_defs(num);
  num = INST_master_write_in_data_pwEnqueue.dump_VCD_defs(num);
  num = INST_master_write_in_data_rCache.dump_VCD_defs(num);
  num = INST_master_write_in_data_rRdPtr.dump_VCD_defs(num);
  num = INST_master_write_in_data_rWrPtr.dump_VCD_defs(num);
  num = INST_master_write_in_data_wDataIn.dump_VCD_defs(num);
  num = INST_master_write_in_data_wDataOut.dump_VCD_defs(num);
  num = INST_master_write_isRst_isInReset.dump_VCD_defs(num);
  num = INST_master_write_out_memory.dump_VCD_defs(num);
  num = INST_master_write_out_pwClear.dump_VCD_defs(num);
  num = INST_master_write_out_pwDequeue.dump_VCD_defs(num);
  num = INST_master_write_out_pwEnqueue.dump_VCD_defs(num);
  num = INST_master_write_out_rCache.dump_VCD_defs(num);
  num = INST_master_write_out_rRdPtr.dump_VCD_defs(num);
  num = INST_master_write_out_rWrPtr.dump_VCD_defs(num);
  num = INST_master_write_out_wDataIn.dump_VCD_defs(num);
  num = INST_master_write_out_wDataOut.dump_VCD_defs(num);
  num = INST_master_write_rinpkg.dump_VCD_defs(num);
  num = INST_master_write_wawaddr.dump_VCD_defs(num);
  num = INST_master_write_wawburst.dump_VCD_defs(num);
  num = INST_master_write_wawcache.dump_VCD_defs(num);
  num = INST_master_write_wawid.dump_VCD_defs(num);
  num = INST_master_write_wawlen.dump_VCD_defs(num);
  num = INST_master_write_wawlock.dump_VCD_defs(num);
  num = INST_master_write_wawprot.dump_VCD_defs(num);
  num = INST_master_write_wawqos.dump_VCD_defs(num);
  num = INST_master_write_wawready.dump_VCD_defs(num);
  num = INST_master_write_wawregion.dump_VCD_defs(num);
  num = INST_master_write_wawsize.dump_VCD_defs(num);
  num = INST_master_write_wawuser.dump_VCD_defs(num);
  num = INST_master_write_wpbvalid.dump_VCD_defs(num);
  num = INST_master_write_wwdata.dump_VCD_defs(num);
  num = INST_master_write_wwlast.dump_VCD_defs(num);
  num = INST_master_write_wwready.dump_VCD_defs(num);
  num = INST_master_write_wwstrb.dump_VCD_defs(num);
  num = INST_master_write_wwuser.dump_VCD_defs(num);
  num = INST_pci_start.dump_VCD_defs(num);
  num = INST_slave_read_araddrIn.dump_VCD_defs(num);
  num = INST_slave_read_arprotIn.dump_VCD_defs(num);
  num = INST_slave_read_arvalidIn.dump_VCD_defs(num);
  num = INST_slave_read_in.dump_VCD_defs(num);
  num = INST_slave_read_isRst_isInReset.dump_VCD_defs(num);
  num = INST_slave_read_out.dump_VCD_defs(num);
  num = INST_slave_read_rdataOut.dump_VCD_defs(num);
  num = INST_slave_read_rreadyIn.dump_VCD_defs(num);
  num = INST_slave_read_rrespOut.dump_VCD_defs(num);
  num = INST_slave_write_addrIn_rv.dump_VCD_defs(num);
  num = INST_slave_write_awaddrIn.dump_VCD_defs(num);
  num = INST_slave_write_awprotIn.dump_VCD_defs(num);
  num = INST_slave_write_awvalidIn.dump_VCD_defs(num);
  num = INST_slave_write_breadyIn.dump_VCD_defs(num);
  num = INST_slave_write_brespOut.dump_VCD_defs(num);
  num = INST_slave_write_dataIn_rv.dump_VCD_defs(num);
  num = INST_slave_write_in.dump_VCD_defs(num);
  num = INST_slave_write_isRst_isInReset.dump_VCD_defs(num);
  num = INST_slave_write_out.dump_VCD_defs(num);
  num = INST_slave_write_wdataIn.dump_VCD_defs(num);
  num = INST_slave_write_wstrbIn.dump_VCD_defs(num);
  num = INST_slave_write_wvalidIn.dump_VCD_defs(num);
  num = INST_wnext.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkASICBuffer::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkASICBuffer &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkASICBuffer::vcd_defs(tVCDDumpType dt, MOD_mkASICBuffer &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 109u);
    vcd_write_x(sim_hdl, num++, 109u);
    vcd_write_x(sim_hdl, num++, 109u);
    vcd_write_x(sim_hdl, num++, 109u);
    vcd_write_x(sim_hdl, num++, 109u);
    vcd_write_x(sim_hdl, num++, 109u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 109u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 94u);
    vcd_write_x(sim_hdl, num++, 109u);
    vcd_write_x(sim_hdl, num++, 109u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 109u);
    vcd_write_x(sim_hdl, num++, 94u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 109u);
    vcd_write_x(sim_hdl, num++, 109u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 94u);
    vcd_write_x(sim_hdl, num++, 109u);
    vcd_write_x(sim_hdl, num++, 109u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 109u);
    vcd_write_x(sim_hdl, num++, 94u);
    vcd_write_x(sim_hdl, num++, 116u);
    vcd_write_x(sim_hdl, num++, 109u);
    vcd_write_x(sim_hdl, num++, 109u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 10u);
    vcd_write_x(sim_hdl, num++, 37u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 0u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 0u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 0u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_master_read_in_pwEnqueue_whas__3_THEN_IF_ma_ETC___d107) != DEF_IF_master_read_in_pwEnqueue_whas__3_THEN_IF_ma_ETC___d107)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_master_read_in_pwEnqueue_whas__3_THEN_IF_ma_ETC___d107, 109u);
	backing.DEF_IF_master_read_in_pwEnqueue_whas__3_THEN_IF_ma_ETC___d107 = DEF_IF_master_read_in_pwEnqueue_whas__3_THEN_IF_ma_ETC___d107;
      }
      ++num;
      if ((backing.DEF_IF_master_read_in_rCache_18_BIT_115_19_AND_mas_ETC___d160) != DEF_IF_master_read_in_rCache_18_BIT_115_19_AND_mas_ETC___d160)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_master_read_in_rCache_18_BIT_115_19_AND_mas_ETC___d160, 109u);
	backing.DEF_IF_master_read_in_rCache_18_BIT_115_19_AND_mas_ETC___d160 = DEF_IF_master_read_in_rCache_18_BIT_115_19_AND_mas_ETC___d160;
      }
      ++num;
      if ((backing.DEF_IF_master_read_in_wDataIn_whas__0_THEN_master__ETC___d106) != DEF_IF_master_read_in_wDataIn_whas__0_THEN_master__ETC___d106)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_master_read_in_wDataIn_whas__0_THEN_master__ETC___d106, 109u);
	backing.DEF_IF_master_read_in_wDataIn_whas__0_THEN_master__ETC___d106 = DEF_IF_master_read_in_wDataIn_whas__0_THEN_master__ETC___d106;
      }
      ++num;
      if ((backing.DEF_IF_master_write_in_addr_pwEnqueue_whas__42_THE_ETC___d286) != DEF_IF_master_write_in_addr_pwEnqueue_whas__42_THE_ETC___d286)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_master_write_in_addr_pwEnqueue_whas__42_THE_ETC___d286, 109u);
	backing.DEF_IF_master_write_in_addr_pwEnqueue_whas__42_THE_ETC___d286 = DEF_IF_master_write_in_addr_pwEnqueue_whas__42_THE_ETC___d286;
      }
      ++num;
      if ((backing.DEF_IF_master_write_in_addr_rCache_97_BIT_115_98_A_ETC___d339) != DEF_IF_master_write_in_addr_rCache_97_BIT_115_98_A_ETC___d339)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_master_write_in_addr_rCache_97_BIT_115_98_A_ETC___d339, 109u);
	backing.DEF_IF_master_write_in_addr_rCache_97_BIT_115_98_A_ETC___d339 = DEF_IF_master_write_in_addr_rCache_97_BIT_115_98_A_ETC___d339;
      }
      ++num;
      if ((backing.DEF_IF_master_write_in_addr_wDataIn_whas__49_THEN__ETC___d285) != DEF_IF_master_write_in_addr_wDataIn_whas__49_THEN__ETC___d285)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_master_write_in_addr_wDataIn_whas__49_THEN__ETC___d285, 109u);
	backing.DEF_IF_master_write_in_addr_wDataIn_whas__49_THEN__ETC___d285 = DEF_IF_master_write_in_addr_wDataIn_whas__49_THEN__ETC___d285;
      }
      ++num;
      if ((backing.DEF_NOT_master_read_in_pwClear_whas__2___d68) != DEF_NOT_master_read_in_pwClear_whas__2___d68)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_master_read_in_pwClear_whas__2___d68, 1u);
	backing.DEF_NOT_master_read_in_pwClear_whas__2___d68 = DEF_NOT_master_read_in_pwClear_whas__2___d68;
      }
      ++num;
      if ((backing.DEF_NOT_master_read_in_rRdPtr_read__12_EQ_master_r_ETC___d201) != DEF_NOT_master_read_in_rRdPtr_read__12_EQ_master_r_ETC___d201)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_master_read_in_rRdPtr_read__12_EQ_master_r_ETC___d201, 1u);
	backing.DEF_NOT_master_read_in_rRdPtr_read__12_EQ_master_r_ETC___d201 = DEF_NOT_master_read_in_rRdPtr_read__12_EQ_master_r_ETC___d201;
      }
      ++num;
      if ((backing.DEF_NOT_master_read_isRst_isInReset_1___d202) != DEF_NOT_master_read_isRst_isInReset_1___d202)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_master_read_isRst_isInReset_1___d202, 1u);
	backing.DEF_NOT_master_read_isRst_isInReset_1___d202 = DEF_NOT_master_read_isRst_isInReset_1___d202;
      }
      ++num;
      if ((backing.DEF_NOT_master_read_out_1_pwClear_whas__61___d167) != DEF_NOT_master_read_out_1_pwClear_whas__61___d167)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_master_read_out_1_pwClear_whas__61___d167, 1u);
	backing.DEF_NOT_master_read_out_1_pwClear_whas__61___d167 = DEF_NOT_master_read_out_1_pwClear_whas__61___d167;
      }
      ++num;
      if ((backing.DEF_NOT_master_read_out_1_rRdPtr_read__86_PLUS_16__ETC___d235) != DEF_NOT_master_read_out_1_rRdPtr_read__86_PLUS_16__ETC___d235)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_master_read_out_1_rRdPtr_read__86_PLUS_16__ETC___d235, 1u);
	backing.DEF_NOT_master_read_out_1_rRdPtr_read__86_PLUS_16__ETC___d235 = DEF_NOT_master_read_out_1_rRdPtr_read__86_PLUS_16__ETC___d235;
      }
      ++num;
      if ((backing.DEF_NOT_master_write_in_addr_pwClear_whas__41___d247) != DEF_NOT_master_write_in_addr_pwClear_whas__41___d247)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_master_write_in_addr_pwClear_whas__41___d247, 1u);
	backing.DEF_NOT_master_write_in_addr_pwClear_whas__41___d247 = DEF_NOT_master_write_in_addr_pwClear_whas__41___d247;
      }
      ++num;
      if ((backing.DEF_NOT_master_write_in_addr_rRdPtr_read__91_EQ_ma_ETC___d407) != DEF_NOT_master_write_in_addr_rRdPtr_read__91_EQ_ma_ETC___d407)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_master_write_in_addr_rRdPtr_read__91_EQ_ma_ETC___d407, 1u);
	backing.DEF_NOT_master_write_in_addr_rRdPtr_read__91_EQ_ma_ETC___d407 = DEF_NOT_master_write_in_addr_rRdPtr_read__91_EQ_ma_ETC___d407;
      }
      ++num;
      if ((backing.DEF_NOT_master_write_in_data_pwClear_whas__40___d346) != DEF_NOT_master_write_in_data_pwClear_whas__40___d346)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_master_write_in_data_pwClear_whas__40___d346, 1u);
	backing.DEF_NOT_master_write_in_data_pwClear_whas__40___d346 = DEF_NOT_master_write_in_data_pwClear_whas__40___d346;
      }
      ++num;
      if ((backing.DEF_NOT_master_write_in_data_rRdPtr_read__62_EQ_ma_ETC___d440) != DEF_NOT_master_write_in_data_rRdPtr_read__62_EQ_ma_ETC___d440)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_master_write_in_data_rRdPtr_read__62_EQ_ma_ETC___d440, 1u);
	backing.DEF_NOT_master_write_in_data_rRdPtr_read__62_EQ_ma_ETC___d440 = DEF_NOT_master_write_in_data_rRdPtr_read__62_EQ_ma_ETC___d440;
      }
      ++num;
      if ((backing.DEF_NOT_master_write_isRst_isInReset_40___d408) != DEF_NOT_master_write_isRst_isInReset_40___d408)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_master_write_isRst_isInReset_40___d408, 1u);
	backing.DEF_NOT_master_write_isRst_isInReset_40___d408 = DEF_NOT_master_write_isRst_isInReset_40___d408;
      }
      ++num;
      if ((backing.DEF_NOT_master_write_out_pwClear_whas__76___d382) != DEF_NOT_master_write_out_pwClear_whas__76___d382)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_master_write_out_pwClear_whas__76___d382, 1u);
	backing.DEF_NOT_master_write_out_pwClear_whas__76___d382 = DEF_NOT_master_write_out_pwClear_whas__76___d382;
      }
      ++num;
      if ((backing.DEF_NOT_master_write_out_rRdPtr_read__92_PLUS_16_5_ETC___d452) != DEF_NOT_master_write_out_rRdPtr_read__92_PLUS_16_5_ETC___d452)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_master_write_out_rRdPtr_read__92_PLUS_16_5_ETC___d452, 1u);
	backing.DEF_NOT_master_write_out_rRdPtr_read__92_PLUS_16_5_ETC___d452 = DEF_NOT_master_write_out_rRdPtr_read__92_PLUS_16_5_ETC___d452;
      }
      ++num;
      if ((backing.DEF_NOT_slave_read_isRst_isInReset___d3) != DEF_NOT_slave_read_isRst_isInReset___d3)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_slave_read_isRst_isInReset___d3, 1u);
	backing.DEF_NOT_slave_read_isRst_isInReset___d3 = DEF_NOT_slave_read_isRst_isInReset___d3;
      }
      ++num;
      if ((backing.DEF_NOT_slave_write_addrIn_rv_port0__read__5_BIT_9_6___d37) != DEF_NOT_slave_write_addrIn_rv_port0__read__5_BIT_9_6___d37)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_slave_write_addrIn_rv_port0__read__5_BIT_9_6___d37, 1u);
	backing.DEF_NOT_slave_write_addrIn_rv_port0__read__5_BIT_9_6___d37 = DEF_NOT_slave_write_addrIn_rv_port0__read__5_BIT_9_6___d37;
      }
      ++num;
      if ((backing.DEF_NOT_slave_write_dataIn_rv_port0__read__5_BIT_36_6___d47) != DEF_NOT_slave_write_dataIn_rv_port0__read__5_BIT_36_6___d47)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_slave_write_dataIn_rv_port0__read__5_BIT_36_6___d47, 1u);
	backing.DEF_NOT_slave_write_dataIn_rv_port0__read__5_BIT_36_6___d47 = DEF_NOT_slave_write_dataIn_rv_port0__read__5_BIT_36_6___d47;
      }
      ++num;
      if ((backing.DEF_NOT_slave_write_isRst_isInReset_1___d38) != DEF_NOT_slave_write_isRst_isInReset_1___d38)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_slave_write_isRst_isInReset_1___d38, 1u);
	backing.DEF_NOT_slave_write_isRst_isInReset_1___d38 = DEF_NOT_slave_write_isRst_isInReset_1___d38;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_ip_current_write_address_18_CONCAT_ax_ETC___d522) != DEF__0_CONCAT_ip_current_write_address_18_CONCAT_ax_ETC___d522)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_ip_current_write_address_18_CONCAT_ax_ETC___d522, 109u);
	backing.DEF__0_CONCAT_ip_current_write_address_18_CONCAT_ax_ETC___d522 = DEF__0_CONCAT_ip_current_write_address_18_CONCAT_ax_ETC___d522;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_master_read_in_rWrPtr_read__5_CONCAT__ETC___d109) != DEF__1_CONCAT_master_read_in_rWrPtr_read__5_CONCAT__ETC___d109)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_master_read_in_rWrPtr_read__5_CONCAT__ETC___d109, 116u);
	backing.DEF__1_CONCAT_master_read_in_rWrPtr_read__5_CONCAT__ETC___d109 = DEF__1_CONCAT_master_read_in_rWrPtr_read__5_CONCAT__ETC___d109;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_master_write_in_addr_rWrPtr_read__44__ETC___d288) != DEF__1_CONCAT_master_write_in_addr_rWrPtr_read__44__ETC___d288)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_master_write_in_addr_rWrPtr_read__44__ETC___d288, 116u);
	backing.DEF__1_CONCAT_master_write_in_addr_rWrPtr_read__44__ETC___d288 = DEF__1_CONCAT_master_write_in_addr_rWrPtr_read__44__ETC___d288;
      }
      ++num;
      if ((backing.DEF__read__h12737) != DEF__read__h12737)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h12737, 32u);
	backing.DEF__read__h12737 = DEF__read__h12737;
      }
      ++num;
      if ((backing.PORT_aresetn) != PORT_aresetn)
      {
	vcd_write_val(sim_hdl, num, PORT_aresetn, 1u);
	backing.PORT_aresetn = PORT_aresetn;
      }
      ++num;
      if ((backing.DEF_master_read_in_memory_b_read__41_BITS_108_TO_15___d142) != DEF_master_read_in_memory_b_read__41_BITS_108_TO_15___d142)
      {
	vcd_write_val(sim_hdl, num, DEF_master_read_in_memory_b_read__41_BITS_108_TO_15___d142, 94u);
	backing.DEF_master_read_in_memory_b_read__41_BITS_108_TO_15___d142 = DEF_master_read_in_memory_b_read__41_BITS_108_TO_15___d142;
      }
      ++num;
      if ((backing.DEF_master_read_in_memory_b_read__41_BITS_108_TO_1_ETC___d159) != DEF_master_read_in_memory_b_read__41_BITS_108_TO_1_ETC___d159)
      {
	vcd_write_val(sim_hdl, num, DEF_master_read_in_memory_b_read__41_BITS_108_TO_1_ETC___d159, 109u);
	backing.DEF_master_read_in_memory_b_read__41_BITS_108_TO_1_ETC___d159 = DEF_master_read_in_memory_b_read__41_BITS_108_TO_1_ETC___d159;
      }
      ++num;
      if ((backing.DEF_master_read_in_memory_b_read____d141) != DEF_master_read_in_memory_b_read____d141)
      {
	vcd_write_val(sim_hdl, num, DEF_master_read_in_memory_b_read____d141, 109u);
	backing.DEF_master_read_in_memory_b_read____d141 = DEF_master_read_in_memory_b_read____d141;
      }
      ++num;
      if ((backing.DEF_master_read_in_pwClear_whas____d62) != DEF_master_read_in_pwClear_whas____d62)
      {
	vcd_write_val(sim_hdl, num, DEF_master_read_in_pwClear_whas____d62, 1u);
	backing.DEF_master_read_in_pwClear_whas____d62 = DEF_master_read_in_pwClear_whas____d62;
      }
      ++num;
      if ((backing.DEF_master_read_in_rCache_18_BITS_108_TO_15_23_CON_ETC___d140) != DEF_master_read_in_rCache_18_BITS_108_TO_15_23_CON_ETC___d140)
      {
	vcd_write_val(sim_hdl, num, DEF_master_read_in_rCache_18_BITS_108_TO_15_23_CON_ETC___d140, 109u);
	backing.DEF_master_read_in_rCache_18_BITS_108_TO_15_23_CON_ETC___d140 = DEF_master_read_in_rCache_18_BITS_108_TO_15_23_CON_ETC___d140;
      }
      ++num;
      if ((backing.DEF_master_read_in_rCache_18_BITS_108_TO_15___d123) != DEF_master_read_in_rCache_18_BITS_108_TO_15___d123)
      {
	vcd_write_val(sim_hdl, num, DEF_master_read_in_rCache_18_BITS_108_TO_15___d123, 94u);
	backing.DEF_master_read_in_rCache_18_BITS_108_TO_15___d123 = DEF_master_read_in_rCache_18_BITS_108_TO_15___d123;
      }
      ++num;
      if ((backing.DEF_master_read_in_rCache___d118) != DEF_master_read_in_rCache___d118)
      {
	vcd_write_val(sim_hdl, num, DEF_master_read_in_rCache___d118, 116u);
	backing.DEF_master_read_in_rCache___d118 = DEF_master_read_in_rCache___d118;
      }
      ++num;
      if ((backing.DEF_master_read_in_wDataIn_wget____d71) != DEF_master_read_in_wDataIn_wget____d71)
      {
	vcd_write_val(sim_hdl, num, DEF_master_read_in_wDataIn_wget____d71, 109u);
	backing.DEF_master_read_in_wDataIn_wget____d71 = DEF_master_read_in_wDataIn_wget____d71;
      }
      ++num;
      if ((backing.DEF_master_read_in_wDataOut_wget____d208) != DEF_master_read_in_wDataOut_wget____d208)
      {
	vcd_write_val(sim_hdl, num, DEF_master_read_in_wDataOut_wget____d208, 109u);
	backing.DEF_master_read_in_wDataOut_wget____d208 = DEF_master_read_in_wDataOut_wget____d208;
      }
      ++num;
      if ((backing.DEF_master_read_isRst_isInReset__h2634) != DEF_master_read_isRst_isInReset__h2634)
      {
	vcd_write_val(sim_hdl, num, DEF_master_read_isRst_isInReset__h2634, 1u);
	backing.DEF_master_read_isRst_isInReset__h2634 = DEF_master_read_isRst_isInReset__h2634;
      }
      ++num;
      if ((backing.DEF_master_read_out_1_pwClear_whas____d161) != DEF_master_read_out_1_pwClear_whas____d161)
      {
	vcd_write_val(sim_hdl, num, DEF_master_read_out_1_pwClear_whas____d161, 1u);
	backing.DEF_master_read_out_1_pwClear_whas____d161 = DEF_master_read_out_1_pwClear_whas____d161;
      }
      ++num;
      if ((backing.DEF_master_write_in_addr_memory_b_read__20_BITS_10_ETC___d321) != DEF_master_write_in_addr_memory_b_read__20_BITS_10_ETC___d321)
      {
	vcd_write_val(sim_hdl, num, DEF_master_write_in_addr_memory_b_read__20_BITS_10_ETC___d321, 94u);
	backing.DEF_master_write_in_addr_memory_b_read__20_BITS_10_ETC___d321 = DEF_master_write_in_addr_memory_b_read__20_BITS_10_ETC___d321;
      }
      ++num;
      if ((backing.DEF_master_write_in_addr_memory_b_read__20_BITS_10_ETC___d338) != DEF_master_write_in_addr_memory_b_read__20_BITS_10_ETC___d338)
      {
	vcd_write_val(sim_hdl, num, DEF_master_write_in_addr_memory_b_read__20_BITS_10_ETC___d338, 109u);
	backing.DEF_master_write_in_addr_memory_b_read__20_BITS_10_ETC___d338 = DEF_master_write_in_addr_memory_b_read__20_BITS_10_ETC___d338;
      }
      ++num;
      if ((backing.DEF_master_write_in_addr_memory_b_read____d320) != DEF_master_write_in_addr_memory_b_read____d320)
      {
	vcd_write_val(sim_hdl, num, DEF_master_write_in_addr_memory_b_read____d320, 109u);
	backing.DEF_master_write_in_addr_memory_b_read____d320 = DEF_master_write_in_addr_memory_b_read____d320;
      }
      ++num;
      if ((backing.DEF_master_write_in_addr_pwClear_whas____d241) != DEF_master_write_in_addr_pwClear_whas____d241)
      {
	vcd_write_val(sim_hdl, num, DEF_master_write_in_addr_pwClear_whas____d241, 1u);
	backing.DEF_master_write_in_addr_pwClear_whas____d241 = DEF_master_write_in_addr_pwClear_whas____d241;
      }
      ++num;
      if ((backing.DEF_master_write_in_addr_rCache_97_BITS_108_TO_15__ETC___d319) != DEF_master_write_in_addr_rCache_97_BITS_108_TO_15__ETC___d319)
      {
	vcd_write_val(sim_hdl, num, DEF_master_write_in_addr_rCache_97_BITS_108_TO_15__ETC___d319, 109u);
	backing.DEF_master_write_in_addr_rCache_97_BITS_108_TO_15__ETC___d319 = DEF_master_write_in_addr_rCache_97_BITS_108_TO_15__ETC___d319;
      }
      ++num;
      if ((backing.DEF_master_write_in_addr_rCache_97_BITS_108_TO_15___d302) != DEF_master_write_in_addr_rCache_97_BITS_108_TO_15___d302)
      {
	vcd_write_val(sim_hdl, num, DEF_master_write_in_addr_rCache_97_BITS_108_TO_15___d302, 94u);
	backing.DEF_master_write_in_addr_rCache_97_BITS_108_TO_15___d302 = DEF_master_write_in_addr_rCache_97_BITS_108_TO_15___d302;
      }
      ++num;
      if ((backing.DEF_master_write_in_addr_rCache___d297) != DEF_master_write_in_addr_rCache___d297)
      {
	vcd_write_val(sim_hdl, num, DEF_master_write_in_addr_rCache___d297, 116u);
	backing.DEF_master_write_in_addr_rCache___d297 = DEF_master_write_in_addr_rCache___d297;
      }
      ++num;
      if ((backing.DEF_master_write_in_addr_wDataIn_wget____d250) != DEF_master_write_in_addr_wDataIn_wget____d250)
      {
	vcd_write_val(sim_hdl, num, DEF_master_write_in_addr_wDataIn_wget____d250, 109u);
	backing.DEF_master_write_in_addr_wDataIn_wget____d250 = DEF_master_write_in_addr_wDataIn_wget____d250;
      }
      ++num;
      if ((backing.DEF_master_write_in_addr_wDataOut_wget____d414) != DEF_master_write_in_addr_wDataOut_wget____d414)
      {
	vcd_write_val(sim_hdl, num, DEF_master_write_in_addr_wDataOut_wget____d414, 109u);
	backing.DEF_master_write_in_addr_wDataOut_wget____d414 = DEF_master_write_in_addr_wDataOut_wget____d414;
      }
      ++num;
      if ((backing.DEF_master_write_in_data_pwClear_whas____d340) != DEF_master_write_in_data_pwClear_whas____d340)
      {
	vcd_write_val(sim_hdl, num, DEF_master_write_in_data_pwClear_whas____d340, 1u);
	backing.DEF_master_write_in_data_pwClear_whas____d340 = DEF_master_write_in_data_pwClear_whas____d340;
      }
      ++num;
      if ((backing.DEF_master_write_isRst_isInReset__h6912) != DEF_master_write_isRst_isInReset__h6912)
      {
	vcd_write_val(sim_hdl, num, DEF_master_write_isRst_isInReset__h6912, 1u);
	backing.DEF_master_write_isRst_isInReset__h6912 = DEF_master_write_isRst_isInReset__h6912;
      }
      ++num;
      if ((backing.DEF_master_write_out_pwClear_whas____d376) != DEF_master_write_out_pwClear_whas____d376)
      {
	vcd_write_val(sim_hdl, num, DEF_master_write_out_pwClear_whas____d376, 1u);
	backing.DEF_master_write_out_pwClear_whas____d376 = DEF_master_write_out_pwClear_whas____d376;
      }
      ++num;
      if ((backing.DEF_slave_read_in_notFull____d6) != DEF_slave_read_in_notFull____d6)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_read_in_notFull____d6, 1u);
	backing.DEF_slave_read_in_notFull____d6 = DEF_slave_read_in_notFull____d6;
      }
      ++num;
      if ((backing.DEF_slave_read_isRst_isInReset__h89) != DEF_slave_read_isRst_isInReset__h89)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_read_isRst_isInReset__h89, 1u);
	backing.DEF_slave_read_isRst_isInReset__h89 = DEF_slave_read_isRst_isInReset__h89;
      }
      ++num;
      if ((backing.DEF_slave_read_out_notEmpty____d15) != DEF_slave_read_out_notEmpty____d15)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_read_out_notEmpty____d15, 1u);
	backing.DEF_slave_read_out_notEmpty____d15 = DEF_slave_read_out_notEmpty____d15;
      }
      ++num;
      if ((backing.DEF_slave_write_addrIn_rv_port1__read____d22) != DEF_slave_write_addrIn_rv_port1__read____d22)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_write_addrIn_rv_port1__read____d22, 10u);
	backing.DEF_slave_write_addrIn_rv_port1__read____d22 = DEF_slave_write_addrIn_rv_port1__read____d22;
      }
      ++num;
      if ((backing.DEF_slave_write_dataIn_rv_port1__read____d24) != DEF_slave_write_dataIn_rv_port1__read____d24)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_write_dataIn_rv_port1__read____d24, 37u);
	backing.DEF_slave_write_dataIn_rv_port1__read____d24 = DEF_slave_write_dataIn_rv_port1__read____d24;
      }
      ++num;
      if ((backing.DEF_slave_write_isRst_isInReset__h878) != DEF_slave_write_isRst_isInReset__h878)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_write_isRst_isInReset__h878, 1u);
	backing.DEF_slave_write_isRst_isInReset__h878 = DEF_slave_write_isRst_isInReset__h878;
      }
      ++num;
      if ((backing.DEF_slave_write_out_notEmpty____d57) != DEF_slave_write_out_notEmpty____d57)
      {
	vcd_write_val(sim_hdl, num, DEF_slave_write_out_notEmpty____d57, 1u);
	backing.DEF_slave_write_out_notEmpty____d57 = DEF_slave_write_out_notEmpty____d57;
      }
      ++num;
      if ((backing.DEF_value__h13832) != DEF_value__h13832)
      {
	vcd_write_val(sim_hdl, num, DEF_value__h13832, 8u);
	backing.DEF_value__h13832 = DEF_value__h13832;
      }
      ++num;
      if ((backing.DEF_x__h10250) != DEF_x__h10250)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10250, 6u);
	backing.DEF_x__h10250 = DEF_x__h10250;
      }
      ++num;
      if ((backing.DEF_x__h10348) != DEF_x__h10348)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10348, 6u);
	backing.DEF_x__h10348 = DEF_x__h10348;
      }
      ++num;
      if ((backing.DEF_x__h13060) != DEF_x__h13060)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h13060, 64u);
	backing.DEF_x__h13060 = DEF_x__h13060;
      }
      ++num;
      if ((backing.DEF_x__h13670) != DEF_x__h13670)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h13670, 32u);
	backing.DEF_x__h13670 = DEF_x__h13670;
      }
      ++num;
      if ((backing.DEF_x__h3628) != DEF_x__h3628)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h3628, 6u);
	backing.DEF_x__h3628 = DEF_x__h3628;
      }
      ++num;
      if ((backing.DEF_x__h3790) != DEF_x__h3790)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h3790, 6u);
	backing.DEF_x__h3790 = DEF_x__h3790;
      }
      ++num;
      if ((backing.DEF_x__h5082) != DEF_x__h5082)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h5082, 6u);
	backing.DEF_x__h5082 = DEF_x__h5082;
      }
      ++num;
      if ((backing.DEF_x__h5194) != DEF_x__h5194)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h5194, 6u);
	backing.DEF_x__h5194 = DEF_x__h5194;
      }
      ++num;
      if ((backing.DEF_x__h7906) != DEF_x__h7906)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h7906, 6u);
	backing.DEF_x__h7906 = DEF_x__h7906;
      }
      ++num;
      if ((backing.DEF_x__h8068) != DEF_x__h8068)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h8068, 6u);
	backing.DEF_x__h8068 = DEF_x__h8068;
      }
      ++num;
      if ((backing.DEF_x__h9258) != DEF_x__h9258)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9258, 6u);
	backing.DEF_x__h9258 = DEF_x__h9258;
      }
      ++num;
      if ((backing.DEF_x__h9358) != DEF_x__h9358)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9358, 6u);
	backing.DEF_x__h9358 = DEF_x__h9358;
      }
      ++num;
      if ((backing.DEF_x_data__h12994) != DEF_x_data__h12994)
      {
	vcd_write_val(sim_hdl, num, DEF_x_data__h12994, 32u);
	backing.DEF_x_data__h12994 = DEF_x_data__h12994;
      }
      ++num;
      if ((backing.DEF_y__h13528) != DEF_y__h13528)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h13528, 32u);
	backing.DEF_y__h13528 = DEF_y__h13528;
      }
      ++num;
      if ((backing.PORT_M00_AXI_araddr) != PORT_M00_AXI_araddr)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_araddr, 64u);
	backing.PORT_M00_AXI_araddr = PORT_M00_AXI_araddr;
      }
      ++num;
      if ((backing.PORT_M00_AXI_arburst) != PORT_M00_AXI_arburst)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_arburst, 2u);
	backing.PORT_M00_AXI_arburst = PORT_M00_AXI_arburst;
      }
      ++num;
      if ((backing.PORT_M00_AXI_arcache) != PORT_M00_AXI_arcache)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_arcache, 4u);
	backing.PORT_M00_AXI_arcache = PORT_M00_AXI_arcache;
      }
      ++num;
      if ((backing.PORT_M00_AXI_arid) != PORT_M00_AXI_arid)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_arid, 16u);
	backing.PORT_M00_AXI_arid = PORT_M00_AXI_arid;
      }
      ++num;
      if ((backing.PORT_M00_AXI_arlen) != PORT_M00_AXI_arlen)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_arlen, 8u);
	backing.PORT_M00_AXI_arlen = PORT_M00_AXI_arlen;
      }
      ++num;
      if ((backing.PORT_M00_AXI_arlock) != PORT_M00_AXI_arlock)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_arlock, 1u);
	backing.PORT_M00_AXI_arlock = PORT_M00_AXI_arlock;
      }
      ++num;
      if ((backing.PORT_M00_AXI_arprot) != PORT_M00_AXI_arprot)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_arprot, 3u);
	backing.PORT_M00_AXI_arprot = PORT_M00_AXI_arprot;
      }
      ++num;
      if ((backing.PORT_M00_AXI_arqos) != PORT_M00_AXI_arqos)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_arqos, 4u);
	backing.PORT_M00_AXI_arqos = PORT_M00_AXI_arqos;
      }
      ++num;
      if ((backing.PORT_M00_AXI_arregion) != PORT_M00_AXI_arregion)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_arregion, 4u);
	backing.PORT_M00_AXI_arregion = PORT_M00_AXI_arregion;
      }
      ++num;
      if ((backing.PORT_M00_AXI_arsize) != PORT_M00_AXI_arsize)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_arsize, 3u);
	backing.PORT_M00_AXI_arsize = PORT_M00_AXI_arsize;
      }
      ++num;
      if ((backing.PORT_M00_AXI_aruser) != PORT_M00_AXI_aruser)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_aruser, 0u);
	backing.PORT_M00_AXI_aruser = PORT_M00_AXI_aruser;
      }
      ++num;
      if ((backing.PORT_M00_AXI_arvalid) != PORT_M00_AXI_arvalid)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_arvalid, 1u);
	backing.PORT_M00_AXI_arvalid = PORT_M00_AXI_arvalid;
      }
      ++num;
      if ((backing.PORT_M00_AXI_awaddr) != PORT_M00_AXI_awaddr)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_awaddr, 64u);
	backing.PORT_M00_AXI_awaddr = PORT_M00_AXI_awaddr;
      }
      ++num;
      if ((backing.PORT_M00_AXI_awburst) != PORT_M00_AXI_awburst)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_awburst, 2u);
	backing.PORT_M00_AXI_awburst = PORT_M00_AXI_awburst;
      }
      ++num;
      if ((backing.PORT_M00_AXI_awcache) != PORT_M00_AXI_awcache)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_awcache, 4u);
	backing.PORT_M00_AXI_awcache = PORT_M00_AXI_awcache;
      }
      ++num;
      if ((backing.PORT_M00_AXI_awid) != PORT_M00_AXI_awid)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_awid, 16u);
	backing.PORT_M00_AXI_awid = PORT_M00_AXI_awid;
      }
      ++num;
      if ((backing.PORT_M00_AXI_awlen) != PORT_M00_AXI_awlen)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_awlen, 8u);
	backing.PORT_M00_AXI_awlen = PORT_M00_AXI_awlen;
      }
      ++num;
      if ((backing.PORT_M00_AXI_awlock) != PORT_M00_AXI_awlock)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_awlock, 1u);
	backing.PORT_M00_AXI_awlock = PORT_M00_AXI_awlock;
      }
      ++num;
      if ((backing.PORT_M00_AXI_awprot) != PORT_M00_AXI_awprot)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_awprot, 3u);
	backing.PORT_M00_AXI_awprot = PORT_M00_AXI_awprot;
      }
      ++num;
      if ((backing.PORT_M00_AXI_awqos) != PORT_M00_AXI_awqos)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_awqos, 4u);
	backing.PORT_M00_AXI_awqos = PORT_M00_AXI_awqos;
      }
      ++num;
      if ((backing.PORT_M00_AXI_awregion) != PORT_M00_AXI_awregion)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_awregion, 4u);
	backing.PORT_M00_AXI_awregion = PORT_M00_AXI_awregion;
      }
      ++num;
      if ((backing.PORT_M00_AXI_awsize) != PORT_M00_AXI_awsize)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_awsize, 3u);
	backing.PORT_M00_AXI_awsize = PORT_M00_AXI_awsize;
      }
      ++num;
      if ((backing.PORT_M00_AXI_awuser) != PORT_M00_AXI_awuser)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_awuser, 0u);
	backing.PORT_M00_AXI_awuser = PORT_M00_AXI_awuser;
      }
      ++num;
      if ((backing.PORT_M00_AXI_awvalid) != PORT_M00_AXI_awvalid)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_awvalid, 1u);
	backing.PORT_M00_AXI_awvalid = PORT_M00_AXI_awvalid;
      }
      ++num;
      if ((backing.PORT_M00_AXI_bready) != PORT_M00_AXI_bready)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_bready, 1u);
	backing.PORT_M00_AXI_bready = PORT_M00_AXI_bready;
      }
      ++num;
      if ((backing.PORT_M00_AXI_rready) != PORT_M00_AXI_rready)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_rready, 1u);
	backing.PORT_M00_AXI_rready = PORT_M00_AXI_rready;
      }
      ++num;
      if ((backing.PORT_M00_AXI_wdata) != PORT_M00_AXI_wdata)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_wdata, 32u);
	backing.PORT_M00_AXI_wdata = PORT_M00_AXI_wdata;
      }
      ++num;
      if ((backing.PORT_M00_AXI_wlast) != PORT_M00_AXI_wlast)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_wlast, 1u);
	backing.PORT_M00_AXI_wlast = PORT_M00_AXI_wlast;
      }
      ++num;
      if ((backing.PORT_M00_AXI_wstrb) != PORT_M00_AXI_wstrb)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_wstrb, 4u);
	backing.PORT_M00_AXI_wstrb = PORT_M00_AXI_wstrb;
      }
      ++num;
      if ((backing.PORT_M00_AXI_wuser) != PORT_M00_AXI_wuser)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_wuser, 0u);
	backing.PORT_M00_AXI_wuser = PORT_M00_AXI_wuser;
      }
      ++num;
      if ((backing.PORT_M00_AXI_wvalid) != PORT_M00_AXI_wvalid)
      {
	vcd_write_val(sim_hdl, num, PORT_M00_AXI_wvalid, 1u);
	backing.PORT_M00_AXI_wvalid = PORT_M00_AXI_wvalid;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_araddr) != PORT_RDY_M00_AXI_araddr)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_araddr, 1u);
	backing.PORT_RDY_M00_AXI_araddr = PORT_RDY_M00_AXI_araddr;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_arburst) != PORT_RDY_M00_AXI_arburst)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_arburst, 1u);
	backing.PORT_RDY_M00_AXI_arburst = PORT_RDY_M00_AXI_arburst;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_arcache) != PORT_RDY_M00_AXI_arcache)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_arcache, 1u);
	backing.PORT_RDY_M00_AXI_arcache = PORT_RDY_M00_AXI_arcache;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_arid) != PORT_RDY_M00_AXI_arid)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_arid, 1u);
	backing.PORT_RDY_M00_AXI_arid = PORT_RDY_M00_AXI_arid;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_arlen) != PORT_RDY_M00_AXI_arlen)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_arlen, 1u);
	backing.PORT_RDY_M00_AXI_arlen = PORT_RDY_M00_AXI_arlen;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_arlock) != PORT_RDY_M00_AXI_arlock)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_arlock, 1u);
	backing.PORT_RDY_M00_AXI_arlock = PORT_RDY_M00_AXI_arlock;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_arprot) != PORT_RDY_M00_AXI_arprot)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_arprot, 1u);
	backing.PORT_RDY_M00_AXI_arprot = PORT_RDY_M00_AXI_arprot;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_arqos) != PORT_RDY_M00_AXI_arqos)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_arqos, 1u);
	backing.PORT_RDY_M00_AXI_arqos = PORT_RDY_M00_AXI_arqos;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_arregion) != PORT_RDY_M00_AXI_arregion)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_arregion, 1u);
	backing.PORT_RDY_M00_AXI_arregion = PORT_RDY_M00_AXI_arregion;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_arsize) != PORT_RDY_M00_AXI_arsize)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_arsize, 1u);
	backing.PORT_RDY_M00_AXI_arsize = PORT_RDY_M00_AXI_arsize;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_aruser) != PORT_RDY_M00_AXI_aruser)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_aruser, 1u);
	backing.PORT_RDY_M00_AXI_aruser = PORT_RDY_M00_AXI_aruser;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_arvalid) != PORT_RDY_M00_AXI_arvalid)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_arvalid, 1u);
	backing.PORT_RDY_M00_AXI_arvalid = PORT_RDY_M00_AXI_arvalid;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_awaddr) != PORT_RDY_M00_AXI_awaddr)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_awaddr, 1u);
	backing.PORT_RDY_M00_AXI_awaddr = PORT_RDY_M00_AXI_awaddr;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_awburst) != PORT_RDY_M00_AXI_awburst)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_awburst, 1u);
	backing.PORT_RDY_M00_AXI_awburst = PORT_RDY_M00_AXI_awburst;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_awcache) != PORT_RDY_M00_AXI_awcache)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_awcache, 1u);
	backing.PORT_RDY_M00_AXI_awcache = PORT_RDY_M00_AXI_awcache;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_awid) != PORT_RDY_M00_AXI_awid)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_awid, 1u);
	backing.PORT_RDY_M00_AXI_awid = PORT_RDY_M00_AXI_awid;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_awlen) != PORT_RDY_M00_AXI_awlen)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_awlen, 1u);
	backing.PORT_RDY_M00_AXI_awlen = PORT_RDY_M00_AXI_awlen;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_awlock) != PORT_RDY_M00_AXI_awlock)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_awlock, 1u);
	backing.PORT_RDY_M00_AXI_awlock = PORT_RDY_M00_AXI_awlock;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_awprot) != PORT_RDY_M00_AXI_awprot)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_awprot, 1u);
	backing.PORT_RDY_M00_AXI_awprot = PORT_RDY_M00_AXI_awprot;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_awqos) != PORT_RDY_M00_AXI_awqos)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_awqos, 1u);
	backing.PORT_RDY_M00_AXI_awqos = PORT_RDY_M00_AXI_awqos;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_awregion) != PORT_RDY_M00_AXI_awregion)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_awregion, 1u);
	backing.PORT_RDY_M00_AXI_awregion = PORT_RDY_M00_AXI_awregion;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_awsize) != PORT_RDY_M00_AXI_awsize)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_awsize, 1u);
	backing.PORT_RDY_M00_AXI_awsize = PORT_RDY_M00_AXI_awsize;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_awuser) != PORT_RDY_M00_AXI_awuser)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_awuser, 1u);
	backing.PORT_RDY_M00_AXI_awuser = PORT_RDY_M00_AXI_awuser;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_awvalid) != PORT_RDY_M00_AXI_awvalid)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_awvalid, 1u);
	backing.PORT_RDY_M00_AXI_awvalid = PORT_RDY_M00_AXI_awvalid;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_bin) != PORT_RDY_M00_AXI_bin)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_bin, 1u);
	backing.PORT_RDY_M00_AXI_bin = PORT_RDY_M00_AXI_bin;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_bready) != PORT_RDY_M00_AXI_bready)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_bready, 1u);
	backing.PORT_RDY_M00_AXI_bready = PORT_RDY_M00_AXI_bready;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_parready) != PORT_RDY_M00_AXI_parready)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_parready, 1u);
	backing.PORT_RDY_M00_AXI_parready = PORT_RDY_M00_AXI_parready;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_pawready) != PORT_RDY_M00_AXI_pawready)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_pawready, 1u);
	backing.PORT_RDY_M00_AXI_pawready = PORT_RDY_M00_AXI_pawready;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_pbvalid) != PORT_RDY_M00_AXI_pbvalid)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_pbvalid, 1u);
	backing.PORT_RDY_M00_AXI_pbvalid = PORT_RDY_M00_AXI_pbvalid;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_prchannel) != PORT_RDY_M00_AXI_prchannel)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_prchannel, 1u);
	backing.PORT_RDY_M00_AXI_prchannel = PORT_RDY_M00_AXI_prchannel;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_prvalid) != PORT_RDY_M00_AXI_prvalid)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_prvalid, 1u);
	backing.PORT_RDY_M00_AXI_prvalid = PORT_RDY_M00_AXI_prvalid;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_pwready) != PORT_RDY_M00_AXI_pwready)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_pwready, 1u);
	backing.PORT_RDY_M00_AXI_pwready = PORT_RDY_M00_AXI_pwready;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_rready) != PORT_RDY_M00_AXI_rready)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_rready, 1u);
	backing.PORT_RDY_M00_AXI_rready = PORT_RDY_M00_AXI_rready;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_wdata) != PORT_RDY_M00_AXI_wdata)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_wdata, 1u);
	backing.PORT_RDY_M00_AXI_wdata = PORT_RDY_M00_AXI_wdata;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_wlast) != PORT_RDY_M00_AXI_wlast)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_wlast, 1u);
	backing.PORT_RDY_M00_AXI_wlast = PORT_RDY_M00_AXI_wlast;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_wstrb) != PORT_RDY_M00_AXI_wstrb)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_wstrb, 1u);
	backing.PORT_RDY_M00_AXI_wstrb = PORT_RDY_M00_AXI_wstrb;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_wuser) != PORT_RDY_M00_AXI_wuser)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_wuser, 1u);
	backing.PORT_RDY_M00_AXI_wuser = PORT_RDY_M00_AXI_wuser;
      }
      ++num;
      if ((backing.PORT_RDY_M00_AXI_wvalid) != PORT_RDY_M00_AXI_wvalid)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_M00_AXI_wvalid, 1u);
	backing.PORT_RDY_M00_AXI_wvalid = PORT_RDY_M00_AXI_wvalid;
      }
      ++num;
      if ((backing.PORT_RDY_S00_AXI_arready) != PORT_RDY_S00_AXI_arready)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_S00_AXI_arready, 1u);
	backing.PORT_RDY_S00_AXI_arready = PORT_RDY_S00_AXI_arready;
      }
      ++num;
      if ((backing.PORT_RDY_S00_AXI_awready) != PORT_RDY_S00_AXI_awready)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_S00_AXI_awready, 1u);
	backing.PORT_RDY_S00_AXI_awready = PORT_RDY_S00_AXI_awready;
      }
      ++num;
      if ((backing.PORT_RDY_S00_AXI_bresp) != PORT_RDY_S00_AXI_bresp)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_S00_AXI_bresp, 1u);
	backing.PORT_RDY_S00_AXI_bresp = PORT_RDY_S00_AXI_bresp;
      }
      ++num;
      if ((backing.PORT_RDY_S00_AXI_bvalid) != PORT_RDY_S00_AXI_bvalid)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_S00_AXI_bvalid, 1u);
	backing.PORT_RDY_S00_AXI_bvalid = PORT_RDY_S00_AXI_bvalid;
      }
      ++num;
      if ((backing.PORT_RDY_S00_AXI_paraddr) != PORT_RDY_S00_AXI_paraddr)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_S00_AXI_paraddr, 1u);
	backing.PORT_RDY_S00_AXI_paraddr = PORT_RDY_S00_AXI_paraddr;
      }
      ++num;
      if ((backing.PORT_RDY_S00_AXI_parprot) != PORT_RDY_S00_AXI_parprot)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_S00_AXI_parprot, 1u);
	backing.PORT_RDY_S00_AXI_parprot = PORT_RDY_S00_AXI_parprot;
      }
      ++num;
      if ((backing.PORT_RDY_S00_AXI_parvalid) != PORT_RDY_S00_AXI_parvalid)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_S00_AXI_parvalid, 1u);
	backing.PORT_RDY_S00_AXI_parvalid = PORT_RDY_S00_AXI_parvalid;
      }
      ++num;
      if ((backing.PORT_RDY_S00_AXI_pawaddr) != PORT_RDY_S00_AXI_pawaddr)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_S00_AXI_pawaddr, 1u);
	backing.PORT_RDY_S00_AXI_pawaddr = PORT_RDY_S00_AXI_pawaddr;
      }
      ++num;
      if ((backing.PORT_RDY_S00_AXI_pawprot) != PORT_RDY_S00_AXI_pawprot)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_S00_AXI_pawprot, 1u);
	backing.PORT_RDY_S00_AXI_pawprot = PORT_RDY_S00_AXI_pawprot;
      }
      ++num;
      if ((backing.PORT_RDY_S00_AXI_pawvalid) != PORT_RDY_S00_AXI_pawvalid)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_S00_AXI_pawvalid, 1u);
	backing.PORT_RDY_S00_AXI_pawvalid = PORT_RDY_S00_AXI_pawvalid;
      }
      ++num;
      if ((backing.PORT_RDY_S00_AXI_pbready) != PORT_RDY_S00_AXI_pbready)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_S00_AXI_pbready, 1u);
	backing.PORT_RDY_S00_AXI_pbready = PORT_RDY_S00_AXI_pbready;
      }
      ++num;
      if ((backing.PORT_RDY_S00_AXI_prready) != PORT_RDY_S00_AXI_prready)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_S00_AXI_prready, 1u);
	backing.PORT_RDY_S00_AXI_prready = PORT_RDY_S00_AXI_prready;
      }
      ++num;
      if ((backing.PORT_RDY_S00_AXI_pwdata) != PORT_RDY_S00_AXI_pwdata)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_S00_AXI_pwdata, 1u);
	backing.PORT_RDY_S00_AXI_pwdata = PORT_RDY_S00_AXI_pwdata;
      }
      ++num;
      if ((backing.PORT_RDY_S00_AXI_pwstrb) != PORT_RDY_S00_AXI_pwstrb)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_S00_AXI_pwstrb, 1u);
	backing.PORT_RDY_S00_AXI_pwstrb = PORT_RDY_S00_AXI_pwstrb;
      }
      ++num;
      if ((backing.PORT_RDY_S00_AXI_pwvalid) != PORT_RDY_S00_AXI_pwvalid)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_S00_AXI_pwvalid, 1u);
	backing.PORT_RDY_S00_AXI_pwvalid = PORT_RDY_S00_AXI_pwvalid;
      }
      ++num;
      if ((backing.PORT_RDY_S00_AXI_rdata) != PORT_RDY_S00_AXI_rdata)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_S00_AXI_rdata, 1u);
	backing.PORT_RDY_S00_AXI_rdata = PORT_RDY_S00_AXI_rdata;
      }
      ++num;
      if ((backing.PORT_RDY_S00_AXI_rresp) != PORT_RDY_S00_AXI_rresp)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_S00_AXI_rresp, 1u);
	backing.PORT_RDY_S00_AXI_rresp = PORT_RDY_S00_AXI_rresp;
      }
      ++num;
      if ((backing.PORT_RDY_S00_AXI_rvalid) != PORT_RDY_S00_AXI_rvalid)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_S00_AXI_rvalid, 1u);
	backing.PORT_RDY_S00_AXI_rvalid = PORT_RDY_S00_AXI_rvalid;
      }
      ++num;
      if ((backing.PORT_RDY_S00_AXI_wready) != PORT_RDY_S00_AXI_wready)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_S00_AXI_wready, 1u);
	backing.PORT_RDY_S00_AXI_wready = PORT_RDY_S00_AXI_wready;
      }
      ++num;
      if ((backing.PORT_S00_AXI_arready) != PORT_S00_AXI_arready)
      {
	vcd_write_val(sim_hdl, num, PORT_S00_AXI_arready, 1u);
	backing.PORT_S00_AXI_arready = PORT_S00_AXI_arready;
      }
      ++num;
      if ((backing.PORT_S00_AXI_awready) != PORT_S00_AXI_awready)
      {
	vcd_write_val(sim_hdl, num, PORT_S00_AXI_awready, 1u);
	backing.PORT_S00_AXI_awready = PORT_S00_AXI_awready;
      }
      ++num;
      if ((backing.PORT_S00_AXI_bresp) != PORT_S00_AXI_bresp)
      {
	vcd_write_val(sim_hdl, num, PORT_S00_AXI_bresp, 2u);
	backing.PORT_S00_AXI_bresp = PORT_S00_AXI_bresp;
      }
      ++num;
      if ((backing.PORT_S00_AXI_bvalid) != PORT_S00_AXI_bvalid)
      {
	vcd_write_val(sim_hdl, num, PORT_S00_AXI_bvalid, 1u);
	backing.PORT_S00_AXI_bvalid = PORT_S00_AXI_bvalid;
      }
      ++num;
      if ((backing.PORT_S00_AXI_rdata) != PORT_S00_AXI_rdata)
      {
	vcd_write_val(sim_hdl, num, PORT_S00_AXI_rdata, 32u);
	backing.PORT_S00_AXI_rdata = PORT_S00_AXI_rdata;
      }
      ++num;
      if ((backing.PORT_S00_AXI_rresp) != PORT_S00_AXI_rresp)
      {
	vcd_write_val(sim_hdl, num, PORT_S00_AXI_rresp, 2u);
	backing.PORT_S00_AXI_rresp = PORT_S00_AXI_rresp;
      }
      ++num;
      if ((backing.PORT_S00_AXI_rvalid) != PORT_S00_AXI_rvalid)
      {
	vcd_write_val(sim_hdl, num, PORT_S00_AXI_rvalid, 1u);
	backing.PORT_S00_AXI_rvalid = PORT_S00_AXI_rvalid;
      }
      ++num;
      if ((backing.PORT_S00_AXI_wready) != PORT_S00_AXI_wready)
      {
	vcd_write_val(sim_hdl, num, PORT_S00_AXI_wready, 1u);
	backing.PORT_S00_AXI_wready = PORT_S00_AXI_wready;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_master_read_in_pwEnqueue_whas__3_THEN_IF_ma_ETC___d107, 109u);
      backing.DEF_IF_master_read_in_pwEnqueue_whas__3_THEN_IF_ma_ETC___d107 = DEF_IF_master_read_in_pwEnqueue_whas__3_THEN_IF_ma_ETC___d107;
      vcd_write_val(sim_hdl, num++, DEF_IF_master_read_in_rCache_18_BIT_115_19_AND_mas_ETC___d160, 109u);
      backing.DEF_IF_master_read_in_rCache_18_BIT_115_19_AND_mas_ETC___d160 = DEF_IF_master_read_in_rCache_18_BIT_115_19_AND_mas_ETC___d160;
      vcd_write_val(sim_hdl, num++, DEF_IF_master_read_in_wDataIn_whas__0_THEN_master__ETC___d106, 109u);
      backing.DEF_IF_master_read_in_wDataIn_whas__0_THEN_master__ETC___d106 = DEF_IF_master_read_in_wDataIn_whas__0_THEN_master__ETC___d106;
      vcd_write_val(sim_hdl, num++, DEF_IF_master_write_in_addr_pwEnqueue_whas__42_THE_ETC___d286, 109u);
      backing.DEF_IF_master_write_in_addr_pwEnqueue_whas__42_THE_ETC___d286 = DEF_IF_master_write_in_addr_pwEnqueue_whas__42_THE_ETC___d286;
      vcd_write_val(sim_hdl, num++, DEF_IF_master_write_in_addr_rCache_97_BIT_115_98_A_ETC___d339, 109u);
      backing.DEF_IF_master_write_in_addr_rCache_97_BIT_115_98_A_ETC___d339 = DEF_IF_master_write_in_addr_rCache_97_BIT_115_98_A_ETC___d339;
      vcd_write_val(sim_hdl, num++, DEF_IF_master_write_in_addr_wDataIn_whas__49_THEN__ETC___d285, 109u);
      backing.DEF_IF_master_write_in_addr_wDataIn_whas__49_THEN__ETC___d285 = DEF_IF_master_write_in_addr_wDataIn_whas__49_THEN__ETC___d285;
      vcd_write_val(sim_hdl, num++, DEF_NOT_master_read_in_pwClear_whas__2___d68, 1u);
      backing.DEF_NOT_master_read_in_pwClear_whas__2___d68 = DEF_NOT_master_read_in_pwClear_whas__2___d68;
      vcd_write_val(sim_hdl, num++, DEF_NOT_master_read_in_rRdPtr_read__12_EQ_master_r_ETC___d201, 1u);
      backing.DEF_NOT_master_read_in_rRdPtr_read__12_EQ_master_r_ETC___d201 = DEF_NOT_master_read_in_rRdPtr_read__12_EQ_master_r_ETC___d201;
      vcd_write_val(sim_hdl, num++, DEF_NOT_master_read_isRst_isInReset_1___d202, 1u);
      backing.DEF_NOT_master_read_isRst_isInReset_1___d202 = DEF_NOT_master_read_isRst_isInReset_1___d202;
      vcd_write_val(sim_hdl, num++, DEF_NOT_master_read_out_1_pwClear_whas__61___d167, 1u);
      backing.DEF_NOT_master_read_out_1_pwClear_whas__61___d167 = DEF_NOT_master_read_out_1_pwClear_whas__61___d167;
      vcd_write_val(sim_hdl, num++, DEF_NOT_master_read_out_1_rRdPtr_read__86_PLUS_16__ETC___d235, 1u);
      backing.DEF_NOT_master_read_out_1_rRdPtr_read__86_PLUS_16__ETC___d235 = DEF_NOT_master_read_out_1_rRdPtr_read__86_PLUS_16__ETC___d235;
      vcd_write_val(sim_hdl, num++, DEF_NOT_master_write_in_addr_pwClear_whas__41___d247, 1u);
      backing.DEF_NOT_master_write_in_addr_pwClear_whas__41___d247 = DEF_NOT_master_write_in_addr_pwClear_whas__41___d247;
      vcd_write_val(sim_hdl, num++, DEF_NOT_master_write_in_addr_rRdPtr_read__91_EQ_ma_ETC___d407, 1u);
      backing.DEF_NOT_master_write_in_addr_rRdPtr_read__91_EQ_ma_ETC___d407 = DEF_NOT_master_write_in_addr_rRdPtr_read__91_EQ_ma_ETC___d407;
      vcd_write_val(sim_hdl, num++, DEF_NOT_master_write_in_data_pwClear_whas__40___d346, 1u);
      backing.DEF_NOT_master_write_in_data_pwClear_whas__40___d346 = DEF_NOT_master_write_in_data_pwClear_whas__40___d346;
      vcd_write_val(sim_hdl, num++, DEF_NOT_master_write_in_data_rRdPtr_read__62_EQ_ma_ETC___d440, 1u);
      backing.DEF_NOT_master_write_in_data_rRdPtr_read__62_EQ_ma_ETC___d440 = DEF_NOT_master_write_in_data_rRdPtr_read__62_EQ_ma_ETC___d440;
      vcd_write_val(sim_hdl, num++, DEF_NOT_master_write_isRst_isInReset_40___d408, 1u);
      backing.DEF_NOT_master_write_isRst_isInReset_40___d408 = DEF_NOT_master_write_isRst_isInReset_40___d408;
      vcd_write_val(sim_hdl, num++, DEF_NOT_master_write_out_pwClear_whas__76___d382, 1u);
      backing.DEF_NOT_master_write_out_pwClear_whas__76___d382 = DEF_NOT_master_write_out_pwClear_whas__76___d382;
      vcd_write_val(sim_hdl, num++, DEF_NOT_master_write_out_rRdPtr_read__92_PLUS_16_5_ETC___d452, 1u);
      backing.DEF_NOT_master_write_out_rRdPtr_read__92_PLUS_16_5_ETC___d452 = DEF_NOT_master_write_out_rRdPtr_read__92_PLUS_16_5_ETC___d452;
      vcd_write_val(sim_hdl, num++, DEF_NOT_slave_read_isRst_isInReset___d3, 1u);
      backing.DEF_NOT_slave_read_isRst_isInReset___d3 = DEF_NOT_slave_read_isRst_isInReset___d3;
      vcd_write_val(sim_hdl, num++, DEF_NOT_slave_write_addrIn_rv_port0__read__5_BIT_9_6___d37, 1u);
      backing.DEF_NOT_slave_write_addrIn_rv_port0__read__5_BIT_9_6___d37 = DEF_NOT_slave_write_addrIn_rv_port0__read__5_BIT_9_6___d37;
      vcd_write_val(sim_hdl, num++, DEF_NOT_slave_write_dataIn_rv_port0__read__5_BIT_36_6___d47, 1u);
      backing.DEF_NOT_slave_write_dataIn_rv_port0__read__5_BIT_36_6___d47 = DEF_NOT_slave_write_dataIn_rv_port0__read__5_BIT_36_6___d47;
      vcd_write_val(sim_hdl, num++, DEF_NOT_slave_write_isRst_isInReset_1___d38, 1u);
      backing.DEF_NOT_slave_write_isRst_isInReset_1___d38 = DEF_NOT_slave_write_isRst_isInReset_1___d38;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_ip_current_write_address_18_CONCAT_ax_ETC___d522, 109u);
      backing.DEF__0_CONCAT_ip_current_write_address_18_CONCAT_ax_ETC___d522 = DEF__0_CONCAT_ip_current_write_address_18_CONCAT_ax_ETC___d522;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_master_read_in_rWrPtr_read__5_CONCAT__ETC___d109, 116u);
      backing.DEF__1_CONCAT_master_read_in_rWrPtr_read__5_CONCAT__ETC___d109 = DEF__1_CONCAT_master_read_in_rWrPtr_read__5_CONCAT__ETC___d109;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_master_write_in_addr_rWrPtr_read__44__ETC___d288, 116u);
      backing.DEF__1_CONCAT_master_write_in_addr_rWrPtr_read__44__ETC___d288 = DEF__1_CONCAT_master_write_in_addr_rWrPtr_read__44__ETC___d288;
      vcd_write_val(sim_hdl, num++, DEF__read__h12737, 32u);
      backing.DEF__read__h12737 = DEF__read__h12737;
      vcd_write_val(sim_hdl, num++, PORT_aresetn, 1u);
      backing.PORT_aresetn = PORT_aresetn;
      vcd_write_val(sim_hdl, num++, DEF_master_read_in_memory_b_read__41_BITS_108_TO_15___d142, 94u);
      backing.DEF_master_read_in_memory_b_read__41_BITS_108_TO_15___d142 = DEF_master_read_in_memory_b_read__41_BITS_108_TO_15___d142;
      vcd_write_val(sim_hdl, num++, DEF_master_read_in_memory_b_read__41_BITS_108_TO_1_ETC___d159, 109u);
      backing.DEF_master_read_in_memory_b_read__41_BITS_108_TO_1_ETC___d159 = DEF_master_read_in_memory_b_read__41_BITS_108_TO_1_ETC___d159;
      vcd_write_val(sim_hdl, num++, DEF_master_read_in_memory_b_read____d141, 109u);
      backing.DEF_master_read_in_memory_b_read____d141 = DEF_master_read_in_memory_b_read____d141;
      vcd_write_val(sim_hdl, num++, DEF_master_read_in_pwClear_whas____d62, 1u);
      backing.DEF_master_read_in_pwClear_whas____d62 = DEF_master_read_in_pwClear_whas____d62;
      vcd_write_val(sim_hdl, num++, DEF_master_read_in_rCache_18_BITS_108_TO_15_23_CON_ETC___d140, 109u);
      backing.DEF_master_read_in_rCache_18_BITS_108_TO_15_23_CON_ETC___d140 = DEF_master_read_in_rCache_18_BITS_108_TO_15_23_CON_ETC___d140;
      vcd_write_val(sim_hdl, num++, DEF_master_read_in_rCache_18_BITS_108_TO_15___d123, 94u);
      backing.DEF_master_read_in_rCache_18_BITS_108_TO_15___d123 = DEF_master_read_in_rCache_18_BITS_108_TO_15___d123;
      vcd_write_val(sim_hdl, num++, DEF_master_read_in_rCache___d118, 116u);
      backing.DEF_master_read_in_rCache___d118 = DEF_master_read_in_rCache___d118;
      vcd_write_val(sim_hdl, num++, DEF_master_read_in_wDataIn_wget____d71, 109u);
      backing.DEF_master_read_in_wDataIn_wget____d71 = DEF_master_read_in_wDataIn_wget____d71;
      vcd_write_val(sim_hdl, num++, DEF_master_read_in_wDataOut_wget____d208, 109u);
      backing.DEF_master_read_in_wDataOut_wget____d208 = DEF_master_read_in_wDataOut_wget____d208;
      vcd_write_val(sim_hdl, num++, DEF_master_read_isRst_isInReset__h2634, 1u);
      backing.DEF_master_read_isRst_isInReset__h2634 = DEF_master_read_isRst_isInReset__h2634;
      vcd_write_val(sim_hdl, num++, DEF_master_read_out_1_pwClear_whas____d161, 1u);
      backing.DEF_master_read_out_1_pwClear_whas____d161 = DEF_master_read_out_1_pwClear_whas____d161;
      vcd_write_val(sim_hdl, num++, DEF_master_write_in_addr_memory_b_read__20_BITS_10_ETC___d321, 94u);
      backing.DEF_master_write_in_addr_memory_b_read__20_BITS_10_ETC___d321 = DEF_master_write_in_addr_memory_b_read__20_BITS_10_ETC___d321;
      vcd_write_val(sim_hdl, num++, DEF_master_write_in_addr_memory_b_read__20_BITS_10_ETC___d338, 109u);
      backing.DEF_master_write_in_addr_memory_b_read__20_BITS_10_ETC___d338 = DEF_master_write_in_addr_memory_b_read__20_BITS_10_ETC___d338;
      vcd_write_val(sim_hdl, num++, DEF_master_write_in_addr_memory_b_read____d320, 109u);
      backing.DEF_master_write_in_addr_memory_b_read____d320 = DEF_master_write_in_addr_memory_b_read____d320;
      vcd_write_val(sim_hdl, num++, DEF_master_write_in_addr_pwClear_whas____d241, 1u);
      backing.DEF_master_write_in_addr_pwClear_whas____d241 = DEF_master_write_in_addr_pwClear_whas____d241;
      vcd_write_val(sim_hdl, num++, DEF_master_write_in_addr_rCache_97_BITS_108_TO_15__ETC___d319, 109u);
      backing.DEF_master_write_in_addr_rCache_97_BITS_108_TO_15__ETC___d319 = DEF_master_write_in_addr_rCache_97_BITS_108_TO_15__ETC___d319;
      vcd_write_val(sim_hdl, num++, DEF_master_write_in_addr_rCache_97_BITS_108_TO_15___d302, 94u);
      backing.DEF_master_write_in_addr_rCache_97_BITS_108_TO_15___d302 = DEF_master_write_in_addr_rCache_97_BITS_108_TO_15___d302;
      vcd_write_val(sim_hdl, num++, DEF_master_write_in_addr_rCache___d297, 116u);
      backing.DEF_master_write_in_addr_rCache___d297 = DEF_master_write_in_addr_rCache___d297;
      vcd_write_val(sim_hdl, num++, DEF_master_write_in_addr_wDataIn_wget____d250, 109u);
      backing.DEF_master_write_in_addr_wDataIn_wget____d250 = DEF_master_write_in_addr_wDataIn_wget____d250;
      vcd_write_val(sim_hdl, num++, DEF_master_write_in_addr_wDataOut_wget____d414, 109u);
      backing.DEF_master_write_in_addr_wDataOut_wget____d414 = DEF_master_write_in_addr_wDataOut_wget____d414;
      vcd_write_val(sim_hdl, num++, DEF_master_write_in_data_pwClear_whas____d340, 1u);
      backing.DEF_master_write_in_data_pwClear_whas____d340 = DEF_master_write_in_data_pwClear_whas____d340;
      vcd_write_val(sim_hdl, num++, DEF_master_write_isRst_isInReset__h6912, 1u);
      backing.DEF_master_write_isRst_isInReset__h6912 = DEF_master_write_isRst_isInReset__h6912;
      vcd_write_val(sim_hdl, num++, DEF_master_write_out_pwClear_whas____d376, 1u);
      backing.DEF_master_write_out_pwClear_whas____d376 = DEF_master_write_out_pwClear_whas____d376;
      vcd_write_val(sim_hdl, num++, DEF_slave_read_in_notFull____d6, 1u);
      backing.DEF_slave_read_in_notFull____d6 = DEF_slave_read_in_notFull____d6;
      vcd_write_val(sim_hdl, num++, DEF_slave_read_isRst_isInReset__h89, 1u);
      backing.DEF_slave_read_isRst_isInReset__h89 = DEF_slave_read_isRst_isInReset__h89;
      vcd_write_val(sim_hdl, num++, DEF_slave_read_out_notEmpty____d15, 1u);
      backing.DEF_slave_read_out_notEmpty____d15 = DEF_slave_read_out_notEmpty____d15;
      vcd_write_val(sim_hdl, num++, DEF_slave_write_addrIn_rv_port1__read____d22, 10u);
      backing.DEF_slave_write_addrIn_rv_port1__read____d22 = DEF_slave_write_addrIn_rv_port1__read____d22;
      vcd_write_val(sim_hdl, num++, DEF_slave_write_dataIn_rv_port1__read____d24, 37u);
      backing.DEF_slave_write_dataIn_rv_port1__read____d24 = DEF_slave_write_dataIn_rv_port1__read____d24;
      vcd_write_val(sim_hdl, num++, DEF_slave_write_isRst_isInReset__h878, 1u);
      backing.DEF_slave_write_isRst_isInReset__h878 = DEF_slave_write_isRst_isInReset__h878;
      vcd_write_val(sim_hdl, num++, DEF_slave_write_out_notEmpty____d57, 1u);
      backing.DEF_slave_write_out_notEmpty____d57 = DEF_slave_write_out_notEmpty____d57;
      vcd_write_val(sim_hdl, num++, DEF_value__h13832, 8u);
      backing.DEF_value__h13832 = DEF_value__h13832;
      vcd_write_val(sim_hdl, num++, DEF_x__h10250, 6u);
      backing.DEF_x__h10250 = DEF_x__h10250;
      vcd_write_val(sim_hdl, num++, DEF_x__h10348, 6u);
      backing.DEF_x__h10348 = DEF_x__h10348;
      vcd_write_val(sim_hdl, num++, DEF_x__h13060, 64u);
      backing.DEF_x__h13060 = DEF_x__h13060;
      vcd_write_val(sim_hdl, num++, DEF_x__h13670, 32u);
      backing.DEF_x__h13670 = DEF_x__h13670;
      vcd_write_val(sim_hdl, num++, DEF_x__h3628, 6u);
      backing.DEF_x__h3628 = DEF_x__h3628;
      vcd_write_val(sim_hdl, num++, DEF_x__h3790, 6u);
      backing.DEF_x__h3790 = DEF_x__h3790;
      vcd_write_val(sim_hdl, num++, DEF_x__h5082, 6u);
      backing.DEF_x__h5082 = DEF_x__h5082;
      vcd_write_val(sim_hdl, num++, DEF_x__h5194, 6u);
      backing.DEF_x__h5194 = DEF_x__h5194;
      vcd_write_val(sim_hdl, num++, DEF_x__h7906, 6u);
      backing.DEF_x__h7906 = DEF_x__h7906;
      vcd_write_val(sim_hdl, num++, DEF_x__h8068, 6u);
      backing.DEF_x__h8068 = DEF_x__h8068;
      vcd_write_val(sim_hdl, num++, DEF_x__h9258, 6u);
      backing.DEF_x__h9258 = DEF_x__h9258;
      vcd_write_val(sim_hdl, num++, DEF_x__h9358, 6u);
      backing.DEF_x__h9358 = DEF_x__h9358;
      vcd_write_val(sim_hdl, num++, DEF_x_data__h12994, 32u);
      backing.DEF_x_data__h12994 = DEF_x_data__h12994;
      vcd_write_val(sim_hdl, num++, DEF_y__h13528, 32u);
      backing.DEF_y__h13528 = DEF_y__h13528;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_araddr, 64u);
      backing.PORT_M00_AXI_araddr = PORT_M00_AXI_araddr;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_arburst, 2u);
      backing.PORT_M00_AXI_arburst = PORT_M00_AXI_arburst;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_arcache, 4u);
      backing.PORT_M00_AXI_arcache = PORT_M00_AXI_arcache;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_arid, 16u);
      backing.PORT_M00_AXI_arid = PORT_M00_AXI_arid;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_arlen, 8u);
      backing.PORT_M00_AXI_arlen = PORT_M00_AXI_arlen;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_arlock, 1u);
      backing.PORT_M00_AXI_arlock = PORT_M00_AXI_arlock;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_arprot, 3u);
      backing.PORT_M00_AXI_arprot = PORT_M00_AXI_arprot;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_arqos, 4u);
      backing.PORT_M00_AXI_arqos = PORT_M00_AXI_arqos;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_arregion, 4u);
      backing.PORT_M00_AXI_arregion = PORT_M00_AXI_arregion;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_arsize, 3u);
      backing.PORT_M00_AXI_arsize = PORT_M00_AXI_arsize;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_aruser, 0u);
      backing.PORT_M00_AXI_aruser = PORT_M00_AXI_aruser;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_arvalid, 1u);
      backing.PORT_M00_AXI_arvalid = PORT_M00_AXI_arvalid;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_awaddr, 64u);
      backing.PORT_M00_AXI_awaddr = PORT_M00_AXI_awaddr;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_awburst, 2u);
      backing.PORT_M00_AXI_awburst = PORT_M00_AXI_awburst;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_awcache, 4u);
      backing.PORT_M00_AXI_awcache = PORT_M00_AXI_awcache;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_awid, 16u);
      backing.PORT_M00_AXI_awid = PORT_M00_AXI_awid;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_awlen, 8u);
      backing.PORT_M00_AXI_awlen = PORT_M00_AXI_awlen;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_awlock, 1u);
      backing.PORT_M00_AXI_awlock = PORT_M00_AXI_awlock;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_awprot, 3u);
      backing.PORT_M00_AXI_awprot = PORT_M00_AXI_awprot;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_awqos, 4u);
      backing.PORT_M00_AXI_awqos = PORT_M00_AXI_awqos;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_awregion, 4u);
      backing.PORT_M00_AXI_awregion = PORT_M00_AXI_awregion;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_awsize, 3u);
      backing.PORT_M00_AXI_awsize = PORT_M00_AXI_awsize;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_awuser, 0u);
      backing.PORT_M00_AXI_awuser = PORT_M00_AXI_awuser;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_awvalid, 1u);
      backing.PORT_M00_AXI_awvalid = PORT_M00_AXI_awvalid;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_bready, 1u);
      backing.PORT_M00_AXI_bready = PORT_M00_AXI_bready;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_rready, 1u);
      backing.PORT_M00_AXI_rready = PORT_M00_AXI_rready;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_wdata, 32u);
      backing.PORT_M00_AXI_wdata = PORT_M00_AXI_wdata;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_wlast, 1u);
      backing.PORT_M00_AXI_wlast = PORT_M00_AXI_wlast;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_wstrb, 4u);
      backing.PORT_M00_AXI_wstrb = PORT_M00_AXI_wstrb;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_wuser, 0u);
      backing.PORT_M00_AXI_wuser = PORT_M00_AXI_wuser;
      vcd_write_val(sim_hdl, num++, PORT_M00_AXI_wvalid, 1u);
      backing.PORT_M00_AXI_wvalid = PORT_M00_AXI_wvalid;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_araddr, 1u);
      backing.PORT_RDY_M00_AXI_araddr = PORT_RDY_M00_AXI_araddr;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_arburst, 1u);
      backing.PORT_RDY_M00_AXI_arburst = PORT_RDY_M00_AXI_arburst;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_arcache, 1u);
      backing.PORT_RDY_M00_AXI_arcache = PORT_RDY_M00_AXI_arcache;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_arid, 1u);
      backing.PORT_RDY_M00_AXI_arid = PORT_RDY_M00_AXI_arid;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_arlen, 1u);
      backing.PORT_RDY_M00_AXI_arlen = PORT_RDY_M00_AXI_arlen;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_arlock, 1u);
      backing.PORT_RDY_M00_AXI_arlock = PORT_RDY_M00_AXI_arlock;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_arprot, 1u);
      backing.PORT_RDY_M00_AXI_arprot = PORT_RDY_M00_AXI_arprot;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_arqos, 1u);
      backing.PORT_RDY_M00_AXI_arqos = PORT_RDY_M00_AXI_arqos;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_arregion, 1u);
      backing.PORT_RDY_M00_AXI_arregion = PORT_RDY_M00_AXI_arregion;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_arsize, 1u);
      backing.PORT_RDY_M00_AXI_arsize = PORT_RDY_M00_AXI_arsize;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_aruser, 1u);
      backing.PORT_RDY_M00_AXI_aruser = PORT_RDY_M00_AXI_aruser;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_arvalid, 1u);
      backing.PORT_RDY_M00_AXI_arvalid = PORT_RDY_M00_AXI_arvalid;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_awaddr, 1u);
      backing.PORT_RDY_M00_AXI_awaddr = PORT_RDY_M00_AXI_awaddr;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_awburst, 1u);
      backing.PORT_RDY_M00_AXI_awburst = PORT_RDY_M00_AXI_awburst;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_awcache, 1u);
      backing.PORT_RDY_M00_AXI_awcache = PORT_RDY_M00_AXI_awcache;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_awid, 1u);
      backing.PORT_RDY_M00_AXI_awid = PORT_RDY_M00_AXI_awid;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_awlen, 1u);
      backing.PORT_RDY_M00_AXI_awlen = PORT_RDY_M00_AXI_awlen;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_awlock, 1u);
      backing.PORT_RDY_M00_AXI_awlock = PORT_RDY_M00_AXI_awlock;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_awprot, 1u);
      backing.PORT_RDY_M00_AXI_awprot = PORT_RDY_M00_AXI_awprot;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_awqos, 1u);
      backing.PORT_RDY_M00_AXI_awqos = PORT_RDY_M00_AXI_awqos;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_awregion, 1u);
      backing.PORT_RDY_M00_AXI_awregion = PORT_RDY_M00_AXI_awregion;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_awsize, 1u);
      backing.PORT_RDY_M00_AXI_awsize = PORT_RDY_M00_AXI_awsize;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_awuser, 1u);
      backing.PORT_RDY_M00_AXI_awuser = PORT_RDY_M00_AXI_awuser;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_awvalid, 1u);
      backing.PORT_RDY_M00_AXI_awvalid = PORT_RDY_M00_AXI_awvalid;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_bin, 1u);
      backing.PORT_RDY_M00_AXI_bin = PORT_RDY_M00_AXI_bin;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_bready, 1u);
      backing.PORT_RDY_M00_AXI_bready = PORT_RDY_M00_AXI_bready;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_parready, 1u);
      backing.PORT_RDY_M00_AXI_parready = PORT_RDY_M00_AXI_parready;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_pawready, 1u);
      backing.PORT_RDY_M00_AXI_pawready = PORT_RDY_M00_AXI_pawready;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_pbvalid, 1u);
      backing.PORT_RDY_M00_AXI_pbvalid = PORT_RDY_M00_AXI_pbvalid;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_prchannel, 1u);
      backing.PORT_RDY_M00_AXI_prchannel = PORT_RDY_M00_AXI_prchannel;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_prvalid, 1u);
      backing.PORT_RDY_M00_AXI_prvalid = PORT_RDY_M00_AXI_prvalid;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_pwready, 1u);
      backing.PORT_RDY_M00_AXI_pwready = PORT_RDY_M00_AXI_pwready;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_rready, 1u);
      backing.PORT_RDY_M00_AXI_rready = PORT_RDY_M00_AXI_rready;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_wdata, 1u);
      backing.PORT_RDY_M00_AXI_wdata = PORT_RDY_M00_AXI_wdata;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_wlast, 1u);
      backing.PORT_RDY_M00_AXI_wlast = PORT_RDY_M00_AXI_wlast;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_wstrb, 1u);
      backing.PORT_RDY_M00_AXI_wstrb = PORT_RDY_M00_AXI_wstrb;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_wuser, 1u);
      backing.PORT_RDY_M00_AXI_wuser = PORT_RDY_M00_AXI_wuser;
      vcd_write_val(sim_hdl, num++, PORT_RDY_M00_AXI_wvalid, 1u);
      backing.PORT_RDY_M00_AXI_wvalid = PORT_RDY_M00_AXI_wvalid;
      vcd_write_val(sim_hdl, num++, PORT_RDY_S00_AXI_arready, 1u);
      backing.PORT_RDY_S00_AXI_arready = PORT_RDY_S00_AXI_arready;
      vcd_write_val(sim_hdl, num++, PORT_RDY_S00_AXI_awready, 1u);
      backing.PORT_RDY_S00_AXI_awready = PORT_RDY_S00_AXI_awready;
      vcd_write_val(sim_hdl, num++, PORT_RDY_S00_AXI_bresp, 1u);
      backing.PORT_RDY_S00_AXI_bresp = PORT_RDY_S00_AXI_bresp;
      vcd_write_val(sim_hdl, num++, PORT_RDY_S00_AXI_bvalid, 1u);
      backing.PORT_RDY_S00_AXI_bvalid = PORT_RDY_S00_AXI_bvalid;
      vcd_write_val(sim_hdl, num++, PORT_RDY_S00_AXI_paraddr, 1u);
      backing.PORT_RDY_S00_AXI_paraddr = PORT_RDY_S00_AXI_paraddr;
      vcd_write_val(sim_hdl, num++, PORT_RDY_S00_AXI_parprot, 1u);
      backing.PORT_RDY_S00_AXI_parprot = PORT_RDY_S00_AXI_parprot;
      vcd_write_val(sim_hdl, num++, PORT_RDY_S00_AXI_parvalid, 1u);
      backing.PORT_RDY_S00_AXI_parvalid = PORT_RDY_S00_AXI_parvalid;
      vcd_write_val(sim_hdl, num++, PORT_RDY_S00_AXI_pawaddr, 1u);
      backing.PORT_RDY_S00_AXI_pawaddr = PORT_RDY_S00_AXI_pawaddr;
      vcd_write_val(sim_hdl, num++, PORT_RDY_S00_AXI_pawprot, 1u);
      backing.PORT_RDY_S00_AXI_pawprot = PORT_RDY_S00_AXI_pawprot;
      vcd_write_val(sim_hdl, num++, PORT_RDY_S00_AXI_pawvalid, 1u);
      backing.PORT_RDY_S00_AXI_pawvalid = PORT_RDY_S00_AXI_pawvalid;
      vcd_write_val(sim_hdl, num++, PORT_RDY_S00_AXI_pbready, 1u);
      backing.PORT_RDY_S00_AXI_pbready = PORT_RDY_S00_AXI_pbready;
      vcd_write_val(sim_hdl, num++, PORT_RDY_S00_AXI_prready, 1u);
      backing.PORT_RDY_S00_AXI_prready = PORT_RDY_S00_AXI_prready;
      vcd_write_val(sim_hdl, num++, PORT_RDY_S00_AXI_pwdata, 1u);
      backing.PORT_RDY_S00_AXI_pwdata = PORT_RDY_S00_AXI_pwdata;
      vcd_write_val(sim_hdl, num++, PORT_RDY_S00_AXI_pwstrb, 1u);
      backing.PORT_RDY_S00_AXI_pwstrb = PORT_RDY_S00_AXI_pwstrb;
      vcd_write_val(sim_hdl, num++, PORT_RDY_S00_AXI_pwvalid, 1u);
      backing.PORT_RDY_S00_AXI_pwvalid = PORT_RDY_S00_AXI_pwvalid;
      vcd_write_val(sim_hdl, num++, PORT_RDY_S00_AXI_rdata, 1u);
      backing.PORT_RDY_S00_AXI_rdata = PORT_RDY_S00_AXI_rdata;
      vcd_write_val(sim_hdl, num++, PORT_RDY_S00_AXI_rresp, 1u);
      backing.PORT_RDY_S00_AXI_rresp = PORT_RDY_S00_AXI_rresp;
      vcd_write_val(sim_hdl, num++, PORT_RDY_S00_AXI_rvalid, 1u);
      backing.PORT_RDY_S00_AXI_rvalid = PORT_RDY_S00_AXI_rvalid;
      vcd_write_val(sim_hdl, num++, PORT_RDY_S00_AXI_wready, 1u);
      backing.PORT_RDY_S00_AXI_wready = PORT_RDY_S00_AXI_wready;
      vcd_write_val(sim_hdl, num++, PORT_S00_AXI_arready, 1u);
      backing.PORT_S00_AXI_arready = PORT_S00_AXI_arready;
      vcd_write_val(sim_hdl, num++, PORT_S00_AXI_awready, 1u);
      backing.PORT_S00_AXI_awready = PORT_S00_AXI_awready;
      vcd_write_val(sim_hdl, num++, PORT_S00_AXI_bresp, 2u);
      backing.PORT_S00_AXI_bresp = PORT_S00_AXI_bresp;
      vcd_write_val(sim_hdl, num++, PORT_S00_AXI_bvalid, 1u);
      backing.PORT_S00_AXI_bvalid = PORT_S00_AXI_bvalid;
      vcd_write_val(sim_hdl, num++, PORT_S00_AXI_rdata, 32u);
      backing.PORT_S00_AXI_rdata = PORT_S00_AXI_rdata;
      vcd_write_val(sim_hdl, num++, PORT_S00_AXI_rresp, 2u);
      backing.PORT_S00_AXI_rresp = PORT_S00_AXI_rresp;
      vcd_write_val(sim_hdl, num++, PORT_S00_AXI_rvalid, 1u);
      backing.PORT_S00_AXI_rvalid = PORT_S00_AXI_rvalid;
      vcd_write_val(sim_hdl, num++, PORT_S00_AXI_wready, 1u);
      backing.PORT_S00_AXI_wready = PORT_S00_AXI_wready;
    }
}

void MOD_mkASICBuffer::vcd_prims(tVCDDumpType dt, MOD_mkASICBuffer &backing)
{
  INST_axi_beat_count.dump_VCD(dt, backing.INST_axi_beat_count);
  INST_axi_burst_length.dump_VCD(dt, backing.INST_axi_burst_length);
  INST_ddr_size.dump_VCD(dt, backing.INST_ddr_size);
  INST_ip_current_write_address.dump_VCD(dt, backing.INST_ip_current_write_address);
  INST_ip_data.dump_VCD(dt, backing.INST_ip_data);
  INST_ip_data_amount.dump_VCD(dt, backing.INST_ip_data_amount);
  INST_ip_data_buffer.dump_VCD(dt, backing.INST_ip_data_buffer);
  INST_ip_data_counter.dump_VCD(dt, backing.INST_ip_data_counter);
  INST_ip_data_get_start.dump_VCD(dt, backing.INST_ip_data_get_start);
  INST_ip_test_register.dump_VCD(dt, backing.INST_ip_test_register);
  INST_ip_time_setup.dump_VCD(dt, backing.INST_ip_time_setup);
  INST_master_read_arreadyIn.dump_VCD(dt, backing.INST_master_read_arreadyIn);
  INST_master_read_in_memory.dump_VCD(dt, backing.INST_master_read_in_memory);
  INST_master_read_in_pwClear.dump_VCD(dt, backing.INST_master_read_in_pwClear);
  INST_master_read_in_pwDequeue.dump_VCD(dt, backing.INST_master_read_in_pwDequeue);
  INST_master_read_in_pwEnqueue.dump_VCD(dt, backing.INST_master_read_in_pwEnqueue);
  INST_master_read_in_rCache.dump_VCD(dt, backing.INST_master_read_in_rCache);
  INST_master_read_in_rRdPtr.dump_VCD(dt, backing.INST_master_read_in_rRdPtr);
  INST_master_read_in_rWrPtr.dump_VCD(dt, backing.INST_master_read_in_rWrPtr);
  INST_master_read_in_wDataIn.dump_VCD(dt, backing.INST_master_read_in_wDataIn);
  INST_master_read_in_wDataOut.dump_VCD(dt, backing.INST_master_read_in_wDataOut);
  INST_master_read_isRst_isInReset.dump_VCD(dt, backing.INST_master_read_isRst_isInReset);
  INST_master_read_out.dump_VCD(dt, backing.INST_master_read_out);
  INST_master_read_out_1_memory.dump_VCD(dt, backing.INST_master_read_out_1_memory);
  INST_master_read_out_1_pwClear.dump_VCD(dt, backing.INST_master_read_out_1_pwClear);
  INST_master_read_out_1_pwDequeue.dump_VCD(dt, backing.INST_master_read_out_1_pwDequeue);
  INST_master_read_out_1_pwEnqueue.dump_VCD(dt, backing.INST_master_read_out_1_pwEnqueue);
  INST_master_read_out_1_rCache.dump_VCD(dt, backing.INST_master_read_out_1_rCache);
  INST_master_read_out_1_rRdPtr.dump_VCD(dt, backing.INST_master_read_out_1_rRdPtr);
  INST_master_read_out_1_rWrPtr.dump_VCD(dt, backing.INST_master_read_out_1_rWrPtr);
  INST_master_read_out_1_wDataIn.dump_VCD(dt, backing.INST_master_read_out_1_wDataIn);
  INST_master_read_out_1_wDataOut.dump_VCD(dt, backing.INST_master_read_out_1_wDataOut);
  INST_master_read_rinpkg.dump_VCD(dt, backing.INST_master_read_rinpkg);
  INST_master_read_rvalidIn.dump_VCD(dt, backing.INST_master_read_rvalidIn);
  INST_master_read_waraddr.dump_VCD(dt, backing.INST_master_read_waraddr);
  INST_master_read_warburst.dump_VCD(dt, backing.INST_master_read_warburst);
  INST_master_read_warcache.dump_VCD(dt, backing.INST_master_read_warcache);
  INST_master_read_warid.dump_VCD(dt, backing.INST_master_read_warid);
  INST_master_read_warlen.dump_VCD(dt, backing.INST_master_read_warlen);
  INST_master_read_warlock.dump_VCD(dt, backing.INST_master_read_warlock);
  INST_master_read_warprot.dump_VCD(dt, backing.INST_master_read_warprot);
  INST_master_read_warqos.dump_VCD(dt, backing.INST_master_read_warqos);
  INST_master_read_warregion.dump_VCD(dt, backing.INST_master_read_warregion);
  INST_master_read_warsize.dump_VCD(dt, backing.INST_master_read_warsize);
  INST_master_read_waruser.dump_VCD(dt, backing.INST_master_read_waruser);
  INST_master_write_in_addr_memory.dump_VCD(dt, backing.INST_master_write_in_addr_memory);
  INST_master_write_in_addr_pwClear.dump_VCD(dt, backing.INST_master_write_in_addr_pwClear);
  INST_master_write_in_addr_pwDequeue.dump_VCD(dt, backing.INST_master_write_in_addr_pwDequeue);
  INST_master_write_in_addr_pwEnqueue.dump_VCD(dt, backing.INST_master_write_in_addr_pwEnqueue);
  INST_master_write_in_addr_rCache.dump_VCD(dt, backing.INST_master_write_in_addr_rCache);
  INST_master_write_in_addr_rRdPtr.dump_VCD(dt, backing.INST_master_write_in_addr_rRdPtr);
  INST_master_write_in_addr_rWrPtr.dump_VCD(dt, backing.INST_master_write_in_addr_rWrPtr);
  INST_master_write_in_addr_wDataIn.dump_VCD(dt, backing.INST_master_write_in_addr_wDataIn);
  INST_master_write_in_addr_wDataOut.dump_VCD(dt, backing.INST_master_write_in_addr_wDataOut);
  INST_master_write_in_data_memory.dump_VCD(dt, backing.INST_master_write_in_data_memory);
  INST_master_write_in_data_pwClear.dump_VCD(dt, backing.INST_master_write_in_data_pwClear);
  INST_master_write_in_data_pwDequeue.dump_VCD(dt, backing.INST_master_write_in_data_pwDequeue);
  INST_master_write_in_data_pwEnqueue.dump_VCD(dt, backing.INST_master_write_in_data_pwEnqueue);
  INST_master_write_in_data_rCache.dump_VCD(dt, backing.INST_master_write_in_data_rCache);
  INST_master_write_in_data_rRdPtr.dump_VCD(dt, backing.INST_master_write_in_data_rRdPtr);
  INST_master_write_in_data_rWrPtr.dump_VCD(dt, backing.INST_master_write_in_data_rWrPtr);
  INST_master_write_in_data_wDataIn.dump_VCD(dt, backing.INST_master_write_in_data_wDataIn);
  INST_master_write_in_data_wDataOut.dump_VCD(dt, backing.INST_master_write_in_data_wDataOut);
  INST_master_write_isRst_isInReset.dump_VCD(dt, backing.INST_master_write_isRst_isInReset);
  INST_master_write_out_memory.dump_VCD(dt, backing.INST_master_write_out_memory);
  INST_master_write_out_pwClear.dump_VCD(dt, backing.INST_master_write_out_pwClear);
  INST_master_write_out_pwDequeue.dump_VCD(dt, backing.INST_master_write_out_pwDequeue);
  INST_master_write_out_pwEnqueue.dump_VCD(dt, backing.INST_master_write_out_pwEnqueue);
  INST_master_write_out_rCache.dump_VCD(dt, backing.INST_master_write_out_rCache);
  INST_master_write_out_rRdPtr.dump_VCD(dt, backing.INST_master_write_out_rRdPtr);
  INST_master_write_out_rWrPtr.dump_VCD(dt, backing.INST_master_write_out_rWrPtr);
  INST_master_write_out_wDataIn.dump_VCD(dt, backing.INST_master_write_out_wDataIn);
  INST_master_write_out_wDataOut.dump_VCD(dt, backing.INST_master_write_out_wDataOut);
  INST_master_write_rinpkg.dump_VCD(dt, backing.INST_master_write_rinpkg);
  INST_master_write_wawaddr.dump_VCD(dt, backing.INST_master_write_wawaddr);
  INST_master_write_wawburst.dump_VCD(dt, backing.INST_master_write_wawburst);
  INST_master_write_wawcache.dump_VCD(dt, backing.INST_master_write_wawcache);
  INST_master_write_wawid.dump_VCD(dt, backing.INST_master_write_wawid);
  INST_master_write_wawlen.dump_VCD(dt, backing.INST_master_write_wawlen);
  INST_master_write_wawlock.dump_VCD(dt, backing.INST_master_write_wawlock);
  INST_master_write_wawprot.dump_VCD(dt, backing.INST_master_write_wawprot);
  INST_master_write_wawqos.dump_VCD(dt, backing.INST_master_write_wawqos);
  INST_master_write_wawready.dump_VCD(dt, backing.INST_master_write_wawready);
  INST_master_write_wawregion.dump_VCD(dt, backing.INST_master_write_wawregion);
  INST_master_write_wawsize.dump_VCD(dt, backing.INST_master_write_wawsize);
  INST_master_write_wawuser.dump_VCD(dt, backing.INST_master_write_wawuser);
  INST_master_write_wpbvalid.dump_VCD(dt, backing.INST_master_write_wpbvalid);
  INST_master_write_wwdata.dump_VCD(dt, backing.INST_master_write_wwdata);
  INST_master_write_wwlast.dump_VCD(dt, backing.INST_master_write_wwlast);
  INST_master_write_wwready.dump_VCD(dt, backing.INST_master_write_wwready);
  INST_master_write_wwstrb.dump_VCD(dt, backing.INST_master_write_wwstrb);
  INST_master_write_wwuser.dump_VCD(dt, backing.INST_master_write_wwuser);
  INST_pci_start.dump_VCD(dt, backing.INST_pci_start);
  INST_slave_read_araddrIn.dump_VCD(dt, backing.INST_slave_read_araddrIn);
  INST_slave_read_arprotIn.dump_VCD(dt, backing.INST_slave_read_arprotIn);
  INST_slave_read_arvalidIn.dump_VCD(dt, backing.INST_slave_read_arvalidIn);
  INST_slave_read_in.dump_VCD(dt, backing.INST_slave_read_in);
  INST_slave_read_isRst_isInReset.dump_VCD(dt, backing.INST_slave_read_isRst_isInReset);
  INST_slave_read_out.dump_VCD(dt, backing.INST_slave_read_out);
  INST_slave_read_rdataOut.dump_VCD(dt, backing.INST_slave_read_rdataOut);
  INST_slave_read_rreadyIn.dump_VCD(dt, backing.INST_slave_read_rreadyIn);
  INST_slave_read_rrespOut.dump_VCD(dt, backing.INST_slave_read_rrespOut);
  INST_slave_write_addrIn_rv.dump_VCD(dt, backing.INST_slave_write_addrIn_rv);
  INST_slave_write_awaddrIn.dump_VCD(dt, backing.INST_slave_write_awaddrIn);
  INST_slave_write_awprotIn.dump_VCD(dt, backing.INST_slave_write_awprotIn);
  INST_slave_write_awvalidIn.dump_VCD(dt, backing.INST_slave_write_awvalidIn);
  INST_slave_write_breadyIn.dump_VCD(dt, backing.INST_slave_write_breadyIn);
  INST_slave_write_brespOut.dump_VCD(dt, backing.INST_slave_write_brespOut);
  INST_slave_write_dataIn_rv.dump_VCD(dt, backing.INST_slave_write_dataIn_rv);
  INST_slave_write_in.dump_VCD(dt, backing.INST_slave_write_in);
  INST_slave_write_isRst_isInReset.dump_VCD(dt, backing.INST_slave_write_isRst_isInReset);
  INST_slave_write_out.dump_VCD(dt, backing.INST_slave_write_out);
  INST_slave_write_wdataIn.dump_VCD(dt, backing.INST_slave_write_wdataIn);
  INST_slave_write_wstrbIn.dump_VCD(dt, backing.INST_slave_write_wstrbIn);
  INST_slave_write_wvalidIn.dump_VCD(dt, backing.INST_slave_write_wvalidIn);
  INST_wnext.dump_VCD(dt, backing.INST_wnext);
}
