$date
	Sat Oct 22 23:57:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#959911
b1110 !
1"
#959914
b1110 &
b1110 %
1$
#959915
0"
#959918
b111 &
b111 %
#959922
b10110 &
b10110 %
#959926
b1011 &
b1011 %
#959930
b100010 &
b100010 %
#959934
b10001 &
b10001 %
#959938
b110100 &
b110100 %
#959942
b11010 &
b11010 %
#959946
b1101 &
b1101 %
#959950
b101000 &
b101000 %
#959954
b10100 &
b10100 %
#959958
b1010 &
b1010 %
#959962
b101 &
b101 %
#959966
b10000 &
b10000 %
#959970
b1000 &
b1000 %
#959974
b100 &
b100 %
#959978
b10 &
b10 %
#959982
b1 &
1#
b1 %
#959986
b0 &
b0 %
0#
0$
#1993541
b1011 !
1"
#1993542
b1011 &
b1011 %
1$
#1993543
0"
#1993546
b100010 &
b100010 %
#1993550
b10001 &
b10001 %
#1993554
b110100 &
b110100 %
#1993558
b11010 &
b11010 %
#1993562
b1101 &
b1101 %
#1993566
b101000 &
b101000 %
#1993570
b10100 &
b10100 %
#1993574
b1010 &
b1010 %
#1993578
b101 &
b101 %
#1993582
b10000 &
b10000 %
#1993586
b1000 &
b1000 %
#1993590
b100 &
b100 %
#1993594
b10 &
b10 %
#1993598
b1 &
1#
b1 %
#1993602
b0 &
b0 %
0#
0$
#2949102
b10 &
b10 %
1$
b10 !
1"
#2949103
0"
#2949106
b1 &
b1 %
1#
#2949110
b0 &
0#
b0 %
0$
#4500012
