// conv5.vp
//;my $bW = $self->get_parent()->get_parent()->get_parent()->get_param('bitWidth');

module `mname` (
input logic [`$bW-1`:0] a,
input logic b,
input logic [31:0] index,
input logic clk,
output logic [`2*$bW-1`:0] z
);


	always @(posedge clk)
	begin
		z<=((a*b)<<index);
	end

// Empty module
endmodule: `mname`
