// Seed: 103488565
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input wand id_2,
    output uwire id_3
);
  assign id_3 = id_0;
  wire id_5;
endmodule
module module_1 (
    input uwire id_0,
    input wor   id_1,
    input tri0  id_2
);
  assign id_4 = 1'b0;
  module_0(
      id_2, id_2, id_4, id_4
  );
  rpmos (.id_0(""), .id_1(1), .id_2(id_1), .id_3(id_0), .id_4(id_2), .id_5(id_1));
  assign id_4 = id_0;
endmodule
