//=============================================================================
//
// FILE:        SMMUImplDef1Settings.xml
//
// DESCRIPTION: This file contains the HAL XML properties for the xPU2 driver.
//
//=============================================================================
//
//                             Edit History
//
// $Header:  $
// $DateTime: $
// $Author: $
// $Change: $
//
// when         who     what, where, why
// ----------   ---     -------------------------------------------------------
// 01/06/2015   sc      Initial revision
//
//=============================================================================
// Copyright (c) 2015
// Qualcomm Technologies Incorporated.
// All Rights Reserved.
// Qualcomm Confidential and Proprietary
//=============================================================================
#include "SMMUMasters.h"
#include "SMMUConfig.h"

// /dev/smmu_V1 settings are based on nazgul_v1_recommended_settings.xlsx provided by HW team.

<driver name="NULL">

  <device id="/dev/smmu_V1">

    <props id=SMMU_APPS_TCU type="SMMUImplDef1ConfigEntry_t">
      {0x0, 0, 0, 0, 0, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, 0, {0, 0, 0, 0, 0, 0, 0, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0, {0, 0, 0, 0, 0, 0, 0, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0, {0, 0, 0, 0, 0, 0, 0, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0x0, {0, 0, 0, 0, 0, 0, 0, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0, {0, 0, 0, 0, 0, 0, 0, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0, {0, 0, 0, 0, 0, 0, 0, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0, 0, 0, 0, 0, 0, 0, 0, 0, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0, {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, {0, 0, 0, 0}, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, 0, 0, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}}
    </props>

    <props id=SMMU_MMSS_OXILI type="SMMUImplDef1ConfigEntry_t">
      {0x05040000, 2, 0, 0, 0, SMMU_IMPLDEF1_MICRO_MMU_CTRL_VAL, SMMU_IMPLDEF1_HTW_AREQ_CTRL_VAL, SMMU_IMPLDEF1_HUM_CFG_VAL, SMMU_IMPLDEF1_V2_FILTER_CFG_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, 0, {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0}, {0, 0, 0, 0}, 0x204, 0x11000, 0x800, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, 0x1A5551, 0x2AAA2F82, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}, SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL, {SMMU_IMPLDEF1_INVALID_VAL, SMMU_IMPLDEF1_INVALID_VAL}}
    </props>
  </device>

</driver>
