<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NMSIS-Core: Core CSR Register Access</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nmsis_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NMSIS-Core
   &#160;<span id="projectnumber">Version 1.3.1</span>
   </div>
   <div id="projectbrief">NMSIS-Core support for Nuclei processor-based devices</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__NMSIS__Core__CSR__Register__Access.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Core CSR Register Access</div>  </div>
</div><!--header-->
<div class="contents">

<p>Functions to access the Core CSR Registers.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab68e26f20086bc54e8fc3af533c8ed7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gab68e26f20086bc54e8fc3af533c8ed7f">__RV_CSR_SWAP</a>(csr,  val)</td></tr>
<tr class="memdesc:gab68e26f20086bc54e8fc3af533c8ed7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSR operation Macro for csrrw instruction.  <a href="group__NMSIS__Core__CSR__Register__Access.html#gab68e26f20086bc54e8fc3af533c8ed7f">More...</a><br /></td></tr>
<tr class="separator:gab68e26f20086bc54e8fc3af533c8ed7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga355c96e5bd1ab3df0203e23a887c00c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(csr)</td></tr>
<tr class="memdesc:ga355c96e5bd1ab3df0203e23a887c00c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSR operation Macro for csrr instruction.  <a href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">More...</a><br /></td></tr>
<tr class="separator:ga355c96e5bd1ab3df0203e23a887c00c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2d43f43f3f333cfd8e5a326a2aed413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(csr,  val)</td></tr>
<tr class="memdesc:gaa2d43f43f3f333cfd8e5a326a2aed413"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSR operation Macro for csrw instruction.  <a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">More...</a><br /></td></tr>
<tr class="separator:gaa2d43f43f3f333cfd8e5a326a2aed413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01a3710ed5d399eec664b69fd01b33fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga01a3710ed5d399eec664b69fd01b33fb">__RV_CSR_READ_SET</a>(csr,  val)</td></tr>
<tr class="memdesc:ga01a3710ed5d399eec664b69fd01b33fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSR operation Macro for csrrs instruction.  <a href="group__NMSIS__Core__CSR__Register__Access.html#ga01a3710ed5d399eec664b69fd01b33fb">More...</a><br /></td></tr>
<tr class="separator:ga01a3710ed5d399eec664b69fd01b33fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdbd9b5a14b44913675d0fa73ca6716f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(csr,  val)</td></tr>
<tr class="memdesc:gafdbd9b5a14b44913675d0fa73ca6716f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSR operation Macro for csrs instruction.  <a href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">More...</a><br /></td></tr>
<tr class="separator:gafdbd9b5a14b44913675d0fa73ca6716f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ead73950cec4e7221a24500846f39a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga1ead73950cec4e7221a24500846f39a2">__RV_CSR_READ_CLEAR</a>(csr,  val)</td></tr>
<tr class="memdesc:ga1ead73950cec4e7221a24500846f39a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSR operation Macro for csrrc instruction.  <a href="group__NMSIS__Core__CSR__Register__Access.html#ga1ead73950cec4e7221a24500846f39a2">More...</a><br /></td></tr>
<tr class="separator:ga1ead73950cec4e7221a24500846f39a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14cf0513f6b576fcd1ff700b08f65543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(csr,  val)</td></tr>
<tr class="memdesc:ga14cf0513f6b576fcd1ff700b08f65543"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSR operation Macro for csrc instruction.  <a href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">More...</a><br /></td></tr>
<tr class="separator:ga14cf0513f6b576fcd1ff700b08f65543"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gac3c2aa01863c7b015e1fbfb4b0f334b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gac3c2aa01863c7b015e1fbfb4b0f334b7">__switch_mode</a> (uint8_t mode, uintptr_t stack, void(*entry_point)(void))</td></tr>
<tr class="memdesc:gac3c2aa01863c7b015e1fbfb4b0f334b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">switch privilege from machine mode to others.  <a href="group__NMSIS__Core__CSR__Register__Access.html#gac3c2aa01863c7b015e1fbfb4b0f334b7">More...</a><br /></td></tr>
<tr class="separator:gac3c2aa01863c7b015e1fbfb4b0f334b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae84bf4e95944e61937f4ed2453e5ef23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gae84bf4e95944e61937f4ed2453e5ef23">__enable_irq</a> (void)</td></tr>
<tr class="memdesc:gae84bf4e95944e61937f4ed2453e5ef23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable IRQ Interrupts.  <a href="group__NMSIS__Core__CSR__Register__Access.html#gae84bf4e95944e61937f4ed2453e5ef23">More...</a><br /></td></tr>
<tr class="separator:gae84bf4e95944e61937f4ed2453e5ef23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2299877e4ba3e162ca9dbabd6e0abef6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga2299877e4ba3e162ca9dbabd6e0abef6">__disable_irq</a> (void)</td></tr>
<tr class="memdesc:ga2299877e4ba3e162ca9dbabd6e0abef6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable IRQ Interrupts.  <a href="group__NMSIS__Core__CSR__Register__Access.html#ga2299877e4ba3e162ca9dbabd6e0abef6">More...</a><br /></td></tr>
<tr class="separator:ga2299877e4ba3e162ca9dbabd6e0abef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b540a739c0e8cec2f2b0349aaa2c8ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga2b540a739c0e8cec2f2b0349aaa2c8ee">__enable_ext_irq</a> (void)</td></tr>
<tr class="memdesc:ga2b540a739c0e8cec2f2b0349aaa2c8ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable External IRQ Interrupts.  <a href="group__NMSIS__Core__CSR__Register__Access.html#ga2b540a739c0e8cec2f2b0349aaa2c8ee">More...</a><br /></td></tr>
<tr class="separator:ga2b540a739c0e8cec2f2b0349aaa2c8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4103c4b1c2e4b9962998f784ef25a9b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga4103c4b1c2e4b9962998f784ef25a9b2">__disable_ext_irq</a> (void)</td></tr>
<tr class="memdesc:ga4103c4b1c2e4b9962998f784ef25a9b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable External IRQ Interrupts.  <a href="group__NMSIS__Core__CSR__Register__Access.html#ga4103c4b1c2e4b9962998f784ef25a9b2">More...</a><br /></td></tr>
<tr class="separator:ga4103c4b1c2e4b9962998f784ef25a9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac83f8b12ddd74b8afab96b8b932ad7c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gac83f8b12ddd74b8afab96b8b932ad7c3">__enable_timer_irq</a> (void)</td></tr>
<tr class="memdesc:gac83f8b12ddd74b8afab96b8b932ad7c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Timer IRQ Interrupts.  <a href="group__NMSIS__Core__CSR__Register__Access.html#gac83f8b12ddd74b8afab96b8b932ad7c3">More...</a><br /></td></tr>
<tr class="separator:gac83f8b12ddd74b8afab96b8b932ad7c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga136e4932ffd82e965d6a527b82b630f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga136e4932ffd82e965d6a527b82b630f9">__disable_timer_irq</a> (void)</td></tr>
<tr class="memdesc:ga136e4932ffd82e965d6a527b82b630f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Timer IRQ Interrupts.  <a href="group__NMSIS__Core__CSR__Register__Access.html#ga136e4932ffd82e965d6a527b82b630f9">More...</a><br /></td></tr>
<tr class="separator:ga136e4932ffd82e965d6a527b82b630f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad0ea08da14cd5c2a31ddc9144be1fb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gaad0ea08da14cd5c2a31ddc9144be1fb0">__enable_sw_irq</a> (void)</td></tr>
<tr class="memdesc:gaad0ea08da14cd5c2a31ddc9144be1fb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable software IRQ Interrupts.  <a href="group__NMSIS__Core__CSR__Register__Access.html#gaad0ea08da14cd5c2a31ddc9144be1fb0">More...</a><br /></td></tr>
<tr class="separator:gaad0ea08da14cd5c2a31ddc9144be1fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bb4080ce969f16989baa90e69124508"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga3bb4080ce969f16989baa90e69124508">__disable_sw_irq</a> (void)</td></tr>
<tr class="memdesc:ga3bb4080ce969f16989baa90e69124508"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable software IRQ Interrupts.  <a href="group__NMSIS__Core__CSR__Register__Access.html#ga3bb4080ce969f16989baa90e69124508">More...</a><br /></td></tr>
<tr class="separator:ga3bb4080ce969f16989baa90e69124508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga061f0fa106bc1129069ad7d5d2b3be61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga061f0fa106bc1129069ad7d5d2b3be61">__disable_core_irq</a> (uint32_t irq)</td></tr>
<tr class="memdesc:ga061f0fa106bc1129069ad7d5d2b3be61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Core IRQ Interrupt.  <a href="group__NMSIS__Core__CSR__Register__Access.html#ga061f0fa106bc1129069ad7d5d2b3be61">More...</a><br /></td></tr>
<tr class="separator:ga061f0fa106bc1129069ad7d5d2b3be61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1cb25bff3cbb12f5459f49de99b1068"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gae1cb25bff3cbb12f5459f49de99b1068">__enable_core_irq</a> (uint32_t irq)</td></tr>
<tr class="memdesc:gae1cb25bff3cbb12f5459f49de99b1068"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Core IRQ Interrupt.  <a href="group__NMSIS__Core__CSR__Register__Access.html#gae1cb25bff3cbb12f5459f49de99b1068">More...</a><br /></td></tr>
<tr class="separator:gae1cb25bff3cbb12f5459f49de99b1068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc0f396555d7b12dab980369df502f68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gacc0f396555d7b12dab980369df502f68">__get_core_irq_pending</a> (uint32_t irq)</td></tr>
<tr class="memdesc:gacc0f396555d7b12dab980369df502f68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Core IRQ Interrupt Pending status.  <a href="group__NMSIS__Core__CSR__Register__Access.html#gacc0f396555d7b12dab980369df502f68">More...</a><br /></td></tr>
<tr class="separator:gacc0f396555d7b12dab980369df502f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21dd6e4dde6e10acc36b7b3d96095e3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga21dd6e4dde6e10acc36b7b3d96095e3d">__clear_core_irq_pending</a> (uint32_t irq)</td></tr>
<tr class="memdesc:ga21dd6e4dde6e10acc36b7b3d96095e3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Core IRQ Interrupt Pending status.  <a href="group__NMSIS__Core__CSR__Register__Access.html#ga21dd6e4dde6e10acc36b7b3d96095e3d">More...</a><br /></td></tr>
<tr class="separator:ga21dd6e4dde6e10acc36b7b3d96095e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc0386fc9e9c11c88d51c0e0d8c90ccd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gacc0386fc9e9c11c88d51c0e0d8c90ccd">__enable_irq_s</a> (void)</td></tr>
<tr class="memdesc:gacc0386fc9e9c11c88d51c0e0d8c90ccd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable IRQ Interrupts in supervisor mode.  <a href="group__NMSIS__Core__CSR__Register__Access.html#gacc0386fc9e9c11c88d51c0e0d8c90ccd">More...</a><br /></td></tr>
<tr class="separator:gacc0386fc9e9c11c88d51c0e0d8c90ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07252f56dc721bb8077300ea77973393"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga07252f56dc721bb8077300ea77973393">__disable_irq_s</a> (void)</td></tr>
<tr class="memdesc:ga07252f56dc721bb8077300ea77973393"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable IRQ Interrupts in supervisor mode.  <a href="group__NMSIS__Core__CSR__Register__Access.html#ga07252f56dc721bb8077300ea77973393">More...</a><br /></td></tr>
<tr class="separator:ga07252f56dc721bb8077300ea77973393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11c7677eb827e32da6d94df6c61c8ae8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga11c7677eb827e32da6d94df6c61c8ae8">__enable_ext_irq_s</a> (void)</td></tr>
<tr class="memdesc:ga11c7677eb827e32da6d94df6c61c8ae8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable External IRQ Interrupts in supervisor mode.  <a href="group__NMSIS__Core__CSR__Register__Access.html#ga11c7677eb827e32da6d94df6c61c8ae8">More...</a><br /></td></tr>
<tr class="separator:ga11c7677eb827e32da6d94df6c61c8ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a8568344a12d20b3733fa4b2b6f547a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga6a8568344a12d20b3733fa4b2b6f547a">__disable_ext_irq_s</a> (void)</td></tr>
<tr class="memdesc:ga6a8568344a12d20b3733fa4b2b6f547a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable External IRQ Interrupts in supervisor mode.  <a href="group__NMSIS__Core__CSR__Register__Access.html#ga6a8568344a12d20b3733fa4b2b6f547a">More...</a><br /></td></tr>
<tr class="separator:ga6a8568344a12d20b3733fa4b2b6f547a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga577c6ced2f4de640257240f21e9fa10c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga577c6ced2f4de640257240f21e9fa10c">__enable_timer_irq_s</a> (void)</td></tr>
<tr class="memdesc:ga577c6ced2f4de640257240f21e9fa10c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Timer IRQ Interrupts in supervisor mode.  <a href="group__NMSIS__Core__CSR__Register__Access.html#ga577c6ced2f4de640257240f21e9fa10c">More...</a><br /></td></tr>
<tr class="separator:ga577c6ced2f4de640257240f21e9fa10c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga526dcfd6dc414f707dd2fc8f4c6aa406"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga526dcfd6dc414f707dd2fc8f4c6aa406">__disable_timer_irq_s</a> (void)</td></tr>
<tr class="memdesc:ga526dcfd6dc414f707dd2fc8f4c6aa406"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Timer IRQ Interrupts in supervisor mode.  <a href="group__NMSIS__Core__CSR__Register__Access.html#ga526dcfd6dc414f707dd2fc8f4c6aa406">More...</a><br /></td></tr>
<tr class="separator:ga526dcfd6dc414f707dd2fc8f4c6aa406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb9d68b22521e7aeac5466d501e65e64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gaeb9d68b22521e7aeac5466d501e65e64">__enable_sw_irq_s</a> (void)</td></tr>
<tr class="memdesc:gaeb9d68b22521e7aeac5466d501e65e64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable software IRQ Interrupts in supervisor mode.  <a href="group__NMSIS__Core__CSR__Register__Access.html#gaeb9d68b22521e7aeac5466d501e65e64">More...</a><br /></td></tr>
<tr class="separator:gaeb9d68b22521e7aeac5466d501e65e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a72183ae010504ec0fcf82e86caf93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga80a72183ae010504ec0fcf82e86caf93">__disable_sw_irq_s</a> (void)</td></tr>
<tr class="memdesc:ga80a72183ae010504ec0fcf82e86caf93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable software IRQ Interrupts in supervisor mode.  <a href="group__NMSIS__Core__CSR__Register__Access.html#ga80a72183ae010504ec0fcf82e86caf93">More...</a><br /></td></tr>
<tr class="separator:ga80a72183ae010504ec0fcf82e86caf93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe5b4aa3150e3d7c869b3b6ad0f811c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gabe5b4aa3150e3d7c869b3b6ad0f811c2">__disable_core_irq_s</a> (uint32_t irq)</td></tr>
<tr class="memdesc:gabe5b4aa3150e3d7c869b3b6ad0f811c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Core IRQ Interrupt in supervisor mode.  <a href="group__NMSIS__Core__CSR__Register__Access.html#gabe5b4aa3150e3d7c869b3b6ad0f811c2">More...</a><br /></td></tr>
<tr class="separator:gabe5b4aa3150e3d7c869b3b6ad0f811c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4e7aa90cd41117a8894e1ae02d37dcd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gad4e7aa90cd41117a8894e1ae02d37dcd">__enable_core_irq_s</a> (uint32_t irq)</td></tr>
<tr class="memdesc:gad4e7aa90cd41117a8894e1ae02d37dcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Core IRQ Interrupt in supervisor mode.  <a href="group__NMSIS__Core__CSR__Register__Access.html#gad4e7aa90cd41117a8894e1ae02d37dcd">More...</a><br /></td></tr>
<tr class="separator:gad4e7aa90cd41117a8894e1ae02d37dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c11307de1c273f425cf343b2b987131"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga2c11307de1c273f425cf343b2b987131">__get_core_irq_pending_s</a> (uint32_t irq)</td></tr>
<tr class="memdesc:ga2c11307de1c273f425cf343b2b987131"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Core IRQ Interrupt Pending status in supervisor mode.  <a href="group__NMSIS__Core__CSR__Register__Access.html#ga2c11307de1c273f425cf343b2b987131">More...</a><br /></td></tr>
<tr class="separator:ga2c11307de1c273f425cf343b2b987131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30c6368aca2a84d0bbf7922ada3e9dee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga30c6368aca2a84d0bbf7922ada3e9dee">__clear_core_irq_pending_s</a> (uint32_t irq)</td></tr>
<tr class="memdesc:ga30c6368aca2a84d0bbf7922ada3e9dee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Core IRQ Interrupt Pending status in supervisor mode.  <a href="group__NMSIS__Core__CSR__Register__Access.html#ga30c6368aca2a84d0bbf7922ada3e9dee">More...</a><br /></td></tr>
<tr class="separator:ga30c6368aca2a84d0bbf7922ada3e9dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d524220141962c60352cfe0a219bdb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga0d524220141962c60352cfe0a219bdb4">__get_rv_cycle</a> (void)</td></tr>
<tr class="memdesc:ga0d524220141962c60352cfe0a219bdb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read whole 64 bits value of mcycle counter.  <a href="group__NMSIS__Core__CSR__Register__Access.html#ga0d524220141962c60352cfe0a219bdb4">More...</a><br /></td></tr>
<tr class="separator:ga0d524220141962c60352cfe0a219bdb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7293e3a50f5e918fafe45834c18ea19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gae7293e3a50f5e918fafe45834c18ea19">__set_rv_cycle</a> (uint64_t cycle)</td></tr>
<tr class="memdesc:gae7293e3a50f5e918fafe45834c18ea19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set whole 64 bits value of mcycle counter.  <a href="group__NMSIS__Core__CSR__Register__Access.html#gae7293e3a50f5e918fafe45834c18ea19">More...</a><br /></td></tr>
<tr class="separator:gae7293e3a50f5e918fafe45834c18ea19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0755f3835c1d5788f99547c185dab2d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga0755f3835c1d5788f99547c185dab2d2">__get_rv_instret</a> (void)</td></tr>
<tr class="memdesc:ga0755f3835c1d5788f99547c185dab2d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read whole 64 bits value of machine instruction-retired counter.  <a href="group__NMSIS__Core__CSR__Register__Access.html#ga0755f3835c1d5788f99547c185dab2d2">More...</a><br /></td></tr>
<tr class="separator:ga0755f3835c1d5788f99547c185dab2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbcab76f105522ac283601fb6433afce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#gafbcab76f105522ac283601fb6433afce">__set_rv_instret</a> (uint64_t instret)</td></tr>
<tr class="memdesc:gafbcab76f105522ac283601fb6433afce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set whole 64 bits value of machine instruction-retired counter.  <a href="group__NMSIS__Core__CSR__Register__Access.html#gafbcab76f105522ac283601fb6433afce">More...</a><br /></td></tr>
<tr class="separator:gafbcab76f105522ac283601fb6433afce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f54b26adf57d254f6a589dab36bd28a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga5f54b26adf57d254f6a589dab36bd28a">__get_rv_time</a> (void)</td></tr>
<tr class="memdesc:ga5f54b26adf57d254f6a589dab36bd28a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read whole 64 bits value of real-time clock.  <a href="group__NMSIS__Core__CSR__Register__Access.html#ga5f54b26adf57d254f6a589dab36bd28a">More...</a><br /></td></tr>
<tr class="separator:ga5f54b26adf57d254f6a589dab36bd28a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ebd0892b55a32c86214b81989e3c929"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga1ebd0892b55a32c86214b81989e3c929">__get_cluster_id</a> (void)</td></tr>
<tr class="memdesc:ga1ebd0892b55a32c86214b81989e3c929"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get cluster id of current cluster.  <a href="group__NMSIS__Core__CSR__Register__Access.html#ga1ebd0892b55a32c86214b81989e3c929">More...</a><br /></td></tr>
<tr class="separator:ga1ebd0892b55a32c86214b81989e3c929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga834d34ef7d8b4425f3f69485cc666320"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga834d34ef7d8b4425f3f69485cc666320">__get_hart_index</a> (void)</td></tr>
<tr class="memdesc:ga834d34ef7d8b4425f3f69485cc666320"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get hart index of current cluster.  <a href="group__NMSIS__Core__CSR__Register__Access.html#ga834d34ef7d8b4425f3f69485cc666320">More...</a><br /></td></tr>
<tr class="separator:ga834d34ef7d8b4425f3f69485cc666320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga578d4ba2532485995190134b2beb03ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__CSR__Register__Access.html#ga578d4ba2532485995190134b2beb03ff">__get_hart_id</a> (void)</td></tr>
<tr class="memdesc:ga578d4ba2532485995190134b2beb03ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get hart id of current cluster.  <a href="group__NMSIS__Core__CSR__Register__Access.html#ga578d4ba2532485995190134b2beb03ff">More...</a><br /></td></tr>
<tr class="separator:ga578d4ba2532485995190134b2beb03ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Functions to access the Core CSR Registers. </p>
<p>The following functions or macros provide access to Core CSR registers.</p><ul>
<li><a class="el" href="group__NMSIS__Core__CSR__Encoding.html">Core CSR Encodings</a></li>
<li><a class="el" href="group__NMSIS__Core__CSR__Registers.html">Core CSR Registers</a> </li>
</ul>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga14cf0513f6b576fcd1ff700b08f65543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14cf0513f6b576fcd1ff700b08f65543">&#9670;&nbsp;</a></span>__RV_CSR_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_CSR_CLEAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">csr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSR operation Macro for csrc instruction. </p>
<p>Set csr register to be csr_content &amp; ~val </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">csr</td><td>CSR macro definition defined in <a class="el" href="group__NMSIS__Core__CSR__Registers.html">Core CSR Registers</a>, eg. <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a> </td></tr>
    <tr><td class="paramname">val</td><td>Mask value to be used wih csrc instruction </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00606">606</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="ga355c96e5bd1ab3df0203e23a887c00c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga355c96e5bd1ab3df0203e23a887c00c0">&#9670;&nbsp;</a></span>__RV_CSR_READ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_CSR_READ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">csr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSR operation Macro for csrr instruction. </p>
<p>Read the content of csr register to __v and return it </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">csr</td><td>CSR macro definition defined in <a class="el" href="group__NMSIS__Core__CSR__Registers.html">Core CSR Registers</a>, eg. <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the CSR register value </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00514">514</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="ga1ead73950cec4e7221a24500846f39a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ead73950cec4e7221a24500846f39a2">&#9670;&nbsp;</a></span>__RV_CSR_READ_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_CSR_READ_CLEAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">csr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSR operation Macro for csrrc instruction. </p>
<p>Read the content of csr register to __v, then set csr register to be __v &amp; ~val, then return __v </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">csr</td><td>CSR macro definition defined in <a class="el" href="group__NMSIS__Core__CSR__Registers.html">Core CSR Registers</a>, eg. <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a> </td></tr>
    <tr><td class="paramname">val</td><td>Mask value to be used wih csrrc instruction </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the CSR register value before written </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00588">588</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="ga01a3710ed5d399eec664b69fd01b33fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01a3710ed5d399eec664b69fd01b33fb">&#9670;&nbsp;</a></span>__RV_CSR_READ_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_CSR_READ_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">csr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSR operation Macro for csrrs instruction. </p>
<p>Read the content of csr register to __v, then set csr register to be __v | val, then return __v </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">csr</td><td>CSR macro definition defined in <a class="el" href="group__NMSIS__Core__CSR__Registers.html">Core CSR Registers</a>, eg. <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a> </td></tr>
    <tr><td class="paramname">val</td><td>Mask value to be used wih csrrs instruction </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the CSR register value before written </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00551">551</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="gafdbd9b5a14b44913675d0fa73ca6716f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdbd9b5a14b44913675d0fa73ca6716f">&#9670;&nbsp;</a></span>__RV_CSR_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_CSR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">csr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSR operation Macro for csrs instruction. </p>
<p>Set csr register to be csr_content | val </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">csr</td><td>CSR macro definition defined in <a class="el" href="group__NMSIS__Core__CSR__Registers.html">Core CSR Registers</a>, eg. <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a> </td></tr>
    <tr><td class="paramname">val</td><td>Mask value to be used wih csrs instruction </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00569">569</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="gab68e26f20086bc54e8fc3af533c8ed7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab68e26f20086bc54e8fc3af533c8ed7f">&#9670;&nbsp;</a></span>__RV_CSR_SWAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_CSR_SWAP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">csr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSR operation Macro for csrrw instruction. </p>
<p>Read the content of csr register to __v, then write content of val into csr register, then return __v </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">csr</td><td>CSR macro definition defined in <a class="el" href="group__NMSIS__Core__CSR__Registers.html">Core CSR Registers</a>, eg. <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a> </td></tr>
    <tr><td class="paramname">val</td><td>value to store into the CSR register </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the CSR register value before written </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00496">496</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="gaa2d43f43f3f333cfd8e5a326a2aed413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2d43f43f3f333cfd8e5a326a2aed413">&#9670;&nbsp;</a></span>__RV_CSR_WRITE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_CSR_WRITE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">csr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSR operation Macro for csrw instruction. </p>
<p>Write the content of val to csr register </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">csr</td><td>CSR macro definition defined in <a class="el" href="group__NMSIS__Core__CSR__Registers.html">Core CSR Registers</a>, eg. <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a> </td></tr>
    <tr><td class="paramname">val</td><td>value to store into the CSR register </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00532">532</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga21dd6e4dde6e10acc36b7b3d96095e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21dd6e4dde6e10acc36b7b3d96095e3d">&#9670;&nbsp;</a></span>__clear_core_irq_pending()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __clear_core_irq_pending </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Core IRQ Interrupt Pending status. </p>
<p>Clear Core IRQ interrupt pending status of irq bit. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes, available for plic interrupt mode. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00787">787</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;{</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga38c553936313dfc3d00ff68083f7c7fa">CSR_MIP</a>, 1 &lt;&lt; irq);</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00569">__RV_CSR_SET</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00614">CSR_MIP</a>.</p>

</div>
</div>
<a id="ga30c6368aca2a84d0bbf7922ada3e9dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30c6368aca2a84d0bbf7922ada3e9dee">&#9670;&nbsp;</a></span>__clear_core_irq_pending_s()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __clear_core_irq_pending_s </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Core IRQ Interrupt Pending status in supervisor mode. </p>
<p>Clear Core IRQ interrupt pending status of irq bit. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes, available for plic interrupt mode. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00919">919</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;{</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gac79e54d601a25a8eed4e0c985fd30315">CSR_SIP</a>, 1 &lt;&lt; irq);</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00569">__RV_CSR_SET</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00547">CSR_SIP</a>.</p>

</div>
</div>
<a id="ga061f0fa106bc1129069ad7d5d2b3be61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga061f0fa106bc1129069ad7d5d2b3be61">&#9670;&nbsp;</a></span>__disable_core_irq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __disable_core_irq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Core IRQ Interrupt. </p>
<p>Disable Core IRQ interrupt by clearing the irq bit in the MIE Register. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes, available for plic interrupt mode. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00754">754</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;{</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gae75a38ea833c5507d942fad1c98132e1">CSR_MIE</a>, 1 &lt;&lt; irq);</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00606">__RV_CSR_CLEAR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00600">CSR_MIE</a>.</p>

</div>
</div>
<a id="gabe5b4aa3150e3d7c869b3b6ad0f811c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe5b4aa3150e3d7c869b3b6ad0f811c2">&#9670;&nbsp;</a></span>__disable_core_irq_s()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __disable_core_irq_s </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Core IRQ Interrupt in supervisor mode. </p>
<p>Disable Core IRQ interrupt by clearing the irq bit in the SIE Register. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes, available for plic interrupt mode. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00886">886</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;{</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gafe9299d8a7d0f21e963ab621a6a5a5cf">CSR_SIE</a>, 1 &lt;&lt; irq);</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00606">__RV_CSR_CLEAR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00534">CSR_SIE</a>.</p>

</div>
</div>
<a id="ga4103c4b1c2e4b9962998f784ef25a9b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4103c4b1c2e4b9962998f784ef25a9b2">&#9670;&nbsp;</a></span>__disable_ext_irq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __disable_ext_irq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable External IRQ Interrupts. </p>
<p>Disables External IRQ interrupts by clearing the MEIE-bit in the MIE Register. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes, available for plic interrupt mode. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00699">699</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;{</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gae75a38ea833c5507d942fad1c98132e1">CSR_MIE</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#gab4e2e4b72ec1e13b315dcdc910f5595b">MIE_MEIE</a>);</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00606">__RV_CSR_CLEAR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00600">CSR_MIE</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00169">MIE_MEIE</a>.</p>

</div>
</div>
<a id="ga6a8568344a12d20b3733fa4b2b6f547a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a8568344a12d20b3733fa4b2b6f547a">&#9670;&nbsp;</a></span>__disable_ext_irq_s()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __disable_ext_irq_s </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable External IRQ Interrupts in supervisor mode. </p>
<p>Disables External IRQ interrupts by clearing the SEIE-bit in the SIE Register. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes, available for plic interrupt mode. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00831">831</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;{</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gafe9299d8a7d0f21e963ab621a6a5a5cf">CSR_SIE</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga25eb65aea38f4aa1feeef2bf854cea74">MIE_SEIE</a>);</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00606">__RV_CSR_CLEAR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00534">CSR_SIE</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00167">MIE_SEIE</a>.</p>

</div>
</div>
<a id="ga2299877e4ba3e162ca9dbabd6e0abef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2299877e4ba3e162ca9dbabd6e0abef6">&#9670;&nbsp;</a></span>__disable_irq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __disable_irq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable IRQ Interrupts. </p>
<p>Disables IRQ interrupts by clearing the MIE-bit in the MSTATUS Register. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00677">677</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;{</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga225cb34e3b991318fa87f090cfc3fc5f">MSTATUS_MIE</a>);</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00606">__RV_CSR_CLEAR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00596">CSR_MSTATUS</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00040">MSTATUS_MIE</a>.</p>

</div>
</div>
<a id="ga07252f56dc721bb8077300ea77973393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07252f56dc721bb8077300ea77973393">&#9670;&nbsp;</a></span>__disable_irq_s()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __disable_irq_s </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable IRQ Interrupts in supervisor mode. </p>
<p>Disables IRQ interrupts by clearing the SIE-bit in the SSTATUS Register. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00809">809</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;{</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga651e65251cc54d4a553702e4cf061ca7">CSR_SSTATUS</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga1c1f1da0ecfca5bc4fc4db3acadf1bc8">SSTATUS_SIE</a>);</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00606">__RV_CSR_CLEAR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00531">CSR_SSTATUS</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00079">SSTATUS_SIE</a>.</p>

</div>
</div>
<a id="ga3bb4080ce969f16989baa90e69124508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bb4080ce969f16989baa90e69124508">&#9670;&nbsp;</a></span>__disable_sw_irq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __disable_sw_irq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable software IRQ Interrupts. </p>
<p>Disables software IRQ interrupts by clearing the MSIE-bit in the MIE Register. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes, available for plic interrupt mode. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00743">743</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;{</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gae75a38ea833c5507d942fad1c98132e1">CSR_MIE</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#gacdb82cffb46911d1a236dcf651b24b05">MIE_MSIE</a>);</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00606">__RV_CSR_CLEAR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00600">CSR_MIE</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00163">MIE_MSIE</a>.</p>

</div>
</div>
<a id="ga80a72183ae010504ec0fcf82e86caf93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80a72183ae010504ec0fcf82e86caf93">&#9670;&nbsp;</a></span>__disable_sw_irq_s()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __disable_sw_irq_s </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable software IRQ Interrupts in supervisor mode. </p>
<p>Disables software IRQ interrupts by clearing the SSIE-bit in the SIE Register. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes, available for plic interrupt mode. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00875">875</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;{</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gafe9299d8a7d0f21e963ab621a6a5a5cf">CSR_SIE</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga581a15bf4b80b485ca87f80d3bcfe110">MIE_SSIE</a>);</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00606">__RV_CSR_CLEAR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00534">CSR_SIE</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00161">MIE_SSIE</a>.</p>

</div>
</div>
<a id="ga136e4932ffd82e965d6a527b82b630f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga136e4932ffd82e965d6a527b82b630f9">&#9670;&nbsp;</a></span>__disable_timer_irq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __disable_timer_irq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Timer IRQ Interrupts. </p>
<p>Disables Timer IRQ interrupts by clearing the MTIE-bit in the MIE Register. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes, available for plic interrupt mode. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00721">721</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;{</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gae75a38ea833c5507d942fad1c98132e1">CSR_MIE</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga88f0c7a5a13f0570ecbaa43b912b0fe4">MIE_MTIE</a>);</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00606">__RV_CSR_CLEAR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00600">CSR_MIE</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00166">MIE_MTIE</a>.</p>

</div>
</div>
<a id="ga526dcfd6dc414f707dd2fc8f4c6aa406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga526dcfd6dc414f707dd2fc8f4c6aa406">&#9670;&nbsp;</a></span>__disable_timer_irq_s()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __disable_timer_irq_s </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Timer IRQ Interrupts in supervisor mode. </p>
<p>Disables Timer IRQ interrupts by clearing the STIE-bit in the SIE Register. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes, available for plic interrupt mode. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00853">853</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;{</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gafe9299d8a7d0f21e963ab621a6a5a5cf">CSR_SIE</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#gac5a9c8dcdb454fa5593b61b192b06c1d">MIE_STIE</a>);</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00606">__RV_CSR_CLEAR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00534">CSR_SIE</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00164">MIE_STIE</a>.</p>

</div>
</div>
<a id="gae1cb25bff3cbb12f5459f49de99b1068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1cb25bff3cbb12f5459f49de99b1068">&#9670;&nbsp;</a></span>__enable_core_irq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __enable_core_irq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Core IRQ Interrupt. </p>
<p>Enable Core IRQ interrupt by setting the irq bit in the MIE Register. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes, available for plic interrupt mode. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00765">765</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;{</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gae75a38ea833c5507d942fad1c98132e1">CSR_MIE</a>, 1 &lt;&lt; irq);</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00569">__RV_CSR_SET</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00600">CSR_MIE</a>.</p>

</div>
</div>
<a id="gad4e7aa90cd41117a8894e1ae02d37dcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4e7aa90cd41117a8894e1ae02d37dcd">&#9670;&nbsp;</a></span>__enable_core_irq_s()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __enable_core_irq_s </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Core IRQ Interrupt in supervisor mode. </p>
<p>Enable Core IRQ interrupt by setting the irq bit in the MIE Register. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes, available for plic interrupt mode. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00897">897</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;{</div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gafe9299d8a7d0f21e963ab621a6a5a5cf">CSR_SIE</a>, 1 &lt;&lt; irq);</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00569">__RV_CSR_SET</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00534">CSR_SIE</a>.</p>

</div>
</div>
<a id="ga2b540a739c0e8cec2f2b0349aaa2c8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b540a739c0e8cec2f2b0349aaa2c8ee">&#9670;&nbsp;</a></span>__enable_ext_irq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __enable_ext_irq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable External IRQ Interrupts. </p>
<p>Enables External IRQ interrupts by setting the MEIE-bit in the MIE Register. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes, available for plic interrupt mode. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00688">688</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;{</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gae75a38ea833c5507d942fad1c98132e1">CSR_MIE</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#gab4e2e4b72ec1e13b315dcdc910f5595b">MIE_MEIE</a>);</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00569">__RV_CSR_SET</a>, <a class="el" href="riscv__encoding_8h_source.html#l00600">CSR_MIE</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00169">MIE_MEIE</a>.</p>

</div>
</div>
<a id="ga11c7677eb827e32da6d94df6c61c8ae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11c7677eb827e32da6d94df6c61c8ae8">&#9670;&nbsp;</a></span>__enable_ext_irq_s()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __enable_ext_irq_s </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable External IRQ Interrupts in supervisor mode. </p>
<p>Enables External IRQ interrupts by setting the SEIE-bit in the SIE Register. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes, available for plic interrupt mode. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00820">820</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;{</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gafe9299d8a7d0f21e963ab621a6a5a5cf">CSR_SIE</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga25eb65aea38f4aa1feeef2bf854cea74">MIE_SEIE</a>);</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00569">__RV_CSR_SET</a>, <a class="el" href="riscv__encoding_8h_source.html#l00534">CSR_SIE</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00167">MIE_SEIE</a>.</p>

</div>
</div>
<a id="gae84bf4e95944e61937f4ed2453e5ef23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae84bf4e95944e61937f4ed2453e5ef23">&#9670;&nbsp;</a></span>__enable_irq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __enable_irq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable IRQ Interrupts. </p>
<p>Enables IRQ interrupts by setting the MIE-bit in the MSTATUS Register. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00666">666</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;{</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga225cb34e3b991318fa87f090cfc3fc5f">MSTATUS_MIE</a>);</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00569">__RV_CSR_SET</a>, <a class="el" href="riscv__encoding_8h_source.html#l00596">CSR_MSTATUS</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00040">MSTATUS_MIE</a>.</p>

</div>
</div>
<a id="gacc0386fc9e9c11c88d51c0e0d8c90ccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc0386fc9e9c11c88d51c0e0d8c90ccd">&#9670;&nbsp;</a></span>__enable_irq_s()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __enable_irq_s </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable IRQ Interrupts in supervisor mode. </p>
<p>Enables IRQ interrupts by setting the SIE-bit in the SSTATUS Register. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00798">798</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;{</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga651e65251cc54d4a553702e4cf061ca7">CSR_SSTATUS</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga1c1f1da0ecfca5bc4fc4db3acadf1bc8">SSTATUS_SIE</a>);</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00569">__RV_CSR_SET</a>, <a class="el" href="riscv__encoding_8h_source.html#l00531">CSR_SSTATUS</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00079">SSTATUS_SIE</a>.</p>

</div>
</div>
<a id="gaad0ea08da14cd5c2a31ddc9144be1fb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad0ea08da14cd5c2a31ddc9144be1fb0">&#9670;&nbsp;</a></span>__enable_sw_irq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __enable_sw_irq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable software IRQ Interrupts. </p>
<p>Enables software IRQ interrupts by setting the MSIE-bit in the MIE Register. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes, available for plic interrupt mode. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00732">732</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;{</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gae75a38ea833c5507d942fad1c98132e1">CSR_MIE</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#gacdb82cffb46911d1a236dcf651b24b05">MIE_MSIE</a>);</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00569">__RV_CSR_SET</a>, <a class="el" href="riscv__encoding_8h_source.html#l00600">CSR_MIE</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00163">MIE_MSIE</a>.</p>

</div>
</div>
<a id="gaeb9d68b22521e7aeac5466d501e65e64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb9d68b22521e7aeac5466d501e65e64">&#9670;&nbsp;</a></span>__enable_sw_irq_s()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __enable_sw_irq_s </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable software IRQ Interrupts in supervisor mode. </p>
<p>Enables software IRQ interrupts by setting the SSIE-bit in the SIE Register. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes, available for plic interrupt mode. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00864">864</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;{</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gae75a38ea833c5507d942fad1c98132e1">CSR_MIE</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga581a15bf4b80b485ca87f80d3bcfe110">MIE_SSIE</a>);</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00569">__RV_CSR_SET</a>, <a class="el" href="riscv__encoding_8h_source.html#l00600">CSR_MIE</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00161">MIE_SSIE</a>.</p>

</div>
</div>
<a id="gac83f8b12ddd74b8afab96b8b932ad7c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac83f8b12ddd74b8afab96b8b932ad7c3">&#9670;&nbsp;</a></span>__enable_timer_irq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __enable_timer_irq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Timer IRQ Interrupts. </p>
<p>Enables Timer IRQ interrupts by setting the MTIE-bit in the MIE Register. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes, available for plic interrupt mode. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00710">710</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;{</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gae75a38ea833c5507d942fad1c98132e1">CSR_MIE</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga88f0c7a5a13f0570ecbaa43b912b0fe4">MIE_MTIE</a>);</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00569">__RV_CSR_SET</a>, <a class="el" href="riscv__encoding_8h_source.html#l00600">CSR_MIE</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00166">MIE_MTIE</a>.</p>

</div>
</div>
<a id="ga577c6ced2f4de640257240f21e9fa10c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga577c6ced2f4de640257240f21e9fa10c">&#9670;&nbsp;</a></span>__enable_timer_irq_s()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __enable_timer_irq_s </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Timer IRQ Interrupts in supervisor mode. </p>
<p>Enables Timer IRQ interrupts by setting the STIE-bit in the SIE Register. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes, available for plic interrupt mode. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00842">842</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;{</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gafe9299d8a7d0f21e963ab621a6a5a5cf">CSR_SIE</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#gac5a9c8dcdb454fa5593b61b192b06c1d">MIE_STIE</a>);</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00569">__RV_CSR_SET</a>, <a class="el" href="riscv__encoding_8h_source.html#l00534">CSR_SIE</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00164">MIE_STIE</a>.</p>

</div>
</div>
<a id="ga1ebd0892b55a32c86214b81989e3c929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ebd0892b55a32c86214b81989e3c929">&#9670;&nbsp;</a></span>__get_cluster_id()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long __get_cluster_id </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get cluster id of current cluster. </p>
<p>This function will get cluster id of current cluster in a multiple cluster system </p><dl class="section return"><dt>Returns</dt><dd>The cluster id of current cluster </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>mhartid bit 15-8 is designed for cluster id in nuclei subsystem reference design </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd>function is allowed in machine mode only </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l01047">1047</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;{</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> id;</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160; </div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;    <span class="keywordtype">id</span> = (<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga50cb52c60a3472620a819765e593f67e">CSR_MHARTID</a>) &gt;&gt; 8) &amp; 0xFF;</div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;    <span class="keywordflow">return</span> id;</div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00514">__RV_CSR_READ</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00773">CSR_MHARTID</a>.</p>

</div>
</div>
<a id="gacc0f396555d7b12dab980369df502f68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc0f396555d7b12dab980369df502f68">&#9670;&nbsp;</a></span>__get_core_irq_pending()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t __get_core_irq_pending </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Core IRQ Interrupt Pending status. </p>
<p>Get Core IRQ interrupt pending status of irq bit. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes, available for plic interrupt mode. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00776">776</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;{</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    <span class="keywordflow">return</span> ((<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga38c553936313dfc3d00ff68083f7c7fa">CSR_MIP</a>) &gt;&gt; irq) &amp; 0x1);</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00514">__RV_CSR_READ</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00614">CSR_MIP</a>.</p>

</div>
</div>
<a id="ga2c11307de1c273f425cf343b2b987131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c11307de1c273f425cf343b2b987131">&#9670;&nbsp;</a></span>__get_core_irq_pending_s()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t __get_core_irq_pending_s </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Core IRQ Interrupt Pending status in supervisor mode. </p>
<p>Get Core IRQ interrupt pending status of irq bit. </p><dl class="section remark"><dt>Remarks</dt><dd>Can only be executed in Privileged modes, available for plic interrupt mode. </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00908">908</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;{</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;    <span class="keywordflow">return</span> ((<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gac79e54d601a25a8eed4e0c985fd30315">CSR_SIP</a>) &gt;&gt; irq) &amp; 0x1);</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00514">__RV_CSR_READ</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00547">CSR_SIP</a>.</p>

</div>
</div>
<a id="ga578d4ba2532485995190134b2beb03ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga578d4ba2532485995190134b2beb03ff">&#9670;&nbsp;</a></span>__get_hart_id()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long __get_hart_id </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get hart id of current cluster. </p>
<p>This function will get hart id of current cluster in a multiple cluster system </p><dl class="section return"><dt>Returns</dt><dd>The hart id of current cluster </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>it will return full hartid not part of it for reference subsystem design, if your reference subsystem design has hartid offset, please define __HARTID_OFFSET in &lt;Device&gt;.h </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd>function is allowed in machine mode only </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l01083">1083</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;{</div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> id;</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    <span class="keywordtype">id</span> = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga50cb52c60a3472620a819765e593f67e">CSR_MHARTID</a>);</div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;    <span class="keywordflow">return</span> id;</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00514">__RV_CSR_READ</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00773">CSR_MHARTID</a>.</p>

</div>
</div>
<a id="ga834d34ef7d8b4425f3f69485cc666320"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga834d34ef7d8b4425f3f69485cc666320">&#9670;&nbsp;</a></span>__get_hart_index()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long __get_hart_index </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get hart index of current cluster. </p>
<p>This function will get hart index of current cluster in a multiple cluster system, hart index is hartid - hartid offset, for example if your hartid is 1, and offset is 1, then hart index is 0 </p><dl class="section return"><dt>Returns</dt><dd>The hart index of current cluster </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd>function is allowed in machine mode only </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l01063">1063</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;{</div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> id;</div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#ifdef __HARTID_OFFSET</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;    <span class="keywordtype">id</span> = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga50cb52c60a3472620a819765e593f67e">CSR_MHARTID</a>) - __HARTID_OFFSET;</div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    <span class="keywordtype">id</span> = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga50cb52c60a3472620a819765e593f67e">CSR_MHARTID</a>);</div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    <span class="keywordflow">return</span> id;</div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00514">__RV_CSR_READ</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00773">CSR_MHARTID</a>.</p>

</div>
</div>
<a id="ga0d524220141962c60352cfe0a219bdb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d524220141962c60352cfe0a219bdb4">&#9670;&nbsp;</a></span>__get_rv_cycle()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t __get_rv_cycle </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read whole 64 bits value of mcycle counter. </p>
<p>This function will read the whole 64 bits of MCYCLE register </p><dl class="section return"><dt>Returns</dt><dd>The whole 64 bits value of MCYCLE </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>It will work for both RV32 and RV64 to get full 64bits value of MCYCLE </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00930">930</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;{</div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#if __RISCV_XLEN == 32</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    <span class="keyword">volatile</span> uint32_t high0, low, high;</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    uint64_t full;</div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160; </div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    high0 = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gae3368bea588a2fcdf2e7d24707ef4dda">CSR_MCYCLEH</a>);</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    low = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga5a7abfd3679706088142a50995c1bdb8">CSR_MCYCLE</a>);</div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    high = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gae3368bea588a2fcdf2e7d24707ef4dda">CSR_MCYCLEH</a>);</div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    <span class="keywordflow">if</span> (high0 != high) {</div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;        low = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga5a7abfd3679706088142a50995c1bdb8">CSR_MCYCLE</a>);</div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    }</div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    full = (((uint64_t)high) &lt;&lt; 32) | low;</div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    <span class="keywordflow">return</span> full;</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#elif __RISCV_XLEN == 64</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    <span class="keywordflow">return</span> (uint64_t)<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga5a7abfd3679706088142a50995c1bdb8">CSR_MCYCLE</a>);</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#else // TODO Need cover for XLEN=128 case in future</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    <span class="keywordflow">return</span> (uint64_t)<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga5a7abfd3679706088142a50995c1bdb8">CSR_MCYCLE</a>);</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00514">__RV_CSR_READ</a>, <a class="el" href="riscv__encoding_8h_source.html#l00710">CSR_MCYCLE</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00851">CSR_MCYCLEH</a>.</p>

<p class="reference">Referenced by <a class="el" href="core__feature__base_8h_source.html#l01536">__get_hpm_counter()</a>.</p>

</div>
</div>
<a id="ga0755f3835c1d5788f99547c185dab2d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0755f3835c1d5788f99547c185dab2d2">&#9670;&nbsp;</a></span>__get_rv_instret()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t __get_rv_instret </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read whole 64 bits value of machine instruction-retired counter. </p>
<p>This function will read the whole 64 bits of MINSTRET register </p><dl class="section return"><dt>Returns</dt><dd>The whole 64 bits value of MINSTRET </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>It will work for both RV32 and RV64 to get full 64bits value of MINSTRET </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00974">974</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;{</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#if __RISCV_XLEN == 32</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    <span class="keyword">volatile</span> uint32_t high0, low, high;</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    uint64_t full;</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160; </div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    high0 = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaa59d1f570770dc3be6cd493cbb5a12e4">CSR_MINSTRETH</a>);</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;    low = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga204b84adcbccada25ecd7aff3c5a31f5">CSR_MINSTRET</a>);</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;    high = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaa59d1f570770dc3be6cd493cbb5a12e4">CSR_MINSTRETH</a>);</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;    <span class="keywordflow">if</span> (high0 != high) {</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;        low = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga204b84adcbccada25ecd7aff3c5a31f5">CSR_MINSTRET</a>);</div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    }</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;    full = (((uint64_t)high) &lt;&lt; 32) | low;</div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    <span class="keywordflow">return</span> full;</div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#elif __RISCV_XLEN == 64</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;    <span class="keywordflow">return</span> (uint64_t)<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga204b84adcbccada25ecd7aff3c5a31f5">CSR_MINSTRET</a>);</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#else // TODO Need cover for XLEN=128 case in future</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    <span class="keywordflow">return</span> (uint64_t)<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga204b84adcbccada25ecd7aff3c5a31f5">CSR_MINSTRET</a>);</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00514">__RV_CSR_READ</a>, <a class="el" href="riscv__encoding_8h_source.html#l00711">CSR_MINSTRET</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00852">CSR_MINSTRETH</a>.</p>

<p class="reference">Referenced by <a class="el" href="core__feature__base_8h_source.html#l01536">__get_hpm_counter()</a>.</p>

</div>
</div>
<a id="ga5f54b26adf57d254f6a589dab36bd28a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f54b26adf57d254f6a589dab36bd28a">&#9670;&nbsp;</a></span>__get_rv_time()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t __get_rv_time </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read whole 64 bits value of real-time clock. </p>
<p>This function will read the whole 64 bits of TIME register </p><dl class="section return"><dt>Returns</dt><dd>The whole 64 bits value of TIME CSR </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>It will work for both RV32 and RV64 to get full 64bits value of TIME </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd>only available when user mode available </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l01019">1019</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;{</div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#if __RISCV_XLEN == 32</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;    <span class="keyword">volatile</span> uint32_t high0, low, high;</div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;    uint64_t full;</div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160; </div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    high0 = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga2e2ce9bac3d1ad2128a4eb9438a1022d">CSR_TIMEH</a>);</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    low = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4bbdf33e8b20f4cb020869e7394e388a">CSR_TIME</a>);</div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    high = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga2e2ce9bac3d1ad2128a4eb9438a1022d">CSR_TIMEH</a>);</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    <span class="keywordflow">if</span> (high0 != high) {</div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;        low = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4bbdf33e8b20f4cb020869e7394e388a">CSR_TIME</a>);</div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;    }</div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    full = (((uint64_t)high) &lt;&lt; 32) | low;</div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    <span class="keywordflow">return</span> full;</div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#elif __RISCV_XLEN == 64</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    <span class="keywordflow">return</span> (uint64_t)<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4bbdf33e8b20f4cb020869e7394e388a">CSR_TIME</a>);</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#else // TODO Need cover for XLEN=128 case in future</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <span class="keywordflow">return</span> (uint64_t)<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4bbdf33e8b20f4cb020869e7394e388a">CSR_TIME</a>);</div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00514">__RV_CSR_READ</a>, <a class="el" href="riscv__encoding_8h_source.html#l00497">CSR_TIME</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00784">CSR_TIMEH</a>.</p>

</div>
</div>
<a id="gae7293e3a50f5e918fafe45834c18ea19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7293e3a50f5e918fafe45834c18ea19">&#9670;&nbsp;</a></span>__set_rv_cycle()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __set_rv_cycle </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>cycle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set whole 64 bits value of mcycle counter. </p>
<p>This function will set the whole 64 bits of MCYCLE register </p><dl class="section remark"><dt>Remarks</dt><dd>It will work for both RV32 and RV64 to set full 64bits value of MCYCLE </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00956">956</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;{</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#if __RISCV_XLEN == 32</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga5a7abfd3679706088142a50995c1bdb8">CSR_MCYCLE</a>, 0); <span class="comment">// prevent carry</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gae3368bea588a2fcdf2e7d24707ef4dda">CSR_MCYCLEH</a>, (uint32_t)(cycle &gt;&gt; 32));</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga5a7abfd3679706088142a50995c1bdb8">CSR_MCYCLE</a>, (uint32_t)(cycle));</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#elif __RISCV_XLEN == 64</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga5a7abfd3679706088142a50995c1bdb8">CSR_MCYCLE</a>, cycle);</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#else // TODO Need cover for XLEN=128 case in future</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00532">__RV_CSR_WRITE</a>, <a class="el" href="riscv__encoding_8h_source.html#l00710">CSR_MCYCLE</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00851">CSR_MCYCLEH</a>.</p>

</div>
</div>
<a id="gafbcab76f105522ac283601fb6433afce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbcab76f105522ac283601fb6433afce">&#9670;&nbsp;</a></span>__set_rv_instret()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __set_rv_instret </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>instret</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set whole 64 bits value of machine instruction-retired counter. </p>
<p>This function will set the whole 64 bits of MINSTRET register </p><dl class="section remark"><dt>Remarks</dt><dd>It will work for both RV32 and RV64 to set full 64bits value of MINSTRET </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l01000">1000</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;{</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#if __RISCV_XLEN == 32</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga204b84adcbccada25ecd7aff3c5a31f5">CSR_MINSTRET</a>, 0); <span class="comment">// prevent carry</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaa59d1f570770dc3be6cd493cbb5a12e4">CSR_MINSTRETH</a>, (uint32_t)(instret &gt;&gt; 32));</div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga204b84adcbccada25ecd7aff3c5a31f5">CSR_MINSTRET</a>, (uint32_t)(instret));</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#elif __RISCV_XLEN == 64</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga204b84adcbccada25ecd7aff3c5a31f5">CSR_MINSTRET</a>, instret);</div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#else // TODO Need cover for XLEN=128 case in future</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00532">__RV_CSR_WRITE</a>, <a class="el" href="riscv__encoding_8h_source.html#l00711">CSR_MINSTRET</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00852">CSR_MINSTRETH</a>.</p>

</div>
</div>
<a id="gac3c2aa01863c7b015e1fbfb4b0f334b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3c2aa01863c7b015e1fbfb4b0f334b7">&#9670;&nbsp;</a></span>__switch_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void __switch_mode </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>stack</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void(*)(void)&#160;</td>
          <td class="paramname"><em>entry_point</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>switch privilege from machine mode to others. </p>
<p>Execute into entry_point in mode(supervisor or user) with given stack </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mode</td><td>privilege mode </td></tr>
    <tr><td class="paramname">stack</td><td>predefined stack, size should set enough </td></tr>
    <tr><td class="paramname">entry_point</td><td>a function pointer to execute </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00638">638</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;{</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> val = 0;</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160; </div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    <span class="comment">/* Set MPP to the requested privilege mode */</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    val = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>);</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    val = __RV_INSERT_FIELD(val, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga2acf460f4ceda869c88c00878cb44314">MSTATUS_MPP</a>, mode);</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160; </div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="comment">/* Set previous MIE disabled */</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    val = __RV_INSERT_FIELD(val, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga05fc511bb3d22b5e1abe8b9ccb30e7b3">MSTATUS_MPIE</a>, 0);</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160; </div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>, val);</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160; </div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <span class="comment">/* Set the entry point in MEPC */</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53d62065ed74fd3583cca895e6157c5f">CSR_MEPC</a>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>)entry_point);</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160; </div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    <span class="comment">/* Set the register file */</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;mv sp, %0&quot;</span> ::<span class="stringliteral">&quot;r&quot;</span>(stack));</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160; </div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;mret&quot;</span>);</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00055">__ASM</a>, <a class="el" href="core__feature__base_8h_source.html#l00514">__RV_CSR_READ</a>, <a class="el" href="core__feature__base_8h_source.html#l00532">__RV_CSR_WRITE</a>, <a class="el" href="riscv__encoding_8h_source.html#l00610">CSR_MEPC</a>, <a class="el" href="riscv__encoding_8h_source.html#l00596">CSR_MSTATUS</a>, <a class="el" href="riscv__encoding_8h_source.html#l00044">MSTATUS_MPIE</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00047">MSTATUS_MPP</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga651e65251cc54d4a553702e4cf061ca7"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga651e65251cc54d4a553702e4cf061ca7">CSR_SSTATUS</a></div><div class="ttdeci">#define CSR_SSTATUS</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00531">riscv_encoding.h:531</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Encoding_html_ga1c1f1da0ecfca5bc4fc4db3acadf1bc8"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga1c1f1da0ecfca5bc4fc4db3acadf1bc8">SSTATUS_SIE</a></div><div class="ttdeci">#define SSTATUS_SIE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00079">riscv_encoding.h:79</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga50cb52c60a3472620a819765e593f67e"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga50cb52c60a3472620a819765e593f67e">CSR_MHARTID</a></div><div class="ttdeci">#define CSR_MHARTID</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00773">riscv_encoding.h:773</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Encoding_html_ga88f0c7a5a13f0570ecbaa43b912b0fe4"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga88f0c7a5a13f0570ecbaa43b912b0fe4">MIE_MTIE</a></div><div class="ttdeci">#define MIE_MTIE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00166">riscv_encoding.h:166</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Register__Access_html_ga14cf0513f6b576fcd1ff700b08f65543"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a></div><div class="ttdeci">#define __RV_CSR_CLEAR(csr, val)</div><div class="ttdoc">CSR operation Macro for csrc instruction.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00606">core_feature_base.h:606</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_gae3368bea588a2fcdf2e7d24707ef4dda"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gae3368bea588a2fcdf2e7d24707ef4dda">CSR_MCYCLEH</a></div><div class="ttdeci">#define CSR_MCYCLEH</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00851">riscv_encoding.h:851</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Encoding_html_gab4e2e4b72ec1e13b315dcdc910f5595b"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#gab4e2e4b72ec1e13b315dcdc910f5595b">MIE_MEIE</a></div><div class="ttdeci">#define MIE_MEIE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00169">riscv_encoding.h:169</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00532">core_feature_base.h:532</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga4bbdf33e8b20f4cb020869e7394e388a"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga4bbdf33e8b20f4cb020869e7394e388a">CSR_TIME</a></div><div class="ttdeci">#define CSR_TIME</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00497">riscv_encoding.h:497</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga204b84adcbccada25ecd7aff3c5a31f5"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga204b84adcbccada25ecd7aff3c5a31f5">CSR_MINSTRET</a></div><div class="ttdeci">#define CSR_MINSTRET</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00711">riscv_encoding.h:711</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_gae75a38ea833c5507d942fad1c98132e1"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gae75a38ea833c5507d942fad1c98132e1">CSR_MIE</a></div><div class="ttdeci">#define CSR_MIE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00600">riscv_encoding.h:600</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Encoding_html_ga05fc511bb3d22b5e1abe8b9ccb30e7b3"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga05fc511bb3d22b5e1abe8b9ccb30e7b3">MSTATUS_MPIE</a></div><div class="ttdeci">#define MSTATUS_MPIE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00044">riscv_encoding.h:44</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Encoding_html_ga2acf460f4ceda869c88c00878cb44314"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga2acf460f4ceda869c88c00878cb44314">MSTATUS_MPP</a></div><div class="ttdeci">#define MSTATUS_MPP</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00047">riscv_encoding.h:47</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga2e2ce9bac3d1ad2128a4eb9438a1022d"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga2e2ce9bac3d1ad2128a4eb9438a1022d">CSR_TIMEH</a></div><div class="ttdeci">#define CSR_TIMEH</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00784">riscv_encoding.h:784</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_gafe9299d8a7d0f21e963ab621a6a5a5cf"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gafe9299d8a7d0f21e963ab621a6a5a5cf">CSR_SIE</a></div><div class="ttdeci">#define CSR_SIE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00534">riscv_encoding.h:534</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_gac79e54d601a25a8eed4e0c985fd30315"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gac79e54d601a25a8eed4e0c985fd30315">CSR_SIP</a></div><div class="ttdeci">#define CSR_SIP</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00547">riscv_encoding.h:547</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Encoding_html_ga225cb34e3b991318fa87f090cfc3fc5f"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga225cb34e3b991318fa87f090cfc3fc5f">MSTATUS_MIE</a></div><div class="ttdeci">#define MSTATUS_MIE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00040">riscv_encoding.h:40</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_gaa59d1f570770dc3be6cd493cbb5a12e4"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaa59d1f570770dc3be6cd493cbb5a12e4">CSR_MINSTRETH</a></div><div class="ttdeci">#define CSR_MINSTRETH</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00852">riscv_encoding.h:852</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Encoding_html_gac5a9c8dcdb454fa5593b61b192b06c1d"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#gac5a9c8dcdb454fa5593b61b192b06c1d">MIE_STIE</a></div><div class="ttdeci">#define MIE_STIE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00164">riscv_encoding.h:164</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga5a7abfd3679706088142a50995c1bdb8"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga5a7abfd3679706088142a50995c1bdb8">CSR_MCYCLE</a></div><div class="ttdeci">#define CSR_MCYCLE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00710">riscv_encoding.h:710</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Encoding_html_ga25eb65aea38f4aa1feeef2bf854cea74"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga25eb65aea38f4aa1feeef2bf854cea74">MIE_SEIE</a></div><div class="ttdeci">#define MIE_SEIE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00167">riscv_encoding.h:167</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Register__Access_html_ga355c96e5bd1ab3df0203e23a887c00c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a></div><div class="ttdeci">#define __RV_CSR_READ(csr)</div><div class="ttdoc">CSR operation Macro for csrr instruction.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00514">core_feature_base.h:514</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga38c553936313dfc3d00ff68083f7c7fa"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga38c553936313dfc3d00ff68083f7c7fa">CSR_MIP</a></div><div class="ttdeci">#define CSR_MIP</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00614">riscv_encoding.h:614</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Encoding_html_ga581a15bf4b80b485ca87f80d3bcfe110"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga581a15bf4b80b485ca87f80d3bcfe110">MIE_SSIE</a></div><div class="ttdeci">#define MIE_SSIE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00161">riscv_encoding.h:161</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Register__Access_html_gafdbd9b5a14b44913675d0fa73ca6716f"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a></div><div class="ttdeci">#define __RV_CSR_SET(csr, val)</div><div class="ttdoc">CSR operation Macro for csrs instruction.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00569">core_feature_base.h:569</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga7086e667c65affe87d2c32115193d736"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a></div><div class="ttdeci">#define CSR_MSTATUS</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00596">riscv_encoding.h:596</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler.</div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00055">nmsis_gcc.h:55</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Encoding_html_gacdb82cffb46911d1a236dcf651b24b05"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#gacdb82cffb46911d1a236dcf651b24b05">MIE_MSIE</a></div><div class="ttdeci">#define MIE_MSIE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00163">riscv_encoding.h:163</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga53d62065ed74fd3583cca895e6157c5f"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga53d62065ed74fd3583cca895e6157c5f">CSR_MEPC</a></div><div class="ttdeci">#define CSR_MEPC</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00610">riscv_encoding.h:610</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Mon Nov 11 2024 02:48:05 for NMSIS-Core by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
