// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "01/03/2024 09:52:44"

// 
// Device: Altera 5CSEBA6U23I7 Package UFBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module UART (
	ckht,
	rst,
	fifo_tx_data_in1,
	uart_rx,
	fifo_tx_full,
	fifo_tx_data_out,
	checkreadtx,
	checkempty,
	uart_tx,
	fifo_rx_data_out,
	uart_to_fifo,
	datafromread,
	checkreadfromrx,
	fifo_rx_empty);
input 	ckht;
input 	rst;
input 	[7:0] fifo_tx_data_in1;
input 	uart_rx;
output 	fifo_tx_full;
output 	[7:0] fifo_tx_data_out;
output 	checkreadtx;
output 	checkempty;
output 	uart_tx;
output 	[7:0] fifo_rx_data_out;
output 	[7:0] uart_to_fifo;
output 	[7:0] datafromread;
output 	checkreadfromrx;
output 	fifo_rx_empty;

// Design Ports Information
// fifo_tx_data_in1[0]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_tx_data_in1[1]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_tx_data_in1[2]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_tx_data_in1[3]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_tx_data_in1[4]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_tx_data_in1[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_tx_data_in1[6]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_tx_data_in1[7]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_tx_full	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_tx_data_out[0]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_tx_data_out[1]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_tx_data_out[2]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_tx_data_out[3]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_tx_data_out[4]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_tx_data_out[5]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_tx_data_out[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_tx_data_out[7]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checkreadtx	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checkempty	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uart_tx	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_rx_data_out[0]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_rx_data_out[1]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_rx_data_out[2]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_rx_data_out[3]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_rx_data_out[4]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_rx_data_out[5]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_rx_data_out[6]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_rx_data_out[7]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uart_to_fifo[0]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uart_to_fifo[1]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uart_to_fifo[2]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uart_to_fifo[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uart_to_fifo[4]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uart_to_fifo[5]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uart_to_fifo[6]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uart_to_fifo[7]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datafromread[0]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datafromread[1]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datafromread[2]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datafromread[3]	=>  Location: PIN_AG24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datafromread[4]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datafromread[5]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datafromread[6]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datafromread[7]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// checkreadfromrx	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_rx_empty	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ckht	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uart_rx	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \fifo_tx_data_in1[0]~input_o ;
wire \fifo_tx_data_in1[1]~input_o ;
wire \fifo_tx_data_in1[2]~input_o ;
wire \fifo_tx_data_in1[3]~input_o ;
wire \fifo_tx_data_in1[4]~input_o ;
wire \fifo_tx_data_in1[5]~input_o ;
wire \fifo_tx_data_in1[6]~input_o ;
wire \fifo_tx_data_in1[7]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \ckht~input_o ;
wire \ckht~inputCLKENA0_outclk ;
wire \FIFO_TX_UNIT|wr_ptr_r[0]~1_combout ;
wire \rst~input_o ;
wire \FIFO_RX_UNIT|rd_ptr_r[0]~0_combout ;
wire \FIFO_RX_UNIT|Add1~0_combout ;
wire \FIFO_RX_UNIT|rd_ptr_r[1]~DUPLICATE_q ;
wire \FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q ;
wire \FIFO_RX_UNIT|wr_ptr_r[0]~1_combout ;
wire \uart_rx~input_o ;
wire \UART_RX_UNIT|s_r[0]~4_combout ;
wire \UART_RX_UNIT|state_r.idle~q ;
wire \UART_RX_UNIT|s_r[0]~3_combout ;
wire \UART_RX_UNIT|s_r[1]~2_combout ;
wire \UART_RX_UNIT|Equal2~0_combout ;
wire \UART_RX_UNIT|s_r[3]~1_combout ;
wire \UART_RX_UNIT|state_r.data~q ;
wire \UART_RX_UNIT|b_r[0]~0_combout ;
wire \UART_RX_UNIT|Selector0~1_combout ;
wire \UART_RX_UNIT|n_r[0]~2_combout ;
wire \UART_RX_UNIT|n_r[2]~0_combout ;
wire \UART_RX_UNIT|n_r[2]~DUPLICATE_q ;
wire \UART_RX_UNIT|n_r[1]~1_combout ;
wire \UART_RX_UNIT|Equal1~0_combout ;
wire \UART_RX_UNIT|state_r.stop~1_combout ;
wire \UART_RX_UNIT|state_r.stop~q ;
wire \UART_RX_UNIT|state_r.stop~0_combout ;
wire \UART_RX_UNIT|Selector1~0_combout ;
wire \UART_RX_UNIT|state_r.start~q ;
wire \UART_RX_UNIT|Selector2~0_combout ;
wire \UART_RX_UNIT|state_r.data~DUPLICATE_q ;
wire \UART_RX_UNIT|s_r[1]~0_combout ;
wire \UART_RX_UNIT|s_r[2]~5_combout ;
wire \UART_RX_UNIT|Selector0~0_combout ;
wire \FIFO_RX_UNIT|full_r~q ;
wire \FIFO_RX_UNIT|full_r~0_combout ;
wire \FIFO_RX_UNIT|full_r~1_combout ;
wire \FIFO_RX_UNIT|full_r~DUPLICATE_q ;
wire \FIFO_RX_UNIT|wr_ptr_r[1]~0_combout ;
wire \FIFO_RX_UNIT|Add0~0_combout ;
wire \FIFO_RX_UNIT|Mux4~0_combout ;
wire \FIFO_RX_UNIT|Mux4~1_combout ;
wire \FIFO_RX_UNIT|empty_r~q ;
wire \write_to_fifo|counter~1_combout ;
wire \write_to_fifo|current_state.S3~q ;
wire \write_to_fifo|Selector0~0_combout ;
wire \write_to_fifo|current_state.S1~q ;
wire \write_to_fifo|Selector1~0_combout ;
wire \write_to_fifo|current_state.S2~q ;
wire \write_to_fifo|counter~0_combout ;
wire \write_to_fifo|next_state.S3~0_combout ;
wire \write_to_fifo|current_state.S3~DUPLICATE_q ;
wire \FIFO_TX_UNIT|rd_ptr_r[0]~1_combout ;
wire \FIFO_TX_UNIT|rd_ptr_r[1]~0_combout ;
wire \FIFO_TX_UNIT|Add1~0_combout ;
wire \FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q ;
wire \FIFO_TX_UNIT|Add0~0_combout ;
wire \FIFO_TX_UNIT|Mux4~0_combout ;
wire \FIFO_TX_UNIT|Mux4~1_combout ;
wire \UART_TX_UNIT|state_r.idle~q ;
wire \UART_TX_UNIT|s_r[0]~3_combout ;
wire \UART_TX_UNIT|Equal1~1_combout ;
wire \UART_TX_UNIT|Selector2~2_combout ;
wire \UART_TX_UNIT|state_r.start~q ;
wire \UART_TX_UNIT|state_r.data~q ;
wire \UART_TX_UNIT|state_r.stop~DUPLICATE_q ;
wire \UART_TX_UNIT|Selector3~0_combout ;
wire \UART_TX_UNIT|state_r.data~DUPLICATE_q ;
wire \UART_TX_UNIT|n_r[0]~2_combout ;
wire \UART_TX_UNIT|n_r[1]~1_combout ;
wire \UART_TX_UNIT|n_r[1]~DUPLICATE_q ;
wire \UART_TX_UNIT|n_r[2]~0_combout ;
wire \UART_TX_UNIT|state_n~4_combout ;
wire \UART_TX_UNIT|Selector4~0_combout ;
wire \UART_TX_UNIT|state_r.stop~q ;
wire \FIFO_TX_UNIT|Mux5~0_combout ;
wire \FIFO_TX_UNIT|empty_r~q ;
wire \UART_TX_UNIT|s_r[3]~4_combout ;
wire \UART_TX_UNIT|state_r.idle~DUPLICATE_q ;
wire \FIFO_TX_UNIT|empty_r~DUPLICATE_q ;
wire \UART_TX_UNIT|Equal1~0_combout ;
wire \UART_TX_UNIT|s_r[3]~1_combout ;
wire \UART_TX_UNIT|s_r[3]~0_combout ;
wire \UART_TX_UNIT|s_r[1]~2_combout ;
wire \UART_TX_UNIT|s_r[1]~DUPLICATE_q ;
wire \UART_TX_UNIT|s_r[0]~DUPLICATE_q ;
wire \UART_TX_UNIT|s_r[2]~5_combout ;
wire \UART_TX_UNIT|tx_done_tick~0_combout ;
wire \FIFO_TX_UNIT|wr_ptr_r[0]~0_combout ;
wire \FIFO_TX_UNIT|Mux5~1_combout ;
wire \FIFO_TX_UNIT|full_r~DUPLICATE_q ;
wire \FIFO_TX_UNIT|array_r.waddr_a[1]~1_combout ;
wire \FIFO_TX_UNIT|array_r.waddr_a[1]~3_combout ;
wire \FIFO_TX_UNIT|array_r.waddr_a[1]~_emulated_q ;
wire \FIFO_TX_UNIT|array_r.waddr_a[1]~2_combout ;
wire \FIFO_TX_UNIT|full_r~q ;
wire \FIFO_TX_UNIT|wr_en~combout ;
wire \FIFO_TX_UNIT|array_r.we_a~feeder_combout ;
wire \FIFO_TX_UNIT|array_r.we_a~q ;
wire \FIFO_TX_UNIT|array_r.waddr_a[0]~5_combout ;
wire \FIFO_TX_UNIT|array_r.waddr_a[0]~7_combout ;
wire \FIFO_TX_UNIT|array_r.waddr_a[0]~_emulated_q ;
wire \FIFO_TX_UNIT|array_r.waddr_a[0]~6_combout ;
wire \rtl~1_combout ;
wire \FIFO_RX_UNIT|array_r.waddr_a[1]~1_combout ;
wire \FIFO_RX_UNIT|array_r.waddr_a[1]~3_combout ;
wire \FIFO_RX_UNIT|array_r.waddr_a[1]~_emulated_q ;
wire \FIFO_RX_UNIT|array_r.waddr_a[1]~2_combout ;
wire \FIFO_RX_UNIT|wr_en~combout ;
wire \FIFO_RX_UNIT|array_r.we_a~q ;
wire \FIFO_RX_UNIT|array_r.waddr_a[0]~5_combout ;
wire \FIFO_RX_UNIT|array_r.waddr_a[0]~7_combout ;
wire \FIFO_RX_UNIT|array_r.waddr_a[0]~_emulated_q ;
wire \FIFO_RX_UNIT|array_r.waddr_a[0]~6_combout ;
wire \rtl~4_combout ;
wire \UART_RX_UNIT|b_r[5]~feeder_combout ;
wire \FIFO_RX_UNIT|array_r~0_combout ;
wire \rtl~5_combout ;
wire \FIFO_RX_UNIT|array_r~8_combout ;
wire \rtl~7_combout ;
wire \FIFO_RX_UNIT|array_r~24_combout ;
wire \rtl~6_combout ;
wire \FIFO_RX_UNIT|array_r~16_combout ;
wire \FIFO_RX_UNIT|array_r~32_combout ;
wire \FIFO_TX_UNIT|array_r~8_combout ;
wire \rtl~0_combout ;
wire \FIFO_TX_UNIT|array_r~0_combout ;
wire \rtl~2_combout ;
wire \FIFO_TX_UNIT|array_r~16_combout ;
wire \rtl~3_combout ;
wire \FIFO_TX_UNIT|array_r~24_combout ;
wire \FIFO_TX_UNIT|array_r~32_combout ;
wire \FIFO_RX_UNIT|array_r~25_combout ;
wire \FIFO_RX_UNIT|array_r~9_combout ;
wire \FIFO_RX_UNIT|array_r~17_combout ;
wire \FIFO_RX_UNIT|array_r~1_combout ;
wire \FIFO_RX_UNIT|array_r~33_combout ;
wire \FIFO_TX_UNIT|array_r~9_combout ;
wire \FIFO_TX_UNIT|array_r~1_combout ;
wire \FIFO_TX_UNIT|array_r~17_combout ;
wire \FIFO_TX_UNIT|array_r~25_combout ;
wire \FIFO_TX_UNIT|array_r~33_combout ;
wire \FIFO_RX_UNIT|array_r~18_combout ;
wire \FIFO_RX_UNIT|array_r~26_combout ;
wire \FIFO_RX_UNIT|array_r~10_combout ;
wire \FIFO_RX_UNIT|array_r~2_combout ;
wire \FIFO_RX_UNIT|array_r~34_combout ;
wire \FIFO_TX_UNIT|array_r~10_combout ;
wire \FIFO_TX_UNIT|array_r~2_combout ;
wire \FIFO_TX_UNIT|array_r~18_combout ;
wire \FIFO_TX_UNIT|array_r~26_combout ;
wire \FIFO_TX_UNIT|array_r~34_combout ;
wire \FIFO_RX_UNIT|array_r~11_combout ;
wire \FIFO_RX_UNIT|array_r~27_combout ;
wire \FIFO_RX_UNIT|array_r~19_combout ;
wire \FIFO_RX_UNIT|array_r~3_combout ;
wire \FIFO_RX_UNIT|array_r~35_combout ;
wire \FIFO_TX_UNIT|array_r~11_combout ;
wire \FIFO_TX_UNIT|array_r~3_combout ;
wire \FIFO_TX_UNIT|array_r~19_combout ;
wire \FIFO_TX_UNIT|array_r~27_combout ;
wire \FIFO_TX_UNIT|array_r~35_combout ;
wire \FIFO_RX_UNIT|array_r~12_combout ;
wire \FIFO_RX_UNIT|array_r~28_combout ;
wire \FIFO_RX_UNIT|array_r~20_combout ;
wire \FIFO_RX_UNIT|array_r~4_combout ;
wire \FIFO_RX_UNIT|array_r~36_combout ;
wire \FIFO_TX_UNIT|array_r~12_combout ;
wire \FIFO_TX_UNIT|array_r~4_combout ;
wire \FIFO_TX_UNIT|array_r~20_combout ;
wire \FIFO_TX_UNIT|array_r~28_combout ;
wire \FIFO_TX_UNIT|array_r~36_combout ;
wire \FIFO_RX_UNIT|array_r~21_combout ;
wire \FIFO_RX_UNIT|array_r~29_combout ;
wire \FIFO_RX_UNIT|array_r~13_combout ;
wire \FIFO_RX_UNIT|array_r~5_combout ;
wire \FIFO_RX_UNIT|array_r~37_combout ;
wire \FIFO_TX_UNIT|array_r~13_combout ;
wire \FIFO_TX_UNIT|array_r~5_combout ;
wire \FIFO_TX_UNIT|array_r~21_combout ;
wire \FIFO_TX_UNIT|array_r~29_combout ;
wire \FIFO_TX_UNIT|array_r~37_combout ;
wire \FIFO_RX_UNIT|array_r~14_combout ;
wire \FIFO_RX_UNIT|array_r~6_combout ;
wire \FIFO_RX_UNIT|array_r~22_combout ;
wire \FIFO_RX_UNIT|array_r~30_combout ;
wire \FIFO_RX_UNIT|array_r~38_combout ;
wire \FIFO_TX_UNIT|array_r~14_combout ;
wire \FIFO_TX_UNIT|array_r~6_combout ;
wire \FIFO_TX_UNIT|array_r~30_combout ;
wire \FIFO_TX_UNIT|array_r~22_combout ;
wire \FIFO_TX_UNIT|array_r~38_combout ;
wire \FIFO_RX_UNIT|array_r~7_combout ;
wire \FIFO_RX_UNIT|array_r~15_combout ;
wire \FIFO_RX_UNIT|array_r~23_combout ;
wire \FIFO_RX_UNIT|array_r~31_combout ;
wire \FIFO_RX_UNIT|array_r~39_combout ;
wire \FIFO_TX_UNIT|array_r~7_combout ;
wire \FIFO_TX_UNIT|array_r~15_combout ;
wire \FIFO_TX_UNIT|array_r~23_combout ;
wire \FIFO_TX_UNIT|array_r~31_combout ;
wire \FIFO_TX_UNIT|array_r~39_combout ;
wire \UART_TX_UNIT|b_r[7]~1_combout ;
wire \UART_TX_UNIT|Selector10~0_combout ;
wire \UART_TX_UNIT|b_r[6]~0_combout ;
wire \UART_TX_UNIT|Selector11~0_combout ;
wire \UART_TX_UNIT|Selector12~0_combout ;
wire \UART_TX_UNIT|Selector13~0_combout ;
wire \UART_TX_UNIT|Selector14~0_combout ;
wire \UART_TX_UNIT|Selector15~0_combout ;
wire \UART_TX_UNIT|Selector16~0_combout ;
wire \UART_TX_UNIT|Selector0~0_combout ;
wire \UART_TX_UNIT|tx_r~q ;
wire \UART_RX_UNIT|b_r[3]~DUPLICATE_q ;
wire [1:0] \FIFO_TX_UNIT|rd_ptr_r ;
wire [3:0] \UART_TX_UNIT|s_r ;
wire [2:0] \UART_TX_UNIT|n_r ;
wire [7:0] \UART_RX_UNIT|b_r ;
wire [1:0] \FIFO_RX_UNIT|rd_ptr_r ;
wire [7:0] \READ_FIFO_RX|data_rx_r ;
wire [7:0] \UART_TX_UNIT|b_r ;
wire [1:0] \FIFO_TX_UNIT|wr_ptr_r ;
wire [7:0] \FIFO_TX_UNIT|array_r.data_a ;
wire [7:0] \FIFO_RX_UNIT|array_r.data_a ;
wire [3:0] \UART_RX_UNIT|s_r ;
wire [1:0] \FIFO_RX_UNIT|wr_ptr_r ;
wire [1:0] \write_to_fifo|counter ;
wire [2:0] \UART_RX_UNIT|n_r ;


// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \fifo_tx_full~output (
	.i(\FIFO_TX_UNIT|full_r~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fifo_tx_full),
	.obar());
// synopsys translate_off
defparam \fifo_tx_full~output .bus_hold = "false";
defparam \fifo_tx_full~output .open_drain_output = "false";
defparam \fifo_tx_full~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \fifo_tx_data_out[0]~output (
	.i(\FIFO_TX_UNIT|array_r~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fifo_tx_data_out[0]),
	.obar());
// synopsys translate_off
defparam \fifo_tx_data_out[0]~output .bus_hold = "false";
defparam \fifo_tx_data_out[0]~output .open_drain_output = "false";
defparam \fifo_tx_data_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \fifo_tx_data_out[1]~output (
	.i(\FIFO_TX_UNIT|array_r~33_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fifo_tx_data_out[1]),
	.obar());
// synopsys translate_off
defparam \fifo_tx_data_out[1]~output .bus_hold = "false";
defparam \fifo_tx_data_out[1]~output .open_drain_output = "false";
defparam \fifo_tx_data_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \fifo_tx_data_out[2]~output (
	.i(\FIFO_TX_UNIT|array_r~34_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fifo_tx_data_out[2]),
	.obar());
// synopsys translate_off
defparam \fifo_tx_data_out[2]~output .bus_hold = "false";
defparam \fifo_tx_data_out[2]~output .open_drain_output = "false";
defparam \fifo_tx_data_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \fifo_tx_data_out[3]~output (
	.i(\FIFO_TX_UNIT|array_r~35_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fifo_tx_data_out[3]),
	.obar());
// synopsys translate_off
defparam \fifo_tx_data_out[3]~output .bus_hold = "false";
defparam \fifo_tx_data_out[3]~output .open_drain_output = "false";
defparam \fifo_tx_data_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \fifo_tx_data_out[4]~output (
	.i(\FIFO_TX_UNIT|array_r~36_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fifo_tx_data_out[4]),
	.obar());
// synopsys translate_off
defparam \fifo_tx_data_out[4]~output .bus_hold = "false";
defparam \fifo_tx_data_out[4]~output .open_drain_output = "false";
defparam \fifo_tx_data_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \fifo_tx_data_out[5]~output (
	.i(\FIFO_TX_UNIT|array_r~37_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fifo_tx_data_out[5]),
	.obar());
// synopsys translate_off
defparam \fifo_tx_data_out[5]~output .bus_hold = "false";
defparam \fifo_tx_data_out[5]~output .open_drain_output = "false";
defparam \fifo_tx_data_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \fifo_tx_data_out[6]~output (
	.i(\FIFO_TX_UNIT|array_r~38_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fifo_tx_data_out[6]),
	.obar());
// synopsys translate_off
defparam \fifo_tx_data_out[6]~output .bus_hold = "false";
defparam \fifo_tx_data_out[6]~output .open_drain_output = "false";
defparam \fifo_tx_data_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \fifo_tx_data_out[7]~output (
	.i(\FIFO_TX_UNIT|array_r~39_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fifo_tx_data_out[7]),
	.obar());
// synopsys translate_off
defparam \fifo_tx_data_out[7]~output .bus_hold = "false";
defparam \fifo_tx_data_out[7]~output .open_drain_output = "false";
defparam \fifo_tx_data_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \checkreadtx~output (
	.i(\UART_TX_UNIT|tx_done_tick~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checkreadtx),
	.obar());
// synopsys translate_off
defparam \checkreadtx~output .bus_hold = "false";
defparam \checkreadtx~output .open_drain_output = "false";
defparam \checkreadtx~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \checkempty~output (
	.i(!\FIFO_TX_UNIT|empty_r~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checkempty),
	.obar());
// synopsys translate_off
defparam \checkempty~output .bus_hold = "false";
defparam \checkempty~output .open_drain_output = "false";
defparam \checkempty~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \uart_tx~output (
	.i(!\UART_TX_UNIT|tx_r~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uart_tx),
	.obar());
// synopsys translate_off
defparam \uart_tx~output .bus_hold = "false";
defparam \uart_tx~output .open_drain_output = "false";
defparam \uart_tx~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \fifo_rx_data_out[0]~output (
	.i(\FIFO_RX_UNIT|array_r~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fifo_rx_data_out[0]),
	.obar());
// synopsys translate_off
defparam \fifo_rx_data_out[0]~output .bus_hold = "false";
defparam \fifo_rx_data_out[0]~output .open_drain_output = "false";
defparam \fifo_rx_data_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \fifo_rx_data_out[1]~output (
	.i(\FIFO_RX_UNIT|array_r~33_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fifo_rx_data_out[1]),
	.obar());
// synopsys translate_off
defparam \fifo_rx_data_out[1]~output .bus_hold = "false";
defparam \fifo_rx_data_out[1]~output .open_drain_output = "false";
defparam \fifo_rx_data_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \fifo_rx_data_out[2]~output (
	.i(\FIFO_RX_UNIT|array_r~34_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fifo_rx_data_out[2]),
	.obar());
// synopsys translate_off
defparam \fifo_rx_data_out[2]~output .bus_hold = "false";
defparam \fifo_rx_data_out[2]~output .open_drain_output = "false";
defparam \fifo_rx_data_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \fifo_rx_data_out[3]~output (
	.i(\FIFO_RX_UNIT|array_r~35_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fifo_rx_data_out[3]),
	.obar());
// synopsys translate_off
defparam \fifo_rx_data_out[3]~output .bus_hold = "false";
defparam \fifo_rx_data_out[3]~output .open_drain_output = "false";
defparam \fifo_rx_data_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \fifo_rx_data_out[4]~output (
	.i(\FIFO_RX_UNIT|array_r~36_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fifo_rx_data_out[4]),
	.obar());
// synopsys translate_off
defparam \fifo_rx_data_out[4]~output .bus_hold = "false";
defparam \fifo_rx_data_out[4]~output .open_drain_output = "false";
defparam \fifo_rx_data_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \fifo_rx_data_out[5]~output (
	.i(\FIFO_RX_UNIT|array_r~37_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fifo_rx_data_out[5]),
	.obar());
// synopsys translate_off
defparam \fifo_rx_data_out[5]~output .bus_hold = "false";
defparam \fifo_rx_data_out[5]~output .open_drain_output = "false";
defparam \fifo_rx_data_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \fifo_rx_data_out[6]~output (
	.i(\FIFO_RX_UNIT|array_r~38_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fifo_rx_data_out[6]),
	.obar());
// synopsys translate_off
defparam \fifo_rx_data_out[6]~output .bus_hold = "false";
defparam \fifo_rx_data_out[6]~output .open_drain_output = "false";
defparam \fifo_rx_data_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \fifo_rx_data_out[7]~output (
	.i(\FIFO_RX_UNIT|array_r~39_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fifo_rx_data_out[7]),
	.obar());
// synopsys translate_off
defparam \fifo_rx_data_out[7]~output .bus_hold = "false";
defparam \fifo_rx_data_out[7]~output .open_drain_output = "false";
defparam \fifo_rx_data_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \uart_to_fifo[0]~output (
	.i(\UART_RX_UNIT|b_r [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uart_to_fifo[0]),
	.obar());
// synopsys translate_off
defparam \uart_to_fifo[0]~output .bus_hold = "false";
defparam \uart_to_fifo[0]~output .open_drain_output = "false";
defparam \uart_to_fifo[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \uart_to_fifo[1]~output (
	.i(\UART_RX_UNIT|b_r [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uart_to_fifo[1]),
	.obar());
// synopsys translate_off
defparam \uart_to_fifo[1]~output .bus_hold = "false";
defparam \uart_to_fifo[1]~output .open_drain_output = "false";
defparam \uart_to_fifo[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \uart_to_fifo[2]~output (
	.i(\UART_RX_UNIT|b_r [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uart_to_fifo[2]),
	.obar());
// synopsys translate_off
defparam \uart_to_fifo[2]~output .bus_hold = "false";
defparam \uart_to_fifo[2]~output .open_drain_output = "false";
defparam \uart_to_fifo[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \uart_to_fifo[3]~output (
	.i(\UART_RX_UNIT|b_r[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uart_to_fifo[3]),
	.obar());
// synopsys translate_off
defparam \uart_to_fifo[3]~output .bus_hold = "false";
defparam \uart_to_fifo[3]~output .open_drain_output = "false";
defparam \uart_to_fifo[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \uart_to_fifo[4]~output (
	.i(\UART_RX_UNIT|b_r [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uart_to_fifo[4]),
	.obar());
// synopsys translate_off
defparam \uart_to_fifo[4]~output .bus_hold = "false";
defparam \uart_to_fifo[4]~output .open_drain_output = "false";
defparam \uart_to_fifo[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \uart_to_fifo[5]~output (
	.i(\UART_RX_UNIT|b_r [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uart_to_fifo[5]),
	.obar());
// synopsys translate_off
defparam \uart_to_fifo[5]~output .bus_hold = "false";
defparam \uart_to_fifo[5]~output .open_drain_output = "false";
defparam \uart_to_fifo[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \uart_to_fifo[6]~output (
	.i(\UART_RX_UNIT|b_r [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uart_to_fifo[6]),
	.obar());
// synopsys translate_off
defparam \uart_to_fifo[6]~output .bus_hold = "false";
defparam \uart_to_fifo[6]~output .open_drain_output = "false";
defparam \uart_to_fifo[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \uart_to_fifo[7]~output (
	.i(\UART_RX_UNIT|b_r [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uart_to_fifo[7]),
	.obar());
// synopsys translate_off
defparam \uart_to_fifo[7]~output .bus_hold = "false";
defparam \uart_to_fifo[7]~output .open_drain_output = "false";
defparam \uart_to_fifo[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \datafromread[0]~output (
	.i(\READ_FIFO_RX|data_rx_r [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datafromread[0]),
	.obar());
// synopsys translate_off
defparam \datafromread[0]~output .bus_hold = "false";
defparam \datafromread[0]~output .open_drain_output = "false";
defparam \datafromread[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \datafromread[1]~output (
	.i(\READ_FIFO_RX|data_rx_r [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datafromread[1]),
	.obar());
// synopsys translate_off
defparam \datafromread[1]~output .bus_hold = "false";
defparam \datafromread[1]~output .open_drain_output = "false";
defparam \datafromread[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \datafromread[2]~output (
	.i(\READ_FIFO_RX|data_rx_r [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datafromread[2]),
	.obar());
// synopsys translate_off
defparam \datafromread[2]~output .bus_hold = "false";
defparam \datafromread[2]~output .open_drain_output = "false";
defparam \datafromread[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \datafromread[3]~output (
	.i(\READ_FIFO_RX|data_rx_r [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datafromread[3]),
	.obar());
// synopsys translate_off
defparam \datafromread[3]~output .bus_hold = "false";
defparam \datafromread[3]~output .open_drain_output = "false";
defparam \datafromread[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \datafromread[4]~output (
	.i(\READ_FIFO_RX|data_rx_r [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datafromread[4]),
	.obar());
// synopsys translate_off
defparam \datafromread[4]~output .bus_hold = "false";
defparam \datafromread[4]~output .open_drain_output = "false";
defparam \datafromread[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \datafromread[5]~output (
	.i(\READ_FIFO_RX|data_rx_r [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datafromread[5]),
	.obar());
// synopsys translate_off
defparam \datafromread[5]~output .bus_hold = "false";
defparam \datafromread[5]~output .open_drain_output = "false";
defparam \datafromread[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \datafromread[6]~output (
	.i(\READ_FIFO_RX|data_rx_r [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datafromread[6]),
	.obar());
// synopsys translate_off
defparam \datafromread[6]~output .bus_hold = "false";
defparam \datafromread[6]~output .open_drain_output = "false";
defparam \datafromread[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \datafromread[7]~output (
	.i(\READ_FIFO_RX|data_rx_r [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datafromread[7]),
	.obar());
// synopsys translate_off
defparam \datafromread[7]~output .bus_hold = "false";
defparam \datafromread[7]~output .open_drain_output = "false";
defparam \datafromread[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \checkreadfromrx~output (
	.i(\FIFO_RX_UNIT|empty_r~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(checkreadfromrx),
	.obar());
// synopsys translate_off
defparam \checkreadfromrx~output .bus_hold = "false";
defparam \checkreadfromrx~output .open_drain_output = "false";
defparam \checkreadfromrx~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \fifo_rx_empty~output (
	.i(!\FIFO_RX_UNIT|empty_r~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fifo_rx_empty),
	.obar());
// synopsys translate_off
defparam \fifo_rx_empty~output .bus_hold = "false";
defparam \fifo_rx_empty~output .open_drain_output = "false";
defparam \fifo_rx_empty~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \ckht~input (
	.i(ckht),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ckht~input_o ));
// synopsys translate_off
defparam \ckht~input .bus_hold = "false";
defparam \ckht~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \ckht~inputCLKENA0 (
	.inclk(\ckht~input_o ),
	.ena(vcc),
	.outclk(\ckht~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \ckht~inputCLKENA0 .clock_type = "global clock";
defparam \ckht~inputCLKENA0 .disable_mode = "low";
defparam \ckht~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \ckht~inputCLKENA0 .ena_register_power_up = "high";
defparam \ckht~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X87_Y27_N48
cyclonev_lcell_comb \FIFO_TX_UNIT|wr_ptr_r[0]~1 (
// Equation(s):
// \FIFO_TX_UNIT|wr_ptr_r[0]~1_combout  = !\FIFO_TX_UNIT|wr_ptr_r [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_TX_UNIT|wr_ptr_r [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|wr_ptr_r[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|wr_ptr_r[0]~1 .extended_lut = "off";
defparam \FIFO_TX_UNIT|wr_ptr_r[0]~1 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \FIFO_TX_UNIT|wr_ptr_r[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N3
cyclonev_lcell_comb \FIFO_RX_UNIT|rd_ptr_r[0]~0 (
// Equation(s):
// \FIFO_RX_UNIT|rd_ptr_r[0]~0_combout  = !\FIFO_RX_UNIT|rd_ptr_r [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_RX_UNIT|rd_ptr_r [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|rd_ptr_r[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|rd_ptr_r[0]~0 .extended_lut = "off";
defparam \FIFO_RX_UNIT|rd_ptr_r[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \FIFO_RX_UNIT|rd_ptr_r[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y23_N5
dffeas \FIFO_RX_UNIT|rd_ptr_r[0] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\FIFO_RX_UNIT|rd_ptr_r[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_RX_UNIT|empty_r~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_RX_UNIT|rd_ptr_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_RX_UNIT|rd_ptr_r[0] .is_wysiwyg = "true";
defparam \FIFO_RX_UNIT|rd_ptr_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y23_N14
dffeas \FIFO_RX_UNIT|rd_ptr_r[1] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\FIFO_RX_UNIT|Add1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_RX_UNIT|empty_r~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_RX_UNIT|rd_ptr_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_RX_UNIT|rd_ptr_r[1] .is_wysiwyg = "true";
defparam \FIFO_RX_UNIT|rd_ptr_r[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N12
cyclonev_lcell_comb \FIFO_RX_UNIT|Add1~0 (
// Equation(s):
// \FIFO_RX_UNIT|Add1~0_combout  = !\FIFO_RX_UNIT|rd_ptr_r [0] $ (!\FIFO_RX_UNIT|rd_ptr_r [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_RX_UNIT|rd_ptr_r [0]),
	.datad(!\FIFO_RX_UNIT|rd_ptr_r [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|Add1~0 .extended_lut = "off";
defparam \FIFO_RX_UNIT|Add1~0 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \FIFO_RX_UNIT|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y23_N13
dffeas \FIFO_RX_UNIT|rd_ptr_r[1]~DUPLICATE (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\FIFO_RX_UNIT|Add1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_RX_UNIT|empty_r~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_RX_UNIT|rd_ptr_r[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_RX_UNIT|rd_ptr_r[1]~DUPLICATE .is_wysiwyg = "true";
defparam \FIFO_RX_UNIT|rd_ptr_r[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y23_N4
dffeas \FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\FIFO_RX_UNIT|rd_ptr_r[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_RX_UNIT|empty_r~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE .is_wysiwyg = "true";
defparam \FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y24_N9
cyclonev_lcell_comb \FIFO_RX_UNIT|wr_ptr_r[0]~1 (
// Equation(s):
// \FIFO_RX_UNIT|wr_ptr_r[0]~1_combout  = !\FIFO_RX_UNIT|wr_ptr_r [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_RX_UNIT|wr_ptr_r [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|wr_ptr_r[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|wr_ptr_r[0]~1 .extended_lut = "off";
defparam \FIFO_RX_UNIT|wr_ptr_r[0]~1 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \FIFO_RX_UNIT|wr_ptr_r[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \uart_rx~input (
	.i(uart_rx),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\uart_rx~input_o ));
// synopsys translate_off
defparam \uart_rx~input .bus_hold = "false";
defparam \uart_rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y24_N36
cyclonev_lcell_comb \UART_RX_UNIT|s_r[0]~4 (
// Equation(s):
// \UART_RX_UNIT|s_r[0]~4_combout  = ( !\UART_RX_UNIT|Selector0~0_combout  & ( (!\uart_rx~input_o ) # (\UART_RX_UNIT|state_r.idle~q ) ) )

	.dataa(gnd),
	.datab(!\uart_rx~input_o ),
	.datac(gnd),
	.datad(!\UART_RX_UNIT|state_r.idle~q ),
	.datae(gnd),
	.dataf(!\UART_RX_UNIT|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_UNIT|s_r[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_UNIT|s_r[0]~4 .extended_lut = "off";
defparam \UART_RX_UNIT|s_r[0]~4 .lut_mask = 64'hCCFFCCFF00000000;
defparam \UART_RX_UNIT|s_r[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y24_N38
dffeas \UART_RX_UNIT|state_r.idle (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_RX_UNIT|s_r[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_UNIT|state_r.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_UNIT|state_r.idle .is_wysiwyg = "true";
defparam \UART_RX_UNIT|state_r.idle .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y24_N48
cyclonev_lcell_comb \UART_RX_UNIT|s_r[0]~3 (
// Equation(s):
// \UART_RX_UNIT|s_r[0]~3_combout  = ( \UART_RX_UNIT|Selector0~0_combout  & ( (\UART_RX_UNIT|s_r [0]) # (\UART_RX_UNIT|state_r.idle~q ) ) ) # ( !\UART_RX_UNIT|Selector0~0_combout  & ( (!\UART_RX_UNIT|state_r.idle~q  & (\uart_rx~input_o  & \UART_RX_UNIT|s_r 
// [0])) # (\UART_RX_UNIT|state_r.idle~q  & ((!\UART_RX_UNIT|s_r [0]))) ) )

	.dataa(gnd),
	.datab(!\uart_rx~input_o ),
	.datac(!\UART_RX_UNIT|state_r.idle~q ),
	.datad(!\UART_RX_UNIT|s_r [0]),
	.datae(gnd),
	.dataf(!\UART_RX_UNIT|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_UNIT|s_r[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_UNIT|s_r[0]~3 .extended_lut = "off";
defparam \UART_RX_UNIT|s_r[0]~3 .lut_mask = 64'h0F300F300FFF0FFF;
defparam \UART_RX_UNIT|s_r[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y24_N50
dffeas \UART_RX_UNIT|s_r[0] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_RX_UNIT|s_r[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_UNIT|s_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_UNIT|s_r[0] .is_wysiwyg = "true";
defparam \UART_RX_UNIT|s_r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y24_N42
cyclonev_lcell_comb \UART_RX_UNIT|s_r[1]~2 (
// Equation(s):
// \UART_RX_UNIT|s_r[1]~2_combout  = ( \UART_RX_UNIT|s_r [1] & ( \UART_RX_UNIT|Selector0~0_combout  ) ) # ( \UART_RX_UNIT|s_r [1] & ( !\UART_RX_UNIT|Selector0~0_combout  & ( (!\UART_RX_UNIT|state_r.idle~q  & (((\uart_rx~input_o )))) # 
// (\UART_RX_UNIT|state_r.idle~q  & (\UART_RX_UNIT|s_r[1]~0_combout  & (!\UART_RX_UNIT|s_r [0]))) ) ) ) # ( !\UART_RX_UNIT|s_r [1] & ( !\UART_RX_UNIT|Selector0~0_combout  & ( (\UART_RX_UNIT|state_r.idle~q  & (\UART_RX_UNIT|s_r[1]~0_combout  & 
// \UART_RX_UNIT|s_r [0])) ) ) )

	.dataa(!\UART_RX_UNIT|state_r.idle~q ),
	.datab(!\UART_RX_UNIT|s_r[1]~0_combout ),
	.datac(!\UART_RX_UNIT|s_r [0]),
	.datad(!\uart_rx~input_o ),
	.datae(!\UART_RX_UNIT|s_r [1]),
	.dataf(!\UART_RX_UNIT|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_UNIT|s_r[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_UNIT|s_r[1]~2 .extended_lut = "off";
defparam \UART_RX_UNIT|s_r[1]~2 .lut_mask = 64'h010110BA0000FFFF;
defparam \UART_RX_UNIT|s_r[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y24_N44
dffeas \UART_RX_UNIT|s_r[1] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_RX_UNIT|s_r[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_UNIT|s_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_UNIT|s_r[1] .is_wysiwyg = "true";
defparam \UART_RX_UNIT|s_r[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y24_N51
cyclonev_lcell_comb \UART_RX_UNIT|Equal2~0 (
// Equation(s):
// \UART_RX_UNIT|Equal2~0_combout  = ( \UART_RX_UNIT|s_r [2] & ( (\UART_RX_UNIT|s_r [0] & \UART_RX_UNIT|s_r [1]) ) )

	.dataa(!\UART_RX_UNIT|s_r [0]),
	.datab(gnd),
	.datac(!\UART_RX_UNIT|s_r [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\UART_RX_UNIT|s_r [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_UNIT|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_UNIT|Equal2~0 .extended_lut = "off";
defparam \UART_RX_UNIT|Equal2~0 .lut_mask = 64'h0000000005050505;
defparam \UART_RX_UNIT|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y24_N54
cyclonev_lcell_comb \UART_RX_UNIT|s_r[3]~1 (
// Equation(s):
// \UART_RX_UNIT|s_r[3]~1_combout  = ( \UART_RX_UNIT|s_r [3] & ( \UART_RX_UNIT|Equal2~0_combout  & ( ((\uart_rx~input_o  & !\UART_RX_UNIT|state_r.idle~q )) # (\UART_RX_UNIT|state_r.stop~q ) ) ) ) # ( !\UART_RX_UNIT|s_r [3] & ( \UART_RX_UNIT|Equal2~0_combout  
// & ( (\UART_RX_UNIT|state_r.idle~q  & \UART_RX_UNIT|s_r[1]~0_combout ) ) ) ) # ( \UART_RX_UNIT|s_r [3] & ( !\UART_RX_UNIT|Equal2~0_combout  & ( (!\UART_RX_UNIT|state_r.idle~q  & (\uart_rx~input_o )) # (\UART_RX_UNIT|state_r.idle~q  & 
// ((\UART_RX_UNIT|s_r[1]~0_combout ))) ) ) )

	.dataa(!\UART_RX_UNIT|state_r.stop~q ),
	.datab(!\uart_rx~input_o ),
	.datac(!\UART_RX_UNIT|state_r.idle~q ),
	.datad(!\UART_RX_UNIT|s_r[1]~0_combout ),
	.datae(!\UART_RX_UNIT|s_r [3]),
	.dataf(!\UART_RX_UNIT|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_UNIT|s_r[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_UNIT|s_r[3]~1 .extended_lut = "off";
defparam \UART_RX_UNIT|s_r[3]~1 .lut_mask = 64'h0000303F000F7575;
defparam \UART_RX_UNIT|s_r[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y24_N56
dffeas \UART_RX_UNIT|s_r[3] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_RX_UNIT|s_r[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_UNIT|s_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_UNIT|s_r[3] .is_wysiwyg = "true";
defparam \UART_RX_UNIT|s_r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y24_N1
dffeas \UART_RX_UNIT|state_r.data (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_RX_UNIT|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_UNIT|state_r.data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_UNIT|state_r.data .is_wysiwyg = "true";
defparam \UART_RX_UNIT|state_r.data .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y24_N0
cyclonev_lcell_comb \UART_RX_UNIT|b_r[0]~0 (
// Equation(s):
// \UART_RX_UNIT|b_r[0]~0_combout  = ( \UART_RX_UNIT|state_r.data~q  & ( (\UART_RX_UNIT|s_r [0] & (\UART_RX_UNIT|s_r [1] & (\UART_RX_UNIT|s_r [2] & \UART_RX_UNIT|s_r [3]))) ) )

	.dataa(!\UART_RX_UNIT|s_r [0]),
	.datab(!\UART_RX_UNIT|s_r [1]),
	.datac(!\UART_RX_UNIT|s_r [2]),
	.datad(!\UART_RX_UNIT|s_r [3]),
	.datae(gnd),
	.dataf(!\UART_RX_UNIT|state_r.data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_UNIT|b_r[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_UNIT|b_r[0]~0 .extended_lut = "off";
defparam \UART_RX_UNIT|b_r[0]~0 .lut_mask = 64'h0000000000010001;
defparam \UART_RX_UNIT|b_r[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y24_N39
cyclonev_lcell_comb \UART_RX_UNIT|Selector0~1 (
// Equation(s):
// \UART_RX_UNIT|Selector0~1_combout  = ( !\UART_RX_UNIT|s_r [3] & ( \UART_RX_UNIT|s_r [2] & ( (\UART_RX_UNIT|state_r.start~q  & (\UART_RX_UNIT|s_r [0] & \UART_RX_UNIT|s_r [1])) ) ) )

	.dataa(gnd),
	.datab(!\UART_RX_UNIT|state_r.start~q ),
	.datac(!\UART_RX_UNIT|s_r [0]),
	.datad(!\UART_RX_UNIT|s_r [1]),
	.datae(!\UART_RX_UNIT|s_r [3]),
	.dataf(!\UART_RX_UNIT|s_r [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_UNIT|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_UNIT|Selector0~1 .extended_lut = "off";
defparam \UART_RX_UNIT|Selector0~1 .lut_mask = 64'h0000000000030000;
defparam \UART_RX_UNIT|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y24_N24
cyclonev_lcell_comb \UART_RX_UNIT|n_r[0]~2 (
// Equation(s):
// \UART_RX_UNIT|n_r[0]~2_combout  = ( \UART_RX_UNIT|Selector0~1_combout  & ( (\UART_RX_UNIT|state_r.data~DUPLICATE_q  & !\UART_RX_UNIT|n_r [0]) ) ) # ( !\UART_RX_UNIT|Selector0~1_combout  & ( (!\UART_RX_UNIT|Equal1~0_combout  & 
// ((!\UART_RX_UNIT|b_r[0]~0_combout  & ((\UART_RX_UNIT|n_r [0]))) # (\UART_RX_UNIT|b_r[0]~0_combout  & (\UART_RX_UNIT|state_r.data~DUPLICATE_q  & !\UART_RX_UNIT|n_r [0])))) # (\UART_RX_UNIT|Equal1~0_combout  & (((\UART_RX_UNIT|n_r [0])))) ) )

	.dataa(!\UART_RX_UNIT|state_r.data~DUPLICATE_q ),
	.datab(!\UART_RX_UNIT|Equal1~0_combout ),
	.datac(!\UART_RX_UNIT|b_r[0]~0_combout ),
	.datad(!\UART_RX_UNIT|n_r [0]),
	.datae(gnd),
	.dataf(!\UART_RX_UNIT|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_UNIT|n_r[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_UNIT|n_r[0]~2 .extended_lut = "off";
defparam \UART_RX_UNIT|n_r[0]~2 .lut_mask = 64'h04F304F355005500;
defparam \UART_RX_UNIT|n_r[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y24_N26
dffeas \UART_RX_UNIT|n_r[0] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_RX_UNIT|n_r[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_UNIT|n_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_UNIT|n_r[0] .is_wysiwyg = "true";
defparam \UART_RX_UNIT|n_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y24_N7
dffeas \UART_RX_UNIT|n_r[2] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_RX_UNIT|n_r[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_UNIT|n_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_UNIT|n_r[2] .is_wysiwyg = "true";
defparam \UART_RX_UNIT|n_r[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y24_N6
cyclonev_lcell_comb \UART_RX_UNIT|n_r[2]~0 (
// Equation(s):
// \UART_RX_UNIT|n_r[2]~0_combout  = ( \UART_RX_UNIT|n_r [2] & ( \UART_RX_UNIT|b_r[0]~0_combout  & ( (!\UART_RX_UNIT|n_r [0] & (((\UART_RX_UNIT|state_r.data~DUPLICATE_q )))) # (\UART_RX_UNIT|n_r [0] & ((!\UART_RX_UNIT|n_r [1] & 
// ((\UART_RX_UNIT|state_r.data~DUPLICATE_q ))) # (\UART_RX_UNIT|n_r [1] & (!\UART_RX_UNIT|Selector0~1_combout )))) ) ) ) # ( !\UART_RX_UNIT|n_r [2] & ( \UART_RX_UNIT|b_r[0]~0_combout  & ( (\UART_RX_UNIT|n_r [0] & (\UART_RX_UNIT|state_r.data~DUPLICATE_q  & 
// \UART_RX_UNIT|n_r [1])) ) ) ) # ( \UART_RX_UNIT|n_r [2] & ( !\UART_RX_UNIT|b_r[0]~0_combout  & ( (!\UART_RX_UNIT|Selector0~1_combout ) # ((\UART_RX_UNIT|state_r.data~DUPLICATE_q  & ((!\UART_RX_UNIT|n_r [0]) # (!\UART_RX_UNIT|n_r [1])))) ) ) ) # ( 
// !\UART_RX_UNIT|n_r [2] & ( !\UART_RX_UNIT|b_r[0]~0_combout  & ( (\UART_RX_UNIT|n_r [0] & (\UART_RX_UNIT|Selector0~1_combout  & (\UART_RX_UNIT|state_r.data~DUPLICATE_q  & \UART_RX_UNIT|n_r [1]))) ) ) )

	.dataa(!\UART_RX_UNIT|n_r [0]),
	.datab(!\UART_RX_UNIT|Selector0~1_combout ),
	.datac(!\UART_RX_UNIT|state_r.data~DUPLICATE_q ),
	.datad(!\UART_RX_UNIT|n_r [1]),
	.datae(!\UART_RX_UNIT|n_r [2]),
	.dataf(!\UART_RX_UNIT|b_r[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_UNIT|n_r[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_UNIT|n_r[2]~0 .extended_lut = "off";
defparam \UART_RX_UNIT|n_r[2]~0 .lut_mask = 64'h0001CFCE00050F4E;
defparam \UART_RX_UNIT|n_r[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y24_N8
dffeas \UART_RX_UNIT|n_r[2]~DUPLICATE (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_RX_UNIT|n_r[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_UNIT|n_r[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_UNIT|n_r[2]~DUPLICATE .is_wysiwyg = "true";
defparam \UART_RX_UNIT|n_r[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y24_N12
cyclonev_lcell_comb \UART_RX_UNIT|n_r[1]~1 (
// Equation(s):
// \UART_RX_UNIT|n_r[1]~1_combout  = ( \UART_RX_UNIT|n_r [1] & ( \UART_RX_UNIT|b_r[0]~0_combout  & ( (!\UART_RX_UNIT|n_r [0] & (((\UART_RX_UNIT|state_r.data~DUPLICATE_q )))) # (\UART_RX_UNIT|n_r [0] & (!\UART_RX_UNIT|Selector0~1_combout  & 
// ((\UART_RX_UNIT|n_r[2]~DUPLICATE_q )))) ) ) ) # ( !\UART_RX_UNIT|n_r [1] & ( \UART_RX_UNIT|b_r[0]~0_combout  & ( (\UART_RX_UNIT|n_r [0] & \UART_RX_UNIT|state_r.data~DUPLICATE_q ) ) ) ) # ( \UART_RX_UNIT|n_r [1] & ( !\UART_RX_UNIT|b_r[0]~0_combout  & ( 
// (!\UART_RX_UNIT|Selector0~1_combout ) # ((!\UART_RX_UNIT|n_r [0] & \UART_RX_UNIT|state_r.data~DUPLICATE_q )) ) ) ) # ( !\UART_RX_UNIT|n_r [1] & ( !\UART_RX_UNIT|b_r[0]~0_combout  & ( (\UART_RX_UNIT|n_r [0] & (\UART_RX_UNIT|Selector0~1_combout  & 
// \UART_RX_UNIT|state_r.data~DUPLICATE_q )) ) ) )

	.dataa(!\UART_RX_UNIT|n_r [0]),
	.datab(!\UART_RX_UNIT|Selector0~1_combout ),
	.datac(!\UART_RX_UNIT|state_r.data~DUPLICATE_q ),
	.datad(!\UART_RX_UNIT|n_r[2]~DUPLICATE_q ),
	.datae(!\UART_RX_UNIT|n_r [1]),
	.dataf(!\UART_RX_UNIT|b_r[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_UNIT|n_r[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_UNIT|n_r[1]~1 .extended_lut = "off";
defparam \UART_RX_UNIT|n_r[1]~1 .lut_mask = 64'h0101CECE05050A4E;
defparam \UART_RX_UNIT|n_r[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y24_N14
dffeas \UART_RX_UNIT|n_r[1] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_RX_UNIT|n_r[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_UNIT|n_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_UNIT|n_r[1] .is_wysiwyg = "true";
defparam \UART_RX_UNIT|n_r[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y24_N27
cyclonev_lcell_comb \UART_RX_UNIT|Equal1~0 (
// Equation(s):
// \UART_RX_UNIT|Equal1~0_combout  = ( \UART_RX_UNIT|n_r [0] & ( (\UART_RX_UNIT|n_r [1] & \UART_RX_UNIT|n_r [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\UART_RX_UNIT|n_r [1]),
	.datad(!\UART_RX_UNIT|n_r [2]),
	.datae(gnd),
	.dataf(!\UART_RX_UNIT|n_r [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_UNIT|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_UNIT|Equal1~0 .extended_lut = "off";
defparam \UART_RX_UNIT|Equal1~0 .lut_mask = 64'h00000000000F000F;
defparam \UART_RX_UNIT|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y24_N54
cyclonev_lcell_comb \UART_RX_UNIT|state_r.stop~1 (
// Equation(s):
// \UART_RX_UNIT|state_r.stop~1_combout  = ( \UART_RX_UNIT|state_r.stop~q  & ( \UART_RX_UNIT|b_r[0]~0_combout  & ( ((!\UART_RX_UNIT|state_r.stop~0_combout  & ((\UART_RX_UNIT|state_r.idle~q ) # (\uart_rx~input_o )))) # (\UART_RX_UNIT|Equal1~0_combout ) ) ) ) 
// # ( !\UART_RX_UNIT|state_r.stop~q  & ( \UART_RX_UNIT|b_r[0]~0_combout  & ( \UART_RX_UNIT|Equal1~0_combout  ) ) ) # ( \UART_RX_UNIT|state_r.stop~q  & ( !\UART_RX_UNIT|b_r[0]~0_combout  & ( (!\UART_RX_UNIT|state_r.stop~0_combout  & 
// ((\UART_RX_UNIT|state_r.idle~q ) # (\uart_rx~input_o ))) ) ) )

	.dataa(!\UART_RX_UNIT|state_r.stop~0_combout ),
	.datab(!\uart_rx~input_o ),
	.datac(!\UART_RX_UNIT|Equal1~0_combout ),
	.datad(!\UART_RX_UNIT|state_r.idle~q ),
	.datae(!\UART_RX_UNIT|state_r.stop~q ),
	.dataf(!\UART_RX_UNIT|b_r[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_UNIT|state_r.stop~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_UNIT|state_r.stop~1 .extended_lut = "off";
defparam \UART_RX_UNIT|state_r.stop~1 .lut_mask = 64'h000022AA0F0F2FAF;
defparam \UART_RX_UNIT|state_r.stop~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y24_N56
dffeas \UART_RX_UNIT|state_r.stop (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_RX_UNIT|state_r.stop~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_UNIT|state_r.stop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_UNIT|state_r.stop .is_wysiwyg = "true";
defparam \UART_RX_UNIT|state_r.stop .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y24_N33
cyclonev_lcell_comb \UART_RX_UNIT|state_r.stop~0 (
// Equation(s):
// \UART_RX_UNIT|state_r.stop~0_combout  = ( \UART_RX_UNIT|s_r [1] & ( \UART_RX_UNIT|s_r [3] & ( (\UART_RX_UNIT|state_r.stop~q  & (\UART_RX_UNIT|s_r [0] & \UART_RX_UNIT|s_r [2])) ) ) ) # ( \UART_RX_UNIT|s_r [1] & ( !\UART_RX_UNIT|s_r [3] & ( 
// (\UART_RX_UNIT|state_r.start~q  & (\UART_RX_UNIT|s_r [0] & \UART_RX_UNIT|s_r [2])) ) ) )

	.dataa(!\UART_RX_UNIT|state_r.stop~q ),
	.datab(!\UART_RX_UNIT|state_r.start~q ),
	.datac(!\UART_RX_UNIT|s_r [0]),
	.datad(!\UART_RX_UNIT|s_r [2]),
	.datae(!\UART_RX_UNIT|s_r [1]),
	.dataf(!\UART_RX_UNIT|s_r [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_UNIT|state_r.stop~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_UNIT|state_r.stop~0 .extended_lut = "off";
defparam \UART_RX_UNIT|state_r.stop~0 .lut_mask = 64'h0000000300000005;
defparam \UART_RX_UNIT|state_r.stop~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y24_N42
cyclonev_lcell_comb \UART_RX_UNIT|Selector1~0 (
// Equation(s):
// \UART_RX_UNIT|Selector1~0_combout  = ( \UART_RX_UNIT|state_r.start~q  & ( \UART_RX_UNIT|b_r[0]~0_combout  & ( (!\UART_RX_UNIT|state_r.stop~0_combout  & !\UART_RX_UNIT|Equal1~0_combout ) ) ) ) # ( !\UART_RX_UNIT|state_r.start~q  & ( 
// \UART_RX_UNIT|b_r[0]~0_combout  & ( (!\UART_RX_UNIT|state_r.stop~0_combout  & (!\uart_rx~input_o  & (!\UART_RX_UNIT|Equal1~0_combout  & !\UART_RX_UNIT|state_r.idle~q ))) ) ) ) # ( \UART_RX_UNIT|state_r.start~q  & ( !\UART_RX_UNIT|b_r[0]~0_combout  & ( 
// !\UART_RX_UNIT|state_r.stop~0_combout  ) ) ) # ( !\UART_RX_UNIT|state_r.start~q  & ( !\UART_RX_UNIT|b_r[0]~0_combout  & ( (!\UART_RX_UNIT|state_r.stop~0_combout  & (!\uart_rx~input_o  & !\UART_RX_UNIT|state_r.idle~q )) ) ) )

	.dataa(!\UART_RX_UNIT|state_r.stop~0_combout ),
	.datab(!\uart_rx~input_o ),
	.datac(!\UART_RX_UNIT|Equal1~0_combout ),
	.datad(!\UART_RX_UNIT|state_r.idle~q ),
	.datae(!\UART_RX_UNIT|state_r.start~q ),
	.dataf(!\UART_RX_UNIT|b_r[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_UNIT|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_UNIT|Selector1~0 .extended_lut = "off";
defparam \UART_RX_UNIT|Selector1~0 .lut_mask = 64'h8800AAAA8000A0A0;
defparam \UART_RX_UNIT|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y24_N44
dffeas \UART_RX_UNIT|state_r.start (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_RX_UNIT|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_UNIT|state_r.start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_UNIT|state_r.start .is_wysiwyg = "true";
defparam \UART_RX_UNIT|state_r.start .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y24_N0
cyclonev_lcell_comb \UART_RX_UNIT|Selector2~0 (
// Equation(s):
// \UART_RX_UNIT|Selector2~0_combout  = ( \UART_RX_UNIT|state_r.data~q  & ( \UART_RX_UNIT|s_r [3] & ( (!\UART_RX_UNIT|Equal2~0_combout ) # ((!\UART_RX_UNIT|state_r.stop~q  & !\UART_RX_UNIT|Equal1~0_combout )) ) ) ) # ( \UART_RX_UNIT|state_r.data~q  & ( 
// !\UART_RX_UNIT|s_r [3] ) ) # ( !\UART_RX_UNIT|state_r.data~q  & ( !\UART_RX_UNIT|s_r [3] & ( (\UART_RX_UNIT|Equal2~0_combout  & \UART_RX_UNIT|state_r.start~q ) ) ) )

	.dataa(!\UART_RX_UNIT|Equal2~0_combout ),
	.datab(!\UART_RX_UNIT|state_r.start~q ),
	.datac(!\UART_RX_UNIT|state_r.stop~q ),
	.datad(!\UART_RX_UNIT|Equal1~0_combout ),
	.datae(!\UART_RX_UNIT|state_r.data~q ),
	.dataf(!\UART_RX_UNIT|s_r [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_UNIT|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_UNIT|Selector2~0 .extended_lut = "off";
defparam \UART_RX_UNIT|Selector2~0 .lut_mask = 64'h1111FFFF0000FAAA;
defparam \UART_RX_UNIT|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y24_N2
dffeas \UART_RX_UNIT|state_r.data~DUPLICATE (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_RX_UNIT|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_UNIT|state_r.data~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_UNIT|state_r.data~DUPLICATE .is_wysiwyg = "true";
defparam \UART_RX_UNIT|state_r.data~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y24_N18
cyclonev_lcell_comb \UART_RX_UNIT|s_r[1]~0 (
// Equation(s):
// \UART_RX_UNIT|s_r[1]~0_combout  = ( \UART_RX_UNIT|s_r [0] & ( \UART_RX_UNIT|s_r [3] & ( (!\UART_RX_UNIT|state_r.data~DUPLICATE_q ) # ((!\UART_RX_UNIT|s_r [2]) # (!\UART_RX_UNIT|s_r [1])) ) ) ) # ( !\UART_RX_UNIT|s_r [0] & ( \UART_RX_UNIT|s_r [3] ) ) # ( 
// \UART_RX_UNIT|s_r [0] & ( !\UART_RX_UNIT|s_r [3] & ( ((!\UART_RX_UNIT|state_r.start~q ) # ((!\UART_RX_UNIT|s_r [2]) # (!\UART_RX_UNIT|s_r [1]))) # (\UART_RX_UNIT|state_r.data~DUPLICATE_q ) ) ) ) # ( !\UART_RX_UNIT|s_r [0] & ( !\UART_RX_UNIT|s_r [3] ) )

	.dataa(!\UART_RX_UNIT|state_r.data~DUPLICATE_q ),
	.datab(!\UART_RX_UNIT|state_r.start~q ),
	.datac(!\UART_RX_UNIT|s_r [2]),
	.datad(!\UART_RX_UNIT|s_r [1]),
	.datae(!\UART_RX_UNIT|s_r [0]),
	.dataf(!\UART_RX_UNIT|s_r [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_UNIT|s_r[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_UNIT|s_r[1]~0 .extended_lut = "off";
defparam \UART_RX_UNIT|s_r[1]~0 .lut_mask = 64'hFFFFFFFDFFFFFFFA;
defparam \UART_RX_UNIT|s_r[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y24_N24
cyclonev_lcell_comb \UART_RX_UNIT|s_r[2]~5 (
// Equation(s):
// \UART_RX_UNIT|s_r[2]~5_combout  = ( !\UART_RX_UNIT|state_r.idle~q  & ( ((\UART_RX_UNIT|s_r [2] & (((\UART_RX_UNIT|Selector0~0_combout )) # (\uart_rx~input_o )))) ) ) # ( \UART_RX_UNIT|state_r.idle~q  & ( (!\UART_RX_UNIT|Selector0~0_combout  & 
// (\UART_RX_UNIT|s_r[1]~0_combout  & (!\UART_RX_UNIT|s_r [2] $ (((!\UART_RX_UNIT|s_r [0]) # (!\UART_RX_UNIT|s_r [1])))))) # (\UART_RX_UNIT|Selector0~0_combout  & (((\UART_RX_UNIT|s_r [2])))) ) )

	.dataa(!\UART_RX_UNIT|s_r [0]),
	.datab(!\UART_RX_UNIT|s_r [2]),
	.datac(!\UART_RX_UNIT|s_r[1]~0_combout ),
	.datad(!\UART_RX_UNIT|s_r [1]),
	.datae(!\UART_RX_UNIT|state_r.idle~q ),
	.dataf(!\UART_RX_UNIT|Selector0~0_combout ),
	.datag(!\uart_rx~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_UNIT|s_r[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_UNIT|s_r[2]~5 .extended_lut = "on";
defparam \UART_RX_UNIT|s_r[2]~5 .lut_mask = 64'h0303030633333333;
defparam \UART_RX_UNIT|s_r[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y24_N26
dffeas \UART_RX_UNIT|s_r[2] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_RX_UNIT|s_r[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_UNIT|s_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_UNIT|s_r[2] .is_wysiwyg = "true";
defparam \UART_RX_UNIT|s_r[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y24_N15
cyclonev_lcell_comb \UART_RX_UNIT|Selector0~0 (
// Equation(s):
// \UART_RX_UNIT|Selector0~0_combout  = ( \UART_RX_UNIT|state_r.stop~q  & ( (\UART_RX_UNIT|s_r [2] & (\UART_RX_UNIT|s_r [1] & (\UART_RX_UNIT|s_r [0] & \UART_RX_UNIT|s_r [3]))) ) )

	.dataa(!\UART_RX_UNIT|s_r [2]),
	.datab(!\UART_RX_UNIT|s_r [1]),
	.datac(!\UART_RX_UNIT|s_r [0]),
	.datad(!\UART_RX_UNIT|s_r [3]),
	.datae(gnd),
	.dataf(!\UART_RX_UNIT|state_r.stop~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_UNIT|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_UNIT|Selector0~0 .extended_lut = "off";
defparam \UART_RX_UNIT|Selector0~0 .lut_mask = 64'h0000000000010001;
defparam \UART_RX_UNIT|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y24_N20
dffeas \FIFO_RX_UNIT|full_r (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\FIFO_RX_UNIT|full_r~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_RX_UNIT|full_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_RX_UNIT|full_r .is_wysiwyg = "true";
defparam \FIFO_RX_UNIT|full_r .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y24_N6
cyclonev_lcell_comb \FIFO_RX_UNIT|full_r~0 (
// Equation(s):
// \FIFO_RX_UNIT|full_r~0_combout  = ( !\FIFO_RX_UNIT|empty_r~q  & ( (!\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & (\FIFO_RX_UNIT|wr_ptr_r [0] & (!\FIFO_RX_UNIT|rd_ptr_r [1] $ (!\FIFO_RX_UNIT|wr_ptr_r [1])))) # (\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & 
// (!\FIFO_RX_UNIT|wr_ptr_r [0] & (!\FIFO_RX_UNIT|rd_ptr_r [1] $ (\FIFO_RX_UNIT|wr_ptr_r [1])))) ) )

	.dataa(!\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q ),
	.datab(!\FIFO_RX_UNIT|wr_ptr_r [0]),
	.datac(!\FIFO_RX_UNIT|rd_ptr_r [1]),
	.datad(!\FIFO_RX_UNIT|wr_ptr_r [1]),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|empty_r~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|full_r~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|full_r~0 .extended_lut = "off";
defparam \FIFO_RX_UNIT|full_r~0 .lut_mask = 64'h4224422400000000;
defparam \FIFO_RX_UNIT|full_r~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y24_N18
cyclonev_lcell_comb \FIFO_RX_UNIT|full_r~1 (
// Equation(s):
// \FIFO_RX_UNIT|full_r~1_combout  = ( \FIFO_RX_UNIT|full_r~0_combout  & ( ((!\FIFO_RX_UNIT|empty_r~q  & \FIFO_RX_UNIT|full_r~q )) # (\UART_RX_UNIT|Selector0~0_combout ) ) ) # ( !\FIFO_RX_UNIT|full_r~0_combout  & ( (\FIFO_RX_UNIT|full_r~q  & 
// ((!\FIFO_RX_UNIT|empty_r~q ) # (\UART_RX_UNIT|Selector0~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\FIFO_RX_UNIT|empty_r~q ),
	.datac(!\UART_RX_UNIT|Selector0~0_combout ),
	.datad(!\FIFO_RX_UNIT|full_r~q ),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|full_r~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|full_r~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|full_r~1 .extended_lut = "off";
defparam \FIFO_RX_UNIT|full_r~1 .lut_mask = 64'h00CF00CF0FCF0FCF;
defparam \FIFO_RX_UNIT|full_r~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y24_N19
dffeas \FIFO_RX_UNIT|full_r~DUPLICATE (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\FIFO_RX_UNIT|full_r~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_RX_UNIT|full_r~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_RX_UNIT|full_r~DUPLICATE .is_wysiwyg = "true";
defparam \FIFO_RX_UNIT|full_r~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y24_N21
cyclonev_lcell_comb \FIFO_RX_UNIT|wr_ptr_r[1]~0 (
// Equation(s):
// \FIFO_RX_UNIT|wr_ptr_r[1]~0_combout  = ( \UART_RX_UNIT|Selector0~0_combout  & ( (!\FIFO_RX_UNIT|full_r~DUPLICATE_q ) # (\FIFO_RX_UNIT|empty_r~q ) ) )

	.dataa(gnd),
	.datab(!\FIFO_RX_UNIT|empty_r~q ),
	.datac(!\FIFO_RX_UNIT|full_r~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\UART_RX_UNIT|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|wr_ptr_r[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|wr_ptr_r[1]~0 .extended_lut = "off";
defparam \FIFO_RX_UNIT|wr_ptr_r[1]~0 .lut_mask = 64'h00000000F3F3F3F3;
defparam \FIFO_RX_UNIT|wr_ptr_r[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y24_N11
dffeas \FIFO_RX_UNIT|wr_ptr_r[0] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\FIFO_RX_UNIT|wr_ptr_r[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_RX_UNIT|wr_ptr_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_RX_UNIT|wr_ptr_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_RX_UNIT|wr_ptr_r[0] .is_wysiwyg = "true";
defparam \FIFO_RX_UNIT|wr_ptr_r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y24_N3
cyclonev_lcell_comb \FIFO_RX_UNIT|Add0~0 (
// Equation(s):
// \FIFO_RX_UNIT|Add0~0_combout  = !\FIFO_RX_UNIT|wr_ptr_r [0] $ (!\FIFO_RX_UNIT|wr_ptr_r [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_RX_UNIT|wr_ptr_r [0]),
	.datad(!\FIFO_RX_UNIT|wr_ptr_r [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|Add0~0 .extended_lut = "off";
defparam \FIFO_RX_UNIT|Add0~0 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \FIFO_RX_UNIT|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y24_N5
dffeas \FIFO_RX_UNIT|wr_ptr_r[1] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\FIFO_RX_UNIT|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_RX_UNIT|wr_ptr_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_RX_UNIT|wr_ptr_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_RX_UNIT|wr_ptr_r[1] .is_wysiwyg = "true";
defparam \FIFO_RX_UNIT|wr_ptr_r[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N24
cyclonev_lcell_comb \FIFO_RX_UNIT|Mux4~0 (
// Equation(s):
// \FIFO_RX_UNIT|Mux4~0_combout  = ( \FIFO_RX_UNIT|wr_ptr_r [0] & ( (!\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & (!\FIFO_RX_UNIT|rd_ptr_r[1]~DUPLICATE_q  $ (\FIFO_RX_UNIT|wr_ptr_r [1]))) ) ) # ( !\FIFO_RX_UNIT|wr_ptr_r [0] & ( 
// (\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & (!\FIFO_RX_UNIT|rd_ptr_r[1]~DUPLICATE_q  $ (!\FIFO_RX_UNIT|wr_ptr_r [1]))) ) )

	.dataa(!\FIFO_RX_UNIT|rd_ptr_r[1]~DUPLICATE_q ),
	.datab(!\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q ),
	.datac(!\FIFO_RX_UNIT|wr_ptr_r [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|wr_ptr_r [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|Mux4~0 .extended_lut = "off";
defparam \FIFO_RX_UNIT|Mux4~0 .lut_mask = 64'h1212121284848484;
defparam \FIFO_RX_UNIT|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y24_N30
cyclonev_lcell_comb \FIFO_RX_UNIT|Mux4~1 (
// Equation(s):
// \FIFO_RX_UNIT|Mux4~1_combout  = ( \UART_RX_UNIT|Selector0~0_combout  & ( (!\FIFO_RX_UNIT|full_r~q ) # (\FIFO_RX_UNIT|empty_r~q ) ) ) # ( !\UART_RX_UNIT|Selector0~0_combout  & ( (!\FIFO_RX_UNIT|Mux4~0_combout  & \FIFO_RX_UNIT|empty_r~q ) ) )

	.dataa(!\FIFO_RX_UNIT|Mux4~0_combout ),
	.datab(gnd),
	.datac(!\FIFO_RX_UNIT|full_r~q ),
	.datad(!\FIFO_RX_UNIT|empty_r~q ),
	.datae(gnd),
	.dataf(!\UART_RX_UNIT|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|Mux4~1 .extended_lut = "off";
defparam \FIFO_RX_UNIT|Mux4~1 .lut_mask = 64'h00AA00AAF0FFF0FF;
defparam \FIFO_RX_UNIT|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y24_N32
dffeas \FIFO_RX_UNIT|empty_r (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\FIFO_RX_UNIT|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_RX_UNIT|empty_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_RX_UNIT|empty_r .is_wysiwyg = "true";
defparam \FIFO_RX_UNIT|empty_r .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y25_N54
cyclonev_lcell_comb \write_to_fifo|counter~1 (
// Equation(s):
// \write_to_fifo|counter~1_combout  = ( !\write_to_fifo|counter [1] & ( \write_to_fifo|counter [0] & ( \write_to_fifo|current_state.S2~q  ) ) ) # ( \write_to_fifo|counter [1] & ( !\write_to_fifo|counter [0] & ( \write_to_fifo|current_state.S2~q  ) ) )

	.dataa(gnd),
	.datab(!\write_to_fifo|current_state.S2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\write_to_fifo|counter [1]),
	.dataf(!\write_to_fifo|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_to_fifo|counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_to_fifo|counter~1 .extended_lut = "off";
defparam \write_to_fifo|counter~1 .lut_mask = 64'h0000333333330000;
defparam \write_to_fifo|counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y26_N19
dffeas \write_to_fifo|current_state.S3 (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\write_to_fifo|next_state.S3~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\write_to_fifo|current_state.S3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \write_to_fifo|current_state.S3 .is_wysiwyg = "true";
defparam \write_to_fifo|current_state.S3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N48
cyclonev_lcell_comb \write_to_fifo|Selector0~0 (
// Equation(s):
// \write_to_fifo|Selector0~0_combout  = ( \write_to_fifo|current_state.S1~q  & ( !\write_to_fifo|current_state.S3~q  ) ) # ( !\write_to_fifo|current_state.S1~q  & ( !\write_to_fifo|current_state.S3~q  & ( \FIFO_RX_UNIT|empty_r~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_RX_UNIT|empty_r~q ),
	.datad(gnd),
	.datae(!\write_to_fifo|current_state.S1~q ),
	.dataf(!\write_to_fifo|current_state.S3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_to_fifo|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_to_fifo|Selector0~0 .extended_lut = "off";
defparam \write_to_fifo|Selector0~0 .lut_mask = 64'h0F0FFFFF00000000;
defparam \write_to_fifo|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y25_N50
dffeas \write_to_fifo|current_state.S1 (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\write_to_fifo|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\write_to_fifo|current_state.S1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \write_to_fifo|current_state.S1 .is_wysiwyg = "true";
defparam \write_to_fifo|current_state.S1 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y25_N55
dffeas \write_to_fifo|counter[1] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\write_to_fifo|counter~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_fifo|current_state.S1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\write_to_fifo|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \write_to_fifo|counter[1] .is_wysiwyg = "true";
defparam \write_to_fifo|counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N0
cyclonev_lcell_comb \write_to_fifo|Selector1~0 (
// Equation(s):
// \write_to_fifo|Selector1~0_combout  = ( \write_to_fifo|counter [0] & ( (!\FIFO_RX_UNIT|empty_r~q  & (!\write_to_fifo|counter [1] & ((\write_to_fifo|current_state.S2~q )))) # (\FIFO_RX_UNIT|empty_r~q  & ((!\write_to_fifo|current_state.S1~q ) # 
// ((!\write_to_fifo|counter [1] & \write_to_fifo|current_state.S2~q )))) ) ) # ( !\write_to_fifo|counter [0] & ( ((\FIFO_RX_UNIT|empty_r~q  & !\write_to_fifo|current_state.S1~q )) # (\write_to_fifo|current_state.S2~q ) ) )

	.dataa(!\FIFO_RX_UNIT|empty_r~q ),
	.datab(!\write_to_fifo|counter [1]),
	.datac(!\write_to_fifo|current_state.S1~q ),
	.datad(!\write_to_fifo|current_state.S2~q ),
	.datae(gnd),
	.dataf(!\write_to_fifo|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_to_fifo|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_to_fifo|Selector1~0 .extended_lut = "off";
defparam \write_to_fifo|Selector1~0 .lut_mask = 64'h50FF50FF50DC50DC;
defparam \write_to_fifo|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y25_N2
dffeas \write_to_fifo|current_state.S2 (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\write_to_fifo|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\write_to_fifo|current_state.S2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \write_to_fifo|current_state.S2 .is_wysiwyg = "true";
defparam \write_to_fifo|current_state.S2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y25_N51
cyclonev_lcell_comb \write_to_fifo|counter~0 (
// Equation(s):
// \write_to_fifo|counter~0_combout  = ( !\write_to_fifo|counter [0] & ( \write_to_fifo|current_state.S2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\write_to_fifo|counter [0]),
	.dataf(!\write_to_fifo|current_state.S2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_to_fifo|counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_to_fifo|counter~0 .extended_lut = "off";
defparam \write_to_fifo|counter~0 .lut_mask = 64'h00000000FFFF0000;
defparam \write_to_fifo|counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y25_N52
dffeas \write_to_fifo|counter[0] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\write_to_fifo|counter~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_to_fifo|current_state.S1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\write_to_fifo|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \write_to_fifo|counter[0] .is_wysiwyg = "true";
defparam \write_to_fifo|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N18
cyclonev_lcell_comb \write_to_fifo|next_state.S3~0 (
// Equation(s):
// \write_to_fifo|next_state.S3~0_combout  = ( \write_to_fifo|counter [1] & ( (\write_to_fifo|counter [0] & \write_to_fifo|current_state.S2~q ) ) )

	.dataa(!\write_to_fifo|counter [0]),
	.datab(gnd),
	.datac(!\write_to_fifo|current_state.S2~q ),
	.datad(gnd),
	.datae(!\write_to_fifo|counter [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_to_fifo|next_state.S3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_to_fifo|next_state.S3~0 .extended_lut = "off";
defparam \write_to_fifo|next_state.S3~0 .lut_mask = 64'h0000050500000505;
defparam \write_to_fifo|next_state.S3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y26_N20
dffeas \write_to_fifo|current_state.S3~DUPLICATE (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\write_to_fifo|next_state.S3~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\write_to_fifo|current_state.S3~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \write_to_fifo|current_state.S3~DUPLICATE .is_wysiwyg = "true";
defparam \write_to_fifo|current_state.S3~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N42
cyclonev_lcell_comb \FIFO_TX_UNIT|rd_ptr_r[0]~1 (
// Equation(s):
// \FIFO_TX_UNIT|rd_ptr_r[0]~1_combout  = !\FIFO_TX_UNIT|rd_ptr_r [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_TX_UNIT|rd_ptr_r [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|rd_ptr_r[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|rd_ptr_r[0]~1 .extended_lut = "off";
defparam \FIFO_TX_UNIT|rd_ptr_r[0]~1 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \FIFO_TX_UNIT|rd_ptr_r[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N51
cyclonev_lcell_comb \FIFO_TX_UNIT|rd_ptr_r[1]~0 (
// Equation(s):
// \FIFO_TX_UNIT|rd_ptr_r[1]~0_combout  = ( \UART_TX_UNIT|tx_done_tick~0_combout  & ( (\FIFO_TX_UNIT|empty_r~q ) # (\write_to_fifo|current_state.S3~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_to_fifo|current_state.S3~DUPLICATE_q ),
	.datad(!\FIFO_TX_UNIT|empty_r~q ),
	.datae(gnd),
	.dataf(!\UART_TX_UNIT|tx_done_tick~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|rd_ptr_r[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|rd_ptr_r[1]~0 .extended_lut = "off";
defparam \FIFO_TX_UNIT|rd_ptr_r[1]~0 .lut_mask = 64'h000000000FFF0FFF;
defparam \FIFO_TX_UNIT|rd_ptr_r[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y26_N43
dffeas \FIFO_TX_UNIT|rd_ptr_r[0] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FIFO_TX_UNIT|rd_ptr_r[0]~1_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_TX_UNIT|rd_ptr_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_TX_UNIT|rd_ptr_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_TX_UNIT|rd_ptr_r[0] .is_wysiwyg = "true";
defparam \FIFO_TX_UNIT|rd_ptr_r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N57
cyclonev_lcell_comb \FIFO_TX_UNIT|Add1~0 (
// Equation(s):
// \FIFO_TX_UNIT|Add1~0_combout  = ( \FIFO_TX_UNIT|rd_ptr_r [1] & ( !\FIFO_TX_UNIT|rd_ptr_r [0] ) ) # ( !\FIFO_TX_UNIT|rd_ptr_r [1] & ( \FIFO_TX_UNIT|rd_ptr_r [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_TX_UNIT|rd_ptr_r [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|rd_ptr_r [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|Add1~0 .extended_lut = "off";
defparam \FIFO_TX_UNIT|Add1~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \FIFO_TX_UNIT|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y26_N32
dffeas \FIFO_TX_UNIT|rd_ptr_r[1] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FIFO_TX_UNIT|Add1~0_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_TX_UNIT|rd_ptr_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_TX_UNIT|rd_ptr_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_TX_UNIT|rd_ptr_r[1] .is_wysiwyg = "true";
defparam \FIFO_TX_UNIT|rd_ptr_r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y26_N44
dffeas \FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FIFO_TX_UNIT|rd_ptr_r[0]~1_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_TX_UNIT|rd_ptr_r[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE .is_wysiwyg = "true";
defparam \FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y27_N24
cyclonev_lcell_comb \FIFO_TX_UNIT|Add0~0 (
// Equation(s):
// \FIFO_TX_UNIT|Add0~0_combout  = !\FIFO_TX_UNIT|wr_ptr_r [0] $ (!\FIFO_TX_UNIT|wr_ptr_r [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_TX_UNIT|wr_ptr_r [0]),
	.datad(!\FIFO_TX_UNIT|wr_ptr_r [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|Add0~0 .extended_lut = "off";
defparam \FIFO_TX_UNIT|Add0~0 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \FIFO_TX_UNIT|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y27_N26
dffeas \FIFO_TX_UNIT|wr_ptr_r[1] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\FIFO_TX_UNIT|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_TX_UNIT|wr_ptr_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_TX_UNIT|wr_ptr_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_TX_UNIT|wr_ptr_r[1] .is_wysiwyg = "true";
defparam \FIFO_TX_UNIT|wr_ptr_r[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y27_N18
cyclonev_lcell_comb \FIFO_TX_UNIT|Mux4~0 (
// Equation(s):
// \FIFO_TX_UNIT|Mux4~0_combout  = ( \FIFO_TX_UNIT|wr_ptr_r [1] & ( (!\FIFO_TX_UNIT|rd_ptr_r [1] & (!\FIFO_TX_UNIT|wr_ptr_r [0] & \FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q )) # (\FIFO_TX_UNIT|rd_ptr_r [1] & (\FIFO_TX_UNIT|wr_ptr_r [0] & 
// !\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q )) ) ) # ( !\FIFO_TX_UNIT|wr_ptr_r [1] & ( (!\FIFO_TX_UNIT|rd_ptr_r [1] & (\FIFO_TX_UNIT|wr_ptr_r [0] & !\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q )) # (\FIFO_TX_UNIT|rd_ptr_r [1] & (!\FIFO_TX_UNIT|wr_ptr_r [0] & 
// \FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q )) ) )

	.dataa(!\FIFO_TX_UNIT|rd_ptr_r [1]),
	.datab(gnd),
	.datac(!\FIFO_TX_UNIT|wr_ptr_r [0]),
	.datad(!\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|wr_ptr_r [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|Mux4~0 .extended_lut = "off";
defparam \FIFO_TX_UNIT|Mux4~0 .lut_mask = 64'h0A500A5005A005A0;
defparam \FIFO_TX_UNIT|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y27_N21
cyclonev_lcell_comb \FIFO_TX_UNIT|Mux4~1 (
// Equation(s):
// \FIFO_TX_UNIT|Mux4~1_combout  = ( \FIFO_TX_UNIT|Mux4~0_combout  & ( (\write_to_fifo|current_state.S3~DUPLICATE_q  & ((!\FIFO_TX_UNIT|full_r~DUPLICATE_q ) # (\FIFO_TX_UNIT|empty_r~q ))) ) ) # ( !\FIFO_TX_UNIT|Mux4~0_combout  & ( 
// ((\write_to_fifo|current_state.S3~DUPLICATE_q  & !\FIFO_TX_UNIT|full_r~DUPLICATE_q )) # (\FIFO_TX_UNIT|empty_r~q ) ) )

	.dataa(gnd),
	.datab(!\write_to_fifo|current_state.S3~DUPLICATE_q ),
	.datac(!\FIFO_TX_UNIT|full_r~DUPLICATE_q ),
	.datad(!\FIFO_TX_UNIT|empty_r~q ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|Mux4~1 .extended_lut = "off";
defparam \FIFO_TX_UNIT|Mux4~1 .lut_mask = 64'h30FF30FF30333033;
defparam \FIFO_TX_UNIT|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y26_N11
dffeas \UART_TX_UNIT|state_r.idle (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_TX_UNIT|s_r[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_UNIT|state_r.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_UNIT|state_r.idle .is_wysiwyg = "true";
defparam \UART_TX_UNIT|state_r.idle .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N6
cyclonev_lcell_comb \UART_TX_UNIT|s_r[0]~3 (
// Equation(s):
// \UART_TX_UNIT|s_r[0]~3_combout  = (!\UART_TX_UNIT|s_r [0] & (((\UART_TX_UNIT|state_r.idle~q )))) # (\UART_TX_UNIT|s_r [0] & (((!\FIFO_TX_UNIT|empty_r~q  & !\UART_TX_UNIT|state_r.idle~q )) # (\UART_TX_UNIT|tx_done_tick~0_combout )))

	.dataa(!\FIFO_TX_UNIT|empty_r~q ),
	.datab(!\UART_TX_UNIT|state_r.idle~q ),
	.datac(!\UART_TX_UNIT|tx_done_tick~0_combout ),
	.datad(!\UART_TX_UNIT|s_r [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_UNIT|s_r[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_UNIT|s_r[0]~3 .extended_lut = "off";
defparam \UART_TX_UNIT|s_r[0]~3 .lut_mask = 64'h338F338F338F338F;
defparam \UART_TX_UNIT|s_r[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y26_N7
dffeas \UART_TX_UNIT|s_r[0] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_TX_UNIT|s_r[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_UNIT|s_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_UNIT|s_r[0] .is_wysiwyg = "true";
defparam \UART_TX_UNIT|s_r[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N33
cyclonev_lcell_comb \UART_TX_UNIT|Equal1~1 (
// Equation(s):
// \UART_TX_UNIT|Equal1~1_combout  = ( \UART_TX_UNIT|s_r [2] & ( (\UART_TX_UNIT|s_r [3] & (\UART_TX_UNIT|s_r[1]~DUPLICATE_q  & \UART_TX_UNIT|s_r [0])) ) )

	.dataa(!\UART_TX_UNIT|s_r [3]),
	.datab(gnd),
	.datac(!\UART_TX_UNIT|s_r[1]~DUPLICATE_q ),
	.datad(!\UART_TX_UNIT|s_r [0]),
	.datae(gnd),
	.dataf(!\UART_TX_UNIT|s_r [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_UNIT|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_UNIT|Equal1~1 .extended_lut = "off";
defparam \UART_TX_UNIT|Equal1~1 .lut_mask = 64'h0000000000050005;
defparam \UART_TX_UNIT|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y25_N27
cyclonev_lcell_comb \UART_TX_UNIT|Selector2~2 (
// Equation(s):
// \UART_TX_UNIT|Selector2~2_combout  = ( \UART_TX_UNIT|state_r.start~q  & ( \UART_TX_UNIT|state_r.data~DUPLICATE_q  & ( (!\UART_TX_UNIT|Equal1~1_combout ) # ((\FIFO_TX_UNIT|empty_r~q  & (!\UART_TX_UNIT|state_n~4_combout  & 
// !\UART_TX_UNIT|state_r.idle~DUPLICATE_q ))) ) ) ) # ( !\UART_TX_UNIT|state_r.start~q  & ( \UART_TX_UNIT|state_r.data~DUPLICATE_q  & ( (\FIFO_TX_UNIT|empty_r~q  & (!\UART_TX_UNIT|state_r.idle~DUPLICATE_q  & ((!\UART_TX_UNIT|state_n~4_combout ) # 
// (!\UART_TX_UNIT|Equal1~1_combout )))) ) ) ) # ( \UART_TX_UNIT|state_r.start~q  & ( !\UART_TX_UNIT|state_r.data~DUPLICATE_q  & ( (!\UART_TX_UNIT|Equal1~1_combout ) # ((\FIFO_TX_UNIT|empty_r~q  & !\UART_TX_UNIT|state_r.idle~DUPLICATE_q )) ) ) ) # ( 
// !\UART_TX_UNIT|state_r.start~q  & ( !\UART_TX_UNIT|state_r.data~DUPLICATE_q  & ( (\FIFO_TX_UNIT|empty_r~q  & !\UART_TX_UNIT|state_r.idle~DUPLICATE_q ) ) ) )

	.dataa(!\FIFO_TX_UNIT|empty_r~q ),
	.datab(!\UART_TX_UNIT|state_n~4_combout ),
	.datac(!\UART_TX_UNIT|Equal1~1_combout ),
	.datad(!\UART_TX_UNIT|state_r.idle~DUPLICATE_q ),
	.datae(!\UART_TX_UNIT|state_r.start~q ),
	.dataf(!\UART_TX_UNIT|state_r.data~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_UNIT|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_UNIT|Selector2~2 .extended_lut = "off";
defparam \UART_TX_UNIT|Selector2~2 .lut_mask = 64'h5500F5F05400F4F0;
defparam \UART_TX_UNIT|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y25_N29
dffeas \UART_TX_UNIT|state_r.start (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_TX_UNIT|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_UNIT|state_r.start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_UNIT|state_r.start .is_wysiwyg = "true";
defparam \UART_TX_UNIT|state_r.start .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y26_N58
dffeas \UART_TX_UNIT|state_r.data (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_TX_UNIT|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_UNIT|state_r.data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_UNIT|state_r.data .is_wysiwyg = "true";
defparam \UART_TX_UNIT|state_r.data .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y26_N56
dffeas \UART_TX_UNIT|state_r.stop~DUPLICATE (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_TX_UNIT|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_UNIT|state_r.stop~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_UNIT|state_r.stop~DUPLICATE .is_wysiwyg = "true";
defparam \UART_TX_UNIT|state_r.stop~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N57
cyclonev_lcell_comb \UART_TX_UNIT|Selector3~0 (
// Equation(s):
// \UART_TX_UNIT|Selector3~0_combout  = ( \UART_TX_UNIT|state_r.stop~DUPLICATE_q  & ( (!\UART_TX_UNIT|Equal1~1_combout  & \UART_TX_UNIT|state_r.data~q ) ) ) # ( !\UART_TX_UNIT|state_r.stop~DUPLICATE_q  & ( (!\UART_TX_UNIT|Equal1~1_combout  & 
// (((\UART_TX_UNIT|state_r.data~q )))) # (\UART_TX_UNIT|Equal1~1_combout  & (((!\UART_TX_UNIT|state_n~4_combout  & \UART_TX_UNIT|state_r.data~q )) # (\UART_TX_UNIT|state_r.start~q ))) ) )

	.dataa(!\UART_TX_UNIT|Equal1~1_combout ),
	.datab(!\UART_TX_UNIT|state_n~4_combout ),
	.datac(!\UART_TX_UNIT|state_r.start~q ),
	.datad(!\UART_TX_UNIT|state_r.data~q ),
	.datae(gnd),
	.dataf(!\UART_TX_UNIT|state_r.stop~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_UNIT|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_UNIT|Selector3~0 .extended_lut = "off";
defparam \UART_TX_UNIT|Selector3~0 .lut_mask = 64'h05EF05EF00AA00AA;
defparam \UART_TX_UNIT|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y26_N59
dffeas \UART_TX_UNIT|state_r.data~DUPLICATE (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_TX_UNIT|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_UNIT|state_r.data~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_UNIT|state_r.data~DUPLICATE .is_wysiwyg = "true";
defparam \UART_TX_UNIT|state_r.data~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N18
cyclonev_lcell_comb \UART_TX_UNIT|n_r[0]~2 (
// Equation(s):
// \UART_TX_UNIT|n_r[0]~2_combout  = ( \UART_TX_UNIT|state_r.start~q  & ( (!\UART_TX_UNIT|Equal1~1_combout  & ((\UART_TX_UNIT|n_r [0]))) # (\UART_TX_UNIT|Equal1~1_combout  & (\UART_TX_UNIT|state_r.data~DUPLICATE_q  & !\UART_TX_UNIT|n_r [0])) ) ) # ( 
// !\UART_TX_UNIT|state_r.start~q  & ( !\UART_TX_UNIT|n_r [0] $ (((!\UART_TX_UNIT|state_r.data~DUPLICATE_q ) # ((!\UART_TX_UNIT|Equal1~1_combout ) # (\UART_TX_UNIT|state_n~4_combout )))) ) )

	.dataa(!\UART_TX_UNIT|state_r.data~DUPLICATE_q ),
	.datab(!\UART_TX_UNIT|Equal1~1_combout ),
	.datac(!\UART_TX_UNIT|state_n~4_combout ),
	.datad(!\UART_TX_UNIT|n_r [0]),
	.datae(gnd),
	.dataf(!\UART_TX_UNIT|state_r.start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_UNIT|n_r[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_UNIT|n_r[0]~2 .extended_lut = "off";
defparam \UART_TX_UNIT|n_r[0]~2 .lut_mask = 64'h10EF10EF11CC11CC;
defparam \UART_TX_UNIT|n_r[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y25_N20
dffeas \UART_TX_UNIT|n_r[0] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_TX_UNIT|n_r[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_UNIT|n_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_UNIT|n_r[0] .is_wysiwyg = "true";
defparam \UART_TX_UNIT|n_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N7
dffeas \UART_TX_UNIT|n_r[1] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_TX_UNIT|n_r[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_UNIT|n_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_UNIT|n_r[1] .is_wysiwyg = "true";
defparam \UART_TX_UNIT|n_r[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N6
cyclonev_lcell_comb \UART_TX_UNIT|n_r[1]~1 (
// Equation(s):
// \UART_TX_UNIT|n_r[1]~1_combout  = ( \UART_TX_UNIT|n_r [1] & ( \UART_TX_UNIT|state_r.start~q  & ( (!\UART_TX_UNIT|Equal1~1_combout ) # ((\UART_TX_UNIT|state_r.data~q  & !\UART_TX_UNIT|n_r [0])) ) ) ) # ( !\UART_TX_UNIT|n_r [1] & ( 
// \UART_TX_UNIT|state_r.start~q  & ( (\UART_TX_UNIT|Equal1~1_combout  & (\UART_TX_UNIT|state_r.data~q  & \UART_TX_UNIT|n_r [0])) ) ) ) # ( \UART_TX_UNIT|n_r [1] & ( !\UART_TX_UNIT|state_r.start~q  & ( (!\UART_TX_UNIT|Equal1~1_combout ) # 
// ((!\UART_TX_UNIT|state_r.data~q ) # ((!\UART_TX_UNIT|n_r [0]) # (\UART_TX_UNIT|n_r [2]))) ) ) ) # ( !\UART_TX_UNIT|n_r [1] & ( !\UART_TX_UNIT|state_r.start~q  & ( (\UART_TX_UNIT|Equal1~1_combout  & (\UART_TX_UNIT|state_r.data~q  & \UART_TX_UNIT|n_r [0])) 
// ) ) )

	.dataa(!\UART_TX_UNIT|Equal1~1_combout ),
	.datab(!\UART_TX_UNIT|state_r.data~q ),
	.datac(!\UART_TX_UNIT|n_r [0]),
	.datad(!\UART_TX_UNIT|n_r [2]),
	.datae(!\UART_TX_UNIT|n_r [1]),
	.dataf(!\UART_TX_UNIT|state_r.start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_UNIT|n_r[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_UNIT|n_r[1]~1 .extended_lut = "off";
defparam \UART_TX_UNIT|n_r[1]~1 .lut_mask = 64'h0101FEFF0101BABA;
defparam \UART_TX_UNIT|n_r[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y25_N8
dffeas \UART_TX_UNIT|n_r[1]~DUPLICATE (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_TX_UNIT|n_r[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_UNIT|n_r[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_UNIT|n_r[1]~DUPLICATE .is_wysiwyg = "true";
defparam \UART_TX_UNIT|n_r[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N30
cyclonev_lcell_comb \UART_TX_UNIT|n_r[2]~0 (
// Equation(s):
// \UART_TX_UNIT|n_r[2]~0_combout  = ( \UART_TX_UNIT|n_r [2] & ( \UART_TX_UNIT|state_r.start~q  & ( (!\UART_TX_UNIT|Equal1~1_combout ) # ((\UART_TX_UNIT|state_r.data~q  & ((!\UART_TX_UNIT|n_r [0]) # (!\UART_TX_UNIT|n_r[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\UART_TX_UNIT|n_r [2] & ( \UART_TX_UNIT|state_r.start~q  & ( (\UART_TX_UNIT|n_r [0] & (\UART_TX_UNIT|n_r[1]~DUPLICATE_q  & (\UART_TX_UNIT|Equal1~1_combout  & \UART_TX_UNIT|state_r.data~q ))) ) ) ) # ( \UART_TX_UNIT|n_r [2] & ( 
// !\UART_TX_UNIT|state_r.start~q  ) ) # ( !\UART_TX_UNIT|n_r [2] & ( !\UART_TX_UNIT|state_r.start~q  & ( (\UART_TX_UNIT|n_r [0] & (\UART_TX_UNIT|n_r[1]~DUPLICATE_q  & (\UART_TX_UNIT|Equal1~1_combout  & \UART_TX_UNIT|state_r.data~q ))) ) ) )

	.dataa(!\UART_TX_UNIT|n_r [0]),
	.datab(!\UART_TX_UNIT|n_r[1]~DUPLICATE_q ),
	.datac(!\UART_TX_UNIT|Equal1~1_combout ),
	.datad(!\UART_TX_UNIT|state_r.data~q ),
	.datae(!\UART_TX_UNIT|n_r [2]),
	.dataf(!\UART_TX_UNIT|state_r.start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_UNIT|n_r[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_UNIT|n_r[2]~0 .extended_lut = "off";
defparam \UART_TX_UNIT|n_r[2]~0 .lut_mask = 64'h0001FFFF0001F0FE;
defparam \UART_TX_UNIT|n_r[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y25_N32
dffeas \UART_TX_UNIT|n_r[2] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_TX_UNIT|n_r[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_UNIT|n_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_UNIT|n_r[2] .is_wysiwyg = "true";
defparam \UART_TX_UNIT|n_r[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N3
cyclonev_lcell_comb \UART_TX_UNIT|state_n~4 (
// Equation(s):
// \UART_TX_UNIT|state_n~4_combout  = ( \UART_TX_UNIT|n_r [0] & ( (\UART_TX_UNIT|n_r [2] & \UART_TX_UNIT|n_r [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\UART_TX_UNIT|n_r [2]),
	.datad(!\UART_TX_UNIT|n_r [1]),
	.datae(gnd),
	.dataf(!\UART_TX_UNIT|n_r [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_UNIT|state_n~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_UNIT|state_n~4 .extended_lut = "off";
defparam \UART_TX_UNIT|state_n~4 .lut_mask = 64'h00000000000F000F;
defparam \UART_TX_UNIT|state_n~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N54
cyclonev_lcell_comb \UART_TX_UNIT|Selector4~0 (
// Equation(s):
// \UART_TX_UNIT|Selector4~0_combout  = ( \UART_TX_UNIT|state_r.data~DUPLICATE_q  & ( (!\UART_TX_UNIT|Equal1~1_combout  & ((\UART_TX_UNIT|state_r.stop~q ))) # (\UART_TX_UNIT|Equal1~1_combout  & (\UART_TX_UNIT|state_n~4_combout )) ) ) # ( 
// !\UART_TX_UNIT|state_r.data~DUPLICATE_q  & ( (!\UART_TX_UNIT|Equal1~1_combout  & \UART_TX_UNIT|state_r.stop~q ) ) )

	.dataa(!\UART_TX_UNIT|Equal1~1_combout ),
	.datab(!\UART_TX_UNIT|state_n~4_combout ),
	.datac(gnd),
	.datad(!\UART_TX_UNIT|state_r.stop~q ),
	.datae(gnd),
	.dataf(!\UART_TX_UNIT|state_r.data~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_UNIT|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_UNIT|Selector4~0 .extended_lut = "off";
defparam \UART_TX_UNIT|Selector4~0 .lut_mask = 64'h00AA00AA11BB11BB;
defparam \UART_TX_UNIT|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y26_N55
dffeas \UART_TX_UNIT|state_r.stop (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_TX_UNIT|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_UNIT|state_r.stop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_UNIT|state_r.stop .is_wysiwyg = "true";
defparam \UART_TX_UNIT|state_r.stop .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N36
cyclonev_lcell_comb \FIFO_TX_UNIT|Mux5~0 (
// Equation(s):
// \FIFO_TX_UNIT|Mux5~0_combout  = ( \UART_TX_UNIT|s_r [0] & ( \write_to_fifo|current_state.S3~DUPLICATE_q  & ( (!\UART_TX_UNIT|s_r [2]) # ((!\UART_TX_UNIT|state_r.stop~q ) # ((!\UART_TX_UNIT|s_r [3]) # (!\UART_TX_UNIT|s_r[1]~DUPLICATE_q ))) ) ) ) # ( 
// !\UART_TX_UNIT|s_r [0] & ( \write_to_fifo|current_state.S3~DUPLICATE_q  ) ) # ( \UART_TX_UNIT|s_r [0] & ( !\write_to_fifo|current_state.S3~DUPLICATE_q  & ( (\UART_TX_UNIT|s_r [2] & (\UART_TX_UNIT|state_r.stop~q  & (\UART_TX_UNIT|s_r [3] & 
// \UART_TX_UNIT|s_r[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\UART_TX_UNIT|s_r [2]),
	.datab(!\UART_TX_UNIT|state_r.stop~q ),
	.datac(!\UART_TX_UNIT|s_r [3]),
	.datad(!\UART_TX_UNIT|s_r[1]~DUPLICATE_q ),
	.datae(!\UART_TX_UNIT|s_r [0]),
	.dataf(!\write_to_fifo|current_state.S3~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|Mux5~0 .extended_lut = "off";
defparam \FIFO_TX_UNIT|Mux5~0 .lut_mask = 64'h00000001FFFFFFFE;
defparam \FIFO_TX_UNIT|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y27_N22
dffeas \FIFO_TX_UNIT|empty_r (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\FIFO_TX_UNIT|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_TX_UNIT|Mux5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_TX_UNIT|empty_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_TX_UNIT|empty_r .is_wysiwyg = "true";
defparam \FIFO_TX_UNIT|empty_r .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N9
cyclonev_lcell_comb \UART_TX_UNIT|s_r[3]~4 (
// Equation(s):
// \UART_TX_UNIT|s_r[3]~4_combout  = ( !\UART_TX_UNIT|tx_done_tick~0_combout  & ( (\UART_TX_UNIT|state_r.idle~q ) # (\FIFO_TX_UNIT|empty_r~q ) ) )

	.dataa(!\FIFO_TX_UNIT|empty_r~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\UART_TX_UNIT|state_r.idle~q ),
	.datae(gnd),
	.dataf(!\UART_TX_UNIT|tx_done_tick~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_UNIT|s_r[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_UNIT|s_r[3]~4 .extended_lut = "off";
defparam \UART_TX_UNIT|s_r[3]~4 .lut_mask = 64'h55FF55FF00000000;
defparam \UART_TX_UNIT|s_r[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y26_N10
dffeas \UART_TX_UNIT|state_r.idle~DUPLICATE (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_TX_UNIT|s_r[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_UNIT|state_r.idle~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_UNIT|state_r.idle~DUPLICATE .is_wysiwyg = "true";
defparam \UART_TX_UNIT|state_r.idle~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y27_N23
dffeas \FIFO_TX_UNIT|empty_r~DUPLICATE (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\FIFO_TX_UNIT|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_TX_UNIT|Mux5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_TX_UNIT|empty_r~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_TX_UNIT|empty_r~DUPLICATE .is_wysiwyg = "true";
defparam \FIFO_TX_UNIT|empty_r~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y26_N13
dffeas \UART_TX_UNIT|s_r[1] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_TX_UNIT|s_r[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_UNIT|s_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_UNIT|s_r[1] .is_wysiwyg = "true";
defparam \UART_TX_UNIT|s_r[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N30
cyclonev_lcell_comb \UART_TX_UNIT|Equal1~0 (
// Equation(s):
// \UART_TX_UNIT|Equal1~0_combout  = ( \UART_TX_UNIT|s_r [2] & ( (\UART_TX_UNIT|s_r [1] & \UART_TX_UNIT|s_r [0]) ) )

	.dataa(gnd),
	.datab(!\UART_TX_UNIT|s_r [1]),
	.datac(!\UART_TX_UNIT|s_r [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\UART_TX_UNIT|s_r [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_UNIT|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_UNIT|Equal1~0 .extended_lut = "off";
defparam \UART_TX_UNIT|Equal1~0 .lut_mask = 64'h0000000003030303;
defparam \UART_TX_UNIT|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N18
cyclonev_lcell_comb \UART_TX_UNIT|s_r[3]~1 (
// Equation(s):
// \UART_TX_UNIT|s_r[3]~1_combout  = ( \UART_TX_UNIT|s_r [3] & ( \UART_TX_UNIT|Equal1~0_combout  & ( ((!\UART_TX_UNIT|state_r.idle~DUPLICATE_q  & !\FIFO_TX_UNIT|empty_r~DUPLICATE_q )) # (\UART_TX_UNIT|state_r.stop~q ) ) ) ) # ( !\UART_TX_UNIT|s_r [3] & ( 
// \UART_TX_UNIT|Equal1~0_combout  & ( (\UART_TX_UNIT|state_r.idle~DUPLICATE_q  & !\UART_TX_UNIT|s_r[3]~0_combout ) ) ) ) # ( \UART_TX_UNIT|s_r [3] & ( !\UART_TX_UNIT|Equal1~0_combout  & ( (!\UART_TX_UNIT|state_r.idle~DUPLICATE_q  & 
// (!\FIFO_TX_UNIT|empty_r~DUPLICATE_q )) # (\UART_TX_UNIT|state_r.idle~DUPLICATE_q  & ((!\UART_TX_UNIT|s_r[3]~0_combout ))) ) ) )

	.dataa(!\UART_TX_UNIT|state_r.idle~DUPLICATE_q ),
	.datab(!\FIFO_TX_UNIT|empty_r~DUPLICATE_q ),
	.datac(!\UART_TX_UNIT|s_r[3]~0_combout ),
	.datad(!\UART_TX_UNIT|state_r.stop~q ),
	.datae(!\UART_TX_UNIT|s_r [3]),
	.dataf(!\UART_TX_UNIT|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_UNIT|s_r[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_UNIT|s_r[3]~1 .extended_lut = "off";
defparam \UART_TX_UNIT|s_r[3]~1 .lut_mask = 64'h0000D8D8505088FF;
defparam \UART_TX_UNIT|s_r[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y26_N20
dffeas \UART_TX_UNIT|s_r[3] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_TX_UNIT|s_r[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_UNIT|s_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_UNIT|s_r[3] .is_wysiwyg = "true";
defparam \UART_TX_UNIT|s_r[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N0
cyclonev_lcell_comb \UART_TX_UNIT|s_r[3]~0 (
// Equation(s):
// \UART_TX_UNIT|s_r[3]~0_combout  = ( \UART_TX_UNIT|s_r [0] & ( \UART_TX_UNIT|state_r.start~q  & ( (\UART_TX_UNIT|s_r [3] & (\UART_TX_UNIT|s_r [1] & \UART_TX_UNIT|s_r [2])) ) ) ) # ( \UART_TX_UNIT|s_r [0] & ( !\UART_TX_UNIT|state_r.start~q  & ( 
// (\UART_TX_UNIT|s_r [3] & (\UART_TX_UNIT|s_r [1] & (\UART_TX_UNIT|s_r [2] & \UART_TX_UNIT|state_r.data~DUPLICATE_q ))) ) ) )

	.dataa(!\UART_TX_UNIT|s_r [3]),
	.datab(!\UART_TX_UNIT|s_r [1]),
	.datac(!\UART_TX_UNIT|s_r [2]),
	.datad(!\UART_TX_UNIT|state_r.data~DUPLICATE_q ),
	.datae(!\UART_TX_UNIT|s_r [0]),
	.dataf(!\UART_TX_UNIT|state_r.start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_UNIT|s_r[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_UNIT|s_r[3]~0 .extended_lut = "off";
defparam \UART_TX_UNIT|s_r[3]~0 .lut_mask = 64'h0000000100000101;
defparam \UART_TX_UNIT|s_r[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N12
cyclonev_lcell_comb \UART_TX_UNIT|s_r[1]~2 (
// Equation(s):
// \UART_TX_UNIT|s_r[1]~2_combout  = ( \UART_TX_UNIT|s_r [1] & ( \UART_TX_UNIT|tx_done_tick~0_combout  ) ) # ( \UART_TX_UNIT|s_r [1] & ( !\UART_TX_UNIT|tx_done_tick~0_combout  & ( (!\UART_TX_UNIT|state_r.idle~q  & (((!\FIFO_TX_UNIT|empty_r~DUPLICATE_q )))) # 
// (\UART_TX_UNIT|state_r.idle~q  & (!\UART_TX_UNIT|s_r[3]~0_combout  & (!\UART_TX_UNIT|s_r [0]))) ) ) ) # ( !\UART_TX_UNIT|s_r [1] & ( !\UART_TX_UNIT|tx_done_tick~0_combout  & ( (!\UART_TX_UNIT|s_r[3]~0_combout  & (\UART_TX_UNIT|state_r.idle~q  & 
// \UART_TX_UNIT|s_r [0])) ) ) )

	.dataa(!\UART_TX_UNIT|s_r[3]~0_combout ),
	.datab(!\UART_TX_UNIT|state_r.idle~q ),
	.datac(!\UART_TX_UNIT|s_r [0]),
	.datad(!\FIFO_TX_UNIT|empty_r~DUPLICATE_q ),
	.datae(!\UART_TX_UNIT|s_r [1]),
	.dataf(!\UART_TX_UNIT|tx_done_tick~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_UNIT|s_r[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_UNIT|s_r[1]~2 .extended_lut = "off";
defparam \UART_TX_UNIT|s_r[1]~2 .lut_mask = 64'h0202EC200000FFFF;
defparam \UART_TX_UNIT|s_r[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y26_N14
dffeas \UART_TX_UNIT|s_r[1]~DUPLICATE (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_TX_UNIT|s_r[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_UNIT|s_r[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_UNIT|s_r[1]~DUPLICATE .is_wysiwyg = "true";
defparam \UART_TX_UNIT|s_r[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y26_N8
dffeas \UART_TX_UNIT|s_r[0]~DUPLICATE (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_TX_UNIT|s_r[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_UNIT|s_r[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_UNIT|s_r[0]~DUPLICATE .is_wysiwyg = "true";
defparam \UART_TX_UNIT|s_r[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N24
cyclonev_lcell_comb \UART_TX_UNIT|s_r[2]~5 (
// Equation(s):
// \UART_TX_UNIT|s_r[2]~5_combout  = ( !\UART_TX_UNIT|state_r.idle~DUPLICATE_q  & ( (\UART_TX_UNIT|s_r [2] & (((!\FIFO_TX_UNIT|empty_r~q ) # ((\UART_TX_UNIT|tx_done_tick~0_combout ))))) ) ) # ( \UART_TX_UNIT|state_r.idle~DUPLICATE_q  & ( 
// (!\UART_TX_UNIT|tx_done_tick~0_combout  & (!\UART_TX_UNIT|s_r[3]~0_combout  & (!\UART_TX_UNIT|s_r [2] $ (((!\UART_TX_UNIT|s_r[1]~DUPLICATE_q ) # (!\UART_TX_UNIT|s_r[0]~DUPLICATE_q )))))) # (\UART_TX_UNIT|tx_done_tick~0_combout  & (\UART_TX_UNIT|s_r [2])) 
// ) )

	.dataa(!\UART_TX_UNIT|s_r [2]),
	.datab(!\UART_TX_UNIT|s_r[1]~DUPLICATE_q ),
	.datac(!\UART_TX_UNIT|s_r[3]~0_combout ),
	.datad(!\UART_TX_UNIT|s_r[0]~DUPLICATE_q ),
	.datae(!\UART_TX_UNIT|state_r.idle~DUPLICATE_q ),
	.dataf(!\UART_TX_UNIT|tx_done_tick~0_combout ),
	.datag(!\FIFO_TX_UNIT|empty_r~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_UNIT|s_r[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_UNIT|s_r[2]~5 .extended_lut = "on";
defparam \UART_TX_UNIT|s_r[2]~5 .lut_mask = 64'h5050506055555555;
defparam \UART_TX_UNIT|s_r[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y26_N26
dffeas \UART_TX_UNIT|s_r[2] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_TX_UNIT|s_r[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_UNIT|s_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_UNIT|s_r[2] .is_wysiwyg = "true";
defparam \UART_TX_UNIT|s_r[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N48
cyclonev_lcell_comb \UART_TX_UNIT|tx_done_tick~0 (
// Equation(s):
// \UART_TX_UNIT|tx_done_tick~0_combout  = ( \UART_TX_UNIT|s_r[1]~DUPLICATE_q  & ( (\UART_TX_UNIT|s_r [2] & (\UART_TX_UNIT|s_r[0]~DUPLICATE_q  & (\UART_TX_UNIT|s_r [3] & \UART_TX_UNIT|state_r.stop~DUPLICATE_q ))) ) )

	.dataa(!\UART_TX_UNIT|s_r [2]),
	.datab(!\UART_TX_UNIT|s_r[0]~DUPLICATE_q ),
	.datac(!\UART_TX_UNIT|s_r [3]),
	.datad(!\UART_TX_UNIT|state_r.stop~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\UART_TX_UNIT|s_r[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_UNIT|tx_done_tick~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_UNIT|tx_done_tick~0 .extended_lut = "off";
defparam \UART_TX_UNIT|tx_done_tick~0 .lut_mask = 64'h0000000000010001;
defparam \UART_TX_UNIT|tx_done_tick~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y27_N54
cyclonev_lcell_comb \FIFO_TX_UNIT|wr_ptr_r[0]~0 (
// Equation(s):
// \FIFO_TX_UNIT|wr_ptr_r[0]~0_combout  = ( \UART_TX_UNIT|tx_done_tick~0_combout  & ( \write_to_fifo|current_state.S3~DUPLICATE_q  ) ) # ( !\UART_TX_UNIT|tx_done_tick~0_combout  & ( (!\FIFO_TX_UNIT|full_r~DUPLICATE_q  & 
// \write_to_fifo|current_state.S3~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\FIFO_TX_UNIT|full_r~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\write_to_fifo|current_state.S3~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\UART_TX_UNIT|tx_done_tick~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|wr_ptr_r[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|wr_ptr_r[0]~0 .extended_lut = "off";
defparam \FIFO_TX_UNIT|wr_ptr_r[0]~0 .lut_mask = 64'h00CC00CC00FF00FF;
defparam \FIFO_TX_UNIT|wr_ptr_r[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y27_N50
dffeas \FIFO_TX_UNIT|wr_ptr_r[0] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\FIFO_TX_UNIT|wr_ptr_r[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_TX_UNIT|wr_ptr_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_TX_UNIT|wr_ptr_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_TX_UNIT|wr_ptr_r[0] .is_wysiwyg = "true";
defparam \FIFO_TX_UNIT|wr_ptr_r[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y27_N6
cyclonev_lcell_comb \FIFO_TX_UNIT|Mux5~1 (
// Equation(s):
// \FIFO_TX_UNIT|Mux5~1_combout  = ( !\write_to_fifo|current_state.S3~DUPLICATE_q  & ( (((!\FIFO_TX_UNIT|empty_r~DUPLICATE_q  & (\FIFO_TX_UNIT|full_r~DUPLICATE_q )))) ) ) # ( \write_to_fifo|current_state.S3~DUPLICATE_q  & ( ((!\FIFO_TX_UNIT|wr_ptr_r [0] & 
// (\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & (!\FIFO_TX_UNIT|wr_ptr_r [1] $ (\FIFO_TX_UNIT|rd_ptr_r [1])))) # (\FIFO_TX_UNIT|wr_ptr_r [0] & (!\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & (!\FIFO_TX_UNIT|wr_ptr_r [1] $ (!\FIFO_TX_UNIT|rd_ptr_r [1]))))) # 
// (\FIFO_TX_UNIT|full_r~DUPLICATE_q ) ) )

	.dataa(!\FIFO_TX_UNIT|wr_ptr_r [0]),
	.datab(!\FIFO_TX_UNIT|wr_ptr_r [1]),
	.datac(!\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q ),
	.datad(!\FIFO_TX_UNIT|full_r~DUPLICATE_q ),
	.datae(!\write_to_fifo|current_state.S3~DUPLICATE_q ),
	.dataf(!\FIFO_TX_UNIT|rd_ptr_r [1]),
	.datag(!\FIFO_TX_UNIT|empty_r~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|Mux5~1 .extended_lut = "on";
defparam \FIFO_TX_UNIT|Mux5~1 .lut_mask = 64'h00F018FF00F042FF;
defparam \FIFO_TX_UNIT|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y26_N5
dffeas \FIFO_TX_UNIT|full_r~DUPLICATE (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FIFO_TX_UNIT|Mux5~1_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_TX_UNIT|Mux5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_TX_UNIT|full_r~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_TX_UNIT|full_r~DUPLICATE .is_wysiwyg = "true";
defparam \FIFO_TX_UNIT|full_r~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y27_N27
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r.waddr_a[1]~1 (
// Equation(s):
// \FIFO_TX_UNIT|array_r.waddr_a[1]~1_combout  = ( \FIFO_TX_UNIT|wr_ptr_r [1] & ( (\FIFO_TX_UNIT|array_r.waddr_a[1]~1_combout ) # (\rst~input_o ) ) ) # ( !\FIFO_TX_UNIT|wr_ptr_r [1] & ( (!\rst~input_o  & \FIFO_TX_UNIT|array_r.waddr_a[1]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(!\FIFO_TX_UNIT|array_r.waddr_a[1]~1_combout ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|wr_ptr_r [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r.waddr_a[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r.waddr_a[1]~1 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r.waddr_a[1]~1 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \FIFO_TX_UNIT|array_r.waddr_a[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y27_N12
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r.waddr_a[1]~3 (
// Equation(s):
// \FIFO_TX_UNIT|array_r.waddr_a[1]~3_combout  = ( \FIFO_TX_UNIT|array_r.waddr_a[1]~1_combout  & ( !\FIFO_TX_UNIT|wr_ptr_r [1] ) ) # ( !\FIFO_TX_UNIT|array_r.waddr_a[1]~1_combout  & ( \FIFO_TX_UNIT|wr_ptr_r [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_TX_UNIT|wr_ptr_r [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.waddr_a[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r.waddr_a[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r.waddr_a[1]~3 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r.waddr_a[1]~3 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \FIFO_TX_UNIT|array_r.waddr_a[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y27_N14
dffeas \FIFO_TX_UNIT|array_r.waddr_a[1]~_emulated (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\FIFO_TX_UNIT|array_r.waddr_a[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_TX_UNIT|array_r.waddr_a[1]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r.waddr_a[1]~_emulated .is_wysiwyg = "true";
defparam \FIFO_TX_UNIT|array_r.waddr_a[1]~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y27_N15
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r.waddr_a[1]~2 (
// Equation(s):
// \FIFO_TX_UNIT|array_r.waddr_a[1]~2_combout  = ( \FIFO_TX_UNIT|array_r.waddr_a[1]~_emulated_q  & ( (!\rst~input_o  & ((!\FIFO_TX_UNIT|array_r.waddr_a[1]~1_combout ))) # (\rst~input_o  & (\FIFO_TX_UNIT|wr_ptr_r [1])) ) ) # ( 
// !\FIFO_TX_UNIT|array_r.waddr_a[1]~_emulated_q  & ( (!\rst~input_o  & ((\FIFO_TX_UNIT|array_r.waddr_a[1]~1_combout ))) # (\rst~input_o  & (\FIFO_TX_UNIT|wr_ptr_r [1])) ) )

	.dataa(!\FIFO_TX_UNIT|wr_ptr_r [1]),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(!\FIFO_TX_UNIT|array_r.waddr_a[1]~1_combout ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.waddr_a[1]~_emulated_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r.waddr_a[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r.waddr_a[1]~2 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r.waddr_a[1]~2 .lut_mask = 64'h05F505F5F505F505;
defparam \FIFO_TX_UNIT|array_r.waddr_a[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y26_N4
dffeas \FIFO_TX_UNIT|full_r (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FIFO_TX_UNIT|Mux5~1_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_TX_UNIT|Mux5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_TX_UNIT|full_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_TX_UNIT|full_r .is_wysiwyg = "true";
defparam \FIFO_TX_UNIT|full_r .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N33
cyclonev_lcell_comb \FIFO_TX_UNIT|wr_en (
// Equation(s):
// \FIFO_TX_UNIT|wr_en~combout  = ( \FIFO_TX_UNIT|full_r~q  ) # ( !\FIFO_TX_UNIT|full_r~q  & ( !\write_to_fifo|current_state.S3~DUPLICATE_q  ) )

	.dataa(!\write_to_fifo|current_state.S3~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|full_r~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|wr_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|wr_en .extended_lut = "off";
defparam \FIFO_TX_UNIT|wr_en .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \FIFO_TX_UNIT|wr_en .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y27_N0
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r.we_a~feeder (
// Equation(s):
// \FIFO_TX_UNIT|array_r.we_a~feeder_combout  = ( \FIFO_TX_UNIT|wr_en~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|wr_en~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r.we_a~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r.we_a~feeder .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r.we_a~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \FIFO_TX_UNIT|array_r.we_a~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y27_N2
dffeas \FIFO_TX_UNIT|array_r.we_a (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\FIFO_TX_UNIT|array_r.we_a~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_TX_UNIT|array_r.we_a~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r.we_a .is_wysiwyg = "true";
defparam \FIFO_TX_UNIT|array_r.we_a .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y27_N33
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r.waddr_a[0]~5 (
// Equation(s):
// \FIFO_TX_UNIT|array_r.waddr_a[0]~5_combout  = ( \FIFO_TX_UNIT|array_r.waddr_a[0]~5_combout  & ( (!\rst~input_o ) # (\FIFO_TX_UNIT|wr_ptr_r [0]) ) ) # ( !\FIFO_TX_UNIT|array_r.waddr_a[0]~5_combout  & ( (\FIFO_TX_UNIT|wr_ptr_r [0] & \rst~input_o ) ) )

	.dataa(!\FIFO_TX_UNIT|wr_ptr_r [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rst~input_o ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.waddr_a[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r.waddr_a[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r.waddr_a[0]~5 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r.waddr_a[0]~5 .lut_mask = 64'h00550055FF55FF55;
defparam \FIFO_TX_UNIT|array_r.waddr_a[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y27_N30
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r.waddr_a[0]~7 (
// Equation(s):
// \FIFO_TX_UNIT|array_r.waddr_a[0]~7_combout  = ( \FIFO_TX_UNIT|array_r.waddr_a[0]~5_combout  & ( !\FIFO_TX_UNIT|wr_ptr_r [0] ) ) # ( !\FIFO_TX_UNIT|array_r.waddr_a[0]~5_combout  & ( \FIFO_TX_UNIT|wr_ptr_r [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_TX_UNIT|wr_ptr_r [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.waddr_a[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r.waddr_a[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r.waddr_a[0]~7 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r.waddr_a[0]~7 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \FIFO_TX_UNIT|array_r.waddr_a[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y27_N32
dffeas \FIFO_TX_UNIT|array_r.waddr_a[0]~_emulated (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\FIFO_TX_UNIT|array_r.waddr_a[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_TX_UNIT|array_r.waddr_a[0]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r.waddr_a[0]~_emulated .is_wysiwyg = "true";
defparam \FIFO_TX_UNIT|array_r.waddr_a[0]~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y27_N51
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r.waddr_a[0]~6 (
// Equation(s):
// \FIFO_TX_UNIT|array_r.waddr_a[0]~6_combout  = ( \FIFO_TX_UNIT|array_r.waddr_a[0]~_emulated_q  & ( (!\rst~input_o  & (!\FIFO_TX_UNIT|array_r.waddr_a[0]~5_combout )) # (\rst~input_o  & ((\FIFO_TX_UNIT|wr_ptr_r [0]))) ) ) # ( 
// !\FIFO_TX_UNIT|array_r.waddr_a[0]~_emulated_q  & ( (!\rst~input_o  & (\FIFO_TX_UNIT|array_r.waddr_a[0]~5_combout )) # (\rst~input_o  & ((\FIFO_TX_UNIT|wr_ptr_r [0]))) ) )

	.dataa(!\FIFO_TX_UNIT|array_r.waddr_a[0]~5_combout ),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(!\FIFO_TX_UNIT|wr_ptr_r [0]),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.waddr_a[0]~_emulated_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r.waddr_a[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r.waddr_a[0]~6 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r.waddr_a[0]~6 .lut_mask = 64'h505F505FA0AFA0AF;
defparam \FIFO_TX_UNIT|array_r.waddr_a[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y27_N42
cyclonev_lcell_comb \rtl~1 (
// Equation(s):
// \rtl~1_combout  = ( \FIFO_TX_UNIT|array_r.waddr_a[0]~6_combout  & ( (!\FIFO_TX_UNIT|array_r.waddr_a[1]~2_combout  & !\FIFO_TX_UNIT|array_r.we_a~q ) ) )

	.dataa(gnd),
	.datab(!\FIFO_TX_UNIT|array_r.waddr_a[1]~2_combout ),
	.datac(gnd),
	.datad(!\FIFO_TX_UNIT|array_r.we_a~q ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.waddr_a[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~1 .extended_lut = "off";
defparam \rtl~1 .lut_mask = 64'h00000000CC00CC00;
defparam \rtl~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y24_N39
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r.waddr_a[1]~1 (
// Equation(s):
// \FIFO_RX_UNIT|array_r.waddr_a[1]~1_combout  = ( \rst~input_o  & ( \FIFO_RX_UNIT|wr_ptr_r [1] ) ) # ( !\rst~input_o  & ( \FIFO_RX_UNIT|array_r.waddr_a[1]~1_combout  ) )

	.dataa(!\FIFO_RX_UNIT|wr_ptr_r [1]),
	.datab(gnd),
	.datac(!\FIFO_RX_UNIT|array_r.waddr_a[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r.waddr_a[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r.waddr_a[1]~1 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r.waddr_a[1]~1 .lut_mask = 64'h0F0F0F0F55555555;
defparam \FIFO_RX_UNIT|array_r.waddr_a[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y24_N12
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r.waddr_a[1]~3 (
// Equation(s):
// \FIFO_RX_UNIT|array_r.waddr_a[1]~3_combout  = ( \FIFO_RX_UNIT|array_r.waddr_a[1]~1_combout  & ( !\FIFO_RX_UNIT|wr_ptr_r [1] ) ) # ( !\FIFO_RX_UNIT|array_r.waddr_a[1]~1_combout  & ( \FIFO_RX_UNIT|wr_ptr_r [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_RX_UNIT|wr_ptr_r [1]),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.waddr_a[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r.waddr_a[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r.waddr_a[1]~3 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r.waddr_a[1]~3 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \FIFO_RX_UNIT|array_r.waddr_a[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y24_N10
dffeas \FIFO_RX_UNIT|array_r.waddr_a[1]~_emulated (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FIFO_RX_UNIT|array_r.waddr_a[1]~3_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_RX_UNIT|array_r.waddr_a[1]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r.waddr_a[1]~_emulated .is_wysiwyg = "true";
defparam \FIFO_RX_UNIT|array_r.waddr_a[1]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N48
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r.waddr_a[1]~2 (
// Equation(s):
// \FIFO_RX_UNIT|array_r.waddr_a[1]~2_combout  = ( \FIFO_RX_UNIT|wr_ptr_r [1] & ( (!\FIFO_RX_UNIT|array_r.waddr_a[1]~1_combout  $ (!\FIFO_RX_UNIT|array_r.waddr_a[1]~_emulated_q )) # (\rst~input_o ) ) ) # ( !\FIFO_RX_UNIT|wr_ptr_r [1] & ( (!\rst~input_o  & 
// (!\FIFO_RX_UNIT|array_r.waddr_a[1]~1_combout  $ (!\FIFO_RX_UNIT|array_r.waddr_a[1]~_emulated_q ))) ) )

	.dataa(!\FIFO_RX_UNIT|array_r.waddr_a[1]~1_combout ),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(!\FIFO_RX_UNIT|array_r.waddr_a[1]~_emulated_q ),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|wr_ptr_r [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r.waddr_a[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r.waddr_a[1]~2 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r.waddr_a[1]~2 .lut_mask = 64'h50A050A05FAF5FAF;
defparam \FIFO_RX_UNIT|array_r.waddr_a[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y24_N48
cyclonev_lcell_comb \FIFO_RX_UNIT|wr_en (
// Equation(s):
// \FIFO_RX_UNIT|wr_en~combout  = ( \UART_RX_UNIT|s_r [2] & ( \UART_RX_UNIT|s_r [3] & ( (!\UART_RX_UNIT|state_r.stop~q ) # ((!\UART_RX_UNIT|s_r [1]) # ((!\UART_RX_UNIT|s_r [0]) # (\FIFO_RX_UNIT|full_r~q ))) ) ) ) # ( !\UART_RX_UNIT|s_r [2] & ( 
// \UART_RX_UNIT|s_r [3] ) ) # ( \UART_RX_UNIT|s_r [2] & ( !\UART_RX_UNIT|s_r [3] ) ) # ( !\UART_RX_UNIT|s_r [2] & ( !\UART_RX_UNIT|s_r [3] ) )

	.dataa(!\UART_RX_UNIT|state_r.stop~q ),
	.datab(!\UART_RX_UNIT|s_r [1]),
	.datac(!\FIFO_RX_UNIT|full_r~q ),
	.datad(!\UART_RX_UNIT|s_r [0]),
	.datae(!\UART_RX_UNIT|s_r [2]),
	.dataf(!\UART_RX_UNIT|s_r [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|wr_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|wr_en .extended_lut = "off";
defparam \FIFO_RX_UNIT|wr_en .lut_mask = 64'hFFFFFFFFFFFFFFEF;
defparam \FIFO_RX_UNIT|wr_en .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y23_N29
dffeas \FIFO_RX_UNIT|array_r.we_a (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FIFO_RX_UNIT|wr_en~combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_RX_UNIT|array_r.we_a~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r.we_a .is_wysiwyg = "true";
defparam \FIFO_RX_UNIT|array_r.we_a .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y24_N33
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r.waddr_a[0]~5 (
// Equation(s):
// \FIFO_RX_UNIT|array_r.waddr_a[0]~5_combout  = ( \rst~input_o  & ( \FIFO_RX_UNIT|wr_ptr_r [0] ) ) # ( !\rst~input_o  & ( \FIFO_RX_UNIT|array_r.waddr_a[0]~5_combout  ) )

	.dataa(gnd),
	.datab(!\FIFO_RX_UNIT|wr_ptr_r [0]),
	.datac(gnd),
	.datad(!\FIFO_RX_UNIT|array_r.waddr_a[0]~5_combout ),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r.waddr_a[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r.waddr_a[0]~5 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r.waddr_a[0]~5 .lut_mask = 64'h00FF00FF33333333;
defparam \FIFO_RX_UNIT|array_r.waddr_a[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N42
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r.waddr_a[0]~7 (
// Equation(s):
// \FIFO_RX_UNIT|array_r.waddr_a[0]~7_combout  = ( \FIFO_RX_UNIT|array_r.waddr_a[0]~5_combout  & ( !\FIFO_RX_UNIT|wr_ptr_r [0] ) ) # ( !\FIFO_RX_UNIT|array_r.waddr_a[0]~5_combout  & ( \FIFO_RX_UNIT|wr_ptr_r [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_RX_UNIT|wr_ptr_r [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.waddr_a[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r.waddr_a[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r.waddr_a[0]~7 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r.waddr_a[0]~7 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \FIFO_RX_UNIT|array_r.waddr_a[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y23_N44
dffeas \FIFO_RX_UNIT|array_r.waddr_a[0]~_emulated (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\FIFO_RX_UNIT|array_r.waddr_a[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_RX_UNIT|array_r.waddr_a[0]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r.waddr_a[0]~_emulated .is_wysiwyg = "true";
defparam \FIFO_RX_UNIT|array_r.waddr_a[0]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N57
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r.waddr_a[0]~6 (
// Equation(s):
// \FIFO_RX_UNIT|array_r.waddr_a[0]~6_combout  = ( \FIFO_RX_UNIT|array_r.waddr_a[0]~_emulated_q  & ( (!\rst~input_o  & (!\FIFO_RX_UNIT|array_r.waddr_a[0]~5_combout )) # (\rst~input_o  & ((\FIFO_RX_UNIT|wr_ptr_r [0]))) ) ) # ( 
// !\FIFO_RX_UNIT|array_r.waddr_a[0]~_emulated_q  & ( (!\rst~input_o  & (\FIFO_RX_UNIT|array_r.waddr_a[0]~5_combout )) # (\rst~input_o  & ((\FIFO_RX_UNIT|wr_ptr_r [0]))) ) )

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(!\FIFO_RX_UNIT|array_r.waddr_a[0]~5_combout ),
	.datad(!\FIFO_RX_UNIT|wr_ptr_r [0]),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.waddr_a[0]~_emulated_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r.waddr_a[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r.waddr_a[0]~6 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r.waddr_a[0]~6 .lut_mask = 64'h0C3F0C3FC0F3C0F3;
defparam \FIFO_RX_UNIT|array_r.waddr_a[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N27
cyclonev_lcell_comb \rtl~4 (
// Equation(s):
// \rtl~4_combout  = ( \FIFO_RX_UNIT|array_r.waddr_a[0]~6_combout  ) # ( !\FIFO_RX_UNIT|array_r.waddr_a[0]~6_combout  & ( (\FIFO_RX_UNIT|array_r.we_a~q ) # (\FIFO_RX_UNIT|array_r.waddr_a[1]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_RX_UNIT|array_r.waddr_a[1]~2_combout ),
	.datad(!\FIFO_RX_UNIT|array_r.we_a~q ),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.waddr_a[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~4 .extended_lut = "off";
defparam \rtl~4 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \rtl~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y22_N35
dffeas \UART_RX_UNIT|b_r[7] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart_rx~input_o ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_UNIT|b_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_UNIT|b_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_UNIT|b_r[7] .is_wysiwyg = "true";
defparam \UART_RX_UNIT|b_r[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y22_N32
dffeas \UART_RX_UNIT|b_r[6] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\UART_RX_UNIT|b_r [7]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_UNIT|b_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_UNIT|b_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_UNIT|b_r[6] .is_wysiwyg = "true";
defparam \UART_RX_UNIT|b_r[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N42
cyclonev_lcell_comb \UART_RX_UNIT|b_r[5]~feeder (
// Equation(s):
// \UART_RX_UNIT|b_r[5]~feeder_combout  = ( \UART_RX_UNIT|b_r [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\UART_RX_UNIT|b_r [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_RX_UNIT|b_r[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_RX_UNIT|b_r[5]~feeder .extended_lut = "off";
defparam \UART_RX_UNIT|b_r[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \UART_RX_UNIT|b_r[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y25_N43
dffeas \UART_RX_UNIT|b_r[5] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_RX_UNIT|b_r[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_RX_UNIT|b_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_UNIT|b_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_UNIT|b_r[5] .is_wysiwyg = "true";
defparam \UART_RX_UNIT|b_r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y25_N56
dffeas \UART_RX_UNIT|b_r[4] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\UART_RX_UNIT|b_r [5]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_UNIT|b_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_UNIT|b_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_UNIT|b_r[4] .is_wysiwyg = "true";
defparam \UART_RX_UNIT|b_r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y25_N5
dffeas \UART_RX_UNIT|b_r[3] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\UART_RX_UNIT|b_r [4]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_UNIT|b_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_UNIT|b_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_UNIT|b_r[3] .is_wysiwyg = "true";
defparam \UART_RX_UNIT|b_r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y25_N44
dffeas \UART_RX_UNIT|b_r[2] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\UART_RX_UNIT|b_r [3]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_UNIT|b_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_UNIT|b_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_UNIT|b_r[2] .is_wysiwyg = "true";
defparam \UART_RX_UNIT|b_r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y25_N40
dffeas \UART_RX_UNIT|b_r[1] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\UART_RX_UNIT|b_r [2]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_UNIT|b_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_UNIT|b_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_UNIT|b_r[1] .is_wysiwyg = "true";
defparam \UART_RX_UNIT|b_r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y25_N16
dffeas \UART_RX_UNIT|b_r[0] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\UART_RX_UNIT|b_r [1]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_UNIT|b_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_UNIT|b_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_UNIT|b_r[0] .is_wysiwyg = "true";
defparam \UART_RX_UNIT|b_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y23_N56
dffeas \FIFO_RX_UNIT|array_r.data_a[0] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\UART_RX_UNIT|b_r [0]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_RX_UNIT|array_r.data_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r.data_a[0] .is_wysiwyg = "true";
defparam \FIFO_RX_UNIT|array_r.data_a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N21
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~0 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~0_combout  = ( \FIFO_RX_UNIT|array_r.data_a [0] & ( (!\rtl~4_combout ) # (\FIFO_RX_UNIT|array_r~0_combout ) ) ) # ( !\FIFO_RX_UNIT|array_r.data_a [0] & ( (\FIFO_RX_UNIT|array_r~0_combout  & \rtl~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_RX_UNIT|array_r~0_combout ),
	.datad(!\rtl~4_combout ),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~0 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \FIFO_RX_UNIT|array_r~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N36
cyclonev_lcell_comb \rtl~5 (
// Equation(s):
// \rtl~5_combout  = ( \FIFO_RX_UNIT|array_r.waddr_a[0]~6_combout  & ( (!\FIFO_RX_UNIT|array_r.waddr_a[1]~2_combout  & !\FIFO_RX_UNIT|array_r.we_a~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_RX_UNIT|array_r.waddr_a[1]~2_combout ),
	.datad(!\FIFO_RX_UNIT|array_r.we_a~q ),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.waddr_a[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~5 .extended_lut = "off";
defparam \rtl~5 .lut_mask = 64'h00000000F000F000;
defparam \rtl~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N33
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~8 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~8_combout  = ( \FIFO_RX_UNIT|array_r.data_a [0] & ( (\rtl~5_combout ) # (\FIFO_RX_UNIT|array_r~8_combout ) ) ) # ( !\FIFO_RX_UNIT|array_r.data_a [0] & ( (\FIFO_RX_UNIT|array_r~8_combout  & !\rtl~5_combout ) ) )

	.dataa(!\FIFO_RX_UNIT|array_r~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rtl~5_combout ),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~8 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~8 .lut_mask = 64'h5500550055FF55FF;
defparam \FIFO_RX_UNIT|array_r~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N12
cyclonev_lcell_comb \rtl~7 (
// Equation(s):
// \rtl~7_combout  = ( \FIFO_RX_UNIT|array_r.waddr_a[0]~6_combout  & ( (\FIFO_RX_UNIT|array_r.waddr_a[1]~2_combout  & !\FIFO_RX_UNIT|array_r.we_a~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_RX_UNIT|array_r.waddr_a[1]~2_combout ),
	.datad(!\FIFO_RX_UNIT|array_r.we_a~q ),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.waddr_a[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~7 .extended_lut = "off";
defparam \rtl~7 .lut_mask = 64'h000000000F000F00;
defparam \rtl~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N42
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~24 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~24_combout  = ( \FIFO_RX_UNIT|array_r.data_a [0] & ( (\FIFO_RX_UNIT|array_r~24_combout ) # (\rtl~7_combout ) ) ) # ( !\FIFO_RX_UNIT|array_r.data_a [0] & ( (!\rtl~7_combout  & \FIFO_RX_UNIT|array_r~24_combout ) ) )

	.dataa(gnd),
	.datab(!\rtl~7_combout ),
	.datac(gnd),
	.datad(!\FIFO_RX_UNIT|array_r~24_combout ),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~24 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~24 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \FIFO_RX_UNIT|array_r~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N3
cyclonev_lcell_comb \rtl~6 (
// Equation(s):
// \rtl~6_combout  = ( !\FIFO_RX_UNIT|array_r.waddr_a[0]~6_combout  & ( (\FIFO_RX_UNIT|array_r.waddr_a[1]~2_combout  & !\FIFO_RX_UNIT|array_r.we_a~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_RX_UNIT|array_r.waddr_a[1]~2_combout ),
	.datad(!\FIFO_RX_UNIT|array_r.we_a~q ),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.waddr_a[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~6 .extended_lut = "off";
defparam \rtl~6 .lut_mask = 64'h0F000F0000000000;
defparam \rtl~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N18
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~16 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~16_combout  = ( \FIFO_RX_UNIT|array_r.data_a [0] & ( (\FIFO_RX_UNIT|array_r~16_combout ) # (\rtl~6_combout ) ) ) # ( !\FIFO_RX_UNIT|array_r.data_a [0] & ( (!\rtl~6_combout  & \FIFO_RX_UNIT|array_r~16_combout ) ) )

	.dataa(!\rtl~6_combout ),
	.datab(gnd),
	.datac(!\FIFO_RX_UNIT|array_r~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~16 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~16 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \FIFO_RX_UNIT|array_r~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N48
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~32 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~32_combout  = ( \FIFO_RX_UNIT|array_r~24_combout  & ( \FIFO_RX_UNIT|array_r~16_combout  & ( ((!\FIFO_RX_UNIT|rd_ptr_r [0] & (\FIFO_RX_UNIT|array_r~0_combout )) # (\FIFO_RX_UNIT|rd_ptr_r [0] & ((\FIFO_RX_UNIT|array_r~8_combout )))) # 
// (\FIFO_RX_UNIT|rd_ptr_r [1]) ) ) ) # ( !\FIFO_RX_UNIT|array_r~24_combout  & ( \FIFO_RX_UNIT|array_r~16_combout  & ( (!\FIFO_RX_UNIT|rd_ptr_r [0] & (((\FIFO_RX_UNIT|rd_ptr_r [1])) # (\FIFO_RX_UNIT|array_r~0_combout ))) # (\FIFO_RX_UNIT|rd_ptr_r [0] & 
// (((\FIFO_RX_UNIT|array_r~8_combout  & !\FIFO_RX_UNIT|rd_ptr_r [1])))) ) ) ) # ( \FIFO_RX_UNIT|array_r~24_combout  & ( !\FIFO_RX_UNIT|array_r~16_combout  & ( (!\FIFO_RX_UNIT|rd_ptr_r [0] & (\FIFO_RX_UNIT|array_r~0_combout  & ((!\FIFO_RX_UNIT|rd_ptr_r 
// [1])))) # (\FIFO_RX_UNIT|rd_ptr_r [0] & (((\FIFO_RX_UNIT|rd_ptr_r [1]) # (\FIFO_RX_UNIT|array_r~8_combout )))) ) ) ) # ( !\FIFO_RX_UNIT|array_r~24_combout  & ( !\FIFO_RX_UNIT|array_r~16_combout  & ( (!\FIFO_RX_UNIT|rd_ptr_r [1] & ((!\FIFO_RX_UNIT|rd_ptr_r 
// [0] & (\FIFO_RX_UNIT|array_r~0_combout )) # (\FIFO_RX_UNIT|rd_ptr_r [0] & ((\FIFO_RX_UNIT|array_r~8_combout ))))) ) ) )

	.dataa(!\FIFO_RX_UNIT|array_r~0_combout ),
	.datab(!\FIFO_RX_UNIT|array_r~8_combout ),
	.datac(!\FIFO_RX_UNIT|rd_ptr_r [0]),
	.datad(!\FIFO_RX_UNIT|rd_ptr_r [1]),
	.datae(!\FIFO_RX_UNIT|array_r~24_combout ),
	.dataf(!\FIFO_RX_UNIT|array_r~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~32 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~32 .lut_mask = 64'h5300530F53F053FF;
defparam \FIFO_RX_UNIT|array_r~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y23_N50
dffeas \READ_FIFO_RX|data_rx_r[0] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\FIFO_RX_UNIT|array_r~32_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_RX_UNIT|empty_r~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\READ_FIFO_RX|data_rx_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \READ_FIFO_RX|data_rx_r[0] .is_wysiwyg = "true";
defparam \READ_FIFO_RX|data_rx_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y25_N26
dffeas \FIFO_TX_UNIT|array_r.data_a[0] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\READ_FIFO_RX|data_rx_r [0]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_TX_UNIT|array_r.data_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r.data_a[0] .is_wysiwyg = "true";
defparam \FIFO_TX_UNIT|array_r.data_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y25_N9
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~8 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~8_combout  = ( \FIFO_TX_UNIT|array_r.data_a [0] & ( (\FIFO_TX_UNIT|array_r~8_combout ) # (\rtl~1_combout ) ) ) # ( !\FIFO_TX_UNIT|array_r.data_a [0] & ( (!\rtl~1_combout  & \FIFO_TX_UNIT|array_r~8_combout ) ) )

	.dataa(!\rtl~1_combout ),
	.datab(gnd),
	.datac(!\FIFO_TX_UNIT|array_r~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.data_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~8 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~8 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \FIFO_TX_UNIT|array_r~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y27_N57
cyclonev_lcell_comb \rtl~0 (
// Equation(s):
// \rtl~0_combout  = ( \FIFO_TX_UNIT|array_r.waddr_a[0]~6_combout  ) # ( !\FIFO_TX_UNIT|array_r.waddr_a[0]~6_combout  & ( (\FIFO_TX_UNIT|array_r.we_a~q ) # (\FIFO_TX_UNIT|array_r.waddr_a[1]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_TX_UNIT|array_r.waddr_a[1]~2_combout ),
	.datad(!\FIFO_TX_UNIT|array_r.we_a~q ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.waddr_a[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~0 .extended_lut = "off";
defparam \rtl~0 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \rtl~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y25_N18
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~0 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~0_combout  = ( \rtl~0_combout  & ( \FIFO_TX_UNIT|array_r.data_a [0] & ( \FIFO_TX_UNIT|array_r~0_combout  ) ) ) # ( !\rtl~0_combout  & ( \FIFO_TX_UNIT|array_r.data_a [0] ) ) # ( \rtl~0_combout  & ( !\FIFO_TX_UNIT|array_r.data_a [0] & 
// ( \FIFO_TX_UNIT|array_r~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_TX_UNIT|array_r~0_combout ),
	.datad(gnd),
	.datae(!\rtl~0_combout ),
	.dataf(!\FIFO_TX_UNIT|array_r.data_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~0 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~0 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \FIFO_TX_UNIT|array_r~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y27_N45
cyclonev_lcell_comb \rtl~2 (
// Equation(s):
// \rtl~2_combout  = ( !\FIFO_TX_UNIT|array_r.waddr_a[0]~6_combout  & ( (\FIFO_TX_UNIT|array_r.waddr_a[1]~2_combout  & !\FIFO_TX_UNIT|array_r.we_a~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_TX_UNIT|array_r.waddr_a[1]~2_combout ),
	.datad(!\FIFO_TX_UNIT|array_r.we_a~q ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.waddr_a[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~2 .extended_lut = "off";
defparam \rtl~2 .lut_mask = 64'h0F000F0000000000;
defparam \rtl~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y25_N45
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~16 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~16_combout  = ( \FIFO_TX_UNIT|array_r.data_a [0] & ( (\FIFO_TX_UNIT|array_r~16_combout ) # (\rtl~2_combout ) ) ) # ( !\FIFO_TX_UNIT|array_r.data_a [0] & ( (!\rtl~2_combout  & \FIFO_TX_UNIT|array_r~16_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~2_combout ),
	.datad(!\FIFO_TX_UNIT|array_r~16_combout ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.data_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~16 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~16 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \FIFO_TX_UNIT|array_r~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y27_N36
cyclonev_lcell_comb \rtl~3 (
// Equation(s):
// \rtl~3_combout  = ( \FIFO_TX_UNIT|array_r.waddr_a[1]~2_combout  & ( (\FIFO_TX_UNIT|array_r.waddr_a[0]~6_combout  & !\FIFO_TX_UNIT|array_r.we_a~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_TX_UNIT|array_r.waddr_a[0]~6_combout ),
	.datad(!\FIFO_TX_UNIT|array_r.we_a~q ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.waddr_a[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~3 .extended_lut = "off";
defparam \rtl~3 .lut_mask = 64'h000000000F000F00;
defparam \rtl~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y25_N33
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~24 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~24_combout  = ( \FIFO_TX_UNIT|array_r.data_a [0] & ( (\FIFO_TX_UNIT|array_r~24_combout ) # (\rtl~3_combout ) ) ) # ( !\FIFO_TX_UNIT|array_r.data_a [0] & ( (!\rtl~3_combout  & \FIFO_TX_UNIT|array_r~24_combout ) ) )

	.dataa(!\rtl~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_TX_UNIT|array_r~24_combout ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.data_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~24 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~24 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \FIFO_TX_UNIT|array_r~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y25_N0
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~32 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~32_combout  = ( \FIFO_TX_UNIT|rd_ptr_r [1] & ( \FIFO_TX_UNIT|array_r~24_combout  & ( (\FIFO_TX_UNIT|rd_ptr_r [0]) # (\FIFO_TX_UNIT|array_r~16_combout ) ) ) ) # ( !\FIFO_TX_UNIT|rd_ptr_r [1] & ( \FIFO_TX_UNIT|array_r~24_combout  & ( 
// (!\FIFO_TX_UNIT|rd_ptr_r [0] & ((\FIFO_TX_UNIT|array_r~0_combout ))) # (\FIFO_TX_UNIT|rd_ptr_r [0] & (\FIFO_TX_UNIT|array_r~8_combout )) ) ) ) # ( \FIFO_TX_UNIT|rd_ptr_r [1] & ( !\FIFO_TX_UNIT|array_r~24_combout  & ( (\FIFO_TX_UNIT|array_r~16_combout  & 
// !\FIFO_TX_UNIT|rd_ptr_r [0]) ) ) ) # ( !\FIFO_TX_UNIT|rd_ptr_r [1] & ( !\FIFO_TX_UNIT|array_r~24_combout  & ( (!\FIFO_TX_UNIT|rd_ptr_r [0] & ((\FIFO_TX_UNIT|array_r~0_combout ))) # (\FIFO_TX_UNIT|rd_ptr_r [0] & (\FIFO_TX_UNIT|array_r~8_combout )) ) ) )

	.dataa(!\FIFO_TX_UNIT|array_r~8_combout ),
	.datab(!\FIFO_TX_UNIT|array_r~0_combout ),
	.datac(!\FIFO_TX_UNIT|array_r~16_combout ),
	.datad(!\FIFO_TX_UNIT|rd_ptr_r [0]),
	.datae(!\FIFO_TX_UNIT|rd_ptr_r [1]),
	.dataf(!\FIFO_TX_UNIT|array_r~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~32 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~32 .lut_mask = 64'h33550F0033550FFF;
defparam \FIFO_TX_UNIT|array_r~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y23_N20
dffeas \FIFO_RX_UNIT|array_r.data_a[1] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\UART_RX_UNIT|b_r [1]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_RX_UNIT|array_r.data_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r.data_a[1] .is_wysiwyg = "true";
defparam \FIFO_RX_UNIT|array_r.data_a[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N30
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~25 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~25_combout  = ( \rtl~7_combout  & ( \FIFO_RX_UNIT|array_r.data_a [1] ) ) # ( !\rtl~7_combout  & ( \FIFO_RX_UNIT|array_r~25_combout  ) )

	.dataa(gnd),
	.datab(!\FIFO_RX_UNIT|array_r~25_combout ),
	.datac(!\FIFO_RX_UNIT|array_r.data_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rtl~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~25 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~25 .lut_mask = 64'h333333330F0F0F0F;
defparam \FIFO_RX_UNIT|array_r~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N0
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~9 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~9_combout  = ( \FIFO_RX_UNIT|array_r.data_a [1] & ( (\rtl~5_combout ) # (\FIFO_RX_UNIT|array_r~9_combout ) ) ) # ( !\FIFO_RX_UNIT|array_r.data_a [1] & ( (\FIFO_RX_UNIT|array_r~9_combout  & !\rtl~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_RX_UNIT|array_r~9_combout ),
	.datad(!\rtl~5_combout ),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~9 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~9 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \FIFO_RX_UNIT|array_r~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N24
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~17 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~17_combout  = ( \FIFO_RX_UNIT|array_r.data_a [1] & ( (\rtl~6_combout ) # (\FIFO_RX_UNIT|array_r~17_combout ) ) ) # ( !\FIFO_RX_UNIT|array_r.data_a [1] & ( (\FIFO_RX_UNIT|array_r~17_combout  & !\rtl~6_combout ) ) )

	.dataa(gnd),
	.datab(!\FIFO_RX_UNIT|array_r~17_combout ),
	.datac(!\rtl~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~17 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~17 .lut_mask = 64'h303030303F3F3F3F;
defparam \FIFO_RX_UNIT|array_r~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N57
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~1 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~1_combout  = ( \FIFO_RX_UNIT|array_r.data_a [1] & ( (!\rtl~4_combout ) # (\FIFO_RX_UNIT|array_r~1_combout ) ) ) # ( !\FIFO_RX_UNIT|array_r.data_a [1] & ( (\FIFO_RX_UNIT|array_r~1_combout  & \rtl~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_RX_UNIT|array_r~1_combout ),
	.datad(!\rtl~4_combout ),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~1 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~1 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \FIFO_RX_UNIT|array_r~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N36
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~33 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~33_combout  = ( \FIFO_RX_UNIT|array_r~17_combout  & ( \FIFO_RX_UNIT|array_r~1_combout  & ( (!\FIFO_RX_UNIT|rd_ptr_r [0]) # ((!\FIFO_RX_UNIT|rd_ptr_r [1] & ((\FIFO_RX_UNIT|array_r~9_combout ))) # (\FIFO_RX_UNIT|rd_ptr_r [1] & 
// (\FIFO_RX_UNIT|array_r~25_combout ))) ) ) ) # ( !\FIFO_RX_UNIT|array_r~17_combout  & ( \FIFO_RX_UNIT|array_r~1_combout  & ( (!\FIFO_RX_UNIT|rd_ptr_r [0] & (((!\FIFO_RX_UNIT|rd_ptr_r [1])))) # (\FIFO_RX_UNIT|rd_ptr_r [0] & ((!\FIFO_RX_UNIT|rd_ptr_r [1] & 
// ((\FIFO_RX_UNIT|array_r~9_combout ))) # (\FIFO_RX_UNIT|rd_ptr_r [1] & (\FIFO_RX_UNIT|array_r~25_combout )))) ) ) ) # ( \FIFO_RX_UNIT|array_r~17_combout  & ( !\FIFO_RX_UNIT|array_r~1_combout  & ( (!\FIFO_RX_UNIT|rd_ptr_r [0] & (((\FIFO_RX_UNIT|rd_ptr_r 
// [1])))) # (\FIFO_RX_UNIT|rd_ptr_r [0] & ((!\FIFO_RX_UNIT|rd_ptr_r [1] & ((\FIFO_RX_UNIT|array_r~9_combout ))) # (\FIFO_RX_UNIT|rd_ptr_r [1] & (\FIFO_RX_UNIT|array_r~25_combout )))) ) ) ) # ( !\FIFO_RX_UNIT|array_r~17_combout  & ( 
// !\FIFO_RX_UNIT|array_r~1_combout  & ( (\FIFO_RX_UNIT|rd_ptr_r [0] & ((!\FIFO_RX_UNIT|rd_ptr_r [1] & ((\FIFO_RX_UNIT|array_r~9_combout ))) # (\FIFO_RX_UNIT|rd_ptr_r [1] & (\FIFO_RX_UNIT|array_r~25_combout )))) ) ) )

	.dataa(!\FIFO_RX_UNIT|array_r~25_combout ),
	.datab(!\FIFO_RX_UNIT|array_r~9_combout ),
	.datac(!\FIFO_RX_UNIT|rd_ptr_r [0]),
	.datad(!\FIFO_RX_UNIT|rd_ptr_r [1]),
	.datae(!\FIFO_RX_UNIT|array_r~17_combout ),
	.dataf(!\FIFO_RX_UNIT|array_r~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~33 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~33 .lut_mask = 64'h030503F5F305F3F5;
defparam \FIFO_RX_UNIT|array_r~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y23_N38
dffeas \READ_FIFO_RX|data_rx_r[1] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\FIFO_RX_UNIT|array_r~33_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_RX_UNIT|empty_r~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\READ_FIFO_RX|data_rx_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \READ_FIFO_RX|data_rx_r[1] .is_wysiwyg = "true";
defparam \READ_FIFO_RX|data_rx_r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y25_N23
dffeas \FIFO_TX_UNIT|array_r.data_a[1] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\READ_FIFO_RX|data_rx_r [1]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_TX_UNIT|array_r.data_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r.data_a[1] .is_wysiwyg = "true";
defparam \FIFO_TX_UNIT|array_r.data_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y25_N57
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~9 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~9_combout  = ( \FIFO_TX_UNIT|array_r~9_combout  & ( \FIFO_TX_UNIT|array_r.data_a [1] ) ) # ( !\FIFO_TX_UNIT|array_r~9_combout  & ( \FIFO_TX_UNIT|array_r.data_a [1] & ( \rtl~1_combout  ) ) ) # ( \FIFO_TX_UNIT|array_r~9_combout  & ( 
// !\FIFO_TX_UNIT|array_r.data_a [1] & ( !\rtl~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rtl~1_combout ),
	.datae(!\FIFO_TX_UNIT|array_r~9_combout ),
	.dataf(!\FIFO_TX_UNIT|array_r.data_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~9 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~9 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \FIFO_TX_UNIT|array_r~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y25_N42
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~1 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~1_combout  = ( \rtl~0_combout  & ( \FIFO_TX_UNIT|array_r~1_combout  ) ) # ( !\rtl~0_combout  & ( \FIFO_TX_UNIT|array_r.data_a [1] ) )

	.dataa(gnd),
	.datab(!\FIFO_TX_UNIT|array_r~1_combout ),
	.datac(!\FIFO_TX_UNIT|array_r.data_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rtl~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~1 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~1 .lut_mask = 64'h0F0F0F0F33333333;
defparam \FIFO_TX_UNIT|array_r~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y25_N48
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~17 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~17_combout  = ( \FIFO_TX_UNIT|array_r.data_a [1] & ( (\rtl~2_combout ) # (\FIFO_TX_UNIT|array_r~17_combout ) ) ) # ( !\FIFO_TX_UNIT|array_r.data_a [1] & ( (\FIFO_TX_UNIT|array_r~17_combout  & !\rtl~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_TX_UNIT|array_r~17_combout ),
	.datad(!\rtl~2_combout ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.data_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~17 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~17 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \FIFO_TX_UNIT|array_r~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y25_N12
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~25 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~25_combout  = ( \FIFO_TX_UNIT|array_r.data_a [1] & ( (\FIFO_TX_UNIT|array_r~25_combout ) # (\rtl~3_combout ) ) ) # ( !\FIFO_TX_UNIT|array_r.data_a [1] & ( (!\rtl~3_combout  & \FIFO_TX_UNIT|array_r~25_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~3_combout ),
	.datad(!\FIFO_TX_UNIT|array_r~25_combout ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.data_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~25 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~25 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \FIFO_TX_UNIT|array_r~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y25_N36
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~33 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~33_combout  = ( \FIFO_TX_UNIT|array_r~17_combout  & ( \FIFO_TX_UNIT|array_r~25_combout  & ( ((!\FIFO_TX_UNIT|rd_ptr_r [0] & ((\FIFO_TX_UNIT|array_r~1_combout ))) # (\FIFO_TX_UNIT|rd_ptr_r [0] & (\FIFO_TX_UNIT|array_r~9_combout ))) # 
// (\FIFO_TX_UNIT|rd_ptr_r [1]) ) ) ) # ( !\FIFO_TX_UNIT|array_r~17_combout  & ( \FIFO_TX_UNIT|array_r~25_combout  & ( (!\FIFO_TX_UNIT|rd_ptr_r [1] & ((!\FIFO_TX_UNIT|rd_ptr_r [0] & ((\FIFO_TX_UNIT|array_r~1_combout ))) # (\FIFO_TX_UNIT|rd_ptr_r [0] & 
// (\FIFO_TX_UNIT|array_r~9_combout )))) # (\FIFO_TX_UNIT|rd_ptr_r [1] & (((\FIFO_TX_UNIT|rd_ptr_r [0])))) ) ) ) # ( \FIFO_TX_UNIT|array_r~17_combout  & ( !\FIFO_TX_UNIT|array_r~25_combout  & ( (!\FIFO_TX_UNIT|rd_ptr_r [1] & ((!\FIFO_TX_UNIT|rd_ptr_r [0] & 
// ((\FIFO_TX_UNIT|array_r~1_combout ))) # (\FIFO_TX_UNIT|rd_ptr_r [0] & (\FIFO_TX_UNIT|array_r~9_combout )))) # (\FIFO_TX_UNIT|rd_ptr_r [1] & (((!\FIFO_TX_UNIT|rd_ptr_r [0])))) ) ) ) # ( !\FIFO_TX_UNIT|array_r~17_combout  & ( 
// !\FIFO_TX_UNIT|array_r~25_combout  & ( (!\FIFO_TX_UNIT|rd_ptr_r [1] & ((!\FIFO_TX_UNIT|rd_ptr_r [0] & ((\FIFO_TX_UNIT|array_r~1_combout ))) # (\FIFO_TX_UNIT|rd_ptr_r [0] & (\FIFO_TX_UNIT|array_r~9_combout )))) ) ) )

	.dataa(!\FIFO_TX_UNIT|array_r~9_combout ),
	.datab(!\FIFO_TX_UNIT|array_r~1_combout ),
	.datac(!\FIFO_TX_UNIT|rd_ptr_r [1]),
	.datad(!\FIFO_TX_UNIT|rd_ptr_r [0]),
	.datae(!\FIFO_TX_UNIT|array_r~17_combout ),
	.dataf(!\FIFO_TX_UNIT|array_r~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~33 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~33 .lut_mask = 64'h30503F50305F3F5F;
defparam \FIFO_TX_UNIT|array_r~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y23_N26
dffeas \FIFO_RX_UNIT|array_r.data_a[2] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\UART_RX_UNIT|b_r [2]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_RX_UNIT|array_r.data_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r.data_a[2] .is_wysiwyg = "true";
defparam \FIFO_RX_UNIT|array_r.data_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N9
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~18 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~18_combout  = ( \FIFO_RX_UNIT|array_r.data_a [2] & ( (\rtl~6_combout ) # (\FIFO_RX_UNIT|array_r~18_combout ) ) ) # ( !\FIFO_RX_UNIT|array_r.data_a [2] & ( (\FIFO_RX_UNIT|array_r~18_combout  & !\rtl~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_RX_UNIT|array_r~18_combout ),
	.datad(!\rtl~6_combout ),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~18 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~18 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \FIFO_RX_UNIT|array_r~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N39
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~26 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~26_combout  = ( \FIFO_RX_UNIT|array_r.data_a [2] & ( (\rtl~7_combout ) # (\FIFO_RX_UNIT|array_r~26_combout ) ) ) # ( !\FIFO_RX_UNIT|array_r.data_a [2] & ( (\FIFO_RX_UNIT|array_r~26_combout  & !\rtl~7_combout ) ) )

	.dataa(gnd),
	.datab(!\FIFO_RX_UNIT|array_r~26_combout ),
	.datac(!\rtl~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~26 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~26 .lut_mask = 64'h303030303F3F3F3F;
defparam \FIFO_RX_UNIT|array_r~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N6
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~10 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~10_combout  = ( \FIFO_RX_UNIT|array_r.data_a [2] & ( (\rtl~5_combout ) # (\FIFO_RX_UNIT|array_r~10_combout ) ) ) # ( !\FIFO_RX_UNIT|array_r.data_a [2] & ( (\FIFO_RX_UNIT|array_r~10_combout  & !\rtl~5_combout ) ) )

	.dataa(gnd),
	.datab(!\FIFO_RX_UNIT|array_r~10_combout ),
	.datac(gnd),
	.datad(!\rtl~5_combout ),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~10 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~10 .lut_mask = 64'h3300330033FF33FF;
defparam \FIFO_RX_UNIT|array_r~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N15
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~2 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~2_combout  = ( \FIFO_RX_UNIT|array_r.data_a [2] & ( (!\rtl~4_combout ) # (\FIFO_RX_UNIT|array_r~2_combout ) ) ) # ( !\FIFO_RX_UNIT|array_r.data_a [2] & ( (\rtl~4_combout  & \FIFO_RX_UNIT|array_r~2_combout ) ) )

	.dataa(gnd),
	.datab(!\rtl~4_combout ),
	.datac(!\FIFO_RX_UNIT|array_r~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~2 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \FIFO_RX_UNIT|array_r~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N30
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~34 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~34_combout  = ( \FIFO_RX_UNIT|array_r~10_combout  & ( \FIFO_RX_UNIT|array_r~2_combout  & ( (!\FIFO_RX_UNIT|rd_ptr_r[1]~DUPLICATE_q ) # ((!\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & (\FIFO_RX_UNIT|array_r~18_combout )) # 
// (\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & ((\FIFO_RX_UNIT|array_r~26_combout )))) ) ) ) # ( !\FIFO_RX_UNIT|array_r~10_combout  & ( \FIFO_RX_UNIT|array_r~2_combout  & ( (!\FIFO_RX_UNIT|rd_ptr_r[1]~DUPLICATE_q  & (((!\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q 
// )))) # (\FIFO_RX_UNIT|rd_ptr_r[1]~DUPLICATE_q  & ((!\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & (\FIFO_RX_UNIT|array_r~18_combout )) # (\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & ((\FIFO_RX_UNIT|array_r~26_combout ))))) ) ) ) # ( 
// \FIFO_RX_UNIT|array_r~10_combout  & ( !\FIFO_RX_UNIT|array_r~2_combout  & ( (!\FIFO_RX_UNIT|rd_ptr_r[1]~DUPLICATE_q  & (((\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q )))) # (\FIFO_RX_UNIT|rd_ptr_r[1]~DUPLICATE_q  & ((!\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & 
// (\FIFO_RX_UNIT|array_r~18_combout )) # (\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & ((\FIFO_RX_UNIT|array_r~26_combout ))))) ) ) ) # ( !\FIFO_RX_UNIT|array_r~10_combout  & ( !\FIFO_RX_UNIT|array_r~2_combout  & ( (\FIFO_RX_UNIT|rd_ptr_r[1]~DUPLICATE_q  & 
// ((!\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & (\FIFO_RX_UNIT|array_r~18_combout )) # (\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & ((\FIFO_RX_UNIT|array_r~26_combout ))))) ) ) )

	.dataa(!\FIFO_RX_UNIT|array_r~18_combout ),
	.datab(!\FIFO_RX_UNIT|array_r~26_combout ),
	.datac(!\FIFO_RX_UNIT|rd_ptr_r[1]~DUPLICATE_q ),
	.datad(!\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q ),
	.datae(!\FIFO_RX_UNIT|array_r~10_combout ),
	.dataf(!\FIFO_RX_UNIT|array_r~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~34 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~34 .lut_mask = 64'h050305F3F503F5F3;
defparam \FIFO_RX_UNIT|array_r~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y23_N32
dffeas \READ_FIFO_RX|data_rx_r[2] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\FIFO_RX_UNIT|array_r~34_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_RX_UNIT|empty_r~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\READ_FIFO_RX|data_rx_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \READ_FIFO_RX|data_rx_r[2] .is_wysiwyg = "true";
defparam \READ_FIFO_RX|data_rx_r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y26_N5
dffeas \FIFO_TX_UNIT|array_r.data_a[2] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\READ_FIFO_RX|data_rx_r [2]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_TX_UNIT|array_r.data_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r.data_a[2] .is_wysiwyg = "true";
defparam \FIFO_TX_UNIT|array_r.data_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N39
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~10 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~10_combout  = ( \FIFO_TX_UNIT|array_r.data_a [2] & ( (\rtl~1_combout ) # (\FIFO_TX_UNIT|array_r~10_combout ) ) ) # ( !\FIFO_TX_UNIT|array_r.data_a [2] & ( (\FIFO_TX_UNIT|array_r~10_combout  & !\rtl~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_TX_UNIT|array_r~10_combout ),
	.datad(!\rtl~1_combout ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.data_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~10 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~10 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \FIFO_TX_UNIT|array_r~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N15
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~2 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~2_combout  = ( \FIFO_TX_UNIT|array_r.data_a [2] & ( (!\rtl~0_combout ) # (\FIFO_TX_UNIT|array_r~2_combout ) ) ) # ( !\FIFO_TX_UNIT|array_r.data_a [2] & ( (\FIFO_TX_UNIT|array_r~2_combout  & \rtl~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_TX_UNIT|array_r~2_combout ),
	.datad(!\rtl~0_combout ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.data_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~2 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \FIFO_TX_UNIT|array_r~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N30
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~18 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~18_combout  = ( \FIFO_TX_UNIT|array_r.data_a [2] & ( (\rtl~2_combout ) # (\FIFO_TX_UNIT|array_r~18_combout ) ) ) # ( !\FIFO_TX_UNIT|array_r.data_a [2] & ( (\FIFO_TX_UNIT|array_r~18_combout  & !\rtl~2_combout ) ) )

	.dataa(gnd),
	.datab(!\FIFO_TX_UNIT|array_r~18_combout ),
	.datac(!\rtl~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.data_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~18 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~18 .lut_mask = 64'h303030303F3F3F3F;
defparam \FIFO_TX_UNIT|array_r~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N12
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~26 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~26_combout  = ( \FIFO_TX_UNIT|array_r.data_a [2] & ( (\rtl~3_combout ) # (\FIFO_TX_UNIT|array_r~26_combout ) ) ) # ( !\FIFO_TX_UNIT|array_r.data_a [2] & ( (\FIFO_TX_UNIT|array_r~26_combout  & !\rtl~3_combout ) ) )

	.dataa(gnd),
	.datab(!\FIFO_TX_UNIT|array_r~26_combout ),
	.datac(gnd),
	.datad(!\rtl~3_combout ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.data_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~26 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~26 .lut_mask = 64'h3300330033FF33FF;
defparam \FIFO_TX_UNIT|array_r~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N48
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~34 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~34_combout  = ( \FIFO_TX_UNIT|rd_ptr_r [0] & ( \FIFO_TX_UNIT|rd_ptr_r [1] & ( \FIFO_TX_UNIT|array_r~26_combout  ) ) ) # ( !\FIFO_TX_UNIT|rd_ptr_r [0] & ( \FIFO_TX_UNIT|rd_ptr_r [1] & ( \FIFO_TX_UNIT|array_r~18_combout  ) ) ) # ( 
// \FIFO_TX_UNIT|rd_ptr_r [0] & ( !\FIFO_TX_UNIT|rd_ptr_r [1] & ( \FIFO_TX_UNIT|array_r~10_combout  ) ) ) # ( !\FIFO_TX_UNIT|rd_ptr_r [0] & ( !\FIFO_TX_UNIT|rd_ptr_r [1] & ( \FIFO_TX_UNIT|array_r~2_combout  ) ) )

	.dataa(!\FIFO_TX_UNIT|array_r~10_combout ),
	.datab(!\FIFO_TX_UNIT|array_r~2_combout ),
	.datac(!\FIFO_TX_UNIT|array_r~18_combout ),
	.datad(!\FIFO_TX_UNIT|array_r~26_combout ),
	.datae(!\FIFO_TX_UNIT|rd_ptr_r [0]),
	.dataf(!\FIFO_TX_UNIT|rd_ptr_r [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~34 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~34 .lut_mask = 64'h333355550F0F00FF;
defparam \FIFO_TX_UNIT|array_r~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y23_N2
dffeas \FIFO_RX_UNIT|array_r.data_a[3] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\UART_RX_UNIT|b_r [3]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_RX_UNIT|array_r.data_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r.data_a[3] .is_wysiwyg = "true";
defparam \FIFO_RX_UNIT|array_r.data_a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N54
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~11 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~11_combout  = ( \FIFO_RX_UNIT|array_r.data_a [3] & ( (\rtl~5_combout ) # (\FIFO_RX_UNIT|array_r~11_combout ) ) ) # ( !\FIFO_RX_UNIT|array_r.data_a [3] & ( (\FIFO_RX_UNIT|array_r~11_combout  & !\rtl~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_RX_UNIT|array_r~11_combout ),
	.datad(!\rtl~5_combout ),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~11 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~11 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \FIFO_RX_UNIT|array_r~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N51
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~27 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~27_combout  = ( \FIFO_RX_UNIT|array_r.data_a [3] & ( (\FIFO_RX_UNIT|array_r~27_combout ) # (\rtl~7_combout ) ) ) # ( !\FIFO_RX_UNIT|array_r.data_a [3] & ( (!\rtl~7_combout  & \FIFO_RX_UNIT|array_r~27_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~7_combout ),
	.datad(!\FIFO_RX_UNIT|array_r~27_combout ),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~27 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~27 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \FIFO_RX_UNIT|array_r~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N0
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~19 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~19_combout  = (!\rtl~6_combout  & (\FIFO_RX_UNIT|array_r~19_combout )) # (\rtl~6_combout  & ((\FIFO_RX_UNIT|array_r.data_a [3])))

	.dataa(!\FIFO_RX_UNIT|array_r~19_combout ),
	.datab(gnd),
	.datac(!\rtl~6_combout ),
	.datad(!\FIFO_RX_UNIT|array_r.data_a [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~19 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~19 .lut_mask = 64'h505F505F505F505F;
defparam \FIFO_RX_UNIT|array_r~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N45
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~3 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~3_combout  = ( \FIFO_RX_UNIT|array_r.data_a [3] & ( (!\rtl~4_combout ) # (\FIFO_RX_UNIT|array_r~3_combout ) ) ) # ( !\FIFO_RX_UNIT|array_r.data_a [3] & ( (\rtl~4_combout  & \FIFO_RX_UNIT|array_r~3_combout ) ) )

	.dataa(gnd),
	.datab(!\rtl~4_combout ),
	.datac(gnd),
	.datad(!\FIFO_RX_UNIT|array_r~3_combout ),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~3 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~3 .lut_mask = 64'h00330033CCFFCCFF;
defparam \FIFO_RX_UNIT|array_r~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N18
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~35 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~35_combout  = ( \FIFO_RX_UNIT|array_r~19_combout  & ( \FIFO_RX_UNIT|array_r~3_combout  & ( (!\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q ) # ((!\FIFO_RX_UNIT|rd_ptr_r[1]~DUPLICATE_q  & (\FIFO_RX_UNIT|array_r~11_combout )) # 
// (\FIFO_RX_UNIT|rd_ptr_r[1]~DUPLICATE_q  & ((\FIFO_RX_UNIT|array_r~27_combout )))) ) ) ) # ( !\FIFO_RX_UNIT|array_r~19_combout  & ( \FIFO_RX_UNIT|array_r~3_combout  & ( (!\FIFO_RX_UNIT|rd_ptr_r[1]~DUPLICATE_q  & (((!\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q )) 
// # (\FIFO_RX_UNIT|array_r~11_combout ))) # (\FIFO_RX_UNIT|rd_ptr_r[1]~DUPLICATE_q  & (((\FIFO_RX_UNIT|array_r~27_combout  & \FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q )))) ) ) ) # ( \FIFO_RX_UNIT|array_r~19_combout  & ( !\FIFO_RX_UNIT|array_r~3_combout  & ( 
// (!\FIFO_RX_UNIT|rd_ptr_r[1]~DUPLICATE_q  & (\FIFO_RX_UNIT|array_r~11_combout  & ((\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q )))) # (\FIFO_RX_UNIT|rd_ptr_r[1]~DUPLICATE_q  & (((!\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q ) # (\FIFO_RX_UNIT|array_r~27_combout )))) ) 
// ) ) # ( !\FIFO_RX_UNIT|array_r~19_combout  & ( !\FIFO_RX_UNIT|array_r~3_combout  & ( (\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & ((!\FIFO_RX_UNIT|rd_ptr_r[1]~DUPLICATE_q  & (\FIFO_RX_UNIT|array_r~11_combout )) # (\FIFO_RX_UNIT|rd_ptr_r[1]~DUPLICATE_q  & 
// ((\FIFO_RX_UNIT|array_r~27_combout ))))) ) ) )

	.dataa(!\FIFO_RX_UNIT|array_r~11_combout ),
	.datab(!\FIFO_RX_UNIT|array_r~27_combout ),
	.datac(!\FIFO_RX_UNIT|rd_ptr_r[1]~DUPLICATE_q ),
	.datad(!\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q ),
	.datae(!\FIFO_RX_UNIT|array_r~19_combout ),
	.dataf(!\FIFO_RX_UNIT|array_r~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~35 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~35 .lut_mask = 64'h00530F53F053FF53;
defparam \FIFO_RX_UNIT|array_r~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y23_N20
dffeas \READ_FIFO_RX|data_rx_r[3] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\FIFO_RX_UNIT|array_r~35_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_RX_UNIT|empty_r~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\READ_FIFO_RX|data_rx_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \READ_FIFO_RX|data_rx_r[3] .is_wysiwyg = "true";
defparam \READ_FIFO_RX|data_rx_r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y27_N23
dffeas \FIFO_TX_UNIT|array_r.data_a[3] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\READ_FIFO_RX|data_rx_r [3]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_TX_UNIT|array_r.data_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r.data_a[3] .is_wysiwyg = "true";
defparam \FIFO_TX_UNIT|array_r.data_a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y27_N51
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~11 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~11_combout  = ( \FIFO_TX_UNIT|array_r.data_a [3] & ( (\FIFO_TX_UNIT|array_r~11_combout ) # (\rtl~1_combout ) ) ) # ( !\FIFO_TX_UNIT|array_r.data_a [3] & ( (!\rtl~1_combout  & \FIFO_TX_UNIT|array_r~11_combout ) ) )

	.dataa(!\rtl~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_TX_UNIT|array_r~11_combout ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.data_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~11 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~11 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \FIFO_TX_UNIT|array_r~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y27_N36
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~3 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~3_combout  = ( \rtl~0_combout  & ( \FIFO_TX_UNIT|array_r~3_combout  ) ) # ( !\rtl~0_combout  & ( \FIFO_TX_UNIT|array_r.data_a [3] ) )

	.dataa(!\FIFO_TX_UNIT|array_r.data_a [3]),
	.datab(gnd),
	.datac(!\FIFO_TX_UNIT|array_r~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rtl~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~3 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~3 .lut_mask = 64'h555555550F0F0F0F;
defparam \FIFO_TX_UNIT|array_r~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y27_N0
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~19 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~19_combout  = ( \rtl~2_combout  & ( \FIFO_TX_UNIT|array_r.data_a [3] ) ) # ( !\rtl~2_combout  & ( \FIFO_TX_UNIT|array_r~19_combout  ) )

	.dataa(!\FIFO_TX_UNIT|array_r.data_a [3]),
	.datab(gnd),
	.datac(!\FIFO_TX_UNIT|array_r~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rtl~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~19 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~19 .lut_mask = 64'h0F0F0F0F55555555;
defparam \FIFO_TX_UNIT|array_r~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y27_N57
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~27 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~27_combout  = ( \FIFO_TX_UNIT|array_r.data_a [3] & ( (\FIFO_TX_UNIT|array_r~27_combout ) # (\rtl~3_combout ) ) ) # ( !\FIFO_TX_UNIT|array_r.data_a [3] & ( (!\rtl~3_combout  & \FIFO_TX_UNIT|array_r~27_combout ) ) )

	.dataa(!\rtl~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_TX_UNIT|array_r~27_combout ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.data_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~27 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~27 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \FIFO_TX_UNIT|array_r~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y27_N18
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~35 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~35_combout  = ( \FIFO_TX_UNIT|rd_ptr_r [1] & ( \FIFO_TX_UNIT|array_r~27_combout  & ( (\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q ) # (\FIFO_TX_UNIT|array_r~19_combout ) ) ) ) # ( !\FIFO_TX_UNIT|rd_ptr_r [1] & ( 
// \FIFO_TX_UNIT|array_r~27_combout  & ( (!\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & ((\FIFO_TX_UNIT|array_r~3_combout ))) # (\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & (\FIFO_TX_UNIT|array_r~11_combout )) ) ) ) # ( \FIFO_TX_UNIT|rd_ptr_r [1] & ( 
// !\FIFO_TX_UNIT|array_r~27_combout  & ( (\FIFO_TX_UNIT|array_r~19_combout  & !\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q ) ) ) ) # ( !\FIFO_TX_UNIT|rd_ptr_r [1] & ( !\FIFO_TX_UNIT|array_r~27_combout  & ( (!\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & 
// ((\FIFO_TX_UNIT|array_r~3_combout ))) # (\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & (\FIFO_TX_UNIT|array_r~11_combout )) ) ) )

	.dataa(!\FIFO_TX_UNIT|array_r~11_combout ),
	.datab(!\FIFO_TX_UNIT|array_r~3_combout ),
	.datac(!\FIFO_TX_UNIT|array_r~19_combout ),
	.datad(!\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q ),
	.datae(!\FIFO_TX_UNIT|rd_ptr_r [1]),
	.dataf(!\FIFO_TX_UNIT|array_r~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~35 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~35 .lut_mask = 64'h33550F0033550FFF;
defparam \FIFO_TX_UNIT|array_r~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y22_N26
dffeas \FIFO_RX_UNIT|array_r.data_a[4] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\UART_RX_UNIT|b_r [4]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_RX_UNIT|array_r.data_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r.data_a[4] .is_wysiwyg = "true";
defparam \FIFO_RX_UNIT|array_r.data_a[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N45
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~12 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~12_combout  = ( \FIFO_RX_UNIT|array_r.data_a [4] & ( (\rtl~5_combout ) # (\FIFO_RX_UNIT|array_r~12_combout ) ) ) # ( !\FIFO_RX_UNIT|array_r.data_a [4] & ( (\FIFO_RX_UNIT|array_r~12_combout  & !\rtl~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_RX_UNIT|array_r~12_combout ),
	.datad(!\rtl~5_combout ),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~12 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~12 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \FIFO_RX_UNIT|array_r~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N33
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~28 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~28_combout  = ( \FIFO_RX_UNIT|array_r.data_a [4] & ( (\FIFO_RX_UNIT|array_r~28_combout ) # (\rtl~7_combout ) ) ) # ( !\FIFO_RX_UNIT|array_r.data_a [4] & ( (!\rtl~7_combout  & \FIFO_RX_UNIT|array_r~28_combout ) ) )

	.dataa(!\rtl~7_combout ),
	.datab(gnd),
	.datac(!\FIFO_RX_UNIT|array_r~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~28 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~28 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \FIFO_RX_UNIT|array_r~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N42
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~20 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~20_combout  = ( \FIFO_RX_UNIT|array_r.data_a [4] & ( (\rtl~6_combout ) # (\FIFO_RX_UNIT|array_r~20_combout ) ) ) # ( !\FIFO_RX_UNIT|array_r.data_a [4] & ( (\FIFO_RX_UNIT|array_r~20_combout  & !\rtl~6_combout ) ) )

	.dataa(gnd),
	.datab(!\FIFO_RX_UNIT|array_r~20_combout ),
	.datac(gnd),
	.datad(!\rtl~6_combout ),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~20 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~20 .lut_mask = 64'h3300330033FF33FF;
defparam \FIFO_RX_UNIT|array_r~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N57
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~4 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~4_combout  = ( \FIFO_RX_UNIT|array_r.data_a [4] & ( (!\rtl~4_combout ) # (\FIFO_RX_UNIT|array_r~4_combout ) ) ) # ( !\FIFO_RX_UNIT|array_r.data_a [4] & ( (\FIFO_RX_UNIT|array_r~4_combout  & \rtl~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_RX_UNIT|array_r~4_combout ),
	.datad(!\rtl~4_combout ),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~4 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~4 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \FIFO_RX_UNIT|array_r~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N6
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~36 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~36_combout  = ( \FIFO_RX_UNIT|array_r~20_combout  & ( \FIFO_RX_UNIT|array_r~4_combout  & ( (!\FIFO_RX_UNIT|rd_ptr_r [0]) # ((!\FIFO_RX_UNIT|rd_ptr_r [1] & (\FIFO_RX_UNIT|array_r~12_combout )) # (\FIFO_RX_UNIT|rd_ptr_r [1] & 
// ((\FIFO_RX_UNIT|array_r~28_combout )))) ) ) ) # ( !\FIFO_RX_UNIT|array_r~20_combout  & ( \FIFO_RX_UNIT|array_r~4_combout  & ( (!\FIFO_RX_UNIT|rd_ptr_r [0] & (((!\FIFO_RX_UNIT|rd_ptr_r [1])))) # (\FIFO_RX_UNIT|rd_ptr_r [0] & ((!\FIFO_RX_UNIT|rd_ptr_r [1] & 
// (\FIFO_RX_UNIT|array_r~12_combout )) # (\FIFO_RX_UNIT|rd_ptr_r [1] & ((\FIFO_RX_UNIT|array_r~28_combout ))))) ) ) ) # ( \FIFO_RX_UNIT|array_r~20_combout  & ( !\FIFO_RX_UNIT|array_r~4_combout  & ( (!\FIFO_RX_UNIT|rd_ptr_r [0] & (((\FIFO_RX_UNIT|rd_ptr_r 
// [1])))) # (\FIFO_RX_UNIT|rd_ptr_r [0] & ((!\FIFO_RX_UNIT|rd_ptr_r [1] & (\FIFO_RX_UNIT|array_r~12_combout )) # (\FIFO_RX_UNIT|rd_ptr_r [1] & ((\FIFO_RX_UNIT|array_r~28_combout ))))) ) ) ) # ( !\FIFO_RX_UNIT|array_r~20_combout  & ( 
// !\FIFO_RX_UNIT|array_r~4_combout  & ( (\FIFO_RX_UNIT|rd_ptr_r [0] & ((!\FIFO_RX_UNIT|rd_ptr_r [1] & (\FIFO_RX_UNIT|array_r~12_combout )) # (\FIFO_RX_UNIT|rd_ptr_r [1] & ((\FIFO_RX_UNIT|array_r~28_combout ))))) ) ) )

	.dataa(!\FIFO_RX_UNIT|rd_ptr_r [0]),
	.datab(!\FIFO_RX_UNIT|array_r~12_combout ),
	.datac(!\FIFO_RX_UNIT|array_r~28_combout ),
	.datad(!\FIFO_RX_UNIT|rd_ptr_r [1]),
	.datae(!\FIFO_RX_UNIT|array_r~20_combout ),
	.dataf(!\FIFO_RX_UNIT|array_r~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~36 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~36 .lut_mask = 64'h110511AFBB05BBAF;
defparam \FIFO_RX_UNIT|array_r~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y22_N8
dffeas \READ_FIFO_RX|data_rx_r[4] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\FIFO_RX_UNIT|array_r~36_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_RX_UNIT|empty_r~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\READ_FIFO_RX|data_rx_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \READ_FIFO_RX|data_rx_r[4] .is_wysiwyg = "true";
defparam \READ_FIFO_RX|data_rx_r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y27_N29
dffeas \FIFO_TX_UNIT|array_r.data_a[4] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\READ_FIFO_RX|data_rx_r [4]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_TX_UNIT|array_r.data_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r.data_a[4] .is_wysiwyg = "true";
defparam \FIFO_TX_UNIT|array_r.data_a[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y27_N3
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~12 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~12_combout  = ( \rtl~1_combout  & ( \FIFO_TX_UNIT|array_r.data_a [4] ) ) # ( !\rtl~1_combout  & ( \FIFO_TX_UNIT|array_r~12_combout  ) )

	.dataa(gnd),
	.datab(!\FIFO_TX_UNIT|array_r.data_a [4]),
	.datac(gnd),
	.datad(!\FIFO_TX_UNIT|array_r~12_combout ),
	.datae(gnd),
	.dataf(!\rtl~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~12 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~12 .lut_mask = 64'h00FF00FF33333333;
defparam \FIFO_TX_UNIT|array_r~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y27_N12
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~4 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~4_combout  = ( \rtl~0_combout  & ( \FIFO_TX_UNIT|array_r~4_combout  ) ) # ( !\rtl~0_combout  & ( \FIFO_TX_UNIT|array_r.data_a [4] ) )

	.dataa(gnd),
	.datab(!\FIFO_TX_UNIT|array_r.data_a [4]),
	.datac(gnd),
	.datad(!\FIFO_TX_UNIT|array_r~4_combout ),
	.datae(gnd),
	.dataf(!\rtl~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~4 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~4 .lut_mask = 64'h3333333300FF00FF;
defparam \FIFO_TX_UNIT|array_r~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y27_N45
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~20 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~20_combout  = ( \rtl~2_combout  & ( \FIFO_TX_UNIT|array_r.data_a [4] ) ) # ( !\rtl~2_combout  & ( \FIFO_TX_UNIT|array_r~20_combout  ) )

	.dataa(!\FIFO_TX_UNIT|array_r.data_a [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_TX_UNIT|array_r~20_combout ),
	.datae(gnd),
	.dataf(!\rtl~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~20 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~20 .lut_mask = 64'h00FF00FF55555555;
defparam \FIFO_TX_UNIT|array_r~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y27_N15
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~28 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~28_combout  = ( \FIFO_TX_UNIT|array_r.data_a [4] & ( (\FIFO_TX_UNIT|array_r~28_combout ) # (\rtl~3_combout ) ) ) # ( !\FIFO_TX_UNIT|array_r.data_a [4] & ( (!\rtl~3_combout  & \FIFO_TX_UNIT|array_r~28_combout ) ) )

	.dataa(!\rtl~3_combout ),
	.datab(gnd),
	.datac(!\FIFO_TX_UNIT|array_r~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.data_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~28 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~28 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \FIFO_TX_UNIT|array_r~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y27_N24
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~36 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~36_combout  = ( \FIFO_TX_UNIT|rd_ptr_r [1] & ( \FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & ( \FIFO_TX_UNIT|array_r~28_combout  ) ) ) # ( !\FIFO_TX_UNIT|rd_ptr_r [1] & ( \FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & ( 
// \FIFO_TX_UNIT|array_r~12_combout  ) ) ) # ( \FIFO_TX_UNIT|rd_ptr_r [1] & ( !\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & ( \FIFO_TX_UNIT|array_r~20_combout  ) ) ) # ( !\FIFO_TX_UNIT|rd_ptr_r [1] & ( !\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & ( 
// \FIFO_TX_UNIT|array_r~4_combout  ) ) )

	.dataa(!\FIFO_TX_UNIT|array_r~12_combout ),
	.datab(!\FIFO_TX_UNIT|array_r~4_combout ),
	.datac(!\FIFO_TX_UNIT|array_r~20_combout ),
	.datad(!\FIFO_TX_UNIT|array_r~28_combout ),
	.datae(!\FIFO_TX_UNIT|rd_ptr_r [1]),
	.dataf(!\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~36 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~36 .lut_mask = 64'h33330F0F555500FF;
defparam \FIFO_TX_UNIT|array_r~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y23_N26
dffeas \FIFO_RX_UNIT|array_r.data_a[5] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\UART_RX_UNIT|b_r [5]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_RX_UNIT|array_r.data_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r.data_a[5] .is_wysiwyg = "true";
defparam \FIFO_RX_UNIT|array_r.data_a[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N54
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~21 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~21_combout  = ( \FIFO_RX_UNIT|array_r.data_a [5] & ( (\rtl~6_combout ) # (\FIFO_RX_UNIT|array_r~21_combout ) ) ) # ( !\FIFO_RX_UNIT|array_r.data_a [5] & ( (\FIFO_RX_UNIT|array_r~21_combout  & !\rtl~6_combout ) ) )

	.dataa(!\FIFO_RX_UNIT|array_r~21_combout ),
	.datab(gnd),
	.datac(!\rtl~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~21 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~21 .lut_mask = 64'h505050505F5F5F5F;
defparam \FIFO_RX_UNIT|array_r~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N15
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~29 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~29_combout  = ( \FIFO_RX_UNIT|array_r.data_a [5] & ( (\rtl~7_combout ) # (\FIFO_RX_UNIT|array_r~29_combout ) ) ) # ( !\FIFO_RX_UNIT|array_r.data_a [5] & ( (\FIFO_RX_UNIT|array_r~29_combout  & !\rtl~7_combout ) ) )

	.dataa(gnd),
	.datab(!\FIFO_RX_UNIT|array_r~29_combout ),
	.datac(!\rtl~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~29 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~29 .lut_mask = 64'h303030303F3F3F3F;
defparam \FIFO_RX_UNIT|array_r~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N45
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~13 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~13_combout  = ( \FIFO_RX_UNIT|array_r.data_a [5] & ( (\rtl~5_combout ) # (\FIFO_RX_UNIT|array_r~13_combout ) ) ) # ( !\FIFO_RX_UNIT|array_r.data_a [5] & ( (\FIFO_RX_UNIT|array_r~13_combout  & !\rtl~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_RX_UNIT|array_r~13_combout ),
	.datad(!\rtl~5_combout ),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~13 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~13 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \FIFO_RX_UNIT|array_r~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N27
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~5 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~5_combout  = ( \FIFO_RX_UNIT|array_r.data_a [5] & ( (!\rtl~4_combout ) # (\FIFO_RX_UNIT|array_r~5_combout ) ) ) # ( !\FIFO_RX_UNIT|array_r.data_a [5] & ( (\FIFO_RX_UNIT|array_r~5_combout  & \rtl~4_combout ) ) )

	.dataa(!\FIFO_RX_UNIT|array_r~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rtl~4_combout ),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~5 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~5 .lut_mask = 64'h00550055FF55FF55;
defparam \FIFO_RX_UNIT|array_r~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N6
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~37 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~37_combout  = ( \FIFO_RX_UNIT|array_r~13_combout  & ( \FIFO_RX_UNIT|array_r~5_combout  & ( (!\FIFO_RX_UNIT|rd_ptr_r [1]) # ((!\FIFO_RX_UNIT|rd_ptr_r [0] & (\FIFO_RX_UNIT|array_r~21_combout )) # (\FIFO_RX_UNIT|rd_ptr_r [0] & 
// ((\FIFO_RX_UNIT|array_r~29_combout )))) ) ) ) # ( !\FIFO_RX_UNIT|array_r~13_combout  & ( \FIFO_RX_UNIT|array_r~5_combout  & ( (!\FIFO_RX_UNIT|rd_ptr_r [1] & (((!\FIFO_RX_UNIT|rd_ptr_r [0])))) # (\FIFO_RX_UNIT|rd_ptr_r [1] & ((!\FIFO_RX_UNIT|rd_ptr_r [0] & 
// (\FIFO_RX_UNIT|array_r~21_combout )) # (\FIFO_RX_UNIT|rd_ptr_r [0] & ((\FIFO_RX_UNIT|array_r~29_combout ))))) ) ) ) # ( \FIFO_RX_UNIT|array_r~13_combout  & ( !\FIFO_RX_UNIT|array_r~5_combout  & ( (!\FIFO_RX_UNIT|rd_ptr_r [1] & (((\FIFO_RX_UNIT|rd_ptr_r 
// [0])))) # (\FIFO_RX_UNIT|rd_ptr_r [1] & ((!\FIFO_RX_UNIT|rd_ptr_r [0] & (\FIFO_RX_UNIT|array_r~21_combout )) # (\FIFO_RX_UNIT|rd_ptr_r [0] & ((\FIFO_RX_UNIT|array_r~29_combout ))))) ) ) ) # ( !\FIFO_RX_UNIT|array_r~13_combout  & ( 
// !\FIFO_RX_UNIT|array_r~5_combout  & ( (\FIFO_RX_UNIT|rd_ptr_r [1] & ((!\FIFO_RX_UNIT|rd_ptr_r [0] & (\FIFO_RX_UNIT|array_r~21_combout )) # (\FIFO_RX_UNIT|rd_ptr_r [0] & ((\FIFO_RX_UNIT|array_r~29_combout ))))) ) ) )

	.dataa(!\FIFO_RX_UNIT|array_r~21_combout ),
	.datab(!\FIFO_RX_UNIT|rd_ptr_r [1]),
	.datac(!\FIFO_RX_UNIT|array_r~29_combout ),
	.datad(!\FIFO_RX_UNIT|rd_ptr_r [0]),
	.datae(!\FIFO_RX_UNIT|array_r~13_combout ),
	.dataf(!\FIFO_RX_UNIT|array_r~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~37 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~37 .lut_mask = 64'h110311CFDD03DDCF;
defparam \FIFO_RX_UNIT|array_r~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y23_N8
dffeas \READ_FIFO_RX|data_rx_r[5] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\FIFO_RX_UNIT|array_r~37_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_RX_UNIT|empty_r~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\READ_FIFO_RX|data_rx_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \READ_FIFO_RX|data_rx_r[5] .is_wysiwyg = "true";
defparam \READ_FIFO_RX|data_rx_r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N53
dffeas \FIFO_TX_UNIT|array_r.data_a[5] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\READ_FIFO_RX|data_rx_r [5]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_TX_UNIT|array_r.data_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r.data_a[5] .is_wysiwyg = "true";
defparam \FIFO_TX_UNIT|array_r.data_a[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N21
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~13 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~13_combout  = ( \FIFO_TX_UNIT|array_r.data_a [5] & ( (\FIFO_TX_UNIT|array_r~13_combout ) # (\rtl~1_combout ) ) ) # ( !\FIFO_TX_UNIT|array_r.data_a [5] & ( (!\rtl~1_combout  & \FIFO_TX_UNIT|array_r~13_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rtl~1_combout ),
	.datad(!\FIFO_TX_UNIT|array_r~13_combout ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.data_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~13 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~13 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \FIFO_TX_UNIT|array_r~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N27
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~5 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~5_combout  = ( \FIFO_TX_UNIT|array_r.data_a [5] & ( (!\rtl~0_combout ) # (\FIFO_TX_UNIT|array_r~5_combout ) ) ) # ( !\FIFO_TX_UNIT|array_r.data_a [5] & ( (\rtl~0_combout  & \FIFO_TX_UNIT|array_r~5_combout ) ) )

	.dataa(!\rtl~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_TX_UNIT|array_r~5_combout ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.data_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~5 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~5 .lut_mask = 64'h00550055AAFFAAFF;
defparam \FIFO_TX_UNIT|array_r~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N54
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~21 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~21_combout  = ( \rtl~2_combout  & ( \FIFO_TX_UNIT|array_r.data_a [5] ) ) # ( !\rtl~2_combout  & ( \FIFO_TX_UNIT|array_r.data_a [5] & ( \FIFO_TX_UNIT|array_r~21_combout  ) ) ) # ( !\rtl~2_combout  & ( !\FIFO_TX_UNIT|array_r.data_a [5] 
// & ( \FIFO_TX_UNIT|array_r~21_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_TX_UNIT|array_r~21_combout ),
	.datad(gnd),
	.datae(!\rtl~2_combout ),
	.dataf(!\FIFO_TX_UNIT|array_r.data_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~21 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~21 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \FIFO_TX_UNIT|array_r~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N12
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~29 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~29_combout  = ( \rtl~3_combout  & ( \FIFO_TX_UNIT|array_r.data_a [5] ) ) # ( !\rtl~3_combout  & ( \FIFO_TX_UNIT|array_r.data_a [5] & ( \FIFO_TX_UNIT|array_r~29_combout  ) ) ) # ( !\rtl~3_combout  & ( !\FIFO_TX_UNIT|array_r.data_a [5] 
// & ( \FIFO_TX_UNIT|array_r~29_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_TX_UNIT|array_r~29_combout ),
	.datae(!\rtl~3_combout ),
	.dataf(!\FIFO_TX_UNIT|array_r.data_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~29 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~29 .lut_mask = 64'h00FF000000FFFFFF;
defparam \FIFO_TX_UNIT|array_r~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N36
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~37 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~37_combout  = ( \FIFO_TX_UNIT|array_r~21_combout  & ( \FIFO_TX_UNIT|array_r~29_combout  & ( ((!\FIFO_TX_UNIT|rd_ptr_r [0] & ((\FIFO_TX_UNIT|array_r~5_combout ))) # (\FIFO_TX_UNIT|rd_ptr_r [0] & (\FIFO_TX_UNIT|array_r~13_combout ))) # 
// (\FIFO_TX_UNIT|rd_ptr_r [1]) ) ) ) # ( !\FIFO_TX_UNIT|array_r~21_combout  & ( \FIFO_TX_UNIT|array_r~29_combout  & ( (!\FIFO_TX_UNIT|rd_ptr_r [0] & (((\FIFO_TX_UNIT|array_r~5_combout  & !\FIFO_TX_UNIT|rd_ptr_r [1])))) # (\FIFO_TX_UNIT|rd_ptr_r [0] & 
// (((\FIFO_TX_UNIT|rd_ptr_r [1])) # (\FIFO_TX_UNIT|array_r~13_combout ))) ) ) ) # ( \FIFO_TX_UNIT|array_r~21_combout  & ( !\FIFO_TX_UNIT|array_r~29_combout  & ( (!\FIFO_TX_UNIT|rd_ptr_r [0] & (((\FIFO_TX_UNIT|rd_ptr_r [1]) # (\FIFO_TX_UNIT|array_r~5_combout 
// )))) # (\FIFO_TX_UNIT|rd_ptr_r [0] & (\FIFO_TX_UNIT|array_r~13_combout  & ((!\FIFO_TX_UNIT|rd_ptr_r [1])))) ) ) ) # ( !\FIFO_TX_UNIT|array_r~21_combout  & ( !\FIFO_TX_UNIT|array_r~29_combout  & ( (!\FIFO_TX_UNIT|rd_ptr_r [1] & ((!\FIFO_TX_UNIT|rd_ptr_r 
// [0] & ((\FIFO_TX_UNIT|array_r~5_combout ))) # (\FIFO_TX_UNIT|rd_ptr_r [0] & (\FIFO_TX_UNIT|array_r~13_combout )))) ) ) )

	.dataa(!\FIFO_TX_UNIT|array_r~13_combout ),
	.datab(!\FIFO_TX_UNIT|array_r~5_combout ),
	.datac(!\FIFO_TX_UNIT|rd_ptr_r [0]),
	.datad(!\FIFO_TX_UNIT|rd_ptr_r [1]),
	.datae(!\FIFO_TX_UNIT|array_r~21_combout ),
	.dataf(!\FIFO_TX_UNIT|array_r~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~37 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~37 .lut_mask = 64'h350035F0350F35FF;
defparam \FIFO_TX_UNIT|array_r~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y22_N14
dffeas \FIFO_RX_UNIT|array_r.data_a[6] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\UART_RX_UNIT|b_r [6]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_RX_UNIT|array_r.data_a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r.data_a[6] .is_wysiwyg = "true";
defparam \FIFO_RX_UNIT|array_r.data_a[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N54
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~14 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~14_combout  = ( \FIFO_RX_UNIT|array_r.data_a [6] & ( (\rtl~5_combout ) # (\FIFO_RX_UNIT|array_r~14_combout ) ) ) # ( !\FIFO_RX_UNIT|array_r.data_a [6] & ( (\FIFO_RX_UNIT|array_r~14_combout  & !\rtl~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_RX_UNIT|array_r~14_combout ),
	.datad(!\rtl~5_combout ),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~14 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~14 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \FIFO_RX_UNIT|array_r~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N15
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~6 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~6_combout  = ( \rtl~4_combout  & ( \FIFO_RX_UNIT|array_r.data_a [6] & ( \FIFO_RX_UNIT|array_r~6_combout  ) ) ) # ( !\rtl~4_combout  & ( \FIFO_RX_UNIT|array_r.data_a [6] ) ) # ( \rtl~4_combout  & ( !\FIFO_RX_UNIT|array_r.data_a [6] & 
// ( \FIFO_RX_UNIT|array_r~6_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_RX_UNIT|array_r~6_combout ),
	.datad(gnd),
	.datae(!\rtl~4_combout ),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~6 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~6 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \FIFO_RX_UNIT|array_r~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N0
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~22 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~22_combout  = ( \FIFO_RX_UNIT|array_r.data_a [6] & ( (\rtl~6_combout ) # (\FIFO_RX_UNIT|array_r~22_combout ) ) ) # ( !\FIFO_RX_UNIT|array_r.data_a [6] & ( (\FIFO_RX_UNIT|array_r~22_combout  & !\rtl~6_combout ) ) )

	.dataa(gnd),
	.datab(!\FIFO_RX_UNIT|array_r~22_combout ),
	.datac(!\rtl~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~22 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~22 .lut_mask = 64'h303030303F3F3F3F;
defparam \FIFO_RX_UNIT|array_r~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N30
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~30 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~30_combout  = ( \FIFO_RX_UNIT|array_r.data_a [6] & ( (\rtl~7_combout ) # (\FIFO_RX_UNIT|array_r~30_combout ) ) ) # ( !\FIFO_RX_UNIT|array_r.data_a [6] & ( (\FIFO_RX_UNIT|array_r~30_combout  & !\rtl~7_combout ) ) )

	.dataa(gnd),
	.datab(!\FIFO_RX_UNIT|array_r~30_combout ),
	.datac(!\rtl~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~30 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~30 .lut_mask = 64'h303030303F3F3F3F;
defparam \FIFO_RX_UNIT|array_r~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N48
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~38 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~38_combout  = ( \FIFO_RX_UNIT|array_r~22_combout  & ( \FIFO_RX_UNIT|array_r~30_combout  & ( ((!\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & ((\FIFO_RX_UNIT|array_r~6_combout ))) # (\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & 
// (\FIFO_RX_UNIT|array_r~14_combout ))) # (\FIFO_RX_UNIT|rd_ptr_r [1]) ) ) ) # ( !\FIFO_RX_UNIT|array_r~22_combout  & ( \FIFO_RX_UNIT|array_r~30_combout  & ( (!\FIFO_RX_UNIT|rd_ptr_r [1] & ((!\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & 
// ((\FIFO_RX_UNIT|array_r~6_combout ))) # (\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & (\FIFO_RX_UNIT|array_r~14_combout )))) # (\FIFO_RX_UNIT|rd_ptr_r [1] & (((\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q )))) ) ) ) # ( \FIFO_RX_UNIT|array_r~22_combout  & ( 
// !\FIFO_RX_UNIT|array_r~30_combout  & ( (!\FIFO_RX_UNIT|rd_ptr_r [1] & ((!\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & ((\FIFO_RX_UNIT|array_r~6_combout ))) # (\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & (\FIFO_RX_UNIT|array_r~14_combout )))) # 
// (\FIFO_RX_UNIT|rd_ptr_r [1] & (((!\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q )))) ) ) ) # ( !\FIFO_RX_UNIT|array_r~22_combout  & ( !\FIFO_RX_UNIT|array_r~30_combout  & ( (!\FIFO_RX_UNIT|rd_ptr_r [1] & ((!\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & 
// ((\FIFO_RX_UNIT|array_r~6_combout ))) # (\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & (\FIFO_RX_UNIT|array_r~14_combout )))) ) ) )

	.dataa(!\FIFO_RX_UNIT|array_r~14_combout ),
	.datab(!\FIFO_RX_UNIT|rd_ptr_r [1]),
	.datac(!\FIFO_RX_UNIT|array_r~6_combout ),
	.datad(!\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q ),
	.datae(!\FIFO_RX_UNIT|array_r~22_combout ),
	.dataf(!\FIFO_RX_UNIT|array_r~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~38 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~38 .lut_mask = 64'h0C443F440C773F77;
defparam \FIFO_RX_UNIT|array_r~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y22_N50
dffeas \READ_FIFO_RX|data_rx_r[6] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\FIFO_RX_UNIT|array_r~38_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_RX_UNIT|empty_r~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\READ_FIFO_RX|data_rx_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \READ_FIFO_RX|data_rx_r[6] .is_wysiwyg = "true";
defparam \READ_FIFO_RX|data_rx_r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y27_N11
dffeas \FIFO_TX_UNIT|array_r.data_a[6] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\READ_FIFO_RX|data_rx_r [6]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_TX_UNIT|array_r.data_a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r.data_a[6] .is_wysiwyg = "true";
defparam \FIFO_TX_UNIT|array_r.data_a[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y27_N33
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~14 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~14_combout  = ( \FIFO_TX_UNIT|array_r.data_a [6] & ( (\rtl~1_combout ) # (\FIFO_TX_UNIT|array_r~14_combout ) ) ) # ( !\FIFO_TX_UNIT|array_r.data_a [6] & ( (\FIFO_TX_UNIT|array_r~14_combout  & !\rtl~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_TX_UNIT|array_r~14_combout ),
	.datad(!\rtl~1_combout ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.data_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~14 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~14 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \FIFO_TX_UNIT|array_r~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y27_N54
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~6 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~6_combout  = ( \rtl~0_combout  & ( \FIFO_TX_UNIT|array_r~6_combout  ) ) # ( !\rtl~0_combout  & ( \FIFO_TX_UNIT|array_r.data_a [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_TX_UNIT|array_r.data_a [6]),
	.datad(!\FIFO_TX_UNIT|array_r~6_combout ),
	.datae(gnd),
	.dataf(!\rtl~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~6 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~6 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \FIFO_TX_UNIT|array_r~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y27_N39
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~30 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~30_combout  = ( \FIFO_TX_UNIT|array_r.data_a [6] & ( (\rtl~3_combout ) # (\FIFO_TX_UNIT|array_r~30_combout ) ) ) # ( !\FIFO_TX_UNIT|array_r.data_a [6] & ( (\FIFO_TX_UNIT|array_r~30_combout  & !\rtl~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_TX_UNIT|array_r~30_combout ),
	.datad(!\rtl~3_combout ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.data_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~30 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~30 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \FIFO_TX_UNIT|array_r~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y27_N39
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~22 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~22_combout  = ( \FIFO_TX_UNIT|array_r.data_a [6] & ( (\rtl~2_combout ) # (\FIFO_TX_UNIT|array_r~22_combout ) ) ) # ( !\FIFO_TX_UNIT|array_r.data_a [6] & ( (\FIFO_TX_UNIT|array_r~22_combout  & !\rtl~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_TX_UNIT|array_r~22_combout ),
	.datad(!\rtl~2_combout ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.data_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~22 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~22 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \FIFO_TX_UNIT|array_r~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y27_N6
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~38 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~38_combout  = ( \FIFO_TX_UNIT|rd_ptr_r [1] & ( \FIFO_TX_UNIT|array_r~22_combout  & ( (!\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q ) # (\FIFO_TX_UNIT|array_r~30_combout ) ) ) ) # ( !\FIFO_TX_UNIT|rd_ptr_r [1] & ( 
// \FIFO_TX_UNIT|array_r~22_combout  & ( (!\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & ((\FIFO_TX_UNIT|array_r~6_combout ))) # (\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & (\FIFO_TX_UNIT|array_r~14_combout )) ) ) ) # ( \FIFO_TX_UNIT|rd_ptr_r [1] & ( 
// !\FIFO_TX_UNIT|array_r~22_combout  & ( (\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & \FIFO_TX_UNIT|array_r~30_combout ) ) ) ) # ( !\FIFO_TX_UNIT|rd_ptr_r [1] & ( !\FIFO_TX_UNIT|array_r~22_combout  & ( (!\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & 
// ((\FIFO_TX_UNIT|array_r~6_combout ))) # (\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & (\FIFO_TX_UNIT|array_r~14_combout )) ) ) )

	.dataa(!\FIFO_TX_UNIT|array_r~14_combout ),
	.datab(!\FIFO_TX_UNIT|array_r~6_combout ),
	.datac(!\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q ),
	.datad(!\FIFO_TX_UNIT|array_r~30_combout ),
	.datae(!\FIFO_TX_UNIT|rd_ptr_r [1]),
	.dataf(!\FIFO_TX_UNIT|array_r~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~38 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~38 .lut_mask = 64'h3535000F3535F0FF;
defparam \FIFO_TX_UNIT|array_r~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y22_N2
dffeas \FIFO_RX_UNIT|array_r.data_a[7] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\UART_RX_UNIT|b_r [7]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_RX_UNIT|array_r.data_a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r.data_a[7] .is_wysiwyg = "true";
defparam \FIFO_RX_UNIT|array_r.data_a[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N3
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~7 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~7_combout  = ( \rtl~4_combout  & ( \FIFO_RX_UNIT|array_r~7_combout  ) ) # ( !\rtl~4_combout  & ( \FIFO_RX_UNIT|array_r.data_a [7] ) )

	.dataa(!\FIFO_RX_UNIT|array_r~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO_RX_UNIT|array_r.data_a [7]),
	.datae(gnd),
	.dataf(!\rtl~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~7 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~7 .lut_mask = 64'h00FF00FF55555555;
defparam \FIFO_RX_UNIT|array_r~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N39
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~15 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~15_combout  = ( \rtl~5_combout  & ( \FIFO_RX_UNIT|array_r.data_a [7] ) ) # ( !\rtl~5_combout  & ( \FIFO_RX_UNIT|array_r~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_RX_UNIT|array_r~15_combout ),
	.datad(!\FIFO_RX_UNIT|array_r.data_a [7]),
	.datae(gnd),
	.dataf(!\rtl~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~15 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~15 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \FIFO_RX_UNIT|array_r~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N36
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~23 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~23_combout  = ( \FIFO_RX_UNIT|array_r.data_a [7] & ( (\rtl~6_combout ) # (\FIFO_RX_UNIT|array_r~23_combout ) ) ) # ( !\FIFO_RX_UNIT|array_r.data_a [7] & ( (\FIFO_RX_UNIT|array_r~23_combout  & !\rtl~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_RX_UNIT|array_r~23_combout ),
	.datad(!\rtl~6_combout ),
	.datae(gnd),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~23 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~23 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \FIFO_RX_UNIT|array_r~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N27
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~31 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~31_combout  = ( \FIFO_RX_UNIT|array_r~31_combout  & ( \FIFO_RX_UNIT|array_r.data_a [7] ) ) # ( !\FIFO_RX_UNIT|array_r~31_combout  & ( \FIFO_RX_UNIT|array_r.data_a [7] & ( \rtl~7_combout  ) ) ) # ( \FIFO_RX_UNIT|array_r~31_combout  & 
// ( !\FIFO_RX_UNIT|array_r.data_a [7] & ( !\rtl~7_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rtl~7_combout ),
	.datae(!\FIFO_RX_UNIT|array_r~31_combout ),
	.dataf(!\FIFO_RX_UNIT|array_r.data_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~31 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~31 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \FIFO_RX_UNIT|array_r~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N18
cyclonev_lcell_comb \FIFO_RX_UNIT|array_r~39 (
// Equation(s):
// \FIFO_RX_UNIT|array_r~39_combout  = ( \FIFO_RX_UNIT|array_r~23_combout  & ( \FIFO_RX_UNIT|array_r~31_combout  & ( ((!\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & (\FIFO_RX_UNIT|array_r~7_combout )) # (\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & 
// ((\FIFO_RX_UNIT|array_r~15_combout )))) # (\FIFO_RX_UNIT|rd_ptr_r [1]) ) ) ) # ( !\FIFO_RX_UNIT|array_r~23_combout  & ( \FIFO_RX_UNIT|array_r~31_combout  & ( (!\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & (\FIFO_RX_UNIT|array_r~7_combout  & 
// ((!\FIFO_RX_UNIT|rd_ptr_r [1])))) # (\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & (((\FIFO_RX_UNIT|rd_ptr_r [1]) # (\FIFO_RX_UNIT|array_r~15_combout )))) ) ) ) # ( \FIFO_RX_UNIT|array_r~23_combout  & ( !\FIFO_RX_UNIT|array_r~31_combout  & ( 
// (!\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & (((\FIFO_RX_UNIT|rd_ptr_r [1])) # (\FIFO_RX_UNIT|array_r~7_combout ))) # (\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & (((\FIFO_RX_UNIT|array_r~15_combout  & !\FIFO_RX_UNIT|rd_ptr_r [1])))) ) ) ) # ( 
// !\FIFO_RX_UNIT|array_r~23_combout  & ( !\FIFO_RX_UNIT|array_r~31_combout  & ( (!\FIFO_RX_UNIT|rd_ptr_r [1] & ((!\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & (\FIFO_RX_UNIT|array_r~7_combout )) # (\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & 
// ((\FIFO_RX_UNIT|array_r~15_combout ))))) ) ) )

	.dataa(!\FIFO_RX_UNIT|array_r~7_combout ),
	.datab(!\FIFO_RX_UNIT|rd_ptr_r[0]~DUPLICATE_q ),
	.datac(!\FIFO_RX_UNIT|array_r~15_combout ),
	.datad(!\FIFO_RX_UNIT|rd_ptr_r [1]),
	.datae(!\FIFO_RX_UNIT|array_r~23_combout ),
	.dataf(!\FIFO_RX_UNIT|array_r~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_RX_UNIT|array_r~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_RX_UNIT|array_r~39 .extended_lut = "off";
defparam \FIFO_RX_UNIT|array_r~39 .lut_mask = 64'h470047CC473347FF;
defparam \FIFO_RX_UNIT|array_r~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y22_N20
dffeas \READ_FIFO_RX|data_rx_r[7] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\FIFO_RX_UNIT|array_r~39_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_RX_UNIT|empty_r~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\READ_FIFO_RX|data_rx_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \READ_FIFO_RX|data_rx_r[7] .is_wysiwyg = "true";
defparam \READ_FIFO_RX|data_rx_r[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y26_N23
dffeas \FIFO_TX_UNIT|array_r.data_a[7] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\READ_FIFO_RX|data_rx_r [7]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_TX_UNIT|array_r.data_a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r.data_a[7] .is_wysiwyg = "true";
defparam \FIFO_TX_UNIT|array_r.data_a[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N36
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~7 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~7_combout  = ( \FIFO_TX_UNIT|array_r.data_a [7] & ( (!\rtl~0_combout ) # (\FIFO_TX_UNIT|array_r~7_combout ) ) ) # ( !\FIFO_TX_UNIT|array_r.data_a [7] & ( (\FIFO_TX_UNIT|array_r~7_combout  & \rtl~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_TX_UNIT|array_r~7_combout ),
	.datad(!\rtl~0_combout ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.data_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~7 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~7 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \FIFO_TX_UNIT|array_r~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N45
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~15 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~15_combout  = ( \FIFO_TX_UNIT|array_r.data_a [7] & ( (\rtl~1_combout ) # (\FIFO_TX_UNIT|array_r~15_combout ) ) ) # ( !\FIFO_TX_UNIT|array_r.data_a [7] & ( (\FIFO_TX_UNIT|array_r~15_combout  & !\rtl~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_TX_UNIT|array_r~15_combout ),
	.datad(!\rtl~1_combout ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.data_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~15 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~15 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \FIFO_TX_UNIT|array_r~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N54
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~23 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~23_combout  = ( \FIFO_TX_UNIT|array_r.data_a [7] & ( (\rtl~2_combout ) # (\FIFO_TX_UNIT|array_r~23_combout ) ) ) # ( !\FIFO_TX_UNIT|array_r.data_a [7] & ( (\FIFO_TX_UNIT|array_r~23_combout  & !\rtl~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_TX_UNIT|array_r~23_combout ),
	.datad(!\rtl~2_combout ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.data_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~23 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~23 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \FIFO_TX_UNIT|array_r~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N9
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~31 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~31_combout  = ( \FIFO_TX_UNIT|array_r.data_a [7] & ( (\rtl~3_combout ) # (\FIFO_TX_UNIT|array_r~31_combout ) ) ) # ( !\FIFO_TX_UNIT|array_r.data_a [7] & ( (\FIFO_TX_UNIT|array_r~31_combout  & !\rtl~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO_TX_UNIT|array_r~31_combout ),
	.datad(!\rtl~3_combout ),
	.datae(gnd),
	.dataf(!\FIFO_TX_UNIT|array_r.data_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~31 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~31 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \FIFO_TX_UNIT|array_r~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N24
cyclonev_lcell_comb \FIFO_TX_UNIT|array_r~39 (
// Equation(s):
// \FIFO_TX_UNIT|array_r~39_combout  = ( \FIFO_TX_UNIT|array_r~31_combout  & ( \FIFO_TX_UNIT|rd_ptr_r [1] & ( (\FIFO_TX_UNIT|array_r~23_combout ) # (\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q ) ) ) ) # ( !\FIFO_TX_UNIT|array_r~31_combout  & ( 
// \FIFO_TX_UNIT|rd_ptr_r [1] & ( (!\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & \FIFO_TX_UNIT|array_r~23_combout ) ) ) ) # ( \FIFO_TX_UNIT|array_r~31_combout  & ( !\FIFO_TX_UNIT|rd_ptr_r [1] & ( (!\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & 
// (\FIFO_TX_UNIT|array_r~7_combout )) # (\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & ((\FIFO_TX_UNIT|array_r~15_combout ))) ) ) ) # ( !\FIFO_TX_UNIT|array_r~31_combout  & ( !\FIFO_TX_UNIT|rd_ptr_r [1] & ( (!\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & 
// (\FIFO_TX_UNIT|array_r~7_combout )) # (\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q  & ((\FIFO_TX_UNIT|array_r~15_combout ))) ) ) )

	.dataa(!\FIFO_TX_UNIT|array_r~7_combout ),
	.datab(!\FIFO_TX_UNIT|array_r~15_combout ),
	.datac(!\FIFO_TX_UNIT|rd_ptr_r[0]~DUPLICATE_q ),
	.datad(!\FIFO_TX_UNIT|array_r~23_combout ),
	.datae(!\FIFO_TX_UNIT|array_r~31_combout ),
	.dataf(!\FIFO_TX_UNIT|rd_ptr_r [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO_TX_UNIT|array_r~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO_TX_UNIT|array_r~39 .extended_lut = "off";
defparam \FIFO_TX_UNIT|array_r~39 .lut_mask = 64'h5353535300F00FFF;
defparam \FIFO_TX_UNIT|array_r~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N0
cyclonev_lcell_comb \UART_TX_UNIT|b_r[7]~1 (
// Equation(s):
// \UART_TX_UNIT|b_r[7]~1_combout  = ( \UART_TX_UNIT|b_r [7] & ( \UART_TX_UNIT|state_r.idle~q  & ( (!\UART_TX_UNIT|state_r.data~DUPLICATE_q ) # (!\UART_TX_UNIT|Equal1~1_combout ) ) ) ) # ( \UART_TX_UNIT|b_r [7] & ( !\UART_TX_UNIT|state_r.idle~q  & ( 
// (!\FIFO_TX_UNIT|empty_r~DUPLICATE_q ) # (\FIFO_TX_UNIT|array_r~39_combout ) ) ) ) # ( !\UART_TX_UNIT|b_r [7] & ( !\UART_TX_UNIT|state_r.idle~q  & ( (\FIFO_TX_UNIT|empty_r~DUPLICATE_q  & \FIFO_TX_UNIT|array_r~39_combout ) ) ) )

	.dataa(!\FIFO_TX_UNIT|empty_r~DUPLICATE_q ),
	.datab(!\FIFO_TX_UNIT|array_r~39_combout ),
	.datac(!\UART_TX_UNIT|state_r.data~DUPLICATE_q ),
	.datad(!\UART_TX_UNIT|Equal1~1_combout ),
	.datae(!\UART_TX_UNIT|b_r [7]),
	.dataf(!\UART_TX_UNIT|state_r.idle~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_UNIT|b_r[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_UNIT|b_r[7]~1 .extended_lut = "off";
defparam \UART_TX_UNIT|b_r[7]~1 .lut_mask = 64'h1111BBBB0000FFF0;
defparam \UART_TX_UNIT|b_r[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y26_N2
dffeas \UART_TX_UNIT|b_r[7] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_TX_UNIT|b_r[7]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_UNIT|b_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_UNIT|b_r[7] .is_wysiwyg = "true";
defparam \UART_TX_UNIT|b_r[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y27_N48
cyclonev_lcell_comb \UART_TX_UNIT|Selector10~0 (
// Equation(s):
// \UART_TX_UNIT|Selector10~0_combout  = (!\UART_TX_UNIT|state_r.data~DUPLICATE_q  & (\FIFO_TX_UNIT|array_r~38_combout )) # (\UART_TX_UNIT|state_r.data~DUPLICATE_q  & ((\UART_TX_UNIT|b_r [7])))

	.dataa(gnd),
	.datab(!\FIFO_TX_UNIT|array_r~38_combout ),
	.datac(!\UART_TX_UNIT|b_r [7]),
	.datad(!\UART_TX_UNIT|state_r.data~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_UNIT|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_UNIT|Selector10~0 .extended_lut = "off";
defparam \UART_TX_UNIT|Selector10~0 .lut_mask = 64'h330F330F330F330F;
defparam \UART_TX_UNIT|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y26_N45
cyclonev_lcell_comb \UART_TX_UNIT|b_r[6]~0 (
// Equation(s):
// \UART_TX_UNIT|b_r[6]~0_combout  = ( \FIFO_TX_UNIT|empty_r~q  & ( \UART_TX_UNIT|Equal1~1_combout  & ( (!\UART_TX_UNIT|state_r.idle~q ) # (\UART_TX_UNIT|state_r.data~DUPLICATE_q ) ) ) ) # ( !\FIFO_TX_UNIT|empty_r~q  & ( \UART_TX_UNIT|Equal1~1_combout  & ( 
// \UART_TX_UNIT|state_r.data~DUPLICATE_q  ) ) ) # ( \FIFO_TX_UNIT|empty_r~q  & ( !\UART_TX_UNIT|Equal1~1_combout  & ( !\UART_TX_UNIT|state_r.idle~q  ) ) )

	.dataa(gnd),
	.datab(!\UART_TX_UNIT|state_r.data~DUPLICATE_q ),
	.datac(!\UART_TX_UNIT|state_r.idle~q ),
	.datad(gnd),
	.datae(!\FIFO_TX_UNIT|empty_r~q ),
	.dataf(!\UART_TX_UNIT|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_UNIT|b_r[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_UNIT|b_r[6]~0 .extended_lut = "off";
defparam \UART_TX_UNIT|b_r[6]~0 .lut_mask = 64'h0000F0F03333F3F3;
defparam \UART_TX_UNIT|b_r[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y27_N49
dffeas \UART_TX_UNIT|b_r[6] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_TX_UNIT|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_UNIT|b_r[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_UNIT|b_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_UNIT|b_r[6] .is_wysiwyg = "true";
defparam \UART_TX_UNIT|b_r[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N24
cyclonev_lcell_comb \UART_TX_UNIT|Selector11~0 (
// Equation(s):
// \UART_TX_UNIT|Selector11~0_combout  = (!\UART_TX_UNIT|state_r.data~DUPLICATE_q  & (\FIFO_TX_UNIT|array_r~37_combout )) # (\UART_TX_UNIT|state_r.data~DUPLICATE_q  & ((\UART_TX_UNIT|b_r [6])))

	.dataa(gnd),
	.datab(!\FIFO_TX_UNIT|array_r~37_combout ),
	.datac(!\UART_TX_UNIT|state_r.data~DUPLICATE_q ),
	.datad(!\UART_TX_UNIT|b_r [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_UNIT|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_UNIT|Selector11~0 .extended_lut = "off";
defparam \UART_TX_UNIT|Selector11~0 .lut_mask = 64'h303F303F303F303F;
defparam \UART_TX_UNIT|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y25_N26
dffeas \UART_TX_UNIT|b_r[5] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_TX_UNIT|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_UNIT|b_r[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_UNIT|b_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_UNIT|b_r[5] .is_wysiwyg = "true";
defparam \UART_TX_UNIT|b_r[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y27_N42
cyclonev_lcell_comb \UART_TX_UNIT|Selector12~0 (
// Equation(s):
// \UART_TX_UNIT|Selector12~0_combout  = ( \UART_TX_UNIT|b_r [5] & ( (\UART_TX_UNIT|state_r.data~DUPLICATE_q ) # (\FIFO_TX_UNIT|array_r~36_combout ) ) ) # ( !\UART_TX_UNIT|b_r [5] & ( (\FIFO_TX_UNIT|array_r~36_combout  & 
// !\UART_TX_UNIT|state_r.data~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\FIFO_TX_UNIT|array_r~36_combout ),
	.datac(gnd),
	.datad(!\UART_TX_UNIT|state_r.data~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\UART_TX_UNIT|b_r [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_UNIT|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_UNIT|Selector12~0 .extended_lut = "off";
defparam \UART_TX_UNIT|Selector12~0 .lut_mask = 64'h3300330033FF33FF;
defparam \UART_TX_UNIT|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y27_N43
dffeas \UART_TX_UNIT|b_r[4] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_TX_UNIT|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_UNIT|b_r[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_UNIT|b_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_UNIT|b_r[4] .is_wysiwyg = "true";
defparam \UART_TX_UNIT|b_r[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y27_N30
cyclonev_lcell_comb \UART_TX_UNIT|Selector13~0 (
// Equation(s):
// \UART_TX_UNIT|Selector13~0_combout  = ( \UART_TX_UNIT|b_r [4] & ( (\UART_TX_UNIT|state_r.data~DUPLICATE_q ) # (\FIFO_TX_UNIT|array_r~35_combout ) ) ) # ( !\UART_TX_UNIT|b_r [4] & ( (\FIFO_TX_UNIT|array_r~35_combout  & 
// !\UART_TX_UNIT|state_r.data~DUPLICATE_q ) ) )

	.dataa(!\FIFO_TX_UNIT|array_r~35_combout ),
	.datab(gnd),
	.datac(!\UART_TX_UNIT|state_r.data~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\UART_TX_UNIT|b_r [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_UNIT|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_UNIT|Selector13~0 .extended_lut = "off";
defparam \UART_TX_UNIT|Selector13~0 .lut_mask = 64'h505050505F5F5F5F;
defparam \UART_TX_UNIT|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y27_N31
dffeas \UART_TX_UNIT|b_r[3] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_TX_UNIT|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_UNIT|b_r[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_UNIT|b_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_UNIT|b_r[3] .is_wysiwyg = "true";
defparam \UART_TX_UNIT|b_r[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y26_N6
cyclonev_lcell_comb \UART_TX_UNIT|Selector14~0 (
// Equation(s):
// \UART_TX_UNIT|Selector14~0_combout  = ( \UART_TX_UNIT|state_r.data~q  & ( \UART_TX_UNIT|b_r [3] ) ) # ( !\UART_TX_UNIT|state_r.data~q  & ( \FIFO_TX_UNIT|array_r~34_combout  ) )

	.dataa(!\UART_TX_UNIT|b_r [3]),
	.datab(!\FIFO_TX_UNIT|array_r~34_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\UART_TX_UNIT|state_r.data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_UNIT|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_UNIT|Selector14~0 .extended_lut = "off";
defparam \UART_TX_UNIT|Selector14~0 .lut_mask = 64'h3333333355555555;
defparam \UART_TX_UNIT|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y26_N7
dffeas \UART_TX_UNIT|b_r[2] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_TX_UNIT|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_UNIT|b_r[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_UNIT|b_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_UNIT|b_r[2] .is_wysiwyg = "true";
defparam \UART_TX_UNIT|b_r[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y25_N30
cyclonev_lcell_comb \UART_TX_UNIT|Selector15~0 (
// Equation(s):
// \UART_TX_UNIT|Selector15~0_combout  = ( \UART_TX_UNIT|state_r.data~DUPLICATE_q  & ( \UART_TX_UNIT|b_r [2] ) ) # ( !\UART_TX_UNIT|state_r.data~DUPLICATE_q  & ( \FIFO_TX_UNIT|array_r~33_combout  ) )

	.dataa(gnd),
	.datab(!\FIFO_TX_UNIT|array_r~33_combout ),
	.datac(!\UART_TX_UNIT|b_r [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\UART_TX_UNIT|state_r.data~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_UNIT|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_UNIT|Selector15~0 .extended_lut = "off";
defparam \UART_TX_UNIT|Selector15~0 .lut_mask = 64'h333333330F0F0F0F;
defparam \UART_TX_UNIT|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y25_N31
dffeas \UART_TX_UNIT|b_r[1] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_TX_UNIT|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_UNIT|b_r[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_UNIT|b_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_UNIT|b_r[1] .is_wysiwyg = "true";
defparam \UART_TX_UNIT|b_r[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y25_N6
cyclonev_lcell_comb \UART_TX_UNIT|Selector16~0 (
// Equation(s):
// \UART_TX_UNIT|Selector16~0_combout  = ( \UART_TX_UNIT|b_r [1] & ( (\UART_TX_UNIT|state_r.data~DUPLICATE_q ) # (\FIFO_TX_UNIT|array_r~32_combout ) ) ) # ( !\UART_TX_UNIT|b_r [1] & ( (\FIFO_TX_UNIT|array_r~32_combout  & 
// !\UART_TX_UNIT|state_r.data~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\FIFO_TX_UNIT|array_r~32_combout ),
	.datac(!\UART_TX_UNIT|state_r.data~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\UART_TX_UNIT|b_r [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_UNIT|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_UNIT|Selector16~0 .extended_lut = "off";
defparam \UART_TX_UNIT|Selector16~0 .lut_mask = 64'h303030303F3F3F3F;
defparam \UART_TX_UNIT|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y25_N7
dffeas \UART_TX_UNIT|b_r[0] (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_TX_UNIT|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_UNIT|b_r[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_UNIT|b_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_UNIT|b_r[0] .is_wysiwyg = "true";
defparam \UART_TX_UNIT|b_r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y25_N51
cyclonev_lcell_comb \UART_TX_UNIT|Selector0~0 (
// Equation(s):
// \UART_TX_UNIT|Selector0~0_combout  = ( \UART_TX_UNIT|b_r [0] & ( (\UART_TX_UNIT|state_r.idle~DUPLICATE_q  & (!\UART_TX_UNIT|state_r.stop~q  & !\UART_TX_UNIT|state_r.data~DUPLICATE_q )) ) ) # ( !\UART_TX_UNIT|b_r [0] & ( 
// (\UART_TX_UNIT|state_r.idle~DUPLICATE_q  & !\UART_TX_UNIT|state_r.stop~q ) ) )

	.dataa(!\UART_TX_UNIT|state_r.idle~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\UART_TX_UNIT|state_r.stop~q ),
	.datad(!\UART_TX_UNIT|state_r.data~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\UART_TX_UNIT|b_r [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_TX_UNIT|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_TX_UNIT|Selector0~0 .extended_lut = "off";
defparam \UART_TX_UNIT|Selector0~0 .lut_mask = 64'h5050505050005000;
defparam \UART_TX_UNIT|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y25_N52
dffeas \UART_TX_UNIT|tx_r (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(\UART_TX_UNIT|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_UNIT|tx_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_UNIT|tx_r .is_wysiwyg = "true";
defparam \UART_TX_UNIT|tx_r .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y25_N4
dffeas \UART_RX_UNIT|b_r[3]~DUPLICATE (
	.clk(\ckht~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\UART_RX_UNIT|b_r [4]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_RX_UNIT|b_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_RX_UNIT|b_r[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_RX_UNIT|b_r[3]~DUPLICATE .is_wysiwyg = "true";
defparam \UART_RX_UNIT|b_r[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \fifo_tx_data_in1[0]~input (
	.i(fifo_tx_data_in1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fifo_tx_data_in1[0]~input_o ));
// synopsys translate_off
defparam \fifo_tx_data_in1[0]~input .bus_hold = "false";
defparam \fifo_tx_data_in1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \fifo_tx_data_in1[1]~input (
	.i(fifo_tx_data_in1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fifo_tx_data_in1[1]~input_o ));
// synopsys translate_off
defparam \fifo_tx_data_in1[1]~input .bus_hold = "false";
defparam \fifo_tx_data_in1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \fifo_tx_data_in1[2]~input (
	.i(fifo_tx_data_in1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fifo_tx_data_in1[2]~input_o ));
// synopsys translate_off
defparam \fifo_tx_data_in1[2]~input .bus_hold = "false";
defparam \fifo_tx_data_in1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \fifo_tx_data_in1[3]~input (
	.i(fifo_tx_data_in1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fifo_tx_data_in1[3]~input_o ));
// synopsys translate_off
defparam \fifo_tx_data_in1[3]~input .bus_hold = "false";
defparam \fifo_tx_data_in1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \fifo_tx_data_in1[4]~input (
	.i(fifo_tx_data_in1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fifo_tx_data_in1[4]~input_o ));
// synopsys translate_off
defparam \fifo_tx_data_in1[4]~input .bus_hold = "false";
defparam \fifo_tx_data_in1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N18
cyclonev_io_ibuf \fifo_tx_data_in1[5]~input (
	.i(fifo_tx_data_in1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fifo_tx_data_in1[5]~input_o ));
// synopsys translate_off
defparam \fifo_tx_data_in1[5]~input .bus_hold = "false";
defparam \fifo_tx_data_in1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N58
cyclonev_io_ibuf \fifo_tx_data_in1[6]~input (
	.i(fifo_tx_data_in1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fifo_tx_data_in1[6]~input_o ));
// synopsys translate_off
defparam \fifo_tx_data_in1[6]~input .bus_hold = "false";
defparam \fifo_tx_data_in1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \fifo_tx_data_in1[7]~input (
	.i(fifo_tx_data_in1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fifo_tx_data_in1[7]~input_o ));
// synopsys translate_off
defparam \fifo_tx_data_in1[7]~input .bus_hold = "false";
defparam \fifo_tx_data_in1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y56_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
